setting auto_restore_mw_cel_lib_setup true
icc2_shell> pwd
/home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/apr/work
icc2_shell> cd ../../
icc2_shell> pwd
/home/ramadugu/common/Documents/fresh'/final_prj-team_10-master
icc2_shell> cd ../..
icc2_shell> pwd
/home/ramadugu/common/Documents
icc2_shell> cd asicTWO/final_prj-team_10-master/apr/work/
icc2_shell> icc2_shell
Error: unknown command 'icc2_shell' (CMD-005)
icc2_shell> o
setting top_design to: 
ORCA_TOP
icc2_shell> source ../scripts/icc2.tcl
set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK
/pkgs/synopsys/2020/32_28nm/SAED32_EDK
# Decoder ring for the libraries
# You will need to follow another example or look in the library directories to understand.
# lib_types is used for the dc/dct linking variables and ICC2 NDM lcoations.
# /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm
# /          $lib_dir                   /lib/ $lib_type /db_nldm
# link_library, Target_library use the sub_lib_types and corner variables. 
# For sub_lib_types and corner:
# Example:
#     saed32hvt_ss0p75v125c.db
#     |sub_lib  corner    .db
# The current flow tries to find all sub_lib and all corners in all the search paths.  Any match will be put in the library list.
# Wild cards can be used, but be careful.  Multiple matches can occur in ways you don't want.
# For the target library, the same method is used as the link library except only HVT and RVT lib_types are used.
# ICC2 NDM choosing also uses the sub_lib_types so that only the required libraries and extras are not loaded.
# ORCA
# The RTL version does not currently have macros
# The one pulled from a lab does have macros, but no RTL.  Similar to the version with RTL.
# Below is an effort to get the design pulled from a lap working for ICC2
# Original lab had sram_lp memories, but the NDMs don't seem to be build correctly for the current libraries.  Converted code to regular SRAMs.
set top_design ORCA_TOP
ORCA_TOP
set FCL 1
1
set add_ios 0
0
set pad_design 0
0
set design_size {1000 800}
1000 800
set design_io_border 10
10
set dc_floorplanning 1
1
set enable_dft 1
1
set innovus_enable_manual_macro_placement 1
1
set split_constraints 0
0
# This is the raw RTL without SRAMS
#set rtl_list [list [glob /pkgs/synopsys/32_28nm/SAED_EDK32.28nm_REF_v_15032018/SAED32_EDK/references/orca/dc/rtl/*.vhd ] ../rtl/MUX21X2.sv ]
# This is hacked P&R netlist with SRAMs and test and level shifters removed.
set rtl_list [list ../rtl/$top_design.sv ]
../rtl/ORCA_TOP.sv
set slow_corner "ss0p75vn40c ss0p75vn40c_i0p95v ss0p75vn40c_i0p75v ss0p95vn40c ss0p95vn40c_i0p75v"
ss0p75vn40c ss0p75vn40c_i0p95v ss0p75vn40c_i0p75v ss0p95vn40c ss0p95vn40c_i0p75v
#set slow_corner "ss0p95vn40c_i0p95v ss0p95vn40c "
set fast_corner "ff0p95vn40c ff0p95vn40c_i1p16v ff0p95vn40c_i0p95v ff1p16vn40c ff1p16vn40c_i1p16v ff1p16vn40c_i0p95v"
ff0p95vn40c ff0p95vn40c_i1p16v ff0p95vn40c_i0p95v ff1p16vn40c ff1p16vn40c_i1p16v ff1p16vn40c_i0p95v
set slow_metal 1p9m_Cmax_-40
1p9m_Cmax_-40
set fast_metal 1p9m_Cmax_-40
1p9m_Cmax_-40
set synth_corners $slow_corner
ss0p75vn40c ss0p75vn40c_i0p95v ss0p75vn40c_i0p75v ss0p95vn40c ss0p95vn40c_i0p75v
set synth_corners_slow $slow_corner
ss0p75vn40c ss0p75vn40c_i0p95v ss0p75vn40c_i0p75v ss0p95vn40c ss0p95vn40c_i0p75v
set synth_corners_fast $fast_corner
ff0p95vn40c ff0p95vn40c_i1p16v ff0p95vn40c_i0p95v ff1p16vn40c ff1p16vn40c_i1p16v ff1p16vn40c_i0p95v
set lib_types "stdcell_hvt stdcell_rvt stdcell_lvt sram"
stdcell_hvt stdcell_rvt stdcell_lvt sram
# Get just the main standard cells, srams
set sub_lib_type "saed32?vt_ saed32sram_ saed32?vt_ulvl_ saed32?vt_dlvl_ "
saed32?vt_ saed32sram_ saed32?vt_ulvl_ saed32?vt_dlvl_ 
# Full MCMM Corners
if { 0 } {
    set corners ""
    #Add Worst corners
    set corners "$corners ss0p75vn40c ss0p75vn40c_i0p95v ss0p75vn40c_i0p75v ss0p95vn40c ss0p95vn40c_i0p75v"
    #Add Best corners
    set corners "$corners ff0p95vn40c ff0p95vn40c_i1p16v ff0p95vn40c_i0p95v ff1p16vn40c ff1p16vn40c_i1p16v ff1p16vn40c_i0p95v"
    #Add Leakage corners
    set corners "$corners ff0p95v125c f0p95v125c_i1p16v ff0p95v125c_i0p95v ff1p16v125c ff1p16v125c_i1p16v ff1p16v125c ff1p16v125c_i0p95v"
    set lib_types "stdcell_hvt stdcell_rvt stdcell_lvt sram_lp"
    # Get the main standard cells, and also the level shifters.  Plus srams.
    set sub_lib_type "saed32?vt_ saed32?vt_ulvl_ saed32?vt_dlvl_ saed32sram_"
}
#set topdir /u/$env(USER)/PSU_RTL2GDS
set topdir [ lindex [ regexp -inline "(.*)\(syn\|pt\|apr\)" [pwd] ] 1 ]
/home/ramadugu/common/Documents/asicTWO/final_prj-team_10-master/
#declaring sub blocks
set sub_block {SDRAM_TOP 
                                BLENDER_0 
                                PCI_TOP 
                                CONTEXT_MEM 
                                RISC_CORE 
                                CLOCKING 
                                BLENDER_1 
                                PARSER 
                                }
SDRAM_TOP 
                                BLENDER_0 
                                PCI_TOP 
                                CONTEXT_MEM 
                                RISC_CORE 
                                CLOCKING 
                                BLENDER_1 
                                PARSER 
                                
set sub_block_I {I_SDRAM_TOP I_BLENDER_1  I_BLENDER_0 I_RISC_CORE I_CONTEXT_MEM I_PCI_TOP I_PARSER I_CLOCKING}
I_SDRAM_TOP I_BLENDER_1  I_BLENDER_0 I_RISC_CORE I_CONTEXT_MEM I_PCI_TOP I_PARSER I_CLOCKING
set macro_block {I_SDRAM_TOP I_PCI_TOP I_RISC_CORE I_CONTEXT_MEM}
I_SDRAM_TOP I_PCI_TOP I_RISC_CORE I_CONTEXT_MEM
######## STARTING INITIALIZE and FLOORPLAN #################
# Look for directories like this "/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/ndm"
# This may not be used
set search_path ""
foreach i $lib_types { lappend search_path $lib_dir/lib/$i/ndm }
#set synthetic_library dw_foundation.sldb
# Changed to only be the slow corner libraries
#set target_library "saed32hvt_ss0p75v125c.db saed32lvt_ss0p75v125c.db saed32rvt_ss0p75v125c.db"
# enable the lvt and rvt library for now at the slow corner
#set target_library "saed32lvt_ss0p75v125c.db saed32rvt_ss0p75v125c.db saed32io_wb_ss0p95v125c_2p25v.db"
set libs ""
# should we use _pg_c.ndm, _c.ndm, dlvl_v.ndm, _ulvl_v.ndm
set suffix "c.ndm 5v.ndm v.ndm"
c.ndm 5v.ndm v.ndm
# Look for files like this "/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/ndm/saed32hvt$suffix"
set libs ""
foreach i $lib_types { 
    foreach j $suffix {
        foreach k $sub_lib_type {
          foreach m [glob -nocomplain $lib_dir/lib/$i/ndm/$k$j ] {
            lappend libs $m
          }
        }
    }
}
set tf_dir "$lib_dir/tech/milkyway/"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/tech/milkyway/
set tlu_dir "$lib_dir/tech/star_rcxt/"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/tech/star_rcxt/
#set_tlu_plus_files  -max_tluplus $tlu_dir/saed32nm_1p9m_Cmax.tluplus  #                    -min_tluplus $tlu_dir/saed32nm_1p9m_Cmin.tluplus  #                    -tech2itf_map  $tlu_dir/saed32nm_tf_itf_tluplus.map
if { [ info exists dc_floorplanning ] && $dc_floorplanning } {
   set verilog_file ../../syn/outputs/${top_design}.dc.vg
} else {
   set verilog_file ../../syn/outputs/${top_design}.dct.vg
}
../../syn/outputs/ORCA_TOP.dct.vg
file delete -force $my_lib 
# Adding the tech file causes problems later with missing routing directions for some reason.
#create_lib $my_lib -ref_libs $libs -tech $tf_dir/saed32nm_1p9m_mw.tf 
create_lib $my_lib -ref_libs $libs  -use_technology_lib [lindex $libs 0 ] 
{ORCA_TOP_lib}
create_block ${top_design}
Information: Creating block 'ORCA_TOP.design' in library 'ORCA_TOP_lib'. (DES-013)
{ORCA_TOP_lib:ORCA_TOP.design}
open_block ${top_design}
Information: Incrementing open_count of block 'ORCA_TOP_lib:ORCA_TOP.design' to 2. (DES-021)
{ORCA_TOP_lib:ORCA_TOP.design}
#import_designs $verilog_file # -format verilog #       -cel $top_design #      -top $top_design
read_verilog  -top $top_design  $verilog_file
Loading verilog file '/home/ramadugu/common/Documents/asicTWO/final_prj-team_10-master/syn/outputs/ORCA_TOP.dct.vg'
Warning: Found redefinition of module 'ORCA_TOP' (overwriting with new version found at line 71597 in /home/ramadugu/common/Documents/asicTWO/final_prj-team_10-master/syn/outputs/ORCA_TOP.dct.vg). (VR-018)
Number of modules read: 65
Top level ports: 241
Total ports in all modules: 2735
Total nets in all modules: 50901
Total instances in all modules: 45664
Elapsed = 00:00:01.22, CPU = 00:00:01.16
1
# Read the SCANDEF information created by DFTC
# read_def $scandef_file
if { [info exists synopsys_program_name ] } {
        switch $synopsys_program_name {
         "icc2_shell"  {
                # If the flow variable is set, then we should be in regular APR flow and not the macro floorplanning mode
                # We want to use the UPF associated with the correct netlist.  APR flow uses DCT output.  Macro fp uses DC output.
                if { [info exists flow ] } {
                    puts " Sourcing the Physical Synthesis DCT UPF"
                    source ../../syn/outputs/ORCA_TOP.dct.upf
                } else {
                    puts " Sourcing the Logical Synthesis DC UPF"
                    source ../../syn/outputs/ORCA_TOP.dc.upf
                }

                puts " Creating ICC2 MCMM "
                foreach mode { func test } {
                  create_mode $mode
                }
                foreach corner { {Cmax -40 ss0p75vn40c} {Cmin -40 ff0p95vn40c} } {
                  set corner_name [lindex $corner 0 ]
                  set corner_temp [lindex $corner 1 ]
                  set corner_op_cond [ lindex $corner 2 ]
                  create_corner $corner_name
                  # Read the TLUplus file and give it a name.  
                  read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_${corner_name}.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name ${corner_name}.tlup
                  # In our current case, we will use the same TLUplus and temperature for both launch and capture and for setup and hold for a particular corner.
                  # set the TLUplus and temp to be used for early side of paths.  (launch on setup, capture on hold)
                  set_parasitic_parameters -early_spec ${corner_name}.tlup -early_temperature $corner_temp
                  # set the TLUplus and temp to be used for late side of paths.  (capture on setup, launch on hold)
                  set_parasitic_parameters -late_spec ${corner_name}.tlup -late_temperature $corner_temp
                  # indicate which operating condition to use for the standard cells. It needs to know the PVT.  
                  # UPF may indicate additional information for the voltage in a multivoltage design.
                  set_operating_condition $corner_op_cond -library saed32lvt_c
                }

                foreach scenario { {func_worst func Cmax } {func_best func Cmin} {test_worst test Cmax} {test_best test Cmin} } {
                  create_scenario -name [lindex $scenario 0 ] -mode [lindex $scenario 1 ] -corner [lindex $scenario 2 ]
                  current_scenario [lindex $scenario 0]
                  source -echo -verbose -continue_on_error ../../constraints/ORCA_TOP_[lindex $scenario 0 ].sdc 
                  set_false_path -from SDRAM_CLK -to SD_DDR_CLK 
                }

                set_scenario_status func_worst -active true -hold false -setup true
                set_scenario_status func_best  -active true -hold true  -setup false
                set_scenario_status test_worst -active true -hold false -setup true
                set_scenario_status test_best  -active true -hold true  -setup false

                current_scenario "func_worst"

         }
         "dc_shell" {
                 set upf_create_implicit_supply_sets false
                source ../../constraints/ORCA_TOP.upf
                set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
                source ../../constraints/ORCA_TOP_func_worst.sdc
                set_false_path -from SDRAM_CLK -to SD_DDR_CLK

                # Define voltage area for DCT mode.  We define the mw_lib variable in DCT mode script.
                # In the ICC2_flow it is defined in ORCA_TOP.design_options.tcl. Slightly different syntax.
                if { [ info exists mw_lib ] } {
                   create_voltage_area  -coordinate {{580 0} {1000 400}} -power_domain PD_RISC_CORE
                }
         }
         "pt_shell" {
                source $topdir/apr/outputs/ORCA_TOP.route2.upf
                if [ regexp "max" $corner_name ] {
                    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
                    source $topdir/constraints/ORCA_TOP_func_worst.sdc
                }
                if [ regexp "min" $corner_name]  {
                    set_operating_conditions ff0p95vn40c -library saed32lvt_ff0p95vn40c
                    source $topdir/constraints/ORCA_TOP_func_best.sdc
                }
                 if [ regexp "min_test" $corner_name]  {
                    set_operating_conditions ff0p95vn40c -library saed32lvt_ff0p95vn40c
                    source $topdir/constraints/ORCA_TOP_test_best.sdc
                }
                if [ regexp "max_test" $corner_name]  {
                    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
                    source $topdir/constraints/ORCA_TOP_test_worst.sdc
                }
                 if [ regexp "cc_min" $corner_name]  {
                    set_operating_conditions ff0p95vn40c -library saed32lvt_ff0p95vn40c
                    source $topdir/constraints/ORCA_TOP_func_best.sdc
                }
                 if [ regexp "cc_max" $corner_name]  {
                    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
                    source $topdir/constraints/ORCA_TOP_func_worst.sdc
                }
                 if [ regexp "cc_min_test" $corner_name]  {
                    set_operating_conditions ff0p95vn40c -library saed32lvt_ff0p95vn40c
                    source $topdir/constraints/ORCA_TOP_test_best.sdc
                }
                 if [ regexp "cc_max_test" $corner_name]  {
                    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
                    source $topdir/constraints/ORCA_TOP_test_worst.sdc
                }
         }
        }
} elseif {[get_db root: .program_short_name] == "genus"} {
   read_power_intent ../../constraints/ORCA_TOP.upf -version 2.0 -module $top_design
   apply_power_intent
   commit_power_intent
#   report_power_intent 
   set_units -time ns
   source -echo -verbose ../../constraints/${top_design}_func_worst.sdc
   set_false_path -from SDRAM_CLK -to SD_DDR_CLK
   
} elseif {[get_db root: .program_short_name] == "innovus"} {

        set_units -time ns -resistance MOhm -capacitance fF -voltage V -current uA
}
 Sourcing the Physical Synthesis DCT UPF
Using libraries: ORCA_TOP_lib saed32hvt_c saed32hvt_ulvl_v saed32hvt_dlvl_v saed32rvt_c saed32rvt_ulvl_v saed32rvt_dlvl_v saed32lvt_c saed32lvt_ulvl_v saed32lvt_dlvl_v saed32sram_c
Linking block ORCA_TOP_lib:ORCA_TOP.design
Information: User units loaded from library 'saed32hvt_c' (LNK-040)
Design 'ORCA_TOP' was successfully linked.
Information: The lower_domain_boundary design attribute will be made obsolete in future. Consider using -applies_to_boundary option of set_isolation/set_level_shifter/set_repeater strategy commands. (UPF-355)
 Creating ICC2 MCMM 
Warning: use early spec Cmax.tlup for late which is not specified
Warning: use late spec Cmax.tlup for early which spec is not specified. 
Warning: use early spec Cmin.tlup for late which is not specified
Warning: use late spec Cmin.tlup for early which spec is not specified. 
Created scenario func_worst for mode func and corner Cmax
All analysis types are activated.
###################################################################
# Created by write_sdc for scenario [func_worst] on Sat Feb 29 19:46:12 2020
###################################################################
set sdc_version 2.0
2.0
if { [info exists synopsys_program_name] == 1} {
        set_units -time ns -resistance MOhm -capacitance fF -voltage V -current uA
}
1
#set_operating_conditions -analysis_type on_chip_variation ss0p75vn40c -library saed32lvt_ss0p75vn40c
set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ss0p75vn40c [get_ports sdram_clk]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ss0p75vn40c [get_ports sys_2x_clk]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports shutdown]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports test_mode]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {test_si[5]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {test_si[4]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {test_si[3]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {test_si[2]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {test_si[1]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {test_si[0]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports scan_enable]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ss0p75vn40c [get_ports ate_clk]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports occ_bypass]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports occ_reset]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ss0p75vn40c [get_ports pclk]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports prst_n]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pidsel]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pgnt_n]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[31]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[30]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[29]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[28]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[27]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[26]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[25]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[24]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[23]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[22]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[21]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[20]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[19]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[18]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[17]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[16]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[15]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[14]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[13]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[12]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[11]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[10]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[9]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[8]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[7]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[6]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[5]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[4]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[3]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[2]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[1]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[0]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports ppar_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pc_be_in[3]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pc_be_in[2]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pc_be_in[1]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pc_be_in[0]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pframe_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports ptrdy_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pirdy_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pdevsel_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pstop_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pperr_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pserr_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pm66en]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[31]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[30]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[29]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[28]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[27]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[26]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[25]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[24]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[23]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[22]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[21]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[20]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[19]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[18]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[17]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[16]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[15]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[14]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[13]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[12]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[11]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[10]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[9]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[8]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[7]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[6]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[5]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[4]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[3]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[2]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[1]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[0]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_load -pin_load 30 [get_ports {test_so[5]}]
1
set_load -pin_load 30 [get_ports {test_so[4]}]
1
set_load -pin_load 30 [get_ports {test_so[3]}]
1
set_load -pin_load 30 [get_ports {test_so[2]}]
1
set_load -pin_load 30 [get_ports {test_so[1]}]
1
set_load -pin_load 30 [get_ports {test_so[0]}]
1
set_load -pin_load 100 [get_ports {pad_out[31]}]
1
set_load -pin_load 100 [get_ports {pad_out[30]}]
1
set_load -pin_load 100 [get_ports {pad_out[29]}]
1
set_load -pin_load 100 [get_ports {pad_out[28]}]
1
set_load -pin_load 100 [get_ports {pad_out[27]}]
1
set_load -pin_load 100 [get_ports {pad_out[26]}]
1
set_load -pin_load 100 [get_ports {pad_out[25]}]
1
set_load -pin_load 100 [get_ports {pad_out[24]}]
1
set_load -pin_load 100 [get_ports {pad_out[23]}]
1
set_load -pin_load 100 [get_ports {pad_out[22]}]
1
set_load -pin_load 100 [get_ports {pad_out[21]}]
1
set_load -pin_load 100 [get_ports {pad_out[20]}]
1
set_load -pin_load 100 [get_ports {pad_out[19]}]
1
set_load -pin_load 100 [get_ports {pad_out[18]}]
1
set_load -pin_load 100 [get_ports {pad_out[17]}]
1
set_load -pin_load 100 [get_ports {pad_out[16]}]
1
set_load -pin_load 100 [get_ports {pad_out[15]}]
1
set_load -pin_load 100 [get_ports {pad_out[14]}]
1
set_load -pin_load 100 [get_ports {pad_out[13]}]
1
set_load -pin_load 100 [get_ports {pad_out[12]}]
1
set_load -pin_load 100 [get_ports {pad_out[11]}]
1
set_load -pin_load 100 [get_ports {pad_out[10]}]
1
set_load -pin_load 100 [get_ports {pad_out[9]}]
1
set_load -pin_load 100 [get_ports {pad_out[8]}]
1
set_load -pin_load 100 [get_ports {pad_out[7]}]
1
set_load -pin_load 100 [get_ports {pad_out[6]}]
1
set_load -pin_load 100 [get_ports {pad_out[5]}]
1
set_load -pin_load 100 [get_ports {pad_out[4]}]
1
set_load -pin_load 100 [get_ports {pad_out[3]}]
1
set_load -pin_load 100 [get_ports {pad_out[2]}]
1
set_load -pin_load 100 [get_ports {pad_out[1]}]
1
set_load -pin_load 100 [get_ports {pad_out[0]}]
1
set_load -pin_load 100 [get_ports pad_en]
1
set_load -pin_load 100 [get_ports ppar_out]
1
set_load -pin_load 100 [get_ports ppar_en]
1
set_load -pin_load 100 [get_ports {pc_be_out[3]}]
1
set_load -pin_load 100 [get_ports {pc_be_out[2]}]
1
set_load -pin_load 100 [get_ports {pc_be_out[1]}]
1
set_load -pin_load 100 [get_ports {pc_be_out[0]}]
1
set_load -pin_load 100 [get_ports pc_be_en]
1
set_load -pin_load 100 [get_ports pframe_n_out]
1
set_load -pin_load 100 [get_ports pframe_n_en]
1
set_load -pin_load 100 [get_ports ptrdy_n_out]
1
set_load -pin_load 100 [get_ports ptrdy_n_en]
1
set_load -pin_load 100 [get_ports pirdy_n_out]
1
set_load -pin_load 100 [get_ports pirdy_n_en]
1
set_load -pin_load 100 [get_ports pdevsel_n_out]
1
set_load -pin_load 100 [get_ports pdevsel_n_en]
1
set_load -pin_load 100 [get_ports pstop_n_out]
1
set_load -pin_load 100 [get_ports pstop_n_en]
1
set_load -pin_load 100 [get_ports pperr_n_out]
1
set_load -pin_load 100 [get_ports pperr_n_en]
1
set_load -pin_load 100 [get_ports pserr_n_out]
1
set_load -pin_load 100 [get_ports pserr_n_en]
1
set_load -pin_load 100 [get_ports preq_n]
1
set_load -pin_load 100 [get_ports pack_n]
1
set_load -pin_load 10 [get_ports {sd_A[9]}]
1
set_load -pin_load 10 [get_ports {sd_A[8]}]
1
set_load -pin_load 10 [get_ports {sd_A[7]}]
1
set_load -pin_load 10 [get_ports {sd_A[6]}]
1
set_load -pin_load 10 [get_ports {sd_A[5]}]
1
set_load -pin_load 10 [get_ports {sd_A[4]}]
1
set_load -pin_load 10 [get_ports {sd_A[3]}]
1
set_load -pin_load 10 [get_ports {sd_A[2]}]
1
set_load -pin_load 10 [get_ports {sd_A[1]}]
1
set_load -pin_load 10 [get_ports {sd_A[0]}]
1
set_load -pin_load 10 [get_ports sd_LD]
1
set_load -pin_load 10 [get_ports sd_RW]
1
set_load -pin_load 10 [get_ports {sd_BWS[1]}]
1
set_load -pin_load 10 [get_ports {sd_BWS[0]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[31]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[30]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[29]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[28]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[27]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[26]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[25]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[24]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[23]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[22]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[21]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[20]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[19]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[18]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[17]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[16]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[15]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[14]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[13]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[12]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[11]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[10]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[9]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[8]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[7]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[6]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[5]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[4]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[3]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[2]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[1]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[0]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[31]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[30]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[29]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[28]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[27]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[26]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[25]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[24]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[23]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[22]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[21]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[20]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[19]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[18]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[17]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[16]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[15]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[14]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[13]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[12]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[11]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[10]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[9]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[8]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[7]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[6]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[5]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[4]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[3]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[2]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[1]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[0]}]
1
#set_propagated_clock [get_ports sdram_clk]
#set_propagated_clock [get_ports sys_2x_clk]
#set_propagated_clock [get_ports pclk]
#set_propagated_clock [get_ports sd_CK]
#set_propagated_clock [get_ports sd_CKn]
#set_propagated_clock [get_pins I_CLOCKING/sys_clk_in_reg/Q]
set_case_analysis 0 [get_ports test_mode]
1
set_case_analysis 0 [get_ports scan_enable]
1
#create_voltage_area -name PD_RISC_CORE  -coordinate {582.92 10.032 1003.2 190.608}  -guard_band_x 0  -guard_band_y 0  [get_cells I_RISC_CORE]
create_clock [get_ports pclk]  -name PCI_CLK  -period 7.5  -waveform {0 3.75}
{PCI_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks PCI_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks PCI_CLK]
1
set_clock_transition -min -fall 0.2 [get_clocks PCI_CLK]
1
set_clock_transition -min -rise 0.2 [get_clocks PCI_CLK]
1
set_clock_transition -max -fall 0.2 [get_clocks PCI_CLK]
1
set_clock_transition -max -rise 0.2 [get_clocks PCI_CLK]
1
create_clock -name v_PCI_CLK  -period 7.5  -waveform {0 3.75}
Warning: Creating virtual clock named 'v_PCI_CLK' with no sources. (UIC-021)
{v_PCI_CLK}
set_clock_latency 0.5  [get_clocks v_PCI_CLK]
1
set_clock_uncertainty -setup 0.1  [get_clocks v_PCI_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks v_PCI_CLK]
1
create_clock [get_ports sys_2x_clk]  -name SYS_2x_CLK  -period 2.4  -waveform {0 1.2}
{SYS_2x_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SYS_2x_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SYS_2x_CLK]
1
set_clock_transition -min -fall 0.2 [get_clocks SYS_2x_CLK]
1
set_clock_transition -min -rise 0.2 [get_clocks SYS_2x_CLK]
1
set_clock_transition -max -fall 0.2 [get_clocks SYS_2x_CLK]
1
set_clock_transition -max -rise 0.2 [get_clocks SYS_2x_CLK]
1
create_generated_clock [get_pins I_CLOCKING/sys_clk_in_reg/Q]  -name SYS_CLK  -source [get_ports sys_2x_clk]  -divide_by 2
{SYS_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SYS_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SYS_CLK]
1
set_clock_transition -min -fall 0.2 [get_clocks SYS_CLK]
1
set_clock_transition -min -rise 0.2 [get_clocks SYS_CLK]
1
set_clock_transition -max -fall 0.2 [get_clocks SYS_CLK]
1
set_clock_transition -max -rise 0.2 [get_clocks SYS_CLK]
1
create_clock [get_ports sdram_clk]  -name SDRAM_CLK  -period 4.1  -waveform {0 2.05}
{SDRAM_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SDRAM_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SDRAM_CLK]
1
set_clock_transition -min -fall 0.2 [get_clocks SDRAM_CLK]
1
set_clock_transition -min -rise 0.2 [get_clocks SDRAM_CLK]
1
set_clock_transition -max -fall 0.2 [get_clocks SDRAM_CLK]
1
set_clock_transition -max -rise 0.2 [get_clocks SDRAM_CLK]
1
create_clock -name v_SDRAM_CLK  -period 4.1  -waveform {0 2.05}
Warning: Creating virtual clock named 'v_SDRAM_CLK' with no sources. (UIC-021)
{v_SDRAM_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks v_SDRAM_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks v_SDRAM_CLK]
1
create_generated_clock [get_ports sd_CK] -name SD_DDR_CLK -source [get_ports sdram_clk] -combinational
Warning: Creating a generated clock on input or inout port 'sd_CK'. (UIC-013)
{SD_DDR_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SD_DDR_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SD_DDR_CLK]
1
set_clock_transition -min -fall 0.2 [get_clocks SD_DDR_CLK]
1
set_clock_transition -min -rise 0.2 [get_clocks SD_DDR_CLK]
1
set_clock_transition -max -fall 0.2 [get_clocks SD_DDR_CLK]
1
set_clock_transition -max -rise 0.2 [get_clocks SD_DDR_CLK]
1
create_generated_clock [get_ports sd_CKn] -name SD_DDR_CLKn -source [get_ports sdram_clk] -invert -combinational
Warning: Creating a generated clock on input or inout port 'sd_CKn'. (UIC-013)
{SD_DDR_CLKn}
set_clock_uncertainty -setup 0.1  [get_clocks SD_DDR_CLKn]
1
set_clock_uncertainty -hold 0  [get_clocks SD_DDR_CLKn]
1
set_clock_transition -min -fall 0.2 [get_clocks SD_DDR_CLKn]
1
set_clock_transition -min -rise 0.2 [get_clocks SD_DDR_CLKn]
1
set_clock_transition -max -fall 0.2 [get_clocks SD_DDR_CLKn]
1
set_clock_transition -max -rise 0.2 [get_clocks SD_DDR_CLKn]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports pidsel]
Information: Timer using 1 threads
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports pidsel]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports pgnt_n]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports pgnt_n]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[31]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[31]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[30]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[30]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[29]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[29]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[28]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[28]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[27]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[27]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[26]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[26]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[25]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[25]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[24]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[24]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[23]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[23]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[22]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[22]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[21]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[21]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[20]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[20]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[19]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[19]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[18]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[18]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[17]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[17]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[16]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[16]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[15]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[15]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[14]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[14]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[13]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[13]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[12]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[12]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[11]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[11]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[10]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[10]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[9]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[9]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[8]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[8]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[7]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[7]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[6]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[6]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[5]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[5]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[4]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[4]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[3]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[3]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[2]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[2]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[1]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[1]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[0]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[0]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports ppar_in]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports ppar_in]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pc_be_in[3]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pc_be_in[3]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pc_be_in[2]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pc_be_in[2]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pc_be_in[1]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pc_be_in[1]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pc_be_in[0]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pc_be_in[0]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports pframe_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports pframe_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports ptrdy_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports ptrdy_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports pirdy_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports pirdy_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports pdevsel_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports pdevsel_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports pstop_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports pstop_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports pperr_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports pperr_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports pserr_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports pserr_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports pm66en]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports pm66en]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[31]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[31]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[31]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[31]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[30]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[30]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[30]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[30]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[29]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[29]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[29]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[29]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[28]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[28]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[28]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[28]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[27]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[27]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[27]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[27]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[26]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[26]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[26]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[26]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[25]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[25]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[25]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[25]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[24]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[24]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[24]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[24]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[23]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[23]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[23]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[23]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[22]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[22]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[22]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[22]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[21]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[21]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[21]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[21]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[20]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[20]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[20]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[20]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[19]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[19]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[19]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[19]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[18]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[18]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[18]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[18]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[17]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[17]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[17]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[17]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[16]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[16]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[16]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[16]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[15]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[15]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[15]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[15]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[14]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[14]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[14]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[14]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[13]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[13]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[13]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[13]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[12]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[12]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[12]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[12]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[11]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[11]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[11]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[11]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[10]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[10]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[10]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[10]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[9]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[9]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[9]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[9]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[8]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[8]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[8]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[8]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[7]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[7]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[7]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[7]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[6]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[6]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[6]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[6]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[5]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[5]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[5]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[5]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[4]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[4]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[4]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[4]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[3]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[3]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[3]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[3]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[2]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[2]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[2]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[2]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[1]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[1]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[1]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[1]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[0]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[0]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[0]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[0]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[31]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[31]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[30]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[30]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[29]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[29]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[28]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[28]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[27]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[27]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[26]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[26]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[25]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[25]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[24]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[24]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[23]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[23]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[22]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[22]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[21]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[21]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[20]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[20]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[19]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[19]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[18]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[18]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[17]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[17]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[16]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[16]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[15]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[15]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[14]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[14]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[13]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[13]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[12]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[12]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[11]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[11]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[10]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[10]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[9]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[9]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[8]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[8]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[7]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[7]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[6]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[6]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[5]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[5]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[4]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[4]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[3]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[3]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[2]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[2]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[1]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[1]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[0]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[0]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pad_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pad_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports ppar_out]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports ppar_out]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports ppar_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports ppar_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_out[3]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pc_be_out[3]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_out[2]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pc_be_out[2]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_out[1]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pc_be_out[1]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_out[0]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pc_be_out[0]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pc_be_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pc_be_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pframe_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pframe_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pframe_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pframe_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports ptrdy_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports ptrdy_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports ptrdy_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports ptrdy_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pirdy_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pirdy_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pirdy_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pirdy_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pdevsel_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pdevsel_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pdevsel_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pdevsel_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pstop_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pstop_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pstop_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pstop_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pperr_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pperr_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pperr_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pperr_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pserr_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pserr_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pserr_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pserr_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports preq_n]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports preq_n]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pack_n]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pack_n]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[9]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[9]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[8]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[8]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[7]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[7]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[6]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[6]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[5]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[5]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[4]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[4]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[3]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[3]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[2]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[2]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[1]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[1]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[0]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[0]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_BWS[1]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_BWS[1]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_BWS[0]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_BWS[0]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[31]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[31]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[30]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[30]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[29]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[29]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[28]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[28]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[27]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[27]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[26]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[26]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[25]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[25]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[24]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[24]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[23]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[23]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[22]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[22]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[21]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[21]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[20]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[20]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[19]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[19]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[18]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[18]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[17]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[17]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[16]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[16]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[15]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[15]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[14]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[14]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[13]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[13]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[12]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[12]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[11]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[11]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[10]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[10]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[9]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[9]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[8]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[8]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[7]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[7]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[6]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[6]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[5]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[5]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[4]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[4]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[3]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[3]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[2]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[2]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[1]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[1]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[0]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[0]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports sd_LD]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports sd_LD]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports sd_RW]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports sd_RW]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[31]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[31]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[30]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[30]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[29]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[29]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[28]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[28]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[27]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[27]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[26]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[26]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[25]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[25]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[24]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[24]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[23]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[23]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[22]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[22]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[21]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[21]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[20]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[20]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[19]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[19]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[18]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[18]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[17]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[17]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[16]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[16]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[15]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[15]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[14]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[14]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[13]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[13]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[12]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[12]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[11]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[11]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[10]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[10]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[9]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[9]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[8]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[8]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[7]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[7]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[6]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[6]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[5]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[5]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[4]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[4]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[3]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[3]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[2]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[2]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[1]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[1]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[0]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[0]}]
1
set_clock_groups -asynchronous -name func_async -group [list [get_clocks SYS_2x_CLK] [get_clocks SYS_CLK]] -group [list [get_clocks PCI_CLK] [get_clocks v_PCI_CLK]] -group [list [get_clocks SDRAM_CLK] [get_clocks v_SDRAM_CLK] [get_clocks SD_DDR_CLK] [get_clocks SD_DDR_CLKn]]
1
if { [info exists synopsys_program_name] == 1} {
        set_timing_derate -early -net_delay 0.95 
        set_timing_derate -early -cell_delay 0.95 
        set_voltage 0  -min 0  -object_list VSS
        set_voltage 0.75  -min 0.75  -object_list VDD
        set_voltage 0.95  -min 0.95  -object_list VDDH
}
1
Created scenario func_best for mode func and corner Cmin
All analysis types are activated.
###################################################################
# Created by write_sdc for scenario [func_best] on Sat Feb 29 19:46:11 2020
###################################################################
set sdc_version 2.0
2.0
set_units -time ns -resistance MOhm -capacitance fF -voltage V -current uA
1
#set_operating_conditions -analysis_type on_chip_variation ff0p95vn40c -library saed32lvt_ff0p95vn40c
set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ff0p95vn40c [get_ports sdram_clk]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ff0p95vn40c [get_ports sys_2x_clk]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports shutdown]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports test_mode]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {test_si[5]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {test_si[4]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {test_si[3]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {test_si[2]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {test_si[1]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {test_si[0]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports scan_enable]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ff0p95vn40c [get_ports ate_clk]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports occ_bypass]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports occ_reset]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ff0p95vn40c [get_ports pclk]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports prst_n]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pidsel]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pgnt_n]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[31]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[30]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[29]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[28]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[27]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[26]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[25]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[24]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[23]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[22]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[21]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[20]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[19]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[18]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[17]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[16]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[15]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[14]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[13]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[12]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[11]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[10]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[9]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[8]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[7]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[6]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[5]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[4]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[3]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[2]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[1]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[0]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports ppar_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pc_be_in[3]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pc_be_in[2]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pc_be_in[1]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pc_be_in[0]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pframe_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports ptrdy_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pirdy_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pdevsel_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pstop_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pperr_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pserr_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pm66en]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[31]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[30]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[29]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[28]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[27]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[26]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[25]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[24]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[23]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[22]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[21]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[20]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[19]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[18]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[17]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[16]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[15]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[14]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[13]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[12]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[11]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[10]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[9]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[8]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[7]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[6]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[5]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[4]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[3]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[2]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[1]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[0]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_load -pin_load 10 [get_ports {test_so[5]}]
1
set_load -pin_load 10 [get_ports {test_so[4]}]
1
set_load -pin_load 10 [get_ports {test_so[3]}]
1
set_load -pin_load 10 [get_ports {test_so[2]}]
1
set_load -pin_load 10 [get_ports {test_so[1]}]
1
set_load -pin_load 10 [get_ports {test_so[0]}]
1
set_load -pin_load 30 [get_ports {pad_out[31]}]
1
set_load -pin_load 30 [get_ports {pad_out[30]}]
1
set_load -pin_load 30 [get_ports {pad_out[29]}]
1
set_load -pin_load 30 [get_ports {pad_out[28]}]
1
set_load -pin_load 30 [get_ports {pad_out[27]}]
1
set_load -pin_load 30 [get_ports {pad_out[26]}]
1
set_load -pin_load 30 [get_ports {pad_out[25]}]
1
set_load -pin_load 30 [get_ports {pad_out[24]}]
1
set_load -pin_load 30 [get_ports {pad_out[23]}]
1
set_load -pin_load 30 [get_ports {pad_out[22]}]
1
set_load -pin_load 30 [get_ports {pad_out[21]}]
1
set_load -pin_load 30 [get_ports {pad_out[20]}]
1
set_load -pin_load 30 [get_ports {pad_out[19]}]
1
set_load -pin_load 30 [get_ports {pad_out[18]}]
1
set_load -pin_load 30 [get_ports {pad_out[17]}]
1
set_load -pin_load 30 [get_ports {pad_out[16]}]
1
set_load -pin_load 30 [get_ports {pad_out[15]}]
1
set_load -pin_load 30 [get_ports {pad_out[14]}]
1
set_load -pin_load 30 [get_ports {pad_out[13]}]
1
set_load -pin_load 30 [get_ports {pad_out[12]}]
1
set_load -pin_load 30 [get_ports {pad_out[11]}]
1
set_load -pin_load 30 [get_ports {pad_out[10]}]
1
set_load -pin_load 30 [get_ports {pad_out[9]}]
1
set_load -pin_load 30 [get_ports {pad_out[8]}]
1
set_load -pin_load 30 [get_ports {pad_out[7]}]
1
set_load -pin_load 30 [get_ports {pad_out[6]}]
1
set_load -pin_load 30 [get_ports {pad_out[5]}]
1
set_load -pin_load 30 [get_ports {pad_out[4]}]
1
set_load -pin_load 30 [get_ports {pad_out[3]}]
1
set_load -pin_load 30 [get_ports {pad_out[2]}]
1
set_load -pin_load 30 [get_ports {pad_out[1]}]
1
set_load -pin_load 30 [get_ports {pad_out[0]}]
1
set_load -pin_load 30 [get_ports pad_en]
1
set_load -pin_load 30 [get_ports ppar_out]
1
set_load -pin_load 30 [get_ports ppar_en]
1
set_load -pin_load 30 [get_ports {pc_be_out[3]}]
1
set_load -pin_load 30 [get_ports {pc_be_out[2]}]
1
set_load -pin_load 30 [get_ports {pc_be_out[1]}]
1
set_load -pin_load 30 [get_ports {pc_be_out[0]}]
1
set_load -pin_load 30 [get_ports pc_be_en]
1
set_load -pin_load 30 [get_ports pframe_n_out]
1
set_load -pin_load 30 [get_ports pframe_n_en]
1
set_load -pin_load 30 [get_ports ptrdy_n_out]
1
set_load -pin_load 30 [get_ports ptrdy_n_en]
1
set_load -pin_load 30 [get_ports pirdy_n_out]
1
set_load -pin_load 30 [get_ports pirdy_n_en]
1
set_load -pin_load 30 [get_ports pdevsel_n_out]
1
set_load -pin_load 30 [get_ports pdevsel_n_en]
1
set_load -pin_load 30 [get_ports pstop_n_out]
1
set_load -pin_load 30 [get_ports pstop_n_en]
1
set_load -pin_load 30 [get_ports pperr_n_out]
1
set_load -pin_load 30 [get_ports pperr_n_en]
1
set_load -pin_load 30 [get_ports pserr_n_out]
1
set_load -pin_load 30 [get_ports pserr_n_en]
1
set_load -pin_load 30 [get_ports preq_n]
1
set_load -pin_load 30 [get_ports pack_n]
1
set_load -pin_load 10 [get_ports {sd_A[9]}]
1
set_load -pin_load 10 [get_ports {sd_A[8]}]
1
set_load -pin_load 10 [get_ports {sd_A[7]}]
1
set_load -pin_load 10 [get_ports {sd_A[6]}]
1
set_load -pin_load 10 [get_ports {sd_A[5]}]
1
set_load -pin_load 10 [get_ports {sd_A[4]}]
1
set_load -pin_load 10 [get_ports {sd_A[3]}]
1
set_load -pin_load 10 [get_ports {sd_A[2]}]
1
set_load -pin_load 10 [get_ports {sd_A[1]}]
1
set_load -pin_load 10 [get_ports {sd_A[0]}]
1
set_load -pin_load 10 [get_ports sd_LD]
1
set_load -pin_load 10 [get_ports sd_RW]
1
set_load -pin_load 10 [get_ports {sd_BWS[1]}]
1
set_load -pin_load 10 [get_ports {sd_BWS[0]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[31]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[30]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[29]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[28]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[27]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[26]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[25]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[24]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[23]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[22]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[21]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[20]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[19]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[18]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[17]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[16]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[15]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[14]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[13]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[12]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[11]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[10]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[9]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[8]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[7]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[6]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[5]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[4]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[3]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[2]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[1]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[0]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[31]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[30]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[29]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[28]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[27]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[26]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[25]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[24]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[23]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[22]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[21]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[20]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[19]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[18]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[17]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[16]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[15]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[14]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[13]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[12]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[11]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[10]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[9]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[8]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[7]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[6]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[5]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[4]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[3]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[2]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[1]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[0]}]
1
#set_propagated_clock [get_ports sdram_clk]
#set_propagated_clock [get_ports sys_2x_clk]
#set_propagated_clock [get_ports pclk]
#set_propagated_clock [get_ports sd_CK]
#set_propagated_clock [get_ports sd_CKn]
#set_propagated_clock [get_pins I_CLOCKING/sys_clk_in_reg/Q]
set_case_analysis 0 [get_ports test_mode]
1
set_case_analysis 0 [get_ports scan_enable]
1
#create_voltage_area -name PD_RISC_CORE  -coordinate {582.92 10.032 1003.2 190.608}  -guard_band_x 0  -guard_band_y 0  [get_cells I_RISC_CORE]
create_clock [get_ports pclk]  -name PCI_CLK  -period 7.5  -waveform {0 3.75}
Warning: Redefining clock 'PCI_CLK'.  
        Previously defined at: /home/ramadugu/common/Documents/asicTWO/final_prj-team_10-master/constraints/ORCA_TOP_func_worst.sdc, line 256 (UIC-034)
{PCI_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks PCI_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks PCI_CLK]
1
set_clock_transition -max -rise 0.1 [get_clocks PCI_CLK]
1
set_clock_transition -max -fall 0.1 [get_clocks PCI_CLK]
1
set_clock_transition -min -rise 0.1 [get_clocks PCI_CLK]
1
set_clock_transition -min -fall 0.1 [get_clocks PCI_CLK]
1
create_clock -name v_PCI_CLK  -period 7.5  -waveform {0 3.75}
Warning: Creating virtual clock named 'v_PCI_CLK' with no sources. (UIC-021)
Warning: Redefining clock 'v_PCI_CLK'.  
        Previously defined at: /home/ramadugu/common/Documents/asicTWO/final_prj-team_10-master/constraints/ORCA_TOP_func_worst.sdc, line 263; /home/ramadugu/common/Documents/asicTWO/final_prj-team_10-master/constraints/ORCA_TOP_func_worst.sdc, line 264 (UIC-034)
{v_PCI_CLK}
set_clock_latency 0.05  [get_clocks v_PCI_CLK]
1
set_clock_uncertainty -setup 0.1  [get_clocks v_PCI_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks v_PCI_CLK]
1
create_clock [get_ports sys_2x_clk]  -name SYS_2x_CLK  -period 2.4  -waveform {0 1.2}
Warning: Redefining clock 'SYS_2x_CLK'.  
        Previously defined at: /home/ramadugu/common/Documents/asicTWO/final_prj-team_10-master/constraints/ORCA_TOP_func_worst.sdc, line 267 (UIC-034)
{SYS_2x_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SYS_2x_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SYS_2x_CLK]
1
set_clock_transition -max -rise 0.1 [get_clocks SYS_2x_CLK]
1
set_clock_transition -max -fall 0.1 [get_clocks SYS_2x_CLK]
1
set_clock_transition -min -rise 0.1 [get_clocks SYS_2x_CLK]
1
set_clock_transition -min -fall 0.1 [get_clocks SYS_2x_CLK]
1
create_generated_clock [get_pins I_CLOCKING/sys_clk_in_reg/Q]  -name SYS_CLK  -source [get_ports sys_2x_clk]  -divide_by 2
{SYS_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SYS_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SYS_CLK]
1
set_clock_transition -max -rise 0.1 [get_clocks SYS_CLK]
1
set_clock_transition -max -fall 0.1 [get_clocks SYS_CLK]
1
set_clock_transition -min -rise 0.1 [get_clocks SYS_CLK]
1
set_clock_transition -min -fall 0.1 [get_clocks SYS_CLK]
1
create_clock [get_ports sdram_clk]  -name SDRAM_CLK  -period 4.1  -waveform {0 2.05}
Warning: Redefining clock 'SDRAM_CLK'.  
        Previously defined at: /home/ramadugu/common/Documents/asicTWO/final_prj-team_10-master/constraints/ORCA_TOP_func_worst.sdc, line 281 (UIC-034)
{SDRAM_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SDRAM_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SDRAM_CLK]
1
set_clock_transition -max -rise 0.1 [get_clocks SDRAM_CLK]
1
set_clock_transition -max -fall 0.1 [get_clocks SDRAM_CLK]
1
set_clock_transition -min -rise 0.1 [get_clocks SDRAM_CLK]
1
set_clock_transition -min -fall 0.1 [get_clocks SDRAM_CLK]
1
create_clock -name v_SDRAM_CLK  -period 4.1  -waveform {0 2.05}
Warning: Creating virtual clock named 'v_SDRAM_CLK' with no sources. (UIC-021)
Warning: Redefining clock 'v_SDRAM_CLK'.  
        Previously defined at: /home/ramadugu/common/Documents/asicTWO/final_prj-team_10-master/constraints/ORCA_TOP_func_worst.sdc, line 288 (UIC-034)
{v_SDRAM_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks v_SDRAM_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks v_SDRAM_CLK]
1
create_generated_clock [get_ports sd_CK] -name SD_DDR_CLK -source [get_ports sdram_clk] -combinational
Warning: Creating a generated clock on input or inout port 'sd_CK'. (UIC-013)
{SD_DDR_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SD_DDR_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SD_DDR_CLK]
1
create_generated_clock [get_ports sd_CKn] -name SD_DDR_CLKn -source [get_ports sdram_clk] -invert -combinational
Warning: Creating a generated clock on input or inout port 'sd_CKn'. (UIC-013)
{SD_DDR_CLKn}
set_clock_uncertainty -setup 0.1  [get_clocks SD_DDR_CLKn]
1
set_clock_uncertainty -hold 0  [get_clocks SD_DDR_CLKn]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pidsel]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pidsel]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pgnt_n]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pgnt_n]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[31]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[31]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[30]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[30]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[29]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[29]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[28]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[28]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[27]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[27]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[26]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[26]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[25]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[25]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[24]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[24]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[23]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[23]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[22]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[22]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[21]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[21]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[20]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[20]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[19]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[19]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[18]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[18]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[17]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[17]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[16]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[16]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[15]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[15]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[14]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[14]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[13]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[13]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[12]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[12]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[11]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[11]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[10]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[10]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[9]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[9]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[8]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[8]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[7]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[7]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[6]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[6]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[5]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[5]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[4]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[4]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[3]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[3]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[2]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[2]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[1]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[1]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[0]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[0]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports ppar_in]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports ppar_in]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_in[3]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pc_be_in[3]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_in[2]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pc_be_in[2]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_in[1]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pc_be_in[1]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_in[0]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pc_be_in[0]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pframe_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pframe_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports ptrdy_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports ptrdy_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pirdy_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pirdy_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pdevsel_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pdevsel_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pstop_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pstop_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pperr_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pperr_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pserr_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pserr_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pm66en]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pm66en]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[31]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[31]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[31]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[31]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[30]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[30]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[30]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[30]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[29]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[29]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[29]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[29]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[28]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[28]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[28]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[28]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[27]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[27]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[27]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[27]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[26]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[26]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[26]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[26]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[25]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[25]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[25]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[25]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[24]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[24]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[24]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[24]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[23]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[23]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[23]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[23]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[22]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[22]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[22]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[22]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[21]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[21]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[21]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[21]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[20]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[20]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[20]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[20]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[19]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[19]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[19]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[19]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[18]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[18]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[18]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[18]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[17]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[17]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[17]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[17]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[16]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[16]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[16]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[16]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[15]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[15]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[15]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[15]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[14]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[14]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[14]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[14]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[13]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[13]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[13]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[13]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[12]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[12]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[12]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[12]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[11]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[11]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[11]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[11]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[10]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[10]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[10]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[10]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[9]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[9]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[9]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[9]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[8]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[8]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[8]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[8]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[7]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[7]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[7]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[7]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[6]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[6]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[6]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[6]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[5]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[5]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[5]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[5]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[4]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[4]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[4]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[4]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[3]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[3]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[3]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[3]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[2]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[2]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[2]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[2]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[1]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[1]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[1]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[1]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[0]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[0]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[0]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[0]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[31]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[31]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[30]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[30]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[29]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[29]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[28]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[28]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[27]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[27]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[26]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[26]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[25]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[25]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[24]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[24]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[23]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[23]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[22]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[22]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[21]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[21]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[20]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[20]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[19]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[19]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[18]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[18]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[17]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[17]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[16]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[16]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[15]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[15]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[14]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[14]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[13]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[13]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[12]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[12]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[11]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[11]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[10]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[10]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[9]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[9]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[8]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[8]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[7]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[7]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[6]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[6]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[5]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[5]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[4]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[4]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[3]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[3]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[2]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[2]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[1]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[1]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[0]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[0]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pad_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pad_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports ppar_out]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports ppar_out]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports ppar_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports ppar_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pc_be_out[3]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pc_be_out[3]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pc_be_out[2]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pc_be_out[2]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pc_be_out[1]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pc_be_out[1]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pc_be_out[0]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pc_be_out[0]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pc_be_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pc_be_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pframe_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pframe_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pframe_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pframe_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports ptrdy_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports ptrdy_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports ptrdy_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports ptrdy_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pirdy_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pirdy_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pirdy_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pirdy_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pdevsel_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pdevsel_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pdevsel_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pdevsel_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pstop_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pstop_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pstop_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pstop_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pperr_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pperr_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pperr_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pperr_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pserr_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pserr_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pserr_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pserr_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports preq_n]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports preq_n]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pack_n]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pack_n]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[9]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[9]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[8]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[8]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[7]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[7]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[6]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[6]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[5]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[5]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[4]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[4]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[3]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[3]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[2]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[2]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[1]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[1]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[0]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[0]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_BWS[1]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_BWS[1]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_BWS[0]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_BWS[0]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[31]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[31]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[30]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[30]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[29]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[29]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[28]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[28]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[27]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[27]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[26]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[26]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[25]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[25]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[24]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[24]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[23]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[23]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[22]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[22]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[21]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[21]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[20]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[20]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[19]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[19]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[18]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[18]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[17]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[17]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[16]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[16]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[15]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[15]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[14]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[14]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[13]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[13]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[12]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[12]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[11]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[11]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[10]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[10]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[9]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[9]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[8]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[8]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[7]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[7]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[6]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[6]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[5]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[5]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[4]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[4]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[3]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[3]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[2]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[2]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[1]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[1]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[0]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[0]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports sd_LD]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports sd_LD]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports sd_RW]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports sd_RW]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[31]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[31]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[30]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[30]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[29]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[29]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[28]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[28]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[27]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[27]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[26]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[26]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[25]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[25]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[24]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[24]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[23]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[23]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[22]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[22]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[21]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[21]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[20]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[20]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[19]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[19]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[18]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[18]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[17]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[17]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[16]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[16]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[15]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[15]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[14]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[14]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[13]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[13]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[12]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[12]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[11]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[11]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[10]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[10]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[9]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[9]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[8]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[8]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[7]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[7]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[6]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[6]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[5]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[5]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[4]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[4]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[3]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[3]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[2]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[2]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[1]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[1]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[0]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[0]}]
1
set_clock_groups -asynchronous -name func_async -group [list [get_clocks SYS_2x_CLK] [get_clocks SYS_CLK]] -group [list [get_clocks PCI_CLK] [get_clocks v_PCI_CLK]] -group [list [get_clocks SDRAM_CLK] [get_clocks v_SDRAM_CLK] [get_clocks SD_DDR_CLK] [get_clocks SD_DDR_CLKn]]
Warning: Clock groups with same clocks are already set in 'func_async'. (UIC-030)
0
set_timing_derate -late -net_delay 1.05 
1
set_timing_derate -late -cell_delay 1.05 
1
set_voltage 0  -min 0  -object_list VSS
1
set_voltage 0.95  -min 0.95  -object_list VDD
1
set_voltage 1.16  -min 1.16  -object_list VDDH
1
Created scenario test_worst for mode test and corner Cmax
All analysis types are activated.
###################################################################
# Created by write_sdc for scenario [test_worst] on Sat Feb 29 19:46:17 2020
###################################################################
set sdc_version 2.0
2.0
set_units -time ns -resistance MOhm -capacitance fF -voltage V -current uA
1
set_operating_conditions -analysis_type on_chip_variation ss0p75vn40c -library saed32lvt_ss0p75vn40c
1
set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ss0p75vn40c [get_ports sdram_clk]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ss0p75vn40c [get_ports sys_2x_clk]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports shutdown]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports test_mode]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {test_si[5]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {test_si[4]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {test_si[3]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {test_si[2]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {test_si[1]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {test_si[0]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports scan_enable]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ss0p75vn40c [get_ports ate_clk]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports occ_bypass]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports occ_reset]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ss0p75vn40c [get_ports pclk]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports prst_n]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pidsel]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pgnt_n]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[31]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[30]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[29]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[28]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[27]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[26]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[25]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[24]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[23]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[22]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[21]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[20]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[19]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[18]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[17]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[16]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[15]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[14]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[13]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[12]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[11]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[10]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[9]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[8]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[7]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[6]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[5]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[4]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[3]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[2]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[1]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[0]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports ppar_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pc_be_in[3]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pc_be_in[2]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pc_be_in[1]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pc_be_in[0]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pframe_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports ptrdy_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pirdy_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pdevsel_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pstop_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pperr_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pserr_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pm66en]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[31]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[30]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[29]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[28]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[27]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[26]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[25]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[24]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[23]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[22]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[21]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[20]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[19]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[18]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[17]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[16]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[15]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[14]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[13]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[12]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[11]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[10]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[9]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[8]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[7]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[6]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[5]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[4]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[3]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[2]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[1]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[0]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_load -pin_load 30 [get_ports {test_so[5]}]
1
set_load -pin_load 30 [get_ports {test_so[4]}]
1
set_load -pin_load 30 [get_ports {test_so[3]}]
1
set_load -pin_load 30 [get_ports {test_so[2]}]
1
set_load -pin_load 30 [get_ports {test_so[1]}]
1
set_load -pin_load 30 [get_ports {test_so[0]}]
1
set_load -pin_load 100 [get_ports {pad_out[31]}]
1
set_load -pin_load 100 [get_ports {pad_out[30]}]
1
set_load -pin_load 100 [get_ports {pad_out[29]}]
1
set_load -pin_load 100 [get_ports {pad_out[28]}]
1
set_load -pin_load 100 [get_ports {pad_out[27]}]
1
set_load -pin_load 100 [get_ports {pad_out[26]}]
1
set_load -pin_load 100 [get_ports {pad_out[25]}]
1
set_load -pin_load 100 [get_ports {pad_out[24]}]
1
set_load -pin_load 100 [get_ports {pad_out[23]}]
1
set_load -pin_load 100 [get_ports {pad_out[22]}]
1
set_load -pin_load 100 [get_ports {pad_out[21]}]
1
set_load -pin_load 100 [get_ports {pad_out[20]}]
1
set_load -pin_load 100 [get_ports {pad_out[19]}]
1
set_load -pin_load 100 [get_ports {pad_out[18]}]
1
set_load -pin_load 100 [get_ports {pad_out[17]}]
1
set_load -pin_load 100 [get_ports {pad_out[16]}]
1
set_load -pin_load 100 [get_ports {pad_out[15]}]
1
set_load -pin_load 100 [get_ports {pad_out[14]}]
1
set_load -pin_load 100 [get_ports {pad_out[13]}]
1
set_load -pin_load 100 [get_ports {pad_out[12]}]
1
set_load -pin_load 100 [get_ports {pad_out[11]}]
1
set_load -pin_load 100 [get_ports {pad_out[10]}]
1
set_load -pin_load 100 [get_ports {pad_out[9]}]
1
set_load -pin_load 100 [get_ports {pad_out[8]}]
1
set_load -pin_load 100 [get_ports {pad_out[7]}]
1
set_load -pin_load 100 [get_ports {pad_out[6]}]
1
set_load -pin_load 100 [get_ports {pad_out[5]}]
1
set_load -pin_load 100 [get_ports {pad_out[4]}]
1
set_load -pin_load 100 [get_ports {pad_out[3]}]
1
set_load -pin_load 100 [get_ports {pad_out[2]}]
1
set_load -pin_load 100 [get_ports {pad_out[1]}]
1
set_load -pin_load 100 [get_ports {pad_out[0]}]
1
set_load -pin_load 100 [get_ports pad_en]
1
set_load -pin_load 100 [get_ports ppar_out]
1
set_load -pin_load 100 [get_ports ppar_en]
1
set_load -pin_load 100 [get_ports {pc_be_out[3]}]
1
set_load -pin_load 100 [get_ports {pc_be_out[2]}]
1
set_load -pin_load 100 [get_ports {pc_be_out[1]}]
1
set_load -pin_load 100 [get_ports {pc_be_out[0]}]
1
set_load -pin_load 100 [get_ports pc_be_en]
1
set_load -pin_load 100 [get_ports pframe_n_out]
1
set_load -pin_load 100 [get_ports pframe_n_en]
1
set_load -pin_load 100 [get_ports ptrdy_n_out]
1
set_load -pin_load 100 [get_ports ptrdy_n_en]
1
set_load -pin_load 100 [get_ports pirdy_n_out]
1
set_load -pin_load 100 [get_ports pirdy_n_en]
1
set_load -pin_load 100 [get_ports pdevsel_n_out]
1
set_load -pin_load 100 [get_ports pdevsel_n_en]
1
set_load -pin_load 100 [get_ports pstop_n_out]
1
set_load -pin_load 100 [get_ports pstop_n_en]
1
set_load -pin_load 100 [get_ports pperr_n_out]
1
set_load -pin_load 100 [get_ports pperr_n_en]
1
set_load -pin_load 100 [get_ports pserr_n_out]
1
set_load -pin_load 100 [get_ports pserr_n_en]
1
set_load -pin_load 100 [get_ports preq_n]
1
set_load -pin_load 100 [get_ports pack_n]
1
set_load -pin_load 10 [get_ports {sd_A[9]}]
1
set_load -pin_load 10 [get_ports {sd_A[8]}]
1
set_load -pin_load 10 [get_ports {sd_A[7]}]
1
set_load -pin_load 10 [get_ports {sd_A[6]}]
1
set_load -pin_load 10 [get_ports {sd_A[5]}]
1
set_load -pin_load 10 [get_ports {sd_A[4]}]
1
set_load -pin_load 10 [get_ports {sd_A[3]}]
1
set_load -pin_load 10 [get_ports {sd_A[2]}]
1
set_load -pin_load 10 [get_ports {sd_A[1]}]
1
set_load -pin_load 10 [get_ports {sd_A[0]}]
1
set_load -pin_load 10 [get_ports sd_LD]
1
set_load -pin_load 10 [get_ports sd_RW]
1
set_load -pin_load 10 [get_ports {sd_BWS[1]}]
1
set_load -pin_load 10 [get_ports {sd_BWS[0]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[31]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[30]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[29]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[28]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[27]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[26]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[25]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[24]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[23]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[22]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[21]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[20]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[19]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[18]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[17]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[16]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[15]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[14]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[13]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[12]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[11]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[10]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[9]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[8]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[7]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[6]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[5]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[4]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[3]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[2]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[1]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[0]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[31]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[30]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[29]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[28]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[27]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[26]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[25]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[24]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[23]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[22]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[21]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[20]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[19]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[18]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[17]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[16]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[15]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[14]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[13]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[12]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[11]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[10]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[9]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[8]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[7]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[6]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[5]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[4]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[3]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[2]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[1]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[0]}]
1
#set_propagated_clock [get_ports sdram_clk]
#set_propagated_clock [get_ports sys_2x_clk]
#set_propagated_clock [get_ports ate_clk]
#set_propagated_clock [get_ports pclk]
#set_propagated_clock [get_ports sd_CK]
#set_propagated_clock [get_ports sd_CKn]
#set_propagated_clock [get_pins I_CLOCKING/sys_clk_in_reg/Q]
set_case_analysis 1 [get_ports test_mode]
1
#set_case_analysis 1 [get_ports pll_bypass]
set_case_analysis 1 [get_ports occ_bypass]
1
set_case_analysis 1 [get_ports occ_reset]
1
set_case_analysis 1 [get_ports scan_enable]
1
#create_voltage_area -name PD_RISC_CORE  -coordinate {582.92 10.032 1003.2 190.608}  -guard_band_x 0  -guard_band_y 0  [get_cells I_RISC_CORE]
create_clock [get_ports pclk]  -name PCI_CLK  -period 7.5  -waveform {0 3.75}
{PCI_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks PCI_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks PCI_CLK]
1
set_clock_transition -max -rise 0.2 [get_clocks PCI_CLK]
1
set_clock_transition -max -fall 0.2 [get_clocks PCI_CLK]
1
set_clock_transition -min -rise 0.2 [get_clocks PCI_CLK]
1
set_clock_transition -min -fall 0.2 [get_clocks PCI_CLK]
1
create_clock -name v_PCI_CLK  -period 7.5  -waveform {0 3.75}
Warning: Creating virtual clock named 'v_PCI_CLK' with no sources. (UIC-021)
{v_PCI_CLK}
set_clock_latency 0.5  [get_clocks v_PCI_CLK]
1
set_clock_uncertainty -setup 0.1  [get_clocks v_PCI_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks v_PCI_CLK]
1
create_clock [get_ports sys_2x_clk]  -name SYS_2x_CLK  -period 2.4  -waveform {0 1.2}
{SYS_2x_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SYS_2x_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SYS_2x_CLK]
1
set_clock_transition -max -rise 0.2 [get_clocks SYS_2x_CLK]
1
set_clock_transition -max -fall 0.2 [get_clocks SYS_2x_CLK]
1
set_clock_transition -min -rise 0.2 [get_clocks SYS_2x_CLK]
1
set_clock_transition -min -fall 0.2 [get_clocks SYS_2x_CLK]
1
create_generated_clock [get_pins I_CLOCKING/sys_clk_in_reg/Q]  -name SYS_CLK  -source [get_ports sys_2x_clk]  -divide_by 2
{SYS_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SYS_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SYS_CLK]
1
set_clock_transition -max -rise 0.2 [get_clocks SYS_CLK]
1
set_clock_transition -max -fall 0.2 [get_clocks SYS_CLK]
1
set_clock_transition -min -rise 0.2 [get_clocks SYS_CLK]
1
set_clock_transition -min -fall 0.2 [get_clocks SYS_CLK]
1
create_clock [get_ports sdram_clk]  -name SDRAM_CLK  -period 4.1  -waveform {0 2.05}
{SDRAM_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SDRAM_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SDRAM_CLK]
1
set_clock_transition -max -rise 0.2 [get_clocks SDRAM_CLK]
1
set_clock_transition -max -fall 0.2 [get_clocks SDRAM_CLK]
1
set_clock_transition -min -rise 0.2 [get_clocks SDRAM_CLK]
1
set_clock_transition -min -fall 0.2 [get_clocks SDRAM_CLK]
1
create_clock -name v_SDRAM_CLK  -period 4.1  -waveform {0 2.05}
Warning: Creating virtual clock named 'v_SDRAM_CLK' with no sources. (UIC-021)
{v_SDRAM_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks v_SDRAM_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks v_SDRAM_CLK]
1
create_generated_clock [get_ports sd_CK] -name SD_DDR_CLK -source [get_ports sdram_clk] -combinational
Warning: Creating a generated clock on input or inout port 'sd_CK'. (UIC-013)
{SD_DDR_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SD_DDR_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SD_DDR_CLK]
1
set_clock_transition -max -rise 0.2 [get_clocks SD_DDR_CLK]
1
set_clock_transition -max -fall 0.2 [get_clocks SD_DDR_CLK]
1
set_clock_transition -min -rise 0.2 [get_clocks SD_DDR_CLK]
1
set_clock_transition -min -fall 0.2 [get_clocks SD_DDR_CLK]
1
create_generated_clock [get_ports sd_CKn] -name SD_DDR_CLKn -source [get_ports sdram_clk] -invert -combinational
Warning: Creating a generated clock on input or inout port 'sd_CKn'. (UIC-013)
{SD_DDR_CLKn}
set_clock_uncertainty -setup 0.1  [get_clocks SD_DDR_CLKn]
1
set_clock_uncertainty -hold 0  [get_clocks SD_DDR_CLKn]
1
set_clock_transition -max -rise 0.2 [get_clocks SD_DDR_CLKn]
1
set_clock_transition -max -fall 0.2 [get_clocks SD_DDR_CLKn]
1
set_clock_transition -min -rise 0.2 [get_clocks SD_DDR_CLKn]
1
set_clock_transition -min -fall 0.2 [get_clocks SD_DDR_CLKn]
1
create_clock [get_ports ate_clk]  -period 30  -waveform {0 15}
{ate_clk}
set_clock_uncertainty -setup 0.1  [get_clocks ate_clk]
1
set_clock_uncertainty -hold 0  [get_clocks ate_clk]
1
set_clock_transition -max -rise 0.2 [get_clocks ate_clk]
1
set_clock_transition -max -fall 0.2 [get_clocks ate_clk]
1
set_clock_transition -min -rise 0.2 [get_clocks ate_clk]
1
set_clock_transition -min -fall 0.2 [get_clocks ate_clk]
1
set_false_path   -from [get_ports scan_enable]  -to [list [get_clocks SYS_2x_CLK] [get_clocks SYS_CLK] [get_clocks SDRAM_CLK] [get_clocks SD_DDR_CLK] [get_clocks SD_DDR_CLKn] [get_clocks PCI_CLK]]
1
set_false_path   -from [list [get_ports {test_si[5]}] [get_ports {test_si[4]}] [get_ports {test_si[3]}] [get_ports {test_si[2]}] [get_ports {test_si[1]}] [get_ports {test_si[0]}]]  -to [list [get_clocks SYS_2x_CLK] [get_clocks SYS_CLK] [get_clocks SDRAM_CLK] [get_clocks SD_DDR_CLK] [get_clocks SD_DDR_CLKn] [get_clocks PCI_CLK]]
1
#set_multicycle_path 2 -hold -from [get_cells -hsc @ snps_clk_chain_0@U_shftreg_0/ff_0/q_reg]
#set_multicycle_path 3 -setup -from [get_cells -hsc @ snps_clk_chain_0@U_shftreg_0/ff_0/q_reg]
#set_multicycle_path 2 -hold -from [get_cells -hsc @ snps_clk_chain_0@U_shftreg_0/ff_1/q_reg]
#set_multicycle_path 3 -setup -from [get_cells -hsc @ snps_clk_chain_0@U_shftreg_0/ff_1/q_reg]
set_input_delay -clock ate_clk  -max 6  [get_ports scan_enable]
1
set_input_delay -clock ate_clk  -max 4  [get_ports {test_si[5]}]
1
set_input_delay -clock ate_clk  -max 4  [get_ports {test_si[4]}]
1
set_input_delay -clock ate_clk  -max 4  [get_ports {test_si[3]}]
1
set_input_delay -clock ate_clk  -max 4  [get_ports {test_si[2]}]
1
set_input_delay -clock ate_clk  -max 4  [get_ports {test_si[1]}]
1
set_input_delay -clock ate_clk  -max 4  [get_ports {test_si[0]}]
1
set_input_delay -clock ate_clk  -max 6  [get_ports test_mode]
1
set_input_delay -clock ate_clk  -max 6  [get_ports occ_bypass]
1
set_input_delay -clock ate_clk  -max 6  [get_ports occ_reset]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports pidsel]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports pidsel]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports pgnt_n]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports pgnt_n]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[31]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[31]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[30]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[30]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[29]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[29]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[28]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[28]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[27]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[27]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[26]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[26]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[25]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[25]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[24]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[24]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[23]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[23]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[22]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[22]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[21]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[21]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[20]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[20]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[19]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[19]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[18]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[18]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[17]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[17]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[16]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[16]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[15]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[15]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[14]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[14]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[13]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[13]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[12]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[12]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[11]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[11]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[10]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[10]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[9]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[9]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[8]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[8]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[7]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[7]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[6]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[6]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[5]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[5]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[4]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[4]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[3]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[3]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[2]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[2]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[1]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[1]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[0]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[0]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports ppar_in]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports ppar_in]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pc_be_in[3]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pc_be_in[3]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pc_be_in[2]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pc_be_in[2]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pc_be_in[1]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pc_be_in[1]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pc_be_in[0]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pc_be_in[0]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports pframe_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports pframe_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports ptrdy_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports ptrdy_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports pirdy_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports pirdy_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports pdevsel_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports pdevsel_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports pstop_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports pstop_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports pperr_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports pperr_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports pserr_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports pserr_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports pm66en]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports pm66en]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[31]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[31]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[31]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[31]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[30]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[30]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[30]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[30]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[29]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[29]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[29]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[29]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[28]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[28]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[28]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[28]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[27]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[27]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[27]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[27]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[26]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[26]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[26]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[26]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[25]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[25]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[25]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[25]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[24]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[24]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[24]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[24]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[23]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[23]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[23]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[23]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[22]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[22]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[22]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[22]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[21]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[21]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[21]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[21]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[20]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[20]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[20]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[20]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[19]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[19]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[19]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[19]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[18]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[18]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[18]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[18]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[17]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[17]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[17]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[17]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[16]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[16]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[16]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[16]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[15]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[15]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[15]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[15]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[14]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[14]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[14]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[14]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[13]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[13]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[13]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[13]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[12]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[12]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[12]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[12]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[11]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[11]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[11]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[11]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[10]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[10]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[10]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[10]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[9]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[9]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[9]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[9]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[8]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[8]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[8]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[8]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[7]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[7]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[7]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[7]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[6]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[6]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[6]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[6]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[5]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[5]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[5]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[5]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[4]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[4]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[4]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[4]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[3]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[3]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[3]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[3]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[2]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[2]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[2]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[2]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[1]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[1]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[1]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[1]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[0]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[0]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[0]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[0]}]
1
set_input_delay -clock ate_clk  -max 6  [get_ports prst_n]
1
set_input_delay -clock ate_clk  -max 6  [get_ports shutdown]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[31]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[31]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[30]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[30]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[29]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[29]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[28]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[28]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[27]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[27]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[26]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[26]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[25]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[25]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[24]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[24]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[23]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[23]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[22]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[22]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[21]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[21]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[20]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[20]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[19]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[19]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[18]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[18]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[17]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[17]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[16]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[16]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[15]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[15]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[14]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[14]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[13]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[13]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[12]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[12]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[11]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[11]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[10]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[10]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[9]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[9]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[8]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[8]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[7]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[7]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[6]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[6]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[5]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[5]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[4]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[4]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[3]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[3]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[2]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[2]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[1]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[1]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[0]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[0]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pad_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pad_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports ppar_out]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports ppar_out]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports ppar_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports ppar_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_out[3]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pc_be_out[3]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_out[2]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pc_be_out[2]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_out[1]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pc_be_out[1]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_out[0]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pc_be_out[0]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pc_be_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pc_be_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pframe_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pframe_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pframe_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pframe_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports ptrdy_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports ptrdy_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports ptrdy_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports ptrdy_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pirdy_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pirdy_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pirdy_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pirdy_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pdevsel_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pdevsel_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pdevsel_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pdevsel_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pstop_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pstop_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pstop_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pstop_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pperr_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pperr_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pperr_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pperr_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pserr_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pserr_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pserr_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pserr_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports preq_n]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports preq_n]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pack_n]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pack_n]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[9]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[9]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[8]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[8]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[7]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[7]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[6]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[6]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[5]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[5]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[4]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[4]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[3]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[3]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[2]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[2]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[1]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[1]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[0]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[0]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_BWS[1]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_BWS[1]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_BWS[0]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_BWS[0]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[31]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[31]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[30]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[30]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[29]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[29]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[28]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[28]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[27]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[27]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[26]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[26]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[25]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[25]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[24]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[24]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[23]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[23]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[22]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[22]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[21]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[21]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[20]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[20]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[19]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[19]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[18]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[18]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[17]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[17]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[16]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[16]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[15]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[15]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[14]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[14]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[13]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[13]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[12]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[12]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[11]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[11]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[10]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[10]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[9]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[9]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[8]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[8]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[7]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[7]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[6]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[6]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[5]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[5]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[4]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[4]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[3]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[3]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[2]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[2]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[1]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[1]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[0]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[0]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports sd_LD]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports sd_LD]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports sd_RW]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports sd_RW]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[31]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[31]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[30]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[30]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[29]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[29]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[28]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[28]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[27]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[27]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[26]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[26]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[25]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[25]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[24]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[24]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[23]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[23]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[22]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[22]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[21]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[21]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[20]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[20]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[19]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[19]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[18]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[18]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[17]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[17]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[16]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[16]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[15]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[15]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[14]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[14]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[13]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[13]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[12]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[12]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[11]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[11]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[10]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[10]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[9]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[9]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[8]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[8]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[7]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[7]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[6]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[6]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[5]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[5]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[4]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[4]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[3]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[3]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[2]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[2]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[1]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[1]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[0]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[0]}]
1
set_output_delay -clock ate_clk  -max 4  [get_ports {test_so[5]}]
1
set_output_delay -clock ate_clk  -max 4  [get_ports {test_so[4]}]
1
set_output_delay -clock ate_clk  -max 4  [get_ports {test_so[3]}]
1
set_output_delay -clock ate_clk  -max 4  [get_ports {test_so[2]}]
1
set_output_delay -clock ate_clk  -max 4  [get_ports {test_so[1]}]
1
set_output_delay -clock ate_clk  -max 4  [get_ports {test_so[0]}]
1
set_clock_groups -asynchronous -name func_async -group [list [get_clocks SYS_2x_CLK] [get_clocks SYS_CLK]] -group [list [get_clocks PCI_CLK] [get_clocks v_PCI_CLK]] -group [list [get_clocks SDRAM_CLK] [get_clocks v_SDRAM_CLK] [get_clocks SD_DDR_CLK] [get_clocks SD_DDR_CLKn]]
1
set_clock_groups -asynchronous -name my_occ_clock_groups -group [get_clocks ate_clk] -group [list [get_clocks SYS_2x_CLK] [get_clocks SYS_CLK] [get_clocks SDRAM_CLK] [get_clocks v_SDRAM_CLK] [get_clocks SD_DDR_CLK] [get_clocks SD_DDR_CLKn] [get_clocks PCI_CLK] [get_clocks v_PCI_CLK]]
1
set_timing_derate -early -net_delay 0.95 
1
set_timing_derate -early -cell_delay 0.95 
1
set_voltage 0  -min 0  -object_list VSS
1
set_voltage 0.75  -min 0.75  -object_list VDD
1
set_voltage 0.95  -min 0.95  -object_list VDDH
1
Created scenario test_best for mode test and corner Cmin
All analysis types are activated.
###################################################################
# Created by write_sdc for scenario [test_best] on Sat Feb 29 19:46:16 2020
###################################################################
set sdc_version 2.0
2.0
set_units -time ns -resistance MOhm -capacitance fF -voltage V -current uA
1
#set_operating_conditions -analysis_type on_chip_variation ff0p95vn40c -library saed32lvt_ff0p95vn40c
set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ff0p95vn40c [get_ports sdram_clk]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ff0p95vn40c [get_ports sys_2x_clk]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports shutdown]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports test_mode]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {test_si[5]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {test_si[4]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {test_si[3]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {test_si[2]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {test_si[1]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {test_si[0]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports scan_enable]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ff0p95vn40c [get_ports ate_clk]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports occ_bypass]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports occ_reset]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ff0p95vn40c [get_ports pclk]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports prst_n]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pidsel]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pgnt_n]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[31]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[30]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[29]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[28]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[27]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[26]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[25]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[24]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[23]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[22]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[21]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[20]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[19]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[18]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[17]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[16]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[15]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[14]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[13]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[12]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[11]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[10]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[9]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[8]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[7]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[6]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[5]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[4]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[3]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[2]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[1]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[0]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports ppar_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pc_be_in[3]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pc_be_in[2]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pc_be_in[1]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pc_be_in[0]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pframe_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports ptrdy_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pirdy_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pdevsel_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pstop_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pperr_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pserr_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pm66en]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[31]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[30]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[29]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[28]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[27]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[26]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[25]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[24]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[23]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[22]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[21]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[20]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[19]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[18]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[17]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[16]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[15]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[14]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[13]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[12]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[11]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[10]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[9]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[8]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[7]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[6]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[5]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[4]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[3]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[2]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[1]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[0]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_load -pin_load 10 [get_ports {test_so[5]}]
1
set_load -pin_load 10 [get_ports {test_so[4]}]
1
set_load -pin_load 10 [get_ports {test_so[3]}]
1
set_load -pin_load 10 [get_ports {test_so[2]}]
1
set_load -pin_load 10 [get_ports {test_so[1]}]
1
set_load -pin_load 10 [get_ports {test_so[0]}]
1
set_load -pin_load 30 [get_ports {pad_out[31]}]
1
set_load -pin_load 30 [get_ports {pad_out[30]}]
1
set_load -pin_load 30 [get_ports {pad_out[29]}]
1
set_load -pin_load 30 [get_ports {pad_out[28]}]
1
set_load -pin_load 30 [get_ports {pad_out[27]}]
1
set_load -pin_load 30 [get_ports {pad_out[26]}]
1
set_load -pin_load 30 [get_ports {pad_out[25]}]
1
set_load -pin_load 30 [get_ports {pad_out[24]}]
1
set_load -pin_load 30 [get_ports {pad_out[23]}]
1
set_load -pin_load 30 [get_ports {pad_out[22]}]
1
set_load -pin_load 30 [get_ports {pad_out[21]}]
1
set_load -pin_load 30 [get_ports {pad_out[20]}]
1
set_load -pin_load 30 [get_ports {pad_out[19]}]
1
set_load -pin_load 30 [get_ports {pad_out[18]}]
1
set_load -pin_load 30 [get_ports {pad_out[17]}]
1
set_load -pin_load 30 [get_ports {pad_out[16]}]
1
set_load -pin_load 30 [get_ports {pad_out[15]}]
1
set_load -pin_load 30 [get_ports {pad_out[14]}]
1
set_load -pin_load 30 [get_ports {pad_out[13]}]
1
set_load -pin_load 30 [get_ports {pad_out[12]}]
1
set_load -pin_load 30 [get_ports {pad_out[11]}]
1
set_load -pin_load 30 [get_ports {pad_out[10]}]
1
set_load -pin_load 30 [get_ports {pad_out[9]}]
1
set_load -pin_load 30 [get_ports {pad_out[8]}]
1
set_load -pin_load 30 [get_ports {pad_out[7]}]
1
set_load -pin_load 30 [get_ports {pad_out[6]}]
1
set_load -pin_load 30 [get_ports {pad_out[5]}]
1
set_load -pin_load 30 [get_ports {pad_out[4]}]
1
set_load -pin_load 30 [get_ports {pad_out[3]}]
1
set_load -pin_load 30 [get_ports {pad_out[2]}]
1
set_load -pin_load 30 [get_ports {pad_out[1]}]
1
set_load -pin_load 30 [get_ports {pad_out[0]}]
1
set_load -pin_load 30 [get_ports pad_en]
1
set_load -pin_load 30 [get_ports ppar_out]
1
set_load -pin_load 30 [get_ports ppar_en]
1
set_load -pin_load 30 [get_ports {pc_be_out[3]}]
1
set_load -pin_load 30 [get_ports {pc_be_out[2]}]
1
set_load -pin_load 30 [get_ports {pc_be_out[1]}]
1
set_load -pin_load 30 [get_ports {pc_be_out[0]}]
1
set_load -pin_load 30 [get_ports pc_be_en]
1
set_load -pin_load 30 [get_ports pframe_n_out]
1
set_load -pin_load 30 [get_ports pframe_n_en]
1
set_load -pin_load 30 [get_ports ptrdy_n_out]
1
set_load -pin_load 30 [get_ports ptrdy_n_en]
1
set_load -pin_load 30 [get_ports pirdy_n_out]
1
set_load -pin_load 30 [get_ports pirdy_n_en]
1
set_load -pin_load 30 [get_ports pdevsel_n_out]
1
set_load -pin_load 30 [get_ports pdevsel_n_en]
1
set_load -pin_load 30 [get_ports pstop_n_out]
1
set_load -pin_load 30 [get_ports pstop_n_en]
1
set_load -pin_load 30 [get_ports pperr_n_out]
1
set_load -pin_load 30 [get_ports pperr_n_en]
1
set_load -pin_load 30 [get_ports pserr_n_out]
1
set_load -pin_load 30 [get_ports pserr_n_en]
1
set_load -pin_load 30 [get_ports preq_n]
1
set_load -pin_load 30 [get_ports pack_n]
1
set_load -pin_load 10 [get_ports {sd_A[9]}]
1
set_load -pin_load 10 [get_ports {sd_A[8]}]
1
set_load -pin_load 10 [get_ports {sd_A[7]}]
1
set_load -pin_load 10 [get_ports {sd_A[6]}]
1
set_load -pin_load 10 [get_ports {sd_A[5]}]
1
set_load -pin_load 10 [get_ports {sd_A[4]}]
1
set_load -pin_load 10 [get_ports {sd_A[3]}]
1
set_load -pin_load 10 [get_ports {sd_A[2]}]
1
set_load -pin_load 10 [get_ports {sd_A[1]}]
1
set_load -pin_load 10 [get_ports {sd_A[0]}]
1
set_load -pin_load 10 [get_ports sd_LD]
1
set_load -pin_load 10 [get_ports sd_RW]
1
set_load -pin_load 10 [get_ports {sd_BWS[1]}]
1
set_load -pin_load 10 [get_ports {sd_BWS[0]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[31]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[30]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[29]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[28]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[27]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[26]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[25]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[24]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[23]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[22]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[21]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[20]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[19]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[18]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[17]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[16]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[15]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[14]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[13]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[12]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[11]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[10]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[9]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[8]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[7]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[6]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[5]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[4]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[3]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[2]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[1]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[0]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[31]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[30]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[29]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[28]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[27]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[26]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[25]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[24]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[23]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[22]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[21]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[20]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[19]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[18]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[17]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[16]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[15]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[14]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[13]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[12]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[11]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[10]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[9]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[8]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[7]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[6]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[5]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[4]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[3]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[2]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[1]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[0]}]
1
#set_propagated_clock [get_ports sdram_clk]
#set_propagated_clock [get_ports sys_2x_clk]
#set_propagated_clock [get_ports ate_clk]
#set_propagated_clock [get_ports pclk]
#set_propagated_clock [get_ports sd_CK]
#set_propagated_clock [get_ports sd_CKn]
#set_propagated_clock [get_pins I_CLOCKING/sys_clk_in_reg/Q]
set_case_analysis 1 [get_ports test_mode]
1
#set_case_analysis 1 [get_ports pll_bypass]
set_case_analysis 1 [get_ports occ_bypass]
1
set_case_analysis 1 [get_ports occ_reset]
1
set_case_analysis 1 [get_ports scan_enable]
1
#create_voltage_area -name PD_RISC_CORE  -coordinate {582.92 10.032 1003.2 190.608}  -guard_band_x 0  -guard_band_y 0  [get_cells I_RISC_CORE]
create_clock [get_ports pclk]  -name PCI_CLK  -period 7.5  -waveform {0 3.75}
Warning: Redefining clock 'PCI_CLK'.  
        Previously defined at: /home/ramadugu/common/Documents/asicTWO/final_prj-team_10-master/constraints/ORCA_TOP_test_worst.sdc, line 259 (UIC-034)
{PCI_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks PCI_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks PCI_CLK]
1
set_clock_transition -max -rise 0.1 [get_clocks PCI_CLK]
1
set_clock_transition -max -fall 0.1 [get_clocks PCI_CLK]
1
set_clock_transition -min -rise 0.1 [get_clocks PCI_CLK]
1
set_clock_transition -min -fall 0.1 [get_clocks PCI_CLK]
1
create_clock -name v_PCI_CLK  -period 7.5  -waveform {0 3.75}
Warning: Creating virtual clock named 'v_PCI_CLK' with no sources. (UIC-021)
Warning: Redefining clock 'v_PCI_CLK'.  
        Previously defined at: /home/ramadugu/common/Documents/asicTWO/final_prj-team_10-master/constraints/ORCA_TOP_test_worst.sdc, line 266; /home/ramadugu/common/Documents/asicTWO/final_prj-team_10-master/constraints/ORCA_TOP_test_worst.sdc, line 267 (UIC-034)
{v_PCI_CLK}
set_clock_latency 0.05  [get_clocks v_PCI_CLK]
1
set_clock_uncertainty -setup 0.1  [get_clocks v_PCI_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks v_PCI_CLK]
1
create_clock [get_ports sys_2x_clk]  -name SYS_2x_CLK  -period 2.4  -waveform {0 1.2}
Warning: Redefining clock 'SYS_2x_CLK'.  
        Previously defined at: /home/ramadugu/common/Documents/asicTWO/final_prj-team_10-master/constraints/ORCA_TOP_test_worst.sdc, line 270 (UIC-034)
{SYS_2x_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SYS_2x_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SYS_2x_CLK]
1
set_clock_transition -max -rise 0.1 [get_clocks SYS_2x_CLK]
1
set_clock_transition -max -fall 0.1 [get_clocks SYS_2x_CLK]
1
set_clock_transition -min -rise 0.1 [get_clocks SYS_2x_CLK]
1
set_clock_transition -min -fall 0.1 [get_clocks SYS_2x_CLK]
1
create_generated_clock [get_pins I_CLOCKING/sys_clk_in_reg/Q]  -name SYS_CLK  -source [get_ports sys_2x_clk]  -divide_by 2
{SYS_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SYS_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SYS_CLK]
1
set_clock_transition -max -rise 0.1 [get_clocks SYS_CLK]
1
set_clock_transition -max -fall 0.1 [get_clocks SYS_CLK]
1
set_clock_transition -min -rise 0.1 [get_clocks SYS_CLK]
1
set_clock_transition -min -fall 0.1 [get_clocks SYS_CLK]
1
create_clock [get_ports sdram_clk]  -name SDRAM_CLK  -period 4.1  -waveform {0 2.05}
Warning: Redefining clock 'SDRAM_CLK'.  
        Previously defined at: /home/ramadugu/common/Documents/asicTWO/final_prj-team_10-master/constraints/ORCA_TOP_test_worst.sdc, line 284 (UIC-034)
{SDRAM_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SDRAM_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SDRAM_CLK]
1
set_clock_transition -max -rise 0.1 [get_clocks SDRAM_CLK]
1
set_clock_transition -max -fall 0.1 [get_clocks SDRAM_CLK]
1
set_clock_transition -min -rise 0.1 [get_clocks SDRAM_CLK]
1
set_clock_transition -min -fall 0.1 [get_clocks SDRAM_CLK]
1
create_clock -name v_SDRAM_CLK  -period 4.1  -waveform {0 2.05}
Warning: Creating virtual clock named 'v_SDRAM_CLK' with no sources. (UIC-021)
Warning: Redefining clock 'v_SDRAM_CLK'.  
        Previously defined at: /home/ramadugu/common/Documents/asicTWO/final_prj-team_10-master/constraints/ORCA_TOP_test_worst.sdc, line 291 (UIC-034)
{v_SDRAM_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks v_SDRAM_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks v_SDRAM_CLK]
1
create_generated_clock [get_ports sd_CK] -name SD_DDR_CLK -source [get_ports sdram_clk] -combinational
Warning: Creating a generated clock on input or inout port 'sd_CK'. (UIC-013)
{SD_DDR_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SD_DDR_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SD_DDR_CLK]
1
create_generated_clock [get_ports sd_CKn] -name SD_DDR_CLKn -source [get_ports sdram_clk] -invert -combinational
Warning: Creating a generated clock on input or inout port 'sd_CKn'. (UIC-013)
{SD_DDR_CLKn}
set_clock_uncertainty -setup 0.1  [get_clocks SD_DDR_CLKn]
1
set_clock_uncertainty -hold 0  [get_clocks SD_DDR_CLKn]
1
create_clock [get_ports ate_clk]  -period 30  -waveform {0 15}
Warning: Redefining clock 'ate_clk'.  
        Previously defined at: /home/ramadugu/common/Documents/asicTWO/final_prj-team_10-master/constraints/ORCA_TOP_test_worst.sdc, line 308 (UIC-034)
{ate_clk}
set_clock_uncertainty -setup 0.1  [get_clocks ate_clk]
1
set_clock_uncertainty -hold 0  [get_clocks ate_clk]
1
set_clock_transition -max -rise 0.1 [get_clocks ate_clk]
1
set_clock_transition -max -fall 0.1 [get_clocks ate_clk]
1
set_clock_transition -min -rise 0.1 [get_clocks ate_clk]
1
set_clock_transition -min -fall 0.1 [get_clocks ate_clk]
1
set_false_path   -from [get_ports scan_enable]  -to [list [get_clocks SYS_2x_CLK] [get_clocks SYS_CLK] [get_clocks SDRAM_CLK] [get_clocks SD_DDR_CLK] [get_clocks SD_DDR_CLKn] [get_clocks PCI_CLK]]
1
set_false_path   -from [list [get_ports {test_si[5]}] [get_ports {test_si[4]}] [get_ports {test_si[3]}] [get_ports {test_si[2]}] [get_ports {test_si[1]}] [get_ports {test_si[0]}]]  -to [list [get_clocks SYS_2x_CLK] [get_clocks SYS_CLK] [get_clocks SDRAM_CLK] [get_clocks SD_DDR_CLK] [get_clocks SD_DDR_CLKn] [get_clocks PCI_CLK]]
1
#set_multicycle_path 2 -hold -from [get_cells -hsc @ snps_clk_chain_0@U_shftreg_0/ff_0/q_reg]
#set_multicycle_path 3 -setup -from [get_cells -hsc @ snps_clk_chain_0@U_shftreg_0/ff_0/q_reg]
#set_multicycle_path 2 -hold -from [get_cells -hsc @ snps_clk_chain_0@U_shftreg_0/ff_1/q_reg]
#set_multicycle_path 3 -setup -from [get_cells -hsc @ snps_clk_chain_0@U_shftreg_0/ff_1/q_reg]
set_input_delay -clock ate_clk  -max 5  [get_ports scan_enable]
1
set_input_delay -clock ate_clk  -max 3  [get_ports {test_si[5]}]
1
set_input_delay -clock ate_clk  -max 3  [get_ports {test_si[4]}]
1
set_input_delay -clock ate_clk  -max 3  [get_ports {test_si[3]}]
1
set_input_delay -clock ate_clk  -max 3  [get_ports {test_si[2]}]
1
set_input_delay -clock ate_clk  -max 3  [get_ports {test_si[1]}]
1
set_input_delay -clock ate_clk  -max 3  [get_ports {test_si[0]}]
1
set_input_delay -clock ate_clk  -max 5  [get_ports test_mode]
1
set_input_delay -clock ate_clk  -max 5  [get_ports occ_bypass]
1
set_input_delay -clock ate_clk  -max 5  [get_ports occ_reset]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pidsel]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pidsel]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pgnt_n]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pgnt_n]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[31]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[31]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[30]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[30]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[29]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[29]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[28]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[28]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[27]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[27]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[26]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[26]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[25]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[25]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[24]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[24]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[23]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[23]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[22]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[22]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[21]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[21]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[20]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[20]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[19]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[19]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[18]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[18]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[17]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[17]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[16]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[16]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[15]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[15]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[14]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[14]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[13]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[13]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[12]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[12]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[11]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[11]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[10]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[10]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[9]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[9]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[8]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[8]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[7]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[7]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[6]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[6]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[5]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[5]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[4]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[4]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[3]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[3]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[2]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[2]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[1]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[1]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[0]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[0]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports ppar_in]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports ppar_in]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_in[3]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pc_be_in[3]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_in[2]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pc_be_in[2]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_in[1]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pc_be_in[1]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_in[0]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pc_be_in[0]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pframe_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pframe_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports ptrdy_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports ptrdy_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pirdy_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pirdy_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pdevsel_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pdevsel_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pstop_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pstop_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pperr_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pperr_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pserr_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pserr_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pm66en]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pm66en]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[31]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[31]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[31]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[31]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[30]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[30]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[30]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[30]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[29]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[29]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[29]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[29]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[28]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[28]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[28]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[28]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[27]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[27]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[27]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[27]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[26]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[26]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[26]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[26]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[25]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[25]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[25]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[25]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[24]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[24]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[24]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[24]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[23]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[23]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[23]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[23]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[22]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[22]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[22]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[22]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[21]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[21]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[21]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[21]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[20]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[20]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[20]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[20]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[19]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[19]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[19]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[19]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[18]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[18]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[18]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[18]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[17]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[17]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[17]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[17]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[16]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[16]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[16]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[16]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[15]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[15]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[15]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[15]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[14]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[14]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[14]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[14]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[13]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[13]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[13]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[13]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[12]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[12]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[12]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[12]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[11]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[11]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[11]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[11]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[10]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[10]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[10]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[10]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[9]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[9]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[9]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[9]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[8]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[8]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[8]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[8]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[7]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[7]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[7]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[7]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[6]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[6]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[6]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[6]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[5]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[5]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[5]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[5]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[4]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[4]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[4]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[4]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[3]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[3]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[3]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[3]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[2]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[2]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[2]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[2]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[1]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[1]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[1]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[1]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[0]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[0]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[0]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[0]}]
1
set_input_delay -clock ate_clk  -max 5  [get_ports prst_n]
1
set_input_delay -clock ate_clk  -max 5  [get_ports shutdown]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[31]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[31]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[30]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[30]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[29]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[29]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[28]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[28]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[27]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[27]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[26]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[26]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[25]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[25]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[24]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[24]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[23]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[23]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[22]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[22]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[21]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[21]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[20]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[20]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[19]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[19]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[18]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[18]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[17]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[17]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[16]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[16]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[15]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[15]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[14]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[14]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[13]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[13]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[12]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[12]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[11]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[11]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[10]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[10]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[9]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[9]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[8]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[8]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[7]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[7]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[6]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[6]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[5]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[5]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[4]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[4]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[3]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[3]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[2]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[2]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[1]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[1]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[0]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[0]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pad_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pad_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports ppar_out]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports ppar_out]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports ppar_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports ppar_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pc_be_out[3]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pc_be_out[3]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pc_be_out[2]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pc_be_out[2]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pc_be_out[1]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pc_be_out[1]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pc_be_out[0]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pc_be_out[0]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pc_be_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pc_be_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pframe_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pframe_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pframe_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pframe_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports ptrdy_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports ptrdy_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports ptrdy_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports ptrdy_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pirdy_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pirdy_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pirdy_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pirdy_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pdevsel_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pdevsel_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pdevsel_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pdevsel_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pstop_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pstop_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pstop_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pstop_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pperr_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pperr_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pperr_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pperr_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pserr_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pserr_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pserr_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pserr_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports preq_n]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports preq_n]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pack_n]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pack_n]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[9]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[9]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[8]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[8]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[7]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[7]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[6]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[6]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[5]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[5]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[4]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[4]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[3]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[3]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[2]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[2]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[1]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[1]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[0]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[0]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_BWS[1]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_BWS[1]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_BWS[0]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_BWS[0]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[31]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[31]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[30]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[30]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[29]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[29]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[28]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[28]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[27]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[27]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[26]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[26]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[25]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[25]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[24]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[24]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[23]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[23]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[22]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[22]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[21]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[21]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[20]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[20]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[19]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[19]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[18]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[18]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[17]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[17]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[16]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[16]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[15]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[15]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[14]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[14]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[13]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[13]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[12]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[12]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[11]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[11]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[10]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[10]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[9]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[9]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[8]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[8]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[7]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[7]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[6]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[6]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[5]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[5]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[4]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[4]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[3]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[3]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[2]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[2]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[1]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[1]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[0]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[0]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports sd_LD]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports sd_LD]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports sd_RW]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports sd_RW]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[31]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[31]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[30]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[30]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[29]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[29]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[28]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[28]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[27]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[27]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[26]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[26]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[25]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[25]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[24]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[24]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[23]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[23]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[22]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[22]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[21]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[21]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[20]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[20]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[19]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[19]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[18]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[18]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[17]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[17]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[16]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[16]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[15]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[15]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[14]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[14]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[13]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[13]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[12]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[12]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[11]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[11]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[10]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[10]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[9]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[9]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[8]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[8]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[7]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[7]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[6]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[6]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[5]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[5]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[4]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[4]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[3]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[3]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[2]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[2]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[1]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[1]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[0]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[0]}]
1
set_output_delay -clock ate_clk  -max 3  [get_ports {test_so[5]}]
1
set_output_delay -clock ate_clk  -max 3  [get_ports {test_so[4]}]
1
set_output_delay -clock ate_clk  -max 3  [get_ports {test_so[3]}]
1
set_output_delay -clock ate_clk  -max 3  [get_ports {test_so[2]}]
1
set_output_delay -clock ate_clk  -max 3  [get_ports {test_so[1]}]
1
set_output_delay -clock ate_clk  -max 3  [get_ports {test_so[0]}]
1
set_clock_groups -asynchronous -name func_async -group [list [get_clocks SYS_2x_CLK] [get_clocks SYS_CLK]] -group [list [get_clocks PCI_CLK] [get_clocks v_PCI_CLK]] -group [list [get_clocks SDRAM_CLK] [get_clocks v_SDRAM_CLK] [get_clocks SD_DDR_CLK] [get_clocks SD_DDR_CLKn]]
Warning: Clock groups with same clocks are already set in 'func_async'. (UIC-030)
0
set_clock_groups -asynchronous -name my_occ_clock_groups -group [get_clocks ate_clk] -group [list [get_clocks SYS_2x_CLK] [get_clocks SYS_CLK] [get_clocks SDRAM_CLK] [get_clocks v_SDRAM_CLK] [get_clocks SD_DDR_CLK] [get_clocks SD_DDR_CLKn] [get_clocks PCI_CLK] [get_clocks v_PCI_CLK]]
Warning: Clock groups with same clocks are already set in 'my_occ_clock_groups'. (UIC-030)
0
set_timing_derate -late -net_delay 1.05 
1
set_timing_derate -late -cell_delay 1.05 
1
set_voltage 0  -min 0  -object_list VSS
1
set_voltage 0.95  -min 0.95  -object_list VDD
1
set_voltage 1.16  -min 1.16  -object_list VDDH
1
Scenario func_worst (mode func corner Cmax) is active for setup/leakage_power/dynamic_power/max_transition/max_capacitance/min_capacitance analysis.
Scenario func_best (mode func corner Cmin) is active for hold/leakage_power/dynamic_power/max_transition/max_capacitance/min_capacitance analysis.
Scenario test_worst (mode test corner Cmax) is active for setup/leakage_power/dynamic_power/max_transition/max_capacitance/min_capacitance analysis.
Scenario test_best (mode test corner Cmin) is active for hold/leakage_power/dynamic_power/max_transition/max_capacitance/min_capacitance analysis.
{func_worst}
Removing existing floorplan objects
Creating core...
Core utilization ratio = 47.60%
Unplacing all cells...
Creating site array...
Creating routing tracks...
Initializing floorplan completed.
#set tool [get_db root: .program_short_name]
if {[info exists synopsys_program_name]} {

        if { $synopsys_program_name == "dc_shell" } {
        
                set auto_insert_level_shifters_on_clocks all
        }

        if { $synopsys_program_name == "icc2_shell" } {

                ####### FLOORPLANNING OPTIONS
                if { [sizeof_collection [get_placement_blockage io_pblockage ] ] ==0 } {
                  #create_placement_blockage -type hard_macro -boundary {{10.0 10.0} {1000 50}} -name io_pblockage
                  #create_placement_blockage -type hard_macro -boundary {{10.0 10.0} {800 30}} -name io_pblockage
                }

                set_individual_pin_constraints -sides 4 -ports [get_attribute [get_ports ] name ] -offset 500 -pin_spacing 1 -allowed_layers [ get_layers { M4 M5 M6 M7 } ]
                set_individual_pin_constraints -sides 4 -ports [get_attribute [get_ports ] name ]
                place_pins -self
                #set_individual_pin_constraints -sides 4 -ports [get_attribute [get_ports ] name ]
            #load_upf ../../syn/outputs/ORCA_TOP.dc.upf.place_2020

                if { [ sizeof_collection [get_voltage_areas * ] ] < 2 && $FCL==0} {
                        create_voltage_area -power_domains {PD_RISC_CORE} -power VDDH -ground VSS -cells [get_cells I_RISC_CORE/*] -region {{11 433} {417 649}} -name RISC_CORE_VA
                #       create_voltage_area  -region {{10.0 433.0480} {418.27 653.72}} -power_domains PD_RISC_CORE
                }

                
                if { [sizeof_collection [ get_placement_blockages pb* ] ] == 0 && $FCL==0 } {
                create_placement_blockage -name pb_PCI -type allow_buffer_only -blocked_percentage 0 -boundary {{12.5400 11.6720} {12.5400 459.1800} {136.7500 459.1800} {136.7500 136.5420} {275.9600 136.5420} {275.9600 11.6720}}
                create_placement_blockage -name pb_SDRAM -type allow_buffer_only -blocked_percentage 0 -boundary {{729.9360 216.8970} {1007.7480 216.8970} {1007.7480 12.0810} {729.9360 12.0810}}
                create_placement_blockage -name pb_CONTEXT -type allow_buffer_only -blocked_percentage 0 -boundary {{829.0800 216.8970} {829.0800 505.3040} {537.9270 505.3040} {537.9270 651.7880} {1008.1820 651.7880} {1008.1820 216.8970}}
                create_placement_blockage -name pb_RISC -type allow_buffer_only -blocked_percentage 0 -boundary {{11.6720 459.1800} {11.6720 650.0060} {303.6600 650.0060} {303.6600 459.1800}}
                
                }
                ######PLACE

                set_app_option -name place.coarse.continue_on_missing_scandef -value true

                set_app_option -name place_opt.initial_place.effort -value medium
                set_app_option -name place_opt.final_place.effort -value medium


                #set enable_recovery_removal_arcs true
                set_app_option -name time.disable_recovery_removal_checks -value false
                #set timing_enable_multiple_clocks_per_reg true
                #set timing_remove_clock_reconvergence_pessimism true
                set_app_option -name timer.remove_clock_reconvergence_pessimism -value true

                #set physopt_enable_via_res_support true
                #set physopt_hard_keepout_distance 5
                #set_preferred_routing_direction -direction vertical -l {M2 M4}
                #set_preferred_routing_direction -direction horizontal -l {M3 M5}
                set_ignored_layers  -min_routing_layer M2 -max_routing_layer M7


                # To optimize DW components (I think only adders right now??) - default is false
                #set physopt_dw_opto true

                #set_ahfs_options -remove_effort high
                #set_buffer_opt_strategy -effort medium


                ###########################  CTS Related
                create_routing_rule clock_double_spacing -spacings {M1 0.1 M2 0.112 M3 0.112 M4 0.112 M5 0.112 M6 0.112 M7 0.112 M8 0.112}
                #set_clock_routing_rules -clock [ get_clocks * ] -net_type leaf -rule clock_double_spacing -max_routing_layer M6 -min_routing_layer M3
                set_clock_routing_rules -clock [ get_clocks * ] -net_type internal -rule clock_double_spacing -max_routing_layer M6 -min_routing_layer M3
                set_clock_routing_rules -clock [ get_clocks * ] -net_type root -rule clock_double_spacing -max_routing_layer M6 -min_routing_layer M3

                set cts_clks [get_clocks {SDRAM_CLK SYS_2x_CLK SYS_CLK PCI_CLK} ]

                # don't allow X16 or X32.  Maybe just stop X32.  They are extremely high drive and could cause EM problems.
                set_lib_cell_purpose -include none [get_lib_cell {*/*X32*} ]

                # dont allow INV* for CTS since I think they are unbalanced rise/fall
                set_lib_cell_purpose -exclude cts [ get_lib_cell */INV* ]

                # potentially try to disallow IBUF (inverter buffers) or NBUF (non-inverting buffers) to see if all inverters or all buffers makes a difference
                set_lib_cell_purpose -exclude cts [ get_lib_cell */IBUF* ]
                #set_lib_cell_purpose -exclude cts [ get_lib_cell */NBUF* ]

                # dont allow slower cells on clock trees.  
                set_lib_cell_purpose -exclude cts [ get_lib_cell { */*HVT */*RVT } ]

                set_max_transition 0.15 -clock_path $cts_clks 

                # Other potential options
                # set_max_capacitance cap_value -clock_path $cts_clks
                # set_app_option -name cts.common.max_net_length  -value float
                # set_app_option -name cts.common.max_fanout  -value <2-1000000>
                # set_clock_tree_options -target_skew value -clock $cts_clks 
                # set_clock_tree_options -target_latency value -clock $cts_clks

                #set_host_options -max_cores 1 -num_processes 1 mo.ece.pdx.edu
                set_app_options -name place_opt.flow.enable_ccd -value false
                set_app_options -name clock_opt.flow.enable_ccd -value false
                set_app_options -name route_opt.flow.enable_ccd -value false
                set_app_options -name ccd.max_postpone -value 0
                set_app_options -name ccd.max_prepone -value 0


                # If design blows up, try turning hold fixing off. 
                # set_app_option -name clock_opt.flow.skip_hold -value true

                # Dont use delay buffers
                #set_dont_use [get_lib_cells */DELLN* ]
                set_lib_cell_purpose -include none [get_lib_cells */DELLN* ]
                set_lib_cell_purpose -include hold [get_lib_cells */DELLN* ]

                ########################## Route related
                set_app_option -name route_opt.flow.xtalk_reduction -value true
                set_app_option -name time.si_enable_analysis -value true

        }
} elseif {[get_db root: .program_short_name] == "innovus"} {

        #Read in upf dumped from genus  
        read_power_intent ../../syn/outputs/ORCA_TOP.genus.upf -1801
        commit_power_intent
        #Edit box when you reduce fp size
        modifyPowerDomainAttr PD_RISC_CORE -box 580 0 1000 400

        setNanoRouteMode -drouteEndIteration 10
        set cts_clks [get_clocks {SDRAM_CLK SYS_2x_CLK SYS_CLK PCI_CLK} ]

        #set_max_transition 0.1 -clock_path $cts_clks
        set_ccopt_property target_max_trans 0.3ns

        # Try reducing the search and repair iterations for now.
    
        setNanoRouteMode -drouteEndIteration 5 
        #setNanoRouteMode -drouteEndIteration 0
    
        #setNanoRouteMode -routeWithViaInPin true
        #setNanoRouteMode -routeWithViaInPin 1:1
        setNanoRouteMode -routeWithViaOnlyForMacroCellPin false
        setNanoRouteMode -routeWithViaOnlyForStandardCellPin 1:1
    
        setOptMode -usefulSkew false
        setOptMode -usefulSkewCCOpt none
        setOptMode -usefulSkewPostRoute false
        setOptMode -usefulSkewPreCTS false
    
        #Cadence method.  Not floating with these statements
        setPinAssignMode -pinEditInBatch true
        set all_ports [ get_ports * ]
        set num_ports [ sizeof_collection $all_ports ]
        # Split the ports into two balanced collections
        set ports1 [ range_collection $all_ports 0 [expr $num_ports / 2 ] ]
        set ports2 [ range_collection $all_ports [expr ($num_ports / 2 ) + 1 ]  [ expr $num_ports - 1 ]  ]
        # put the two collections on to two layers of ports
        editPin -edge 3 -pin [get_attribute $ports1 full_name ] -layer M6 -spreadDirection counterclockwise -spreadType START -offsetStart 500 -spacing 1 -unit MICRON -fixedPin 1 
        editPin -edge 3 -pin [get_attribute $ports2 full_name ] -layer M8 -spreadDirection counterclockwise -spreadType START -offsetStart 500 -spacing 1 -unit MICRON -fixedPin 1 
        setPinAssignMode -pinEditInBatch false
}
Warning: No placement_blockage objects matched 'io_pblockage' (SEL-004)
Information: Starting 'place_pins' (FLW-8000)
Information: Time: 2023-05-17 15:48:35 / Session: 0.30 hr / Command: 0.00 hr / Memory: 454 MB (FLW-8100)
Load DB...
CPU Time for load db: 00:00:00.05u 00:00:00.01s 00:00:00.06e: 

Min routing layer: M1
Max routing layer: MRDL


CPU Time for Top Level Pre-Route Processing: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Number of block ports: 241
Number of block pin locations assigned from router: 0
CPU Time for Pin Preparation: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Number of PG ports on blocks: 0
Number of pins created: 241
CPU Time for Pin Creation: 00:00:00.62u 00:00:00.00s 00:00:00.63e: 
Total Pin Placement CPU Time: 00:00:00.70u 00:00:00.01s 00:00:00.72e: 
Information: Ending 'place_pins' (FLW-8001)
Information: Time: 2023-05-17 15:48:36 / Session: 0.30 hr / Command: 0.00 hr / Memory: 465 MB (FLW-8100)
Warning: No placement_blockage objects matched 'pb*' (SEL-004)
Warning: application option <timer.remove_clock_reconvergence_pessimism> is deprecated and scheduled for removal in a future release. See the man page for this  application option for migration assistance. (NDMUI-441)
Warning: clock 'v_PCI_CLK' is a virtual clock. This command does not take a virtual clock as input. (CTS-048)
Error: clock 'SYS_CLK' is a generated clock. This command does not take a generated clock as input. (CTS-022)
Warning: clock 'v_SDRAM_CLK' is a virtual clock. This command does not take a virtual clock as input. (CTS-048)
Error: clock 'SD_DDR_CLK' is a generated clock. This command does not take a generated clock as input. (CTS-022)
Error: clock 'SD_DDR_CLKn' is a generated clock. This command does not take a generated clock as input. (CTS-022)
Warning: clock 'v_PCI_CLK' is a virtual clock. This command does not take a virtual clock as input. (CTS-048)
Error: clock 'SYS_CLK' is a generated clock. This command does not take a generated clock as input. (CTS-022)
Warning: clock 'v_SDRAM_CLK' is a virtual clock. This command does not take a virtual clock as input. (CTS-048)
Error: clock 'SD_DDR_CLK' is a generated clock. This command does not take a generated clock as input. (CTS-022)
Error: clock 'SD_DDR_CLKn' is a generated clock. This command does not take a generated clock as input. (CTS-022)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:IBUFFX32_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:INVX32_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NBUFFX32_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:TNBUFFX32_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:IBUFFX32_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:INVX32_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NBUFFX32_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:TNBUFFX32_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:IBUFFX32_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:INVX32_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:NBUFFX32_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:TNBUFFX32_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:INVX0_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:INVX16_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:INVX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:INVX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:INVX32_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:INVX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:INVX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:INVX0_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:INVX16_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:INVX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:INVX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:INVX32_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:INVX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:INVX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:INVX0_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:INVX16_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:INVX1_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:INVX2_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:INVX32_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:INVX4_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:INVX8_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:IBUFFX16_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:IBUFFX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:IBUFFX32_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:IBUFFX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:IBUFFX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:IBUFFX16_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:IBUFFX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:IBUFFX32_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:IBUFFX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:IBUFFX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:IBUFFX16_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:IBUFFX2_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:IBUFFX32_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:IBUFFX4_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:IBUFFX8_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AND2X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AND2X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AND2X4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AND3X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AND3X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AND3X4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AND4X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AND4X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AND4X4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:ANTENNA_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AO21X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AO21X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AO221X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AO221X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AO222X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AO222X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AO22X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AO22X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AOBUFX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AOBUFX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AOBUFX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AODFFARX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AODFFARX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AODFFNARX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AODFFNARX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AOI21X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AOI21X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AOI221X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AOI221X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AOI222X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AOI222X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AOI22X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AOI22X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AOINVX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AOINVX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AOINVX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:BSLEX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:BSLEX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:BSLEX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:BUSKP_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:CGLNPRX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:CGLNPRX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:CGLNPSX16_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:CGLNPSX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:CGLNPSX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:CGLNPSX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:CGLPPRX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:CGLPPRX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:CGLPPSX16_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:CGLPPSX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:CGLPPSX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:CGLPPSX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:CLOAD1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DCAP_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DEC24X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DEC24X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DELLN1X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DELLN2X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DELLN3X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DFFARX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DFFARX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DFFASRX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DFFASRX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DFFASX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DFFASX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DFFNARX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DFFNARX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DFFNASRNX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DFFNASRNX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DFFNASRQX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DFFNASRQX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DFFNASRX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DFFNASRX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DFFNASX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DFFNASX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DFFNX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DFFNX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DFFSSRX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DFFSSRX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DFFX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DFFX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DHFILLH2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DHFILLHL2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DHFILLHLHLS11_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:FADDX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:FADDX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:HADDX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:HADDX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:IBUFFX16_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:IBUFFX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:IBUFFX32_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:IBUFFX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:IBUFFX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:INVX0_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:INVX16_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:INVX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:INVX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:INVX32_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:INVX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:INVX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:ISOLANDAOX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:ISOLANDAOX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:ISOLANDAOX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:ISOLANDAOX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:ISOLANDX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:ISOLANDX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:ISOLANDX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:ISOLANDX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:ISOLORAOX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:ISOLORAOX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:ISOLORAOX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:ISOLORAOX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:ISOLORX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:ISOLORX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:ISOLORX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:ISOLORX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:LARX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:LARX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:LASRNX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:LASRNX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:LASRQX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:LASRQX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:LASRX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:LASRX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:LASX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:LASX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:LATCHX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:LATCHX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:LNANDX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:LNANDX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:MUX21X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:MUX21X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:MUX41X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:MUX41X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NAND2X0_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NAND2X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NAND2X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NAND2X4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NAND3X0_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NAND3X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NAND3X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NAND3X4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NAND4X0_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NAND4X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NBUFFX16_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NBUFFX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NBUFFX32_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NBUFFX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NBUFFX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NMT1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NMT2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NMT3_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NOR2X0_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NOR2X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NOR2X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NOR2X4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NOR3X0_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NOR3X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NOR3X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NOR3X4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NOR4X0_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NOR4X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OA21X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OA21X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OA221X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OA221X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OA222X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OA222X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OA22X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OA22X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OAI21X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OAI21X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OAI221X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OAI221X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OAI222X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OAI222X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OAI22X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OAI22X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OR2X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OR2X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OR2X4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OR3X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OR3X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OR3X4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OR4X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OR4X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OR4X4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:PGX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:PGX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:PGX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:PMT1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:PMT2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:PMT3_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFARX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFARX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFNARX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFNARX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFNSRARX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFNSRARX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFNSRASRNX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFNSRASRNX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFNSRASRQX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFNSRASRQX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFNSRASRX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFNSRASRX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFNSRASX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFNSRASX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFNSRX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFNSRX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFNX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFNX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFSRARX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFSRARX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFSRASRX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFSRASRX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFSRASX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFSRASX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFSRSSRX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFSRSSRX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFSRX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFSRX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFARX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFARX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFNARX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFNARX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFNSRARX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFNSRARX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFNSRASRNX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFNSRASRNX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFNSRASRQX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFNSRASRQX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFNSRASRX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFNSRASRX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFNSRASX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFNSRASX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFNSRX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFNSRX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFNX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFNX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFSRARX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFSRARX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFSRASRX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFSRASRX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFSRASX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFSRASX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFSRSSRX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFSRSSRX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFSRX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFSRX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SDFFARX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SDFFARX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SDFFASRSX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SDFFASRSX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SDFFASRX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SDFFASRX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SDFFASX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SDFFASX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SDFFNARX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SDFFNARX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SDFFNASRX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SDFFNASRX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SDFFNASX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SDFFNASX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SDFFNX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SDFFNX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SDFFSSRX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SDFFSSRX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SDFFX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SDFFX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SHFILL128_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SHFILL1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SHFILL2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SHFILL3_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SHFILL64_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:TIEH_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:TIEL_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:TNBUFFX16_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:TNBUFFX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:TNBUFFX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:TNBUFFX32_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:TNBUFFX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:TNBUFFX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:XNOR2X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:XNOR2X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:XNOR3X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:XNOR3X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:XOR2X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:XOR2X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:XOR3X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:XOR3X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_ulvl_v:LSUPENCLX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_ulvl_v:LSUPENCLX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_ulvl_v:LSUPENCLX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_ulvl_v:LSUPENCLX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_ulvl_v:LSUPENX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_ulvl_v:LSUPENX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_ulvl_v:LSUPENX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_ulvl_v:LSUPENX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_ulvl_v:LSUPX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_ulvl_v:LSUPX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_ulvl_v:LSUPX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_ulvl_v:LSUPX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNENCLSSX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNENCLSSX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNENCLSSX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNENCLSSX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNENCLX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNENCLX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNENCLX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNENCLX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNENSSX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNENSSX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNENSSX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNENSSX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNENX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNENX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNENX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNENX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNSSX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNSSX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNSSX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNSSX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AND2X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AND2X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AND2X4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AND3X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AND3X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AND3X4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AND4X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AND4X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AND4X4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:ANTENNA_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AO21X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AO21X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AO221X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AO221X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AO222X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AO222X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AO22X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AO22X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AOBUFX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AOBUFX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AOBUFX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AODFFARX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AODFFARX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AODFFNARX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AODFFNARX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AOI21X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AOI21X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AOI221X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AOI221X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AOI222X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AOI222X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AOI22X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AOI22X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AOINVX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AOINVX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AOINVX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:BSLEX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:BSLEX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:BSLEX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:BUSKP_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:CGLNPRX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:CGLNPRX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:CGLNPSX16_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:CGLNPSX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:CGLNPSX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:CGLNPSX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:CGLPPRX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:CGLPPRX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:CGLPPSX16_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:CGLPPSX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:CGLPPSX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:CGLPPSX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:CLOAD1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DCAP_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DEC24X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DEC24X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DELLN1X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DELLN2X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DELLN3X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DFFARX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DFFARX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DFFASRX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DFFASRX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DFFASX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DFFASX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DFFNARX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DFFNARX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DFFNASRNX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DFFNASRNX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DFFNASRQX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DFFNASRQX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DFFNASRX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DFFNASRX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DFFNASX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DFFNASX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DFFNX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DFFNX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DFFSSRX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DFFSSRX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DFFX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DFFX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DHFILLH2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DHFILLHL2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DHFILLHLHLS11_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:FADDX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:FADDX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:HADDX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:HADDX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:IBUFFX16_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:IBUFFX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:IBUFFX32_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:IBUFFX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:IBUFFX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:INVX0_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:INVX16_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:INVX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:INVX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:INVX32_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:INVX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:INVX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:ISOLANDAOX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:ISOLANDAOX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:ISOLANDAOX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:ISOLANDAOX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:ISOLANDX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:ISOLANDX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:ISOLANDX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:ISOLANDX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:ISOLORAOX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:ISOLORAOX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:ISOLORAOX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:ISOLORAOX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:ISOLORX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:ISOLORX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:ISOLORX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:ISOLORX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:LARX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:LARX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:LASRNX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:LASRNX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:LASRQX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:LASRQX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:LASRX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:LASRX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:LASX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:LASX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:LATCHX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:LATCHX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:LNANDX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:LNANDX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:MUX21X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:MUX21X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:MUX41X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:MUX41X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NAND2X0_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NAND2X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NAND2X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NAND2X4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NAND3X0_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NAND3X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NAND3X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NAND3X4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NAND4X0_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NAND4X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NBUFFX16_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NBUFFX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NBUFFX32_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NBUFFX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NBUFFX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NMT1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NMT2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NMT3_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NOR2X0_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NOR2X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NOR2X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NOR2X4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NOR3X0_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NOR3X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NOR3X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NOR3X4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NOR4X0_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NOR4X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OA21X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OA21X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OA221X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OA221X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OA222X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OA222X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OA22X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OA22X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OAI21X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OAI21X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OAI221X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OAI221X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OAI222X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OAI222X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OAI22X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OAI22X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OR2X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OR2X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OR2X4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OR3X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OR3X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OR3X4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OR4X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OR4X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OR4X4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:PGX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:PGX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:PGX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:PMT1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:PMT2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:PMT3_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFARX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFARX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFNARX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFNARX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFNSRARX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFNSRARX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFNSRASRNX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFNSRASRNX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFNSRASRQX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFNSRASRQX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFNSRASRX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFNSRASRX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFNSRASX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFNSRASX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFNSRX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFNSRX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFNX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFNX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFSRARX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFSRARX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFSRASRX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFSRASRX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFSRASX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFSRASX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFSRSSRX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFSRSSRX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFSRX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFSRX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFARX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFARX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFNARX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFNARX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFNSRARX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFNSRARX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFNSRASRNX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFNSRASRNX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFNSRASRQX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFNSRASRQX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFNSRASRX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFNSRASRX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFNSRASX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFNSRASX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFNSRX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFNSRX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFNX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFNX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFSRARX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFSRARX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFSRASRX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFSRASRX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFSRASX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFSRASX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFSRSSRX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFSRSSRX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFSRX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFSRX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SDFFARX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SDFFARX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SDFFASRSX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SDFFASRSX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SDFFASRX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SDFFASRX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SDFFASX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SDFFASX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SDFFNARX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SDFFNARX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SDFFNASRX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SDFFNASRX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SDFFNASX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SDFFNASX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SDFFNX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SDFFNX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SDFFSSRX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SDFFSSRX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SDFFX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SDFFX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SHFILL128_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SHFILL1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SHFILL2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SHFILL3_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SHFILL64_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:TIEH_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:TIEL_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:TNBUFFX16_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:TNBUFFX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:TNBUFFX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:TNBUFFX32_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:TNBUFFX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:TNBUFFX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:XNOR2X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:XNOR2X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:XNOR3X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:XNOR3X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:XOR2X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:XOR2X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:XOR3X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:XOR3X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_ulvl_v:LSUPENCLX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_ulvl_v:LSUPENCLX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_ulvl_v:LSUPENCLX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_ulvl_v:LSUPENCLX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_ulvl_v:LSUPENX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_ulvl_v:LSUPENX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_ulvl_v:LSUPENX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_ulvl_v:LSUPENX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_ulvl_v:LSUPX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_ulvl_v:LSUPX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_ulvl_v:LSUPX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_ulvl_v:LSUPX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNENCLSSX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNENCLSSX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNENCLSSX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNENCLSSX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNENCLX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNENCLX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNENCLX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNENCLX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNENSSX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNENSSX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNENSSX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNENSSX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNENX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNENX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNENX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNENX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNSSX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNSSX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNSSX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNSSX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DELLN1X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DELLN2X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DELLN3X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DELLN1X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DELLN2X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DELLN3X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:DELLN1X2_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:DELLN2X2_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:DELLN3X2_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DELLN1X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DELLN2X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DELLN3X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DELLN1X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DELLN2X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DELLN3X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:DELLN1X2_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:DELLN2X2_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:DELLN3X2_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Warning: The application option <route_opt.flow.xtalk_reduction> is deprecated and scheduled for removal in a future release. (NDMUI-443)
time.si_enable_analysis true
# Do some extra setting up of the IO ring if we are a pad_design
if { $pad_design } {
  source -echo -verbose ../scripts/floorplan-ios2.tcl
}
#derive_pg_connection -tie
connect_pg_net -automatic
Information: Committing UPF. (MV-134)
Information: Related supplies are not explicitly specified on 241 port(s) and primary supplies (VDD, VSS) of top power domain will be assumed as the related supply. (UPF-467)
Information: Power intent has been successfully committed. (UPF-072)
Information: Total 0 isolation cell(s) in the design. (MV-021)
Information: Total 96 level shifter cell(s) in the design. (MV-021)
Information: Total 96 out of 96 level shifter cells have been associated with level shifter strategy(s). (MV-081)
Information: Total 0 enable level shifter cell(s) in the design. (MV-021)
Information: Total 0 repeater cell(s) in the design. (MV-021)
Information: Total 0 retention cell(s) in the design. (MV-021)
Information: Total 0 power switch cell(s) in the design. (MV-021)
Information: The power domain PD_RISC_CORE is associated to the voltage area DEFAULT_VA by enable_missing_voltage_area. (MV-231)
Information: Total 0 netlist change(s) have been made to resolve conflicts between power intent and PG netlist. (UPF-073)
****************************************
Report : Power/Ground Connection Summary
Design : ORCA_TOP
Version: Q-2019.12-SP4
Date   : Wed May 17 15:48:38 2023
****************************************
P/G net name                   P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                  0/43669
Power net VDDH                 0/1966
Ground net VSS                 0/45600
--------------------------------------------------------------------------------
Information: connections of 91235 power/ground pin(s) are created or changed.
puts "Starting FP Placement: ..."
Starting FP Placement: ...
#set_keepout_margin  -type hard -all_macros -outer {2 2 2 2}
read_def -exclude { diearea } ../outputs/${top_design}.floorplan.macros.def
Information: Loading DEF file '/home/ramadugu/common/Documents/asicTWO/final_prj-team_10-master/apr/outputs/ORCA_TOP.floorplan.macros.def' (FILE-007)
Information: Reading 'VERSION' statement. (DEFR-016)
Information: Reading 'DIVIDERCHAR' statement. (DEFR-016)
Information: Reading 'BUSBITCHARS' statement. (DEFR-016)
Information: Reading 'DESIGN' statement. (DEFR-016)
Information: Reading 'UNITS' statement. (DEFR-016)
Information: Reading 'PROPERTYDEFINITIONS' section. (DEFR-016)
Information: Reading 'COMPONENTS' section. (DEFR-016)
Information: Reading 'PINS' section. (DEFR-016)
Warning: Existing terminal 'sdram_clk' of port 'sdram_clk' has been replaced. (DEFR-060)
Warning: Existing terminal 'sys_2x_clk' of port 'sys_2x_clk' has been replaced. (DEFR-060)
Warning: Existing terminal 'shutdown' of port 'shutdown' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_mode' of port 'test_mode' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_si[5]' of port 'test_si[5]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_si[4]' of port 'test_si[4]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_si[3]' of port 'test_si[3]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_si[2]' of port 'test_si[2]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_si[1]' of port 'test_si[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_si[0]' of port 'test_si[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_so[5]' of port 'test_so[5]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_so[4]' of port 'test_so[4]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_so[3]' of port 'test_so[3]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_so[2]' of port 'test_so[2]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_so[1]' of port 'test_so[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_so[0]' of port 'test_so[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'scan_enable' of port 'scan_enable' has been replaced. (DEFR-060)
Warning: Existing terminal 'ate_clk' of port 'ate_clk' has been replaced. (DEFR-060)
Warning: Existing terminal 'occ_bypass' of port 'occ_bypass' has been replaced. (DEFR-060)
Warning: Existing terminal 'occ_reset' of port 'occ_reset' has been replaced. (DEFR-060)
Warning: Existing terminal 'pclk' of port 'pclk' has been replaced. (DEFR-060)
Warning: Existing terminal 'prst_n' of port 'prst_n' has been replaced. (DEFR-060)
Warning: Existing terminal 'pidsel' of port 'pidsel' has been replaced. (DEFR-060)
Warning: Existing terminal 'pgnt_n' of port 'pgnt_n' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[31]' of port 'pad_in[31]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[30]' of port 'pad_in[30]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[29]' of port 'pad_in[29]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[28]' of port 'pad_in[28]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[27]' of port 'pad_in[27]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[26]' of port 'pad_in[26]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[25]' of port 'pad_in[25]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[24]' of port 'pad_in[24]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[23]' of port 'pad_in[23]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[22]' of port 'pad_in[22]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[21]' of port 'pad_in[21]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[20]' of port 'pad_in[20]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[19]' of port 'pad_in[19]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[18]' of port 'pad_in[18]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[17]' of port 'pad_in[17]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[16]' of port 'pad_in[16]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[15]' of port 'pad_in[15]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[14]' of port 'pad_in[14]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[13]' of port 'pad_in[13]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[12]' of port 'pad_in[12]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[11]' of port 'pad_in[11]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[10]' of port 'pad_in[10]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[9]' of port 'pad_in[9]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[8]' of port 'pad_in[8]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[7]' of port 'pad_in[7]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[6]' of port 'pad_in[6]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[5]' of port 'pad_in[5]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[4]' of port 'pad_in[4]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[3]' of port 'pad_in[3]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[2]' of port 'pad_in[2]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[1]' of port 'pad_in[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[0]' of port 'pad_in[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[31]' of port 'pad_out[31]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[30]' of port 'pad_out[30]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[29]' of port 'pad_out[29]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[28]' of port 'pad_out[28]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[27]' of port 'pad_out[27]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[26]' of port 'pad_out[26]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[25]' of port 'pad_out[25]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[24]' of port 'pad_out[24]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[23]' of port 'pad_out[23]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[22]' of port 'pad_out[22]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[21]' of port 'pad_out[21]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[20]' of port 'pad_out[20]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[19]' of port 'pad_out[19]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[18]' of port 'pad_out[18]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[17]' of port 'pad_out[17]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[16]' of port 'pad_out[16]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[15]' of port 'pad_out[15]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[14]' of port 'pad_out[14]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[13]' of port 'pad_out[13]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[12]' of port 'pad_out[12]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[11]' of port 'pad_out[11]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[10]' of port 'pad_out[10]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[9]' of port 'pad_out[9]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[8]' of port 'pad_out[8]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[7]' of port 'pad_out[7]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[6]' of port 'pad_out[6]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[5]' of port 'pad_out[5]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[4]' of port 'pad_out[4]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[3]' of port 'pad_out[3]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[2]' of port 'pad_out[2]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[1]' of port 'pad_out[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[0]' of port 'pad_out[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_en' of port 'pad_en' has been replaced. (DEFR-060)
Warning: Existing terminal 'ppar_in' of port 'ppar_in' has been replaced. (DEFR-060)
Warning: Existing terminal 'ppar_out' of port 'ppar_out' has been replaced. (DEFR-060)
Warning: Existing terminal 'ppar_en' of port 'ppar_en' has been replaced. (DEFR-060)
Warning: Existing terminal 'pc_be_in[3]' of port 'pc_be_in[3]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pc_be_in[2]' of port 'pc_be_in[2]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pc_be_in[1]' of port 'pc_be_in[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pc_be_in[0]' of port 'pc_be_in[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pc_be_out[3]' of port 'pc_be_out[3]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pc_be_out[2]' of port 'pc_be_out[2]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pc_be_out[1]' of port 'pc_be_out[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pc_be_out[0]' of port 'pc_be_out[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pc_be_en' of port 'pc_be_en' has been replaced. (DEFR-060)
Warning: Existing terminal 'pframe_n_in' of port 'pframe_n_in' has been replaced. (DEFR-060)
Warning: Existing terminal 'pframe_n_out' of port 'pframe_n_out' has been replaced. (DEFR-060)
Warning: Existing terminal 'pframe_n_en' of port 'pframe_n_en' has been replaced. (DEFR-060)
Warning: Existing terminal 'ptrdy_n_in' of port 'ptrdy_n_in' has been replaced. (DEFR-060)
Warning: Existing terminal 'ptrdy_n_out' of port 'ptrdy_n_out' has been replaced. (DEFR-060)
Warning: Existing terminal 'ptrdy_n_en' of port 'ptrdy_n_en' has been replaced. (DEFR-060)
Warning: Existing terminal 'pirdy_n_in' of port 'pirdy_n_in' has been replaced. (DEFR-060)
Warning: Existing terminal 'pirdy_n_out' of port 'pirdy_n_out' has been replaced. (DEFR-060)
Warning: Existing terminal 'pirdy_n_en' of port 'pirdy_n_en' has been replaced. (DEFR-060)
Warning: Existing terminal 'pdevsel_n_in' of port 'pdevsel_n_in' has been replaced. (DEFR-060)
Warning: Existing terminal 'pdevsel_n_out' of port 'pdevsel_n_out' has been replaced. (DEFR-060)
Warning: Existing terminal 'pdevsel_n_en' of port 'pdevsel_n_en' has been replaced. (DEFR-060)
Warning: Existing terminal 'pstop_n_in' of port 'pstop_n_in' has been replaced. (DEFR-060)
Warning: Existing terminal 'pstop_n_out' of port 'pstop_n_out' has been replaced. (DEFR-060)
Warning: Existing terminal 'pstop_n_en' of port 'pstop_n_en' has been replaced. (DEFR-060)
Warning: Existing terminal 'pperr_n_in' of port 'pperr_n_in' has been replaced. (DEFR-060)
Warning: Existing terminal 'pperr_n_out' of port 'pperr_n_out' has been replaced. (DEFR-060)
Warning: Existing terminal 'pperr_n_en' of port 'pperr_n_en' has been replaced. (DEFR-060)
Warning: Existing terminal 'pserr_n_in' of port 'pserr_n_in' has been replaced. (DEFR-060)
Warning: Existing terminal 'pserr_n_out' of port 'pserr_n_out' has been replaced. (DEFR-060)
Warning: Existing terminal 'pserr_n_en' of port 'pserr_n_en' has been replaced. (DEFR-060)
Warning: Existing terminal 'preq_n' of port 'preq_n' has been replaced. (DEFR-060)
Warning: Existing terminal 'pack_n' of port 'pack_n' has been replaced. (DEFR-060)
Warning: Existing terminal 'pm66en' of port 'pm66en' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_A[9]' of port 'sd_A[9]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_A[8]' of port 'sd_A[8]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_A[7]' of port 'sd_A[7]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_A[6]' of port 'sd_A[6]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_A[5]' of port 'sd_A[5]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_A[4]' of port 'sd_A[4]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_A[3]' of port 'sd_A[3]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_A[2]' of port 'sd_A[2]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_A[1]' of port 'sd_A[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_A[0]' of port 'sd_A[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_CK' of port 'sd_CK' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_CKn' of port 'sd_CKn' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_LD' of port 'sd_LD' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_RW' of port 'sd_RW' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_BWS[1]' of port 'sd_BWS[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_BWS[0]' of port 'sd_BWS[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[31]' of port 'sd_DQ_in[31]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[30]' of port 'sd_DQ_in[30]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[29]' of port 'sd_DQ_in[29]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[28]' of port 'sd_DQ_in[28]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[27]' of port 'sd_DQ_in[27]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[26]' of port 'sd_DQ_in[26]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[25]' of port 'sd_DQ_in[25]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[24]' of port 'sd_DQ_in[24]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[23]' of port 'sd_DQ_in[23]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[22]' of port 'sd_DQ_in[22]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[21]' of port 'sd_DQ_in[21]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[20]' of port 'sd_DQ_in[20]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[19]' of port 'sd_DQ_in[19]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[18]' of port 'sd_DQ_in[18]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[17]' of port 'sd_DQ_in[17]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[16]' of port 'sd_DQ_in[16]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[15]' of port 'sd_DQ_in[15]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[14]' of port 'sd_DQ_in[14]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[13]' of port 'sd_DQ_in[13]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[12]' of port 'sd_DQ_in[12]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[11]' of port 'sd_DQ_in[11]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[10]' of port 'sd_DQ_in[10]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[9]' of port 'sd_DQ_in[9]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[8]' of port 'sd_DQ_in[8]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[7]' of port 'sd_DQ_in[7]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[6]' of port 'sd_DQ_in[6]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[5]' of port 'sd_DQ_in[5]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[4]' of port 'sd_DQ_in[4]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[3]' of port 'sd_DQ_in[3]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[2]' of port 'sd_DQ_in[2]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[1]' of port 'sd_DQ_in[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[0]' of port 'sd_DQ_in[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[31]' of port 'sd_DQ_out[31]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[30]' of port 'sd_DQ_out[30]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[29]' of port 'sd_DQ_out[29]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[28]' of port 'sd_DQ_out[28]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[27]' of port 'sd_DQ_out[27]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[26]' of port 'sd_DQ_out[26]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[25]' of port 'sd_DQ_out[25]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[24]' of port 'sd_DQ_out[24]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[23]' of port 'sd_DQ_out[23]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[22]' of port 'sd_DQ_out[22]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[21]' of port 'sd_DQ_out[21]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[20]' of port 'sd_DQ_out[20]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[19]' of port 'sd_DQ_out[19]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[18]' of port 'sd_DQ_out[18]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[17]' of port 'sd_DQ_out[17]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[16]' of port 'sd_DQ_out[16]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[15]' of port 'sd_DQ_out[15]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[14]' of port 'sd_DQ_out[14]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[13]' of port 'sd_DQ_out[13]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[12]' of port 'sd_DQ_out[12]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[11]' of port 'sd_DQ_out[11]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[10]' of port 'sd_DQ_out[10]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[9]' of port 'sd_DQ_out[9]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[8]' of port 'sd_DQ_out[8]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[7]' of port 'sd_DQ_out[7]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[6]' of port 'sd_DQ_out[6]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[5]' of port 'sd_DQ_out[5]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[4]' of port 'sd_DQ_out[4]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[3]' of port 'sd_DQ_out[3]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[2]' of port 'sd_DQ_out[2]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[1]' of port 'sd_DQ_out[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[0]' of port 'sd_DQ_out[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[31]' of port 'sd_DQ_en[31]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[30]' of port 'sd_DQ_en[30]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[29]' of port 'sd_DQ_en[29]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[28]' of port 'sd_DQ_en[28]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[27]' of port 'sd_DQ_en[27]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[26]' of port 'sd_DQ_en[26]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[25]' of port 'sd_DQ_en[25]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[24]' of port 'sd_DQ_en[24]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[23]' of port 'sd_DQ_en[23]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[22]' of port 'sd_DQ_en[22]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[21]' of port 'sd_DQ_en[21]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[20]' of port 'sd_DQ_en[20]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[19]' of port 'sd_DQ_en[19]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[18]' of port 'sd_DQ_en[18]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[17]' of port 'sd_DQ_en[17]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[16]' of port 'sd_DQ_en[16]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[15]' of port 'sd_DQ_en[15]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[14]' of port 'sd_DQ_en[14]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[13]' of port 'sd_DQ_en[13]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[12]' of port 'sd_DQ_en[12]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[11]' of port 'sd_DQ_en[11]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[10]' of port 'sd_DQ_en[10]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[9]' of port 'sd_DQ_en[9]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[8]' of port 'sd_DQ_en[8]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[7]' of port 'sd_DQ_en[7]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[6]' of port 'sd_DQ_en[6]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[5]' of port 'sd_DQ_en[5]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[4]' of port 'sd_DQ_en[4]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[3]' of port 'sd_DQ_en[3]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[2]' of port 'sd_DQ_en[2]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[1]' of port 'sd_DQ_en[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[0]' of port 'sd_DQ_en[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pll_bypass' of port 'pll_bypass' has been replaced. (DEFR-060)
Warning: Existing terminal 'pll_reset' of port 'pll_reset' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_si7' of port 'test_si7' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_so7' of port 'test_so7' has been replaced. (DEFR-060)
Information: Reading 'PINPROPERTIES' section. (DEFR-016)
Information: Reading 'BLOCKAGES' section. (DEFR-016)
--------------------------------
Number of Ignored DEF Constructs
--------------------------------
PROPERTYDEFINITIONS            : 1
---------------------------------------
Number of Processed/Read DEF Constructs
---------------------------------------
VERSION                        : 1/1
DIVIDERCHAR                    : 1/1
BUSBITCHARS                    : 1/1
DESIGN                         : 1/1
UNITS                          : 1/1
PROPERTYDEFINITIONS            : 1/1
DIEAREA                        : 0/1
COMPONENTS                     : 40/40
PINS                           : 244/244
PINPROPERTIES                  : 0/241
BLOCKAGES                      : 6/6
1
set_attribute [get_cells -hier -filter "is_hard_macro==true" ] physical_status fixed
{I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0 I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1 I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0 I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1 I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM I_CONTEXT_MEM/I_CONTEXT_RAM_3_4 I_CONTEXT_MEM/I_CONTEXT_RAM_3_3 I_CONTEXT_MEM/I_CONTEXT_RAM_3_2 I_CONTEXT_MEM/I_CONTEXT_RAM_3_1 I_CONTEXT_MEM/I_CONTEXT_RAM_2_4 I_CONTEXT_MEM/I_CONTEXT_RAM_2_3 I_CONTEXT_MEM/I_CONTEXT_RAM_2_2 I_CONTEXT_MEM/I_CONTEXT_RAM_2_1 I_CONTEXT_MEM/I_CONTEXT_RAM_1_4 I_CONTEXT_MEM/I_CONTEXT_RAM_1_3 I_CONTEXT_MEM/I_CONTEXT_RAM_1_2 I_CONTEXT_MEM/I_CONTEXT_RAM_1_1 I_CONTEXT_MEM/I_CONTEXT_RAM_0_4 I_CONTEXT_MEM/I_CONTEXT_RAM_0_3 I_CONTEXT_MEM/I_CONTEXT_RAM_0_2 I_CONTEXT_MEM/I_CONTEXT_RAM_0_1 I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_1 I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_2 I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_3 I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_4 I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_5 I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_6 I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_7 I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_8 I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_1 I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_2 I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_3 I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_4 I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_5 I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_6 I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_7 I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_8}
set_individual_pin_constraints -sides 4 -ports [get_attribute [get_ports ] name ]
1
place_pins -self
Information: Starting 'place_pins' (FLW-8000)
Information: Time: 2023-05-17 15:48:38 / Session: 0.30 hr / Command: 0.00 hr / Memory: 467 MB (FLW-8100)
Load DB...
CPU Time for load db: 00:00:00.12u 00:00:00.00s 00:00:00.12e: 

Min routing layer: M2
Max routing layer: M7


CPU Time for Top Level Pre-Route Processing: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Error: MV voltage area setup is not ready for physical implementation. (MV-511a)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M7
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Ignore 3 top cell ports with no pins. (ZRT-027)

Block Pin Constraint   Min Pin Max Pin Reserve
                       Layer   Layer   Layer    Feedthroughs
--------------------   ------  ------  ------   ------------
ORCA_TOP               M2      M7      MRDL     Not allowed

When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range.
Warning: Master cell ORCA_TOP has duplicated redundant library pin shapes at {0.001 -1.368} {1019.855 -1.064} on layer M2. (ZRT-625)
Warning: Master cell ORCA_TOP has duplicated redundant library pin shapes at {0.001 -1.368} {1019.855 -1.064} on layer M2. (ZRT-625)
Warning: Master cell ORCA_TOP has duplicated redundant library pin shapes at {0.001 -1.368} {1019.855 -1.064} on layer M2. (ZRT-625)
Warning: Master cell ORCA_TOP has duplicated redundant library pin shapes at {0.001 -1.368} {1019.855 -1.064} on layer M2. (ZRT-625)
Warning: Master cell ORCA_TOP has duplicated redundant library pin shapes at {0.001 -1.368} {1019.855 -1.064} on layer M2. (ZRT-625)
Warning: Master cell ORCA_TOP has duplicated redundant library pin shapes at {0.001 -1.368} {1019.855 -1.064} on layer M2. (ZRT-625)
Warning: Master cell ORCA_TOP has duplicated redundant library pin shapes at {0.001 -1.368} {1019.855 -1.064} on layer M2. (ZRT-625)
Warning: Master cell ORCA_TOP has duplicated redundant library pin shapes at {0.001 -1.368} {1019.855 -1.064} on layer M2. (ZRT-625)
Warning: Master cell ORCA_TOP has duplicated redundant library pin shapes at {0.001 -1.368} {1019.855 -1.064} on layer M2. (ZRT-625)
Warning: Master cell ORCA_TOP has duplicated redundant library pin shapes at {0.001 -1.368} {1019.855 -1.064} on layer M2. (ZRT-625)
Note - message 'ZRT-625' limit (10) exceeded. Remainder will be suppressed.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   47  Alloctr   48  Proc 2316 
Printing options for 'route.common.*'

Printing options for 'route.global.*'

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (-1.67,-1.67,1021.53,820.89)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05, min space = 0.05 pitch = 0.152
layer M2, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.152
layer M3, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.304
layer M4, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.304
layer M5, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.608
layer M6, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.608
layer M7, dir Hor, min width = 0.056, min space = 0.056 pitch = 1.216
layer M8, dir Ver, min width = 0.056, min space = 0.056 pitch = 1.216
layer M9, dir Hor, min width = 0.16, min space = 0.16 pitch = 2.432
layer MRDL, dir Ver, min width = 2, min space = 2 pitch = 4.864
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Tech Data] Total (MB): Used   53  Alloctr   54  Proc 2320 
Warning: Power net VSS has no power preroutes, skip tie-off. (ZRT-101)
Net statistics:
Total number of nets to route for block pin placement     = 194
Number of interface nets to route for block pin placement = 194
Number of single or zero port nets = 2
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   54  Alloctr   54  Proc 2320 
Average gCell capacity  61.62    on layer (1)    M1
Average gCell capacity  63.05    on layer (2)    M2
Average gCell capacity  31.23    on layer (3)    M3
Average gCell capacity  31.92    on layer (4)    M4
Average gCell capacity  15.70    on layer (5)    M5
Average gCell capacity  21.29    on layer (6)    M6
Average gCell capacity  10.56    on layer (7)    M7
Average gCell capacity  10.65    on layer (8)    M8
Average gCell capacity  0.00     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 84.56         on layer (1)    M1
Average number of tracks per gCell 85.22         on layer (2)    M2
Average number of tracks per gCell 42.30         on layer (3)    M3
Average number of tracks per gCell 42.62         on layer (4)    M4
Average number of tracks per gCell 21.17         on layer (5)    M5
Average number of tracks per gCell 21.33         on layer (6)    M6
Average number of tracks per gCell 10.59         on layer (7)    M7
Average number of tracks per gCell 10.67         on layer (8)    M8
Average number of tracks per gCell 5.31  on layer (9)    M9
Average number of tracks per gCell 2.67  on layer (10)   MRDL
Number of gCells = 50560
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc   31 
[End of Build Congestion map] Total (MB): Used   54  Alloctr   55  Proc 2351 
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    3  Alloctr    3  Proc   31 
[End of Build Data] Total (MB): Used   54  Alloctr   55  Proc 2351 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   12  Alloctr   12  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   66  Alloctr   67  Proc 2351 
Information: Using 1 threads for routing. (ZRT-444)

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used   66  Alloctr   67  Proc 2351 
Initial. Routing result:
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 709.47
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 0.00
Initial. Layer M3 wire length = 0.00
Initial. Layer M4 wire length = 370.55
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 338.93
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 367
Initial. Via VIA12SQ_C count = 0
Initial. Via VIA23SQ_C count = 0
Initial. Via VIA34SQ_C count = 0
Initial. Via VIA45SQ_C count = 183
Initial. Via VIA56SQ_C count = 184
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:01 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:01
[End of Whole Chip Routing] Stage (MB): Used   15  Alloctr   15  Proc   31 
[End of Whole Chip Routing] Total (MB): Used   66  Alloctr   67  Proc 2351 
Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used   65  Alloctr   66  Proc 2351 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:01 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:01
[GR: Done] Stage (MB): Used   18  Alloctr   17  Proc   34 
[GR: Done] Total (MB): Used   65  Alloctr   66  Proc 2351 
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:01 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:01
[End of Global Routing] Stage (MB): Used    8  Alloctr    8  Proc   34 
[End of Global Routing] Total (MB): Used   55  Alloctr   56  Proc 2351 
CPU Time for Global Route: 00:00:01.72u 00:00:00.04s 00:00:01.77e: 
Number of block ports: 241
Number of block pin locations assigned from router: 191
CPU Time for Pin Preparation: 00:00:00.01u 00:00:00.00s 00:00:00.01e: 
Number of PG ports on blocks: 0
Number of pins created: 241
CPU Time for Pin Creation: 00:00:00.15u 00:00:00.00s 00:00:00.15e: 
Total Pin Placement CPU Time: 00:00:02.03u 00:00:00.04s 00:00:02.08e: 
Information: Ending 'place_pins' (FLW-8001)
Information: Time: 2023-05-17 15:48:40 / Session: 0.30 hr / Command: 0.00 hr / Memory: 541 MB (FLW-8100)
1
# There are layers through M9.  M8/M9 are large.  Maybe use those for power.  Use CTS and signal routing below that?
# ORCA example uses M7/M8 for power.  Leave M9 open.  M9 for Bump hookup or something?  Why leave it open?
create_pg_mesh_pattern mesh_pat -layers {  {{vertical_layer: M8} {width: 4} {spacing: interleaving} {pitch: 16}}       {{horizontal_layer: M7} {width: 2}        {spacing: interleaving} {pitch: 8}}  }
Successfully create mesh pattern mesh_pat.
1
# Orca does 0.350 width VSS two stripes, then 0.7u VDD stripe.  Repeating 16u. for now, do something simpler 
create_pg_mesh_pattern lmesh_pat -layers {  {{vertical_layer: M2} {width: 0.7} {spacing: interleaving} {pitch: 16}}  } 
Successfully create mesh pattern lmesh_pat.
1
create_pg_std_cell_conn_pattern rail_pat -layers {M1} -rail_width {0.06 0.06}
Successfully create standard cell rail pattern rail_pat.
#   -via_rule {       {{layers: M6} {layers: M7} {via_master: default}}        {{layers: M8} {layers: M7} {via_master: VIA78_3x3}}}
set_pg_strategy mesh_strat -core -extension {{stop:outermost_ring}} -pattern {{pattern:mesh_pat } { nets:{VDD VSS} } } 
Successfully set PG strategy mesh_strat.
set_pg_strategy rail_strat -core -pattern {{pattern:rail_pat } { nets:{VDD VSS} } } 
Successfully set PG strategy rail_strat.
set_pg_strategy lmesh_strat -core -pattern {{pattern:lmesh_pat } { nets:{VDD VSS} } } 
Successfully set PG strategy lmesh_strat.
compile_pg -strategies {mesh_strat rail_strat lmesh_strat}
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy mesh_strat.
Updating strategy rail_strat.
Updating strategy lmesh_strat.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 40
Number of Pads: 0
Creating straps and vias in power plan.
Creating wire shapes for strategies mesh_strat lmesh_strat .
Creating wire shapes runtime: 0 seconds
Blockage cutting and DRC fixing for wire shapes for strategies mesh_strat lmesh_strat .
Check and fix DRC for 323 wires for strategy mesh_strat.
Checking DRC for 323 wires:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Creating 323 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Check and fix DRC for 124 wires for strategy lmesh_strat.
Checking DRC for 124 wires:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Creating 562 wires after DRC fixing.
Wire DRC checking runtime 1.00 seconds.
Creating via shapes for strategies mesh_strat lmesh_strat .
Working on strategy mesh_strat.
Number of detected intersections: 12338
Working on strategy lmesh_strat.
Number of detected intersections: 0
Total runtime of via shapes creation: 0 seconds
Check and fix DRC for 12338 stacked vias for strategy mesh_strat.
Checking DRC for 12338 stacked vias:0% 5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
Runtime of via DRC checking for strategy mesh_strat: 3.00 seconds.
Runtime of via DRC checking for strategy lmesh_strat: 0.00 seconds.
Creating standard cell rails.
Creating standard cell rails for strategy rail_strat.
DRC checking and fixing for standard cell rail strategy rail_strat.
Checking DRC for 2071 wires:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Creating 2087 wires after DRC fixing.
Wire DRC checking runtime 1.00 seconds.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 52535 stacked vias.
Checking DRC for 52535 stacked vias:0% 5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
Via DRC checking runtime 200.00 seconds.
via connection runtime: 201 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy mesh_strat.
Checking 12338 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Checking dangling/floating vias between strategies and existing shapes.
Checking 31539 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Start iteration 2:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy mesh_strat.
Checking 12338 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Checking dangling/floating vias between strategies and existing shapes.
Checking 33894 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Start iteration 3:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy mesh_strat.
Checking 12338 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Checking dangling/floating vias between strategies and existing shapes.
Checking 33268 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 2920 wires.
Committing wires takes 0.00 seconds.
Committed 96622 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 213 seconds.
Successfully compiled PG.
Overall runtime: 213 seconds.
1
set_boundary_cell_rules -left_boundary_cell [get_lib_cell */DCAP_HVT]
1
set_boundary_cell_rules -right_boundary_cell [get_lib_cell */DCAP_HVT]
1
# Tap Cells are usually needed, but they are not in this library. create_tap_cells
compile_boundary_cells
Using CL to insert boundary cells
2D rule auto detection will enable the following rules:
spacing_rule
pg_drc
Warning: Site master "unit" has both X-Symmetry and Y-Symmetry.Usually, this may not be correct, and may cause the legalization to fail. (LGL-025)
Information: Using "Y-Symmetry" for site master "unit" in legalization because this is a horizontal design. (LGL-026)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1

NPLDRC: Using a 8x8 grid for PG structure analysis
NPLDRC: Filter 32.40% (1327/4096) blocked grids
Scanning PG objects...
PG hash cached 2 nets; 69 viaBoxes; 0 viaMatrixRefs; 0 patterns; 0 extensions.
PG scanned 817 shapes (494 on M2); 73959 vias (12754 on M2); 199 under straps (199 on M7); 20652 staples; 0 tall vias; 1470 base straps.
PG scan complete.  Hash key = b1b3e744399ba933
Expand check halo by 0.1520 x 0.1520
Information: Analyzing PG structure for 10 layers using 1 cores. (NPLDRC-001)
Loading layer MRDL:
Loading layer M9:
Loading layer M8:
Loading layer M7:
Loading layer M6:
Loading layer M5:
Loading layer M4:
Loading layer M3:
Loading layer M2:
Loading layer M1:
Formatting 61827 sectors on layer M1:
Layer M1: 20612 straps, 41215 other, 0 preroute
Layer M1: 14 secDefs  61827 sectors (0 empty)
Formatting 42738 sectors on layer M2:
Layer M2: 20959 straps, 21779 other, 0 preroute
Layer M2: 103 secDefs  42738 sectors (0 empty)
Formatting 9271 sectors on layer M3:
Layer M3: 0 straps, 9271 other, 0 preroute
Layer M3: 158 secDefs  9271 sectors (0 empty)
Formatting 13060 sectors on layer M4:
Layer M4: 0 straps, 13060 other, 0 preroute
Layer M4: 35 secDefs  13060 sectors (0 empty)
Formatting 9271 sectors on layer M5:
Layer M5: 0 straps, 9271 other, 0 preroute
Layer M5: 91 secDefs  9271 sectors (0 empty)
Formatting 12754 sectors on layer M6:
Layer M6: 0 straps, 12754 other, 0 preroute
Layer M6: 218 secDefs  12754 sectors (0 empty)
Formatting 1731 sectors on layer M7:
Layer M7: 928 straps, 803 other, 0 preroute
Layer M7: 237 secDefs  1731 sectors (0 empty)
Formatting 18949 sectors on layer M8:
Layer M8: 9533 straps, 9416 other, 0 preroute
Layer M8: 156 secDefs  18949 sectors (0 empty)
Formatting 0 sectors on layer M9:
Layer M9: 0 straps, 0 other, 0 preroute
Layer M9: 0 secDefs  0 sectors (0 empty)
Formatting 0 sectors on layer MRDL:
Layer MRDL: 0 straps, 0 other, 0 preroute
Layer MRDL: 0 secDefs  0 sectors (0 empty)

Warning: Cannot save PG structure analysis in block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute PG data. (PDC-017)

NPLDRC Sector Array Stats:
Num Sectors: 169601
Num SecDefs:  1012

Connection checks for layer M2: blocked_pin pin_access_default track_none pin_extend0
Connection checks for layer M3: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M4: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M5: blocked_pin pin_access_default track_none pin_extend1

NPLDRC app_option (user set) values:
---------------------------------------


---------------------------------------
Warning: The design already has boundary cells of type DCAP_HVT. (CHF-127)
Information: Starting boundary cell insertion into ORCA_TOP using site master "unit". (CHF-200)
Information: Total 2109 left cells inserted successfully into ORCA_TOP. (CHF-100)
Information: Total 2109 right cells inserted successfully into ORCA_TOP. (CHF-100)
Information: Total 4218 boundary cells inserted successfully into ORCA_TOP. (CHF-100)
Warning: Cannot save Place cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Access cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Pin Status cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save ViaLadder cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
1
# This is experimenting with ring constraints for SRAM in ICC1
#set_fp_block_ring_constraints -add -horizontal_layer M5 -vertical_layer M6 -horizontal_width 2 -vertical_width 2 -horizontal_off 0.604  -vertical_off 0.604 -block_type master -nets {VDD VSS } -block {  SRAM1RW64x8 }
#set_virtual_pad -net VDD -coordinate { 300 300 }
#set_virtual_pad -net VDD -coordinate { 900 300 }
#set_virtual_pad -net VDD -coordinate { 900 900 }
#set_virtual_pad -net VDD -coordinate { 300 900 }
#set_virtual_pad -net VSS -coordinate { 300 300 }
#set_virtual_pad -net VSS -coordinate { 900 300 }
#set_virtual_pad -net VSS -coordinate { 900 900 }
#set_virtual_pad -net VSS -coordinate { 300 900 }
# to check the quality of the PG grid in ICC2:
#analyze_power_plan
#ICC1: preroute_standard_cells
#ICC2:
#create_pg_std_cell_conn_pattern;
#set_pg_strategy; compile_pg
puts "preroute_instances ..."
preroute_instances ...
#ICC1: preroute_instances
#ICC2
#create_pg_macro_conn_pattern;
#set_pg_strategy; compile_pg
# verify_pg_nets
#write_floorplan  -create_terminal -placement { io hard_macro } -row -track -no_placement_blockage -no_bound -no_plan_group -no_voltage_area -no_route_guide fp.tcl
puts "Logfile message: writing def file now..."
Logfile message: writing def file now...
write_def -compress gzip -include {rows_tracks vias specialnets nets cells ports blockages } -cell_types {macro pad corner} "../outputs/${top_design}.floorplan.def"
****************************************
Report : Data Mismatches
Version: Q-2019.12-SP4
Date   : Wed May 17 15:52:20 2023
****************************************
No mismatches exist on the design.
---------------------------------------
Number of Written DEF Constructs
---------------------------------------
VERSION                        : 1
DIVIDERCHAR                    : 1
BUSBITCHARS                    : 1
DESIGN                         : 1
UNITS                          : 1
PROPERTYDEFINITIONS            : 1
DIEAREA                        : 1
ROW                            : 478
TRACKS                         : 20
VIAS                           : 69
COMPONENTS                     : 40
PINS                           : 244
PINPROPERTIES                  : 241
BLOCKAGES                      : 6
SPECIALNETS                    : 3
NETS                           : 48229
1
write_def -include {cells ports blockages } -cell_types {macro pad corner} "../outputs/${top_design}.floorplan.macros.def"
****************************************
Report : Data Mismatches
Version: Q-2019.12-SP4
Date   : Wed May 17 15:52:23 2023
****************************************
No mismatches exist on the design.
---------------------------------------
Number of Written DEF Constructs
---------------------------------------
VERSION                        : 1
DIVIDERCHAR                    : 1
BUSBITCHARS                    : 1
DESIGN                         : 1
UNITS                          : 1
PROPERTYDEFINITIONS            : 1
DIEAREA                        : 1
COMPONENTS                     : 40
PINS                           : 244
PINPROPERTIES                  : 241
BLOCKAGES                      : 6
1
puts "Logfile message: writing def file completed ..."
Logfile message: writing def file completed ...
Information: Loading DEF file '/home/ramadugu/common/Documents/asicTWO/final_prj-team_10-master/apr/outputs/ORCA_TOP.floorplan.macros.def' (FILE-007)
Information: Reading 'VERSION' statement. (DEFR-016)
Information: Reading 'DIVIDERCHAR' statement. (DEFR-016)
Information: Reading 'BUSBITCHARS' statement. (DEFR-016)
Information: Reading 'DESIGN' statement. (DEFR-016)
Information: Reading 'UNITS' statement. (DEFR-016)
Information: Reading 'PROPERTYDEFINITIONS' section. (DEFR-016)
Information: Reading 'DIEAREA' statement. (DEFR-016)
Information: Reading 'COMPONENTS' section. (DEFR-016)
Information: Reading 'PINS' section. (DEFR-016)
Warning: Existing terminal 'sdram_clk' of port 'sdram_clk' has been replaced. (DEFR-060)
Warning: Existing terminal 'sys_2x_clk' of port 'sys_2x_clk' has been replaced. (DEFR-060)
Warning: Existing terminal 'shutdown' of port 'shutdown' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_mode' of port 'test_mode' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_si[5]' of port 'test_si[5]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_si[4]' of port 'test_si[4]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_si[3]' of port 'test_si[3]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_si[2]' of port 'test_si[2]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_si[1]' of port 'test_si[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_si[0]' of port 'test_si[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_so[5]' of port 'test_so[5]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_so[4]' of port 'test_so[4]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_so[3]' of port 'test_so[3]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_so[2]' of port 'test_so[2]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_so[1]' of port 'test_so[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_so[0]' of port 'test_so[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'scan_enable' of port 'scan_enable' has been replaced. (DEFR-060)
Warning: Existing terminal 'ate_clk' of port 'ate_clk' has been replaced. (DEFR-060)
Warning: Existing terminal 'occ_bypass' of port 'occ_bypass' has been replaced. (DEFR-060)
Warning: Existing terminal 'occ_reset' of port 'occ_reset' has been replaced. (DEFR-060)
Warning: Existing terminal 'pclk' of port 'pclk' has been replaced. (DEFR-060)
Warning: Existing terminal 'prst_n' of port 'prst_n' has been replaced. (DEFR-060)
Warning: Existing terminal 'pidsel' of port 'pidsel' has been replaced. (DEFR-060)
Warning: Existing terminal 'pgnt_n' of port 'pgnt_n' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[31]' of port 'pad_in[31]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[30]' of port 'pad_in[30]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[29]' of port 'pad_in[29]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[28]' of port 'pad_in[28]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[27]' of port 'pad_in[27]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[26]' of port 'pad_in[26]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[25]' of port 'pad_in[25]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[24]' of port 'pad_in[24]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[23]' of port 'pad_in[23]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[22]' of port 'pad_in[22]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[21]' of port 'pad_in[21]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[20]' of port 'pad_in[20]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[19]' of port 'pad_in[19]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[18]' of port 'pad_in[18]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[17]' of port 'pad_in[17]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[16]' of port 'pad_in[16]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[15]' of port 'pad_in[15]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[14]' of port 'pad_in[14]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[13]' of port 'pad_in[13]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[12]' of port 'pad_in[12]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[11]' of port 'pad_in[11]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[10]' of port 'pad_in[10]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[9]' of port 'pad_in[9]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[8]' of port 'pad_in[8]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[7]' of port 'pad_in[7]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[6]' of port 'pad_in[6]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[5]' of port 'pad_in[5]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[4]' of port 'pad_in[4]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[3]' of port 'pad_in[3]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[2]' of port 'pad_in[2]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[1]' of port 'pad_in[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[0]' of port 'pad_in[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[31]' of port 'pad_out[31]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[30]' of port 'pad_out[30]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[29]' of port 'pad_out[29]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[28]' of port 'pad_out[28]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[27]' of port 'pad_out[27]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[26]' of port 'pad_out[26]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[25]' of port 'pad_out[25]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[24]' of port 'pad_out[24]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[23]' of port 'pad_out[23]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[22]' of port 'pad_out[22]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[21]' of port 'pad_out[21]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[20]' of port 'pad_out[20]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[19]' of port 'pad_out[19]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[18]' of port 'pad_out[18]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[17]' of port 'pad_out[17]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[16]' of port 'pad_out[16]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[15]' of port 'pad_out[15]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[14]' of port 'pad_out[14]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[13]' of port 'pad_out[13]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[12]' of port 'pad_out[12]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[11]' of port 'pad_out[11]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[10]' of port 'pad_out[10]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[9]' of port 'pad_out[9]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[8]' of port 'pad_out[8]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[7]' of port 'pad_out[7]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[6]' of port 'pad_out[6]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[5]' of port 'pad_out[5]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[4]' of port 'pad_out[4]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[3]' of port 'pad_out[3]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[2]' of port 'pad_out[2]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[1]' of port 'pad_out[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[0]' of port 'pad_out[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_en' of port 'pad_en' has been replaced. (DEFR-060)
Warning: Existing terminal 'ppar_in' of port 'ppar_in' has been replaced. (DEFR-060)
Warning: Existing terminal 'ppar_out' of port 'ppar_out' has been replaced. (DEFR-060)
Warning: Existing terminal 'ppar_en' of port 'ppar_en' has been replaced. (DEFR-060)
Warning: Existing terminal 'pc_be_in[3]' of port 'pc_be_in[3]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pc_be_in[2]' of port 'pc_be_in[2]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pc_be_in[1]' of port 'pc_be_in[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pc_be_in[0]' of port 'pc_be_in[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pc_be_out[3]' of port 'pc_be_out[3]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pc_be_out[2]' of port 'pc_be_out[2]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pc_be_out[1]' of port 'pc_be_out[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pc_be_out[0]' of port 'pc_be_out[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pc_be_en' of port 'pc_be_en' has been replaced. (DEFR-060)
Warning: Existing terminal 'pframe_n_in' of port 'pframe_n_in' has been replaced. (DEFR-060)
Warning: Existing terminal 'pframe_n_out' of port 'pframe_n_out' has been replaced. (DEFR-060)
Warning: Existing terminal 'pframe_n_en' of port 'pframe_n_en' has been replaced. (DEFR-060)
Warning: Existing terminal 'ptrdy_n_in' of port 'ptrdy_n_in' has been replaced. (DEFR-060)
Warning: Existing terminal 'ptrdy_n_out' of port 'ptrdy_n_out' has been replaced. (DEFR-060)
Warning: Existing terminal 'ptrdy_n_en' of port 'ptrdy_n_en' has been replaced. (DEFR-060)
Warning: Existing terminal 'pirdy_n_in' of port 'pirdy_n_in' has been replaced. (DEFR-060)
Warning: Existing terminal 'pirdy_n_out' of port 'pirdy_n_out' has been replaced. (DEFR-060)
Warning: Existing terminal 'pirdy_n_en' of port 'pirdy_n_en' has been replaced. (DEFR-060)
Warning: Existing terminal 'pdevsel_n_in' of port 'pdevsel_n_in' has been replaced. (DEFR-060)
Warning: Existing terminal 'pdevsel_n_out' of port 'pdevsel_n_out' has been replaced. (DEFR-060)
Warning: Existing terminal 'pdevsel_n_en' of port 'pdevsel_n_en' has been replaced. (DEFR-060)
Warning: Existing terminal 'pstop_n_in' of port 'pstop_n_in' has been replaced. (DEFR-060)
Warning: Existing terminal 'pstop_n_out' of port 'pstop_n_out' has been replaced. (DEFR-060)
Warning: Existing terminal 'pstop_n_en' of port 'pstop_n_en' has been replaced. (DEFR-060)
Warning: Existing terminal 'pperr_n_in' of port 'pperr_n_in' has been replaced. (DEFR-060)
Warning: Existing terminal 'pperr_n_out' of port 'pperr_n_out' has been replaced. (DEFR-060)
Warning: Existing terminal 'pperr_n_en' of port 'pperr_n_en' has been replaced. (DEFR-060)
Warning: Existing terminal 'pserr_n_in' of port 'pserr_n_in' has been replaced. (DEFR-060)
Warning: Existing terminal 'pserr_n_out' of port 'pserr_n_out' has been replaced. (DEFR-060)
Warning: Existing terminal 'pserr_n_en' of port 'pserr_n_en' has been replaced. (DEFR-060)
Warning: Existing terminal 'preq_n' of port 'preq_n' has been replaced. (DEFR-060)
Warning: Existing terminal 'pack_n' of port 'pack_n' has been replaced. (DEFR-060)
Warning: Existing terminal 'pm66en' of port 'pm66en' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_A[9]' of port 'sd_A[9]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_A[8]' of port 'sd_A[8]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_A[7]' of port 'sd_A[7]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_A[6]' of port 'sd_A[6]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_A[5]' of port 'sd_A[5]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_A[4]' of port 'sd_A[4]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_A[3]' of port 'sd_A[3]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_A[2]' of port 'sd_A[2]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_A[1]' of port 'sd_A[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_A[0]' of port 'sd_A[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_CK' of port 'sd_CK' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_CKn' of port 'sd_CKn' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_LD' of port 'sd_LD' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_RW' of port 'sd_RW' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_BWS[1]' of port 'sd_BWS[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_BWS[0]' of port 'sd_BWS[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[31]' of port 'sd_DQ_in[31]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[30]' of port 'sd_DQ_in[30]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[29]' of port 'sd_DQ_in[29]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[28]' of port 'sd_DQ_in[28]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[27]' of port 'sd_DQ_in[27]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[26]' of port 'sd_DQ_in[26]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[25]' of port 'sd_DQ_in[25]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[24]' of port 'sd_DQ_in[24]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[23]' of port 'sd_DQ_in[23]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[22]' of port 'sd_DQ_in[22]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[21]' of port 'sd_DQ_in[21]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[20]' of port 'sd_DQ_in[20]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[19]' of port 'sd_DQ_in[19]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[18]' of port 'sd_DQ_in[18]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[17]' of port 'sd_DQ_in[17]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[16]' of port 'sd_DQ_in[16]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[15]' of port 'sd_DQ_in[15]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[14]' of port 'sd_DQ_in[14]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[13]' of port 'sd_DQ_in[13]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[12]' of port 'sd_DQ_in[12]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[11]' of port 'sd_DQ_in[11]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[10]' of port 'sd_DQ_in[10]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[9]' of port 'sd_DQ_in[9]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[8]' of port 'sd_DQ_in[8]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[7]' of port 'sd_DQ_in[7]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[6]' of port 'sd_DQ_in[6]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[5]' of port 'sd_DQ_in[5]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[4]' of port 'sd_DQ_in[4]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[3]' of port 'sd_DQ_in[3]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[2]' of port 'sd_DQ_in[2]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[1]' of port 'sd_DQ_in[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[0]' of port 'sd_DQ_in[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[31]' of port 'sd_DQ_out[31]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[30]' of port 'sd_DQ_out[30]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[29]' of port 'sd_DQ_out[29]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[28]' of port 'sd_DQ_out[28]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[27]' of port 'sd_DQ_out[27]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[26]' of port 'sd_DQ_out[26]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[25]' of port 'sd_DQ_out[25]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[24]' of port 'sd_DQ_out[24]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[23]' of port 'sd_DQ_out[23]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[22]' of port 'sd_DQ_out[22]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[21]' of port 'sd_DQ_out[21]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[20]' of port 'sd_DQ_out[20]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[19]' of port 'sd_DQ_out[19]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[18]' of port 'sd_DQ_out[18]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[17]' of port 'sd_DQ_out[17]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[16]' of port 'sd_DQ_out[16]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[15]' of port 'sd_DQ_out[15]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[14]' of port 'sd_DQ_out[14]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[13]' of port 'sd_DQ_out[13]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[12]' of port 'sd_DQ_out[12]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[11]' of port 'sd_DQ_out[11]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[10]' of port 'sd_DQ_out[10]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[9]' of port 'sd_DQ_out[9]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[8]' of port 'sd_DQ_out[8]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[7]' of port 'sd_DQ_out[7]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[6]' of port 'sd_DQ_out[6]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[5]' of port 'sd_DQ_out[5]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[4]' of port 'sd_DQ_out[4]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[3]' of port 'sd_DQ_out[3]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[2]' of port 'sd_DQ_out[2]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[1]' of port 'sd_DQ_out[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[0]' of port 'sd_DQ_out[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[31]' of port 'sd_DQ_en[31]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[30]' of port 'sd_DQ_en[30]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[29]' of port 'sd_DQ_en[29]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[28]' of port 'sd_DQ_en[28]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[27]' of port 'sd_DQ_en[27]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[26]' of port 'sd_DQ_en[26]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[25]' of port 'sd_DQ_en[25]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[24]' of port 'sd_DQ_en[24]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[23]' of port 'sd_DQ_en[23]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[22]' of port 'sd_DQ_en[22]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[21]' of port 'sd_DQ_en[21]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[20]' of port 'sd_DQ_en[20]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[19]' of port 'sd_DQ_en[19]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[18]' of port 'sd_DQ_en[18]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[17]' of port 'sd_DQ_en[17]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[16]' of port 'sd_DQ_en[16]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[15]' of port 'sd_DQ_en[15]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[14]' of port 'sd_DQ_en[14]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[13]' of port 'sd_DQ_en[13]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[12]' of port 'sd_DQ_en[12]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[11]' of port 'sd_DQ_en[11]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[10]' of port 'sd_DQ_en[10]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[9]' of port 'sd_DQ_en[9]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[8]' of port 'sd_DQ_en[8]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[7]' of port 'sd_DQ_en[7]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[6]' of port 'sd_DQ_en[6]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[5]' of port 'sd_DQ_en[5]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[4]' of port 'sd_DQ_en[4]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[3]' of port 'sd_DQ_en[3]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[2]' of port 'sd_DQ_en[2]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[1]' of port 'sd_DQ_en[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[0]' of port 'sd_DQ_en[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pll_bypass' of port 'pll_bypass' has been replaced. (DEFR-060)
Warning: Existing terminal 'pll_reset' of port 'pll_reset' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_si7' of port 'test_si7' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_so7' of port 'test_so7' has been replaced. (DEFR-060)
Information: Reading 'PINPROPERTIES' section. (DEFR-016)
Information: Reading 'BLOCKAGES' section. (DEFR-016)
--------------------------------
Number of Ignored DEF Constructs
--------------------------------
PROPERTYDEFINITIONS            : 1
---------------------------------------
Number of Processed/Read DEF Constructs
---------------------------------------
VERSION                        : 1/1
DIVIDERCHAR                    : 1/1
BUSBITCHARS                    : 1/1
DESIGN                         : 1/1
UNITS                          : 1/1
PROPERTYDEFINITIONS            : 1/1
DIEAREA                        : 1/1
COMPONENTS                     : 40/40
PINS                           : 244/244
PINPROPERTIES                  : 0/241
BLOCKAGES                      : 6/6
Information: Saving 'ORCA_TOP_lib:ORCA_TOP.design' to 'ORCA_TOP_lib:floorplan.design'. (DES-028)
######## FINISHED INTIIALIZE and FLOORPLAN #################
if { [info exists synopsys_program_name ] } {
    source -echo -verbose ../scripts/fix_macro_outputs_place.tcl
    echo READING SCANDEF
    read_def ../../syn/outputs/ORCA_TOP.dct.scan.def
    echo FINISHED READING SCANDEF

    # Creating seperate voltage area for core area. 
    create_voltage_area -power_domains PD_RISC_CORE -region {{11 400} {450 640}}
    # Commit the UPF settings for ORCA.
    commit_upf
} else {
  source ../scripts/update_vddh_libs.tcl

  setEcoMode -batchMode true

  foreach_in_collection i [ get_cells -hier -filter "ref_name=~LSD*||ref_name==LSUP" ] {
     set vt [regsub  ".VT" [get_db $i .base_cell.base_name ] LVT ] 
      ecoChangeCell -inst [get_db $i .name ] -cell $vt  
  }
  setEcoMode -batchMode false
}
# if before place, place the cells around the design, but don't waste time with it
#create_placement -effort very_low
# Insert buffers on SRAM output pins.  The only timing available for SRAM is at a different voltage than std cells.
# This is causing a multivoltage situation and preventing buffers from being inserted automatically, 
# so insert manually for now.  Try to address the multi-voltage problem better somehow.
set bufs [ insert_buffer -new_cell_names sram_fixcell -new_net_names sram_fixnet [ get_pins -of_obj [get_cells -hier -filter "is_hard_macro==true" ] -filter "direction==out&&net_name!~*UNCONNECTED*" ] -lib_cell NBUFFX16_LVT ]
Cell is added at (772.9150 122.0910).
Cell is added at (759.2350 122.0910).
Cell is added at (777.0200 122.0910).
Cell is added at (764.7070 122.0910).
Cell is added at (781.1230 122.0910).
Cell is added at (774.2830 122.0910).
Cell is added at (768.8110 122.0910).
Cell is added at (783.8590 122.0910).
Cell is added at (770.1790 122.0910).
Cell is added at (775.6510 122.0910).
Cell is added at (778.3870 122.0910).
Cell is added at (782.4910 122.0910).
Cell is added at (757.8670 122.0910).
Cell is added at (786.5950 122.0910).
Cell is added at (787.9630 122.0910).
Cell is added at (793.4350 122.0910).
Cell is added at (779.7550 122.0910).
Cell is added at (756.5000 122.0910).
Cell is added at (761.9710 122.0910).
Cell is added at (796.1710 122.0910).
Cell is added at (766.0750 122.0910).
Cell is added at (789.3310 122.0910).
Cell is added at (790.6990 122.0910).
Cell is added at (794.8030 122.0910).
Cell is added at (785.2270 122.0910).
Cell is added at (755.1310 122.0910).
Cell is added at (760.6030 122.0910).
Cell is added at (767.4420 122.0910).
Cell is added at (792.0670 122.0910).
Cell is added at (753.7590 122.0910).
Cell is added at (763.3390 122.0910).
Cell is added at (771.5470 122.0910).
Cell is added at (818.3630 106.4780).
Cell is added at (832.0430 106.4780).
Cell is added at (814.2580 106.4780).
Cell is added at (826.5710 106.4780).
Cell is added at (810.1550 106.4780).
Cell is added at (816.9950 106.4780).
Cell is added at (822.4670 106.4780).
Cell is added at (807.4190 106.4780).
Cell is added at (821.0990 106.4780).
Cell is added at (815.6270 106.4780).
Cell is added at (812.8910 106.4780).
Cell is added at (808.7870 106.4780).
Cell is added at (833.4110 106.4780).
Cell is added at (804.6830 106.4780).
Cell is added at (803.3150 106.4780).
Cell is added at (797.8430 106.4780).
Cell is added at (811.5230 106.4780).
Cell is added at (834.7780 106.4780).
Cell is added at (829.3070 106.4780).
Cell is added at (795.1070 106.4780).
Cell is added at (825.2030 106.4780).
Cell is added at (801.9470 106.4780).
Cell is added at (800.5790 106.4780).
Cell is added at (796.4750 106.4780).
Cell is added at (806.0510 106.4780).
Cell is added at (836.1470 106.4780).
Cell is added at (830.6750 106.4780).
Cell is added at (823.8360 106.4780).
Cell is added at (799.2110 106.4780).
Cell is added at (837.5190 106.4780).
Cell is added at (827.9390 106.4780).
Cell is added at (819.7310 106.4780).
Cell is added at (919.3210 122.0910).
Cell is added at (905.6410 122.0910).
Cell is added at (923.4260 122.0910).
Cell is added at (911.1130 122.0910).
Cell is added at (927.5290 122.0910).
Cell is added at (920.6890 122.0910).
Cell is added at (915.2170 122.0910).
Cell is added at (930.2650 122.0910).
Cell is added at (916.5850 122.0910).
Cell is added at (922.0570 122.0910).
Cell is added at (924.7930 122.0910).
Cell is added at (928.8970 122.0910).
Cell is added at (904.2730 122.0910).
Cell is added at (933.0010 122.0910).
Cell is added at (934.3690 122.0910).
Cell is added at (939.8410 122.0910).
Cell is added at (926.1610 122.0910).
Cell is added at (902.9060 122.0910).
Cell is added at (908.3770 122.0910).
Cell is added at (942.5770 122.0910).
Cell is added at (912.4810 122.0910).
Cell is added at (935.7370 122.0910).
Cell is added at (937.1050 122.0910).
Cell is added at (941.2090 122.0910).
Cell is added at (931.6330 122.0910).
Cell is added at (901.5370 122.0910).
Cell is added at (907.0090 122.0910).
Cell is added at (913.8480 122.0910).
Cell is added at (938.4730 122.0910).
Cell is added at (900.1650 122.0910).
Cell is added at (909.7450 122.0910).
Cell is added at (917.9530 122.0910).
Cell is added at (919.3210 12.1830).
Cell is added at (905.6410 12.1830).
Cell is added at (923.4260 12.1830).
Cell is added at (911.1130 12.1830).
Cell is added at (927.5290 12.1830).
Cell is added at (920.6890 12.1830).
Cell is added at (915.2170 12.1830).
Cell is added at (930.2650 12.1830).
Cell is added at (916.5850 12.1830).
Cell is added at (922.0570 12.1830).
Cell is added at (924.7930 12.1830).
Cell is added at (928.8970 12.1830).
Cell is added at (904.2730 12.1830).
Cell is added at (933.0010 12.1830).
Cell is added at (934.3690 12.1830).
Cell is added at (939.8410 12.1830).
Cell is added at (926.1610 12.1830).
Cell is added at (902.9060 12.1830).
Cell is added at (908.3770 12.1830).
Cell is added at (942.5770 12.1830).
Cell is added at (912.4810 12.1830).
Cell is added at (935.7370 12.1830).
Cell is added at (937.1050 12.1830).
Cell is added at (941.2090 12.1830).
Cell is added at (931.6330 12.1830).
Cell is added at (901.5370 12.1830).
Cell is added at (907.0090 12.1830).
Cell is added at (913.8480 12.1830).
Cell is added at (938.4730 12.1830).
Cell is added at (900.1650 12.1830).
Cell is added at (909.7450 12.1830).
Cell is added at (917.9530 12.1830).
Cell is added at (168.0870 624.7830).
Cell is added at (168.0870 611.1030).
Cell is added at (168.0870 613.8390).
Cell is added at (168.0870 619.3110).
Cell is added at (168.0870 620.6790).
Cell is added at (168.0870 606.9990).
Cell is added at (168.0870 609.7350).
Cell is added at (168.0870 608.3670).
Cell is added at (168.0870 617.9430).
Cell is added at (168.0870 626.1510).
Cell is added at (168.0870 616.5750).
Cell is added at (168.0870 622.0470).
Cell is added at (168.0870 605.6310).
Cell is added at (168.0870 623.4150).
Cell is added at (168.0870 615.2070).
Cell is added at (168.0870 612.4710).
Cell is added at (147.2450 624.7830).
Cell is added at (147.2450 611.1030).
Cell is added at (147.2450 613.8390).
Cell is added at (147.2450 619.3110).
Cell is added at (147.2450 620.6790).
Cell is added at (147.2450 606.9990).
Cell is added at (147.2450 609.7350).
Cell is added at (147.2450 608.3670).
Cell is added at (168.0870 521.5870).
Cell is added at (168.0870 507.9070).
Cell is added at (168.0870 510.6430).
Cell is added at (168.0870 516.1150).
Cell is added at (168.0870 517.4830).
Cell is added at (168.0870 503.8030).
Cell is added at (168.0870 506.5390).
Cell is added at (168.0870 505.1710).
Cell is added at (168.0870 514.7470).
Cell is added at (168.0870 522.9550).
Cell is added at (168.0870 513.3790).
Cell is added at (168.0870 518.8510).
Cell is added at (168.0870 502.4350).
Cell is added at (168.0870 520.2190).
Cell is added at (168.0870 512.0110).
Cell is added at (168.0870 509.2750).
Cell is added at (147.2450 514.7470).
Cell is added at (147.2450 522.9550).
Cell is added at (147.2450 513.3790).
Cell is added at (147.2450 518.8510).
Cell is added at (147.2450 502.4350).
Cell is added at (147.2450 520.2190).
Cell is added at (147.2450 512.0110).
Cell is added at (147.2450 509.2750).
Cell is added at (619.8780 611.2540).
Cell is added at (619.8780 613.9900).
Cell is added at (619.8780 619.4620).
Cell is added at (619.8780 615.3580).
Cell is added at (619.8780 618.0940).
Cell is added at (619.8780 616.7260).
Cell is added at (619.8780 612.6220).
Cell is added at (619.8780 609.8860).
Cell is added at (716.9290 626.5800).
Cell is added at (716.9290 623.8440).
Cell is added at (716.9290 618.3720).
Cell is added at (716.9290 622.4760).
Cell is added at (716.9290 619.7400).
Cell is added at (716.9290 621.1080).
Cell is added at (716.9290 625.2120).
Cell is added at (716.9290 627.9480).
Cell is added at (619.8780 530.5120).
Cell is added at (619.8780 533.2480).
Cell is added at (619.8780 538.7200).
Cell is added at (619.8780 534.6160).
Cell is added at (619.8780 537.3520).
Cell is added at (619.8780 535.9840).
Cell is added at (619.8780 531.8800).
Cell is added at (619.8780 529.1440).
Cell is added at (716.9290 545.8380).
Cell is added at (716.9290 543.1020).
Cell is added at (716.9290 537.6300).
Cell is added at (716.9290 541.7340).
Cell is added at (716.9290 538.9980).
Cell is added at (716.9290 540.3660).
Cell is added at (716.9290 544.4700).
Cell is added at (716.9290 547.2060).
Cell is added at (926.2310 530.5120).
Cell is added at (926.2310 533.2480).
Cell is added at (926.2310 538.7200).
Cell is added at (926.2310 534.6160).
Cell is added at (926.2310 537.3520).
Cell is added at (926.2310 535.9840).
Cell is added at (926.2310 531.8800).
Cell is added at (926.2310 529.1440).
Cell is added at (911.0310 530.5120).
Cell is added at (911.0310 533.2480).
Cell is added at (911.0310 538.7200).
Cell is added at (911.0310 534.6160).
Cell is added at (911.0310 537.3520).
Cell is added at (911.0310 535.9840).
Cell is added at (911.0310 531.8800).
Cell is added at (911.0310 529.1440).
Cell is added at (926.2310 449.7700).
Cell is added at (926.2310 452.5060).
Cell is added at (926.2310 457.9780).
Cell is added at (926.2310 453.8740).
Cell is added at (926.2310 456.6100).
Cell is added at (926.2310 455.2420).
Cell is added at (926.2310 451.1380).
Cell is added at (926.2310 448.4020).
Cell is added at (911.0310 449.7700).
Cell is added at (911.0310 452.5060).
Cell is added at (911.0310 457.9780).
Cell is added at (911.0310 453.8740).
Cell is added at (911.0310 456.6100).
Cell is added at (911.0310 455.2420).
Cell is added at (911.0310 451.1380).
Cell is added at (911.0310 448.4020).
Cell is added at (813.9800 611.2540).
Cell is added at (813.9800 613.9900).
Cell is added at (813.9800 619.4620).
Cell is added at (813.9800 615.3580).
Cell is added at (813.9800 618.0940).
Cell is added at (813.9800 616.7260).
Cell is added at (813.9800 612.6220).
Cell is added at (813.9800 609.8860).
Cell is added at (813.9800 530.5120).
Cell is added at (813.9800 533.2480).
Cell is added at (813.9800 538.7200).
Cell is added at (813.9800 534.6160).
Cell is added at (813.9800 537.3520).
Cell is added at (813.9800 535.9840).
Cell is added at (813.9800 531.8800).
Cell is added at (813.9800 529.1440).
Cell is added at (926.2310 611.2540).
Cell is added at (926.2310 613.9900).
Cell is added at (926.2310 619.4620).
Cell is added at (926.2310 615.3580).
Cell is added at (926.2310 618.0940).
Cell is added at (926.2310 616.7260).
Cell is added at (926.2310 612.6220).
Cell is added at (926.2310 609.8860).
Cell is added at (911.0310 611.2540).
Cell is added at (911.0310 613.9900).
Cell is added at (911.0310 619.4620).
Cell is added at (911.0310 615.3580).
Cell is added at (911.0310 618.0940).
Cell is added at (911.0310 616.7260).
Cell is added at (911.0310 612.6220).
Cell is added at (911.0310 609.8860).
Cell is added at (926.2310 369.0280).
Cell is added at (926.2310 371.7640).
Cell is added at (926.2310 377.2360).
Cell is added at (926.2310 373.1320).
Cell is added at (926.2310 375.8680).
Cell is added at (926.2310 374.5000).
Cell is added at (926.2310 370.3960).
Cell is added at (926.2310 367.6600).
Cell is added at (911.0310 369.0280).
Cell is added at (911.0310 371.7640).
Cell is added at (911.0310 377.2360).
Cell is added at (911.0310 373.1320).
Cell is added at (911.0310 375.8680).
Cell is added at (911.0310 374.5000).
Cell is added at (911.0310 370.3960).
Cell is added at (911.0310 367.6600).
Cell is added at (926.2310 288.2860).
Cell is added at (926.2310 291.0220).
Cell is added at (926.2310 296.4940).
Cell is added at (926.2310 292.3900).
Cell is added at (926.2310 295.1260).
Cell is added at (926.2310 293.7580).
Cell is added at (926.2310 289.6540).
Cell is added at (926.2310 286.9180).
Cell is added at (911.0310 288.2860).
Cell is added at (911.0310 291.0220).
Cell is added at (911.0310 296.4940).
Cell is added at (911.0310 292.3900).
Cell is added at (911.0310 295.1260).
Cell is added at (911.0310 293.7580).
Cell is added at (911.0310 289.6540).
Cell is added at (911.0310 286.9180).
Cell is added at (36.2060 66.5070).
Cell is added at (37.5400 66.5070).
Cell is added at (40.2520 66.5070).
Cell is added at (38.9010 66.5070).
Cell is added at (105.8110 66.5070).
Cell is added at (107.1450 66.5070).
Cell is added at (109.8570 66.5070).
Cell is added at (108.5060 66.5070).
Cell is added at (36.2060 81.7070).
Cell is added at (37.5400 81.7070).
Cell is added at (40.2520 81.7070).
Cell is added at (38.9010 81.7070).
Cell is added at (105.8110 81.7070).
Cell is added at (107.1450 81.7070).
Cell is added at (109.8570 81.7070).
Cell is added at (108.5060 81.7070).
Cell is added at (175.4160 66.5070).
Cell is added at (176.7500 66.5070).
Cell is added at (179.4620 66.5070).
Cell is added at (178.1110 66.5070).
Cell is added at (175.4160 81.7070).
Cell is added at (176.7500 81.7070).
Cell is added at (179.4620 81.7070).
Cell is added at (178.1110 81.7070).
Cell is added at (245.0210 11.7720).
Cell is added at (246.3550 11.7720).
Cell is added at (249.0670 11.7720).
Cell is added at (247.7160 11.7720).
Cell is added at (245.0210 81.7070).
Cell is added at (246.3550 81.7070).
Cell is added at (249.0670 81.7070).
Cell is added at (247.7160 81.7070).
Cell is added at (36.2060 206.3770).
Cell is added at (37.5400 206.3770).
Cell is added at (40.2520 206.3770).
Cell is added at (38.9010 206.3770).
Cell is added at (105.8110 206.3770).
Cell is added at (107.1450 206.3770).
Cell is added at (109.8570 206.3770).
Cell is added at (108.5060 206.3770).
Cell is added at (36.2060 221.5770).
Cell is added at (37.5400 221.5770).
Cell is added at (40.2520 221.5770).
Cell is added at (38.9010 221.5770).
Cell is added at (105.8110 221.5770).
Cell is added at (107.1450 221.5770).
Cell is added at (109.8570 221.5770).
Cell is added at (108.5060 221.5770).
Cell is added at (36.2060 346.2470).
Cell is added at (37.5400 346.2470).
Cell is added at (40.2520 346.2470).
Cell is added at (38.9010 346.2470).
Cell is added at (105.8110 346.2470).
Cell is added at (107.1450 346.2470).
Cell is added at (109.8570 346.2470).
Cell is added at (108.5060 346.2470).
Cell is added at (36.2060 361.4470).
Cell is added at (37.5400 361.4470).
Cell is added at (40.2520 361.4470).
Cell is added at (38.9010 361.4470).
Cell is added at (105.8110 361.4470).
Cell is added at (107.1450 361.4470).
Cell is added at (109.8570 361.4470).
Cell is added at (108.5060 361.4470).
{I_SDRAM_TOP/sram_fixcell I_SDRAM_TOP/sram_fixcell_1 I_SDRAM_TOP/sram_fixcell_2 I_SDRAM_TOP/sram_fixcell_3 I_SDRAM_TOP/sram_fixcell_4 I_SDRAM_TOP/sram_fixcell_5 I_SDRAM_TOP/sram_fixcell_6 I_SDRAM_TOP/sram_fixcell_7 I_SDRAM_TOP/sram_fixcell_8 I_SDRAM_TOP/sram_fixcell_9 I_SDRAM_TOP/sram_fixcell_10 I_SDRAM_TOP/sram_fixcell_11 I_SDRAM_TOP/sram_fixcell_12 I_SDRAM_TOP/sram_fixcell_13 I_SDRAM_TOP/sram_fixcell_14 I_SDRAM_TOP/sram_fixcell_15 I_SDRAM_TOP/sram_fixcell_16 I_SDRAM_TOP/sram_fixcell_17 I_SDRAM_TOP/sram_fixcell_18 I_SDRAM_TOP/sram_fixcell_19 I_SDRAM_TOP/sram_fixcell_20 I_SDRAM_TOP/sram_fixcell_21 I_SDRAM_TOP/sram_fixcell_22 I_SDRAM_TOP/sram_fixcell_23 I_SDRAM_TOP/sram_fixcell_24 I_SDRAM_TOP/sram_fixcell_25 I_SDRAM_TOP/sram_fixcell_26 I_SDRAM_TOP/sram_fixcell_27 I_SDRAM_TOP/sram_fixcell_28 I_SDRAM_TOP/sram_fixcell_29 I_SDRAM_TOP/sram_fixcell_30 I_SDRAM_TOP/sram_fixcell_31 I_SDRAM_TOP/sram_fixcell_32 I_SDRAM_TOP/sram_fixcell_33 I_SDRAM_TOP/sram_fixcell_34 I_SDRAM_TOP/sram_fixcell_35 I_SDRAM_TOP/sram_fixcell_36 I_SDRAM_TOP/sram_fixcell_37 I_SDRAM_TOP/sram_fixcell_38 I_SDRAM_TOP/sram_fixcell_39 I_SDRAM_TOP/sram_fixcell_40 I_SDRAM_TOP/sram_fixcell_41 I_SDRAM_TOP/sram_fixcell_42 I_SDRAM_TOP/sram_fixcell_43 I_SDRAM_TOP/sram_fixcell_44 I_SDRAM_TOP/sram_fixcell_45 I_SDRAM_TOP/sram_fixcell_46 I_SDRAM_TOP/sram_fixcell_47 I_SDRAM_TOP/sram_fixcell_48 I_SDRAM_TOP/sram_fixcell_49 I_SDRAM_TOP/sram_fixcell_50 I_SDRAM_TOP/sram_fixcell_51 I_SDRAM_TOP/sram_fixcell_52 I_SDRAM_TOP/sram_fixcell_53 I_SDRAM_TOP/sram_fixcell_54 I_SDRAM_TOP/sram_fixcell_55 I_SDRAM_TOP/sram_fixcell_56 I_SDRAM_TOP/sram_fixcell_57 I_SDRAM_TOP/sram_fixcell_58 I_SDRAM_TOP/sram_fixcell_59 I_SDRAM_TOP/sram_fixcell_60 I_SDRAM_TOP/sram_fixcell_61 I_SDRAM_TOP/sram_fixcell_62 I_SDRAM_TOP/sram_fixcell_63 I_SDRAM_TOP/sram_fixcell_64 I_SDRAM_TOP/sram_fixcell_65 I_SDRAM_TOP/sram_fixcell_66 I_SDRAM_TOP/sram_fixcell_67 I_SDRAM_TOP/sram_fixcell_68 I_SDRAM_TOP/sram_fixcell_69 I_SDRAM_TOP/sram_fixcell_70 I_SDRAM_TOP/sram_fixcell_71 I_SDRAM_TOP/sram_fixcell_72 I_SDRAM_TOP/sram_fixcell_73 I_SDRAM_TOP/sram_fixcell_74 I_SDRAM_TOP/sram_fixcell_75 I_SDRAM_TOP/sram_fixcell_76 I_SDRAM_TOP/sram_fixcell_77 I_SDRAM_TOP/sram_fixcell_78 I_SDRAM_TOP/sram_fixcell_79 I_SDRAM_TOP/sram_fixcell_80 I_SDRAM_TOP/sram_fixcell_81 I_SDRAM_TOP/sram_fixcell_82 I_SDRAM_TOP/sram_fixcell_83 I_SDRAM_TOP/sram_fixcell_84 I_SDRAM_TOP/sram_fixcell_85 I_SDRAM_TOP/sram_fixcell_86 I_SDRAM_TOP/sram_fixcell_87 I_SDRAM_TOP/sram_fixcell_88 I_SDRAM_TOP/sram_fixcell_89 I_SDRAM_TOP/sram_fixcell_90 I_SDRAM_TOP/sram_fixcell_91 I_SDRAM_TOP/sram_fixcell_92 I_SDRAM_TOP/sram_fixcell_93 I_SDRAM_TOP/sram_fixcell_94 I_SDRAM_TOP/sram_fixcell_95 I_SDRAM_TOP/sram_fixcell_96 I_SDRAM_TOP/sram_fixcell_97 I_SDRAM_TOP/sram_fixcell_98 I_SDRAM_TOP/sram_fixcell_99 ...}
legalize_placement -cells $bufs
Information: Starting 'legalize_placement' (FLW-8000)
Information: Time: 2023-05-17 15:52:25 / Session: 0.37 hr / Command: 0.00 hr / Memory: 659 MB (FLW-8100)
Information: Using Physical DB scale 10000
Information: Legalizing 368 cells with default moveable distance 0.0, and 49818 out of total 50186 cells will remain unchanged during legalization
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Site master "unit" has both X-Symmetry and Y-Symmetry.Usually, this may not be correct, and may cause the legalization to fail. (LGL-025)
Information: Using "Y-Symmetry" for site master "unit" in legalization because this is a horizontal design. (LGL-026)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1

NPLDRC: Using a 8x8 grid for PG structure analysis
NPLDRC: Filter 32.40% (1327/4096) blocked grids
Scanning PG objects...
PG hash cached 2 nets; 69 viaBoxes; 0 viaMatrixRefs; 0 patterns; 0 extensions.
PG scanned 817 shapes (494 on M2); 73959 vias (12754 on M2); 199 under straps (199 on M7); 20652 staples; 0 tall vias; 1470 base straps.
PG scan complete.  Hash key = b1b3e744399ba933
Expand check halo by 0.1520 x 0.1520
Information: Analyzing PG structure for 10 layers using 1 cores. (NPLDRC-001)
Loading layer MRDL:
Loading layer M9:
Loading layer M8:
Loading layer M7:
Loading layer M6:
Loading layer M5:
Loading layer M4:
Loading layer M3:
Loading layer M2:
Loading layer M1:
Formatting 61827 sectors on layer M1:
Layer M1: 20612 straps, 41215 other, 0 preroute
Layer M1: 14 secDefs  61827 sectors (0 empty)
Formatting 42738 sectors on layer M2:
Layer M2: 20959 straps, 21779 other, 0 preroute
Layer M2: 103 secDefs  42738 sectors (0 empty)
Formatting 9271 sectors on layer M3:
Layer M3: 0 straps, 9271 other, 0 preroute
Layer M3: 158 secDefs  9271 sectors (0 empty)
Formatting 13060 sectors on layer M4:
Layer M4: 0 straps, 13060 other, 0 preroute
Layer M4: 35 secDefs  13060 sectors (0 empty)
Formatting 9271 sectors on layer M5:
Layer M5: 0 straps, 9271 other, 0 preroute
Layer M5: 91 secDefs  9271 sectors (0 empty)
Formatting 12754 sectors on layer M6:
Layer M6: 0 straps, 12754 other, 0 preroute
Layer M6: 218 secDefs  12754 sectors (0 empty)
Formatting 1731 sectors on layer M7:
Layer M7: 928 straps, 803 other, 0 preroute
Layer M7: 237 secDefs  1731 sectors (0 empty)
Formatting 18949 sectors on layer M8:
Layer M8: 9533 straps, 9416 other, 0 preroute
Layer M8: 156 secDefs  18949 sectors (0 empty)
Formatting 0 sectors on layer M9:
Layer M9: 0 straps, 0 other, 0 preroute
Layer M9: 0 secDefs  0 sectors (0 empty)
Formatting 0 sectors on layer MRDL:
Layer MRDL: 0 straps, 0 other, 0 preroute
Layer MRDL: 0 secDefs  0 sectors (0 empty)

Warning: Cannot save PG structure analysis in block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute PG data. (PDC-017)

NPLDRC Sector Array Stats:
Num Sectors: 169601
Num SecDefs:  1012

Connection checks for layer M2: blocked_pin pin_access_default track_none pin_extend0
Connection checks for layer M3: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M4: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M5: blocked_pin pin_access_default track_none pin_extend1

NPLDRC app_option (user set) values:
---------------------------------------


---------------------------------------

Legalizing Top Level Design ORCA_TOP ... 
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.6900 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 204 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      799101        50146        Yes DEFAULT_VA

Warning: max_legality_failures=5000 ignored.
        To use it, set limit_legality_checks to true.
Warning: max_legality_check_range=500 ignored.
        To use it, set limit_legality_checks to true.
Warning: standard cell I_SDRAM_TOP/I_SDRAM_IF/U6936 is fixed but not placed on rows. All advanced rules will be ignored for this cell.
Warning: standard cell I_SDRAM_TOP/I_SDRAM_IF/U7228 is fixed but not placed on rows. All advanced rules will be ignored for this cell.
Warning: standard cell I_SDRAM_TOP/I_SDRAM_IF/U8252 is fixed but not placed on rows. All advanced rules will be ignored for this cell.
Warning: standard cell I_SDRAM_TOP/I_SDRAM_IF/U9026 is fixed but not placed on rows. All advanced rules will be ignored for this cell.
Warning: standard cell I_SDRAM_TOP/I_SDRAM_IF/U9052 is fixed but not placed on rows. All advanced rules will be ignored for this cell.
Warning: standard cell I_SDRAM_TOP/I_SDRAM_IF/U9168 is fixed but not placed on rows. All advanced rules will be ignored for this cell.
Warning: standard cell I_SDRAM_TOP/I_SDRAM_IF/U9171 is fixed but not placed on rows. All advanced rules will be ignored for this cell.
Warning: standard cell I_SDRAM_TOP/I_SDRAM_IF/U9226 is fixed but not placed on rows. All advanced rules will be ignored for this cell.
Warning: standard cell I_SDRAM_TOP/I_SDRAM_IF/U9256 is fixed but not placed on rows. All advanced rules will be ignored for this cell.
Warning: standard cell I_SDRAM_TOP/I_SDRAM_IF/U9313 is fixed but not placed on rows. All advanced rules will be ignored for this cell.
...
Warning: 45560 standard cells were fixed but not placed on rows. All advanced rules will be ignored for those cells.
Starting legalizer.
Warning: Many cells are placed far from legal locations. When the cells
        are simply snapped to their nearest legal location, the
        displacements are:
            Average displacement:   15.610 um (9.34 rows)
            Max Displacement:       70.739 um (42.31 rows)
            Number of cells moved: 368 (out of 368 cells)

Writing GIF plot to file './legalizer_debug_plots/ORCA_TOP_SITE_unit.003-0001-nearest_legal_locations.gif'.
Warning: The following cells were placed more than 5 rows (8.360 um)
        from legal locations:
  Cell: I_SDRAM_TOP/sram_fixcell_115 (NBUFFX16_LVT)
    Input Location: (942.577 12.183)
    Legal Location: (871.840 11.672)
    Displacement to legal location: 70.739 um (42.31 rows)
    Optimization Step: unknown
  Cell: I_SDRAM_TOP/sram_fixcell_119 (NBUFFX16_LVT)
    Input Location: (941.209 12.183)
    Legal Location: (871.840 11.672)
    Displacement to legal location: 69.371 um (41.49 rows)
    Optimization Step: unknown
  Cell: I_SDRAM_TOP/sram_fixcell_111 (NBUFFX16_LVT)
    Input Location: (939.841 12.183)
    Legal Location: (871.840 11.672)
    Displacement to legal location: 68.003 um (40.67 rows)
    Optimization Step: unknown
  Cell: I_SDRAM_TOP/sram_fixcell_124 (NBUFFX16_LVT)
    Input Location: (938.473 12.183)
    Legal Location: (871.840 11.672)
    Displacement to legal location: 66.635 um (39.85 rows)
    Optimization Step: unknown
  Cell: I_SDRAM_TOP/sram_fixcell_118 (NBUFFX16_LVT)
    Input Location: (937.105 12.183)
    Legal Location: (871.840 11.672)
    Displacement to legal location: 65.267 um (39.04 rows)
    Optimization Step: unknown
  Cell: I_SDRAM_TOP/sram_fixcell_117 (NBUFFX16_LVT)
    Input Location: (935.737 12.183)
    Legal Location: (871.840 11.672)
    Displacement to legal location: 63.899 um (38.22 rows)
    Optimization Step: unknown
  Cell: I_SDRAM_TOP/sram_fixcell_110 (NBUFFX16_LVT)
    Input Location: (934.369 12.183)
    Legal Location: (871.840 11.672)
    Displacement to legal location: 62.531 um (37.40 rows)
    Optimization Step: unknown
  Cell: I_SDRAM_TOP/sram_fixcell_109 (NBUFFX16_LVT)
    Input Location: (933.001 12.183)
    Legal Location: (871.840 11.672)
    Displacement to legal location: 61.163 um (36.58 rows)
    Optimization Step: unknown
  Cell: I_SDRAM_TOP/sram_fixcell_120 (NBUFFX16_LVT)
    Input Location: (931.633 12.183)
    Legal Location: (871.840 11.672)
    Displacement to legal location: 59.795 um (35.76 rows)
    Optimization Step: unknown
  Cell: I_SDRAM_TOP/sram_fixcell_103 (NBUFFX16_LVT)
    Input Location: (930.265 12.183)
    Legal Location: (871.840 11.672)
    Displacement to legal location: 58.427 um (34.94 rows)
    Optimization Step: unknown
There were 26 more cells with legal displacements larger than 5 rows.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)

Warning: Found cells with large displacements during legalization. If the
    cells with large displacements are timing critical these displacements
    may cause problems. Please see the following plots for details.

    The 'max_displacements' plot shows the design with blockages in green
    and the legalized cells with the largest displacements drawn
    with red displacement vectors.

    The 'colored_displacements' plot shows the design with blockages in green
    and with placed cells colored according to their displacements.
    The mapping of colors to displacements can be seen in the
    legend in the lower right.

    Done Exclusive Bound 'DEFAULT_VA' (2/2) (12 sec)

Warning: Found cells with large displacements during legalization. If the
    cells with large displacements are timing critical these displacements
    may cause problems. Please see the following plots for details.

    The 'max_displacements' plot shows the design with blockages in green
    and the legalized cells with the largest displacements drawn
    with red displacement vectors.

    The 'colored_displacements' plot shows the design with blockages in green
    and with placed cells colored according to their displacements.
    The mapping of colors to displacements can be seen in the
    legend in the lower right.

Writing GIF plot to file './legalizer_debug_plots/ORCA_TOP_SITE_unit.003-0002-max_displacements.gif'.
Writing GIF plot to file './legalizer_debug_plots/ORCA_TOP_SITE_unit.003-0003-colored_displacements.gif'.
Legalization complete (20 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                  50146
number of references:               204
number of site rows:                478
number of locations attempted:    16033
number of locations failed:        3845  (24.0%)

Legality of references at locations:
1 references had failures.

Worst 1 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
   368      11234      2144 ( 19.1%)       4799      1701 ( 35.4%)  NBUFFX16_LVT

Worst 1 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
   368      11234      2144 ( 19.1%)       4799      1701 ( 35.4%)  NBUFFX16_LVT

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:         368 (8832 total sites)
avg row height over cells:        1.672 um
rms cell displacement:           16.546 um ( 9.90 row height)
rms weighted cell displacement:  16.546 um ( 9.90 row height)
max cell displacement:           73.050 um (43.69 row height)
avg cell displacement:            7.737 um ( 4.63 row height)
avg weighted cell displacement:   7.737 um ( 4.63 row height)
number of cells moved:              368
number of large displacements:       87
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: I_SDRAM_TOP/sram_fixcell_119 (NBUFFX16_LVT)
  Input location: (941.209,12.183)
  Legal location: (871.84,35.08)
  Displacement:  73.050 um (43.69 row height)
Cell: I_SDRAM_TOP/sram_fixcell_115 (NBUFFX16_LVT)
  Input location: (942.577,12.183)
  Legal location: (871.84,20.032)
  Displacement:  71.171 um (42.57 row height)
Cell: I_SDRAM_TOP/sram_fixcell_124 (NBUFFX16_LVT)
  Input location: (938.473,12.183)
  Legal location: (871.84,36.752)
  Displacement:  71.018 um (42.48 row height)
Cell: I_SDRAM_TOP/sram_fixcell_111 (NBUFFX16_LVT)
  Input location: (939.841,12.183)
  Legal location: (871.84,28.392)
  Displacement:  69.906 um (41.81 row height)
Cell: I_SDRAM_TOP/sram_fixcell_117 (NBUFFX16_LVT)
  Input location: (935.737,12.183)
  Legal location: (871.84,33.408)
  Displacement:  67.330 um (40.27 row height)
Cell: I_SDRAM_TOP/sram_fixcell_118 (NBUFFX16_LVT)
  Input location: (937.105,12.183)
  Legal location: (871.84,23.376)
  Displacement:  66.218 um (39.60 row height)
Cell: I_SDRAM_TOP/sram_fixcell_110 (NBUFFX16_LVT)
  Input location: (934.369,12.183)
  Legal location: (871.84,15.016)
  Displacement:  62.593 um (37.44 row height)
Cell: I_SDRAM_TOP/sram_fixcell_109 (NBUFFX16_LVT)
  Input location: (933.001,12.183)
  Legal location: (871.84,21.704)
  Displacement:  61.898 um (37.02 row height)
Cell: I_SDRAM_TOP/sram_fixcell_103 (NBUFFX16_LVT)
  Input location: (930.265,12.183)
  Legal location: (871.84,31.736)
  Displacement:  61.610 um (36.85 row height)
Cell: I_SDRAM_TOP/sram_fixcell_120 (NBUFFX16_LVT)
  Input location: (931.633,12.183)
  Legal location: (871.84,11.672)
  Displacement:  59.795 um (35.76 row height)

Warning: Cannot save Place cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Access cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Pin Status cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save ViaLadder cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
NPLDRC Place Cache: unique cache elements 3722
NPLDRC Place Cache: hit rate  74.9%  (3722 / 14826)
NPLDRC Access Cache: unique cache elements 4955
NPLDRC Access Cache: hit rate  67.8%  (4955 / 15401)
Legalization succeeded.
Total Legalizer CPU: 27.769
Total Legalizer Wall Time: 27.456
----------------------------------------------------------------
Information: Ending 'legalize_placement' (FLW-8001)
Information: Time: 2023-05-17 15:52:53 / Session: 0.37 hr / Command: 0.01 hr / Memory: 659 MB (FLW-8100)
1
# we want this cell to always be here, but can be resized.
set_size_only $bufs true
1
# if it is resized, we want it to be legalized.  But not moved far.
set_placement_status legalize_only $bufs
1
READING SCANDEF
Information: Loading DEF file '/home/ramadugu/common/Documents/asicTWO/final_prj-team_10-master/syn/outputs/ORCA_TOP.dct.scan.def' (FILE-007)
Information: Reading 'VERSION' statement. (DEFR-016)
Warning: Ignoring unsupported 'NAMESCASESENSITIVE' statement. (DEFR-015)
Information: Reading 'DIVIDERCHAR' statement. (DEFR-016)
Information: Reading 'BUSBITCHARS' statement. (DEFR-016)
Information: Reading 'DESIGN' statement. (DEFR-016)
Information: Reading 'SCANCHAINS' section. (DEFR-016)
--------------------------------
Number of Ignored DEF Constructs
--------------------------------
NAMESCASESENSITIVE             : 1
---------------------------------------
Number of Processed/Read DEF Constructs
---------------------------------------
VERSION                        : 1/1
DIVIDERCHAR                    : 1/1
BUSBITCHARS                    : 1/1
DESIGN                         : 1/1
SCANCHAINS                     : 5/5
FINISHED READING SCANDEF
Information: Power intent has been successfully committed. (UPF-072)
Information: Related supplies are not explicitly specified on 241 port(s) and primary supplies (VDD, VSS) of top power domain will be assumed as the related supply. (UPF-467)
Information: Total 0 isolation cell(s) in the design. (MV-021)
Information: Total 96 level shifter cell(s) in the design. (MV-021)
Information: Total 96 out of 96 level shifter cells have been associated with level shifter strategy(s). (MV-081)
Information: Total 0 enable level shifter cell(s) in the design. (MV-021)
Information: Total 0 repeater cell(s) in the design. (MV-021)
Information: Total 0 retention cell(s) in the design. (MV-021)
Information: Total 0 power switch cell(s) in the design. (MV-021)
Information: Total 0 netlist change(s) have been made to resolve conflicts between power intent and PG netlist. (UPF-073)
1
######## STARTING PLACE #################
Information: Starting 'place_opt' (FLW-8000)
Information: Time: 2023-05-17 15:52:54 / Session: 0.38 hr / Command: 0.00 hr / Memory: 659 MB (FLW-8100)
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.6800 seconds to build cellmap data
Warning: Corner Cmin:  0 process number, 0 process label, 2 voltage, and 0 temperature mismatches. (PVT-030)
Warning: 36 cells affected for early, 36 for late. (PVT-031)
Warning: 0 port driving_cells affected for early, 0 for late. (PVT-034)
Warning: Corner Cmax:  0 process number, 0 process label, 2 voltage, and 0 temperature mismatches. (PVT-030)
Warning: 36 cells affected for early, 36 for late. (PVT-031)
Warning: 0 port driving_cells affected for early, 0 for late. (PVT-034)
Warning: the app option 'time.si_enable_analysis' should not be set to be true in pre-route stage, enforce it to be false temporarily. (OPT-215)
INFO: disable CRPR-based timing. 
Information: The stitching and editing of coupling caps is turned OFF for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Design Average RC for design ORCA_TOP  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.082646 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.099796 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (10098560 8092160)
Number of VARs = 2
Number of unique PDs = 2
Number of Power Domains = 2
Number of Voltage Areas = 2
Number of supply Nets = 3
Number of used supplies = 0
Blocked VAs: 
INFO: auto-mv setup started.
Information: Estimating clock gate latencies for scenario 'func_worst'. (OPT-909)
Information: Estimating clock gate latencies for scenario 'func_best'. (OPT-909)
Information: Estimating clock gate latencies for scenario 'test_worst'. (OPT-909)
Information: Estimating clock gate latencies for scenario 'test_best'. (OPT-909)

Information: Starting place_opt / initial_place (FLW-8000)
Information: Time: 2023-05-17 15:53:08 / Session: 0.38 hr / Command: 0.00 hr / Memory: 1066 MB (FLW-8100)

Information: Starting place_opt / initial_place / Initial Placement (FLW-8000)
Information: Time: 2023-05-17 15:53:08 / Session: 0.38 hr / Command: 0.00 hr / Memory: 1066 MB (FLW-8100)
Running merge clock gates
************************************************************
* CTS STEP: Clock Gate Merging
************************************************************
Setting for clock gate merging......
Setting all modes active.
Information: CTS will work on the following scenarios. (CTS-101)
   func_worst   (Mode: func; Corner: Cmax)
   func_best    (Mode: func; Corner: Cmin)
   test_worst   (Mode: test; Corner: Cmax)
   test_best    (Mode: test; Corner: Cmin)
Information: CTS will work on all clocks in active scenarios, including 7 master clocks and 6 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00fF
   Power       : 1.00pW
Information: Clock derating is disabled

CTS related app options set by user:
   No CTS related app option is set.

Collecting ICGs in clock trees......

Searching for equivalent ICGs......

Merging equivalent ICGs......

Clearing settings of clock gate merging......
Clearing enable all modes setting.

Information: Total 0 ICGs are not considered in merging for reasons: don't touch - 0; fixed - 0; other reasons - 0. (CTS-124)
 - message 'CTS-125' limit is (10).

Information: Total 29 ICGs are unique in the design. (CTS-126)
Information: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch: reason - unique (CTS-127)
Information: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch: reason - unique (CTS-127)
Information: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch: reason - unique (CTS-127)
Information: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch: reason - unique (CTS-127)
Information: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch: reason - unique (CTS-127)
Information: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch: reason - unique (CTS-127)
Information: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch: reason - unique (CTS-127)
Information: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch: reason - unique (CTS-127)
Information: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch: reason - unique (CTS-127)
Information: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch: reason - unique (CTS-127)
 - message 'CTS-127' limit is (10).

************************************************************
* CTS STEP: Summary
************************************************************
merge_clock_gates Statistics: Total
    ICG                       31
    Merged                    2
    Survived                  1
    Removed                   1
    Skipped                   29
      Unique                  29
    ICG at the end            30

Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (10098560 8092160)
Number of VARs = 2
Number of unique PDs = 2
Number of Power Domains = 2
Number of Voltage Areas = 2
Number of supply Nets = 3
Number of used supplies = 0
Blocked VAs: 
INFO: auto-mv setup started.
INFO: sweep stats: 0 gates / 0 nets gobbled, 0 gates (0 seq) simplified
Running initial placement
----------------------------------------------------------------
running create_placement
Information: The RC mode used is VR for design 'ORCA_TOP'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 48564, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 368, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 683. (TIM-112)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     enabled
Advanced Receiver Model:                   disabled
************************************************************
ORB: timingScenario func_worst timingCorner Cmax
INFO: Using corner Cmin for worst leakage corner
ORB: Nominal = 0.071162  Design MT = inf  Target = 0.321466 (4.517 nominal)  MaxRC = 0.200556
Info: embedded eLpp will optimize for scenario func_worst
Info: embedded eLpp will optimize for scenario func_best
Info: embedded eLpp will optimize for scenario test_worst
Info: embedded eLpp will optimize for scenario test_best
Information: Doing activity propagation for mode 'func' and corner 'Cmax' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func_worst (POW-052)
Scenario func_worst, iteration 1: expecting at least 5
Scenario func_worst, iteration 2: expecting at least 6
Scenario func_worst, iteration 3: expecting at least 7
Scenario func_worst, iteration 4: expecting at least 7
Scenario func_worst, iteration 5: expecting at least 7
Scenario func_worst, iteration 6: expecting at least 7
Scenario func_worst, iteration 7: expecting at least 7
Information: Setting the total toggle rate for net 'n606' to 0.0 since probability has been set as '0.000000'. (POW-035)
Information: Setting the total toggle rate for net 'n205' to 0.0 since probability has been set as '1.000000'. (POW-035)
Information: Setting the total toggle rate for net 'n668' to 0.0 since probability has been set as '0.000000'. (POW-035)
Information: Setting the total toggle rate for net 'n624' to 0.0 since probability has been set as '1.000000'. (POW-035)
Information: Setting the total toggle rate for net 'n696' to 0.0 since probability has been set as '1.000000'. (POW-035)
Information: Setting the total toggle rate for net 'n607' to 0.0 since probability has been set as '0.000000'. (POW-035)
Information: Setting the total toggle rate for net 'n200' to 0.0 since probability has been set as '1.000000'. (POW-035)
Information: Setting the total toggle rate for net 'n555' to 0.0 since probability has been set as '1.000000'. (POW-035)
Information: Setting the total toggle rate for net 'n188' to 0.0 since probability has been set as '0.000000'. (POW-035)
Information: Setting the total toggle rate for net 'n1456' to 0.0 since probability has been set as '1.000000'. (POW-035)
Note - message 'POW-035' limit (10) exceeded. Remainder will be suppressed.
Information: Propagated activity on scenario func_best identical to that on func_worst (POW-006)
Information: Doing activity propagation for mode 'test' and corner 'Cmin' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario test_best (POW-052)
Scenario test_best, iteration 1: expecting at least 5
Scenario test_best, iteration 2: expecting at least 6
Scenario test_best, iteration 3: expecting at least 6
Scenario test_best, iteration 4: expecting at least 6
Scenario test_best, iteration 5: expecting at least 6
Scenario test_best, iteration 6: expecting at least 6
Scenario test_best, iteration 7: expecting at least 7
Scenario test_best, iteration 8: expecting at least 8
Scenario test_best, iteration 9: expecting at least 9
Scenario test_best, iteration 10: expecting at least 10
Scenario test_best, iteration 11: expecting at least 11
Scenario test_best, iteration 12: expecting at least 12
Scenario test_best, iteration 13: expecting at least 13
Scenario test_best, iteration 14: expecting at least 14
Scenario test_best, iteration 15: expecting at least 15
Scenario test_best, iteration 16: expecting at least 16
Scenario test_best, iteration 17: expecting at least 17
Scenario test_best, iteration 18: expecting at least 18
Information: Propagated activity on scenario test_worst identical to that on test_best (POW-006)
Info: e-eLpp used with low effort

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: true                
Seed locs:                     false               
Incremental:                   false               
Congestion:                    false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :        true                

Start transferring placement data.
****** eLpp weights (embedded)
Number of nets: 48564, of which 48459 non-clock nets
Number of nets with 0 toggle rate: 7603
Max toggle rate = 0.833333, average toggle rate = 0.00172437
Max non-clock toggle rate = 0.416667
Weight range = (0, 483.27)
*** 230 nets are filtered out
****** Net weight report ******
Weights included: eLpp  PreEffort  
Number of nets: 48564
Amt power = 0.1
Weight range: (0.9, 20)
Information: Automatic repeater spreading is enabled.
Restructuring in 64 hierarchies
CGRW: importing permutable pins & pairs, size 8 and above
Information: Automatic timing control is enabled.
Using worst RC corner 'Cmax' for buffer aware analysis.
DTDP placement: scenario=func_worst
Information: Adding extra scenario test_worst.
Information: The net parasitics of block ORCA_TOP are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Automatic density control has selected the following settings: max_density 0.60, congestion_driven_max_util 0.87. (PLACE-027)
Creating placement from scratch.
coarse place 0% done.
Selected 920 sequential cells for slack balancing.
coarse place 9% done.
coarse place 18% done.
coarse place 27% done.
coarse place 36% done.
coarse place 45% done.
coarse place 55% done.
coarse place 64% done.
coarse place 73% done.
coarse place 82% done.
coarse place 91% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 1.54802e+10
Information: Estimating clock gate latencies for scenario 'func_worst'. (OPT-909)
Information: Estimating clock gate latencies for scenario 'func_best'. (OPT-909)
Information: Estimating clock gate latencies for scenario 'test_worst'. (OPT-909)
Information: Estimating clock gate latencies for scenario 'test_best'. (OPT-909)
START_CMD: optimize_dft        CPU:    572 s ( 0.16 hr) ELAPSE:   1624 s ( 0.45 hr) MEM-PEAK:  1477 Mb Wed May 17 15:57:28 2023

  Total PARTITION group count: 5
  Total SCANCHAINS checked: 5
  VALIDATED :  5
  FAILED    :  0

DFT: repartition_method: physical_aware
DFT: reordering_method: physical_aware
Running DFT optimization using 1 thread(s)
Information: Switching output filtering off (MSG-3401)
Information: Switching output filtering on (MSG-3401)
DFT: pre-opt  wirelength: 144969
DFT: post-opt wirelength: 50802
DFT: post-opt wirelength difference: -94167 (ratio: -64.956364 %)

  Total PARTITION group count: 5
  Total SCANCHAINS checked: 5
  VALIDATED :  5
  FAILED    :  0

END_CMD: optimize_dft          CPU:    574 s ( 0.16 hr) ELAPSE:   1626 s ( 0.45 hr) MEM-PEAK:  1477 Mb Wed May 17 15:57:30 2023
----------------------------------------------------------------
Information: Ending place_opt / initial_place / Initial Placement (FLW-8001)
Information: Time: 2023-05-17 15:57:30 / Session: 0.45 hr / Command: 0.08 hr / Memory: 1477 MB (FLW-8100)

Information: Ending place_opt / initial_place (FLW-8001)
Information: Time: 2023-05-17 15:57:30 / Session: 0.45 hr / Command: 0.08 hr / Memory: 1477 MB (FLW-8100)

Information: Starting place_opt / initial_drc (FLW-8000)
Information: Time: 2023-05-17 15:57:30 / Session: 0.45 hr / Command: 0.08 hr / Memory: 1477 MB (FLW-8100)

Information: Starting place_opt / initial_drc / High Fanout Synthesis (FLW-8000)
Information: Time: 2023-05-17 15:57:30 / Session: 0.45 hr / Command: 0.08 hr / Memory: 1477 MB (FLW-8100)
Running initial HFS and DRC step.
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1700 seconds to build cellmap data
Total 1.3300 seconds to load 50106 cell instances into cellmap, 45519 cells are off site row
Moveable cells: 45888; Application fixed cells: 0; Macro cells: 0; User fixed cells: 4218
Average cell width 1.9632, cell height 1.6733, cell area 3.2864 for total 45888 placed and application fixed cells
Information: Current block utilization is '0.26760', effective utilization is '0.27855'. (OPT-055)
Information: The stitching and editing of coupling caps is turned OFF for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Design Average RC for design ORCA_TOP  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.084042 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.102098 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'ORCA_TOP'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 48494, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 48491, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 683. (TIM-112)

    Scenario func_worst  WNS = 11.849369, TNS = 2366.920460, NVP = 2468
    Scenario test_worst  WNS = 11.849369, TNS = 278.205443, NVP = 104

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:27:31    11.849  2374.929 3.879e+05   399.428 19305.418      2741      4827         0     0.000      1477 

APSINFO: No multi-Vth libcells found, turning off percentage LVT optimization flow

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%
INFO: sweep stats: 31 gates / 385 nets gobbled, 0 gates (0 seq) simplified
Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%

    Scenario func_worst  WNS = 11.849369, TNS = 2366.920460, NVP = 2468
    Scenario test_worst  WNS = 11.849369, TNS = 278.205443, NVP = 104

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:27:55    11.849  2374.929 3.879e+05   399.413 19304.486      2742      4796         0     0.000      1795 


    Scenario func_worst  WNS = 11.849369, TNS = 2366.920460, NVP = 2468
    Scenario func_best  WNS = invalid, TNS = invalid (DRC only), NVP = 0
    Scenario test_worst  WNS = 11.849369, TNS = 278.205443, NVP = 104
    Scenario test_best  WNS = invalid, TNS = invalid (DRC only), NVP = 0
    Scenario func_best  WNHS = 0.163976, TNHS = 4.724037, NHVP = 32
    Scenario test_best  WNHS = 0.163976, TNHS = 4.724037, NHVP = 32

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK     MIN DELAY 
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY       COST   
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- -----------
      0:28:04    11.849  2374.929 3.879e+05   399.412 19647.104      2742      4796         0     0.000      1808    -0.164

ORB: timingScenario func_worst timingCorner Cmax
INFO: Using corner Cmin for worst leakage corner
ORB: Nominal = 0.071162  Design MT = inf  Target = 0.321466 (4.517 nominal)  MaxRC = 0.200556
Collecting Drivers ...  
Design max_transition = inf
Design max_capacitance = inf
Information: Pin sdram_clk is on clock network. Skipping. (OPT-067)
Information: Pin sys_2x_clk is on clock network. Skipping. (OPT-067)
Information: Pin I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_DATA_PATH_clk_gate_PSWL_Carry_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin ate_clk is on clock network. Skipping. (OPT-067)
Information: Pin I_CONTEXT_MEM/clk_gate_ram_write_addr_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_CONTEXT_MEM/clk_gate_ram_read_addr_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin pclk is on clock network. Skipping. (OPT-067)
Information: Pin I_CLOCKING/occ_int1/U1/Y is on clock network. Skipping. (OPT-067)
Information: Pin occ_int2/U2/Y is on clock network. Skipping. (OPT-067)
Information: Pin I_CLOCKING/sys_clk_in_reg/Q is on clock network. Skipping. (OPT-067)
Information: Pin I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_CLOCKING/occ_int1/slow_clk_clkgt/u_icg/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin U194/Y is on clock network. Skipping. (OPT-067)
Information: Pin occ_int2/fast_clk_0_clkgt/u_icg/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin occ_int2/slow_clk_0_clkgt/u_icg/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin occ_int2/fast_clk_1_clkgt/u_icg/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin occ_int2/slow_clk_1_clkgt/u_icg/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin occ_int2/fast_clk_2_clkgt/u_icg/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin occ_int2/slow_clk_2_clkgt/u_icg/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin occ_int2/U3/Y is on clock network. Skipping. (OPT-067)
Information: Pin occ_int2/U1/Y is on clock network. Skipping. (OPT-067)
Information: Pin I_BLENDER_1/clk_gate_rem_green_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin sdram_clk is on clock network. Skipping. (OPT-067)
Information: Pin sys_2x_clk is on clock network. Skipping. (OPT-067)
Information: Pin occ_int2/slow_clk_0_clkgt/u_icg/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin ate_clk is on clock network. Skipping. (OPT-067)
Information: Pin pclk is on clock network. Skipping. (OPT-067)
Information: Pin I_BLENDER_1/clk_gate_rem_green_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin occ_int2/U2/Y is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_DATA_PATH_clk_gate_PSWL_Carry_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_CONTEXT_MEM/clk_gate_ram_write_addr_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_CONTEXT_MEM/clk_gate_ram_read_addr_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin occ_int2/U3/Y is on clock network. Skipping. (OPT-067)
Information: Pin I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin occ_int2/U1/Y is on clock network. Skipping. (OPT-067)
Information: Pin I_CLOCKING/occ_int1/U1/Y is on clock network. Skipping. (OPT-067)
Information: Pin I_CLOCKING/occ_int1/slow_clk_clkgt/u_icg/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_CLOCKING/sys_clk_in_reg/Q is on clock network. Skipping. (OPT-067)
Information: Pin I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin occ_int2/slow_clk_2_clkgt/u_icg/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin occ_int2/slow_clk_1_clkgt/u_icg/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin occ_int2/fast_clk_2_clkgt/u_icg/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin occ_int2/fast_clk_1_clkgt/u_icg/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin occ_int2/fast_clk_0_clkgt/u_icg/GCLK is on clock network. Skipping. (OPT-067)
Found 1321 buffer-tree drivers
Core Area = 50 X 41 ()

Roi-HfsDrc SN: 1798569713 435980330 (1684.820557)

Processing Buffer Trees  (ROI) ... 

    [133]  10% ...
    [266]  20% ...
    [399]  30% ...
    [532]  40% ...
    [665]  50% ...
    [798]  60% ...
    [931]  70% ...
    [1064]  80% ...
    [1197]  90% ...
    [1321] 100%  Done

                  Deleted        Added
------------ ------------ ------------
    Buffers:         1464          693
  Inverters:         1073         1390
------------ ------------ ------------
      Total:         2537         2083
------------ ------------ ------------

Number of Drivers Sized: 305 [23.09%]
                      P: 246 [18.62%]
                      N: 59 [4.47%]

Zbuf-RUNTIME (Hr:Min:Sec)  CPU 0 hr : 1 min : 15.66 sec ELAPSE 0 hr : 1 min : 15.00 sec
Zbuf-RUNTIME         (Min) CPU 1 min ELAPSE 1 min
ZBuf-MEM(max-mem) total 2118328 K / inuse 1958664 K
Information: The net parasitics of block ORCA_TOP are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Design Average RC for design ORCA_TOP  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.083981 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.101926 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'ORCA_TOP'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 48041, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 48038, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 671. (TIM-112)

    Scenario func_worst  WNS = 1.837887, TNS = 209.878494, NVP = 503
    Scenario test_worst  WNS = 3.190699, TNS = 8.007959, NVP = 4

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:29:35     3.191   217.886 3.908e+05    46.731 15389.802      1971      5113         0     0.000      2068 


    Scenario func_worst  WNS = 1.837887, TNS = 209.878494, NVP = 503
    Scenario test_worst  WNS = 3.190699, TNS = 8.007959, NVP = 4

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:29:36     3.191   217.886 3.908e+05    46.731 15389.802      1971      5113         0     0.000      2068 

Information: Ending place_opt / initial_drc / High Fanout Synthesis (FLW-8001)
Information: Time: 2023-05-17 16:00:00 / Session: 0.49 hr / Command: 0.12 hr / Memory: 2069 MB (FLW-8100)

Information: Ending place_opt / initial_drc (FLW-8001)
Information: Time: 2023-05-17 16:00:00 / Session: 0.49 hr / Command: 0.12 hr / Memory: 2069 MB (FLW-8100)

Information: Starting place_opt / initial_opto (FLW-8000)
Information: Time: 2023-05-17 16:00:00 / Session: 0.49 hr / Command: 0.12 hr / Memory: 2069 MB (FLW-8100)

Information: Starting place_opt / initial_opto / Optimization (FLW-8000)
Information: Time: 2023-05-17 16:00:00 / Session: 0.49 hr / Command: 0.12 hr / Memory: 2069 MB (FLW-8100)

Information: The net parasitics of block ORCA_TOP are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Design Average RC for design ORCA_TOP  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.083981 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.101926 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (10098560 8092160)
Number of VARs = 2
Number of unique PDs = 2
Number of Power Domains = 2
Number of Voltage Areas = 2
Number of supply Nets = 3
Number of used supplies = 0
Blocked VAs: 
INFO: auto-mv setup started.
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1900 seconds to build cellmap data
Total 1.5300 seconds to load 49622 cell instances into cellmap, 42951 cells are off site row
Moveable cells: 45404; Application fixed cells: 0; Macro cells: 0; User fixed cells: 4218
Average cell width 2.0222, cell height 1.6733, cell area 3.3850 for total 45404 placed and application fixed cells
Information: Current block utilization is '0.27280', effective utilization is '0.28371'. (OPT-055)
Information: The RC mode used is VR for design 'ORCA_TOP'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 48041, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 48038, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 671. (TIM-112)

    Scenario func_worst  WNS = 1.837543, TNS = 209.869186, NVP = 502
    Scenario func_best  WNS = invalid, TNS = invalid (DRC only), NVP = 0
    Scenario test_worst  WNS = 3.190454, TNS = 8.006886, NVP = 4
    Scenario test_best  WNS = invalid, TNS = invalid (DRC only), NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:29:59     3.190   217.876 3.908e+05    46.726 15616.165      1971      5113         0     0.000      2068 

Running initial optimization step.
Place-opt command begin                   CPU:   728 s (  0.20 hr )  ELAPSE:  1802 s (  0.50 hr )  MEM-PEAK:  2068 MB

Place-opt timing update complete          CPU:   729 s (  0.20 hr )  ELAPSE:  1802 s (  0.50 hr )  MEM-PEAK:  2068 MB

Place-opt initial QoR
_____________________
Scenario Mapping Table
1: func_worst
2: func_best
3: test_worst
4: test_best

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: PCI_CLK
8: v_PCI_CLK
9: SYS_2x_CLK
10: SYS_CLK
11: SDRAM_CLK
12: v_SDRAM_CLK
13: SD_DDR_CLK
14: SD_DDR_CLKn
15: ate_clk

-----------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-----------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000        -          -      -
    1   2   0.0000     0.0000        -          -      -
    1   3   0.0000     0.0000        -          -      -
    1   4   0.0000     0.0000        -          -      -
    1   5   0.0000     0.0000        -          -      -
    1   6   0.0000     0.0000        -          -      -
    1   7   0.6148     8.8562        -          -      -
    1   8   0.0000     0.0000        -          -      -
    1   9   1.8375    55.2953        -          -      -
    1  10   0.9689   135.6111        -          -      -
    1  11   0.4633    10.1067        -          -      -
    1  12   0.0000     0.0000        -          -      -
    1  13   0.0000     0.0000        -          -      -
    1  14   0.0000     0.0000        -          -      -
    3   1   0.0000     0.0000        -          -      -
    3   2   0.0000     0.0000        -          -      -
    3   3   0.0000     0.0000        -          -      -
    3   4   0.0000     0.0000        -          -      -
    3   5   0.0000     0.0000        -          -      -
    3   6   0.0000     0.0000        -          -      -
    3   7   0.4409     0.4409        -          -      -
    3   8   0.0000     0.0000        -          -      -
    3   9   3.1905     3.1905        -          -      -
    3  10   1.9882     1.9882        -          -      -
    3  11   2.3873     2.3873        -          -      -
    3  12   0.0000     0.0000        -          -      -
    3  13   0.0000     0.0000        -          -      -
    3  14   0.0000     0.0000        -          -      -
    3  15   0.0000     0.0000        -          -      -
--------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   1.8375   209.8692 209.8692    502        -          -      -      514    46.7105      917  325746432
    2   *        -          -        -      -        -          -      -      124     2.9626      793 334412611584
    3   *   3.1905     8.0069   8.0069      4        -          -      -      514    46.7257      917  330158272
    4   *        -          -        -      -        -          -      -      124     2.9626      793 341669478400
--------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   3.1905   217.8761 217.8761    506   0.0000     0.0000      0      514    46.7257      921 341669478400    384925.50      45040       1875       5113
--------------------------------------------------------------------------------------------------------------------

Place-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Place-opt initial QoR Summary    3.1905   217.8761 217.8761    506   0.0000     0.0000      0      514      921 341669478400    384925.50      45040
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 1 threads
Design is MV READY with 2 voltage domains.
Place-opt initialization complete         CPU:   785 s (  0.22 hr )  ELAPSE:  1858 s (  0.52 hr )  MEM-PEAK:  2068 MB
Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST        AREA     LEAKAGE     INSTCNT       ELAPSE (hr)  MEM (MB)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)

Place-opt optimization Phase 10 Iter  1       217.88      217.88      0.00      1435       0.385  341669478400.00       45040            0.52      2068

Place-opt optimization Phase 11 Iter  1       217.88      217.88      0.00      1434       0.385  341669478400.00       45040            0.52      2068

Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1400 seconds to build cellmap data
Total 1.2800 seconds to load 49622 cell instances into cellmap, 42951 cells are off site row
Moveable cells: 45404; Application fixed cells: 0; Macro cells: 0; User fixed cells: 4218
Average cell width 2.0222, cell height 1.6733, cell area 3.3850 for total 45404 placed and application fixed cells
Place-opt optimization Phase 12 Iter  1       217.88      217.88      0.00      1434       0.385  341669478400.00       45040            0.52      2068

Place-opt optimization Phase 13 Iter  1       217.16      217.16      0.00      1398       0.383  324647813120.00       45040            0.53      2068

CCL: Total Usage Adjustment : 1
Calling route_global to generate congestion map
Multi-thread GR for layer opto ...
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 3885 
Printing options for 'route.common.*'
common.advance_node_timing_driven_mode                  :        false               
common.aggressive_blockage_via_modeling                 :        false               
common.allow_connection_to_stripe_covered_secondary_pg_pin:      false               
common.allow_pg_as_shield                               :        true                
common.check_and_update_via_regions_by_design_tech_file :        false               
common.check_shield                                     :        true                
common.clock_topology                                   :        normal              
common.color_based_dpt_flow                             :        false               
common.comb_distance                                    :        2                   
common.concurrent_redundant_via_effort_level            :        low                 
common.concurrent_redundant_via_mode                    :        off                 
common.connect_floating_shapes                          :        false               
common.connect_with_pin_width_on_macros                 :        false               
common.connect_within_pins_by_layer_name                :                            
common.continue_with_frozen_global_route                :        false               
common.create_floating_shields                          :        false               
common.create_nets_for_floating_pins_pattern_must_join_via_ladder:       false               
common.crosstalk_effort_level                           :        low                 
common.debug_read_patterned_metal_shapes                :        true                
common.derive_connect_within_pin_via_region             :        false               
common.eco_route_concurrent_redundant_via_effort_level  :        low                 
common.eco_route_concurrent_redundant_via_mode          :        off                 
common.eco_route_fix_existing_drc                       :        true                
common.enable_multi_thread                              :        true                
common.enable_pin_width_connection                      :        false               
common.enable_single_connection_for_var_width           :        true                
common.extra_nonpreferred_direction_wire_cost_multiplier_by_layer_name:                      
common.extra_preferred_direction_wire_cost_multiplier_by_layer_name:                         
common.extra_via_cost_multiplier_by_layer_name          :                            
common.extra_via_off_grid_cost_multiplier_by_layer_name :                            
common.filter_redundant_via_mapping                     :        true                
common.floorplan_aware_hier_va_gr                       :        true                
common.focus_scenario                                   :        none                
common.forbid_new_metal_by_layer_name                   :                            
common.forbid_odd_pitch_jog_by_layer_name               :                            
common.freeze_layer_by_layer_name                       :                            
common.freeze_via_to_frozen_layer_by_layer_name         :                            
common.global_max_layer_mode                            :        soft                
common.global_min_layer_mode                            :        soft                
common.high_resistance_flow                             :        true                
common.ignore_soft_drc_at_final_eco_stage               :        false               
common.ignore_var_spacing_to_blockage                   :        false               
common.ignore_var_spacing_to_pg                         :        false               
common.ignore_var_spacing_to_shield                     :        true                
common.mark_clock_nets_minor_change                     :        true                
common.min_edge_offset_for_macro_pin_connection_by_layer_name:                       
common.min_edge_offset_for_secondary_pg_pin_connection_by_layer_name:                        
common.min_edge_offset_for_top_level_pin_connection_by_layer_name:                           
common.min_max_layer_distance_threshold                 :        0                   
common.min_shield_length_by_layer_name                  :                            
common.ndr_by_delta_voltage                             :        false               
common.net_max_layer_mode                               :        hard                
common.net_max_layer_mode_soft_cost                     :        medium              
common.net_min_layer_mode                               :        soft                
common.net_min_layer_mode_soft_cost                     :        medium              
common.number_of_secondary_pg_pin_connections           :        0                   
common.number_of_vias_over_global_max_layer             :        1                   
common.number_of_vias_over_net_max_layer                :        1                   
common.number_of_vias_under_global_min_layer            :        1                   
common.number_of_vias_under_net_min_layer               :        1                   
common.optimize_for_pin_access                          :        false               
common.pg_shield_distance_threshold                     :        0                   
common.pin_spacing_control_mode                         :        true                
common.post_detail_route_fix_soft_violations            :        false               
common.post_detail_route_redundant_via_insertion        :        off                 
common.post_eco_route_fix_soft_violations               :        false               
common.post_group_route_fix_soft_violations             :        false               
common.post_incremental_detail_route_fix_soft_violations:        false               
common.process_pg_augmentation_shapes                   :        false               
common.rc_driven_setup_effort_level                     :        medium              
common.redundant_via_exclude_weight_group_by_layer_name :                            
common.redundant_via_include_weight_group_by_layer_name :                            
common.reroute_clock_shapes                             :        false               
common.reroute_user_shapes                              :        false               
common.reshield_modified_nets                           :        off                 
common.rotate_default_vias                              :        true                
common.route_soft_rule_effort_level                     :        medium              
common.route_top_boundary_mode                          :        stay_inside         
common.routing_rule_effort_level                        :                            
common.secondary_pg_pin_effort_level                    :        hard                
common.separate_tie_off_from_secondary_pg               :        false               
common.shield_tie_off_max_detail_route_iteration        :        3                   
common.shielding_nets                                   :                            
common.single_connection_to_pins                        :        off                 
common.skip_pg_augmentation_wires_and_vias              :        false               
common.skip_pnet_ignore_shapes                          :        false               
common.soft_rule_weight_to_effort_level_map             :        {low low} {medium medium} {high high}
common.threshold_noise_ratio                            :        0.35                
common.tie_off_mode                                     :        all                 
common.track_auto_fill                                  :        true                
common.track_use_area                                   :        false               
common.track_width_constraint_relaxed_mode              :        0                   
common.treat_all_cover_cells_as_lib_cells_for_routing   :        false               
common.treat_all_scan_nets_as_signal_nets_for_routing   :        false               
common.treat_via_array_as_big_via                       :        false               
common.use_min_shield_length_as_ndr_spacing_length_threshold:    false               
common.use_weighted_secondary_pg_pin_count              :        false               
common.verbose_level                                    :        1                   
common.via_array_mode                                   :        all                 
common.via_ladder_ndr_mode                              :        full                
common.via_ladder_top_layer_overrides_net_min_layer     :        false               
common.via_on_grid_by_layer_name                        :                            
common.virtual_flat                                     :        false               
common.voltage_area_aware                               :        relaxed             
common.weighted_number_of_secondary_pg_pin_connections  :        0                   
common.wide_macro_pin_as_fat_wire                       :        false               
common.wire_on_grid_by_layer_name                       :                            
common.write_instance_via_color                         :        false               

Printing options for 'route.global.*'
global.advance_node_timing_cost_enhancement             :        0                   
global.auto_gcell                                       :        true                
global.bail_out_for_high_congestion                     :        false               
global.cgr_runtime_improvement                          :        true                
global.clock_ndr_enhancement                            :        true                
global.coarse_grid_refinement                           :        true                
global.congestion_consistent_mode                       :        true                
global.connect_pins_outside_routing_corridor            :        true                
global.crosstalk_driven                                 :        false               
global.custom_track_modeling_enhancement                :        false               
global.deterministic                                    :        on                  
global.double_pattern_utilization_by_layer_name         :                            
global.effort_level                                     :        medium              
global.enable_clock_routing_wide_ndr_flow               :        false               
global.exclude_blocked_gcells_from_congestion_report    :        false               
global.export_soft_congestion_maps                      :        false               
global.extra_blocked_layer_utilization_reduction        :        0                   
global.force_full_effort                                :        false               
global.force_rerun_after_global_route_opt               :        false               
global.improve_pg_connection_at_partition_boundary      :        false               
global.insert_gr_via_ladders                            :        false               
global.interactive_mode_insert_gr_via_ladders           :        false               
global.interactive_multithread_mode                     :        true                
global.macro_boundary_track_utilization                 :        100                 
global.macro_boundary_width                             :        5                   
global.macro_corner_track_utilization                   :        100                 
global.ndr_dr_shape_as_blockage                         :        true                
global.pin_access_factor                                :        1                   
global.report_congestion_enable_cell_snapping           :        false               
global.report_congestion_ignore_buffers                 :        false               
global.river_routing_extra_effort                       :        false               
global.routing_corridor_fast_mode                       :        true                
global.stats_silent_mode                                :        true                
global.timing_driven                                    :        false               
global.timing_driven_effort_level                       :        high                
global.tuned_rvi_demand                                 :        true                
global.use_partially_blocked_track_on_zero_cap_gcell    :        false               
global.via_cut_modeling                                 :        false               
global.via_density                                      :        0                   
global.via_optimization                                 :        true                
global.voltage_area_corner_track_utilization            :        100                 
global.wire_hugging_bias_enhancement                    :        true                

Begin global routing.
Successfully added cut lay CO
Successfully added cut lay VIA1
Successfully added cut lay VIA2
Successfully added cut lay VIA3
Successfully added cut lay VIA4
Successfully added cut lay VIA5
Successfully added cut lay VIA6
Successfully added cut lay VIA7
Successfully added cut lay VIA8
Successfully added cut lay VIARDL
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M7
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
track auto-fill added 2 tracks on M1
track auto-fill added 2 tracks on M2
track auto-fill added 2 tracks on M3
track auto-fill added 2 tracks on M4
track auto-fill added 2 tracks on M5
track auto-fill added 2 tracks on M6
track auto-fill added 2 tracks on M7
track auto-fill added 2 tracks on M8
track auto-fill added 2 tracks on M9
track auto-fill added 1 tracks on MRDL
Information: Skipping internal port ENL of CGLPPRX2_LVT.frame as it is not physical. (ZRT-585)
Information: Skipping internal port ENL of CGLPPRX8_LVT.frame as it is not physical. (ZRT-585)
Information: Skipping internal port ENL of CGLNPRX2_LVT.frame as it is not physical. (ZRT-585)
Found 0 pin access route guide groups.
Warning: Ignore 3 top cell ports with no pins. (ZRT-027)
Skipping 3 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Found 1 voltage-areas.
auto selected default vias for NDR rule clock_double_spacing layer VIA1:
  VIA12SQ_C
  VIA12SQ_C-R
auto selected default vias for NDR rule clock_double_spacing layer VIA2:
  VIA23SQ_C-R
  VIA23SQ_C
auto selected default vias for NDR rule clock_double_spacing layer VIA3:
  VIA34SQ_C
  VIA34SQ_C-R
auto selected default vias for NDR rule clock_double_spacing layer VIA4:
  VIA45SQ_C
  VIA45SQ_C-R
auto selected default vias for NDR rule clock_double_spacing layer VIA5:
  VIA56SQ_C
  VIA56SQ_C-R
auto selected default vias for NDR rule clock_double_spacing layer VIA6:
  VIA67SQ_C
  VIA67SQ_C-R
auto selected default vias for NDR rule clock_double_spacing layer VIA7:
  VIA78SQ_C
  VIA78SQ_C-R
auto selected default vias for NDR rule clock_double_spacing layer VIA8:
  VIA89_C-R
  VIA89_C
  VIA89
  VIA89-R
auto selected default vias for NDR rule clock_double_spacing layer VIARDL:
  VIA9RDL
When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range.
Total number of nets = 47591, of which 0 are not extracted
Total number of open nets = 47285, of which 0 are frozen
[DBIn Done] Elapsed real time: 0:00:08 
[DBIn Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:08
[DBIn Done] Stage (MB): Used   69  Alloctr   70  Proc    0 
[DBIn Done] Total (MB): Used   80  Alloctr   81  Proc 3885 
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:08 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:08
[End of Read DB] Stage (MB): Used   70  Alloctr   71  Proc    0 
[End of Read DB] Total (MB): Used   77  Alloctr   79  Proc 3885 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,1019.86,819.22)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05, min space = 0.05 pitch = 0.152
layer M2, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.152
layer M3, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.304
layer M4, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.304
layer M5, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.608
layer M6, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.608
layer M7, dir Hor, min width = 0.056, min space = 0.056 pitch = 1.216
layer M8, dir Ver, min width = 0.056, min space = 0.056 pitch = 1.216
layer M9, dir Hor, min width = 0.16, min space = 0.16 pitch = 2.432
layer MRDL, dir Ver, min width = 2, min space = 2 pitch = 4.864
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    7  Alloctr    7  Proc    0 
[End of Build Tech Data] Total (MB): Used   85  Alloctr   86  Proc 3885 
Net statistics:
Total number of nets     = 47591
Number of nets to route  = 47285
Number of single or zero port nets = 30
276 nets are fully connected,
 of which 276 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used   20  Alloctr   20  Proc    0 
[End of Build All Nets] Total (MB): Used  106  Alloctr  107  Proc 3885 
Average gCell capacity  4.85     on layer (1)    M1
Average gCell capacity  6.30     on layer (2)    M2
Average gCell capacity  3.73     on layer (3)    M3
Average gCell capacity  3.79     on layer (4)    M4
Average gCell capacity  1.89     on layer (5)    M5
Average gCell capacity  2.67     on layer (6)    M6
Average gCell capacity  0.31     on layer (7)    M7
Average gCell capacity  0.48     on layer (8)    M8
Average gCell capacity  0.00     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 10.96         on layer (1)    M1
Average number of tracks per gCell 10.98         on layer (2)    M2
Average number of tracks per gCell 5.48  on layer (3)    M3
Average number of tracks per gCell 5.49  on layer (4)    M4
Average number of tracks per gCell 2.74  on layer (5)    M5
Average number of tracks per gCell 2.75  on layer (6)    M6
Average number of tracks per gCell 1.37  on layer (7)    M7
Average number of tracks per gCell 1.38  on layer (8)    M8
Average number of tracks per gCell 0.69  on layer (9)    M9
Average number of tracks per gCell 0.34  on layer (10)   MRDL
Number of gCells = 3006120
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:03 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:04
[End of Build Congestion map] Stage (MB): Used   30  Alloctr   32  Proc    0 
[End of Build Congestion map] Total (MB): Used  137  Alloctr  139  Proc 3885 
Total stats:
[End of Build Data] Elapsed real time: 0:00:04 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[End of Build Data] Stage (MB): Used   59  Alloctr   60  Proc    0 
[End of Build Data] Total (MB): Used  137  Alloctr  139  Proc 3885 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:04 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[End of Blocked Pin Detection] Stage (MB): Used  104  Alloctr  104  Proc   79 
[End of Blocked Pin Detection] Total (MB): Used  241  Alloctr  243  Proc 3964 
Information: Using 1 threads for routing. (ZRT-444)
placement fast mode ON
multi gcell levels ON

Start GR phase 0
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
30% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
40% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
50% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:03
60% of nets complete Elapsed cpu time: 0:00:04 Elapsed real time: 0:00:04
70% of nets complete Elapsed cpu time: 0:00:07 Elapsed real time: 0:00:07
80% of nets complete Elapsed cpu time: 0:00:08 Elapsed real time: 0:00:08
90% of nets complete Elapsed cpu time: 0:00:09 Elapsed real time: 0:00:09
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:15 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:15 total=0:00:15
[End of Initial Routing] Stage (MB): Used   39  Alloctr   38  Proc   45 
[End of Initial Routing] Total (MB): Used  280  Alloctr  281  Proc 4009 
Initial. Routing result:
Initial. Both Dirs: Overflow = 12016 Max = 9 GRCs = 20628 (3.43%)
Initial. H routing: Overflow =  8291 Max = 8 (GRCs =  1) GRCs = 16869 (5.61%)
Initial. V routing: Overflow =  3725 Max = 9 (GRCs =  1) GRCs =  3759 (1.25%)
Initial. M1         Overflow =     1 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
Initial. M2         Overflow =  3614 Max = 9 (GRCs =  1) GRCs =  3592 (1.19%)
Initial. M3         Overflow =  6609 Max = 8 (GRCs =  1) GRCs = 10972 (3.65%)
Initial. M4         Overflow =    70 Max = 3 (GRCs =  1) GRCs =    87 (0.03%)
Initial. M5         Overflow =   952 Max = 3 (GRCs =  1) GRCs =  1013 (0.34%)
Initial. M6         Overflow =    41 Max = 3 (GRCs =  1) GRCs =    80 (0.03%)
Initial. M7         Overflow =   727 Max = 2 (GRCs = 94) GRCs =  4882 (1.62%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

Initial. Both Dirs: Overflow =   829 Max =  4 GRCs =  5141 (2.97%)
Initial. H routing: Overflow =   775 Max =  4 (GRCs =  1) GRCs =  5033 (5.81%)
Initial. V routing: Overflow =    54 Max =  3 (GRCs =  2) GRCs =   108 (0.12%)
Initial. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     7 Max =  2 (GRCs =  2) GRCs =    13 (0.01%)
Initial. M3         Overflow =    41 Max =  4 (GRCs =  1) GRCs =    77 (0.09%)
Initial. M4         Overflow =    13 Max =  3 (GRCs =  1) GRCs =    22 (0.03%)
Initial. M5         Overflow =    39 Max =  2 (GRCs = 14) GRCs =   107 (0.12%)
Initial. M6         Overflow =    34 Max =  3 (GRCs =  1) GRCs =    73 (0.08%)
Initial. M7         Overflow =   694 Max =  2 (GRCs = 94) GRCs =  4849 (5.59%)
Initial. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 1216667.30
Initial. Layer M1 wire length = 136.76
Initial. Layer M2 wire length = 302259.67
Initial. Layer M3 wire length = 401803.55
Initial. Layer M4 wire length = 209723.41
Initial. Layer M5 wire length = 206171.06
Initial. Layer M6 wire length = 73648.76
Initial. Layer M7 wire length = 22924.09
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 413380
Initial. Via VIA12SQ_C count = 171669
Initial. Via VIA23SQ_C count = 172801
Initial. Via VIA34SQ_C count = 47174
Initial. Via VIA45SQ_C count = 17107
Initial. Via VIA56SQ_C count = 3516
Initial. Via VIA67SQ_C count = 1113
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
10% of nets complete Elapsed cpu time: 0:00:08 Elapsed real time: 0:00:08
20% of nets complete Elapsed cpu time: 0:00:10 Elapsed real time: 0:00:10
30% of nets complete Elapsed cpu time: 0:00:11 Elapsed real time: 0:00:10
40% of nets complete Elapsed cpu time: 0:00:11 Elapsed real time: 0:00:11
50% of nets complete Elapsed cpu time: 0:00:11 Elapsed real time: 0:00:11
60% of nets complete Elapsed cpu time: 0:00:11 Elapsed real time: 0:00:11
70% of nets complete Elapsed cpu time: 0:00:11 Elapsed real time: 0:00:11
80% of nets complete Elapsed cpu time: 0:00:12 Elapsed real time: 0:00:12
90% of nets complete Elapsed cpu time: 0:00:12 Elapsed real time: 0:00:12
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:13 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:13 total=0:00:13
[End of Phase1 Routing] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Phase1 Routing] Total (MB): Used  282  Alloctr  283  Proc 4009 
phase1. Routing result:
phase1. Both Dirs: Overflow =  3517 Max = 7 GRCs =  3008 (0.50%)
phase1. H routing: Overflow =  2194 Max = 7 (GRCs =   1) GRCs =  1698 (0.56%)
phase1. V routing: Overflow =  1323 Max = 6 (GRCs =   1) GRCs =  1310 (0.44%)
phase1. M1         Overflow =     6 Max = 1 (GRCs =   7) GRCs =     7 (0.00%)
phase1. M2         Overflow =  1313 Max = 6 (GRCs =   1) GRCs =  1300 (0.43%)
phase1. M3         Overflow =  2033 Max = 7 (GRCs =   1) GRCs =  1536 (0.51%)
phase1. M4         Overflow =     4 Max = 1 (GRCs =   4) GRCs =     4 (0.00%)
phase1. M5         Overflow =   142 Max = 1 (GRCs = 142) GRCs =   142 (0.05%)
phase1. M6         Overflow =     6 Max = 1 (GRCs =   6) GRCs =     6 (0.00%)
phase1. M7         Overflow =    13 Max = 1 (GRCs =  13) GRCs =    13 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)


Overflow over macro areas

phase1. Both Dirs: Overflow =    33 Max =  2 GRCs =    31 (0.02%)
phase1. H routing: Overflow =    21 Max =  2 (GRCs =  1) GRCs =    20 (0.02%)
phase1. V routing: Overflow =    12 Max =  2 (GRCs =  2) GRCs =    11 (0.01%)
phase1. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     6 Max =  2 (GRCs =  2) GRCs =     5 (0.01%)
phase1. M3         Overflow =     8 Max =  2 (GRCs =  1) GRCs =     7 (0.01%)
phase1. M4         Overflow =     1 Max =  1 (GRCs =  1) GRCs =     1 (0.00%)
phase1. M5         Overflow =     2 Max =  1 (GRCs =  2) GRCs =     2 (0.00%)
phase1. M6         Overflow =     5 Max =  1 (GRCs =  5) GRCs =     5 (0.01%)
phase1. M7         Overflow =    11 Max =  1 (GRCs = 11) GRCs =    11 (0.01%)
phase1. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 1258329.91
phase1. Layer M1 wire length = 680.53
phase1. Layer M2 wire length = 301594.93
phase1. Layer M3 wire length = 392947.66
phase1. Layer M4 wire length = 243460.54
phase1. Layer M5 wire length = 218918.85
phase1. Layer M6 wire length = 83983.39
phase1. Layer M7 wire length = 16744.02
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 434011
phase1. Via VIA12SQ_C count = 171736
phase1. Via VIA23SQ_C count = 172142
phase1. Via VIA34SQ_C count = 57591
phase1. Via VIA45SQ_C count = 26022
phase1. Via VIA56SQ_C count = 5129
phase1. Via VIA67SQ_C count = 1391
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.
Number of multi gcell level routed nets = 64
[End of Whole Chip Routing] Elapsed real time: 0:00:38 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:38 total=0:00:39
[End of Whole Chip Routing] Stage (MB): Used  204  Alloctr  204  Proc  124 
[End of Whole Chip Routing] Total (MB): Used  282  Alloctr  283  Proc 4009 

Congestion utilization per direction:
Average vertical track utilization   = 14.25 %
Peak    vertical track utilization   = 142.86 %
Average horizontal track utilization = 15.26 %
Peak    horizontal track utilization = 300.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  -32  Alloctr  -30  Proc    0 
[GR: Done] Total (MB): Used  251  Alloctr  254  Proc 4009 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:47 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:47 total=0:00:48
[GR: Done] Stage (MB): Used  244  Alloctr  246  Proc  124 
[GR: Done] Total (MB): Used  251  Alloctr  254  Proc 4009 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:47 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:47 total=0:00:48
[End of Global Routing] Stage (MB): Used   29  Alloctr   29  Proc  124 
[End of Global Routing] Total (MB): Used   36  Alloctr   37  Proc 4009 
INFO: Derive row count 123 from GR congestion map (492/4)
INFO: Derive col count 152 from GR congestion map (611/4)
Convert timing mode ...
Place-opt optimization Phase 14 Iter  1       217.16      217.16      0.00      1398       0.382  321633058816.00       44557            0.55      2192
Place-opt optimization Phase 14 Iter  2       217.16      217.16      0.00      1398       0.382  324873519104.00       44557            0.55      2192
Place-opt optimization Phase 14 Iter  3       217.16      217.16      0.00      1398       0.382  325901811712.00       44557            0.55      2192
Place-opt optimization Phase 14 Iter  4       217.16      217.16      0.00      1398       0.382  326423019520.00       44557            0.55      2192
Place-opt optimization Phase 14 Iter  5       217.16      217.16      0.00      1398       0.383  335485403136.00       44557            0.56      2192

Place-opt optimization Phase 15 Iter  1        46.25       46.25      0.00      1241       0.384  341176582144.00       44914            0.57      2192

Place-opt optimization Phase 16 Iter  1        46.25       46.25      0.00      1242       0.384  341176582144.00       44914            0.57      2192

Information: Ending place_opt / initial_opto / Optimization (FLW-8001)
Information: Time: 2023-05-17 16:04:47 / Session: 0.57 hr / Command: 0.20 hr / Memory: 2193 MB (FLW-8100)

Information: Ending place_opt / initial_opto (FLW-8001)
Information: Time: 2023-05-17 16:04:50 / Session: 0.57 hr / Command: 0.20 hr / Memory: 2193 MB (FLW-8100)

Information: Starting place_opt / final_place (FLW-8000)
Information: Time: 2023-05-17 16:04:54 / Session: 0.58 hr / Command: 0.20 hr / Memory: 2193 MB (FLW-8100)

Information: Starting place_opt / final_place / Timing and Congestion Driven Placement with Legalization (FLW-8000)
Information: Time: 2023-05-17 16:04:57 / Session: 0.58 hr / Command: 0.20 hr / Memory: 2193 MB (FLW-8100)
Place-opt optimization Phase 20 Iter  1        46.25       46.25      0.00      1241       0.384  341176582144.00       44914            0.58      2192
Running final (timing-driven) placement step.
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement
Information: Current block utilization is '0.27040', effective utilization is '0.28130'. (OPT-055)
chip utilization before DTDP: 0.28

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    true                
Congestion Effort:             medium              

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :        true                

ORB: timingScenario func_worst timingCorner Cmax
INFO: Using corner Cmin for worst leakage corner
ORB: Nominal = 0.071162  Design MT = inf  Target = 0.321466 (4.517 nominal)  MaxRC = 0.200556
Start transferring placement data.
****** Net weight report ******
Weights included: PreEffort  
Number of nets: 96
Weight range: (16, 16)
Information: Automatic repeater spreading is enabled.
Completed transferring placement data.
Warning: To enable pin track alignment feature, both "place.legalize.enable_advanced_legalizer" and "place.legalize.enable_advanced_legalizer_cellmap" app options need to be set to true
Warning: Pin track alignment feature will be disabled in this run
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1600 seconds to build cellmap data
Snapped 45278 standard cells to the nearest cellrow to improve the accuracy of congestion analysis.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 4009 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.deterministic                                    :        on                  
global.timing_driven                                    :        false               

Begin global routing.
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M7
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Ignore 3 top cell ports with no pins. (ZRT-027)
Skipping 3 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Found 1 voltage-areas.
When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range.
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:08 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:08
[End of Read DB] Stage (MB): Used   71  Alloctr   72  Proc    0 
[End of Read DB] Total (MB): Used   78  Alloctr   80  Proc 4009 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,1019.86,819.22)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05, min space = 0.05 pitch = 0.152
layer M2, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.152
layer M3, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.304
layer M4, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.304
layer M5, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.608
layer M6, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.608
layer M7, dir Hor, min width = 0.056, min space = 0.056 pitch = 1.216
layer M8, dir Ver, min width = 0.056, min space = 0.056 pitch = 1.216
layer M9, dir Hor, min width = 0.16, min space = 0.16 pitch = 2.432
layer MRDL, dir Ver, min width = 2, min space = 2 pitch = 4.864
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    7  Alloctr    7  Proc    0 
[End of Build Tech Data] Total (MB): Used   86  Alloctr   87  Proc 4009 
Net statistics:
Total number of nets     = 47948
Number of nets to route  = 47650
Number of single or zero port nets = 30
268 nets are fully connected,
 of which 268 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used   20  Alloctr   20  Proc    0 
[End of Build All Nets] Total (MB): Used  107  Alloctr  108  Proc 4009 
Average gCell capacity  5.16     on layer (1)    M1
Average gCell capacity  6.30     on layer (2)    M2
Average gCell capacity  3.73     on layer (3)    M3
Average gCell capacity  3.79     on layer (4)    M4
Average gCell capacity  1.89     on layer (5)    M5
Average gCell capacity  2.67     on layer (6)    M6
Average gCell capacity  0.31     on layer (7)    M7
Average gCell capacity  0.48     on layer (8)    M8
Average gCell capacity  0.00     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 10.96         on layer (1)    M1
Average number of tracks per gCell 10.98         on layer (2)    M2
Average number of tracks per gCell 5.48  on layer (3)    M3
Average number of tracks per gCell 5.49  on layer (4)    M4
Average number of tracks per gCell 2.74  on layer (5)    M5
Average number of tracks per gCell 2.75  on layer (6)    M6
Average number of tracks per gCell 1.37  on layer (7)    M7
Average number of tracks per gCell 1.38  on layer (8)    M8
Average number of tracks per gCell 0.69  on layer (9)    M9
Average number of tracks per gCell 0.34  on layer (10)   MRDL
Number of gCells = 3006120
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:03 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Build Congestion map] Stage (MB): Used   30  Alloctr   31  Proc    0 
[End of Build Congestion map] Total (MB): Used  138  Alloctr  140  Proc 4009 
Total stats:
[End of Build Data] Elapsed real time: 0:00:04 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[End of Build Data] Stage (MB): Used   59  Alloctr   60  Proc    0 
[End of Build Data] Total (MB): Used  138  Alloctr  140  Proc 4009 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:04 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[End of Blocked Pin Detection] Stage (MB): Used  104  Alloctr  104  Proc   64 
[End of Blocked Pin Detection] Total (MB): Used  242  Alloctr  244  Proc 4073 
Information: Using 1 threads for routing. (ZRT-444)
placement fast mode ON
multi gcell levels ON

Start GR phase 0
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
30% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
40% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:01
50% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:03
60% of nets complete Elapsed cpu time: 0:00:05 Elapsed real time: 0:00:05
70% of nets complete Elapsed cpu time: 0:00:08 Elapsed real time: 0:00:08
80% of nets complete Elapsed cpu time: 0:00:08 Elapsed real time: 0:00:08
90% of nets complete Elapsed cpu time: 0:00:10 Elapsed real time: 0:00:10
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:16 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:16 total=0:00:16
[End of Initial Routing] Stage (MB): Used   38  Alloctr   37  Proc    0 
[End of Initial Routing] Total (MB): Used  281  Alloctr  282  Proc 4073 
Initial. Routing result:
Initial. Both Dirs: Overflow = 12208 Max = 9 GRCs = 14837 (2.47%)
Initial. H routing: Overflow =  8475 Max = 6 (GRCs =  6) GRCs = 11233 (3.74%)
Initial. V routing: Overflow =  3732 Max = 9 (GRCs =  1) GRCs =  3604 (1.20%)
Initial. M1         Overflow =     1 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
Initial. M2         Overflow =  3630 Max = 9 (GRCs =  1) GRCs =  3451 (1.15%)
Initial. M3         Overflow =  6900 Max = 6 (GRCs =  6) GRCs =  5656 (1.88%)
Initial. M4         Overflow =    68 Max = 3 (GRCs =  1) GRCs =    84 (0.03%)
Initial. M5         Overflow =   932 Max = 3 (GRCs =  1) GRCs =   994 (0.33%)
Initial. M6         Overflow =    33 Max = 3 (GRCs =  1) GRCs =    69 (0.02%)
Initial. M7         Overflow =   640 Max = 2 (GRCs = 71) GRCs =  4581 (1.52%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

Initial. Both Dirs: Overflow =   770 Max =  4 GRCs =  4865 (2.81%)
Initial. H routing: Overflow =   714 Max =  4 (GRCs =  1) GRCs =  4754 (5.48%)
Initial. V routing: Overflow =    55 Max =  3 (GRCs =  2) GRCs =   111 (0.13%)
Initial. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =    10 Max =  2 (GRCs =  4) GRCs =    16 (0.02%)
Initial. M3         Overflow =    41 Max =  4 (GRCs =  1) GRCs =    68 (0.08%)
Initial. M4         Overflow =    12 Max =  3 (GRCs =  1) GRCs =    27 (0.03%)
Initial. M5         Overflow =    33 Max =  2 (GRCs =  8) GRCs =   105 (0.12%)
Initial. M6         Overflow =    32 Max =  3 (GRCs =  1) GRCs =    68 (0.08%)
Initial. M7         Overflow =   640 Max =  2 (GRCs = 71) GRCs =  4581 (5.28%)
Initial. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 1222323.38
Initial. Layer M1 wire length = 70.92
Initial. Layer M2 wire length = 315285.14
Initial. Layer M3 wire length = 411016.18
Initial. Layer M4 wire length = 206257.22
Initial. Layer M5 wire length = 197375.76
Initial. Layer M6 wire length = 71528.87
Initial. Layer M7 wire length = 20789.30
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 407357
Initial. Via VIA12SQ_C count = 171994
Initial. Via VIA23SQ_C count = 171010
Initial. Via VIA34SQ_C count = 45088
Initial. Via VIA45SQ_C count = 15126
Initial. Via VIA56SQ_C count = 3180
Initial. Via VIA67SQ_C count = 959
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
10% of nets complete Elapsed cpu time: 0:00:07 Elapsed real time: 0:00:07
20% of nets complete Elapsed cpu time: 0:00:08 Elapsed real time: 0:00:08
30% of nets complete Elapsed cpu time: 0:00:08 Elapsed real time: 0:00:08
40% of nets complete Elapsed cpu time: 0:00:08 Elapsed real time: 0:00:08
50% of nets complete Elapsed cpu time: 0:00:08 Elapsed real time: 0:00:08
60% of nets complete Elapsed cpu time: 0:00:08 Elapsed real time: 0:00:08
70% of nets complete Elapsed cpu time: 0:00:08 Elapsed real time: 0:00:08
80% of nets complete Elapsed cpu time: 0:00:09 Elapsed real time: 0:00:09
90% of nets complete Elapsed cpu time: 0:00:09 Elapsed real time: 0:00:09
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:10 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:10
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  281  Alloctr  283  Proc 4073 
phase1. Routing result:
phase1. Both Dirs: Overflow =  4398 Max = 7 GRCs =  3592 (0.60%)
phase1. H routing: Overflow =  2631 Max = 7 (GRCs =  1) GRCs =  1958 (0.65%)
phase1. V routing: Overflow =  1767 Max = 6 (GRCs =  2) GRCs =  1634 (0.54%)
phase1. M1         Overflow =     2 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
phase1. M2         Overflow =  1762 Max = 6 (GRCs =  2) GRCs =  1629 (0.54%)
phase1. M3         Overflow =  2499 Max = 7 (GRCs =  1) GRCs =  1826 (0.61%)
phase1. M4         Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
phase1. M5         Overflow =   127 Max = 2 (GRCs =  1) GRCs =   126 (0.04%)
phase1. M6         Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
phase1. M7         Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase1. Both Dirs: Overflow =    16 Max =  1 GRCs =    17 (0.01%)
phase1. H routing: Overflow =    14 Max =  1 (GRCs = 14) GRCs =    14 (0.02%)
phase1. V routing: Overflow =     2 Max =  1 (GRCs =  3) GRCs =     3 (0.00%)
phase1. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max =  1 (GRCs =  1) GRCs =     1 (0.00%)
phase1. M3         Overflow =     6 Max =  1 (GRCs =  6) GRCs =     6 (0.01%)
phase1. M4         Overflow =     1 Max =  1 (GRCs =  1) GRCs =     1 (0.00%)
phase1. M5         Overflow =     5 Max =  1 (GRCs =  5) GRCs =     5 (0.01%)
phase1. M6         Overflow =     1 Max =  1 (GRCs =  1) GRCs =     1 (0.00%)
phase1. M7         Overflow =     3 Max =  1 (GRCs =  3) GRCs =     3 (0.00%)
phase1. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 1251685.96
phase1. Layer M1 wire length = 241.91
phase1. Layer M2 wire length = 311065.86
phase1. Layer M3 wire length = 407669.90
phase1. Layer M4 wire length = 233566.02
phase1. Layer M5 wire length = 204860.18
phase1. Layer M6 wire length = 78368.12
phase1. Layer M7 wire length = 15913.98
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 423281
phase1. Via VIA12SQ_C count = 171987
phase1. Via VIA23SQ_C count = 171120
phase1. Via VIA34SQ_C count = 52812
phase1. Via VIA45SQ_C count = 21534
phase1. Via VIA56SQ_C count = 4619
phase1. Via VIA67SQ_C count = 1209
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:36 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:36 total=0:00:36
[End of Whole Chip Routing] Stage (MB): Used  203  Alloctr  202  Proc   64 
[End of Whole Chip Routing] Total (MB): Used  281  Alloctr  283  Proc 4073 

Congestion utilization per direction:
Average vertical track utilization   = 13.93 %
Peak    vertical track utilization   = 162.50 %
Average horizontal track utilization = 14.61 %
Peak    horizontal track utilization = 400.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  -32  Alloctr  -30  Proc    0 
[GR: Done] Total (MB): Used  251  Alloctr  254  Proc 4073 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:45 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:45 total=0:00:46
[GR: Done] Stage (MB): Used  244  Alloctr  246  Proc   64 
[GR: Done] Total (MB): Used  251  Alloctr  254  Proc 4073 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:46 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:46 total=0:00:46
[End of Global Routing] Stage (MB): Used   29  Alloctr   29  Proc   64 
[End of Global Routing] Total (MB): Used   36  Alloctr   37  Proc 4073 
Using per-layer congestion maps for congestion reduction.
Information: 41.87% of design has horizontal routing density above target_routing_density of 0.80.
Information: 26.95% of design has vertical routing density above target_routing_density of 0.80.
Running placement using 1 thread(s)
Information: Automatic density control has selected the following settings: max_density 0.70, congestion_driven_max_util 0.90. (PLACE-027)
coarse place 100% done.
Information: Reducing cell density for 94.1% of the movable cells to alleviate congestion. This changes the average cell density in non-congested areas from 0.31 to 0.36. (PLACE-030)
Information: Coarse placer weighted wire length estimate = 1.38725e+10
Information: The RC mode used is VR for design 'ORCA_TOP'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 47915, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 47912, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 671. (TIM-112)
ORB: timingScenario func_worst timingCorner Cmax
INFO: Using corner Cmin for worst leakage corner
ORB: Nominal = 0.071162  Design MT = inf  Target = 0.321466 (4.517 nominal)  MaxRC = 0.200556
Information: Doing activity propagation for mode 'func' and corner 'Cmax' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func_worst (POW-052)
Scenario func_worst, iteration 1: expecting at least 5
Scenario func_worst, iteration 2: expecting at least 6
Scenario func_worst, iteration 3: expecting at least 7
Scenario func_worst, iteration 4: expecting at least 7
Scenario func_worst, iteration 5: expecting at least 7
Scenario func_worst, iteration 6: expecting at least 7
Scenario func_worst, iteration 7: expecting at least 7
Information: Propagated activity on scenario func_best identical to that on func_worst (POW-006)
Information: Doing activity propagation for mode 'test' and corner 'Cmin' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario test_best (POW-052)
Scenario test_best, iteration 1: expecting at least 5
Scenario test_best, iteration 2: expecting at least 6
Scenario test_best, iteration 3: expecting at least 6
Scenario test_best, iteration 4: expecting at least 6
Scenario test_best, iteration 5: expecting at least 6
Scenario test_best, iteration 6: expecting at least 6
Scenario test_best, iteration 7: expecting at least 7
Scenario test_best, iteration 8: expecting at least 8
Scenario test_best, iteration 9: expecting at least 9
Scenario test_best, iteration 10: expecting at least 10
Scenario test_best, iteration 11: expecting at least 11
Information: Propagated activity on scenario test_worst identical to that on test_best (POW-006)
****** eLpp weights ******
Number of nets: 47915, of which 47808 non-clock nets
Number of nets with 0 toggle rate: 4585
Max toggle rate = 0.833333, average toggle rate = 0.00179449
Max non-clock toggle rate = 0.416667
Weight range = (0, 181.226)
*** 36 nets are filtered out
Start transferring placement data.
****** Net weight report ******
Weights included: eLpp  PreEffort  
Number of nets: 47915
Amt power = 0.1
Weight range: (0.9, 19.0226)
Information: Automatic repeater spreading is enabled.
Information: Automatic timing control is enabled.
DTDP placement: scenario=func_worst
Information: Adding extra scenario test_worst.
Information: The net parasitics of block ORCA_TOP are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Automatic density control has selected the following settings: max_density 0.70, congestion_driven_max_util 0.90. (PLACE-027)
coarse place 45% done.
coarse place 55% done.
coarse place 64% done.
coarse place 73% done.
coarse place 82% done.
coarse place 91% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 1.33229e+10
Information: Estimating clock gate latencies for scenario 'func_worst'. (OPT-909)
Information: Estimating clock gate latencies for scenario 'test_worst'. (OPT-909)
----------------------------------------------------------------

  Total PARTITION group count: 5
  Total SCANCHAINS checked: 5
  VALIDATED :  5
  FAILED    :  0

DFT: repartition_method: physical_aware
DFT: reordering_method: timing_friendly
Information: The stitching and editing of coupling caps is turned OFF for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Design Average RC for design ORCA_TOP  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.083812 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.101840 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'ORCA_TOP'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 47915, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 47912, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 671. (TIM-112)
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1500 seconds to build cellmap data
Total 1.3100 seconds to load 49496 cell instances into cellmap, 44909 cells are off site row
Moveable cells: 45278; Application fixed cells: 0; Macro cells: 0; User fixed cells: 4218
Average cell width 2.0100, cell height 1.6733, cell area 3.3646 for total 45278 placed and application fixed cells
Information: The RC mode used is VR for design 'ORCA_TOP'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 68219, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 68216, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 671. (TIM-112)
Running DFT optimization using 1 thread(s)
Information: Switching output filtering off (MSG-3401)
Information: Switching output filtering on (MSG-3401)
DFT: pre-opt  wirelength: 85856
DFT: post-opt wirelength: 44972
DFT: post-opt wirelength difference: -40883 (ratio: -47.618849 %)
DFT: Timing on scan path is likely to be met after proper buffering.

  Total PARTITION group count: 5
  Total SCANCHAINS checked: 5
  VALIDATED :  5
  FAILED    :  0

Fixing logic constant
Completed Timing-driven placement, Elapsed time =   0: 4:42 
----------------------------------------------------------------
Running legalize_placement
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1

NPLDRC: Using a 8x8 grid for PG structure analysis
NPLDRC: Filter 32.40% (1327/4096) blocked grids
Scanning PG objects...
PG hash cached 2 nets; 69 viaBoxes; 0 viaMatrixRefs; 0 patterns; 0 extensions.
PG scanned 817 shapes (494 on M2); 73959 vias (12754 on M2); 199 under straps (199 on M7); 20652 staples; 0 tall vias; 1470 base straps.
PG scan complete.  Hash key = b1b3e744399ba933
Expand check halo by 0.1520 x 0.1520
Information: Analyzing PG structure for 10 layers using 1 cores. (NPLDRC-001)
Loading layer MRDL:
Loading layer M9:
Loading layer M8:
Loading layer M7:
Loading layer M6:
Loading layer M5:
Loading layer M4:
Loading layer M3:
Loading layer M2:
Loading layer M1:
Formatting 61827 sectors on layer M1:
Layer M1: 20612 straps, 41215 other, 0 preroute
Layer M1: 14 secDefs  61827 sectors (0 empty)
Formatting 42738 sectors on layer M2:
Layer M2: 20959 straps, 21779 other, 0 preroute
Layer M2: 103 secDefs  42738 sectors (0 empty)
Formatting 9271 sectors on layer M3:
Layer M3: 0 straps, 9271 other, 0 preroute
Layer M3: 158 secDefs  9271 sectors (0 empty)
Formatting 13060 sectors on layer M4:
Layer M4: 0 straps, 13060 other, 0 preroute
Layer M4: 35 secDefs  13060 sectors (0 empty)
Formatting 9271 sectors on layer M5:
Layer M5: 0 straps, 9271 other, 0 preroute
Layer M5: 91 secDefs  9271 sectors (0 empty)
Formatting 12754 sectors on layer M6:
Layer M6: 0 straps, 12754 other, 0 preroute
Layer M6: 218 secDefs  12754 sectors (0 empty)
Formatting 1728 sectors on layer M7:
Layer M7: 925 straps, 803 other, 0 preroute
Layer M7: 231 secDefs  1728 sectors (0 empty)
Formatting 18949 sectors on layer M8:
Layer M8: 9533 straps, 9416 other, 0 preroute
Layer M8: 156 secDefs  18949 sectors (0 empty)
Formatting 0 sectors on layer M9:
Layer M9: 0 straps, 0 other, 0 preroute
Layer M9: 0 secDefs  0 sectors (0 empty)
Formatting 0 sectors on layer MRDL:
Layer MRDL: 0 straps, 0 other, 0 preroute
Layer MRDL: 0 secDefs  0 sectors (0 empty)

Warning: Cannot save PG structure analysis in block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute PG data. (PDC-017)

NPLDRC Sector Array Stats:
Num Sectors: 169598
Num SecDefs:  1006

Connection checks for layer M2: blocked_pin pin_access_default track_none pin_extend0
Connection checks for layer M3: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M4: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M5: blocked_pin pin_access_default track_none pin_extend1

NPLDRC app_option (user set) values:
---------------------------------------


---------------------------------------

Legalizing Top Level Design ORCA_TOP ... 
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1500 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 278 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      693741        47511        Yes DEFAULT_VA
      105360         1931        Yes PD_RISC_CORE

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/3)
    Done Exclusive Bound 'DEFAULT_VA' (2/3) (453 sec)
Optimizing Exclusive Bound 'PD_RISC_CORE' (3/3)
Optimizing 2-row cells
    Done 2-row cells (1 sec)
    Done Exclusive Bound 'PD_RISC_CORE' (3/3) (44 sec)
Legalization complete (1306 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                  49442
number of references:               278
number of site rows:                478
number of locations attempted:  1551735
number of locations failed:      477930  (30.8%)

Legality of references at locations:
244 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
  7196     153744     40253 ( 26.2%)     104734     38158 ( 36.4%)  AO22X1_HVT
  2313      45142     23379 ( 51.8%)      36018     19280 ( 53.5%)  SDFFARX1_LVT
  3575      79381     20191 ( 25.4%)      51613     18882 ( 36.6%)  AO22X1_LVT
  3432      72514     15899 ( 21.9%)      45747     14876 ( 32.5%)  OR2X1_HVT
  2157      44096      9799 ( 22.2%)      27104      9083 ( 33.5%)  AND2X1_HVT
   938      18304      9336 ( 51.0%)      14424      7829 ( 54.3%)  SDFFNARX1_HVT
  1708      36204      8468 ( 23.4%)      22749      7931 ( 34.9%)  AND2X1_LVT
  1335      26218      8496 ( 32.4%)      17034      7248 ( 42.6%)  FADDX1_LVT
  2211      44255      6724 ( 15.2%)      24791      5916 ( 23.9%)  NAND2X0_LVT
  2182      43353      6280 ( 14.5%)      23681      5390 ( 22.8%)  INVX1_HVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1         40        27 ( 67.5%)         40        28 ( 70.0%)  NAND4X1_HVT
     6        192       114 ( 59.4%)        168       114 ( 67.9%)  AOI222X1_HVT
     2         48        30 ( 62.5%)         24        14 ( 58.3%)  SDFFASX2_LVT
     1         32        17 ( 53.1%)         24        17 ( 70.8%)  AO221X1_HVT
     1         24        12 ( 50.0%)         16        12 ( 75.0%)  NAND2X1_RVT
     3        104        57 ( 54.8%)         88        56 ( 63.6%)  OA221X2_HVT
     6        224       116 ( 51.8%)        168       111 ( 66.1%)  MUX21X1_RVT
     2         64        29 ( 45.3%)         40        30 ( 75.0%)  OA221X1_LVT
     1         24        13 ( 54.2%)         24        14 ( 58.3%)  OAI21X2_HVT
     3         56        23 ( 41.1%)         40        31 ( 77.5%)  SDFFNARX2_LVT

Legality of references in rows:
7 references had row failures.
Worst 7 references by row failure rate:
     ROWS  FAILURES           REFERENCE NAME
      478       239 ( 50.0%)  LSUPX8_LVT
      478       239 ( 50.0%)  LSUPX2_LVT
      478       239 ( 50.0%)  LSUPX4_LVT
      478       239 ( 50.0%)  LSUPX2_HVT
      478       239 ( 50.0%)  LSUPX1_LVT
      478       239 ( 50.0%)  LSUPX8_RVT
      478       239 ( 50.0%)  LSUPX4_HVT


****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:       45224 (598652 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.552 um ( 0.33 row height)
rms weighted cell displacement:   0.552 um ( 0.33 row height)
max cell displacement:            5.550 um ( 3.32 row height)
avg cell displacement:            0.479 um ( 0.29 row height)
avg weighted cell displacement:   0.479 um ( 0.29 row height)
number of cells moved:            44880
number of large displacements:        1
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_8_ (SDFFNX2_LVT)
  Input location: (601.952,10.3894)
  Legal location: (596.416,10)
  Displacement:   5.550 um ( 3.32 row height)
Cell: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_15_ (SDFFNX2_LVT)
  Input location: (594.545,10.4058)
  Legal location: (590.944,10)
  Displacement:   3.623 um ( 2.17 row height)
Cell: I_RISC_CORE/U52 (NBUFFX4_HVT)
  Input location: (204.703,400)
  Legal location: (204.712,402.92)
  Displacement:   2.920 um ( 1.75 row height)
Cell: I_RISC_CORE/U166 (AND2X4_LVT)
  Input location: (234.647,400.126)
  Legal location: (232.072,401.248)
  Displacement:   2.809 um ( 1.68 row height)
Cell: I_BLENDER_1/U6655 (AO22X1_HVT)
  Input location: (634.837,344.983)
  Legal location: (632.288,344.4)
  Displacement:   2.615 um ( 1.56 row height)
Cell: I_BLENDER_1/U6354 (NAND2X0_HVT)
  Input location: (816.65,322.712)
  Legal location: (814.08,322.664)
  Displacement:   2.571 um ( 1.54 row height)
Cell: I_RISC_CORE/U188 (HADDX1_HVT)
  Input location: (162.645,401.055)
  Legal location: (160.176,401.248)
  Displacement:   2.477 um ( 1.48 row height)
Cell: I_SDRAM_TOP/I_SDRAM_IF/HFSINV_109363_880 (INVX4_RVT)
  Input location: (456.856,158.025)
  Legal location: (456.576,160.48)
  Displacement:   2.470 um ( 1.48 row height)
Cell: HFSINV_54400_1335 (INVX2_HVT)
  Input location: (589.87,20.8259)
  Legal location: (589.88,18.36)
  Displacement:   2.466 um ( 1.47 row height)
Cell: I_BLENDER_0/icc_clock102 (TIEH_HVT)
  Input location: (661.581,313.324)
  Legal location: (661.624,310.96)
  Displacement:   2.364 um ( 1.41 row height)

Warning: Cannot save Place cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Access cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Pin Status cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save ViaLadder cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
NPLDRC Place Cache: unique cache elements 282240
NPLDRC Place Cache: hit rate  78.0%  (282240 / 1280118)
NPLDRC Access Cache: unique cache elements 343841
NPLDRC Access Cache: hit rate  73.1%  (343841 / 1279758)
Completed Legalization, Elapsed time =   0:21:52 
Moved 44860 out of 49460 cells, ratio = 0.906996
Total displacement = 26614.222656(um)
Max displacement = 5.925500(um), I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_8_ (601.952087, 10.389400, 0) => (601.888000, 11.672000, 2)
Displacement histogram:
  0 ~  10% cells displacement <=      0.16(um)
  0 ~  20% cells displacement <=      0.27(um)
  0 ~  30% cells displacement <=      0.37(um)
  0 ~  40% cells displacement <=      0.47(um)
  0 ~  50% cells displacement <=      0.57(um)
  0 ~  60% cells displacement <=      0.66(um)
  0 ~  70% cells displacement <=      0.75(um)
  0 ~  80% cells displacement <=      0.85(um)
  0 ~  90% cells displacement <=      1.03(um)
  0 ~ 100% cells displacement <=      5.93(um)
Information: The net parasitics of block ORCA_TOP are cleared. (TIM-123)
Legalization succeeded.
----------------------------------------------------------------
Information: The stitching and editing of coupling caps is turned OFF for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Design Average RC for design ORCA_TOP  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.083812 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.101840 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'ORCA_TOP'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 47861, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 47858, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 671. (TIM-112)
Information: Ending place_opt / final_place / Timing and Congestion Driven Placement with Legalization (FLW-8001)
Information: Time: 2023-05-17 16:31:56 / Session: 1.03 hr / Command: 0.65 hr / Memory: 2418 MB (FLW-8100)

Information: Ending place_opt / final_place (FLW-8001)
Information: Time: 2023-05-17 16:32:00 / Session: 1.03 hr / Command: 0.65 hr / Memory: 2418 MB (FLW-8100)

Information: Starting place_opt / final_opto (FLW-8000)
Information: Time: 2023-05-17 16:32:03 / Session: 1.03 hr / Command: 0.65 hr / Memory: 2418 MB (FLW-8100)

Place-opt optimization Phase 23 Iter  1        24.97       24.97      0.00      1241       0.383  349253009408.00       44860            1.03      2417
Information: Estimating clock gate latencies for scenario 'func_worst'. (OPT-909)
Information: Estimating clock gate latencies for scenario 'func_best'. (OPT-909)
Information: Estimating clock gate latencies for scenario 'test_worst'. (OPT-909)
Information: Estimating clock gate latencies for scenario 'test_best'. (OPT-909)
Information: The net parasitics of block ORCA_TOP are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Design Average RC for design ORCA_TOP  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.083812 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.101840 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (10098560 8092160)
Number of VARs = 2
Number of unique PDs = 2
Number of Power Domains = 2
Number of Voltage Areas = 2
Number of supply Nets = 3
Number of used supplies = 0
Blocked VAs: 
INFO: auto-mv setup started.
Information: The RC mode used is VR for design 'ORCA_TOP'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 47861, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 47858, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 671. (TIM-112)
Running final optimization step.

Information: Starting place_opt / final_opto / Optimization (1) (FLW-8000)
Information: Time: 2023-05-17 16:32:31 / Session: 1.04 hr / Command: 0.66 hr / Memory: 2418 MB (FLW-8100)

Place-opt optimization Phase 25 Iter  1        24.98       24.98      0.00      1566       0.383  349253009408.00       44860            1.04      2417
Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 

Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1500 seconds to build cellmap data
Total 1.3300 seconds to load 49442 cell instances into cellmap
Moveable cells: 45224; Application fixed cells: 0; Macro cells: 0; User fixed cells: 4218
Average cell width 2.0098, cell height 1.6733, cell area 3.3642 for total 45224 placed and application fixed cells

Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1400 seconds to build cellmap data
Total 1.3800 seconds to load 49442 cell instances into cellmap
Moveable cells: 45224; Application fixed cells: 0; Macro cells: 0; User fixed cells: 4218
Average cell width 2.0098, cell height 1.6733, cell area 3.3642 for total 45224 placed and application fixed cells
Place-opt optimization Phase 27 Iter  1        24.98       24.98      0.00      1566       0.383  349253009408.00       44860            1.04      2417
Information: Pin I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_BLENDER_1/clk_gate_rem_green_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Place-opt optimization Phase 27 Iter  2        24.98       24.98      0.00      1566       0.383  349253009408.00       44860            1.04      2417
Place-opt optimization Phase 27 Iter  3        24.98       24.98      0.00       277       0.387  361699770368.00       44860            1.07      2417

CCL: Total Usage Adjustment : 1
INFO: Derive row count 123 from GR congestion map (492/4)
INFO: Derive col count 152 from GR congestion map (611/4)
Convert timing mode ...
Place-opt optimization Phase 28 Iter  1        24.98       24.98      0.00        88       0.387  364681691136.00       46107            1.08      2417
Place-opt optimization Phase 28 Iter  2        24.98       24.98      0.00        88       0.387  364371509248.00       46107            1.08      2417
Place-opt optimization Phase 28 Iter  3        24.98       24.98      0.00        88       0.387  364515164160.00       46107            1.08      2417
Place-opt optimization Phase 28 Iter  4        24.98       24.98      0.00        88       0.387  364511854592.00       46107            1.08      2417
Place-opt optimization Phase 28 Iter  5        24.98       24.98      0.00        88       0.387  365118849024.00       46107            1.08      2417
Place-opt optimization Phase 28 Iter  6        24.98       24.98      0.00        88       0.388  366933540864.00       46107            1.09      2417
Place-opt optimization Phase 28 Iter  7        24.98       24.98      0.00        88       0.388  369040064512.00       46107            1.11      2417

CCL: Total Usage Adjustment : 1
INFO: Derive row count 123 from GR congestion map (492/4)
INFO: Derive col count 152 from GR congestion map (611/4)
Convert timing mode ...
Place-opt optimization Phase 29 Iter  1        24.98       24.98      0.00        88       0.388  369040064512.00       46454            1.11      2417
Place-opt optimization Phase 29 Iter  2        24.98       24.98      0.00        88       0.388  369035116544.00       46454            1.11      2417

INFO: Enable clock_slack updates.
Place-opt optimization Phase 30 Iter  1         4.89        4.89      0.00        88       0.388  369074503680.00       46455            1.11      2417
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)
INFO: Disable clock_slack updates.

Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST        AREA     LEAKAGE     INSTCNT       ELAPSE (hr)  MEM (MB)
Place-opt optimization Phase 31 Iter  1         1.63        1.63      0.00        88       0.388  369237032960.00       46455            1.11      2417

Place-opt optimization Phase 32 Iter  1         1.63        1.63      0.00        88       0.388  369237032960.00       46455            1.11      2417

Place-opt optimization Phase 33 Iter  1         1.63        1.63      0.00        88       0.386  358542770176.00       45735            1.12      2417
Place-opt optimization Phase 33 Iter  2         1.63        1.63      0.00        88       0.383  320833683456.00       45735            1.14      2417

INFO: Enable clock_slack updates.
Place-opt optimization Phase 34 Iter  1         1.63        1.63      0.00        84       0.382  315662729216.00       45735            1.14      2417
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)
INFO: Disable clock_slack updates.

Place-opt optimization Phase 35 Iter  1         1.63        1.63      0.00        84       0.382  309600223232.00       45735            1.16      2417
Place-opt optimization Phase 35 Iter  2         1.63        1.63      0.00        84       0.382  309600223232.00       45735            1.17      2417
Place-opt optimization Phase 35 Iter  3         1.63        1.63      0.00        84       0.382  309609562112.00       45735            1.17      2417

Place-opt optimization Phase 36 Iter  1         1.63        1.63      0.00        84       0.382  309609562112.00       45735            1.17      2417

Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1600 seconds to build cellmap data
Total 1.4700 seconds to load 50317 cell instances into cellmap
Moveable cells: 46099; Application fixed cells: 0; Macro cells: 0; User fixed cells: 4218
Average cell width 1.9539, cell height 1.6733, cell area 3.2703 for total 46099 placed and application fixed cells
Place-opt optimization Phase 37 Iter  1         1.63        1.63      0.00        84       0.382  309647704064.00       45735            1.17      2417

Place-opt optimization Phase 38 Iter  1         1.63        1.63      0.00        84       0.382  308842463232.00       45574            1.18      2417

Place-opt optimization Phase 39 Iter  1         1.63        1.63      0.00        84       0.382  308463992832.00       45574            1.18      2417
Place-opt optimization Phase 39 Iter  2         1.63        1.63      0.00        84       0.382  308463992832.00       45574            1.18      2417

INFO: Enable clock_slack updates.
Place-opt optimization Phase 40 Iter  1         1.63        1.63      0.00        84       0.382  308463992832.00       45574            1.18      2417
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)
INFO: Disable clock_slack updates.

Place-opt optimization Phase 41 Iter  1         1.63        1.63      0.00        84       0.382  308407894016.00       45574            1.20      2417

Place-opt optimization Phase 42 Iter  1         1.63        1.63      0.00        84       0.382  309752561664.00       45574            1.21      2417
Warning: No tie cell is available for constant fixing. (OPT-200)

Place-opt optimization Phase 43 Iter  1         1.63        1.63      0.00        84       0.382  309752561664.00       45574            1.21      2417

Information: Ending place_opt / final_opto / Optimization (1) (FLW-8001)
Information: Time: 2023-05-17 16:43:11 / Session: 1.21 hr / Command: 0.84 hr / Memory: 2418 MB (FLW-8100)

Information: Starting place_opt / final_opto / Legalization (1) (FLW-8000)
Information: Time: 2023-05-17 16:43:14 / Session: 1.21 hr / Command: 0.84 hr / Memory: 2418 MB (FLW-8100)

START_FUNC : legalize_placement_pre_run_core CPU :   3302 s ( 0.92 hr) ELAPSE :   4373 s ( 1.21 hr) MEM-PEAK :  2417 Mb
END_FUNC : legalize_placement_pre_run_core CPU :   3302 s ( 0.92 hr) ELAPSE :   4373 s ( 1.21 hr) MEM-PEAK :  2417 Mb
Place-opt optimization Phase 46 Iter  1         1.63        1.63      0.00        84       0.382  309752561664.00       45574            1.21      2417
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1

NPLDRC: Using a 8x8 grid for PG structure analysis
NPLDRC: Filter 32.40% (1327/4096) blocked grids
Scanning PG objects...
PG hash cached 2 nets; 69 viaBoxes; 0 viaMatrixRefs; 0 patterns; 0 extensions.
PG scanned 817 shapes (494 on M2); 73959 vias (12754 on M2); 199 under straps (199 on M7); 20652 staples; 0 tall vias; 1470 base straps.
PG scan complete.  Hash key = b1b3e744399ba933
Expand check halo by 0.1520 x 0.1520
Information: Analyzing PG structure for 10 layers using 1 cores. (NPLDRC-001)
Loading layer MRDL:
Loading layer M9:
Loading layer M8:
Loading layer M7:
Loading layer M6:
Loading layer M5:
Loading layer M4:
Loading layer M3:
Loading layer M2:
Loading layer M1:
Formatting 61827 sectors on layer M1:
Layer M1: 20612 straps, 41215 other, 0 preroute
Layer M1: 14 secDefs  61827 sectors (0 empty)
Formatting 42738 sectors on layer M2:
Layer M2: 20959 straps, 21779 other, 0 preroute
Layer M2: 103 secDefs  42738 sectors (0 empty)
Formatting 9271 sectors on layer M3:
Layer M3: 0 straps, 9271 other, 0 preroute
Layer M3: 158 secDefs  9271 sectors (0 empty)
Formatting 13060 sectors on layer M4:
Layer M4: 0 straps, 13060 other, 0 preroute
Layer M4: 35 secDefs  13060 sectors (0 empty)
Formatting 9271 sectors on layer M5:
Layer M5: 0 straps, 9271 other, 0 preroute
Layer M5: 91 secDefs  9271 sectors (0 empty)
Formatting 12754 sectors on layer M6:
Layer M6: 0 straps, 12754 other, 0 preroute
Layer M6: 218 secDefs  12754 sectors (0 empty)
Formatting 1728 sectors on layer M7:
Layer M7: 925 straps, 803 other, 0 preroute
Layer M7: 231 secDefs  1728 sectors (0 empty)
Formatting 18949 sectors on layer M8:
Layer M8: 9533 straps, 9416 other, 0 preroute
Layer M8: 156 secDefs  18949 sectors (0 empty)
Formatting 0 sectors on layer M9:
Layer M9: 0 straps, 0 other, 0 preroute
Layer M9: 0 secDefs  0 sectors (0 empty)
Formatting 0 sectors on layer MRDL:
Layer MRDL: 0 straps, 0 other, 0 preroute
Layer MRDL: 0 secDefs  0 sectors (0 empty)

Warning: Cannot save PG structure analysis in block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute PG data. (PDC-017)

NPLDRC Sector Array Stats:
Num Sectors: 169598
Num SecDefs:  1006

Connection checks for layer M2: blocked_pin pin_access_default track_none pin_extend0
Connection checks for layer M3: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M4: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M5: blocked_pin pin_access_default track_none pin_extend1

NPLDRC app_option (user set) values:
---------------------------------------


---------------------------------------

Legalizing Top Level Design ORCA_TOP ... 
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1500 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 278 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      693741        48151        Yes DEFAULT_VA
      105360         2005        Yes PD_RISC_CORE

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/3)
    Done Exclusive Bound 'DEFAULT_VA' (2/3) (527 sec)
Optimizing Exclusive Bound 'PD_RISC_CORE' (3/3)
Optimizing 2-row cells
    Done 2-row cells (1 sec)
    Done Exclusive Bound 'PD_RISC_CORE' (3/3) (37 sec)
Legalization complete (1161 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                  50156
number of references:               278
number of site rows:                478
number of locations attempted:  1272004
number of locations failed:      321095  (25.2%)

Legality of references at locations:
248 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
  7250     121442     23630 ( 19.5%)      74619     18863 ( 25.3%)  AO22X1_HVT
  2383      39737     20318 ( 51.1%)      28700     14378 ( 50.1%)  SDFFARX1_LVT
  3617      61976     11723 ( 18.9%)      36880      9451 ( 25.6%)  AO22X1_LVT
  3451      58245     10598 ( 18.2%)      34774      8330 ( 24.0%)  OR2X1_HVT
   991      16512      8543 ( 51.7%)      12072      6039 ( 50.0%)  SDFFNARX1_HVT
  2189      36864      6602 ( 17.9%)      20916      5141 ( 24.6%)  AND2X1_HVT
  1341      22274      6770 ( 30.4%)      13554      4923 ( 36.3%)  FADDX1_LVT
  1758      31409      5868 ( 18.7%)      17711      4751 ( 26.8%)  AND2X1_LVT
  2167      36975      4897 ( 13.2%)      19631      3667 ( 18.7%)  NAND2X0_LVT
  2076      33897      4395 ( 13.0%)      18481      3086 ( 16.7%)  INVX1_HVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1         24        22 ( 91.7%)         16        15 ( 93.8%)  AOI221X1_HVT
     1         32        25 ( 78.1%)         32        26 ( 81.2%)  OA21X2_RVT
     1         24        17 ( 70.8%)         24        17 ( 70.8%)  SDFFASX2_LVT
     1         16         9 ( 56.2%)         16        13 ( 81.2%)  XOR3X2_RVT
     1         24        16 ( 66.7%)         24        16 ( 66.7%)  AOI22X2_RVT
     2         40        25 ( 62.5%)         24        16 ( 66.7%)  SDFFNARX1_RVT
     7        200       117 ( 58.5%)        160       113 ( 70.6%)  NAND4X1_LVT
     1         24        15 ( 62.5%)         24        13 ( 54.2%)  NAND3X4_LVT
     2         56        30 ( 53.6%)         48        30 ( 62.5%)  HADDX2_HVT
    32       1088       568 ( 52.2%)        760       452 ( 59.5%)  SDFFNX1_RVT

Legality of references in rows:
8 references had row failures.
Worst 8 references by row failure rate:
     ROWS  FAILURES           REFERENCE NAME
      478       239 ( 50.0%)  LSUPX8_RVT
      478       239 ( 50.0%)  LSUPX8_LVT
      478       239 ( 50.0%)  LSUPX4_LVT
      478       239 ( 50.0%)  LSUPX2_LVT
      478       239 ( 50.0%)  LSUPX1_LVT
      478       239 ( 50.0%)  LSUPX1_HVT
      478       239 ( 50.0%)  LSUPX4_RVT
      478       239 ( 50.0%)  LSUPX2_HVT


****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:       45938 (591383 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.223 um ( 0.13 row height)
rms weighted cell displacement:   0.223 um ( 0.13 row height)
max cell displacement:            3.800 um ( 2.27 row height)
avg cell displacement:            0.046 um ( 0.03 row height)
avg weighted cell displacement:   0.046 um ( 0.03 row height)
number of cells moved:             3446
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: I_PCI_TOP/ZBUF_2_inst_22840 (NBUFFX4_LVT)
  Input location: (591.096,10)
  Legal location: (587.296,10)
  Displacement:   3.800 um ( 2.27 row height)
Cell: I_SDRAM_TOP/I_SDRAM_IF/ZBUF_12_inst_23536 (NBUFFX2_HVT)
  Input location: (522.088,235.72)
  Legal location: (519.048,235.72)
  Displacement:   3.040 um ( 1.82 row height)
Cell: ZBUF_17_inst_23202 (NBUFFX4_RVT)
  Input location: (586.536,10)
  Legal location: (583.496,10)
  Displacement:   3.040 um ( 1.82 row height)
Cell: I_BLENDER_0/U2585 (OA21X1_LVT)
  Input location: (672.264,384.528)
  Legal location: (675.304,384.528)
  Displacement:   3.040 um ( 1.82 row height)
Cell: ZBUF_5_inst_23485 (NBUFFX2_RVT)
  Input location: (627.424,344.4)
  Legal location: (624.536,344.4)
  Displacement:   2.888 um ( 1.73 row height)
Cell: I_BLENDER_1/ctmTdsLR_6_24616 (NAND2X0_HVT)
  Input location: (691.568,387.872)
  Legal location: (688.832,387.872)
  Displacement:   2.736 um ( 1.64 row height)
Cell: I_SDRAM_TOP/I_SDRAM_IF/U6349 (OR2X1_HVT)
  Input location: (520.568,235.72)
  Legal location: (517.832,235.72)
  Displacement:   2.736 um ( 1.64 row height)
Cell: I_BLENDER_1/ctmTdsLR_3_24466 (AOI22X1_LVT)
  Input location: (682.752,391.216)
  Legal location: (680.016,391.216)
  Displacement:   2.736 um ( 1.64 row height)
Cell: I_SDRAM_TOP/ZBUF_48_inst_23314 (NBUFFX4_HVT)
  Input location: (646.424,13.344)
  Legal location: (649.16,13.344)
  Displacement:   2.736 um ( 1.64 row height)
Cell: I_BLENDER_1/ctmTdsLR_7_24663 (OR2X1_HVT)
  Input location: (694.304,387.872)
  Legal location: (696.432,386.2)
  Displacement:   2.706 um ( 1.62 row height)

Warning: Cannot save Place cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Access cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Pin Status cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save ViaLadder cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
NPLDRC Place Cache: unique cache elements 263669
NPLDRC Place Cache: hit rate  73.7%  (263669 / 1004384)
NPLDRC Access Cache: unique cache elements 314058
NPLDRC Access Cache: hit rate  68.7%  (314058 / 1004390)
Information: The net parasitics of block ORCA_TOP are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Design Average RC for design ORCA_TOP  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.083812 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.101840 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'ORCA_TOP'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 48572, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 48569, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 706. (TIM-112)

Information: Ending place_opt / final_opto / Legalization (1) (FLW-8001)
Information: Time: 2023-05-17 17:03:14 / Session: 1.55 hr / Command: 1.17 hr / Memory: 2448 MB (FLW-8100)

Information: Starting place_opt / final_opto / Optimization (2) (FLW-8000)
Information: Time: 2023-05-17 17:03:17 / Session: 1.55 hr / Command: 1.17 hr / Memory: 2448 MB (FLW-8100)

Place-opt optimization Phase 49 Iter  1         3.64        3.64      0.00       104       0.382  309752561664.00       45574            1.55      2448

CCL: Total Usage Adjustment : 1
INFO: Derive row count 123 from GR congestion map (492/4)
INFO: Derive col count 152 from GR congestion map (611/4)
Convert timing mode ...
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1500 seconds to build cellmap data
Total 1.3800 seconds to load 50156 cell instances into cellmap
Moveable cells: 45938; Application fixed cells: 0; Macro cells: 0; User fixed cells: 4218
Average cell width 1.9548, cell height 1.6733, cell area 3.2717 for total 45938 placed and application fixed cells
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1400 seconds to build cellmap data
Total 1.3800 seconds to load 50156 cell instances into cellmap
Moveable cells: 45938; Application fixed cells: 0; Macro cells: 0; User fixed cells: 4218
Average cell width 1.9548, cell height 1.6733, cell area 3.2717 for total 45938 placed and application fixed cells
Place-opt optimization Phase 50 Iter  1         3.64        3.64      0.00       103       0.382  309752561664.00       45574            1.55      2448
Place-opt optimization Phase 50 Iter  2         3.64        3.64      0.00       103       0.382  309831892992.00       45574            1.55      2448
Place-opt optimization Phase 50 Iter  3         3.64        3.64      0.00       103       0.382  309950251008.00       45574            1.55      2448
Place-opt optimization Phase 50 Iter  4         3.64        3.64      0.00       103       0.382  309950251008.00       45574            1.55      2448
Place-opt optimization Phase 50 Iter  5         3.64        3.64      0.00       103       0.382  311783358464.00       45574            1.56      2448

Place-opt optimization Phase 51 Iter  1         3.64        3.64      0.00       103       0.382  311864983552.00       45636            1.56      2448
Place-opt optimization Phase 51 Iter  2         3.64        3.64      0.00       103       0.382  311864983552.00       45636            1.56      2448
Place-opt optimization Phase 51 Iter  3         3.64        3.64      0.00        97       0.382  311816355840.00       45636            1.56      2448

Place-opt optimization Phase 52 Iter  1         3.64        3.64      0.00        97       0.382  311816355840.00       45636            1.57      2448
Information: Pin I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_BLENDER_1/clk_gate_rem_green_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Place-opt optimization Phase 52 Iter  2         3.64        3.64      0.00        97       0.382  311816355840.00       45636            1.57      2448
Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST        AREA     LEAKAGE     INSTCNT       ELAPSE (hr)  MEM (MB)
Place-opt optimization Phase 52 Iter  3         3.64        3.64      0.00        66       0.382  312412864512.00       45636            1.57      2448

Information: Ending place_opt / final_opto / Optimization (2) (FLW-8001)
Information: Time: 2023-05-17 17:04:49 / Session: 1.57 hr / Command: 1.20 hr / Memory: 2448 MB (FLW-8100)

Information: Starting place_opt / final_opto / Legalization (2) (FLW-8000)
Information: Time: 2023-05-17 17:04:52 / Session: 1.57 hr / Command: 1.20 hr / Memory: 2448 MB (FLW-8100)

START_FUNC : legalize_placement_pre_run_core CPU :   4604 s ( 1.28 hr) ELAPSE :   5672 s ( 1.58 hr) MEM-PEAK :  2448 Mb
END_FUNC : legalize_placement_pre_run_core CPU :   4604 s ( 1.28 hr) ELAPSE :   5672 s ( 1.58 hr) MEM-PEAK :  2448 Mb
Place-opt optimization Phase 55 Iter  1         2.10        2.10      0.00        61       0.382  312451694592.00       45682            1.58      2448
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1

NPLDRC: Using a 8x8 grid for PG structure analysis
NPLDRC: Filter 32.40% (1327/4096) blocked grids
Scanning PG objects...
PG hash cached 2 nets; 69 viaBoxes; 0 viaMatrixRefs; 0 patterns; 0 extensions.
PG scanned 817 shapes (494 on M2); 73959 vias (12754 on M2); 199 under straps (199 on M7); 20652 staples; 0 tall vias; 1470 base straps.
PG scan complete.  Hash key = b1b3e744399ba933
Expand check halo by 0.1520 x 0.1520
Information: Analyzing PG structure for 10 layers using 1 cores. (NPLDRC-001)
Loading layer MRDL:
Loading layer M9:
Loading layer M8:
Loading layer M7:
Loading layer M6:
Loading layer M5:
Loading layer M4:
Loading layer M3:
Loading layer M2:
Loading layer M1:
Formatting 61827 sectors on layer M1:
Layer M1: 20612 straps, 41215 other, 0 preroute
Layer M1: 14 secDefs  61827 sectors (0 empty)
Formatting 42738 sectors on layer M2:
Layer M2: 20959 straps, 21779 other, 0 preroute
Layer M2: 103 secDefs  42738 sectors (0 empty)
Formatting 9271 sectors on layer M3:
Layer M3: 0 straps, 9271 other, 0 preroute
Layer M3: 158 secDefs  9271 sectors (0 empty)
Formatting 13060 sectors on layer M4:
Layer M4: 0 straps, 13060 other, 0 preroute
Layer M4: 35 secDefs  13060 sectors (0 empty)
Formatting 9271 sectors on layer M5:
Layer M5: 0 straps, 9271 other, 0 preroute
Layer M5: 91 secDefs  9271 sectors (0 empty)
Formatting 12754 sectors on layer M6:
Layer M6: 0 straps, 12754 other, 0 preroute
Layer M6: 218 secDefs  12754 sectors (0 empty)
Formatting 1728 sectors on layer M7:
Layer M7: 925 straps, 803 other, 0 preroute
Layer M7: 231 secDefs  1728 sectors (0 empty)
Formatting 18949 sectors on layer M8:
Layer M8: 9533 straps, 9416 other, 0 preroute
Layer M8: 156 secDefs  18949 sectors (0 empty)
Formatting 0 sectors on layer M9:
Layer M9: 0 straps, 0 other, 0 preroute
Layer M9: 0 secDefs  0 sectors (0 empty)
Formatting 0 sectors on layer MRDL:
Layer MRDL: 0 straps, 0 other, 0 preroute
Layer MRDL: 0 secDefs  0 sectors (0 empty)

Warning: Cannot save PG structure analysis in block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute PG data. (PDC-017)

NPLDRC Sector Array Stats:
Num Sectors: 169598
Num SecDefs:  1006

Connection checks for layer M2: blocked_pin pin_access_default track_none pin_extend0
Connection checks for layer M3: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M4: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M5: blocked_pin pin_access_default track_none pin_extend1

NPLDRC app_option (user set) values:
---------------------------------------


---------------------------------------

Legalizing Top Level Design ORCA_TOP ... 
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1600 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 284 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      693741        48247        Yes DEFAULT_VA
      105360         2017        Yes PD_RISC_CORE

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/3)
    Done Exclusive Bound 'DEFAULT_VA' (2/3) (289 sec)
Optimizing Exclusive Bound 'PD_RISC_CORE' (3/3)
Optimizing 2-row cells
    Done 2-row cells (0 sec)
    Done Exclusive Bound 'PD_RISC_CORE' (3/3) (9 sec)
Legalization complete (889 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                  50264
number of references:               284
number of site rows:                478
number of locations attempted:   848840
number of locations failed:      191188  (22.5%)

Legality of references at locations:
249 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
  7249      77878     13302 ( 17.1%)      45043      9042 ( 20.1%)  AO22X1_HVT
  2383      25199     12954 ( 51.4%)      15352      6903 ( 45.0%)  SDFFARX1_LVT
  3610      43008      7408 ( 17.2%)      24056      5260 ( 21.9%)  AO22X1_LVT
  3449      37721      6381 ( 16.9%)      21148      4189 ( 19.8%)  OR2X1_HVT
   991      11248      5780 ( 51.4%)       7120      3294 ( 46.3%)  SDFFNARX1_HVT
  1339      15464      4553 ( 29.4%)       8424      2757 ( 32.7%)  FADDX1_LVT
  1755      23081      4035 ( 17.5%)      12447      2892 ( 23.2%)  AND2X1_LVT
  2189      24858      4046 ( 16.3%)      13180      2614 ( 19.8%)  AND2X1_HVT
  2152      28463      3594 ( 12.6%)      14831      2383 ( 16.1%)  NAND2X0_LVT
  2063      25235      3296 ( 13.1%)      13527      2037 ( 15.1%)  INVX1_HVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1          8         7 ( 87.5%)          0         0 (  0.0%)  AOI221X1_HVT
     1          8         6 ( 75.0%)          0         0 (  0.0%)  AOI21X2_HVT
     1         24        17 ( 70.8%)         24        16 ( 66.7%)  NOR2X1_LVT
     1         16         9 ( 56.2%)         16        13 ( 81.2%)  XOR3X2_RVT
     2         32        20 ( 62.5%)         32        21 ( 65.6%)  HADDX2_HVT
     6        112        65 ( 58.0%)         88        62 ( 70.5%)  OAI22X2_LVT
     1          8         5 ( 62.5%)          0         0 (  0.0%)  NAND2X1_RVT
     1          8         6 ( 75.0%)          8         4 ( 50.0%)  SDFFASX2_LVT
     1          8         5 ( 62.5%)          8         5 ( 62.5%)  AO221X1_HVT
     2         56        25 ( 44.6%)         32        26 ( 81.2%)  OA21X2_RVT

Legality of references in rows:
8 references had row failures.
Worst 8 references by row failure rate:
     ROWS  FAILURES           REFERENCE NAME
      478       239 ( 50.0%)  LSUPX1_HVT
      478       239 ( 50.0%)  LSUPX8_LVT
      478       239 ( 50.0%)  LSUPX4_LVT
      478       239 ( 50.0%)  LSUPX2_LVT
      478       239 ( 50.0%)  LSUPX1_LVT
      478       239 ( 50.0%)  LSUPX4_RVT
      478       239 ( 50.0%)  LSUPX8_RVT
      478       239 ( 50.0%)  LSUPX2_HVT


****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:       46046 (593280 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.096 um ( 0.06 row height)
rms weighted cell displacement:   0.096 um ( 0.06 row height)
max cell displacement:            2.432 um ( 1.45 row height)
avg cell displacement:            0.008 um ( 0.01 row height)
avg weighted cell displacement:   0.008 um ( 0.01 row height)
number of cells moved:              631
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: I_BLENDER_1/U158 (NAND2X0_HVT)
  Input location: (744.16,329.352)
  Legal location: (746.592,329.352)
  Displacement:   2.432 um ( 1.45 row height)
Cell: I_BLENDER_0/ctmTdsLR_2_24814 (NAND2X0_LVT)
  Input location: (571.184,324.336)
  Legal location: (568.904,324.336)
  Displacement:   2.280 um ( 1.36 row height)
Cell: I_BLENDER_1/ZINV_561_inst_25368 (INVX4_LVT)
  Input location: (773.496,235.72)
  Legal location: (771.976,237.392)
  Displacement:   2.260 um ( 1.35 row height)
Cell: I_BLENDER_0/R_736 (SDFFX1_LVT)
  Input location: (593.224,324.336)
  Legal location: (595.352,324.336)
  Displacement:   2.128 um ( 1.27 row height)
Cell: I_BLENDER_0/ZBUF_201_inst_23329 (NBUFFX2_RVT)
  Input location: (592.008,324.336)
  Legal location: (594.136,324.336)
  Displacement:   2.128 um ( 1.27 row height)
Cell: I_BLENDER_0/U8854 (NBUFFX16_LVT)
  Input location: (574.072,336.04)
  Legal location: (575.288,334.368)
  Displacement:   2.067 um ( 1.24 row height)
Cell: I_BLENDER_1/ctmTdsLR_1_25014 (AO21X1_LVT)
  Input location: (792.344,389.544)
  Legal location: (791.128,387.872)
  Displacement:   2.067 um ( 1.24 row height)
Cell: I_BLENDER_1/ZBUF_127_inst_24189 (NBUFFX2_RVT)
  Input location: (739.144,319.32)
  Legal location: (740.208,317.648)
  Displacement:   1.982 um ( 1.19 row height)
Cell: I_BLENDER_1/ZBUF_5_inst_24226 (NBUFFX2_RVT)
  Input location: (736.104,319.32)
  Legal location: (735.04,320.992)
  Displacement:   1.982 um ( 1.19 row height)
Cell: I_BLENDER_0/ctmTdsLR_1_24863 (AO21X1_LVT)
  Input location: (576.2,319.32)
  Legal location: (578.176,319.32)
  Displacement:   1.976 um ( 1.18 row height)

Warning: Cannot save Place cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Access cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Pin Status cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save ViaLadder cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
NPLDRC Place Cache: unique cache elements 209711
NPLDRC Place Cache: hit rate  68.8%  (209711 / 672836)
NPLDRC Access Cache: unique cache elements 249305
NPLDRC Access Cache: hit rate  62.9%  (249305 / 672508)
Information: The net parasitics of block ORCA_TOP are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Design Average RC for design ORCA_TOP  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.083812 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.101840 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'ORCA_TOP'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 48680, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 48677, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 706. (TIM-112)

Information: Ending place_opt / final_opto / Legalization (2) (FLW-8001)
Information: Time: 2023-05-17 17:20:20 / Session: 1.83 hr / Command: 1.46 hr / Memory: 2448 MB (FLW-8100)

Place-opt optimization Phase 57 Iter  1         2.71        2.71      0.00        66       0.382  312451694592.00       45682            1.83      2448
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1500 seconds to build cellmap data
Total 1.3300 seconds to load 50264 cell instances into cellmap
Moveable cells: 46046; Application fixed cells: 0; Macro cells: 0; User fixed cells: 4218
Average cell width 1.9564, cell height 1.6733, cell area 3.2745 for total 46046 placed and application fixed cells

Place-opt optimization Phase 58 Iter  1         2.71        2.71      0.00        66       0.382  312405032960.00       45681            1.84      2448

Information: Ending place_opt / final_opto (FLW-8001)
Information: Time: 2023-05-17 17:20:35 / Session: 1.84 hr / Command: 1.46 hr / Memory: 2448 MB (FLW-8100)
Enable dominated scenarios

Place-opt optimization complete                 2.71        2.71      0.00        65       0.382  312405032960.00       45681            1.84      2448
Co-efficient Ratio Summary:
4.193421914190  6.578059850337  2.479650964874  7.744137140401  0.485050000353  3.179565833784  5.567214754587  2.894405787461  6.565925889328  9.017929605874  65102.645849339864  4.323480066078  1.233144852744  2.083598738318  1.156550379699
2.250260141409  6.239521328989  3.702233946984  1.840246793142  4.294066690968  7.527899646613  1.807232944146  5.787983647876  3.589185794656  1.351028060963  07570.046267001485  4.316520954500  6.448531502060  5.316053134588  4.229473422011
6.795077805729  7.396799309037  5.671725700476  7.715050928450  9.589705961115  1.237147012873  9.689272051355  1.216933183513  9.826815409716  9.099725444364  32300.423500973163  2.745771988536  4.960485999976  1.759225234708  7.763721939326
6.767907115377  6.983152133477  0.187801296306  8.323057834353  9.122627003732  6.705045049478  0.240392817363  1.613935254405  4.410025487436  0.127450758965  86934.427964952451  4.806105101932  6.851757678475  9.133595763540  9.027437677260
9.823652143007  6.142559841227  1.676673186507  7.474072695051  3.656796621502  7.570618562611  9.813446103618  1.472362107158  1.675369145817  6.041801007958  77787.992343641728  3.809285836785  8.677735350488  6.823595672458  9.024597668484
3.949944022349  5.490200485211  2.444526625276  0.516925295345  9.076892197041  7.095120915900  0.674435466092  3.084201642690  0.558837396306  2.652228944463  03563.383252096943  5.144174581993  8.875125737185  1.099462827083  7.336677527726
8.389467951504  5.211693210499  0.745293081634  6.230915994097  9.555807261369  9.311313977635  1.007217096252  5.475192974176  9.006496911206  7.110150010435  47698.709170915847  2.601335755018  4.932710643502  1.621768031796  1.214741252773
1.115678445636  2.351918787975  5.616122284452  2.201962128426  0.313258584450  2.480255136313  5.935952135354  0.756388620128  0.412340440025  6.530085920004  41877.961747472276  2.493338065620  7.731579884837  3.112615493680  1.055532867149
4.124225656468  5.316614525834  7.270116955982  7.178468760747  1.109985851474  3.640423276467  6.979434932421  6.938713655119  9.989990929263  8.202605775468  84418.349175710300  6.990038724116  4.187746775155  6.509504109893  6.029635702642
5.459020434436  4.649972096567  1.177461072806  0.473187474721  4.219815920740  0.444331414637  1.380413524984  3.613342410198  6.197455487419  1.031982527924  86063.882286884366  2.621987407738  3.678422437847  0.936582357027  4.113860564766
9.442469991733  2.395653835946  8.021890098995  8.944020838324  5.316104193421  6.051556578038  1.737302479639  2.872710244187  5.404013174263  0.003513879565  17485.003886436434  8.756291964649  6.169040612178  6.390246575058  7.431545708009
3.398634513433  5.160783626051  8.527444470822  2.383195956049  0.796992250260  8.324646239500  6.413823702212  2.693831140296  1.931429980199  6.909672327899  98586.618912129441  4.685106843243  7.639277811221  9.113681169609  6.373913109427
0.014844506573  4.045008831448  5.020607703387  6.345898029962  1.220116795077  5.967847396778  6.224305671704  0.238757015000  3.284504275838  9.611146037147  35102.696732520513  5.540496348600  1.392644118372  5.190068133443  6.408743586760
9.731622935724  4.385366353392  9.999763146559  7.347091563210  6.393266767907  8.063326983131  4.288630187880  5.817988623007  2.343534818750  0.037311505045  38862.102343728173  6.344466373319  0.548586210066  1.101345518589  6.554079746653
0.635624096374  8.207828244821  6.784751520086  2.635413827926  3.772609823652  8.340626142538  6.746381676652  9.199147774022  4.950518342829  6.215013870618  80186.498074261036  1.842050642846  5.810139657767  4.860589021079  5.845123697562
0.417273099669  9.211600060958  6.504888210027  4.724593824093  3.684843949944  8.971115490206  8.601492444522  0.001000816919  0.953454762925  1.970403395120  25415.306684154660  9.268179102291  9.009964346071  9.326693282444  6.379955735048
7.070545334393  1.601289712764  3.371852930325  6.270849236178  5.277268389467  7.263765211699  6.953270745299  4.665626730909  7.940979552730  2.613697711313  23121.679185770963  5.282466928016  7.694674632220  9.371393303104  3.513093051966
6.269582895056  3.342434328624  2.435021011996  8.317961714242  2.527731115678  2.104082351914  1.628035616128  6.693802901956  9.284260311704  5.844500780255  49535.355700721356  5.435384482451  2.808768877518  1.265603152200  0.417279713533
1.833872687059  6.448557116228  4.848373591688  2.936801555033  8.671494124225  4.212305316610  9.007627270112  3.308107878452  5.607471107431  8.514741940423  53543.119051238212  2.197108544201  1.993434472300  5.082329450754  6.850810191961
4.214116079786  3.033414245961  3.751556661043  9.098936329136  7.026425459020  2.092084649978  4.714951177467  4.577340173171  2.747214217361  9.207408744331  77386.416090135249  8.464954832851  9.865519027982  0.610612228279  2.452465634072
5.954772700635  0.869633736647  0.378470098021  1.570274413361  5.647669442469  7.665052395659  2.108748021896  4.738238644014  6.383245314650  1.934214351556  83726.510569024796  3.956548510191  8.758685604850  5.000338531795  6.583887855672
1.475458835949  5.438746227271  2.121786452791  3.750587831046  7.080093398634  3.950985160781  2.396408527442  0.834112183181  1.560490794458  2.502607424646  58704.231145726910  1.254545358027  9.613887742940  6.669229275278  9.964178518072
3.294414764874  3.224787792268  8.112219270987  3.696098273414  1.094270014844  3.881384045006  4.440375020605  3.169766145884  2.299621228254  7.950772667847  60133.034164656718  0.430596645275  0.036318595897  0.596344912371  4.701794596892
7.205135629164  8.278351455696  1.183725257325  3.334438308244  5.867609731622  7.173894385364  9.669819999761  7.591487147087  7.632106391304  7.679075863326  28273.164109490767  8.086267686355  0.727908891226  2.700506667050  4.504454002403
9.281736423134  8.525440601538  2.100661268602  7.185898454570  7.466530635624  8.788088207826  8.572536784759  1.334182435409  0.279263770747  8.236525040626  44113.713674905655  5.229089292865  2.243078636567  9.662383675706  1.856778398134
4.610361921728  1.210715971484  6.577674925149  2.210796345624  6.975620417273  8.711939211608  6.733806504886  8.234594524589  0.240933682981  9.499445671115  79984.356410213334  2.238108089434  1.903007090768  9.219937570951  2.091007206744
3.546609347847  6.814269160371  3.460719481315  4.824447079456  7.350487070545  1.168271601288  8.717343371851  0.993956070837  3.361785275306  3.894674163765  51943.105855907453  9.974711908174  0.973956195558  0.726343493113  1.397270510072
1.709625361756  5.947417754046  9.322209435183  7.031044913581  1.519666269582  6.730883342434  9.383292435021  6.216918117961  2.142422525879  1.156789904082  65937.705463556161  2.894091175134  5.696399003132  5.858652524802  5.513148359359
5.213535514568  4.512012968105  4.775181329382  0.522001817760  3.135331833872  4.650816448557  7.371884848373  1.125482736801  0.550338679532  1.242251012305  61407.389259472701  1.261144124809  5.250521111099  8.585354936404  2.327153769794
3.493242276382  7.015511053854  9.723005146081  2.507547250301  7.919614214116  9.627813033414  1.833553751556  5.094379898936  0.291367024563  4.590209892084  94737.526540000663  6.773836407856  7.121929542198  1.592281504443  3.141970713804
1.352498543138  0.991019924896  5.279820773231  0.282793852956  2.340725954772  6.936300869633  6.740310378470  9.364151270274  1.133615645681  4.424694465052  69430.177143779107  9.675434063715  1.467389853161  0.419559660515  5.657310817373
0.247963035722  7.774418817962  1.048505163957  3.317957983378  4.556721475458  7.289445438746  1.656592121786  3.901793450587  4.310467088015  3.986340750985  46943.379020374163  4.236493807106  8.119151307969  9.225233583246  4.623467064138
2.370221333933  7.184029772236  2.429406722918  8.752780364661  3.180723294414  6.578793224787  6.358918112219  1.135103396096  3.734141092292  0.148440681384  34475.890569049195  0.569749347723  8.426443612201  1.679714259678  4.739184862243
0.567170519382  9.771500195767  0.958970659033  5.123715101287  3.968927205135  5.121698278351  3.982681183725  1.909973034436  4.082445865621  7.316224973894  68401.642754488886  6.103066557745  8.770878463932  6.676907280633  2.698820142886
3.018788165174  2.832300886357  3.912262863295  2.670505904947  8.024039281736  3.161398525440  5.441002100661  1.012747885896  5.545707464552  6.356245588088  50657.831881656736  5.941493500629  0.906249037726  0.982572783406  2.614760867463
8.167665308998  8.747402503816  1.365679926461  2.757069156261  1.981344610361  8.147231210715  8.167536577674  8.604183510795  8.456246974174  4.172737811939  51035.013494354937  8.610497621510  8.906956736848  4.394101989711  1.549537686014
9.244452317017  4.051691263845  5.907689573015  1.709510391590  0.067443546609  2.308426814269  0.055883460719  3.265225124446  3.794567359931  0.705450268271  90093.033239722607  5.137081246073  3.737164252772  6.838153272637  6.521676969532
7.074529053653  2.623090233710  7.955580080447  9.931139697763  5.100721709625  2.547515947417  6.900649322209  3.711018331043  5.135811518110  2.695825830883  64118.649998213249  2.190211867444  6.125971625277  3.111774321040  8.235608416280
3.561612973935  0.220195956153  6.031325112756  0.248023813631  3.593595213535  4.075634512012  8.041234775181  2.653001822000  4.177603134885  8.338723750816  74720.929874137372  7.349306503633  0.109050786714  9.412639042123  0.531178090076
2.727011340088  0.717845455948  7.110998784011  4.364044927646  7.697943493242  1.693877015511  9.998999723005  0.820263807546  8.503017918168  2.141168627813  34427.806680737516  5.688028336754  3.606476270264  2.545125420920  8.464404147149
5.117746852770  4.047317326345  1.421981791947  0.044435741463  7.138041352498  4.361330991019  8.619745279820  6.103191582792  4.529562349279  9.547724336300  17044.992987103784  7.021727518827  7.415899756476  6.944469376650  5.239072221087
4.802189754389  3.894401662597  4.531610618007  1.605157257803  8.173730247963  9.287277774418  7.540401048505  0.000353717956  5.833784558706  4.754582089445  74019.775914010106  8.667217823370  8.747662870800  9.339081439509  8.516585423964
0.852744315348  1.238318314369  9.079699424781  0.832466223950  0.641382370221  2.269387184029  6.193142429406  6.690968152789  9.646613182708  2.944141378793  53613.822938270011  1.949551922735  9.631809610942  7.001602438813  8.404017944403
7.502060648694  6.634588621651  2.122011878262  7.596786339677  8.622430567170  4.023879771500  0.328450958970  5.961115523714  7.012873960902  2.051350921698  58070.298275900726  2.547299629119  3.644382658676  0.973380271738  9.438043796698
1.999976282911  8.734708946821  0.639326846290  7.806337798313  1.428863018788  0.581792832300  7.234353912262  7.003732170504  5.049478026394  2.817369261398  83789.113869110995  6.148327367623  9.659915274665  3.063780487880  8.820299985725
3.678475020348  8.263540172292  6.377260152865  2.834067714253  8.674638167665  2.919918747402  2.495051365679  6.621502257061  8.562611983609  6.103614247231  52216.640024454665  7.414241718972  9.588020669756  2.041945387119  3.921677167338
0.650488799342  9.472458172909  3.368484564494  4.897116649020  6.860149244452  2.000104051691  9.095345907689  2.197041209512  0.915900069708  5.466098408426  12666.403743723596  1.960852422519  4.631403773504  8.707272511682  7.160635187173
4.337185216936  5.627083903117  8.527726008446  7.726371621169  9.695327074529  9.466562623090  9.794097955580  7.261369431131  3.977635102086  7.096258647515  25981.262291382111  0.965310354685  4.355816215196  6.626176267308  8.334750793832
9.243502279166  1.831796391924  2.252773381067  8.210403335191  4.162803561612  8.669380220195  6.928426031325  8.584450748025  5.136313595850  2.135350175634  82441.783607236640  8.154730289595  0.045234131353  3.183505246508  1.644362073718

Place-opt final QoR
___________________
Scenario Mapping Table
1: func_worst
2: func_best
3: test_worst
4: test_best

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: PCI_CLK
8: v_PCI_CLK
9: SYS_2x_CLK
10: SYS_CLK
11: SDRAM_CLK
12: v_SDRAM_CLK
13: SD_DDR_CLK
14: SD_DDR_CLKn
15: ate_clk

-----------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-----------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000        -          -      -
    1   2   0.0000     0.0000        -          -      -
    1   3   0.0000     0.0000        -          -      -
    1   4   0.0000     0.0000        -          -      -
    1   5   0.0000     0.0000        -          -      -
    1   6   0.0000     0.0000        -          -      -
    1   7   0.0000     0.0000        -          -      -
    1   8   0.0000     0.0000        -          -      -
    1   9   0.0000     0.0000        -          -      -
    1  10   0.0775     1.0759        -          -      -
    1  11   0.0000     0.0000        -          -      -
    1  12   0.0000     0.0000        -          -      -
    1  13   0.0000     0.0000        -          -      -
    1  14   0.0000     0.0000        -          -      -
    2   1        -          -   0.0000     0.0000      0
    2   2        -          -   0.0000     0.0000      0
    2   3        -          -   0.0000     0.0000      0
    2   4        -          -   0.0000     0.0000      0
    2   5        -          -   0.0000     0.0000      0
    2   6        -          -   0.0000     0.0000      0
    2   7        -          -   0.0000     0.0000      0
    2   8        -          -   0.0000     0.0000      0
    2   9        -          -   0.0000     0.0000      0
    2  10        -          -   0.0000     0.0000      0
    2  11        -          -   0.0000     0.0000      0
    2  12        -          -   0.0000     0.0000      0
    2  13        -          -   0.0000     0.0000      0
    2  14        -          -   0.0000     0.0000      0
    3   1   0.0000     0.0000        -          -      -
    3   2   0.0000     0.0000        -          -      -
    3   3   0.0000     0.0000        -          -      -
    3   4   0.0000     0.0000        -          -      -
    3   5   0.0000     0.0000        -          -      -
    3   6   0.0000     0.0000        -          -      -
    3   7   0.0000     0.0000        -          -      -
    3   8   0.0000     0.0000        -          -      -
    3   9   1.1701     1.1701        -          -      -
    3  10   0.0513     0.0513        -          -      -
    3  11   0.4078     0.4078        -          -      -
    3  12   0.0000     0.0000        -          -      -
    3  13   0.0000     0.0000        -          -      -
    3  14   0.0000     0.0000        -          -      -
    3  15   0.0000     0.0000        -          -      -
    4   1        -          -   0.0000     0.0000      0
    4   2        -          -   0.0000     0.0000      0
    4   3        -          -   0.0000     0.0000      0
    4   4        -          -   0.0000     0.0000      0
    4   5        -          -   0.0000     0.0000      0
    4   6        -          -   0.0000     0.0000      0
    4   7        -          -   0.0000     0.0000      0
    4   8        -          -   0.0000     0.0000      0
    4   9        -          -   0.0000     0.0000      0
    4  10        -          -   0.0000     0.0000      0
    4  11        -          -   0.0000     0.0000      0
    4  12        -          -   0.0000     0.0000      0
    4  13        -          -   0.0000     0.0000      0
    4  14        -          -   0.0000     0.0000      0
    4  15        -          -   0.0000     0.0000      0
--------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0775     1.0759   1.0759     48        -          -      -        5     0.0237       58  374017440
    2   *        -          -        -      -   0.0000     0.0000      0        0     0.0000       14 283419967488
    3   *   1.1701     1.6291   1.6291      3        -          -      -        5     0.0237       58  381336576
    4   *        -          -        -      -   0.0000     0.0000      0        0     0.0000       14 312405032960
--------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   1.1701     2.7050   2.7050     51   0.0000     0.0000      0        5     0.0237       61 312405032960    382002.84      45681       2280       5173
--------------------------------------------------------------------------------------------------------------------

Place-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Place-opt final QoR Summary      1.1701     2.7050   2.7050     51   0.0000     0.0000      0        5       61 312405032960    382002.84      45681

Place-opt command complete                CPU:  5554 s (  1.54 hr )  ELAPSE:  6620 s (  1.84 hr )  MEM-PEAK:  2448 MB
Place-opt command statistics  CPU=4826 sec (1.34 hr) ELAPSED=4818 sec (1.34 hr) MEM-PEAK=2.391 GB
Information: The net parasitics of block ORCA_TOP are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned ON for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Design Average RC for design ORCA_TOP  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.083812 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.101840 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'ORCA_TOP'. (NEX-022)
Information: Crosstalk analysis has been disabled. (TIM-114)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 48680, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 48677, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 706. (TIM-112)
Information: Running auto PG connection. (NDM-099)
Information: Ending 'place_opt' (FLW-8001)
Information: Time: 2023-05-17 17:21:11 / Session: 1.85 hr / Command: 1.47 hr / Memory: 2448 MB (FLW-8100)
Information: Saving 'ORCA_TOP_lib:ORCA_TOP.design' to 'ORCA_TOP_lib:place2.design'. (DES-028)
Information: Overwriting design 'ORCA_TOP_lib:place2.design' in library 'ORCA_TOP_lib' created by another process. (NDM-135)
######## FINISHED PLACE #################
######## STARTING CTS #################
#set_ccopt_property insertion_delay 350ps -pin occ_int2/U_clk_control_i_0/fast_clk_enable_l_reg/CLK
#set_ccopt_property use_inverters false 
#set_ccopt_property buffer_cells [ get_db [get_lib_cells */NBUF*LVT* ] .base_name ]
Information: Starting 'clock_opt -from build_clock -to route_clock' (FLW-8000)
Information: Time: 2023-05-17 17:21:42 / Session: 1.86 hr / Command: 0.00 hr / Memory: 2448 MB (FLW-8100)
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1600 seconds to build cellmap data
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
Warning: the app option 'time.si_enable_analysis' should not be set to be true in pre-route stage, enforce it to be false temporarily. (OPT-215)
Information: The net parasitics of block ORCA_TOP are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Design Average RC for design ORCA_TOP  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.083812 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.101840 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (10098560 8092160)
Number of VARs = 2
Number of unique PDs = 2
Number of Power Domains = 2
Number of Voltage Areas = 2
Number of supply Nets = 3
Number of used supplies = 0
Blocked VAs: 
INFO: auto-mv setup started.

Information: Starting clock_opt / build_clock (FLW-8000)
Information: Time: 2023-05-17 17:21:47 / Session: 1.86 hr / Command: 0.00 hr / Memory: 2448 MB (FLW-8100)

Information: Starting clock_opt / build_clock / Trial CTS (FLW-8000)
Information: Time: 2023-05-17 17:21:47 / Session: 1.86 hr / Command: 0.00 hr / Memory: 2448 MB (FLW-8100)
Running clock synthesis step.
Information: Ending clock_opt / build_clock / Trial CTS (FLW-8001)
Information: Time: 2023-05-17 17:21:47 / Session: 1.86 hr / Command: 0.00 hr / Memory: 2448 MB (FLW-8100)

Information: Starting clock_opt / build_clock / Optimization (FLW-8000)
Information: Time: 2023-05-17 17:21:47 / Session: 1.86 hr / Command: 0.00 hr / Memory: 2448 MB (FLW-8100)

Information: Ending clock_opt / build_clock / Optimization (FLW-8001)
Information: Time: 2023-05-17 17:21:47 / Session: 1.86 hr / Command: 0.00 hr / Memory: 2448 MB (FLW-8100)

Information: Starting clock_opt / build_clock / CTS (FLW-8000)
Information: Time: 2023-05-17 17:21:47 / Session: 1.86 hr / Command: 0.00 hr / Memory: 2448 MB (FLW-8100)
Analyzing timing for OCV-aware CTS
Information: The RC mode used is VR for design 'ORCA_TOP'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 48680, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 48677, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 706. (TIM-112)
************************************************************
* CTS STEP: Design Initialization for Clock Synthesis
************************************************************
Information: All clock objects will be converted from ideal to propagated clock during CTS. (CTS-105)
Information: CTS will work on the following scenarios. (CTS-101)
   func_worst   (Mode: func; Corner: Cmax)
   func_best    (Mode: func; Corner: Cmin)
   test_worst   (Mode: test; Corner: Cmax)
   test_best    (Mode: test; Corner: Cmin)
Information: CTS will work on all clocks in active scenarios, including 7 master clocks and 6 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00fF
   Power       : 1.00pW
Information: Clock derating is disabled

CTS related app options set by user:
   No CTS related app option is set.

Buffer/Inverter reference list for clock tree synthesis:
   saed32lvt_c/NBUFFX16_LVT
   saed32lvt_c/NBUFFX2_LVT
   saed32lvt_c/NBUFFX4_LVT
   saed32lvt_c/NBUFFX8_LVT
   saed32lvt_c/AOBUFX1_LVT
   saed32lvt_c/AOBUFX2_LVT
   saed32lvt_c/AOBUFX4_LVT
   saed32lvt_c/AOINVX1_LVT
   saed32lvt_c/AOINVX2_LVT
   saed32lvt_c/AOINVX4_LVT

ICG reference list:
   saed32lvt_c/CGLNPRX2_LVT
   saed32lvt_c/CGLNPRX8_LVT
   saed32lvt_c/CGLNPSX16_LVT
   saed32lvt_c/CGLNPSX2_LVT
   saed32lvt_c/CGLNPSX4_LVT
   saed32lvt_c/CGLNPSX8_LVT
   saed32lvt_c/CGLPPRX2_LVT
   saed32lvt_c/CGLPPRX8_LVT
   saed32lvt_c/CGLPPSX16_LVT
   saed32lvt_c/CGLPPSX2_LVT
   saed32lvt_c/CGLPPSX4_LVT
   saed32lvt_c/CGLPPSX8_LVT

Information: 'Cmax' is identified as primary corner for initial clock tree building. (CTS-103)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (10098560 8092160)
Number of VARs = 2
Number of unique PDs = 2
Number of Power Domains = 2
Number of Voltage Areas = 2
Number of supply Nets = 3
Number of used supplies = 0
Blocked VAs: 
INFO: auto-mv setup started.
CTS NDR rule list:
   Clock: PCI_CLK (mode func); Net Type: internal; Rule: clock_double_spacing; Min Layer: M3; Max Layer: M6
   Clock: PCI_CLK (mode func); Net Type: root;     Rule: clock_double_spacing; Min Layer: M3; Max Layer: M6
   Clock: SDRAM_CLK (mode func); Net Type: internal; Rule: clock_double_spacing; Min Layer: M3; Max Layer: M6
   Clock: SDRAM_CLK (mode func); Net Type: root;     Rule: clock_double_spacing; Min Layer: M3; Max Layer: M6
   Clock: SYS_2x_CLK (mode func); Net Type: internal; Rule: clock_double_spacing; Min Layer: M3; Max Layer: M6
   Clock: SYS_2x_CLK (mode func); Net Type: root;     Rule: clock_double_spacing; Min Layer: M3; Max Layer: M6

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Information: The run time for design initialization is 0 hr : 0 min : 4.42 sec, cpu time is 0 hr : 0 min : 4.42 sec. (CTS-104)
************************************************************
* CTS STEP: Existing Clock Tree Removal
************************************************************

No buffer or inverter has been removed.
Information: The run time for existing clock tree removal is 0 hr : 0 min : 0.06 sec, cpu time is 0 hr : 0 min : 0.06 sec. (CTS-104)
************************************************************
* CTS STEP: Clock Tree Initialization
************************************************************
Information: Initializing classic cellmap without advanced rules enabled and with NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1

NPLDRC: Using a 8x8 grid for PG structure analysis
NPLDRC: Filter 32.40% (1327/4096) blocked grids
Scanning PG objects...
PG hash cached 2 nets; 69 viaBoxes; 0 viaMatrixRefs; 0 patterns; 0 extensions.
PG scanned 817 shapes (494 on M2); 73959 vias (12754 on M2); 199 under straps (199 on M7); 20652 staples; 0 tall vias; 1470 base straps.
PG scan complete.  Hash key = b1b3e744399ba933
Expand check halo by 0.1520 x 0.1520
Information: Analyzing PG structure for 10 layers using 1 cores. (NPLDRC-001)
Loading layer MRDL:
Loading layer M9:
Loading layer M8:
Loading layer M7:
Loading layer M6:
Loading layer M5:
Loading layer M4:
Loading layer M3:
Loading layer M2:
Loading layer M1:
Formatting 61827 sectors on layer M1:
Layer M1: 20612 straps, 41215 other, 0 preroute
Layer M1: 14 secDefs  61827 sectors (0 empty)
Formatting 42738 sectors on layer M2:
Layer M2: 20959 straps, 21779 other, 0 preroute
Layer M2: 103 secDefs  42738 sectors (0 empty)
Formatting 9271 sectors on layer M3:
Layer M3: 0 straps, 9271 other, 0 preroute
Layer M3: 158 secDefs  9271 sectors (0 empty)
Formatting 13060 sectors on layer M4:
Layer M4: 0 straps, 13060 other, 0 preroute
Layer M4: 35 secDefs  13060 sectors (0 empty)
Formatting 9271 sectors on layer M5:
Layer M5: 0 straps, 9271 other, 0 preroute
Layer M5: 91 secDefs  9271 sectors (0 empty)
Formatting 12754 sectors on layer M6:
Layer M6: 0 straps, 12754 other, 0 preroute
Layer M6: 218 secDefs  12754 sectors (0 empty)
Formatting 1728 sectors on layer M7:
Layer M7: 925 straps, 803 other, 0 preroute
Layer M7: 231 secDefs  1728 sectors (0 empty)
Formatting 18949 sectors on layer M8:
Layer M8: 9533 straps, 9416 other, 0 preroute
Layer M8: 156 secDefs  18949 sectors (0 empty)
Formatting 0 sectors on layer M9:
Layer M9: 0 straps, 0 other, 0 preroute
Layer M9: 0 secDefs  0 sectors (0 empty)
Formatting 0 sectors on layer MRDL:
Layer MRDL: 0 straps, 0 other, 0 preroute
Layer MRDL: 0 secDefs  0 sectors (0 empty)

Warning: Cannot save PG structure analysis in block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute PG data. (PDC-017)

NPLDRC Sector Array Stats:
Num Sectors: 169598
Num SecDefs:  1006

Connection checks for layer M2: blocked_pin pin_access_default track_none pin_extend0
Connection checks for layer M3: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M4: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M5: blocked_pin pin_access_default track_none pin_extend1

NPLDRC app_option (user set) values:
---------------------------------------


---------------------------------------
Total 3.9800 seconds to build cellmap data
Total 1.3800 seconds to load 50263 cell instances into cellmap
Moveable cells: 46045; Application fixed cells: 0; Macro cells: 0; User fixed cells: 4218
Average cell width 1.9564, cell height 1.6733, cell area 3.2744 for total 46045 placed and application fixed cells
Information: Legalizer's PDC rule check is enabled
Information: Legalizer's advanced rule check is enabled

Start Auto-Exception Derivations...
 No internal pin was found.
 No conflict pin was found.
Information: The stitching and editing of coupling caps is turned OFF for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 48680, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 104, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 3. (TIM-112)
 No macro pin was found for clock balance point settings.
 No macro pin was found for disabling self arcs.
Information: The run time for clock tree initialization is 0 hr : 0 min : 6.82 sec, cpu time is 0 hr : 0 min : 6.82 sec. (CTS-104)
Drc Mode Option: auto
Enable multi-thread Tasks, number of thread is 1
************************************************************
* CTS STEP: Clock Cell Relocation
************************************************************
Information: Relocated the clock cell 'I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch' from (422.22, 101.96) to (276.76, 158.81). (CTS-106)
APSINFO: No multi-Vth libcells found, turning off percentage LVT optimization flow
Drc Mode Option: auto
ABF: Best buffer=NBUFFX16_LVT: useInverter=false: effort=low: 4.985: func_worst: 0
ABF: Best buffer=AOBUFX4_LVT: best inverter=AOINVX4_LVT: useInverter=true: effort=low: 2.916: func_worst: 1
ABF: Best buffer=NBUFFX16_LVT: useInverter=false: effort=low: 4.985: func_best: 0
ABF: Best buffer=AOBUFX4_LVT: best inverter=AOINVX4_LVT: useInverter=true: effort=low: 2.916: func_best: 1
ABF: Best buffer=NBUFFX16_LVT: useInverter=false: effort=low: 4.985: test_worst: 0
ABF: Best buffer=AOBUFX4_LVT: best inverter=AOINVX4_LVT: useInverter=true: effort=low: 2.916: test_worst: 1
ABF: Best buffer=NBUFFX16_LVT: useInverter=false: effort=low: 4.985: test_best: 0
ABF: Best buffer=AOBUFX4_LVT: best inverter=AOINVX4_LVT: useInverter=true: effort=low: 2.916: test_best: 1
ABF: Core Area = 50 X 50 ()
Virtually optimized 9 out of 45901 cells
Virtually buffered 9 cell outputs
Back-annotation statistics for mode 'func'
  5071 back-annotations generated.
  0 have been transition time back annotations.
  0 have been skipped.
Back-annotation statistics for mode 'test'
  5071 back-annotations generated.
  0 have been transition time back annotations.
  0 have been skipped.
  Back-annotation succeeded on all arcs
Information: Exception 'timing' is applied on 'occ_int2/clk[2]'. (CTS-062)
Inst 'occ_int2/U1' did not get relocated
Inst 'occ_int2/fast_clk_2_clkgt/u_icg' did not get relocated
Information: Relocated the clock cell 'I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch' from (716.50, 152.12) to (560.54, 95.27). (CTS-106)
Information: Relocated the clock cell 'I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch' from (556.14, 208.97) to (539.42, 225.69). (CTS-106)
Inst 'occ_int2/U2' did not get relocated
Inst 'occ_int2/fast_clk_1_clkgt/u_icg' did not get relocated
Information: Relocated the clock cell 'I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch' from (245.90, 429.67) to (277.82, 422.98). (CTS-106)
Information: Relocated the clock cell 'I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch' from (245.45, 416.30) to (279.50, 426.33). (CTS-106)
Information: Relocated the clock cell 'I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch' from (243.32, 419.64) to (278.28, 419.64). (CTS-106)
Information: Relocated the clock cell 'I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch' from (239.52, 419.64) to (276.30, 422.98). (CTS-106)
Information: Relocated the clock cell 'I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch' from (245.75, 416.30) to (277.52, 419.64). (CTS-106)
Information: Relocated the clock cell 'I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch' from (251.53, 416.30) to (291.35, 426.33). (CTS-106)
Information: Relocated the clock cell 'I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch' from (256.70, 419.64) to (286.34, 422.98). (CTS-106)
Information: Relocated the clock cell 'I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch' from (251.68, 419.64) to (285.88, 429.67). (CTS-106)
Information: Relocated the clock cell 'I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch' from (240.74, 436.36) to (269.92, 436.36). (CTS-106)
Information: Relocated the clock cell 'I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch' from (239.52, 436.36) to (246.51, 439.70). (CTS-106)
Information: Relocated the clock cell 'I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch' from (240.43, 433.02) to (274.48, 439.70). (CTS-106)
Information: Relocated the clock cell 'I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch' from (230.10, 429.67) to (298.95, 429.67). (CTS-106)
Information: Relocated the clock cell 'I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch' from (222.19, 412.95) to (181.61, 429.67). (CTS-106)
Information: Relocated the clock cell 'I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch' from (230.55, 429.67) to (183.58, 446.39). (CTS-106)
Information: Relocated the clock cell 'I_RISC_CORE/I_DATA_PATH_clk_gate_PSWL_Carry_reg/latch' from (238.30, 429.67) to (229.94, 426.33). (CTS-106)
Information: Relocated the clock cell 'I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch' from (234.66, 433.02) to (234.66, 436.36). (CTS-106)
Information: Exception 'timing' is applied on 'occ_int2/clk[0]'. (CTS-062)
Inst 'occ_int2/U3' did not get relocated
Inst 'occ_int2/fast_clk_0_clkgt/u_icg' did not get relocated
Information: Relocated the clock cell 'I_BLENDER_1/clk_gate_rem_green_reg/latch' from (483.94, 329.35) to (612.22, 342.73). (CTS-106)
Information: Relocated the clock cell 'I_CONTEXT_MEM/clk_gate_ram_write_addr_reg/latch' from (419.34, 392.89) to (734.28, 496.55). (CTS-106)
Information: Relocated the clock cell 'I_CONTEXT_MEM/clk_gate_ram_read_addr_reg/latch' from (818.18, 499.90) to (821.38, 509.93). (CTS-106)
Inst 'I_CLOCKING/occ_int1/U1' did not get relocated
Inst 'I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg' did not get relocated
Inst 'I_CLOCKING/sys_clk_in_reg' did not get relocated
Inst 'occ_int2/slow_clk_2_clkgt/u_icg' did not get relocated
Information: Relocated the clock cell 'I_CLOCKING/occ_int1/slow_clk_clkgt/u_icg' from (531.82, 21.70) to (540.48, 25.05). (CTS-106)
Information: Relocated the clock cell 'occ_int2/slow_clk_0_clkgt/u_icg' from (553.86, 15.02) to (564.65, 11.67). (CTS-106)
Inst 'occ_int2/slow_clk_1_clkgt/u_icg' did not get relocated
A total of 24 clock cells have been relocated
Information: The run time for clock cell relocation is 0 hr : 0 min : 11.74 sec, cpu time is 0 hr : 0 min : 11.73 sec. (CTS-104)
Information: The stitching and editing of coupling caps is turned OFF for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 48681, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 105, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 3. (TIM-112)
Running netlink placer..
Core Area = 50 X 41 ()
Information: The run time for netlink placement is 0 hr : 0 min : 1.08 sec, cpu time is 0 hr : 0 min : 1.44 sec. (CTS-104)
************************************************************
* CTS STEP: Gate-By-Gate Clock Tree Synthesis
************************************************************
-------------------------------------------------------------
 Gate level 4 clock tree synthesis
 driving pin = I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/GCLK
 Clocks:
     PCI_CLK (func), PCI_CLK (test),
     ate_clk (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 384
 Number of ignore points = 0
 Added 8 Repeaters. Built 2 Repeater Levels
 Phase delay: I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/CLK : (0.706 0.651) : skew = 0.056
-------------------------------------------------------------
 Gate level 3 clock tree synthesis
 driving pin = occ_int2/U1/Y
 Clocks:
     PCI_CLK (func), PCI_CLK (test),
     ate_clk (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 2
 Number of ignore points = 0
Information: Exception 'timing' is applied on 'occ_int2/clk[2]'. (CTS-062)
Information: Exception 'timing' is applied on 'occ_int2/clk[2]'. (CTS-062)
Information: Exception 'timing' is applied on 'occ_int2/clk[2]'. (CTS-062)
 Number of gates with existing phase delay = 1
    1. Phase delay = (max r/f: 0.706215/__ min r/f: 0.650692/__) : skew = 0.055523 : I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/CLK
 Added 4 Repeaters. Built 3 Repeater Levels
 Phase delay: occ_int2/U1/A1 : (0.979 0.413) : skew = 0.565
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = occ_int2/fast_clk_2_clkgt/u_icg/GCLK
 Clocks:
     PCI_CLK (func), PCI_CLK (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 0
 Number of ignore points = 0
 Number of gates with existing phase delay = 1
    1. Phase delay = (max r/f: 0.978661/__ min r/f: 0.413284/__) : skew = 0.565376 : occ_int2/U1/A1
 Added 1 Repeater. Built 1 Repeater Level
 Phase delay: occ_int2/fast_clk_2_clkgt/u_icg/CLK : (1.209 0.643) : skew = 0.565
-------------------------------------------------------------
 Gate level 1 clock tree synthesis
 driving pin = pclk
 Clocks:
     PCI_CLK (func), PCI_CLK (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 8
 Number of ignore points = 0
Information: Exception 'timing' is applied on 'occ_int2/fast_clk[2]'. (CTS-062)
Information: Exception 'timing' is applied on 'occ_int2/fast_clk[2]'. (CTS-062)
Information: Exception 'timing' is applied on 'occ_int2/fast_clk[2]'. (CTS-062)
 Number of gates with existing phase delay = 1
    1. Phase delay = (max r/f: 1.208591/__ min r/f: 0.643215/__) : skew = 0.565376 : occ_int2/fast_clk_2_clkgt/u_icg/CLK
 Added 1 Repeater. Built 1 Repeater Level
 Phase delay: pclk : (1.202 0.103) : skew = 1.099
-------------------------------------------------------------
 Gate level 4 clock tree synthesis
 driving pin = I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK
 Clocks:
     SDRAM_CLK (func), SDRAM_CLK (test),
     ate_clk (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 1343
 Number of ignore points = 0
 Added 25 Repeaters. Built 3 Repeater Levels
 Phase delay: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK : (0.822 0.734) : skew = 0.088
-------------------------------------------------------------
 Gate level 4 clock tree synthesis
 driving pin = I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK
 Clocks:
     SDRAM_CLK (func), SDRAM_CLK (test),
     ate_clk (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 1343
 Number of ignore points = 0
 Added 25 Repeaters. Built 3 Repeater Levels
 Phase delay: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/CLK : (0.879 0.707) : skew = 0.172
-------------------------------------------------------------
 Gate level 3 clock tree synthesis
 driving pin = occ_int2/U2/Y
 Clocks:
     SDRAM_CLK (func), SDRAM_CLK (test),
     ate_clk (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 166
 Number of ignore points = 2
 Number of gates with existing phase delay = 2
    1. Phase delay = (max r/f: __/0.879173 min r/f: __/0.706978) : skew = 0.172195 : I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/CLK
    2. Phase delay = (max r/f: 0.821972/__ min r/f: 0.733643/__) : skew = 0.088329 : I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK
 Added 6 Repeaters. Built 2 Repeater Levels
 Phase delay: occ_int2/U2/A1 : (1.075 0.509) : skew = 0.566
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = occ_int2/fast_clk_1_clkgt/u_icg/GCLK
 Clocks:
     SDRAM_CLK (func), SDRAM_CLK (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 0
 Number of ignore points = 0
 Number of gates with existing phase delay = 1
    1. Phase delay = (max r/f: 1.013622/1.075134 min r/f: 0.508823/0.545330) : skew = 0.566311 : occ_int2/U2/A1
 Added 1 Repeater. Built 1 Repeater Level
 Phase delay: occ_int2/fast_clk_1_clkgt/u_icg/CLK : (1.399 0.768) : skew = 0.631
-------------------------------------------------------------
 Gate level 1 clock tree synthesis
 driving pin = sdram_clk
 Clocks:
     SDRAM_CLK (func), SDRAM_CLK (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 8
 Number of ignore points = 0
Information: Exception 'timing' is applied on 'occ_int2/fast_clk[1]'. (CTS-062)
Information: Exception 'timing' is applied on 'occ_int2/fast_clk[1]'. (CTS-062)
Information: Exception 'timing' is applied on 'occ_int2/fast_clk[1]'. (CTS-062)
 Number of gates with existing phase delay = 1
    1. Phase delay = (max r/f: 1.272602/1.399174 min r/f: 0.767784/0.869370) : skew = 0.631390 : occ_int2/fast_clk_1_clkgt/u_icg/CLK
 Added 1 Repeater. Built 1 Repeater Level
 Phase delay: sdram_clk : (1.387 0.109) : skew = 1.278
-------------------------------------------------------------
 Gate level 4 clock tree synthesis
 driving pin = I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/GCLK
 Clocks:
     SYS_2x_CLK (func), SYS_2x_CLK (test),
     ate_clk (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 9
 Number of ignore points = 0
 Added 1 Repeater. Built 1 Repeater Level
 Phase delay: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/CLK : (0.229 0.229) : skew = 0.000
-------------------------------------------------------------
 Gate level 4 clock tree synthesis
 driving pin = I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/GCLK
 Clocks:
     SYS_2x_CLK (func), SYS_2x_CLK (test),
     ate_clk (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 9
 Number of ignore points = 0
 Added 1 Repeater. Built 1 Repeater Level
 Phase delay: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/CLK : (0.227 0.227) : skew = 0.000
-------------------------------------------------------------
 Gate level 4 clock tree synthesis
 driving pin = I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/GCLK
 Clocks:
     SYS_2x_CLK (func), SYS_2x_CLK (test),
     ate_clk (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 9
 Number of ignore points = 0
 Added 1 Repeater. Built 1 Repeater Level
 Phase delay: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/CLK : (0.228 0.228) : skew = 0.000
-------------------------------------------------------------
 Gate level 4 clock tree synthesis
 driving pin = I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/GCLK
 Clocks:
     SYS_2x_CLK (func), SYS_2x_CLK (test),
     ate_clk (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 9
 Number of ignore points = 0
 Added 1 Repeater. Built 1 Repeater Level
 Phase delay: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/CLK : (0.229 0.229) : skew = 0.000
-------------------------------------------------------------
 Gate level 4 clock tree synthesis
 driving pin = I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/GCLK
 Clocks:
     SYS_2x_CLK (func), SYS_2x_CLK (test),
     ate_clk (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 9
 Number of ignore points = 0
 Added 1 Repeater. Built 1 Repeater Level
 Phase delay: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/CLK : (0.228 0.228) : skew = 0.000
-------------------------------------------------------------
 Gate level 4 clock tree synthesis
 driving pin = I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/GCLK
 Clocks:
     SYS_2x_CLK (func), SYS_2x_CLK (test),
     ate_clk (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 9
 Number of ignore points = 0
 Added 1 Repeater. Built 1 Repeater Level
 Phase delay: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/CLK : (0.229 0.228) : skew = 0.000
-------------------------------------------------------------
 Gate level 4 clock tree synthesis
 driving pin = I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/GCLK
 Clocks:
     SYS_2x_CLK (func), SYS_2x_CLK (test),
     ate_clk (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 9
 Number of ignore points = 0
 Added 1 Repeater. Built 1 Repeater Level
 Phase delay: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/CLK : (0.229 0.229) : skew = 0.000
-------------------------------------------------------------
 Gate level 4 clock tree synthesis
 driving pin = I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/GCLK
 Clocks:
     SYS_2x_CLK (func), SYS_2x_CLK (test),
     ate_clk (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 9
 Number of ignore points = 0
 Added 1 Repeater. Built 1 Repeater Level
 Phase delay: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/CLK : (0.230 0.229) : skew = 0.000
-------------------------------------------------------------
 Gate level 4 clock tree synthesis
 driving pin = I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/GCLK
 Clocks:
     SYS_2x_CLK (func), SYS_2x_CLK (test),
     ate_clk (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 9
 Number of ignore points = 0
 Added 1 Repeater. Built 1 Repeater Level
 Phase delay: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/CLK : (0.228 0.228) : skew = 0.000
-------------------------------------------------------------
 Gate level 4 clock tree synthesis
 driving pin = I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/GCLK
 Clocks:
     SYS_2x_CLK (func), SYS_2x_CLK (test),
     ate_clk (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 5
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 4 clock tree synthesis
 driving pin = I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK
 Clocks:
     SYS_2x_CLK (func), SYS_2x_CLK (test),
     ate_clk (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 8
 Number of ignore points = 0
 Added 1 Repeater. Built 1 Repeater Level
 Phase delay: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK : (0.172 0.172) : skew = 0.000
-------------------------------------------------------------
 Gate level 4 clock tree synthesis
 driving pin = I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK
 Clocks:
     SYS_2x_CLK (func), SYS_2x_CLK (test),
     ate_clk (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 32
 Number of ignore points = 0
 Added 1 Repeater. Built 1 Repeater Level
 Phase delay: I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK : (0.249 0.246) : skew = 0.003
-------------------------------------------------------------
 Gate level 4 clock tree synthesis
 driving pin = I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/GCLK
 Clocks:
     SYS_2x_CLK (func), SYS_2x_CLK (test),
     ate_clk (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 16
 Number of ignore points = 0
 Added 1 Repeater. Built 1 Repeater Level
 Phase delay: I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/CLK : (0.178 0.177) : skew = 0.001
-------------------------------------------------------------
 Gate level 4 clock tree synthesis
 driving pin = I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/GCLK
 Clocks:
     SYS_2x_CLK (func), SYS_2x_CLK (test),
     ate_clk (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 16
 Number of ignore points = 0
 Added 1 Repeater. Built 1 Repeater Level
 Phase delay: I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/CLK : (0.235 0.233) : skew = 0.002
-------------------------------------------------------------
 Gate level 4 clock tree synthesis
 driving pin = I_RISC_CORE/I_DATA_PATH_clk_gate_PSWL_Carry_reg/latch/GCLK
 Clocks:
     SYS_2x_CLK (func), SYS_2x_CLK (test),
     ate_clk (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 4
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 4 clock tree synthesis
 driving pin = I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/GCLK
 Clocks:
     SYS_2x_CLK (func), SYS_2x_CLK (test),
     ate_clk (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 17
 Number of ignore points = 0
 Added 1 Repeater. Built 1 Repeater Level
 Phase delay: I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/CLK : (0.233 0.232) : skew = 0.002
-------------------------------------------------------------
 Gate level 5 clock tree synthesis
 driving pin = I_BLENDER_1/clk_gate_rem_green_reg/latch/GCLK
 Clocks:
     SYS_2x_CLK (func), SYS_2x_CLK (test),
     ate_clk (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 1558
 Number of ignore points = 0
 Added 29 Repeaters. Built 3 Repeater Levels
 Phase delay: I_BLENDER_1/clk_gate_rem_green_reg/latch/CLK : (0.873 0.828) : skew = 0.046
-------------------------------------------------------------
 Gate level 5 clock tree synthesis
 driving pin = I_CONTEXT_MEM/clk_gate_ram_write_addr_reg/latch/GCLK
 Clocks:
     SYS_2x_CLK (func), SYS_2x_CLK (test),
     ate_clk (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 6
 Number of ignore points = 0
 Added 1 Repeater. Built 1 Repeater Level
 Phase delay: I_CONTEXT_MEM/clk_gate_ram_write_addr_reg/latch/CLK : (0.467 0.467) : skew = 0.000
-------------------------------------------------------------
 Gate level 5 clock tree synthesis
 driving pin = I_CONTEXT_MEM/clk_gate_ram_read_addr_reg/latch/GCLK
 Clocks:
     SYS_2x_CLK (func), SYS_2x_CLK (test),
     ate_clk (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 6
 Number of ignore points = 0
 Added 1 Repeater. Built 1 Repeater Level
 Phase delay: I_CONTEXT_MEM/clk_gate_ram_read_addr_reg/latch/CLK : (0.465 0.465) : skew = 0.000
-------------------------------------------------------------
 Gate level 3 clock tree synthesis
 driving pin = occ_int2/U3/Y
 Clocks:
     SYS_2x_CLK (func), SYS_2x_CLK (test),
     ate_clk (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 17
 Number of ignore points = 0
Warning: Net occ_int2/clk[0] has MV violations. Buffering will be limited. (OPT-007)
Information: Exception 'timing' is applied on 'occ_int2/clk[0]'. (CTS-062)
Warning: Net occ_int2/clk[0] has MV violations. Buffering will be limited. (OPT-007)
Information: Exception 'timing' is applied on 'occ_int2/clk[0]'. (CTS-062)
Information: Exception 'va boundary pin' is applied on 'I_RISC_CORE/clk'. (CTS-062)
Information: Exception 'timing' is applied on 'occ_int2/clk[0]'. (CTS-062)
Information: Exception 'va boundary pin' is applied on 'I_RISC_CORE/clk'. (CTS-062)
 Number of gates with existing phase delay = 16
    1. Phase delay = (max r/f: 0.249271/__ min r/f: 0.245800/__) : skew = 0.003471 : I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK
    2. Phase delay = (max r/f: 0.235329/__ min r/f: 0.233021/__) : skew = 0.002308 : I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/CLK
    3. Phase delay = (max r/f: 0.233212/__ min r/f: 0.231686/__) : skew = 0.001526 : I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/CLK
    4. Phase delay = (max r/f: 0.229702/__ min r/f: 0.229244/__) : skew = 0.000458 : I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/CLK
    5. Phase delay = (max r/f: 0.229073/__ min r/f: 0.228615/__) : skew = 0.000458 : I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/CLK
    6. Phase delay = (max r/f: 0.228920/__ min r/f: 0.228653/__) : skew = 0.000267 : I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/CLK
    7. Phase delay = (max r/f: 0.228901/__ min r/f: 0.228672/__) : skew = 0.000229 : I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/CLK
    8. Phase delay = (max r/f: 0.228729/__ min r/f: 0.228386/__) : skew = 0.000343 : I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/CLK
    9. Phase delay = (max r/f: 0.228367/__ min r/f: 0.227966/__) : skew = 0.000401 : I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/CLK
   10. Phase delay = (max r/f: 0.228157/__ min r/f: 0.227947/__) : skew = 0.000210 : I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/CLK
   11. Phase delay = (max r/f: 0.228004/__ min r/f: 0.227737/__) : skew = 0.000267 : I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/CLK
   12. Phase delay = (max r/f: 0.227489/__ min r/f: 0.227089/__) : skew = 0.000401 : I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/CLK
   13. Phase delay = (max r/f: 0.177689/__ min r/f: 0.176830/__) : skew = 0.000858 : I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/CLK
   14. Phase delay = (max r/f: 0.175571/__ min r/f: 0.175476/__) : skew = 0.000095 : I_RISC_CORE/I_DATA_PATH_clk_gate_PSWL_Carry_reg/latch/CLK
   15. Phase delay = (max r/f: 0.171833/__ min r/f: 0.171547/__) : skew = 0.000286 : I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK
   16. Phase delay = (max r/f: 0.141354/__ min r/f: 0.141296/__) : skew = 0.000057 : I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/CLK
 Added 8 Repeaters. Built 6 Repeater Levels
 Phase delay: occ_int2/U3/A1 : (0.777 0.460) : skew = 0.317
-------------------------------------------------------------
 Gate level 4 clock tree synthesis
 driving pin = I_CLOCKING/occ_int1/U1/Y
 Clocks:
     SYS_2x_CLK (func), SYS_2x_CLK (test),
     ate_clk (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 146
 Number of ignore points = 0
 Number of gates with existing phase delay = 3
    1. Phase delay = (max r/f: 0.873318/__ min r/f: 0.827541/__) : skew = 0.045776 : I_BLENDER_1/clk_gate_rem_green_reg/latch/CLK
    2. Phase delay = (max r/f: 0.467339/__ min r/f: 0.467243/__) : skew = 0.000095 : I_CONTEXT_MEM/clk_gate_ram_write_addr_reg/latch/CLK
    3. Phase delay = (max r/f: 0.465450/__ min r/f: 0.465317/__) : skew = 0.000134 : I_CONTEXT_MEM/clk_gate_ram_read_addr_reg/latch/CLK
Creating OCV partitions
 Added 13 Repeaters. Built 4 Repeater Levels
 Phase delay: I_CLOCKING/occ_int1/U1/A1 : (1.005 0.599) : skew = 0.405
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = occ_int2/fast_clk_0_clkgt/u_icg/GCLK
 Clocks:
     SYS_2x_CLK (func), SYS_2x_CLK (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 0
 Number of ignore points = 0
 Number of gates with existing phase delay = 1
    1. Phase delay = (max r/f: 0.777264/__ min r/f: 0.459919/__) : skew = 0.317345 : occ_int2/U3/A1
 Added 1 Repeater. Built 1 Repeater Level
 Phase delay: occ_int2/fast_clk_0_clkgt/u_icg/CLK : (1.031 0.713) : skew = 0.317
-------------------------------------------------------------
 Gate level 3 clock tree synthesis
 driving pin = I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK
 Clocks:
     SYS_2x_CLK (func), SYS_2x_CLK (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 0
 Number of ignore points = 0
 Number of gates with existing phase delay = 1
    1. Phase delay = (max r/f: 1.004658/__ min r/f: 0.599346/__) : skew = 0.405312 : I_CLOCKING/occ_int1/U1/A1
 Added 1 Repeater. Built 1 Repeater Level
 Phase delay: I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK : (1.294 0.888) : skew = 0.405
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = I_CLOCKING/sys_clk_in_reg/Q
 Clocks:
     SYS_2x_CLK (func), SYS_2x_CLK (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 8
 Number of ignore points = 0
 Number of gates with existing phase delay = 1
    1. Phase delay = (max r/f: 1.293716/__ min r/f: 0.888405/__) : skew = 0.405312 : I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK
 Added 2 Repeaters. Built 1 Repeater Level
 Phase delay: I_CLOCKING/sys_clk_in_reg/CLK : (1.620 0.409) : skew = 1.211
-------------------------------------------------------------
 Gate level 1 clock tree synthesis
 driving pin = sys_2x_clk
 Clocks:
     SYS_2x_CLK (func), SYS_2x_CLK (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 8
 Number of ignore points = 0
Information: Exception 'timing' is applied on 'occ_int2/fast_clk[0]'. (CTS-062)
Information: Exception 'timing' is applied on 'occ_int2/fast_clk[0]'. (CTS-062)
Information: Exception 'timing' is applied on 'occ_int2/fast_clk[0]'. (CTS-062)
 Number of gates with existing phase delay = 2
    1. Phase delay = (max r/f: 1.620102/__ min r/f: 0.409317/__) : skew = 1.210785 : I_CLOCKING/sys_clk_in_reg/CLK
    2. Phase delay = (max r/f: 1.030655/__ min r/f: 0.713310/__) : skew = 0.317345 : occ_int2/fast_clk_0_clkgt/u_icg/CLK
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = occ_int2/slow_clk_2_clkgt/u_icg/GCLK
 Clocks:
     ate_clk (test)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 600.000000
 Number of load sinks = 0
 Number of ignore points = 0
 Number of gates with existing phase delay = 1
    1. Phase delay = (max r/f: 0.924568/__ min r/f: 0.359192/__) : skew = 0.565376 : occ_int2/U1/A3
 Added 1 Repeater. Built 1 Repeater Level
 Phase delay: occ_int2/slow_clk_2_clkgt/u_icg/CLK : (1.211 0.645) : skew = 0.565
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = I_CLOCKING/occ_int1/slow_clk_clkgt/u_icg/GCLK
 Clocks:
     ate_clk (test)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 600.000000
 Number of load sinks = 2
 Number of ignore points = 0
 Number of gates with existing phase delay = 1
    1. Phase delay = (max r/f: 0.972424/__ min r/f: 0.567112/__) : skew = 0.405312 : I_CLOCKING/occ_int1/U1/A3
 Added 2 Repeaters. Built 1 Repeater Level
 Phase delay: I_CLOCKING/occ_int1/slow_clk_clkgt/u_icg/CLK : (1.260 0.410) : skew = 0.851
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = occ_int2/slow_clk_0_clkgt/u_icg/GCLK
 Clocks:
     ate_clk (test)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 600.000000
 Number of load sinks = 6
 Number of ignore points = 0
 Number of gates with existing phase delay = 1
    1. Phase delay = (max r/f: 0.768166/__ min r/f: 0.450840/__) : skew = 0.317326 : occ_int2/U3/A3
 Added 2 Repeaters. Built 1 Repeater Level
 Phase delay: occ_int2/slow_clk_0_clkgt/u_icg/CLK : (1.030 0.425) : skew = 0.605
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = occ_int2/slow_clk_1_clkgt/u_icg/GCLK
 Clocks:
     ate_clk (test)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 600.000000
 Number of load sinks = 0
 Number of ignore points = 0
 Number of gates with existing phase delay = 1
    1. Phase delay = (max r/f: 0.963249/1.008854 min r/f: 0.458260/0.479240) : skew = 0.550594 : occ_int2/U2/A3
 Added 1 Repeater. Built 1 Repeater Level
 Phase delay: occ_int2/slow_clk_1_clkgt/u_icg/CLK : (1.382 0.748) : skew = 0.634
-------------------------------------------------------------
 Gate level 1 clock tree synthesis
 driving pin = ate_clk
 Clocks:
     ate_clk (test)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 600.000000
 Number of load sinks = 4
 Number of ignore points = 0
 Number of gates with existing phase delay = 4
    1. Phase delay = (max r/f: 1.253395/1.382427 min r/f: 0.748405/0.852833) : skew = 0.634022 : occ_int2/slow_clk_1_clkgt/u_icg/CLK
    2. Phase delay = (max r/f: 1.260204/0.409565 min r/f: 0.854874/0.409565) : skew = 0.850639 : I_CLOCKING/occ_int1/slow_clk_clkgt/u_icg/CLK
    3. Phase delay = (max r/f: 1.210728/__ min r/f: 0.645351/__) : skew = 0.565376 : occ_int2/slow_clk_2_clkgt/u_icg/CLK
    4. Phase delay = (max r/f: 1.029606/0.425758 min r/f: 0.712261/0.424862) : skew = 0.604744 : occ_int2/slow_clk_0_clkgt/u_icg/CLK
 Added 3 Repeaters. Built 2 Repeater Levels
 Phase delay: ate_clk : (1.409 0.278) : skew = 1.131
Information: The run time for gate-by-gate clock tree synthesis is 0 hr : 1 min : 6.18 sec, cpu time is 0 hr : 1 min : 6.89 sec. (CTS-104)
************************************************************
* CTS STEP: Latency Bottleneck Analysis
************************************************************
* PD jump Gates (sorted by PD jump): Largest latency jumps (> 0.500000)

Clock         Phase     PD Jump   Buf/inv   Sinks     Gates     From Pin  To Pin
Root          Delay
----------------------------------------------------------------------------------------------------
SDRAM_CLK     0.8447    0.8447    6         134       34        occ_int2/U2/Y I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_6_/CLK
--------------------------------------------------------------------------------
Information: The run time for Latency bottleneck reporting is 0 hr : 0 min : 0.09 sec, cpu time is 0 hr : 0 min : 0.09 sec. (CTS-104)
************************************************************
* CTS STEP: DRC Fixing Beyond Exceptions
************************************************************
Information: Relocated the clock cell 'U194' from (497.77, 11.67) to (498.22, 11.67). (CTS-106)
Inst 'I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25504' did not get relocated
Running netlink placer..
Core Area = 50 X 41 ()
-------------------------------------------------------------
 Gate level 3 clock DRC fixing
 driving pin = U194/Y
 Clocks:
     SDRAM_CLK (func)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of loads = 1
-------------------------------------------------------------
 Gate level 2 clock DRC fixing
 driving pin = I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25504/Y
 Clocks:
     SDRAM_CLK (func)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of loads = 2
 Added 1 Repeater. Built 1 Repeater Level
Information: The run time for DRC fixing beyond exceptions is 0 hr : 0 min : 0.93 sec, cpu time is 0 hr : 0 min : 0.93 sec. (CTS-104)
There are 166 buffers and 0 inverters added (total area 835.88) by Clock Tree Synthesis.
Information: 0 out of 202 clock cells have been moved due to NDR or via ladder related legalization rules.
************************************************************
* CTS STEP: Clock Net Global Routing
************************************************************
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M7
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Ignore 3 top cell ports with no pins. (ZRT-027)
Skipping 4 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Found 1 voltage-areas.
When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range.
Performing initial clock net global routing ...
Loading parastics information to the router ...
parastics information loaded to the router.
Information: The net parasitics of block ORCA_TOP are cleared. (TIM-123)
Total number of global routed clock nets: 206
Information: The run time for clock net global routing is 0 hr : 0 min : 14.84 sec, cpu time is 0 hr : 0 min : 15.15 sec. (CTS-104)
Information: The stitching and editing of coupling caps is turned OFF for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Design ORCA_TOP has 48849 nets, 206 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'ORCA_TOP'. (NEX-022)
Information: Design Average RC for design ORCA_TOP  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.083812 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.101840 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 48846, routed nets = 206, across physical hierarchy nets = 0, parasitics cached nets = 273, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 11. (TIM-112)
************************************************************
* CTS STEP: Pre-Optimization DRC Fixing
************************************************************
Started Initial DRC Fixing at Wed May 17 17:25:06 2023
Scenario func:Cmax
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
SYS_2x_CLK                 1.6613       1.2541           84       0.0000       0.0284           83     413.2382     550.9842
                                                                                                                            
SDRAM_CLK                  1.3753       1.2660           75       0.0026       0.0331           58     328.3540     349.7021
                                                                                                                            
PCI_CLK                    1.2200       1.1170            6       0.0117       0.0401           14      65.5692      80.3095
                                                                                                                            
Scenario func:Cmin
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
SYS_2x_CLK                 0.3901       0.3108           63       0.0000       0.0269           83     413.2382     550.9842
                                                                                                                            
SDRAM_CLK                  0.2636       0.2399           75       0.0000       0.0387           58     328.3540     349.7021
                                                                                                                            
PCI_CLK                    0.2616       0.2389            6       0.0000       0.0378           14      65.5692      80.3095
                                                                                                                            
Scenario test:Cmax
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
SYS_2x_CLK                 1.6613       1.2541           72       0.0000       0.0284           83     413.2382     550.9842
                                                                                                                            
SDRAM_CLK                  1.3753       1.2660           60       0.0000       0.0331           58     328.3540     349.7021
                                                                                                                            
PCI_CLK                    1.2200       1.1170            4       0.0000       0.0401           14      65.5692      80.3095
                                                                                                                            
ate_clk                    1.4306       1.1520           29       0.0000       0.0401          143     775.3934     940.5869
                                                                                                                            
Scenario test:Cmin
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
SYS_2x_CLK                 0.3901       0.3108           54       0.0000       0.0269           83     413.2382     550.9842
                                                                                                                            
SDRAM_CLK                  0.2636       0.2399           60       0.0000       0.0387           58     328.3540     349.7021
                                                                                                                            
PCI_CLK                    0.2616       0.2389            4       0.0000       0.0378           14      65.5692      80.3095
                                                                                                                            
ate_clk                    0.2967       0.2467           26       0.0000       0.0387          143     775.3934     940.5869
                                                                                                                            
-------------------------------------------------------------
Fixing clock: SYS_2x_CLK mode: func root: sys_2x_clk

Clock QoR Before Fixing Clock Tree DRC Violation ...
Clock: SYS_2x_CLK, Mode: func, Root: sys_2x_clk
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 1.2541; ID = 1.6613; NetsWithDRC = 12; Worst Tran/Cap cost = 0.0000/28.3765; ClockBufCount = 83; ClockBufArea = 413.2382; ClockCellArea = 550.9842; Clock = SYS_2x_CLK; Mode = func; Corner = Cmax; ClockRoot = sys_2x_clk. (CTS-037)
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.3108; ID = 0.3901; NetsWithDRC = 9; Worst Tran/Cap cost = 0.0000/26.8781; ClockBufCount = 83; ClockBufArea = 413.2382; ClockCellArea = 550.9842; Clock = SYS_2x_CLK; Mode = func; Corner = Cmin; ClockRoot = sys_2x_clk. (CTS-037)

Starting fixing clock tree DRC Violation ...
Drc Mode Option: auto
Drc Mode Option: auto
Drc Mode Option: auto
Drc Mode Option: auto
Drc Mode Option: auto
Drc Mode Option: auto
Drc Mode Option: auto
Drc Mode Option: auto
Resized 0 cell(s), relocated 5 cell(s), cloned 1 repeater(s) and inserted 16 buffer(s)/inverter(s)
Cloned 1 repeater gate(s)
Ran incremental ZGR 41 time(s) for 99 net(s) and restored ZGR 21 time(s) for 50 net(s)
Clock QoR After Fixing Pre-Opt DRC Violation:
Clock: SYS_2x_CLK, Mode: func, Root: sys_2x_clk
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 1.2892; ID = 1.6964; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 100; ClockBufArea = 516.9289; ClockCellArea = 654.6749; Clock = SYS_2x_CLK; Mode = func; Corner = Cmax; ClockRoot = sys_2x_clk. (CTS-037)
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.3108; ID = 0.3901; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 100; ClockBufArea = 516.9289; ClockCellArea = 654.6749; Clock = SYS_2x_CLK; Mode = func; Corner = Cmin; ClockRoot = sys_2x_clk. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 11.36 sec, cpu time is 0 hr : 0 min : 11.35 sec.
-------------------------------------------------------------
Fixing clock: SYS_2x_CLK mode: test root: sys_2x_clk

Clock QoR Before Fixing Clock Tree DRC Violation ...
Clock: SYS_2x_CLK, Mode: test, Root: sys_2x_clk
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 1.2892; ID = 1.6964; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 100; ClockBufArea = 516.9289; ClockCellArea = 654.6749; Clock = SYS_2x_CLK; Mode = test; Corner = Cmax; ClockRoot = sys_2x_clk. (CTS-037)
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.3108; ID = 0.3901; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 100; ClockBufArea = 516.9289; ClockCellArea = 654.6749; Clock = SYS_2x_CLK; Mode = test; Corner = Cmin; ClockRoot = sys_2x_clk. (CTS-037)

Starting fixing clock tree DRC Violation ...
Resized 0 cell(s), relocated 0 cell(s), cloned 0 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Pre-Opt DRC Violation:
Clock: SYS_2x_CLK, Mode: test, Root: sys_2x_clk
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 1.2892; ID = 1.6964; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 100; ClockBufArea = 516.9289; ClockCellArea = 654.6749; Clock = SYS_2x_CLK; Mode = test; Corner = Cmax; ClockRoot = sys_2x_clk. (CTS-037)
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.3108; ID = 0.3901; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 100; ClockBufArea = 516.9289; ClockCellArea = 654.6749; Clock = SYS_2x_CLK; Mode = test; Corner = Cmin; ClockRoot = sys_2x_clk. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.27 sec, cpu time is 0 hr : 0 min : 0.27 sec.
-------------------------------------------------------------
Fixing clock: SDRAM_CLK mode: func root: sdram_clk

Clock QoR Before Fixing Clock Tree DRC Violation ...
Clock: SDRAM_CLK, Mode: func, Root: sdram_clk
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 1.2660; ID = 1.3753; NetsWithDRC = 15; Worst Tran/Cap cost = 0.0026/33.1098; ClockBufCount = 61; ClockBufArea = 338.5198; ClockCellArea = 359.8679; Clock = SDRAM_CLK; Mode = func; Corner = Cmax; ClockRoot = sdram_clk. (CTS-037)
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.2399; ID = 0.2636; NetsWithDRC = 15; Worst Tran/Cap cost = 0.0000/38.7475; ClockBufCount = 61; ClockBufArea = 338.5198; ClockCellArea = 359.8679; Clock = SDRAM_CLK; Mode = func; Corner = Cmin; ClockRoot = sdram_clk. (CTS-037)

Starting fixing clock tree DRC Violation ...
Resized 0 cell(s), relocated 2 cell(s), cloned 16 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 16 repeater gate(s)
Ran incremental ZGR 27 time(s) for 70 net(s) and restored ZGR 2 time(s) for 4 net(s)
Clock QoR After Fixing Pre-Opt DRC Violation:
Clock: SDRAM_CLK, Mode: func, Root: sdram_clk
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 1.2743; ID = 1.3836; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 77; ClockBufArea = 436.1111; ClockCellArea = 457.4592; Clock = SDRAM_CLK; Mode = func; Corner = Cmax; ClockRoot = sdram_clk. (CTS-037)
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.2437; ID = 0.2674; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 77; ClockBufArea = 436.1111; ClockCellArea = 457.4592; Clock = SDRAM_CLK; Mode = func; Corner = Cmin; ClockRoot = sdram_clk. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 4.26 sec, cpu time is 0 hr : 0 min : 4.26 sec.
-------------------------------------------------------------
Fixing clock: SDRAM_CLK mode: test root: sdram_clk

Clock QoR Before Fixing Clock Tree DRC Violation ...
Clock: SDRAM_CLK, Mode: test, Root: sdram_clk
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 1.2743; ID = 1.3836; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 77; ClockBufArea = 436.1111; ClockCellArea = 457.4592; Clock = SDRAM_CLK; Mode = test; Corner = Cmax; ClockRoot = sdram_clk. (CTS-037)
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.2437; ID = 0.2674; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 77; ClockBufArea = 436.1111; ClockCellArea = 457.4592; Clock = SDRAM_CLK; Mode = test; Corner = Cmin; ClockRoot = sdram_clk. (CTS-037)

Starting fixing clock tree DRC Violation ...
Resized 0 cell(s), relocated 0 cell(s), cloned 0 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Pre-Opt DRC Violation:
Clock: SDRAM_CLK, Mode: test, Root: sdram_clk
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 1.2743; ID = 1.3836; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 77; ClockBufArea = 436.1111; ClockCellArea = 457.4592; Clock = SDRAM_CLK; Mode = test; Corner = Cmax; ClockRoot = sdram_clk. (CTS-037)
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.2437; ID = 0.2674; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 77; ClockBufArea = 436.1111; ClockCellArea = 457.4592; Clock = SDRAM_CLK; Mode = test; Corner = Cmin; ClockRoot = sdram_clk. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.33 sec, cpu time is 0 hr : 0 min : 0.43 sec.
-------------------------------------------------------------
Fixing clock: PCI_CLK mode: func root: pclk

Clock QoR Before Fixing Clock Tree DRC Violation ...
Clock: PCI_CLK, Mode: func, Root: pclk
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 1.1170; ID = 1.2200; NetsWithDRC = 2; Worst Tran/Cap cost = 0.0117/40.0772; ClockBufCount = 14; ClockBufArea = 65.5692; ClockCellArea = 80.3095; Clock = PCI_CLK; Mode = func; Corner = Cmax; ClockRoot = pclk. (CTS-037)
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.2389; ID = 0.2616; NetsWithDRC = 2; Worst Tran/Cap cost = 0.0000/37.8015; ClockBufCount = 14; ClockBufArea = 65.5692; ClockCellArea = 80.3095; Clock = PCI_CLK; Mode = func; Corner = Cmin; ClockRoot = pclk. (CTS-037)

Starting fixing clock tree DRC Violation ...
Resized 0 cell(s), relocated 1 cell(s), cloned 2 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 2 repeater gate(s)
Ran incremental ZGR 7 time(s) for 16 net(s) and restored ZGR 1 time(s) for 2 net(s)
Clock QoR After Fixing Pre-Opt DRC Violation:
Clock: PCI_CLK, Mode: func, Root: pclk
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 1.0911; ID = 1.1941; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 16; ClockBufArea = 77.7681; ClockCellArea = 92.5084; Clock = PCI_CLK; Mode = func; Corner = Cmax; ClockRoot = pclk. (CTS-037)
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.2317; ID = 0.2545; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 16; ClockBufArea = 77.7681; ClockCellArea = 92.5084; Clock = PCI_CLK; Mode = func; Corner = Cmin; ClockRoot = pclk. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.87 sec, cpu time is 0 hr : 0 min : 1.13 sec.
-------------------------------------------------------------
Fixing clock: PCI_CLK mode: test root: pclk

Clock QoR Before Fixing Clock Tree DRC Violation ...
Clock: PCI_CLK, Mode: test, Root: pclk
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 1.0911; ID = 1.1941; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 16; ClockBufArea = 77.7681; ClockCellArea = 92.5084; Clock = PCI_CLK; Mode = test; Corner = Cmax; ClockRoot = pclk. (CTS-037)
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.2317; ID = 0.2545; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 16; ClockBufArea = 77.7681; ClockCellArea = 92.5084; Clock = PCI_CLK; Mode = test; Corner = Cmin; ClockRoot = pclk. (CTS-037)

Starting fixing clock tree DRC Violation ...
Resized 0 cell(s), relocated 0 cell(s), cloned 0 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Pre-Opt DRC Violation:
Clock: PCI_CLK, Mode: test, Root: pclk
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 1.0911; ID = 1.1941; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 16; ClockBufArea = 77.7681; ClockCellArea = 92.5084; Clock = PCI_CLK; Mode = test; Corner = Cmax; ClockRoot = pclk. (CTS-037)
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.2317; ID = 0.2545; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 16; ClockBufArea = 77.7681; ClockCellArea = 92.5084; Clock = PCI_CLK; Mode = test; Corner = Cmin; ClockRoot = pclk. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.05 sec, cpu time is 0 hr : 0 min : 0.05 sec.
-------------------------------------------------------------
Fixing clock: ate_clk mode: test root: ate_clk

Clock QoR Before Fixing Clock Tree DRC Violation ...
Clock: ate_clk, Mode: test, Root: ate_clk
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 1.1871; ID = 1.4657; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 181; ClockBufArea = 999.0400; ClockCellArea = 1164.2336; Clock = ate_clk; Mode = test; Corner = Cmax; ClockRoot = ate_clk. (CTS-037)
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.2520; ID = 0.3020; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 181; ClockBufArea = 999.0400; ClockCellArea = 1164.2336; Clock = ate_clk; Mode = test; Corner = Cmin; ClockRoot = ate_clk. (CTS-037)

Starting fixing clock tree DRC Violation ...
Resized 0 cell(s), relocated 0 cell(s), cloned 0 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Pre-Opt DRC Violation:
Clock: ate_clk, Mode: test, Root: ate_clk
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 1.1871; ID = 1.4657; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 181; ClockBufArea = 999.0400; ClockCellArea = 1164.2336; Clock = ate_clk; Mode = test; Corner = Cmax; ClockRoot = ate_clk. (CTS-037)
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.2520; ID = 0.3020; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 181; ClockBufArea = 999.0400; ClockCellArea = 1164.2336; Clock = ate_clk; Mode = test; Corner = Cmin; ClockRoot = ate_clk. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.60 sec, cpu time is 0 hr : 0 min : 0.60 sec.
Finished Initial DRC Fixing at Wed May 17 17:25:25 2023 (elapsed: 0:00:19)
Scenario func:Cmax
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
SYS_2x_CLK                 1.6964       1.2892            0       0.0000       0.0000          100     516.9289     654.6749
                          +0.0351      +0.0351          -84      +0.0000      -0.0284          +17    +103.6908    +103.6908
SDRAM_CLK                  1.3836       1.2743            0       0.0000       0.0000           74     425.9453     447.2934
                          +0.0083      +0.0083          -75      -0.0026      -0.0331          +16     +97.5913     +97.5913
PCI_CLK                    1.1941       1.0911            0       0.0000       0.0000           16      77.7681      92.5084
                          -0.0259      -0.0259           -6      -0.0117      -0.0401           +2     +12.1989     +12.1989
Scenario func:Cmin
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
SYS_2x_CLK                 0.3901       0.3108            0       0.0000       0.0000          100     516.9289     654.6749
                          +0.0000      +0.0000          -63      +0.0000      -0.0269          +17    +103.6908    +103.6908
SDRAM_CLK                  0.2674       0.2437            0       0.0000       0.0000           74     425.9453     447.2934
                          +0.0038      +0.0038          -75      +0.0000      -0.0387          +16     +97.5913     +97.5913
PCI_CLK                    0.2545       0.2317            0       0.0000       0.0000           16      77.7681      92.5084
                          -0.0071      -0.0071           -6      +0.0000      -0.0378           +2     +12.1989     +12.1989
Scenario test:Cmax
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
SYS_2x_CLK                 1.6964       1.2892            0       0.0000       0.0000          100     516.9289     654.6749
                          +0.0351      +0.0351          -72      +0.0000      -0.0284          +17    +103.6908    +103.6908
SDRAM_CLK                  1.3836       1.2743            0       0.0000       0.0000           74     425.9453     447.2934
                          +0.0083      +0.0083          -60      +0.0000      -0.0331          +16     +97.5913     +97.5913
PCI_CLK                    1.1941       1.0911            0       0.0000       0.0000           16      77.7681      92.5084
                          -0.0259      -0.0259           -4      +0.0000      -0.0401           +2     +12.1989     +12.1989
ate_clk                    1.4657       1.1871            0       0.0000       0.0000          178     988.8743    1154.0679
                          +0.0351      +0.0351          -29      +0.0000      -0.0401          +35    +213.4810    +213.4810
Scenario test:Cmin
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
SYS_2x_CLK                 0.3901       0.3108            0       0.0000       0.0000          100     516.9289     654.6749
                          +0.0000      +0.0000          -54      +0.0000      -0.0269          +17    +103.6908    +103.6908
SDRAM_CLK                  0.2674       0.2437            0       0.0000       0.0000           74     425.9453     447.2934
                          +0.0038      +0.0038          -60      +0.0000      -0.0387          +16     +97.5913     +97.5913
PCI_CLK                    0.2545       0.2317            0       0.0000       0.0000           16      77.7681      92.5084
                          -0.0071      -0.0071           -4      +0.0000      -0.0378           +2     +12.1989     +12.1989
ate_clk                    0.3020       0.2520            0       0.0000       0.0000          178     988.8743    1154.0679
                          +0.0054      +0.0054          -26      +0.0000      -0.0387          +35    +213.4810    +213.4810
Information: The run time for pre-optimization DRC fixing is 0 hr : 0 min : 20.60 sec, cpu time is 0 hr : 0 min : 20.97 sec. (CTS-104)
************************************************************
* CTS STEP: Skew Latency Optimization and Area Recovery
************************************************************
Started Optimization at Wed May 17 17:25:26 2023
Scenario func:Cmax
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
SYS_2x_CLK                 1.6964       1.2892            0       0.0000       0.0000          100     516.9289     654.6749
                                                                                                                            
SDRAM_CLK                  1.3836       1.2743            0       0.0000       0.0000           74     425.9453     447.2934
                                                                                                                            
PCI_CLK                    1.1941       1.0911            0       0.0000       0.0000           16      77.7681      92.5084
                                                                                                                            
Scenario func:Cmin
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
SYS_2x_CLK                 0.3901       0.3108            0       0.0000       0.0000          100     516.9289     654.6749
                                                                                                                            
SDRAM_CLK                  0.2674       0.2437            0       0.0000       0.0000           74     425.9453     447.2934
                                                                                                                            
PCI_CLK                    0.2545       0.2317            0       0.0000       0.0000           16      77.7681      92.5084
                                                                                                                            
Scenario test:Cmax
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
SYS_2x_CLK                 1.6964       1.2892            0       0.0000       0.0000          100     516.9289     654.6749
                                                                                                                            
SDRAM_CLK                  1.3836       1.2743            0       0.0000       0.0000           74     425.9453     447.2934
                                                                                                                            
PCI_CLK                    1.1941       1.0911            0       0.0000       0.0000           16      77.7681      92.5084
                                                                                                                            
ate_clk                    1.4657       1.1871            0       0.0000       0.0000          178     988.8743    1154.0679
                                                                                                                            
Scenario test:Cmin
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
SYS_2x_CLK                 0.3901       0.3108            0       0.0000       0.0000          100     516.9289     654.6749
                                                                                                                            
SDRAM_CLK                  0.2674       0.2437            0       0.0000       0.0000           74     425.9453     447.2934
                                                                                                                            
PCI_CLK                    0.2545       0.2317            0       0.0000       0.0000           16      77.7681      92.5084
                                                                                                                            
ate_clk                    0.3020       0.2520            0       0.0000       0.0000          178     988.8743    1154.0679
                                                                                                                            
-------------------------------------------------------------
Optimizing clock tree
clock: SYS_2x_CLK mode: func root: sys_2x_clk
clock: SDRAM_CLK mode: func root: sdram_clk
clock: PCI_CLK mode: func root: pclk
clock: ate_clk mode: test root: ate_clk
Clock QoR Before Optimization:
Clock: SYS_2x_CLK, Mode: func, Root: sys_2x_clk
Information: CTS QoR Pre Optimization: GlobalSkew = 1.2892; ID = 1.6964; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 100; ClockBufArea = 516.9289; ClockCellArea = 654.6749; Clock = SYS_2x_CLK; Mode = func; Corner = Cmax; ClockRoot = sys_2x_clk. (CTS-037)
Information: CTS QoR Pre Optimization: GlobalSkew = 0.3108; ID = 0.3901; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 100; ClockBufArea = 516.9289; ClockCellArea = 654.6749; Clock = SYS_2x_CLK; Mode = func; Corner = Cmin; ClockRoot = sys_2x_clk. (CTS-037)
Clock: SDRAM_CLK, Mode: func, Root: sdram_clk
Information: CTS QoR Pre Optimization: GlobalSkew = 1.2743; ID = 1.3836; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 74; ClockBufArea = 425.9453; ClockCellArea = 447.2934; Clock = SDRAM_CLK; Mode = func; Corner = Cmax; ClockRoot = sdram_clk. (CTS-037)
Information: CTS QoR Pre Optimization: GlobalSkew = 0.2437; ID = 0.2674; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 74; ClockBufArea = 425.9453; ClockCellArea = 447.2934; Clock = SDRAM_CLK; Mode = func; Corner = Cmin; ClockRoot = sdram_clk. (CTS-037)
Clock: PCI_CLK, Mode: func, Root: pclk
Information: CTS QoR Pre Optimization: GlobalSkew = 1.0911; ID = 1.1941; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 16; ClockBufArea = 77.7681; ClockCellArea = 92.5084; Clock = PCI_CLK; Mode = func; Corner = Cmax; ClockRoot = pclk. (CTS-037)
Information: CTS QoR Pre Optimization: GlobalSkew = 0.2317; ID = 0.2545; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 16; ClockBufArea = 77.7681; ClockCellArea = 92.5084; Clock = PCI_CLK; Mode = func; Corner = Cmin; ClockRoot = pclk. (CTS-037)
Clock: ate_clk, Mode: test, Root: ate_clk
Information: CTS QoR Pre Optimization: GlobalSkew = 1.1871; ID = 1.4657; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 178; ClockBufArea = 988.8743; ClockCellArea = 1154.0679; Clock = ate_clk; Mode = test; Corner = Cmax; ClockRoot = ate_clk. (CTS-037)
Information: CTS QoR Pre Optimization: GlobalSkew = 0.2520; ID = 0.3020; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 178; ClockBufArea = 988.8743; ClockCellArea = 1154.0679; Clock = ate_clk; Mode = test; Corner = Cmin; ClockRoot = ate_clk. (CTS-037)

Begin Network Flow Based Optimization:
Default network flow optimizer made 265 successful improvements out of 770 iterations
Resized 52, relocated 55, deleted 18, inserted 88, sizeUp Relocated 0 cells
The elapsed time for network flow optimization is 0 hr : 0 min : 51.70 sec, cpu time is 0 hr : 0 min : 52.03 sec.
Ran incremental ZGR 875 time(s) for 1732 net(s) and restored ZGR 454 time(s) for 777 net(s)
Clock Qor After Network Flow Optimization:
Clock: SYS_2x_CLK, Mode: func, Root: sys_2x_clk
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.1966; ID = 1.4818; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 120; ClockBufArea = 526.5864; ClockCellArea = 664.0782; Clock = SYS_2x_CLK; Mode = func; Corner = Cmax; ClockRoot = sys_2x_clk. (CTS-037)
Longest path:
  (0) 0.0140            0.0000          I_CLOCKING/sys_clk_in_reg/CLK
  (1) 0.3281            0.3142          I_CLOCKING/sys_clk_in_reg/Q
  (2) 0.3282            0.0001          I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK
  (3) 0.5383            0.2101          I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK
  (4) 0.5383            0.0000          I_CLOCKING/occ_int1/U1/A1
  (5) 0.6500            0.1116          I_CLOCKING/occ_int1/U1/Y
  (6) 0.6500            0.0000          I_CLOCKING/occ_int1/cts_buf_687432378/A
  (7) 0.7699            0.1199          I_CLOCKING/occ_int1/cts_buf_687432378/Y
  (8) 0.7860            0.0161          I_BLENDER_1/clk_gate_rem_green_reg/latch/CLK
  (9) 1.0261            0.2401          I_BLENDER_1/clk_gate_rem_green_reg/latch/GCLK
  (10) 1.0261           0.0000          I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_674232246/A
  (11) 1.1326           0.1064          I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_674232246/Y
  (12) 1.1347           0.0021          I_BLENDER_1/clk_gate_rem_green_reg/cto_buf_cln_32912/A
  (13) 1.2539           0.1192          I_BLENDER_1/clk_gate_rem_green_reg/cto_buf_cln_32912/Y
  (14) 1.2606           0.0067          I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_671432218/A
  (15) 1.3655           0.1049          I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_671432218/Y
  (16) 1.3655           0.0001          I_BLENDER_1/cto_buf_drc_32783/A
  (17) 1.4787           0.1131          I_BLENDER_1/cto_buf_drc_32783/Y
  (18) 1.4818           0.0031          I_BLENDER_1/mega_shift_reg_10__3_/CLK
Shortest path:
  (0) 0.0138            0.0000          cto_buf_33104/A
  (1) 0.0809            0.0670          cto_buf_33104/Y
  (2) 0.0809            0.0000          cto_buf_33107/A
  (3) 0.1450            0.0642          cto_buf_33107/Y
  (4) 0.1451            0.0000          cts_dlydt_32446/A
  (5) 0.2410            0.0959          cts_dlydt_32446/Y
  (6) 0.2416            0.0006          cto_buf_33182/A
  (7) 0.3474            0.1057          cto_buf_33182/Y
  (8) 0.3476            0.0002          occ_int2/fast_clk_0_clkgt/cto_buf_33220/A
  (9) 0.4208            0.0732          occ_int2/fast_clk_0_clkgt/cto_buf_33220/Y
  (10) 0.4208           0.0001          occ_int2/fast_clk_0_clkgt/u_icg/CLK
  (11) 0.6018           0.1810          occ_int2/fast_clk_0_clkgt/u_icg/GCLK
  (12) 0.6018           0.0000          occ_int2/fast_clk_0_clkgt/cts_buf_687932383/A
  (13) 0.6678           0.0660          occ_int2/fast_clk_0_clkgt/cts_buf_687932383/Y
  (14) 0.6678           0.0000          occ_int2/U3/A1
  (15) 0.7776           0.1098          occ_int2/U3/Y
  (16) 0.7776           0.0000          occ_int2/cts_buf_678532289/A
  (17) 0.9031           0.1255          occ_int2/cts_buf_678532289/Y
  (18) 0.9263           0.0233          I_RISC_CORE/cts_buf_677332277/A
  (19) 0.9915           0.0652          I_RISC_CORE/cts_buf_677332277/Y
  (20) 0.9925           0.0010          I_RISC_CORE/cto_buf_33195/A
  (21) 1.0426           0.0500          I_RISC_CORE/cto_buf_33195/Y
  (22) 1.0430           0.0004          I_RISC_CORE/cto_buf_33204/A
  (23) 1.0915           0.0485          I_RISC_CORE/cto_buf_33204/Y
  (24) 1.0921           0.0006          I_RISC_CORE/cto_buf_33205/A
  (25) 1.1334           0.0413          I_RISC_CORE/cto_buf_33205/Y
  (26) 1.1338           0.0004          I_RISC_CORE/cto_buf_33218/A
  (27) 1.1758           0.0420          I_RISC_CORE/cto_buf_33218/Y
  (28) 1.1767           0.0009          I_RISC_CORE/cto_buf_33201/A
  (29) 1.2226           0.0459          I_RISC_CORE/cto_buf_33201/Y
  (30) 1.2263           0.0037          I_RISC_CORE/cts_buf_675732261/A
  (31) 1.2850           0.0587          I_RISC_CORE/cts_buf_675732261/Y
  (32) 1.2852           0.0003          I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_2_/CLK
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.0610; ID = 0.3447; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 120; ClockBufArea = 526.5864; ClockCellArea = 664.0782; Clock = SYS_2x_CLK; Mode = func; Corner = Cmin; ClockRoot = sys_2x_clk. (CTS-037)
Longest path:
  (0) 0.0025            0.0000          cto_buf_33104/A
  (1) 0.0159            0.0135          cto_buf_33104/Y
  (2) 0.0160            0.0000          cto_buf_33107/A
  (3) 0.0303            0.0144          cto_buf_33107/Y
  (4) 0.0304            0.0000          cts_dlydt_32446/A
  (5) 0.0511            0.0207          cts_dlydt_32446/Y
  (6) 0.0517            0.0006          cto_buf_33182/A
  (7) 0.0703            0.0186          cto_buf_33182/Y
  (8) 0.0705            0.0002          occ_int2/fast_clk_0_clkgt/cto_buf_33220/A
  (9) 0.0859            0.0154          occ_int2/fast_clk_0_clkgt/cto_buf_33220/Y
  (10) 0.0860           0.0001          occ_int2/fast_clk_0_clkgt/u_icg/CLK
  (11) 0.1259           0.0400          occ_int2/fast_clk_0_clkgt/u_icg/GCLK
  (12) 0.1260           0.0000          occ_int2/fast_clk_0_clkgt/cts_buf_687932383/A
  (13) 0.1400           0.0140          occ_int2/fast_clk_0_clkgt/cts_buf_687932383/Y
  (14) 0.1400           0.0000          occ_int2/U3/A1
  (15) 0.1653           0.0253          occ_int2/U3/Y
  (16) 0.1653           0.0000          occ_int2/cts_buf_678532289/A
  (17) 0.1884           0.0230          occ_int2/cts_buf_678532289/Y
  (18) 0.2083           0.0199          I_RISC_CORE/cts_buf_677332277/A
  (19) 0.2265           0.0182          I_RISC_CORE/cts_buf_677332277/Y
  (20) 0.2274           0.0010          I_RISC_CORE/cto_buf_33195/A
  (21) 0.2446           0.0172          I_RISC_CORE/cto_buf_33195/Y
  (22) 0.2450           0.0004          I_RISC_CORE/cto_buf_33204/A
  (23) 0.2614           0.0163          I_RISC_CORE/cto_buf_33204/Y
  (24) 0.2619           0.0005          I_RISC_CORE/cts_buf_676932273/A
  (25) 0.2801           0.0182          I_RISC_CORE/cts_buf_676932273/Y
  (26) 0.2803           0.0003          I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK
  (27) 0.3164           0.0361          I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK
  (28) 0.3165           0.0001          I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_650432008/A
  (29) 0.3398           0.0233          I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_650432008/Y
  (30) 0.3447           0.0049          I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_9_/CLK
Shortest path:
  (0) 0.0025            0.0000          cto_buf_33104/A
  (1) 0.0159            0.0135          cto_buf_33104/Y
  (2) 0.0160            0.0000          cto_buf_33107/A
  (3) 0.0303            0.0144          cto_buf_33107/Y
  (4) 0.0304            0.0000          cts_dlydt_32446/A
  (5) 0.0511            0.0207          cts_dlydt_32446/Y
  (6) 0.0517            0.0006          cto_buf_33182/A
  (7) 0.0703            0.0186          cto_buf_33182/Y
  (8) 0.0707            0.0003          occ_int2/U_clk_control_i_0/cts_dlydt_32456/A
  (9) 0.0967            0.0261          occ_int2/U_clk_control_i_0/cts_dlydt_32456/Y
  (10) 0.0996           0.0029          occ_int2/U_clk_control_i_0/cts_dlydt_32459/A
  (11) 0.1254           0.0258          occ_int2/U_clk_control_i_0/cts_dlydt_32459/Y
  (12) 0.1268           0.0014          occ_int2/U_clk_control_i_0/cts_dlydt_32462/A
  (13) 0.1515           0.0247          occ_int2/U_clk_control_i_0/cts_dlydt_32462/Y
  (14) 0.1528           0.0013          occ_int2/U_clk_control_i_0/cts_dlydt_32464/A
  (15) 0.1772           0.0244          occ_int2/U_clk_control_i_0/cts_dlydt_32464/Y
  (16) 0.1784           0.0011          occ_int2/U_clk_control_i_0/cts_dlydt_32465/A
  (17) 0.1979           0.0195          occ_int2/U_clk_control_i_0/cts_dlydt_32465/Y
  (18) 0.1980           0.0001          occ_int2/U_clk_control_i_0/cts_dlydt_32463/A
  (19) 0.2239           0.0259          occ_int2/U_clk_control_i_0/cts_dlydt_32463/Y
  (20) 0.2257           0.0018          occ_int2/U_clk_control_i_0/cts_dlydt_32461/A
  (21) 0.2556           0.0299          occ_int2/U_clk_control_i_0/cts_dlydt_32461/Y
  (22) 0.2592           0.0036          occ_int2/U_clk_control_i_0/cts_dlydt_32455/A
  (23) 0.2837           0.0245          occ_int2/U_clk_control_i_0/cts_dlydt_32455/Y
  (24) 0.2837           0.0000          occ_int2/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
Clock: SDRAM_CLK, Mode: func, Root: sdram_clk
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.1716; ID = 1.2376; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 93; ClockBufArea = 461.0172; ClockCellArea = 482.3653; Clock = SDRAM_CLK; Mode = func; Corner = Cmax; ClockRoot = sdram_clk. (CTS-037)
Longest path:
  (0) 0.0139            0.0000          occ_int2/fast_clk_1_clkgt/u_icg/CLK
  (1) 0.2492            0.2353          occ_int2/fast_clk_1_clkgt/u_icg/GCLK
  (2) 0.2492            0.0000          occ_int2/U2/A1
  (3) 0.4414            0.1921          occ_int2/U2/Y
  (4) 0.4418            0.0004          occ_int2/cts_buf_640731911/A
  (5) 0.5802            0.1385          occ_int2/cts_buf_640731911/Y
  (6) 0.5868            0.0066          I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/CLK
  (7) 0.8990            0.3122          I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK
  (8) 0.9004            0.0013          I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/buf_drc_cln32805/A
  (9) 1.0723            0.1719          I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/buf_drc_cln32805/Y
  (10) 1.0780           0.0057          I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_633331837/A
  (11) 1.2341           0.1562          I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_633331837/Y
  (12) 1.2376           0.0035          I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__2_/CLK
Shortest path:
  (0) 0.0126            0.0000          occ_int2/fast_clk_1_clkgt/u_icg/CLK
  (1) 0.1923            0.1797          occ_int2/fast_clk_1_clkgt/u_icg/GCLK
  (2) 0.1923            0.0000          occ_int2/U2/A1
  (3) 0.3528            0.1605          occ_int2/U2/Y
  (4) 0.3529            0.0002          occ_int2/cto_buf_33242/A
  (5) 0.4747            0.1218          occ_int2/cto_buf_33242/Y
  (6) 0.4748            0.0001          occ_int2/cto_buf_33224/A
  (7) 0.5651            0.0904          occ_int2/cto_buf_33224/Y
  (8) 0.5652            0.0001          occ_int2/cto_buf_33216/A
  (9) 0.6573            0.0921          occ_int2/cto_buf_33216/Y
  (10) 0.6575           0.0002          occ_int2/cto_buf_33207/A
  (11) 0.7558           0.0983          occ_int2/cto_buf_33207/Y
  (12) 0.7560           0.0002          occ_int2/cts_buf_640331907/A
  (13) 0.8960           0.1400          occ_int2/cts_buf_640331907/Y
  (14) 0.8977           0.0017          occ_int2/cts_buf_639731901/A
  (15) 1.0513           0.1536          occ_int2/cts_buf_639731901/Y
  (16) 1.0660           0.0147          I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/CE2
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.0258; ID = 0.2362; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 93; ClockBufArea = 461.0172; ClockCellArea = 482.3653; Clock = SDRAM_CLK; Mode = func; Corner = Cmin; ClockRoot = sdram_clk. (CTS-037)
Longest path:
  (0) 0.0023            0.0000          occ_int2/fast_clk_1_clkgt/u_icg/CLK
  (1) 0.0413            0.0390          occ_int2/fast_clk_1_clkgt/u_icg/GCLK
  (2) 0.0413            0.0000          occ_int2/U2/A1
  (3) 0.0774            0.0361          occ_int2/U2/Y
  (4) 0.0776            0.0002          occ_int2/cto_buf_33242/A
  (5) 0.0976            0.0201          occ_int2/cto_buf_33242/Y
  (6) 0.0977            0.0001          occ_int2/cto_buf_33224/A
  (7) 0.1164            0.0187          occ_int2/cto_buf_33224/Y
  (8) 0.1165            0.0001          occ_int2/cto_buf_33216/A
  (9) 0.1359            0.0194          occ_int2/cto_buf_33216/Y
  (10) 0.1361           0.0002          occ_int2/cto_buf_33207/A
  (11) 0.1562           0.0202          occ_int2/cto_buf_33207/Y
  (12) 0.1565           0.0002          occ_int2/cts_buf_640331907/A
  (13) 0.1846           0.0281          occ_int2/cts_buf_640331907/Y
  (14) 0.1968           0.0122          occ_int2/cts_buf_639631900/A
  (15) 0.2248           0.0280          occ_int2/cts_buf_639631900/Y
  (16) 0.2362           0.0114          I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_CTL_U1_syncff_reg_5_/CLK
Shortest path:
  (0) 0.0026            0.0000          occ_int2/fast_clk_1_clkgt/u_icg/CLK
  (1) 0.0394            0.0367          occ_int2/fast_clk_1_clkgt/u_icg/GCLK
  (2) 0.0394            0.0000          occ_int2/U2/A1
  (3) 0.0709            0.0315          occ_int2/U2/Y
  (4) 0.0711            0.0002          occ_int2/cto_buf_33242/A
  (5) 0.0914            0.0203          occ_int2/cto_buf_33242/Y
  (6) 0.0914            0.0001          occ_int2/cto_buf_33224/A
  (7) 0.1092            0.0177          occ_int2/cto_buf_33224/Y
  (8) 0.1092            0.0001          occ_int2/cto_buf_33216/A
  (9) 0.1273            0.0180          occ_int2/cto_buf_33216/Y
  (10) 0.1274           0.0002          occ_int2/cto_buf_33207/A
  (11) 0.1463           0.0189          occ_int2/cto_buf_33207/Y
  (12) 0.1465           0.0002          occ_int2/cts_buf_640331907/A
  (13) 0.1733           0.0268          occ_int2/cts_buf_640331907/Y
  (14) 0.1754           0.0021          occ_int2/cts_buf_639931903/A
  (15) 0.2100           0.0347          occ_int2/cts_buf_639931903/Y
  (16) 0.2104           0.0004          I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_22_/CLK
Clock: PCI_CLK, Mode: func, Root: pclk
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.0204; ID = 0.9631; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 29; ClockBufArea = 112.3316; ClockCellArea = 127.0720; Clock = PCI_CLK; Mode = func; Corner = Cmax; ClockRoot = pclk. (CTS-037)
Longest path:
  (0) 0.0148            0.0000          occ_int2/fast_clk_2_clkgt/u_icg/CLK
  (1) 0.1968            0.1820          occ_int2/fast_clk_2_clkgt/u_icg/GCLK
  (2) 0.1968            0.0000          occ_int2/U1/A1
  (3) 0.3084            0.1116          occ_int2/U1/Y
  (4) 0.3085            0.0000          occ_int2/cts_buf_591931423/A
  (5) 0.4233            0.1149          occ_int2/cts_buf_591931423/Y
  (6) 0.4317            0.0084          I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/CLK
  (7) 0.6811            0.2494          I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/GCLK
  (8) 0.6812            0.0001          I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cto_buf_cln_33013/A
  (9) 0.8076            0.1264          I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cto_buf_cln_33013/Y
  (10) 0.8142           0.0066          I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_588631390/A
  (11) 0.9577           0.1435          I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_588631390/Y
  (12) 0.9631           0.0054          I_PCI_TOP/I_PCI_CORE_mega_shift_reg_2__23_/CLK
Shortest path:
  (0) 0.0148            0.0000          occ_int2/fast_clk_2_clkgt/u_icg/CLK
  (1) 0.1968            0.1820          occ_int2/fast_clk_2_clkgt/u_icg/GCLK
  (2) 0.1968            0.0000          occ_int2/U1/A1
  (3) 0.3084            0.1116          occ_int2/U1/Y
  (4) 0.3085            0.0000          occ_int2/cts_buf_591931423/A
  (5) 0.4233            0.1149          occ_int2/cts_buf_591931423/Y
  (6) 0.4317            0.0084          I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/CLK
  (7) 0.6811            0.2494          I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/GCLK
  (8) 0.6812            0.0001          I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cto_buf_cln_33013/A
  (9) 0.8076            0.1264          I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cto_buf_cln_33013/Y
  (10) 0.8155           0.0080          I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/buf_drc_cln32834/A
  (11) 0.9421           0.1266          I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/buf_drc_cln32834/Y
  (12) 0.9427           0.0006          I_PCI_TOP/I_PCI_CORE_mega_shift_reg_0__13_/CLK
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.0086; ID = 0.2073; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 29; ClockBufArea = 112.3316; ClockCellArea = 127.0720; Clock = PCI_CLK; Mode = func; Corner = Cmin; ClockRoot = pclk. (CTS-037)
Longest path:
  (0) 0.0026            0.0000          occ_int2/fast_clk_2_clkgt/u_icg/CLK
  (1) 0.0416            0.0390          occ_int2/fast_clk_2_clkgt/u_icg/GCLK
  (2) 0.0416            0.0000          occ_int2/U1/A1
  (3) 0.0669            0.0253          occ_int2/U1/Y
  (4) 0.0669            0.0000          occ_int2/cts_buf_591931423/A
  (5) 0.0895            0.0225          occ_int2/cts_buf_591931423/Y
  (6) 0.0966            0.0072          I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/CLK
  (7) 0.1441            0.0475          I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/GCLK
  (8) 0.1442            0.0001          I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cto_buf_cln_33013/A
  (9) 0.1672            0.0230          I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cto_buf_cln_33013/Y
  (10) 0.1731           0.0060          I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_588631390/A
  (11) 0.2021           0.0290          I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_588631390/Y
  (12) 0.2073           0.0052          I_PCI_TOP/I_PCI_CORE_mega_shift_reg_2__23_/CLK
Shortest path:
  (0) 0.0026            0.0000          occ_int2/fast_clk_2_clkgt/u_icg/CLK
  (1) 0.0416            0.0390          occ_int2/fast_clk_2_clkgt/u_icg/GCLK
  (2) 0.0416            0.0000          occ_int2/U1/A1
  (3) 0.0669            0.0253          occ_int2/U1/Y
  (4) 0.0669            0.0000          occ_int2/cts_buf_591931423/A
  (5) 0.0895            0.0225          occ_int2/cts_buf_591931423/Y
  (6) 0.0900            0.0005          cto_buf_33247/A
  (7) 0.1062            0.0162          cto_buf_33247/Y
  (8) 0.1062            0.0001          cto_buf_33240/A
  (9) 0.1228            0.0166          cto_buf_33240/Y
  (10) 0.1230           0.0001          cto_buf_33238/A
  (11) 0.1396           0.0167          cto_buf_33238/Y
  (12) 0.1398           0.0001          cto_buf_33236/A
  (13) 0.1574           0.0177          cto_buf_33236/Y
  (14) 0.1577           0.0002          cto_buf_33234/A
  (15) 0.1792           0.0216          cto_buf_33234/Y
  (16) 0.1800           0.0007          cts_buf_590731411/A
  (17) 0.1984           0.0184          cts_buf_590731411/Y
  (18) 0.1986           0.0002          I_CLOCKING/pci_rst_n_buf_reg/CLK
Clock: ate_clk, Mode: test, Root: ate_clk
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.2013; ID = 1.3387; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 224; ClockBufArea = 1060.5430; ClockCellArea = 1225.4824; Clock = ate_clk; Mode = test; Corner = Cmax; ClockRoot = ate_clk. (CTS-037)
Longest path:
  (0) 0.0489            0.0000          cts_buf_711132637/A
  (1) 0.1769            0.1279          cts_buf_711132637/Y
  (2) 0.1776            0.0007          I_CLOCKING/occ_int1/slow_clk_clkgt/u_icg/CLK
  (3) 0.3646            0.1870          I_CLOCKING/occ_int1/slow_clk_clkgt/u_icg/GCLK
  (4) 0.3646            0.0000          I_CLOCKING/occ_int1/slow_clk_clkgt/cts_buf_707232598/A
  (5) 0.4340            0.0694          I_CLOCKING/occ_int1/slow_clk_clkgt/cts_buf_707232598/Y
  (6) 0.4340            0.0000          I_CLOCKING/occ_int1/U1/A3
  (7) 0.5129            0.0788          I_CLOCKING/occ_int1/U1/Y
  (8) 0.5129            0.0000          I_CLOCKING/occ_int1/cts_buf_687432378/A
  (9) 0.6268            0.1139          I_CLOCKING/occ_int1/cts_buf_687432378/Y
  (10) 0.6429           0.0161          I_BLENDER_1/clk_gate_rem_green_reg/latch/CLK
  (11) 0.8829           0.2401          I_BLENDER_1/clk_gate_rem_green_reg/latch/GCLK
  (12) 0.8830           0.0000          I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_674232246/A
  (13) 0.9894           0.1064          I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_674232246/Y
  (14) 0.9915           0.0021          I_BLENDER_1/clk_gate_rem_green_reg/cto_buf_cln_32912/A
  (15) 1.1108           0.1192          I_BLENDER_1/clk_gate_rem_green_reg/cto_buf_cln_32912/Y
  (16) 1.1175           0.0067          I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_671432218/A
  (17) 1.2223           0.1049          I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_671432218/Y
  (18) 1.2224           0.0001          I_BLENDER_1/cto_buf_drc_32783/A
  (19) 1.3355           0.1131          I_BLENDER_1/cto_buf_drc_32783/Y
  (20) 1.3387           0.0031          I_BLENDER_1/mega_shift_reg_10__3_/CLK
Shortest path:
  (0) 0.0489            0.0000          cts_buf_711132637/A
  (1) 0.1769            0.1279          cts_buf_711132637/Y
  (2) 0.1775            0.0007          occ_int2/cto_buf_33253/A
  (3) 0.2692            0.0916          occ_int2/cto_buf_33253/Y
  (4) 0.2693            0.0002          occ_int2/slow_clk_0_clkgt/u_icg/CLK
  (5) 0.5171            0.2477          occ_int2/slow_clk_0_clkgt/u_icg/GCLK
  (6) 0.5174            0.0003          occ_int2/U3/A3
  (7) 0.6317            0.1143          occ_int2/U3/Y
  (8) 0.6317            0.0000          occ_int2/cts_buf_678532289/A
  (9) 0.7553            0.1236          occ_int2/cts_buf_678532289/Y
  (10) 0.7785           0.0232          I_RISC_CORE/cts_buf_677332277/A
  (11) 0.8437           0.0652          I_RISC_CORE/cts_buf_677332277/Y
  (12) 0.8447           0.0010          I_RISC_CORE/cto_buf_33195/A
  (13) 0.8947           0.0500          I_RISC_CORE/cto_buf_33195/Y
  (14) 0.8951           0.0004          I_RISC_CORE/cto_buf_33204/A
  (15) 0.9436           0.0485          I_RISC_CORE/cto_buf_33204/Y
  (16) 0.9442           0.0006          I_RISC_CORE/cto_buf_33205/A
  (17) 0.9856           0.0413          I_RISC_CORE/cto_buf_33205/Y
  (18) 0.9860           0.0004          I_RISC_CORE/cto_buf_33218/A
  (19) 1.0280           0.0420          I_RISC_CORE/cto_buf_33218/Y
  (20) 1.0288           0.0009          I_RISC_CORE/cto_buf_33201/A
  (21) 1.0747           0.0459          I_RISC_CORE/cto_buf_33201/Y
  (22) 1.0784           0.0037          I_RISC_CORE/cts_buf_675732261/A
  (23) 1.1371           0.0587          I_RISC_CORE/cts_buf_675732261/Y
  (24) 1.1374           0.0003          I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_2_/CLK
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.0694; ID = 0.2966; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 224; ClockBufArea = 1060.5430; ClockCellArea = 1225.4824; Clock = ate_clk; Mode = test; Corner = Cmin; ClockRoot = ate_clk. (CTS-037)
Longest path:
  (0) 0.0060            0.0000          cts_buf_711132637/A
  (1) 0.0249            0.0189          cts_buf_711132637/Y
  (2) 0.0256            0.0006          occ_int2/cto_buf_33253/A
  (3) 0.0451            0.0195          occ_int2/cto_buf_33253/Y
  (4) 0.0452            0.0002          occ_int2/slow_clk_0_clkgt/u_icg/CLK
  (5) 0.0978            0.0526          occ_int2/slow_clk_0_clkgt/u_icg/GCLK
  (6) 0.0980            0.0001          occ_int2/U3/A3
  (7) 0.1174            0.0195          occ_int2/U3/Y
  (8) 0.1174            0.0000          occ_int2/cts_buf_678532289/A
  (9) 0.1402            0.0228          occ_int2/cts_buf_678532289/Y
  (10) 0.1601           0.0199          I_RISC_CORE/cts_buf_677332277/A
  (11) 0.1783           0.0182          I_RISC_CORE/cts_buf_677332277/Y
  (12) 0.1793           0.0010          I_RISC_CORE/cto_buf_33195/A
  (13) 0.1965           0.0172          I_RISC_CORE/cto_buf_33195/Y
  (14) 0.1969           0.0004          I_RISC_CORE/cto_buf_33204/A
  (15) 0.2132           0.0163          I_RISC_CORE/cto_buf_33204/Y
  (16) 0.2137           0.0005          I_RISC_CORE/cts_buf_676932273/A
  (17) 0.2319           0.0182          I_RISC_CORE/cts_buf_676932273/Y
  (18) 0.2322           0.0003          I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK
  (19) 0.2682           0.0361          I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK
  (20) 0.2684           0.0001          I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_650432008/A
  (21) 0.2916           0.0233          I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_650432008/Y
  (22) 0.2966           0.0049          I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_9_/CLK
Shortest path:
  (0) 0.0100            0.0000          occ_int2/slow_clk_1_clkgt/u_icg/CLK
  (1) 0.0495            0.0396          occ_int2/slow_clk_1_clkgt/u_icg/GCLK
  (2) 0.0495            0.0000          occ_int2/slow_clk_1_clkgt/cts_buf_709432620/A
  (3) 0.0633            0.0138          occ_int2/slow_clk_1_clkgt/cts_buf_709432620/Y
  (4) 0.0633            0.0000          occ_int2/U2/A3
  (5) 0.0882            0.0249          occ_int2/U2/Y
  (6) 0.0884            0.0002          occ_int2/cto_buf_33242/A
  (7) 0.1082            0.0198          occ_int2/cto_buf_33242/Y
  (8) 0.1083            0.0001          occ_int2/cto_buf_33224/A
  (9) 0.1259            0.0176          occ_int2/cto_buf_33224/Y
  (10) 0.1260           0.0001          occ_int2/cto_buf_33216/A
  (11) 0.1440           0.0180          occ_int2/cto_buf_33216/Y
  (12) 0.1442           0.0002          occ_int2/cto_buf_33207/A
  (13) 0.1630           0.0189          occ_int2/cto_buf_33207/Y
  (14) 0.1632           0.0002          occ_int2/cts_buf_640331907/A
  (15) 0.1900           0.0268          occ_int2/cts_buf_640331907/Y
  (16) 0.1921           0.0021          occ_int2/cts_buf_639931903/A
  (17) 0.2268           0.0347          occ_int2/cts_buf_639931903/Y
  (18) 0.2272           0.0004          I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_22_/CLK

Begin Layer Optimization:

Beginning layer optimization ...
Clock SYS_2x_CLK: 78 nets unchanged because there is no cap variation on their layers
Clock SYS_2x_CLK: 65 nets have their layers changed
Clock SDRAM_CLK: 35 nets unchanged because there is no cap variation on their layers
Clock SDRAM_CLK: 65 nets have their layers changed
Clock ate_clk: 10 nets unchanged because there is no cap variation on their layers
Clock ate_clk: 44 nets have their layers changed
Clock PCI_CLK: 11 nets unchanged because there is no cap variation on their layers
Clock PCI_CLK: 1 nets have their layers changed
All clocks: total net count: 310
All clocks: total committed/restored net count: 175/1
All clocks: total count of nets with two layers: 0 (skipped)
All clocks: total count of nets with unchanged layers: 134

Ending layer optimization ...

The elapsed time for layer optimization is 0 hr : 0 min : 4.80 sec, cpu time is 0 hr : 0 min : 5.12 sec.
Ran incremental ZGR 105 time(s) for 105 net(s) and restored ZGR 1 time(s) for 1 net(s)
Clock Qor After Layer Optimization:
Clock: SYS_2x_CLK, Mode: func, Root: sys_2x_clk
Information: CTS QoR Post Layer Optimization: GlobalSkew = 0.1966; ID = 1.4818; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 120; ClockBufArea = 526.5864; ClockCellArea = 664.0782; Clock = SYS_2x_CLK; Mode = func; Corner = Cmax; ClockRoot = sys_2x_clk. (CTS-037)
Information: CTS QoR Post Layer Optimization: GlobalSkew = 0.0610; ID = 0.3447; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 120; ClockBufArea = 526.5864; ClockCellArea = 664.0782; Clock = SYS_2x_CLK; Mode = func; Corner = Cmin; ClockRoot = sys_2x_clk. (CTS-037)
Clock: SDRAM_CLK, Mode: func, Root: sdram_clk
Information: CTS QoR Post Layer Optimization: GlobalSkew = 0.1716; ID = 1.2376; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 93; ClockBufArea = 461.0172; ClockCellArea = 482.3653; Clock = SDRAM_CLK; Mode = func; Corner = Cmax; ClockRoot = sdram_clk. (CTS-037)
Information: CTS QoR Post Layer Optimization: GlobalSkew = 0.0254; ID = 0.2362; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 93; ClockBufArea = 461.0172; ClockCellArea = 482.3653; Clock = SDRAM_CLK; Mode = func; Corner = Cmin; ClockRoot = sdram_clk. (CTS-037)
Clock: PCI_CLK, Mode: func, Root: pclk
Information: CTS QoR Post Layer Optimization: GlobalSkew = 0.0203; ID = 0.9631; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 29; ClockBufArea = 112.3316; ClockCellArea = 127.0720; Clock = PCI_CLK; Mode = func; Corner = Cmax; ClockRoot = pclk. (CTS-037)
Information: CTS QoR Post Layer Optimization: GlobalSkew = 0.0086; ID = 0.2073; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 29; ClockBufArea = 112.3316; ClockCellArea = 127.0720; Clock = PCI_CLK; Mode = func; Corner = Cmin; ClockRoot = pclk. (CTS-037)
Clock: ate_clk, Mode: test, Root: ate_clk
Information: CTS QoR Post Layer Optimization: GlobalSkew = 0.2013; ID = 1.3387; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 224; ClockBufArea = 1060.5430; ClockCellArea = 1225.4824; Clock = ate_clk; Mode = test; Corner = Cmax; ClockRoot = ate_clk. (CTS-037)
Information: CTS QoR Post Layer Optimization: GlobalSkew = 0.0691; ID = 0.2966; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 224; ClockBufArea = 1060.5430; ClockCellArea = 1225.4824; Clock = ate_clk; Mode = test; Corner = Cmin; ClockRoot = ate_clk. (CTS-037)

Begin Area Recovery Buffer Removal:
AR: deleted 7 cell(s)
Ran incremental ZGR 128 time(s) for 131 net(s) and restored ZGR 118 time(s) for 354 net(s)
Clock QoR After Area Recovery Removal:
Clock: SYS_2x_CLK, Mode: func, Root: sys_2x_clk
Information: CTS QoR Post Area Recovery Removal: GlobalSkew = 0.1966; ID = 1.4818; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 114; ClockBufArea = 502.1885; ClockCellArea = 644.2551; Clock = SYS_2x_CLK; Mode = func; Corner = Cmax; ClockRoot = sys_2x_clk. (CTS-037)
Information: CTS QoR Post Area Recovery Removal: GlobalSkew = 0.0610; ID = 0.3447; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 114; ClockBufArea = 502.1885; ClockCellArea = 644.2551; Clock = SYS_2x_CLK; Mode = func; Corner = Cmin; ClockRoot = sys_2x_clk. (CTS-037)
Clock: SDRAM_CLK, Mode: func, Root: sdram_clk
Information: CTS QoR Post Area Recovery Removal: GlobalSkew = 0.1716; ID = 1.2376; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 96; ClockBufArea = 471.1830; ClockCellArea = 492.5311; Clock = SDRAM_CLK; Mode = func; Corner = Cmax; ClockRoot = sdram_clk. (CTS-037)
Information: CTS QoR Post Area Recovery Removal: GlobalSkew = 0.0254; ID = 0.2362; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 96; ClockBufArea = 471.1830; ClockCellArea = 492.5311; Clock = SDRAM_CLK; Mode = func; Corner = Cmin; ClockRoot = sdram_clk. (CTS-037)
Clock: PCI_CLK, Mode: func, Root: pclk
Information: CTS QoR Post Area Recovery Removal: GlobalSkew = 0.0203; ID = 0.9631; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 29; ClockBufArea = 112.3316; ClockCellArea = 127.0720; Clock = PCI_CLK; Mode = func; Corner = Cmax; ClockRoot = pclk. (CTS-037)
Information: CTS QoR Post Area Recovery Removal: GlobalSkew = 0.0086; ID = 0.2073; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 29; ClockBufArea = 112.3316; ClockCellArea = 127.0720; Clock = PCI_CLK; Mode = func; Corner = Cmin; ClockRoot = pclk. (CTS-037)
Clock: ate_clk, Mode: test, Root: ate_clk
Information: CTS QoR Post Area Recovery Removal: GlobalSkew = 0.2005; ID = 1.3379; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 220; ClockBufArea = 1044.2777; ClockCellArea = 1213.7917; Clock = ate_clk; Mode = test; Corner = Cmax; ClockRoot = ate_clk. (CTS-037)
Information: CTS QoR Post Area Recovery Removal: GlobalSkew = 0.0691; ID = 0.2966; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 220; ClockBufArea = 1044.2777; ClockCellArea = 1213.7917; Clock = ate_clk; Mode = test; Corner = Cmin; ClockRoot = ate_clk. (CTS-037)

Begin Area Recovery Resizing:
AR: resized 59 out of 303 cell(s)
Ran incremental ZGR 45 time(s) for 113 net(s) and restored ZGR 3 time(s) for 17 net(s)
Clock QoR After Area Recovery Resizing:
Clock: SYS_2x_CLK, Mode: func, Root: sys_2x_clk
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.1963; ID = 1.4816; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 114; ClockBufArea = 459.2382; ClockCellArea = 601.3047; Clock = SYS_2x_CLK; Mode = func; Corner = Cmax; ClockRoot = sys_2x_clk. (CTS-037)
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.0610; ID = 0.3447; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 114; ClockBufArea = 459.2382; ClockCellArea = 601.3047; Clock = SYS_2x_CLK; Mode = func; Corner = Cmin; ClockRoot = sys_2x_clk. (CTS-037)
Clock: SDRAM_CLK, Mode: func, Root: sdram_clk
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.1697; ID = 1.2357; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 96; ClockBufArea = 425.6912; ClockCellArea = 447.0393; Clock = SDRAM_CLK; Mode = func; Corner = Cmax; ClockRoot = sdram_clk. (CTS-037)
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.0254; ID = 0.2362; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 96; ClockBufArea = 425.6912; ClockCellArea = 447.0393; Clock = SDRAM_CLK; Mode = func; Corner = Cmin; ClockRoot = sdram_clk. (CTS-037)
Clock: PCI_CLK, Mode: func, Root: pclk
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.0198; ID = 0.9629; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 29; ClockBufArea = 110.0443; ClockCellArea = 124.7847; Clock = PCI_CLK; Mode = func; Corner = Cmax; ClockRoot = pclk. (CTS-037)
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.0084; ID = 0.2071; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 29; ClockBufArea = 110.0443; ClockCellArea = 124.7847; Clock = PCI_CLK; Mode = func; Corner = Cmin; ClockRoot = pclk. (CTS-037)
Clock: ate_clk, Mode: test, Root: ate_clk
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.1928; ID = 1.3360; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 220; ClockBufArea = 950.2444; ClockCellArea = 1119.7584; Clock = ate_clk; Mode = test; Corner = Cmax; ClockRoot = ate_clk. (CTS-037)
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.0691; ID = 0.2965; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 220; ClockBufArea = 950.2444; ClockCellArea = 1119.7584; Clock = ate_clk; Mode = test; Corner = Cmin; ClockRoot = ate_clk. (CTS-037)
The elapsed time for area recovery is 0 hr : 0 min : 19.52 sec, cpu time is 0 hr : 0 min : 19.52 sec.
The elapsed time for optimization of clock tree is 0 hr : 1 min : 17.38 sec, cpu time is 0 hr : 1 min : 18.03 sec.
Finished Optimization at Wed May 17 17:26:45 2023 (elapsed: 0:01:18)
Scenario func:Cmax
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
SYS_2x_CLK                 1.4816       0.1963            0       0.0000       0.0000          114     459.2382     601.3047
                          -0.2148      -1.0929           +0      +0.0000      +0.0000          +14     -57.6907     -53.3702
SDRAM_CLK                  1.2357       0.1697            0       0.0000       0.0000           93     417.8127     439.1608
                          -0.1479      -1.1046           +0      +0.0000      +0.0000          +19      -8.1326      -8.1326
PCI_CLK                    0.9629       0.0198            0       0.0000       0.0000           29     110.0443     124.7847
                          -0.2311      -1.0713           +0      +0.0000      +0.0000          +13     +32.2763     +32.2763
Scenario func:Cmin
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
SYS_2x_CLK                 0.3447       0.0610            0       0.0000       0.0000          114     459.2382     601.3047
                          -0.0453      -0.2498           +0      +0.0000      +0.0000          +14     -57.6907     -53.3702
SDRAM_CLK                  0.2362       0.0254            0       0.0000       0.0000           93     417.8127     439.1608
                          -0.0312      -0.2183           +0      +0.0000      +0.0000          +19      -8.1326      -8.1326
PCI_CLK                    0.2071       0.0084            0       0.0000       0.0000           29     110.0443     124.7847
                          -0.0474      -0.2233           +0      +0.0000      +0.0000          +13     +32.2763     +32.2763
Scenario test:Cmax
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
SYS_2x_CLK                 1.4816       0.1963            0       0.0000       0.0000          114     459.2382     601.3047
                          -0.2148      -1.0929           +0      +0.0000      +0.0000          +14     -57.6907     -53.3702
SDRAM_CLK                  1.2357       0.1697            0       0.0000       0.0000           93     417.8127     439.1608
                          -0.1479      -1.1046           +0      +0.0000      +0.0000          +19      -8.1326      -8.1326
PCI_CLK                    0.9629       0.0198            0       0.0000       0.0000           29     110.0443     124.7847
                          -0.2311      -1.0713           +0      +0.0000      +0.0000          +13     +32.2763     +32.2763
ate_clk                    1.3360       0.1928            0       0.0000       0.0000          217     942.3660    1111.8800
                          -0.1297      -0.9943           +0      +0.0000      +0.0000          +39     -46.5084     -42.1879
Scenario test:Cmin
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
SYS_2x_CLK                 0.3447       0.0610            0       0.0000       0.0000          114     459.2382     601.3047
                          -0.0453      -0.2498           +0      +0.0000      +0.0000          +14     -57.6907     -53.3702
SDRAM_CLK                  0.2362       0.0254            0       0.0000       0.0000           93     417.8127     439.1608
                          -0.0312      -0.2183           +0      +0.0000      +0.0000          +19      -8.1326      -8.1326
PCI_CLK                    0.2071       0.0084            0       0.0000       0.0000           29     110.0443     124.7847
                          -0.0474      -0.2233           +0      +0.0000      +0.0000          +13     +32.2763     +32.2763
ate_clk                    0.2965       0.0691            0       0.0000       0.0000          217     942.3660    1111.8800
                          -0.0055      -0.1829           +0      +0.0000      +0.0000          +39     -46.5084     -42.1879
 Clock cells info: buffer count: 844, buffer area: 3608.08, cell count: 104, cell area: 602.07
Information: The run time for skew latency optimization and Area Recovery is 0 hr : 1 min : 21.07 sec, cpu time is 0 hr : 1 min : 21.71 sec. (CTS-104)
Information: The run time for balance multiple source clocks is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Post-Optimization DRC Fixing
************************************************************
Started Final DRC Fixing at Wed May 17 17:26:47 2023
Scenario func:Cmax
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
SYS_2x_CLK                 1.4816       0.1963            0       0.0000       0.0000          114     459.2382     601.3047
                                                                                                                            
SDRAM_CLK                  1.2357       0.1697            0       0.0000       0.0000           93     417.8127     439.1608
                                                                                                                            
PCI_CLK                    0.9629       0.0198            0       0.0000       0.0000           29     110.0443     124.7847
                                                                                                                            
Scenario func:Cmin
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
SYS_2x_CLK                 0.3447       0.0610            0       0.0000       0.0000          114     459.2382     601.3047
                                                                                                                            
SDRAM_CLK                  0.2362       0.0254            0       0.0000       0.0000           93     417.8127     439.1608
                                                                                                                            
PCI_CLK                    0.2071       0.0084            0       0.0000       0.0000           29     110.0443     124.7847
                                                                                                                            
Scenario test:Cmax
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
SYS_2x_CLK                 1.4816       0.1963            0       0.0000       0.0000          114     459.2382     601.3047
                                                                                                                            
SDRAM_CLK                  1.2357       0.1697            0       0.0000       0.0000           93     417.8127     439.1608
                                                                                                                            
PCI_CLK                    0.9629       0.0198            0       0.0000       0.0000           29     110.0443     124.7847
                                                                                                                            
ate_clk                    1.3360       0.1928            0       0.0000       0.0000          217     942.3660    1111.8800
                                                                                                                            
Scenario test:Cmin
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
SYS_2x_CLK                 0.3447       0.0610            0       0.0000       0.0000          114     459.2382     601.3047
                                                                                                                            
SDRAM_CLK                  0.2362       0.0254            0       0.0000       0.0000           93     417.8127     439.1608
                                                                                                                            
PCI_CLK                    0.2071       0.0084            0       0.0000       0.0000           29     110.0443     124.7847
                                                                                                                            
ate_clk                    0.2965       0.0691            0       0.0000       0.0000          217     942.3660    1111.8800
                                                                                                                            
-------------------------------------------------------------
Fixing clock: SYS_2x_CLK mode: func root: sys_2x_clk
Resized 0 cell(s), relocated 0 cell(s), cloned 0 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Post-Opt DRC Violation:
Clock: SYS_2x_CLK, Mode: func, Root: sys_2x_clk
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.1963; ID = 1.4816; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 114; ClockBufArea = 459.2382; ClockCellArea = 601.3047; Clock = SYS_2x_CLK; Mode = func; Corner = Cmax; ClockRoot = sys_2x_clk. (CTS-037)
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0610; ID = 0.3447; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 114; ClockBufArea = 459.2382; ClockCellArea = 601.3047; Clock = SYS_2x_CLK; Mode = func; Corner = Cmin; ClockRoot = sys_2x_clk. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.09 sec, cpu time is 0 hr : 0 min : 0.09 sec.
-------------------------------------------------------------
Fixing clock: SYS_2x_CLK mode: test root: sys_2x_clk
Resized 0 cell(s), relocated 0 cell(s), cloned 0 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Post-Opt DRC Violation:
Clock: SYS_2x_CLK, Mode: test, Root: sys_2x_clk
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.1963; ID = 1.4816; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 114; ClockBufArea = 459.2382; ClockCellArea = 601.3047; Clock = SYS_2x_CLK; Mode = test; Corner = Cmax; ClockRoot = sys_2x_clk. (CTS-037)
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0610; ID = 0.3447; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 114; ClockBufArea = 459.2382; ClockCellArea = 601.3047; Clock = SYS_2x_CLK; Mode = test; Corner = Cmin; ClockRoot = sys_2x_clk. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.11 sec, cpu time is 0 hr : 0 min : 0.11 sec.
-------------------------------------------------------------
Fixing clock: SDRAM_CLK mode: func root: sdram_clk
Resized 0 cell(s), relocated 0 cell(s), cloned 0 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Post-Opt DRC Violation:
Clock: SDRAM_CLK, Mode: func, Root: sdram_clk
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.1697; ID = 1.2357; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 96; ClockBufArea = 425.6912; ClockCellArea = 447.0393; Clock = SDRAM_CLK; Mode = func; Corner = Cmax; ClockRoot = sdram_clk. (CTS-037)
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0254; ID = 0.2362; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 96; ClockBufArea = 425.6912; ClockCellArea = 447.0393; Clock = SDRAM_CLK; Mode = func; Corner = Cmin; ClockRoot = sdram_clk. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.12 sec, cpu time is 0 hr : 0 min : 0.12 sec.
-------------------------------------------------------------
Fixing clock: SDRAM_CLK mode: test root: sdram_clk
Resized 0 cell(s), relocated 0 cell(s), cloned 0 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Post-Opt DRC Violation:
Clock: SDRAM_CLK, Mode: test, Root: sdram_clk
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.1697; ID = 1.2357; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 96; ClockBufArea = 425.6912; ClockCellArea = 447.0393; Clock = SDRAM_CLK; Mode = test; Corner = Cmax; ClockRoot = sdram_clk. (CTS-037)
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0254; ID = 0.2362; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 96; ClockBufArea = 425.6912; ClockCellArea = 447.0393; Clock = SDRAM_CLK; Mode = test; Corner = Cmin; ClockRoot = sdram_clk. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.15 sec, cpu time is 0 hr : 0 min : 0.15 sec.
-------------------------------------------------------------
Fixing clock: PCI_CLK mode: func root: pclk
Resized 0 cell(s), relocated 0 cell(s), cloned 0 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Post-Opt DRC Violation:
Clock: PCI_CLK, Mode: func, Root: pclk
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0198; ID = 0.9629; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 29; ClockBufArea = 110.0443; ClockCellArea = 124.7847; Clock = PCI_CLK; Mode = func; Corner = Cmax; ClockRoot = pclk. (CTS-037)
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0084; ID = 0.2071; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 29; ClockBufArea = 110.0443; ClockCellArea = 124.7847; Clock = PCI_CLK; Mode = func; Corner = Cmin; ClockRoot = pclk. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.02 sec, cpu time is 0 hr : 0 min : 0.02 sec.
-------------------------------------------------------------
Fixing clock: PCI_CLK mode: test root: pclk
Resized 0 cell(s), relocated 0 cell(s), cloned 0 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Post-Opt DRC Violation:
Clock: PCI_CLK, Mode: test, Root: pclk
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0198; ID = 0.9629; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 29; ClockBufArea = 110.0443; ClockCellArea = 124.7847; Clock = PCI_CLK; Mode = test; Corner = Cmax; ClockRoot = pclk. (CTS-037)
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0084; ID = 0.2071; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 29; ClockBufArea = 110.0443; ClockCellArea = 124.7847; Clock = PCI_CLK; Mode = test; Corner = Cmin; ClockRoot = pclk. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.02 sec, cpu time is 0 hr : 0 min : 0.02 sec.
-------------------------------------------------------------
Fixing clock: ate_clk mode: test root: ate_clk
Resized 0 cell(s), relocated 0 cell(s), cloned 0 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Post-Opt DRC Violation:
Clock: ate_clk, Mode: test, Root: ate_clk
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.1928; ID = 1.3360; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 220; ClockBufArea = 950.2444; ClockCellArea = 1119.7584; Clock = ate_clk; Mode = test; Corner = Cmax; ClockRoot = ate_clk. (CTS-037)
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0691; ID = 0.2965; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 220; ClockBufArea = 950.2444; ClockCellArea = 1119.7584; Clock = ate_clk; Mode = test; Corner = Cmin; ClockRoot = ate_clk. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.34 sec, cpu time is 0 hr : 0 min : 0.34 sec.
Finished Final DRC Fixing at Wed May 17 17:26:50 2023 (elapsed: 0:00:02)
Scenario func:Cmax
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
SYS_2x_CLK                 1.4816       0.1963            0       0.0000       0.0000          114     459.2382     601.3047
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000
SDRAM_CLK                  1.2357       0.1697            0       0.0000       0.0000           93     417.8127     439.1608
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000
PCI_CLK                    0.9629       0.0198            0       0.0000       0.0000           29     110.0443     124.7847
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000
Scenario func:Cmin
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
SYS_2x_CLK                 0.3447       0.0610            0       0.0000       0.0000          114     459.2382     601.3047
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000
SDRAM_CLK                  0.2362       0.0254            0       0.0000       0.0000           93     417.8127     439.1608
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000
PCI_CLK                    0.2071       0.0084            0       0.0000       0.0000           29     110.0443     124.7847
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000
Scenario test:Cmax
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
SYS_2x_CLK                 1.4816       0.1963            0       0.0000       0.0000          114     459.2382     601.3047
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000
SDRAM_CLK                  1.2357       0.1697            0       0.0000       0.0000           93     417.8127     439.1608
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000
PCI_CLK                    0.9629       0.0198            0       0.0000       0.0000           29     110.0443     124.7847
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000
ate_clk                    1.3360       0.1928            0       0.0000       0.0000          217     942.3660    1111.8800
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000
Scenario test:Cmin
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
SYS_2x_CLK                 0.3447       0.0610            0       0.0000       0.0000          114     459.2382     601.3047
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000
SDRAM_CLK                  0.2362       0.0254            0       0.0000       0.0000           93     417.8127     439.1608
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000
PCI_CLK                    0.2071       0.0084            0       0.0000       0.0000           29     110.0443     124.7847
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000
ate_clk                    0.2965       0.0691            0       0.0000       0.0000          217     942.3660    1111.8800
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000
Information: The run time for post-optimization DRC fixing is 0 hr : 0 min : 3.56 sec, cpu time is 0 hr : 0 min : 3.56 sec. (CTS-104)
All together, ran incremental ZGR 1228 time(s) for 2266 net(s) and restoring ZGR invoked 600 time(s) for 1205 net(s)
There are 101 buffers added and 0 inverters added by Clock Tree Optimization.
************************************************************
* CTS STEP: Postlude
************************************************************
Warning: Cannot save Place cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Access cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Pin Status cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save ViaLadder cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
NPLDRC Place Cache: unique cache elements 10244
NPLDRC Place Cache: hit rate  90.2%  (10244 / 104159)
NPLDRC Access Cache: unique cache elements 12010
NPLDRC Access Cache: hit rate  88.5%  (12010 / 104625)
Mark clock trees...
Marking clock synthesized attributes

nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1

NPLDRC: Using a 8x8 grid for PG structure analysis
NPLDRC: Filter 32.40% (1327/4096) blocked grids
Scanning PG objects...
PG hash cached 2 nets; 69 viaBoxes; 0 viaMatrixRefs; 0 patterns; 0 extensions.
PG scanned 817 shapes (494 on M2); 73959 vias (12754 on M2); 199 under straps (199 on M7); 20652 staples; 0 tall vias; 1470 base straps.
PG scan complete.  Hash key = b1b3e744399ba933
Expand check halo by 0.1520 x 0.1520
Information: Analyzing PG structure for 10 layers using 1 cores. (NPLDRC-001)
Loading layer MRDL:
Loading layer M9:
Loading layer M8:
Loading layer M7:
Loading layer M6:
Loading layer M5:
Loading layer M4:
Loading layer M3:
Loading layer M2:
Loading layer M1:
Formatting 61827 sectors on layer M1:
Layer M1: 20612 straps, 41215 other, 0 preroute
Layer M1: 14 secDefs  61827 sectors (0 empty)
Formatting 42738 sectors on layer M2:
Layer M2: 20959 straps, 21779 other, 0 preroute
Layer M2: 103 secDefs  42738 sectors (0 empty)
Formatting 9271 sectors on layer M3:
Layer M3: 0 straps, 9271 other, 0 preroute
Layer M3: 158 secDefs  9271 sectors (0 empty)
Formatting 13060 sectors on layer M4:
Layer M4: 0 straps, 13060 other, 0 preroute
Layer M4: 35 secDefs  13060 sectors (0 empty)
Formatting 9271 sectors on layer M5:
Layer M5: 0 straps, 9271 other, 0 preroute
Layer M5: 91 secDefs  9271 sectors (0 empty)
Formatting 12754 sectors on layer M6:
Layer M6: 0 straps, 12754 other, 0 preroute
Layer M6: 218 secDefs  12754 sectors (0 empty)
Formatting 1728 sectors on layer M7:
Layer M7: 925 straps, 803 other, 0 preroute
Layer M7: 231 secDefs  1728 sectors (0 empty)
Formatting 18949 sectors on layer M8:
Layer M8: 9533 straps, 9416 other, 0 preroute
Layer M8: 156 secDefs  18949 sectors (0 empty)
Formatting 0 sectors on layer M9:
Layer M9: 0 straps, 0 other, 0 preroute
Layer M9: 0 secDefs  0 sectors (0 empty)
Formatting 0 sectors on layer MRDL:
Layer MRDL: 0 straps, 0 other, 0 preroute
Layer MRDL: 0 secDefs  0 sectors (0 empty)

Warning: Cannot save PG structure analysis in block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute PG data. (PDC-017)

NPLDRC Sector Array Stats:
Num Sectors: 169598
Num SecDefs:  1006

Connection checks for layer M2: blocked_pin pin_access_default track_none pin_extend0
Connection checks for layer M3: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M4: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M5: blocked_pin pin_access_default track_none pin_extend1

NPLDRC app_option (user set) values:
---------------------------------------


---------------------------------------

Legalizing Top Level Design ORCA_TOP ... 
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1600 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 284 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      693741        48491        Yes DEFAULT_VA
      105360         2039        Yes PD_RISC_CORE

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/3)
    Done Exclusive Bound 'DEFAULT_VA' (2/3) (252 sec)
Optimizing Exclusive Bound 'PD_RISC_CORE' (3/3)
Optimizing 2-row cells
    Done 2-row cells (1 sec)
    Done Exclusive Bound 'PD_RISC_CORE' (3/3) (2 sec)
Legalization complete (593 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                  50530
number of references:               284
number of site rows:                478
number of locations attempted:   975364
number of locations failed:      212097  (21.7%)

Legality of references at locations:
219 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
  7249     103449     20899 ( 20.2%)      65071     17125 ( 26.3%)  AO22X1_HVT
  3610      54276     10591 ( 19.5%)      33017      8749 ( 26.5%)  AO22X1_LVT
  3449      53346      9939 ( 18.6%)      32587      7991 ( 24.5%)  OR2X1_HVT
  2189      34912      6195 ( 17.7%)      19758      4796 ( 24.3%)  AND2X1_HVT
  1339      21514      6395 ( 29.7%)      12918      4485 ( 34.7%)  FADDX1_LVT
  1755      28348      5111 ( 18.0%)      16241      4040 ( 24.9%)  AND2X1_LVT
  2152      32971      4237 ( 12.9%)      17611      2994 ( 17.0%)  NAND2X0_LVT
  2063      30469      4028 ( 13.2%)      17028      2809 ( 16.5%)  INVX1_HVT
   952      15733      2843 ( 18.1%)       9028      2256 ( 25.0%)  OR2X1_LVT
   651      10358      2794 ( 27.0%)       6023      2016 ( 33.5%)  FADDX1_HVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1          8         6 ( 75.0%)          0         0 (  0.0%)  AOI21X2_HVT
     1         10         5 ( 50.0%)         10         9 ( 90.0%)  XOR3X2_RVT
     2         26        13 ( 50.0%)         16        14 ( 87.5%)  HADDX2_HVT
     1          8         5 ( 62.5%)          8         5 ( 62.5%)  AO221X1_HVT
     1         24        14 ( 58.3%)         24        15 ( 62.5%)  NOR3X0_RVT
     3         50        31 ( 62.0%)         32        17 ( 53.1%)  AND2X4_RVT
     1         24        14 ( 58.3%)         24        14 ( 58.3%)  OA22X2_HVT
     2         16         9 ( 56.2%)          0         0 (  0.0%)  NOR4X0_LVT
     2         48        21 ( 43.8%)         16        14 ( 87.5%)  INVX2_RVT
     6        112        51 ( 45.5%)         88        52 ( 59.1%)  OAI22X2_LVT

Legality of references in rows:
8 references had row failures.
Worst 8 references by row failure rate:
     ROWS  FAILURES           REFERENCE NAME
      478       239 ( 50.0%)  LSUPX1_HVT
      478       239 ( 50.0%)  LSUPX8_LVT
      478       239 ( 50.0%)  LSUPX4_LVT
      478       239 ( 50.0%)  LSUPX2_LVT
      478       239 ( 50.0%)  LSUPX1_LVT
      478       239 ( 50.0%)  LSUPX4_RVT
      478       239 ( 50.0%)  LSUPX8_RVT
      478       239 ( 50.0%)  LSUPX2_HVT


****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:       40878 (409588 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.186 um ( 0.11 row height)
rms weighted cell displacement:   0.186 um ( 0.11 row height)
max cell displacement:            7.170 um ( 4.29 row height)
avg cell displacement:            0.017 um ( 0.01 row height)
avg weighted cell displacement:   0.017 um ( 0.01 row height)
number of cells moved:              543
number of large displacements:        5
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: I_SDRAM_TOP/ZBUF_65_inst_23377 (NBUFFX8_LVT)
  Input location: (585.016,10)
  Legal location: (582.432,16.688)
  Displacement:   7.170 um ( 4.29 row height)
Cell: I_SDRAM_TOP/ZBUF_60_inst_22892 (NBUFFX8_LVT)
  Input location: (587.448,11.672)
  Legal location: (594.136,10)
  Displacement:   6.894 um ( 4.12 row height)
Cell: I_SDRAM_TOP/ZBUF_69_inst_22906 (NBUFFX4_HVT)
  Input location: (611.16,10)
  Legal location: (605.08,11.672)
  Displacement:   6.306 um ( 3.77 row height)
Cell: I_SDRAM_TOP/ZBUF_69_inst_23386 (NBUFFX8_LVT)
  Input location: (616.328,11.672)
  Legal location: (619.368,16.688)
  Displacement:   5.865 um ( 3.51 row height)
Cell: I_SDRAM_TOP/ZBUF_65_inst_22884 (NBUFFX8_LVT)
  Input location: (608.88,11.672)
  Legal location: (608.88,16.688)
  Displacement:   5.016 um ( 3.00 row height)
Cell: ZBUF_17_inst_23202 (NBUFFX4_RVT)
  Input location: (583.496,10)
  Legal location: (578.632,10)
  Displacement:   4.864 um ( 2.91 row height)
Cell: I_SDRAM_TOP/ZBUF_60_inst_22876 (NBUFFX8_LVT)
  Input location: (574.832,11.672)
  Legal location: (578.176,15.016)
  Displacement:   4.729 um ( 2.83 row height)
Cell: I_SDRAM_TOP/ZBUF_112_inst_22878 (NBUFFX8_LVT)
  Input location: (577.112,11.672)
  Legal location: (581.368,10)
  Displacement:   4.573 um ( 2.73 row height)
Cell: I_SDRAM_TOP/ZBUF_57_inst_23385 (NBUFFX8_LVT)
  Input location: (611.16,11.672)
  Legal location: (613.896,15.016)
  Displacement:   4.321 um ( 2.58 row height)
Cell: occ_int2/U_clk_control_i_2/U_cycle_ctr_i/add_421/U3 (XOR2X1_HVT)
  Input location: (463.568,10)
  Legal location: (464.936,13.344)
  Displacement:   3.613 um ( 2.16 row height)

Warning: Cannot save Place cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Access cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Pin Status cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save ViaLadder cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
NPLDRC Place Cache: unique cache elements 187319
NPLDRC Place Cache: hit rate  74.7%  (187319 / 740282)
NPLDRC Access Cache: unique cache elements 230188
NPLDRC Access Cache: hit rate  68.9%  (230188 / 740674)
 Successfully legalize placement.
Information: The run time for postlude is 0 hr : 10 min : 0.16 sec, cpu time is 0 hr : 10 min : 7.55 sec. (CTS-104)
************************************************************
* CTS STEP: Summary report
************************************************************
There are 304 flat clock tree nets.
There are 370 non-sink instances (total area 1441.00) on clock trees including 0 instances dont_touch.
Clock tree synthesize and optimization added 267 buffers and 0 inverters (total area 1062.32).
136 buffers/inverters were inserted below 17 leaf level Gates.
 Compilation of clock trees finished successfully
 Run time for cts 00:14:23.99u 00:00:11.76s 00:14:25.66e: 

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.

No clock balance group was found, so skip the balance
Information: The stitching and editing of coupling caps is turned OFF for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (10098560 8092160)
Number of VARs = 2
Number of unique PDs = 2
Number of Power Domains = 2
Number of Voltage Areas = 2
Number of supply Nets = 3
Number of used supplies = 0
Blocked VAs: 
INFO: auto-mv setup started.
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1600 seconds to build cellmap data
Total 1.3900 seconds to load 50530 cell instances into cellmap
Moveable cells: 46009; Application fixed cells: 303; Macro cells: 0; User fixed cells: 4218
Average cell width 1.9586, cell height 1.6733, cell area 3.2781 for total 46312 placed and application fixed cells
Information: Current block utilization is '0.26940', effective utilization is '0.28036'. (OPT-055)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 48947, routed nets = 307, across physical hierarchy nets = 0, parasitics cached nets = 48947, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 714. (TIM-112)

    Scenario func_worst  WNS = 0.194649, TNS = 3.333870, NVP = 56
    Scenario test_worst  WNS = 0.510112, TNS = 0.510112, NVP = 1

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      2:06:56     0.510     3.844 3.889e+05    12.884   953.564      2643      5173         0     0.000      2528 

Information: Ending clock_opt / build_clock / CTS (FLW-8001)
Information: Time: 2023-05-17 17:37:21 / Session: 2.12 hr / Command: 0.26 hr / Memory: 2528 MB (FLW-8100)


Information: Ending clock_opt / build_clock (FLW-8001)
Information: Time: 2023-05-17 17:37:21 / Session: 2.12 hr / Command: 0.26 hr / Memory: 2528 MB (FLW-8100)

Information: Starting clock_opt / route_clock (FLW-8000)
Information: Time: 2023-05-17 17:37:21 / Session: 2.12 hr / Command: 0.26 hr / Memory: 2528 MB (FLW-8100)

Information: Starting clock_opt / route_clock / Clock Routing (FLW-8000)
Information: Time: 2023-05-17 17:37:21 / Session: 2.12 hr / Command: 0.26 hr / Memory: 2528 MB (FLW-8100)
Running clock routing step.
set_app_options -as_user_default -list {route.global.global_route_topology_style 1}
route_group -all_clock_nets -reuse_existing_global_route true
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M7
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Ignore 3 top cell ports with no pins. (ZRT-027)
Skipping 4 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Found 1 voltage-areas.
When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   78  Alloctr   79  Proc 4353 
GR will route in ATREE-style.
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,1019.86,819.22)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05, min space = 0.05 pitch = 0.152
layer M2, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.152
layer M3, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.304
layer M4, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.304
layer M5, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.608
layer M6, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.608
layer M7, dir Hor, min width = 0.056, min space = 0.056 pitch = 1.216
layer M8, dir Ver, min width = 0.056, min space = 0.056 pitch = 1.216
layer M9, dir Hor, min width = 0.16, min space = 0.16 pitch = 2.432
layer MRDL, dir Ver, min width = 2, min space = 2 pitch = 4.864
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    7  Alloctr    7  Proc    0 
[End of Build Tech Data] Total (MB): Used   89  Alloctr   90  Proc 4353 
Net statistics:
Total number of nets     = 48980
Number of nets to route  = 307
Number of single or zero port nets = 30
Number of nets with min-layer-mode soft = 131
Number of nets with min-layer-mode soft-cost-medium = 131
Number of nets with max-layer-mode hard = 131
308 nets are fully connected,
 of which 1 are detail routed and 307 are global routed.
131 nets have non-default rule clock_double_spacing
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used   21  Alloctr   21  Proc    0 
[End of Build All Nets] Total (MB): Used  110  Alloctr  111  Proc 4353 
Average gCell capacity  4.97     on layer (1)    M1
Average gCell capacity  6.30     on layer (2)    M2
Average gCell capacity  3.73     on layer (3)    M3
Average gCell capacity  3.79     on layer (4)    M4
Average gCell capacity  1.89     on layer (5)    M5
Average gCell capacity  2.67     on layer (6)    M6
Average gCell capacity  0.31     on layer (7)    M7
Average gCell capacity  0.48     on layer (8)    M8
Average gCell capacity  0.00     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 10.96         on layer (1)    M1
Average number of tracks per gCell 10.98         on layer (2)    M2
Average number of tracks per gCell 5.48  on layer (3)    M3
Average number of tracks per gCell 5.49  on layer (4)    M4
Average number of tracks per gCell 2.74  on layer (5)    M5
Average number of tracks per gCell 2.75  on layer (6)    M6
Average number of tracks per gCell 1.37  on layer (7)    M7
Average number of tracks per gCell 1.38  on layer (8)    M8
Average number of tracks per gCell 0.69  on layer (9)    M9
Average number of tracks per gCell 0.34  on layer (10)   MRDL
Number of gCells = 3006120
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:03 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Build Congestion map] Stage (MB): Used   29  Alloctr   30  Proc    0 
[End of Build Congestion map] Total (MB): Used  140  Alloctr  142  Proc 4353 
Information: RC layer preference is turned off for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:04 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[End of Build Data] Stage (MB): Used   58  Alloctr   59  Proc    0 
[End of Build Data] Total (MB): Used  140  Alloctr  142  Proc 4353 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  140  Alloctr  142  Proc 4353 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used  176  Alloctr  176  Proc   48 
[End of Initial Routing] Total (MB): Used  316  Alloctr  318  Proc 4401 
Initial. Routing result:
Initial. Both Dirs: Overflow =    48 Max = 2 GRCs =   280 (0.05%)
Initial. H routing: Overflow =    47 Max = 2 (GRCs =   2) GRCs =   277 (0.09%)
Initial. V routing: Overflow =     0 Max = 1 (GRCs =   3) GRCs =     3 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 1 (GRCs =   2) GRCs =     2 (0.00%)
Initial. M3         Overflow =    20 Max = 2 (GRCs =   2) GRCs =    39 (0.01%)
Initial. M4         Overflow =     0 Max = 1 (GRCs =   1) GRCs =     1 (0.00%)
Initial. M5         Overflow =     1 Max = 1 (GRCs =   3) GRCs =     3 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. M7         Overflow =    26 Max = 1 (GRCs = 235) GRCs =   235 (0.08%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)


Overflow over macro areas

Initial. Both Dirs: Overflow =    28 Max =  1 GRCs =   241 (0.14%)
Initial. H routing: Overflow =    28 Max =  1 (GRCs = 240) GRCs =   240 (0.28%)
Initial. V routing: Overflow =     0 Max =  1 (GRCs =   1) GRCs =     1 (0.00%)
Initial. M1         Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     1 Max =  1 (GRCs =   2) GRCs =     2 (0.00%)
Initial. M4         Overflow =     0 Max =  1 (GRCs =   1) GRCs =     1 (0.00%)
Initial. M5         Overflow =     1 Max =  1 (GRCs =   3) GRCs =     3 (0.00%)
Initial. M6         Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. M7         Overflow =    26 Max =  1 (GRCs = 235) GRCs =   235 (0.27%)
Initial. M8         Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 49405.83
Initial. Layer M1 wire length = 4.74
Initial. Layer M2 wire length = 7.35
Initial. Layer M3 wire length = 21453.48
Initial. Layer M4 wire length = 22171.19
Initial. Layer M5 wire length = 3684.88
Initial. Layer M6 wire length = 1625.23
Initial. Layer M7 wire length = 458.95
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 19078
Initial. Via VIA12SQ_C count = 5753
Initial. Via VIA23SQ_C count = 5756
Initial. Via VIA34SQ_C count = 7136
Initial. Via VIA45SQ_C count = 311
Initial. Via VIA56SQ_C count = 110
Initial. Via VIA67SQ_C count = 12
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  316  Alloctr  318  Proc 4401 
phase1. Routing result:
phase1. Both Dirs: Overflow =    29 Max = 2 GRCs =   247 (0.04%)
phase1. H routing: Overflow =    29 Max = 2 (GRCs =   1) GRCs =   244 (0.08%)
phase1. V routing: Overflow =     0 Max = 1 (GRCs =   3) GRCs =     3 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max = 1 (GRCs =   2) GRCs =     2 (0.00%)
phase1. M3         Overflow =     2 Max = 2 (GRCs =   1) GRCs =    12 (0.00%)
phase1. M4         Overflow =     0 Max = 1 (GRCs =   1) GRCs =     1 (0.00%)
phase1. M5         Overflow =     1 Max = 1 (GRCs =   3) GRCs =     3 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. M7         Overflow =    25 Max = 1 (GRCs = 229) GRCs =   229 (0.08%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)


Overflow over macro areas

phase1. Both Dirs: Overflow =    26 Max =  1 GRCs =   233 (0.13%)
phase1. H routing: Overflow =    26 Max =  1 (GRCs = 232) GRCs =   232 (0.27%)
phase1. V routing: Overflow =     0 Max =  1 (GRCs =   1) GRCs =     1 (0.00%)
phase1. M1         Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max =  1 (GRCs =   1) GRCs =     1 (0.00%)
phase1. M5         Overflow =     1 Max =  1 (GRCs =   3) GRCs =     3 (0.00%)
phase1. M6         Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. M7         Overflow =    25 Max =  1 (GRCs = 229) GRCs =   229 (0.26%)
phase1. M8         Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 49357.59
phase1. Layer M1 wire length = 4.74
phase1. Layer M2 wire length = 44.44
phase1. Layer M3 wire length = 21454.78
phase1. Layer M4 wire length = 22149.84
phase1. Layer M5 wire length = 3650.02
phase1. Layer M6 wire length = 1603.18
phase1. Layer M7 wire length = 450.59
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 19061
phase1. Via VIA12SQ_C count = 5753
phase1. Via VIA23SQ_C count = 5753
phase1. Via VIA34SQ_C count = 7134
phase1. Via VIA45SQ_C count = 305
phase1. Via VIA56SQ_C count = 106
phase1. Via VIA67SQ_C count = 10
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  315  Alloctr  317  Proc 4401 
phase2. Routing result:
phase2. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase2. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
phase2. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 49356.60
phase2. Layer M1 wire length = 4.74
phase2. Layer M2 wire length = 50.82
phase2. Layer M3 wire length = 21455.76
phase2. Layer M4 wire length = 22152.49
phase2. Layer M5 wire length = 3675.47
phase2. Layer M6 wire length = 1589.50
phase2. Layer M7 wire length = 427.83
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 19053
phase2. Via VIA12SQ_C count = 5753
phase2. Via VIA23SQ_C count = 5753
phase2. Via VIA34SQ_C count = 7133
phase2. Via VIA45SQ_C count = 304
phase2. Via VIA56SQ_C count = 104
phase2. Via VIA67SQ_C count = 6
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:05 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[End of Whole Chip Routing] Stage (MB): Used  233  Alloctr  234  Proc   48 
[End of Whole Chip Routing] Total (MB): Used  315  Alloctr  317  Proc 4401 

Congestion utilization per direction:
Average vertical track utilization   =  0.58 %
Peak    vertical track utilization   = 66.67 %
Average horizontal track utilization =  0.63 %
Peak    horizontal track utilization = 100.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  -27  Alloctr  -28  Proc    0 
[GR: Done] Total (MB): Used  292  Alloctr  294  Proc 4401 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:05 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:06
[GR: Done] Stage (MB): Used  214  Alloctr  214  Proc   48 
[GR: Done] Total (MB): Used  292  Alloctr  294  Proc 4401 
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:05 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:06
[End of Global Routing] Stage (MB): Used   33  Alloctr   33  Proc   48 
[End of Global Routing] Total (MB): Used  112  Alloctr  113  Proc 4401 

Start track assignment

Warning: Found 2 glinks either patially or fully outside the congestion map
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.track.*'
track.timing_driven                                     :        false               

Information: Using 1 threads for routing. (ZRT-444)
Information: RC layer preference is turned off for this design. (ZRT-613)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used   11  Alloctr   10  Proc    0 
[Track Assign: Read routes] Total (MB): Used   87  Alloctr   88  Proc 4401 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Number of wires with overlap after iteration 0 = 3434 of 21363


[Track Assign: Iteration 0] Elapsed real time: 0:00:03 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Track Assign: Iteration 0] Stage (MB): Used   15  Alloctr   15  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   91  Alloctr   92  Proc 4401 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

[Track Assign: Iteration 1] Elapsed real time: 0:00:05 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[Track Assign: Iteration 1] Stage (MB): Used   15  Alloctr   15  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   91  Alloctr   92  Proc 4401 

Number of wires with overlap after iteration 1 = 1654 of 18861


Wire length and via report:
---------------------------
Number of M1 wires: 268                   : 0
Number of M2 wires: 5606                 VIA12SQ_C: 5823
Number of M3 wires: 7588                 VIA23SQ_C: 5853
Number of M4 wires: 5098                 VIA34SQ_C: 7234
Number of M5 wires: 221                  VIA45SQ_C: 353
Number of M6 wires: 77           VIA56SQ_C: 90
Number of M7 wires: 3            VIA67SQ_C: 6
Number of M8 wires: 0            VIA78SQ_C: 0
Number of M9 wires: 0            VIA89_C: 0
Number of MRDL wires: 0                  VIA9RDL: 0
Total number of wires: 18861             vias: 19359

Total M1 wire length: 67.6
Total M2 wire length: 1703.1
Total M3 wire length: 22120.9
Total M4 wire length: 20956.7
Total M5 wire length: 3663.0
Total M6 wire length: 1568.3
Total M7 wire length: 429.2
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 50508.8

Longest M1 wire length: 2.2
Longest M2 wire length: 6.7
Longest M3 wire length: 314.3
Longest M4 wire length: 325.6
Longest M5 wire length: 358.4
Longest M6 wire length: 215.8
Longest M7 wire length: 238.9
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:05 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[Track Assign: Done] Stage (MB): Used    5  Alloctr    5  Proc    0 
[Track Assign: Done] Total (MB): Used   81  Alloctr   83  Proc 4401 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.force_end_on_preferred_grid                      :        true                
detail.timing_driven                                    :        false               

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned off for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   12  Alloctr   11  Proc    0 
[Dr init] Total (MB): Used   93  Alloctr   95  Proc 4401 
Total number of nets = 48980, of which 0 are not extracted
Total number of open nets = 48642, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed  18/3050 Partitions, Violations =        0
Routed  21/3050 Partitions, Violations =        0
Routed  32/3050 Partitions, Violations =        0
Routed  45/3050 Partitions, Violations =        0
Routed  60/3050 Partitions, Violations =        0
Routed  77/3050 Partitions, Violations =        0
Routed  90/3050 Partitions, Violations =        0
Routed  105/3050 Partitions, Violations =       0
Routed  120/3050 Partitions, Violations =       0
Routed  135/3050 Partitions, Violations =       0
Routed  150/3050 Partitions, Violations =       0
Routed  166/3050 Partitions, Violations =       0
Routed  180/3050 Partitions, Violations =       0
Routed  195/3050 Partitions, Violations =       0
Routed  210/3050 Partitions, Violations =       0
Routed  226/3050 Partitions, Violations =       0
Routed  240/3050 Partitions, Violations =       0
Routed  255/3050 Partitions, Violations =       13
Routed  271/3050 Partitions, Violations =       13
Routed  285/3050 Partitions, Violations =       0
Routed  301/3050 Partitions, Violations =       0
Routed  315/3050 Partitions, Violations =       0
Routed  330/3050 Partitions, Violations =       0
Routed  346/3050 Partitions, Violations =       0
Routed  360/3050 Partitions, Violations =       4
Routed  379/3050 Partitions, Violations =       4
Routed  390/3050 Partitions, Violations =       8
Routed  407/3050 Partitions, Violations =       11
Routed  420/3050 Partitions, Violations =       5
Routed  436/3050 Partitions, Violations =       1
Routed  450/3050 Partitions, Violations =       2
Routed  466/3050 Partitions, Violations =       4
Routed  480/3050 Partitions, Violations =       15
Routed  497/3050 Partitions, Violations =       13
Routed  510/3050 Partitions, Violations =       7
Routed  529/3050 Partitions, Violations =       7
Routed  540/3050 Partitions, Violations =       4
Routed  562/3050 Partitions, Violations =       8
Routed  570/3050 Partitions, Violations =       7
Routed  585/3050 Partitions, Violations =       7
Routed  600/3050 Partitions, Violations =       2
Routed  619/3050 Partitions, Violations =       12
Routed  631/3050 Partitions, Violations =       12
Routed  645/3050 Partitions, Violations =       9
Routed  667/3050 Partitions, Violations =       9
Routed  675/3050 Partitions, Violations =       4
Routed  690/3050 Partitions, Violations =       3
Routed  705/3050 Partitions, Violations =       3
Routed  720/3050 Partitions, Violations =       2
Routed  742/3050 Partitions, Violations =       9
Routed  750/3050 Partitions, Violations =       11
Routed  765/3050 Partitions, Violations =       11
Routed  781/3050 Partitions, Violations =       10
Routed  795/3050 Partitions, Violations =       8
Routed  810/3050 Partitions, Violations =       10
Routed  825/3050 Partitions, Violations =       11
Routed  840/3050 Partitions, Violations =       11
Routed  862/3050 Partitions, Violations =       11
Routed  870/3050 Partitions, Violations =       14
Routed  885/3050 Partitions, Violations =       15
Routed  904/3050 Partitions, Violations =       19
Routed  915/3050 Partitions, Violations =       19
Routed  930/3050 Partitions, Violations =       16
Routed  947/3050 Partitions, Violations =       16
Routed  960/3050 Partitions, Violations =       13
Routed  979/3050 Partitions, Violations =       26
Routed  991/3050 Partitions, Violations =       26
Routed  1005/3050 Partitions, Violations =      28
Routed  1024/3050 Partitions, Violations =      21
Routed  1036/3050 Partitions, Violations =      21
Routed  1050/3050 Partitions, Violations =      18
Routed  1070/3050 Partitions, Violations =      24
Routed  1082/3050 Partitions, Violations =      30
Routed  1095/3050 Partitions, Violations =      35
Routed  1117/3050 Partitions, Violations =      31
Routed  1129/3050 Partitions, Violations =      25
Routed  1140/3050 Partitions, Violations =      24
Routed  1155/3050 Partitions, Violations =      22
Routed  1177/3050 Partitions, Violations =      22
Routed  1185/3050 Partitions, Violations =      20
Routed  1200/3050 Partitions, Violations =      19
Routed  1215/3050 Partitions, Violations =      19
Routed  1231/3050 Partitions, Violations =      19
Routed  1245/3050 Partitions, Violations =      23
Routed  1264/3050 Partitions, Violations =      23
Routed  1276/3050 Partitions, Violations =      23
Routed  1290/3050 Partitions, Violations =      23
Routed  1315/3050 Partitions, Violations =      25
Routed  1326/3050 Partitions, Violations =      25
Routed  1335/3050 Partitions, Violations =      25
Routed  1350/3050 Partitions, Violations =      19
Routed  1377/3050 Partitions, Violations =      19
Routed  1382/3050 Partitions, Violations =      19
Routed  1395/3050 Partitions, Violations =      20
Routed  1427/3050 Partitions, Violations =      20
Routed  1428/3050 Partitions, Violations =      20
Routed  1440/3050 Partitions, Violations =      20
Routed  1477/3050 Partitions, Violations =      23
Routed  1478/3050 Partitions, Violations =      23
Routed  1487/3050 Partitions, Violations =      23
Routed  1500/3050 Partitions, Violations =      22
Routed  1527/3050 Partitions, Violations =      24
Routed  1530/3050 Partitions, Violations =      24
Routed  1545/3050 Partitions, Violations =      22
Routed  1577/3050 Partitions, Violations =      19
Routed  1578/3050 Partitions, Violations =      19
Routed  1590/3050 Partitions, Violations =      19
Routed  1605/3050 Partitions, Violations =      24
Routed  1627/3050 Partitions, Violations =      24
Routed  1639/3050 Partitions, Violations =      24
Routed  1650/3050 Partitions, Violations =      28
Routed  1677/3050 Partitions, Violations =      29
Routed  1682/3050 Partitions, Violations =      29
Routed  1695/3050 Partitions, Violations =      28
Routed  1727/3050 Partitions, Violations =      20
Routed  1728/3050 Partitions, Violations =      20
Routed  1740/3050 Partitions, Violations =      20
Routed  1756/3050 Partitions, Violations =      20
Routed  1777/3050 Partitions, Violations =      20
Routed  1785/3050 Partitions, Violations =      20
Routed  1800/3050 Partitions, Violations =      22
Routed  1826/3050 Partitions, Violations =      22
Routed  1834/3050 Partitions, Violations =      22
Routed  1845/3050 Partitions, Violations =      22
Routed  1875/3050 Partitions, Violations =      19
Routed  1876/3050 Partitions, Violations =      19
Routed  1890/3050 Partitions, Violations =      19
Routed  1923/3050 Partitions, Violations =      19
Routed  1924/3050 Partitions, Violations =      19
Routed  1935/3050 Partitions, Violations =      19
Routed  1970/3050 Partitions, Violations =      23
Routed  1971/3050 Partitions, Violations =      23
Routed  1980/3050 Partitions, Violations =      24
Routed  1995/3050 Partitions, Violations =      20
Routed  2016/3050 Partitions, Violations =      20
Routed  2025/3050 Partitions, Violations =      19
Routed  2040/3050 Partitions, Violations =      19
Routed  2061/3050 Partitions, Violations =      19
Routed  2070/3050 Partitions, Violations =      19
Routed  2085/3050 Partitions, Violations =      19
Routed  2105/3050 Partitions, Violations =      19
Routed  2116/3050 Partitions, Violations =      19
Routed  2148/3050 Partitions, Violations =      19
Routed  2155/3050 Partitions, Violations =      19
Routed  2160/3050 Partitions, Violations =      19
Routed  2196/3050 Partitions, Violations =      19
Routed  2197/3050 Partitions, Violations =      19
Routed  2205/3050 Partitions, Violations =      19
Routed  2236/3050 Partitions, Violations =      19
Routed  2238/3050 Partitions, Violations =      19
Routed  2250/3050 Partitions, Violations =      20
Routed  2275/3050 Partitions, Violations =      24
Routed  2280/3050 Partitions, Violations =      24
Routed  2295/3050 Partitions, Violations =      19
Routed  2314/3050 Partitions, Violations =      19
Routed  2326/3050 Partitions, Violations =      20
Routed  2354/3050 Partitions, Violations =      20
Routed  2355/3050 Partitions, Violations =      19
Routed  2372/3050 Partitions, Violations =      19
Routed  2390/3050 Partitions, Violations =      19
Routed  2400/3050 Partitions, Violations =      19
Routed  2425/3050 Partitions, Violations =      19
Routed  2432/3050 Partitions, Violations =      19
Routed  2445/3050 Partitions, Violations =      19
Routed  2460/3050 Partitions, Violations =      19
Routed  2475/3050 Partitions, Violations =      19
Routed  2497/3050 Partitions, Violations =      19
Routed  2506/3050 Partitions, Violations =      19
Routed  2529/3050 Partitions, Violations =      19
Routed  2535/3050 Partitions, Violations =      19
Routed  2560/3050 Partitions, Violations =      19
Routed  2565/3050 Partitions, Violations =      19
Routed  2590/3050 Partitions, Violations =      19
Routed  2595/3050 Partitions, Violations =      19
Routed  2620/3050 Partitions, Violations =      19
Routed  2625/3050 Partitions, Violations =      19
Routed  2652/3050 Partitions, Violations =      19
Routed  2657/3050 Partitions, Violations =      19
Routed  2679/3050 Partitions, Violations =      19
Routed  2685/3050 Partitions, Violations =      19
Routed  2705/3050 Partitions, Violations =      19
Routed  2715/3050 Partitions, Violations =      19
Routed  2730/3050 Partitions, Violations =      19
Routed  2755/3050 Partitions, Violations =      19
Routed  2763/3050 Partitions, Violations =      19
Routed  2781/3050 Partitions, Violations =      19
Routed  2803/3050 Partitions, Violations =      19
Routed  2805/3050 Partitions, Violations =      19
Routed  2824/3050 Partitions, Violations =      19
Routed  2845/3050 Partitions, Violations =      20
Routed  2865/3050 Partitions, Violations =      19
Routed  2868/3050 Partitions, Violations =      19
Routed  2886/3050 Partitions, Violations =      19
Routed  2903/3050 Partitions, Violations =      19
Routed  2919/3050 Partitions, Violations =      19
Routed  2935/3050 Partitions, Violations =      19

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      19
        Less than minimum area : 4
        Same net spacing : 6
        Short : 9

[Iter 0] Elapsed real time: 0:00:29 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:29 total=0:00:30
[Iter 0] Stage (MB): Used   34  Alloctr   33  Proc    0 
[Iter 0] Total (MB): Used  115  Alloctr  117  Proc 4401 

End DR iteration 0 with 3050 parts

Start DR iteration 1: non-uniform partition
Routed  1/12 Partitions, Violations =   13
Routed  2/12 Partitions, Violations =   10
Routed  3/12 Partitions, Violations =   9
Routed  4/12 Partitions, Violations =   8
Routed  5/12 Partitions, Violations =   7
Routed  6/12 Partitions, Violations =   6
Routed  7/12 Partitions, Violations =   5
Routed  8/12 Partitions, Violations =   1
Routed  9/12 Partitions, Violations =   1
Routed  10/12 Partitions, Violations =  1
Routed  11/12 Partitions, Violations =  1
Routed  12/12 Partitions, Violations =  0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 1] Elapsed real time: 0:00:30 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:29 total=0:00:30
[Iter 1] Stage (MB): Used   34  Alloctr   33  Proc    0 
[Iter 1] Total (MB): Used  115  Alloctr  117  Proc 4401 

End DR iteration 1 with 12 parts

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:30 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:29 total=0:00:30
[DR] Stage (MB): Used    2  Alloctr    2  Proc    0 
[DR] Total (MB): Used   84  Alloctr   85  Proc 4401 
[DR: Done] Elapsed real time: 0:00:30 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:29 total=0:00:30
[DR: Done] Stage (MB): Used    2  Alloctr    2  Proc    0 
[DR: Done] Total (MB): Used   84  Alloctr   85  Proc 4401 

DR finished with 0 open nets, of which 0 are frozen
Information: Merged away 18 aligned/redundant DRCs. (ZRT-305)

DR finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    50749 micron
Total Number of Contacts =             18655
Total Number of Wires =                18334
Total Number of PtConns =              5084
Total Number of Routed Wires =       18334
Total Routed Wire Length =           50337 micron
Total Number of Routed Contacts =       18655
        Layer             M1 :         22 micron
        Layer             M2 :       2136 micron
        Layer             M3 :      22211 micron
        Layer             M4 :      20727 micron
        Layer             M5 :       3660 micron
        Layer             M6 :       1565 micron
        Layer             M7 :        428 micron
        Layer             M8 :          0 micron
        Layer             M9 :          0 micron
        Layer           MRDL :          0 micron
        Via   VIA67SQ_C(rot) :          6
        Via        VIA56SQ_C :         90
        Via        VIA45SQ_C :         69
        Via   VIA45SQ_C(rot) :        256
        Via        VIA34SQ_C :       6756
        Via        VIA23SQ_C :          9
        Via   VIA23SQ_C(rot) :       5720
        Via        VIA12SQ_C :       5511
        Via   VIA12SQ_C(rot) :        238

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 18655 vias)
 
    Layer VIA1       =  0.00% (0      / 5749    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (5749    vias)
    Layer VIA2       =  0.00% (0      / 5729    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (5729    vias)
    Layer VIA3       =  0.00% (0      / 6756    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6756    vias)
    Layer VIA4       =  0.00% (0      / 325     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (325     vias)
    Layer VIA5       =  0.00% (0      / 90      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (90      vias)
    Layer VIA6       =  0.00% (0      / 6       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6       vias)
 
  Total double via conversion rate    =  0.00% (0 / 18655 vias)
 
    Layer VIA1       =  0.00% (0      / 5749    vias)
    Layer VIA2       =  0.00% (0      / 5729    vias)
    Layer VIA3       =  0.00% (0      / 6756    vias)
    Layer VIA4       =  0.00% (0      / 325     vias)
    Layer VIA5       =  0.00% (0      / 90      vias)
    Layer VIA6       =  0.00% (0      / 6       vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 18655 vias)
 
    Layer VIA1       =  0.00% (0      / 5749    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (5749    vias)
    Layer VIA2       =  0.00% (0      / 5729    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (5729    vias)
    Layer VIA3       =  0.00% (0      / 6756    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6756    vias)
    Layer VIA4       =  0.00% (0      / 325     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (325     vias)
    Layer VIA5       =  0.00% (0      / 90      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (90      vias)
    Layer VIA6       =  0.00% (0      / 6       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6       vias)
 

Total number of nets = 48980
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 12 (ZRT-559)

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
Information: The net parasitics of block ORCA_TOP are cleared. (TIM-123)
set_app_options -as_user_default -list {route.global.global_route_topology_style 0}
Information: The stitching and editing of coupling caps is turned OFF for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Design ORCA_TOP has 48950 nets, 0 global routed, 307 detail routed. (NEX-024)
Information: The stitching and editing of coupling caps is turned OFF for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: The RC mode used is CTO for design 'ORCA_TOP'. (NEX-022)
Information: Design Average RC for design ORCA_TOP  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.083874 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.102012 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 48947, routed nets = 307, across physical hierarchy nets = 0, parasitics cached nets = 374, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 11. (TIM-112)

Mode:func             Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
PCI_CLK      Yes     0.8763  0.8763  0.9663  0.9663   Cmax
PCI_CLK      Yes     0.2011  0.2011  0.2177  0.2177   Cmin
v_PCI_CLK    No          --      --      --      --   --
SYS_2x_CLK   Yes     1.2127  1.2127  1.3128  1.3128   Cmax
SYS_2x_CLK   Yes     0.3356  0.3356  0.3567  0.3567   Cmin
SYS_CLK      Yes     1.0256  1.0256  1.1259  1.1259   Cmax
SYS_CLK      Yes     0.2311  0.2311  0.2481  0.2481   Cmin
SDRAM_CLK    Yes     0.9982  1.1246  1.0872  1.2081   Cmax
SDRAM_CLK    Yes     0.2187  0.2153  0.2347  0.2338   Cmin
v_SDRAM_CLK  No          --      --      --      --   --
SD_DDR_CLK   Yes         --      --      --      --   Cmax
SD_DDR_CLK   Yes         --      --      --      --   Cmin
SD_DDR_CLKn  Yes         --      --      --      --   Cmax
SD_DDR_CLKn  Yes         --      --      --      --   Cmin

Mode:test             Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
PCI_CLK      Yes     0.8763  0.8763  0.9663  0.9663   Cmax
PCI_CLK      Yes     0.2011  0.2011  0.2177  0.2177   Cmin
v_PCI_CLK    No          --      --      --      --   --
SYS_2x_CLK   Yes     1.2086  1.2086  1.3071  1.3071   Cmax
SYS_2x_CLK   Yes     0.3359  0.3359  0.3570  0.3570   Cmin
SYS_CLK      Yes     1.0176  1.0176  1.1015  1.1015   Cmax
SYS_CLK      Yes     0.2335  0.2335  0.2493  0.2493   Cmin
SDRAM_CLK    Yes     1.0582  1.1383  1.1602  1.2257   Cmax
SDRAM_CLK    Yes     0.2282  0.2222  0.2457  0.2426   Cmin
v_SDRAM_CLK  No          --      --      --      --   --
SD_DDR_CLK   Yes         --      --      --      --   Cmax
SD_DDR_CLK   Yes         --      --      --      --   Cmin
SD_DDR_CLKn  Yes         --      --      --      --   Cmax
SD_DDR_CLKn  Yes         --      --      --      --   Cmin
ate_clk      Yes     1.1164  1.1661  1.2093  1.2416   Cmax
ate_clk      Yes     0.2519  0.2352  0.2692  0.2501   Cmin

Information: Ending clock_opt / route_clock / Clock Routing (FLW-8001)
Information: Time: 2023-05-17 17:38:16 / Session: 2.13 hr / Command: 0.28 hr / Memory: 2576 MB (FLW-8100)

Information: The net parasitics of block ORCA_TOP are cleared. (TIM-123)

Information: Ending clock_opt / route_clock (FLW-8001)
Information: Time: 2023-05-17 17:38:16 / Session: 2.13 hr / Command: 0.28 hr / Memory: 2576 MB (FLW-8100)
Information: Running auto PG connection. (NDM-099)
Information: Ending 'clock_opt -from build_clock -to route_clock' (FLW-8001)
Information: Time: 2023-05-17 17:38:16 / Session: 2.13 hr / Command: 0.28 hr / Memory: 2576 MB (FLW-8100)
Error: save_block -as failed. Block 'cts2.design' in library 'ORCA_TOP_lib' is modified. (DES-018)
Information: script '/home/ramadugu/common/Documents/asicTWO/final_prj-team_10-master/apr/scripts/icc2.tcl'
                stopped at line 134 due to error. (CMD-081)
Extended error info:

    while executing
"save_block -as cts2"
    invoked from within
"if { [regexp -nocase "c" $flow ] } {
    if { [regexp "^c" $flow] } {
       open_lib $my_lib
       copy_block -from place2 -to $top_design
       op..."
 -- End Extended Error Info
Information: 4 out of 5 MSG-3549 messages were not printed due to limit 1  (MSG-3913)
Information: 14736 out of 14746 POW-035 messages were not printed due to limit 10  (MSG-3913)
icc2_shell> 
icc2_shell> 
icc2_shell> 
icc2_shell> 
icc2_shell> 
icc2_shell> 
icc2_shell> 
icc2_shell> 
icc2_shell> 
icc2_shell> 
icc2_shell> 
icc2_shell> 
icc2_shell> 
icc2_shell> 
icc2_shell> 
icc2_shell> 
icc2_shell> 
icc2_shell> 
icc2_shell> 
icc2_shell> 
icc2_shell> 
icc2_shell> 
icc2_shell> 
icc2_shell> 
icc2_shell> 
icc2_shell> 
icc2_shell> 
icc2_shell> 
icc2_shell> 
icc2_shell> 
icc2_shell> 
icc2_shell> 
icc2_shell> 
icc2_shell> 
icc2_shell> exit
Maximum memory usage for this session: 2576.44 MB
Maximum memory usage for this session including child processes: 2576.44 MB
CPU usage for this session:   6648 seconds (  1.85 hours)
Elapsed time for this session:   8303 seconds (  2.31 hours)
Thank you for using IC Compiler II.

