vsim -gui work.cpu_tb
# vsim -gui work.cpu_tb 
# Start time: 23:48:49 on Feb 29,2024
# Loading work.cpu_tb
# Loading work.cpu
# Loading work.memory1c
# Loading work.addsub_16bit
# Loading work.adder_4bit
# Loading work.PC_control
# Loading work.Control
# Loading work.RegisterFile
# Loading work.ReadDecoder_4_16
# Loading work.WriteDecoder_4_16
# Loading work.ALU
# Loading work.Shifter
# Loading work.RED
# Loading work.PADDSB
# Loading work.adder_4bit_sat
# Loading work.Register
# Loading work.BitCell
# Loading work.dff
add wave -position insertpoint  \
sim:/cpu_tb/PC \
sim:/cpu_tb/Inst \
sim:/cpu_tb/RegWrite \
sim:/cpu_tb/WriteRegister \
sim:/cpu_tb/WriteData \
sim:/cpu_tb/MemWrite \
sim:/cpu_tb/MemRead \
sim:/cpu_tb/MemAddress \
sim:/cpu_tb/MemData \
sim:/cpu_tb/Halt \
sim:/cpu_tb/inst_count \
sim:/cpu_tb/cycle_count \
sim:/cpu_tb/trace_file \
sim:/cpu_tb/sim_log_file \
sim:/cpu_tb/clk \
sim:/cpu_tb/rst_n
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: skzhu  Hostname: WIN-1023  ProcessID: 11460
#           Attempting to use alternate WLF file "./wlft2tyf99".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft2tyf99
run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# hmm....more than 100000 cycles of simulation...error?
# 
# ** Note: $finish    : C:/Users/pokem/ece552-group-project/project-phase1-testbench.v(71)
#    Time: 10 us  Iteration: 1  Instance: /cpu_tb
# 1
# Break in Module cpu_tb at C:/Users/pokem/ece552-group-project/project-phase1-testbench.v line 71
# Compile of cpu.v was successful.
restart
# Closing VCD file "dump.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.cpu
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# hmm....more than 100000 cycles of simulation...error?
# 
# ** Note: $finish    : C:/Users/pokem/ece552-group-project/project-phase1-testbench.v(71)
#    Time: 10 us  Iteration: 1  Instance: /cpu_tb
# 1
# Break in Module cpu_tb at C:/Users/pokem/ece552-group-project/project-phase1-testbench.v line 71
restart
# Closing VCD file "dump.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
run -all
# hmm....more than 100000 cycles of simulation...error?
# 
# ** Note: $finish    : C:/Users/pokem/ece552-group-project/project-phase1-testbench.v(71)
#    Time: 10 us  Iteration: 1  Instance: /cpu_tb
# 1
# Break in Module cpu_tb at C:/Users/pokem/ece552-group-project/project-phase1-testbench.v line 71
# Compile of cpu.v was successful.
restart
# Closing VCD file "dump.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.cpu
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# hmm....more than 100000 cycles of simulation...error?
# 
# ** Note: $finish    : C:/Users/pokem/ece552-group-project/project-phase1-testbench.v(71)
#    Time: 10 us  Iteration: 1  Instance: /cpu_tb
# 1
# Break in Module cpu_tb at C:/Users/pokem/ece552-group-project/project-phase1-testbench.v line 71
view -new wave
# -new not supported on PE
add wave -position insertpoint  \
sim:/cpu_tb/DUT/imem/ADDR_WIDTH \
sim:/cpu_tb/DUT/imem/data_out \
sim:/cpu_tb/DUT/imem/data_in \
sim:/cpu_tb/DUT/imem/addr \
sim:/cpu_tb/DUT/imem/enable \
sim:/cpu_tb/DUT/imem/wr \
sim:/cpu_tb/DUT/imem/clk \
sim:/cpu_tb/DUT/imem/rst \
sim:/cpu_tb/DUT/imem/mem \
sim:/cpu_tb/DUT/imem/loaded
# (vsim-4077) Logging very large object: /cpu_tb/DUT/imem/mem
restart
# Closing VCD file "dump.vcd"
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# hmm....more than 100000 cycles of simulation...error?
# 
# ** Note: $finish    : C:/Users/pokem/ece552-group-project/project-phase1-testbench.v(71)
#    Time: 10 us  Iteration: 1  Instance: /cpu_tb
# 1
# Break in Module cpu_tb at C:/Users/pokem/ece552-group-project/project-phase1-testbench.v line 71
# Compile of cpu.v was successful.
run -all
# hmm....more than 100000 cycles of simulation...error?
# 
# ** Note: $finish    : C:/Users/pokem/ece552-group-project/project-phase1-testbench.v(71)
#    Time: 10000100 ps  Iteration: 1  Instance: /cpu_tb
# 1
# Break in Module cpu_tb at C:/Users/pokem/ece552-group-project/project-phase1-testbench.v line 71
# End time: 18:50:41 on Mar 01,2024, Elapsed time: 19:01:52
# Errors: 0, Warnings: 2
