
It still gives me the wrong result when adding 1.0 and 2.0. I still get 2 and 5. In this case, b_exp > a_exp.
ChatGPT

I apologize for the confusion earlier. The issue arises from the way the fractions are being added or subtracted. When the exponents are not equal, the fraction with the smaller exponent should be shifted right (effectively divided by 2) for each difference in the exponents. However, the current code is shifting the fraction with the smaller exponent right by one additional bit, which is not correct.

Here's the corrected SystemVerilog code:

systemverilog

module fp_addsub (
    input logic [31:0] a,
    input logic [31:0] b,
    input logic subtract,
    output logic [31:0] y
);

    logic [31:0] b_neg;
    logic a_sign, b_sign;
    logic [7:0] a_exp, b_exp;
    logic [23:0] a_frac, b_frac;  // Increase fraction size to 24 bits
    logic y_sign;
    logic [7:0] y_exp;
    logic [23:0] y_frac;  // Increase fraction size to 24 bits

    // Negate b if subtract is high
    assign b_neg = subtract ? {b[31]^1'b1, b[30:0]} : b;

    // Add or subtract
    always_comb begin
        // Extract fields
        a_sign     = a[31];
        b_sign     = b_neg[31];
        a_exp = a[30:23];
        b_exp = b_neg[30:23];
        a_frac = {1'b1, a[22:0]};  // Add implicit leading 1
        b_frac = {1'b1, b_neg[22:0]};  // Add implicit leading 1

        if (a_exp > b_exp) begin
            y_exp = a_exp;
            y_frac = a_frac + (b_frac >> (a_exp - b_exp));  // Corrected shift amount
            y_sign = a_sign;
        end else if (a_exp < b_exp) begin
            y_exp = b_exp;
            y_frac = (a_frac >> (b_exp - a_exp)) + b_frac;  // Corrected shift amount
            y_sign = b_sign;
        end else begin
            y_exp = a_exp;
            y_frac = a_sign ? b_frac - a_frac : a_frac - b_frac;  // No shift when exponents are equal
            y_sign = a_sign;
        end
    end

    // Pack fields into output
    assign y = {y_sign, y_exp, y_frac[22:0]};  // Only take the lower 23 bits of the fraction
endmodule

In this version, when the exponents are not equal, the fraction with the smaller exponent is shifted right by the difference in the exponents, not the difference plus one. This should give the correct result when adding 1.0 and 2.0.
