

@S |Clock Optimization Summary



#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[

5 non-gated/non-generated clock tree(s) driving 3818 clock pin(s) of sequential element(s)
3 gated/generated clock tree(s) driving 951 clock pin(s) of sequential element(s)
0 instances converted, 951 sequential instances remain driven by gated/generated clocks

============================================================================= Non-Gated/Non-Generated Clocks ==============================================================================
Clock Tree ID     Driving Element                                                      Drive Element Type     Fanout     Sample Instance                                                   
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@KP:ckid0_0       U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_clkdiv.CDIVX                       PCSCLKDIV              3395       U1_CORE.U1_PCIE\.U1_E5.U2_PHY.count_ms[16:0]                      
@KP:ckid0_8       U1_CORE.U1_PCIE\.U1_E5.U3_REFCLK.EXTREF0_inst.REFCLKO                EXTREFB                179        U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[31:0]     
@KP:ckid0_9       U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.DCU0_inst.CH0_FF_TX_PCLK     DCUA                   52         U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_diff[21:0]
@KP:ckid0_10      U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_clkdiv.CDIV1                       PCSCLKDIV              108        U1_CORE.U1_PCIE\.U1_E5.U2_PHY.cs_reqdet_sm[1]                     
@KP:ckid0_11      U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_pclk                      pcie_x1_top_pcs        84         U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxValid_chx_reg          
===========================================================================================================================================================================================
===================================================================================================== Gated/Generated Clocks ======================================================================================================
Clock Tree ID     Driving Element                                    Drive Element Type     Unconverted Fanout     Sample Instance                                                       Explanation                               
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@KP:ckid0_1       U1_CORE.U3_CLK.U1_PLL\.PLL_E5.PLLInst_0.CLKOS2     EHXPLLL                95                     U1_CORE.U7_CFI.U7_CDC_CTL.s_cdc_sync[7:0]                             Clock source is invalid for GCC           
@KP:ckid0_4       U1_CORE.U3_CLK.s_rtl_xclk.Q[0]                     dffr                   855                    U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer[5:0]     Derived clock on input (not legal for GCC)
@KP:ckid0_6       U1_CORE.U3_CLK.U1_PLL\.PLL_E5.PLLInst_0.CLKOS      EHXPLLL                1                      U1_CORE.U3_CLK.s_rtl_xclk                                             Clock source is invalid for GCC           
===================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

