Report time       : Tue Apr 11 14:24:44 EDT 2017.
Solution          : solution1.
Simulation tool   : xsim.

+----------+----------+-----------------------------------------------+-----------------------------------------------+
|          |          |                    Latency                    |                    Interval                   |
+   RTL    +  Status  +-----------------------------------------------+-----------------------------------------------+
|          |          |      min      |      avg      |      max      |      min      |      avg      |      max      |
+----------+----------+-----------------------------------------------+-----------------------------------------------+
|      VHDL|      Pass|            696|           1760|           3732|            696|           1760|           3732|
|   Verilog|        NA|            592|           1591|           3431|            592|           1131|           2009|
+----------+----------+-----------------------------------------------+-----------------------------------------------+
