
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.30+48 (git sha1 14d50a176, clang 10.0.0-4ubuntu1 -fPIC -Os)

echo on

yosys> read_verilog -sv inputs/SQRT_FP.v

1. Executing Verilog-2005 frontend: inputs/SQRT_FP.v
Parsing SystemVerilog input from `inputs/SQRT_FP.v' to AST representation.
Generating RTLIL representation for module `\SQRT_FP'.
Successfully finished Verilog frontend.

yosys> chparam -list
SQRT_FP:
  WIDTH
  FBITS

yosys> read_liberty -lib /nfs/sc_compute/c816d496d040446581515aa2388e0aaa/SQRT_FP/job0/syn/0/inputs/sc_logiclib_sky130hd.lib

2. Executing Liberty frontend: /nfs/sc_compute/c816d496d040446581515aa2388e0aaa/SQRT_FP/job0/syn/0/inputs/sc_logiclib_sky130hd.lib
Imported 428 cell types from liberty file.

yosys> hierarchy -top SQRT_FP

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Analyzing design hierarchy..
Top module:  \SQRT_FP

3.2. Analyzing design hierarchy..
Top module:  \SQRT_FP
Removed 0 unused modules.

yosys> synth -flatten -top SQRT_FP -run begin:fine

4. Executing SYNTH pass.

yosys> hierarchy -check -top SQRT_FP

4.1. Executing HIERARCHY pass (managing design hierarchy).

4.1.1. Analyzing design hierarchy..
Top module:  \SQRT_FP

4.1.2. Analyzing design hierarchy..
Top module:  \SQRT_FP
Removed 0 unused modules.

yosys> proc

4.2. Executing PROC pass (convert processes to netlists).

yosys> proc_clean

4.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> proc_rmdead

4.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 2 switch rules as full_case in process $proc$inputs/SQRT_FP.v:40$5 in module SQRT_FP.
Marked 1 switch rules as full_case in process $proc$inputs/SQRT_FP.v:24$1 in module SQRT_FP.
Removed a total of 0 dead cases.

yosys> proc_prune

4.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 4 assignments to connections.

yosys> proc_init

4.2.4. Executing PROC_INIT pass (extract init attributes).

yosys> proc_arst

4.2.5. Executing PROC_ARST pass (detect async resets in processes).

yosys> proc_rom

4.2.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~4 debug messages>

yosys> proc_mux

4.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\SQRT_FP.$proc$inputs/SQRT_FP.v:40$5'.
     1/8: $0\ac[33:0]
     2/8: $0\x[31:0]
     3/8: $0\q[31:0]
     4/8: $0\i[4:0]
     5/8: $0\rem[31:0]
     6/8: $0\root[31:0]
     7/8: $0\valid[0:0]
     8/8: $0\busy[0:0]
Creating decoders for process `\SQRT_FP.$proc$inputs/SQRT_FP.v:24$1'.
     1/2: $1\q_next[31:0]
     2/2: { $1\ac_next[33:0] $1\x_next[31:0] }

yosys> proc_dlatch

4.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\SQRT_FP.\x_next' from process `\SQRT_FP.$proc$inputs/SQRT_FP.v:24$1'.
No latch inferred for signal `\SQRT_FP.\q_next' from process `\SQRT_FP.$proc$inputs/SQRT_FP.v:24$1'.
No latch inferred for signal `\SQRT_FP.\ac_next' from process `\SQRT_FP.$proc$inputs/SQRT_FP.v:24$1'.
No latch inferred for signal `\SQRT_FP.\test_res' from process `\SQRT_FP.$proc$inputs/SQRT_FP.v:24$1'.

yosys> proc_dff

4.2.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\SQRT_FP.\busy' using process `\SQRT_FP.$proc$inputs/SQRT_FP.v:40$5'.
  created $dff cell `$procdff$78' with positive edge clock.
Creating register for signal `\SQRT_FP.\valid' using process `\SQRT_FP.$proc$inputs/SQRT_FP.v:40$5'.
  created $dff cell `$procdff$79' with positive edge clock.
Creating register for signal `\SQRT_FP.\root' using process `\SQRT_FP.$proc$inputs/SQRT_FP.v:40$5'.
  created $dff cell `$procdff$80' with positive edge clock.
Creating register for signal `\SQRT_FP.\rem' using process `\SQRT_FP.$proc$inputs/SQRT_FP.v:40$5'.
  created $dff cell `$procdff$81' with positive edge clock.
Creating register for signal `\SQRT_FP.\x' using process `\SQRT_FP.$proc$inputs/SQRT_FP.v:40$5'.
  created $dff cell `$procdff$82' with positive edge clock.
Creating register for signal `\SQRT_FP.\q' using process `\SQRT_FP.$proc$inputs/SQRT_FP.v:40$5'.
  created $dff cell `$procdff$83' with positive edge clock.
Creating register for signal `\SQRT_FP.\ac' using process `\SQRT_FP.$proc$inputs/SQRT_FP.v:40$5'.
  created $dff cell `$procdff$84' with positive edge clock.
Creating register for signal `\SQRT_FP.\i' using process `\SQRT_FP.$proc$inputs/SQRT_FP.v:40$5'.
  created $dff cell `$procdff$85' with positive edge clock.

yosys> proc_memwr

4.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

yosys> proc_clean

4.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 3 empty switches in `\SQRT_FP.$proc$inputs/SQRT_FP.v:40$5'.
Removing empty process `SQRT_FP.$proc$inputs/SQRT_FP.v:40$5'.
Found and cleaned up 1 empty switch in `\SQRT_FP.$proc$inputs/SQRT_FP.v:24$1'.
Removing empty process `SQRT_FP.$proc$inputs/SQRT_FP.v:24$1'.
Cleaned up 4 empty switches.

yosys> opt_expr -keepdc

4.2.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module SQRT_FP.
<suppressed ~4 debug messages>

yosys> flatten

4.3. Executing FLATTEN pass (flatten design).

yosys> opt_expr

4.4. Executing OPT_EXPR pass (perform const folding).
Optimizing module SQRT_FP.

yosys> opt_clean

4.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SQRT_FP..
Removed 1 unused cells and 46 unused wires.
<suppressed ~2 debug messages>

yosys> check

4.6. Executing CHECK pass (checking for obvious problems).
Checking module SQRT_FP...
Found and reported 0 problems.

yosys> opt -nodffe -nosdff

4.7. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

4.7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module SQRT_FP.

yosys> opt_merge -nomux

4.7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SQRT_FP'.
Removed a total of 0 cells.

yosys> opt_muxtree

4.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \SQRT_FP..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $procmux$67: \busy -> 1'0
      Replacing known input bits on port A of cell $procmux$65: \busy -> 1'1
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~10 debug messages>

yosys> opt_reduce

4.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \SQRT_FP.
Performed a total of 0 changes.

yosys> opt_merge

4.7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SQRT_FP'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

4.7.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

4.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SQRT_FP..

yosys> opt_expr

4.7.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module SQRT_FP.

4.7.9. Finished OPT passes. (There is nothing left to do.)

yosys> fsm

4.8. Executing FSM pass (extract and optimize FSM).

yosys> fsm_detect

4.8.1. Executing FSM_DETECT pass (finding FSMs in design).

yosys> fsm_extract

4.8.2. Executing FSM_EXTRACT pass (extracting FSM from design).

yosys> fsm_opt

4.8.3. Executing FSM_OPT pass (simple optimizations of FSMs).

yosys> opt_clean

4.8.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SQRT_FP..

yosys> fsm_opt

4.8.5. Executing FSM_OPT pass (simple optimizations of FSMs).

yosys> fsm_recode

4.8.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

yosys> fsm_info

4.8.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

yosys> fsm_map

4.8.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

yosys> opt

4.9. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

4.9.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module SQRT_FP.

yosys> opt_merge -nomux

4.9.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SQRT_FP'.
Removed a total of 0 cells.

yosys> opt_muxtree

4.9.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \SQRT_FP..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~10 debug messages>

yosys> opt_reduce

4.9.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \SQRT_FP.
Performed a total of 0 changes.

yosys> opt_merge

4.9.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SQRT_FP'.
Removed a total of 0 cells.

yosys> opt_dff

4.9.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$85 ($dff) from module SQRT_FP (D = $procmux$35_Y, Q = \i, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$86 ($sdff) from module SQRT_FP (D = $add$inputs/SQRT_FP.v:64$7_Y [4:0], Q = \i).
Adding SRST signal on $procdff$84 ($dff) from module SQRT_FP (D = $procmux$11_Y [33:2], Q = \ac [33:2], rval = 0).
Adding EN signal on $procdff$84 ($dff) from module SQRT_FP (D = $0\ac[33:0] [1:0], Q = \ac [1:0]).
Adding EN signal on $auto$ff.cc:266:slice$92 ($sdff) from module SQRT_FP (D = \ac_next [33:2], Q = \ac [33:2]).
Adding SRST signal on $procdff$83 ($dff) from module SQRT_FP (D = $procmux$27_Y, Q = \q, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$106 ($sdff) from module SQRT_FP (D = \q_next, Q = \q).
Adding SRST signal on $procdff$82 ($dff) from module SQRT_FP (D = $procmux$19_Y [1:0], Q = \x [1:0], rval = 2'00).
Adding EN signal on $procdff$82 ($dff) from module SQRT_FP (D = $0\x[31:0] [31:2], Q = \x [31:2]).
Adding EN signal on $auto$ff.cc:266:slice$112 ($sdff) from module SQRT_FP (D = \x_next [1:0], Q = \x [1:0]).
Adding EN signal on $procdff$81 ($dff) from module SQRT_FP (D = \ac_next [33:2], Q = \rem).
Adding EN signal on $procdff$80 ($dff) from module SQRT_FP (D = \q_next, Q = \root).
Adding SRST signal on $procdff$79 ($dff) from module SQRT_FP (D = $procmux$59_Y, Q = \valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$136 ($sdff) from module SQRT_FP (D = 1'1, Q = \valid).
Adding SRST signal on $procdff$78 ($dff) from module SQRT_FP (D = $procmux$67_Y, Q = \busy, rval = 1'1).

yosys> opt_clean

4.9.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SQRT_FP..
Removed 16 unused cells and 16 unused wires.
<suppressed ~17 debug messages>

yosys> opt_expr

4.9.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module SQRT_FP.
<suppressed ~2 debug messages>

4.9.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

4.9.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \SQRT_FP..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

yosys> opt_reduce

4.9.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \SQRT_FP.
Performed a total of 0 changes.

yosys> opt_merge

4.9.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SQRT_FP'.
<suppressed ~33 debug messages>
Removed a total of 11 cells.

yosys> opt_dff

4.9.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

4.9.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SQRT_FP..
Removed 0 unused cells and 11 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

4.9.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module SQRT_FP.

4.9.16. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

4.9.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \SQRT_FP..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

yosys> opt_reduce

4.9.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \SQRT_FP.
Performed a total of 0 changes.

yosys> opt_merge

4.9.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SQRT_FP'.
Removed a total of 0 cells.

yosys> opt_dff

4.9.20. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

4.9.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SQRT_FP..

yosys> opt_expr

4.9.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module SQRT_FP.

4.9.23. Finished OPT passes. (There is nothing left to do.)

yosys> wreduce

4.10. Executing WREDUCE pass (reducing word size of cells).
Removed top 31 bits (of 32) from port B of cell SQRT_FP.$add$inputs/SQRT_FP.v:64$7 ($add).
Removed top 27 bits (of 32) from port Y of cell SQRT_FP.$add$inputs/SQRT_FP.v:64$7 ($add).
Removed top 32 bits (of 34) from mux cell SQRT_FP.$procmux$14 ($mux).
Removed top 31 bits (of 32) from mux cell SQRT_FP.$procmux$73 ($mux).
Removed top 32 bits (of 34) from mux cell SQRT_FP.$procmux$11 ($mux).
Removed top 32 bits (of 34) from mux cell SQRT_FP.$procmux$9 ($mux).
Removed top 32 bits (of 34) from wire SQRT_FP.$0\ac[33:0].
Removed top 27 bits (of 32) from wire SQRT_FP.$add$inputs/SQRT_FP.v:64$7_Y.

yosys> peepopt

4.11. Executing PEEPOPT pass (run peephole optimizers).

yosys> opt_clean

4.12. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SQRT_FP..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

yosys> alumacc

4.13. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module SQRT_FP:
  creating $macc model for $add$inputs/SQRT_FP.v:64$7 ($add).
  creating $macc model for $sub$inputs/SQRT_FP.v:26$2 ($sub).
  creating $alu model for $macc $sub$inputs/SQRT_FP.v:26$2.
  creating $alu model for $macc $add$inputs/SQRT_FP.v:64$7.
  creating $alu cell for $add$inputs/SQRT_FP.v:64$7: $auto$alumacc.cc:485:replace_alu$143
  creating $alu cell for $sub$inputs/SQRT_FP.v:26$2: $auto$alumacc.cc:485:replace_alu$146
  created 2 $alu and 0 $macc cells.

yosys> share

4.14. Executing SHARE pass (SAT-based resource sharing).

yosys> opt

4.15. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

4.15.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module SQRT_FP.

yosys> opt_merge -nomux

4.15.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SQRT_FP'.
Removed a total of 0 cells.

yosys> opt_muxtree

4.15.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \SQRT_FP..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

yosys> opt_reduce

4.15.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \SQRT_FP.
Performed a total of 0 changes.

yosys> opt_merge

4.15.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SQRT_FP'.
Removed a total of 0 cells.

yosys> opt_dff

4.15.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

4.15.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SQRT_FP..

yosys> opt_expr

4.15.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module SQRT_FP.

4.15.9. Finished OPT passes. (There is nothing left to do.)

yosys> memory -nomap

4.16. Executing MEMORY pass.

yosys> opt_mem

4.16.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

yosys> opt_mem_priority

4.16.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

yosys> opt_mem_feedback

4.16.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

yosys> memory_bmux2rom

4.16.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

yosys> memory_dff

4.16.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

yosys> opt_clean

4.16.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SQRT_FP..

yosys> memory_share

4.16.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

yosys> opt_mem_widen

4.16.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

yosys> opt_clean

4.16.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SQRT_FP..

yosys> memory_collect

4.16.10. Executing MEMORY_COLLECT pass (generating $mem cells).

yosys> opt_clean

4.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SQRT_FP..

yosys> synth -flatten -top SQRT_FP -run fine:check

5. Executing SYNTH pass.

yosys> opt -fast -full

5.1. Executing OPT pass (performing simple optimizations).

yosys> opt_expr -full

5.1.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module SQRT_FP.
<suppressed ~5 debug messages>

yosys> opt_merge

5.1.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SQRT_FP'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

yosys> opt_dff

5.1.3. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

5.1.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SQRT_FP..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

5.1.5. Finished fast OPT passes.

yosys> memory_map

5.2. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

yosys> opt -full

5.3. Executing OPT pass (performing simple optimizations).

yosys> opt_expr -full

5.3.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module SQRT_FP.

yosys> opt_merge -nomux

5.3.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SQRT_FP'.
Removed a total of 0 cells.

yosys> opt_muxtree

5.3.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \SQRT_FP..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys> opt_reduce -full

5.3.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \SQRT_FP.
    Consolidated identical input bits for $mux cell $procmux$76:
      Old ports: A={ \test_res [31:0] \x 2'00 }, B={ \ac [31:0] \x 2'00 }, Y={ \ac_next \x_next }
      New ports: A=\test_res [31:0], B=\ac [31:0], Y=\ac_next [33:2]
      New connections: { \ac_next [1:0] \x_next } = { \x 2'00 }
  Optimizing cells in module \SQRT_FP.
Performed a total of 1 changes.

yosys> opt_merge

5.3.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SQRT_FP'.
Removed a total of 0 cells.

yosys> opt_share

5.3.6. Executing OPT_SHARE pass.

yosys> opt_dff

5.3.7. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

5.3.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SQRT_FP..

yosys> opt_expr -full

5.3.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module SQRT_FP.

5.3.10. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

5.3.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \SQRT_FP..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys> opt_reduce -full

5.3.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \SQRT_FP.
Performed a total of 0 changes.

yosys> opt_merge

5.3.13. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SQRT_FP'.
Removed a total of 0 cells.

yosys> opt_share

5.3.14. Executing OPT_SHARE pass.

yosys> opt_dff

5.3.15. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$121 ($sdffe) from module SQRT_FP.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$121 ($sdffe) from module SQRT_FP.

yosys> opt_clean

5.3.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SQRT_FP..

yosys> opt_expr -full

5.3.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module SQRT_FP.

5.3.18. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

5.3.19. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \SQRT_FP..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys> opt_reduce -full

5.3.20. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \SQRT_FP.
    Consolidated identical input bits for $mux cell $procmux$17:
      Old ports: A={ \x [29:2] 4'0000 }, B=32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00, Y=$procmux$17_Y
      New ports: A={ \x [29:2] 1'0 }, B=29'x, Y={ $procmux$17_Y [31:4] $procmux$17_Y [2] }
      New connections: { $procmux$17_Y [3] $procmux$17_Y [1:0] } = { $procmux$17_Y [2] 2'00 }
  Optimizing cells in module \SQRT_FP.
    Consolidated identical input bits for $mux cell $procmux$19:
      Old ports: A=32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00, B=$procmux$17_Y, Y=$procmux$19_Y
      New ports: A=29'x, B={ $procmux$17_Y [31:4] $procmux$17_Y [2] }, Y={ $procmux$19_Y [31:4] $procmux$19_Y [2] }
      New connections: { $procmux$19_Y [3] $procmux$19_Y [1:0] } = { $procmux$19_Y [2] 2'00 }
  Optimizing cells in module \SQRT_FP.
    Consolidated identical input bits for $mux cell $procmux$22:
      Old ports: A=$procmux$19_Y, B={ \rad [29:0] 2'00 }, Y=$0\x[31:0]
      New ports: A={ $procmux$19_Y [31:4] $procmux$19_Y [2] $procmux$19_Y [2] }, B=\rad [29:0], Y=$0\x[31:0] [31:2]
      New connections: $0\x[31:0] [1:0] = 2'00
  Optimizing cells in module \SQRT_FP.
Performed a total of 3 changes.

yosys> opt_merge

5.3.21. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SQRT_FP'.
Removed a total of 0 cells.

yosys> opt_share

5.3.22. Executing OPT_SHARE pass.

yosys> opt_dff

5.3.23. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

5.3.24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SQRT_FP..

yosys> opt_expr -full

5.3.25. Executing OPT_EXPR pass (perform const folding).
Optimizing module SQRT_FP.
<suppressed ~2 debug messages>

5.3.26. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

5.3.27. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \SQRT_FP..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys> opt_reduce -full

5.3.28. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \SQRT_FP.
Performed a total of 0 changes.

yosys> opt_merge

5.3.29. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SQRT_FP'.
Removed a total of 0 cells.

yosys> opt_share

5.3.30. Executing OPT_SHARE pass.

yosys> opt_dff

5.3.31. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

5.3.32. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SQRT_FP..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr -full

5.3.33. Executing OPT_EXPR pass (perform const folding).
Optimizing module SQRT_FP.

5.3.34. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

5.3.35. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \SQRT_FP..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys> opt_reduce -full

5.3.36. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \SQRT_FP.
Performed a total of 0 changes.

yosys> opt_merge

5.3.37. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SQRT_FP'.
Removed a total of 0 cells.

yosys> opt_share

5.3.38. Executing OPT_SHARE pass.

yosys> opt_dff

5.3.39. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$114 ($dffe) from module SQRT_FP (D = \rad [1:0], Q = \x [3:2], rval = 2'00).

yosys> opt_clean

5.3.40. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SQRT_FP..

yosys> opt_expr -full

5.3.41. Executing OPT_EXPR pass (perform const folding).
Optimizing module SQRT_FP.

5.3.42. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

5.3.43. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \SQRT_FP..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys> opt_reduce -full

5.3.44. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \SQRT_FP.
Performed a total of 0 changes.

yosys> opt_merge

5.3.45. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SQRT_FP'.
Removed a total of 0 cells.

yosys> opt_share

5.3.46. Executing OPT_SHARE pass.

yosys> opt_dff

5.3.47. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

5.3.48. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SQRT_FP..

yosys> opt_expr -full

5.3.49. Executing OPT_EXPR pass (perform const folding).
Optimizing module SQRT_FP.

5.3.50. Finished OPT passes. (There is nothing left to do.)

yosys> techmap

5.4. Executing TECHMAP pass (map to technology primitives).

5.4.1. Executing Verilog-2005 frontend: /sc_tools/bin/../share/yosys/techmap.v
Parsing Verilog input from `/sc_tools/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

5.4.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $eq.
Using template $paramod$dbef6e48cd28208af1b77a9bd7dfc80580f16131\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $sdffce.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $reduce_bool.
Using template $paramod$672a140277c71df8314410f22acc08d55222c3c7\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $sdffe.
Using extmapper simplemap for cells of type $sdff.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000100010 for cells of type $lcu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000101 for cells of type $lcu.
Using extmapper simplemap for cells of type $or.
No more expansions possible.
<suppressed ~676 debug messages>

yosys> opt -fast

5.5. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

5.5.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module SQRT_FP.
<suppressed ~79 debug messages>

yosys> opt_merge

5.5.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SQRT_FP'.
<suppressed ~15 debug messages>
Removed a total of 5 cells.

yosys> opt_dff

5.5.3. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

5.5.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SQRT_FP..
Removed 12 unused cells and 76 unused wires.
<suppressed ~13 debug messages>

5.5.5. Finished fast OPT passes.

yosys> abc -fast

5.6. Executing ABC pass (technology mapping using ABC).

5.6.1. Extracting gate netlist of module `\SQRT_FP' to `<abc-temp-dir>/input.blif'..
Extracted 359 gates and 492 wires to a netlist network with 133 inputs and 72 outputs.

5.6.1.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

5.6.1.2. Re-integrating ABC results.
ABC RESULTS:                OR cells:        5
ABC RESULTS:              XNOR cells:       11
ABC RESULTS:               NOT cells:        2
ABC RESULTS:             ORNOT cells:       45
ABC RESULTS:               NOR cells:       36
ABC RESULTS:               MUX cells:       61
ABC RESULTS:               AND cells:        7
ABC RESULTS:              NAND cells:        2
ABC RESULTS:            ANDNOT cells:       92
ABC RESULTS:               XOR cells:       58
ABC RESULTS:        internal signals:      287
ABC RESULTS:           input signals:      133
ABC RESULTS:          output signals:       72
Removing temp directory.

yosys> opt -fast

5.7. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

5.7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module SQRT_FP.
<suppressed ~5 debug messages>

yosys> opt_merge

5.7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SQRT_FP'.
Removed a total of 0 cells.

yosys> opt_dff

5.7.3. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

5.7.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SQRT_FP..
Removed 1 unused cells and 334 unused wires.
<suppressed ~3 debug messages>

5.7.5. Finished fast OPT passes.

yosys> opt -purge

6. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

6.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module SQRT_FP.

yosys> opt_merge -nomux

6.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SQRT_FP'.
Removed a total of 0 cells.

yosys> opt_muxtree

6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \SQRT_FP..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \SQRT_FP.
Performed a total of 0 changes.

yosys> opt_merge

6.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SQRT_FP'.
Removed a total of 0 cells.

yosys> opt_dff

6.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean -purge

6.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SQRT_FP..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

6.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module SQRT_FP.

6.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

6.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \SQRT_FP..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

6.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \SQRT_FP.
Performed a total of 0 changes.

yosys> opt_merge

6.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SQRT_FP'.
Removed a total of 0 cells.

yosys> opt_dff

6.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean -purge

6.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SQRT_FP..

yosys> opt_expr

6.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module SQRT_FP.

6.16. Finished OPT passes. (There is nothing left to do.)

yosys> extract_fa

7. Executing EXTRACT_FA pass (find and extract full/half adders).
Extracting full/half adders from SQRT_FP:
  3-Input XOR/XNOR \q [31] \ac [33] $abc$1087$new_n399_:
      01101001 -> \q_next [0]
  3-Input XOR/XNOR \ac [0] $abc$1087$new_n248_ $abc$1087$new_n399_:
      01101001 -> \ac_next [2]
  3-Input XOR/XNOR \q [0] \ac [2] $abc$1087$new_n389_:
      10010110 -> $abc$1087$new_n404_
    Majority with inverted A C:
      01001101 -> $abc$1087$new_n407_
      Created $fa cell $auto$extract_fa.cc:397:run$1407.
  3-Input XOR/XNOR \q [1] \ac [3] $abc$1087$new_n407_:
      01101001 -> $abc$1087$new_n408_
  3-Input XOR/XNOR \q [2] \ac [4] $abc$1087$new_n391_:
      10010110 -> $abc$1087$new_n410_
    Majority with inverted B:
      10110010 -> $abc$1087$new_n413_
      Created $fa cell $auto$extract_fa.cc:397:run$1416.
  3-Input XOR/XNOR \q [3] \ac [5] $abc$1087$new_n413_:
      10010110 -> $abc$1087$new_n414_
  3-Input XOR/XNOR \q [4] \ac [6] $abc$1087$new_n417_:
      10010110 -> $abc$1087$new_n418_
    Majority with inverted A C:
      01001101 -> $abc$1087$new_n421_
      Created $fa cell $auto$extract_fa.cc:397:run$1423.
  3-Input XOR/XNOR \q [5] \ac [7] $abc$1087$new_n421_:
      01101001 -> $abc$1087$new_n422_
  3-Input XOR/XNOR \q [6] \ac [8] $abc$1087$new_n393_:
      10010110 -> $abc$1087$new_n424_
    Majority with inverted A C:
      01001101 -> $abc$1087$new_n427_
      Created $fa cell $auto$extract_fa.cc:397:run$1432.
  3-Input XOR/XNOR \q [7] \ac [9] $abc$1087$new_n427_:
      01101001 -> $abc$1087$new_n428_
  3-Input XOR/XNOR \q [8] \ac [10] $abc$1087$new_n431_:
      10010110 -> $abc$1087$new_n432_
    Majority with inverted A C:
      01001101 -> $abc$1087$new_n435_
      Created $fa cell $auto$extract_fa.cc:397:run$1441.
  3-Input XOR/XNOR \q [9] \ac [11] $abc$1087$new_n435_:
      01101001 -> $abc$1087$new_n436_
  3-Input XOR/XNOR \q [10] \ac [12] $abc$1087$new_n439_:
      10010110 -> $abc$1087$new_n440_
    Majority with inverted A C:
      01001101 -> $abc$1087$new_n443_
      Created $fa cell $auto$extract_fa.cc:397:run$1450.
  3-Input XOR/XNOR \q [11] \ac [13] $abc$1087$new_n443_:
      01101001 -> $abc$1087$new_n444_
  3-Input XOR/XNOR \q [12] \ac [14] $abc$1087$new_n447_:
      10010110 -> $abc$1087$new_n448_
    Majority with inverted A C:
      01001101 -> $abc$1087$new_n451_
      Created $fa cell $auto$extract_fa.cc:397:run$1459.
  3-Input XOR/XNOR \q [13] \ac [15] $abc$1087$new_n451_:
      01101001 -> $abc$1087$new_n452_
  3-Input XOR/XNOR \q [14] \ac [16] $abc$1087$new_n395_:
      10010110 -> $abc$1087$new_n454_
    Majority with inverted B:
      10110010 -> $abc$1087$new_n457_
      Created $fa cell $auto$extract_fa.cc:397:run$1468.
  3-Input XOR/XNOR \q [15] \ac [17] $abc$1087$new_n457_:
      10010110 -> $abc$1087$new_n458_
  3-Input XOR/XNOR \q [16] \ac [18] $abc$1087$new_n461_:
      10010110 -> $abc$1087$new_n462_
    Majority with inverted A C:
      01001101 -> $abc$1087$new_n465_
      Created $fa cell $auto$extract_fa.cc:397:run$1475.
  3-Input XOR/XNOR \q [17] \ac [19] $abc$1087$new_n465_:
      01101001 -> $abc$1087$new_n466_
  3-Input XOR/XNOR \q [18] \ac [20] $abc$1087$new_n469_:
      10010110 -> $abc$1087$new_n470_
    Majority with inverted B:
      10110010 -> $abc$1087$new_n473_
      Created $fa cell $auto$extract_fa.cc:397:run$1484.
  3-Input XOR/XNOR \q [19] \ac [21] $abc$1087$new_n473_:
      10010110 -> $abc$1087$new_n474_
  3-Input XOR/XNOR \q [20] \ac [22] $abc$1087$new_n477_:
      10010110 -> $abc$1087$new_n478_
    Majority with inverted A C:
      01001101 -> $abc$1087$new_n482_
      Created $fa cell $auto$extract_fa.cc:397:run$1491.
  3-Input XOR/XNOR \q [21] \ac [23] $abc$1087$new_n482_:
      01101001 -> $abc$1087$new_n483_
  3-Input XOR/XNOR \q [22] \ac [24] $abc$1087$new_n486_:
      10010110 -> $abc$1087$new_n487_
    Majority with inverted B:
      10110010 -> $abc$1087$new_n490_
      Created $fa cell $auto$extract_fa.cc:397:run$1500.
  3-Input XOR/XNOR \q [23] \ac [25] $abc$1087$new_n490_:
      10010110 -> $abc$1087$new_n491_
  3-Input XOR/XNOR \q [24] \ac [26] $abc$1087$new_n494_:
      10010110 -> $abc$1087$new_n495_
    Majority with inverted B:
      10110010 -> $abc$1087$new_n498_
      Created $fa cell $auto$extract_fa.cc:397:run$1507.
  3-Input XOR/XNOR \q [25] \ac [27] $abc$1087$new_n498_:
      10010110 -> $abc$1087$new_n499_
  3-Input XOR/XNOR \q [26] \ac [28] $abc$1087$new_n502_:
      10010110 -> $abc$1087$new_n503_
    Majority with inverted B:
      10110010 -> $abc$1087$new_n506_
      Created $fa cell $auto$extract_fa.cc:397:run$1514.
  3-Input XOR/XNOR \q [27] \ac [29] $abc$1087$new_n506_:
      10010110 -> $abc$1087$new_n507_
  3-Input XOR/XNOR \q [28] \ac [30] $abc$1087$new_n510_:
      10010110 -> $abc$1087$new_n511_
    Majority with inverted B:
      10110010 -> $abc$1087$new_n514_
      Created $fa cell $auto$extract_fa.cc:397:run$1521.
  3-Input XOR/XNOR \q [29] \ac [31] $abc$1087$new_n514_:
      10010110 -> $abc$1087$new_n515_
  2-Input XOR/XNOR \q [31] \ac [33]:
    0110 -> $abc$1087$new_n248_
  2-Input XOR/XNOR \q [30] \ac [32]:
    1001 -> $abc$1087$new_n250_
    AND with inverted A Y:
      1011 -> $abc$1087$new_n249_
      Created $fa cell $auto$extract_fa.cc:503:run$1528.
  2-Input XOR/XNOR \q [29] \ac [31]:
    0110 -> $abc$1087$new_n252_
    AND with inverted A Y:
      1011 -> $abc$1087$new_n251_
      Created $fa cell $auto$extract_fa.cc:503:run$1537.
  2-Input XOR/XNOR \q [28] \ac [30]:
    0110 -> $abc$1087$new_n256_
    AND with inverted A Y:
      1011 -> $abc$1087$new_n253_
      Created $fa cell $auto$extract_fa.cc:503:run$1548.
  2-Input XOR/XNOR \q [27] \ac [29]:
    0110 -> $abc$1087$new_n259_
    AND with inverted A Y:
      1011 -> $abc$1087$new_n258_
      Created $fa cell $auto$extract_fa.cc:503:run$1559.
  2-Input XOR/XNOR \q [26] \ac [28]:
    0110 -> $abc$1087$new_n265_
    AND with inverted A Y:
      1011 -> $abc$1087$new_n260_
      Created $fa cell $auto$extract_fa.cc:503:run$1570.
  2-Input XOR/XNOR \q [25] \ac [27]:
    0110 -> $abc$1087$new_n269_
    AND with inverted A Y:
      1011 -> $abc$1087$new_n268_
      Created $fa cell $auto$extract_fa.cc:503:run$1581.
  2-Input XOR/XNOR \q [24] \ac [26]:
    0110 -> $abc$1087$new_n273_
    AND with inverted A Y:
      1011 -> $abc$1087$new_n270_
      Created $fa cell $auto$extract_fa.cc:503:run$1592.
  2-Input XOR/XNOR \q [23] \ac [25]:
    0110 -> $abc$1087$new_n276_
    AND with inverted A Y:
      1011 -> $abc$1087$new_n275_
      Created $fa cell $auto$extract_fa.cc:503:run$1603.
  2-Input XOR/XNOR \q [22] \ac [24]:
    0110 -> $abc$1087$new_n284_
    AND with inverted A Y:
      1011 -> $abc$1087$new_n277_
      Created $fa cell $auto$extract_fa.cc:503:run$1614.
  2-Input XOR/XNOR \q [21] \ac [23]:
    1001 -> $abc$1087$new_n289_
    AND with inverted A Y:
      1011 -> $abc$1087$new_n288_
      Created $fa cell $auto$extract_fa.cc:503:run$1625.
  2-Input XOR/XNOR \q [20] \ac [22]:
    0110 -> $abc$1087$new_n293_
    AND with inverted A Y:
      1011 -> $abc$1087$new_n290_
      Created $fa cell $auto$extract_fa.cc:503:run$1634.
  2-Input XOR/XNOR \q [19] \ac [21]:
    0110 -> $abc$1087$new_n296_
    AND with inverted A Y:
      1011 -> $abc$1087$new_n295_
      Created $fa cell $auto$extract_fa.cc:503:run$1645.
  2-Input XOR/XNOR \q [18] \ac [20]:
    0110 -> $abc$1087$new_n302_
    AND with inverted A Y:
      1011 -> $abc$1087$new_n297_
      Created $fa cell $auto$extract_fa.cc:503:run$1656.
  2-Input XOR/XNOR \q [17] \ac [19]:
    1001 -> $abc$1087$new_n306_
    AND with inverted A Y:
      1011 -> $abc$1087$new_n305_
      Created $fa cell $auto$extract_fa.cc:503:run$1667.
  2-Input XOR/XNOR \q [16] \ac [18]:
    0110 -> $abc$1087$new_n310_
    AND with inverted A Y:
      1011 -> $abc$1087$new_n307_
      Created $fa cell $auto$extract_fa.cc:503:run$1676.
  2-Input XOR/XNOR \q [15] \ac [17]:
    0110 -> $abc$1087$new_n313_
    AND with inverted A Y:
      1011 -> $abc$1087$new_n312_
      Created $fa cell $auto$extract_fa.cc:503:run$1687.
  2-Input XOR/XNOR \q [14] \ac [16]:
    0110 -> $abc$1087$new_n323_
    AND with inverted A Y:
      1011 -> $abc$1087$new_n314_
      Created $fa cell $auto$extract_fa.cc:503:run$1698.
  2-Input XOR/XNOR \q [13] \ac [15]:
    1001 -> $abc$1087$new_n329_
    AND with inverted A Y:
      1011 -> $abc$1087$new_n328_
      Created $fa cell $auto$extract_fa.cc:503:run$1709.
  2-Input XOR/XNOR \q [12] \ac [14]:
    0110 -> $abc$1087$new_n333_
    AND with inverted A Y:
      1011 -> $abc$1087$new_n330_
      Created $fa cell $auto$extract_fa.cc:503:run$1718.
  2-Input XOR/XNOR \q [11] \ac [13]:
    1001 -> $abc$1087$new_n336_
    AND with inverted A Y:
      1011 -> $abc$1087$new_n335_
      Created $fa cell $auto$extract_fa.cc:503:run$1729.
  2-Input XOR/XNOR \q [10] \ac [12]:
    0110 -> $abc$1087$new_n342_
    AND with inverted A Y:
      1011 -> $abc$1087$new_n337_
      Created $fa cell $auto$extract_fa.cc:503:run$1738.
  2-Input XOR/XNOR \q [9] \ac [11]:
    1001 -> $abc$1087$new_n346_
    AND with inverted A Y:
      1011 -> $abc$1087$new_n345_
      Created $fa cell $auto$extract_fa.cc:503:run$1749.
  2-Input XOR/XNOR \q [8] \ac [10]:
    0110 -> $abc$1087$new_n350_
    AND with inverted A Y:
      1011 -> $abc$1087$new_n347_
      Created $fa cell $auto$extract_fa.cc:503:run$1758.
  2-Input XOR/XNOR \q [7] \ac [9]:
    1001 -> $abc$1087$new_n353_
    AND with inverted A Y:
      1011 -> $abc$1087$new_n352_
      Created $fa cell $auto$extract_fa.cc:503:run$1769.
  2-Input XOR/XNOR \q [6] \ac [8]:
    0110 -> $abc$1087$new_n361_
    AND with inverted A Y:
      1011 -> $abc$1087$new_n354_
      Created $fa cell $auto$extract_fa.cc:503:run$1778.
  2-Input XOR/XNOR \q [5] \ac [7]:
    1001 -> $abc$1087$new_n366_
    AND with inverted A Y:
      1011 -> $abc$1087$new_n365_
      Created $fa cell $auto$extract_fa.cc:503:run$1789.
  2-Input XOR/XNOR \q [4] \ac [6]:
    0110 -> $abc$1087$new_n370_
    AND with inverted A Y:
      1011 -> $abc$1087$new_n367_
      Created $fa cell $auto$extract_fa.cc:503:run$1798.
  2-Input XOR/XNOR \q [3] \ac [5]:
    0110 -> $abc$1087$new_n373_
    AND with inverted A Y:
      1011 -> $abc$1087$new_n372_
      Created $fa cell $auto$extract_fa.cc:503:run$1809.
  2-Input XOR/XNOR \q [2] \ac [4]:
    0110 -> $abc$1087$new_n379_
    AND with inverted A Y:
      1011 -> $abc$1087$new_n374_
      Created $fa cell $auto$extract_fa.cc:503:run$1820.
  2-Input XOR/XNOR \q [1] \ac [3]:
    1001 -> $abc$1087$new_n383_
    AND with inverted A Y:
      1011 -> $abc$1087$new_n382_
      Created $fa cell $auto$extract_fa.cc:503:run$1831.
  2-Input XOR/XNOR \q [0] \ac [2]:
    0110 -> $abc$1087$new_n387_
    AND with inverted A Y:
      1011 -> $abc$1087$new_n384_
      Created $fa cell $auto$extract_fa.cc:503:run$1840.
  2-Input XOR/XNOR $abc$1087$new_n248_ $abc$1087$new_n399_:
    1001 -> \q_next [0]
  2-Input XOR/XNOR \q_next [0] \ac [0]:
    0110 -> \ac_next [2]
  2-Input XOR/XNOR \ac [0] \ac [1]:
    1001 -> $abc$1087$new_n402_
    AND with inverted A B:
      0001 -> $abc$1087$new_n389_
      Created $fa cell $auto$extract_fa.cc:503:run$1851.
  2-Input XOR/XNOR $abc$1087$new_n389_ $abc$1087$new_n387_:
    0110 -> $abc$1087$new_n404_
    AND with inverted A B:
      0001 -> $abc$1087$new_n406_
      Created $fa cell $auto$extract_fa.cc:503:run$1862.
  2-Input XOR/XNOR $abc$1087$new_n383_ $abc$1087$new_n407_:
    0110 -> $abc$1087$new_n408_
  2-Input XOR/XNOR $abc$1087$new_n391_ $abc$1087$new_n379_:
    0110 -> $abc$1087$new_n410_
    AND with inverted A B:
      0001 -> $abc$1087$new_n412_
      Created $fa cell $auto$extract_fa.cc:503:run$1870.
  2-Input XOR/XNOR $abc$1087$new_n413_ $abc$1087$new_n373_:
    0110 -> $abc$1087$new_n414_
  2-Input XOR/XNOR $abc$1087$new_n417_ $abc$1087$new_n370_:
    0110 -> $abc$1087$new_n418_
    AND with inverted A B:
      0001 -> $abc$1087$new_n420_
      Created $fa cell $auto$extract_fa.cc:503:run$1878.
  2-Input XOR/XNOR $abc$1087$new_n421_ $abc$1087$new_n366_:
    0110 -> $abc$1087$new_n422_
  2-Input XOR/XNOR $abc$1087$new_n393_ $abc$1087$new_n361_:
    0110 -> $abc$1087$new_n424_
    AND with inverted A B:
      0001 -> $abc$1087$new_n426_
      Created $fa cell $auto$extract_fa.cc:503:run$1886.
  2-Input XOR/XNOR $abc$1087$new_n427_ $abc$1087$new_n353_:
    0110 -> $abc$1087$new_n428_
  2-Input XOR/XNOR $abc$1087$new_n431_ $abc$1087$new_n350_:
    0110 -> $abc$1087$new_n432_
    AND with inverted A B:
      0001 -> $abc$1087$new_n434_
      Created $fa cell $auto$extract_fa.cc:503:run$1894.
  2-Input XOR/XNOR $abc$1087$new_n435_ $abc$1087$new_n346_:
    0110 -> $abc$1087$new_n436_
  2-Input XOR/XNOR $abc$1087$new_n342_ $abc$1087$new_n439_:
    0110 -> $abc$1087$new_n440_
    AND with inverted A B:
      0001 -> $abc$1087$new_n442_
      Created $fa cell $auto$extract_fa.cc:503:run$1902.
  2-Input XOR/XNOR $abc$1087$new_n336_ $abc$1087$new_n443_:
    0110 -> $abc$1087$new_n444_
  2-Input XOR/XNOR $abc$1087$new_n333_ $abc$1087$new_n447_:
    0110 -> $abc$1087$new_n448_
    AND with inverted A B:
      0001 -> $abc$1087$new_n450_
      Created $fa cell $auto$extract_fa.cc:503:run$1910.
  2-Input XOR/XNOR $abc$1087$new_n329_ $abc$1087$new_n451_:
    0110 -> $abc$1087$new_n452_
  2-Input XOR/XNOR $abc$1087$new_n323_ $abc$1087$new_n395_:
    0110 -> $abc$1087$new_n454_
    AND with inverted A B:
      0001 -> $abc$1087$new_n456_
      Created $fa cell $auto$extract_fa.cc:503:run$1918.
  2-Input XOR/XNOR $abc$1087$new_n457_ $abc$1087$new_n313_:
    0110 -> $abc$1087$new_n458_
  2-Input XOR/XNOR $abc$1087$new_n461_ $abc$1087$new_n310_:
    0110 -> $abc$1087$new_n462_
    AND with inverted A B:
      0001 -> $abc$1087$new_n464_
      Created $fa cell $auto$extract_fa.cc:503:run$1926.
  2-Input XOR/XNOR $abc$1087$new_n465_ $abc$1087$new_n306_:
    0110 -> $abc$1087$new_n466_
  2-Input XOR/XNOR $abc$1087$new_n469_ $abc$1087$new_n302_:
    0110 -> $abc$1087$new_n470_
    AND with inverted A B:
      0001 -> $abc$1087$new_n472_
      Created $fa cell $auto$extract_fa.cc:503:run$1934.
  2-Input XOR/XNOR $abc$1087$new_n473_ $abc$1087$new_n296_:
    0110 -> $abc$1087$new_n474_
  2-Input XOR/XNOR $abc$1087$new_n293_ $abc$1087$new_n477_:
    0110 -> $abc$1087$new_n478_
    AND with inverted A B:
      0001 -> $abc$1087$new_n481_
      Created $fa cell $auto$extract_fa.cc:503:run$1942.
  2-Input XOR/XNOR $abc$1087$new_n289_ $abc$1087$new_n482_:
    0110 -> $abc$1087$new_n483_
  2-Input XOR/XNOR $abc$1087$new_n486_ $abc$1087$new_n284_:
    0110 -> $abc$1087$new_n487_
    AND with inverted A B:
      0001 -> $abc$1087$new_n489_
      Created $fa cell $auto$extract_fa.cc:503:run$1950.
  2-Input XOR/XNOR $abc$1087$new_n490_ $abc$1087$new_n276_:
    0110 -> $abc$1087$new_n491_
  2-Input XOR/XNOR $abc$1087$new_n494_ $abc$1087$new_n273_:
    0110 -> $abc$1087$new_n495_
    AND with inverted A B:
      0001 -> $abc$1087$new_n497_
      Created $fa cell $auto$extract_fa.cc:503:run$1958.
  2-Input XOR/XNOR $abc$1087$new_n498_ $abc$1087$new_n269_:
    0110 -> $abc$1087$new_n499_
  2-Input XOR/XNOR $abc$1087$new_n502_ $abc$1087$new_n265_:
    0110 -> $abc$1087$new_n503_
    AND with inverted A B:
      0001 -> $abc$1087$new_n505_
      Created $fa cell $auto$extract_fa.cc:503:run$1966.
  2-Input XOR/XNOR $abc$1087$new_n506_ $abc$1087$new_n259_:
    0110 -> $abc$1087$new_n507_
  2-Input XOR/XNOR $abc$1087$new_n510_ $abc$1087$new_n256_:
    0110 -> $abc$1087$new_n511_
    AND with inverted A B:
      0001 -> $abc$1087$new_n513_
      Created $fa cell $auto$extract_fa.cc:503:run$1974.
  2-Input XOR/XNOR $abc$1087$new_n252_ $abc$1087$new_n514_:
    0110 -> $abc$1087$new_n515_
  2-Input XOR/XNOR \i [0] \i [1]:
    0110 -> $auto$alumacc.cc:485:replace_alu$143.Y [1]
    AND with inverted A B Y:
      1110 -> $abc$1087$new_n207_
      Created $fa cell $auto$extract_fa.cc:503:run$1982.
    AND without inversions:
      1000 -> $abc$1087$new_n518_
      Created $fa cell $auto$extract_fa.cc:503:run$1993.
  2-Input XOR/XNOR \i [2] $abc$1087$new_n518_:
    0110 -> $auto$alumacc.cc:485:replace_alu$143.Y [2]
    AND without inversions:
      1000 -> $abc$1087$new_n520_
      Created $fa cell $auto$extract_fa.cc:503:run$1997.
  2-Input XOR/XNOR \i [3] $abc$1087$new_n520_:
    0110 -> $auto$alumacc.cc:485:replace_alu$143.Y [3]
  2-Input XOR/XNOR \i [4] $abc$1087$new_n523_:
    0110 -> $auto$alumacc.cc:485:replace_alu$143.Y [4]

yosys> techmap -map /third_party/pdks/skywater/skywater130/libs/sky130hd/v0_0_2/techmap/yosys/cells_adders.v

8. Executing TECHMAP pass (map to technology primitives).

8.1. Executing Verilog-2005 frontend: /third_party/pdks/skywater/skywater130/libs/sky130hd/v0_0_2/techmap/yosys/cells_adders.v
Parsing Verilog input from `/third_party/pdks/skywater/skywater130/libs/sky130hd/v0_0_2/techmap/yosys/cells_adders.v' to AST representation.
Generating RTLIL representation for module `\_tech_fa'.
Successfully finished Verilog frontend.

8.2. Continuing TECHMAP pass.
Using template $paramod$2fcc834c4319f5120e47ab5a569b231ddfd641fa\_tech_fa for cells of type $fa.
Using template $paramod$366b53aa83fc1f56a6a9bf0b408f4c58a4c2aa2e\_tech_fa for cells of type $fa.
No more expansions possible.
<suppressed ~102 debug messages>

yosys> techmap

9. Executing TECHMAP pass (map to technology primitives).

9.1. Executing Verilog-2005 frontend: /sc_tools/bin/../share/yosys/techmap.v
Parsing Verilog input from `/sc_tools/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

9.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~73 debug messages>

yosys> opt -fast -purge

10. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module SQRT_FP.
<suppressed ~15 debug messages>

yosys> opt_merge

10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SQRT_FP'.
<suppressed ~51 debug messages>
Removed a total of 17 cells.

yosys> opt_dff

10.3. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean -purge

10.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SQRT_FP..
Removed 136 unused cells and 622 unused wires.
<suppressed ~137 debug messages>

10.5. Finished fast OPT passes.

yosys> techmap -map /third_party/pdks/skywater/skywater130/libs/sky130hd/v0_0_2/techmap/yosys/cells_latch.v

11. Executing TECHMAP pass (map to technology primitives).

11.1. Executing Verilog-2005 frontend: /third_party/pdks/skywater/skywater130/libs/sky130hd/v0_0_2/techmap/yosys/cells_latch.v
Parsing Verilog input from `/third_party/pdks/skywater/skywater130/libs/sky130hd/v0_0_2/techmap/yosys/cells_latch.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Successfully finished Verilog frontend.

11.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

yosys> techmap

12. Executing TECHMAP pass (map to technology primitives).

12.1. Executing Verilog-2005 frontend: /sc_tools/bin/../share/yosys/techmap.v
Parsing Verilog input from `/sc_tools/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

12.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~73 debug messages>

yosys> opt -fast -purge

13. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module SQRT_FP.

yosys> opt_merge

13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SQRT_FP'.
Removed a total of 0 cells.

yosys> opt_dff

13.3. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean -purge

13.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SQRT_FP..

13.5. Finished fast OPT passes.

yosys> autoname

14. Executing AUTONAME pass.
Renamed 2855 objects in module SQRT_FP (22 iterations).
<suppressed ~869 debug messages>

yosys> dfflibmap -liberty /nfs/sc_compute/c816d496d040446581515aa2388e0aaa/SQRT_FP/job0/syn/0/inputs/sc_dff_library.lib

15. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbn_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbn_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtn_1' - skipping.
Warning: Found unsupported expression 'D&DE|IQ&!DE' in pin attribute of cell 'sky130_fd_sc_hd__edfxbp_1' - skipping.
Warning: Found unsupported expression 'D&DE|IQ&!DE' in pin attribute of cell 'sky130_fd_sc_hd__edfxtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfsbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfsbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_4' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxbp_1' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxbp_2' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_1' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_2' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_4' - skipping.
  cell sky130_fd_sc_hd__dfxtp_1 (noninv, pins=3, area=20.02) is a direct match for cell type $_DFF_P_.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbn_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbn_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtn_1' - skipping.
  cell sky130_fd_sc_hd__dfrtn_1 (noninv, pins=4, area=25.02) is a direct match for cell type $_DFF_NN0_.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbn_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbn_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtn_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbn_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbn_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtn_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbn_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbn_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtn_1' - skipping.
Warning: Found unsupported expression 'D&DE|IQ&!DE' in pin attribute of cell 'sky130_fd_sc_hd__edfxbp_1' - skipping.
Warning: Found unsupported expression 'D&DE|IQ&!DE' in pin attribute of cell 'sky130_fd_sc_hd__edfxtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfsbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfsbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_4' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxbp_1' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxbp_2' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_1' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_2' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_4' - skipping.
  cell sky130_fd_sc_hd__dfrtp_1 (noninv, pins=4, area=25.02) is a direct match for cell type $_DFF_PN0_.
Warning: Found unsupported expression 'D&DE|IQ&!DE' in pin attribute of cell 'sky130_fd_sc_hd__edfxbp_1' - skipping.
Warning: Found unsupported expression 'D&DE|IQ&!DE' in pin attribute of cell 'sky130_fd_sc_hd__edfxtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfsbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfsbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_4' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxbp_1' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxbp_2' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_1' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_2' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_4' - skipping.
  cell sky130_fd_sc_hd__dfstp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN1_.
Warning: Found unsupported expression 'D&DE|IQ&!DE' in pin attribute of cell 'sky130_fd_sc_hd__edfxbp_1' - skipping.
Warning: Found unsupported expression 'D&DE|IQ&!DE' in pin attribute of cell 'sky130_fd_sc_hd__edfxtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfsbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfsbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_4' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxbp_1' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxbp_2' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_1' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_2' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_4' - skipping.
Warning: Found unsupported expression 'D&DE|IQ&!DE' in pin attribute of cell 'sky130_fd_sc_hd__edfxbp_1' - skipping.
Warning: Found unsupported expression 'D&DE|IQ&!DE' in pin attribute of cell 'sky130_fd_sc_hd__edfxtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfsbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfsbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_4' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxbp_1' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxbp_2' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_1' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_2' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbn_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbn_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtn_1' - skipping.
  cell sky130_fd_sc_hd__dfbbn_1 (noninv, pins=6, area=32.53) is a direct match for cell type $_DFFSR_NNN_.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbn_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbn_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtn_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbn_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbn_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtn_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbn_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbn_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtn_1' - skipping.
Warning: Found unsupported expression 'D&DE|IQ&!DE' in pin attribute of cell 'sky130_fd_sc_hd__edfxbp_1' - skipping.
Warning: Found unsupported expression 'D&DE|IQ&!DE' in pin attribute of cell 'sky130_fd_sc_hd__edfxtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfsbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfsbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_4' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxbp_1' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxbp_2' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_1' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_2' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_4' - skipping.
  cell sky130_fd_sc_hd__dfbbp_1 (noninv, pins=6, area=32.53) is a direct match for cell type $_DFFSR_PNN_.
Warning: Found unsupported expression 'D&DE|IQ&!DE' in pin attribute of cell 'sky130_fd_sc_hd__edfxbp_1' - skipping.
Warning: Found unsupported expression 'D&DE|IQ&!DE' in pin attribute of cell 'sky130_fd_sc_hd__edfxtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfsbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfsbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_4' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxbp_1' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxbp_2' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_1' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_2' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_4' - skipping.
Warning: Found unsupported expression 'D&DE|IQ&!DE' in pin attribute of cell 'sky130_fd_sc_hd__edfxbp_1' - skipping.
Warning: Found unsupported expression 'D&DE|IQ&!DE' in pin attribute of cell 'sky130_fd_sc_hd__edfxtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfsbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfsbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_4' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxbp_1' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxbp_2' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_1' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_2' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_4' - skipping.
Warning: Found unsupported expression 'D&DE|IQ&!DE' in pin attribute of cell 'sky130_fd_sc_hd__edfxbp_1' - skipping.
Warning: Found unsupported expression 'D&DE|IQ&!DE' in pin attribute of cell 'sky130_fd_sc_hd__edfxtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfsbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfsbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_4' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxbp_1' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxbp_2' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_1' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_2' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_4' - skipping.
  final dff cell mappings:
    unmapped dff cell: $_DFF_N_
    \sky130_fd_sc_hd__dfxtp_1 _DFF_P_ (.CLK( C), .D( D), .Q( Q));
    \sky130_fd_sc_hd__dfrtn_1 _DFF_NN0_ (.CLK_N( C), .D( D), .Q( Q), .RESET_B( R));
    unmapped dff cell: $_DFF_NN1_
    unmapped dff cell: $_DFF_NP0_
    unmapped dff cell: $_DFF_NP1_
    \sky130_fd_sc_hd__dfrtp_1 _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .RESET_B( R));
    \sky130_fd_sc_hd__dfstp_2 _DFF_PN1_ (.CLK( C), .D( D), .Q( Q), .SET_B( R));
    unmapped dff cell: $_DFF_PP0_
    unmapped dff cell: $_DFF_PP1_
    \sky130_fd_sc_hd__dfbbn_1 _DFFSR_NNN_ (.CLK_N( C), .D( D), .Q( Q), .Q_N(~Q), .RESET_B( R), .SET_B( S));
    unmapped dff cell: $_DFFSR_NNP_
    unmapped dff cell: $_DFFSR_NPN_
    unmapped dff cell: $_DFFSR_NPP_
    \sky130_fd_sc_hd__dfbbp_1 _DFFSR_PNN_ (.CLK( C), .D( D), .Q( Q), .Q_N(~Q), .RESET_B( R), .SET_B( S));
    unmapped dff cell: $_DFFSR_PNP_
    unmapped dff cell: $_DFFSR_PPN_
    unmapped dff cell: $_DFFSR_PPP_

yosys> dfflegalize -cell $_DFF_P_ 01 -cell $_DFF_NN0_ 01 -cell $_DFF_PN0_ 01 -cell $_DFF_PN1_ 01 -cell $_DFFSR_NNN_ 01 -cell $_DFFSR_PNN_ 01 t:$_DFF* t:$_SDFF*

15.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
Mapping DFF cells in module `\SQRT_FP':
  mapped 167 $_DFF_P_ cells to \sky130_fd_sc_hd__dfxtp_1 cells.

yosys> techmap

16. Executing TECHMAP pass (map to technology primitives).

16.1. Executing Verilog-2005 frontend: /sc_tools/bin/../share/yosys/techmap.v
Parsing Verilog input from `/sc_tools/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

16.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~73 debug messages>

yosys> opt -purge

17. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

17.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module SQRT_FP.

yosys> opt_merge -nomux

17.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SQRT_FP'.
Removed a total of 0 cells.

yosys> opt_muxtree

17.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \SQRT_FP..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

17.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \SQRT_FP.
Performed a total of 0 changes.

yosys> opt_merge

17.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SQRT_FP'.
Removed a total of 0 cells.

yosys> opt_dff

17.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean -purge

17.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SQRT_FP..

yosys> opt_expr

17.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module SQRT_FP.

17.9. Finished OPT passes. (There is nothing left to do.)

yosys> abc -liberty /nfs/sc_compute/c816d496d040446581515aa2388e0aaa/SQRT_FP/job0/syn/0/inputs/sc_dff_library.lib -D 10000 -constr /nfs/sc_compute/c816d496d040446581515aa2388e0aaa/SQRT_FP/job0/syn/0/inputs/sc_abc.constraints -liberty /nfs/sc_compute/c816d496d040446581515aa2388e0aaa/SQRT_FP/job0/syn/0/inputs/sc_logiclib_sky130hd.lib

18. Executing ABC pass (technology mapping using ABC).

18.1. Extracting gate netlist of module `\SQRT_FP' to `<abc-temp-dir>/input.blif'..
Extracted 547 gates and 848 wires to a netlist network with 299 inputs and 224 outputs.

18.1.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /nfs/sc_compute/c816d496d040446581515aa2388e0aaa/SQRT_FP/job0/syn/0/inputs/sc_dff_library.lib 
ABC: Parsing finished successfully.  Parsing time =     0.12 sec
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__buf_16" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_12" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_3" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_6" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__diode_2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__dlclkp_1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__dlclkp_2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__dlclkp_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxbn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__edfxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__edfxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_0".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_8".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_8".
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_bleeder_1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_clkbufkapwr_1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_clkbufkapwr_16" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_clkbufkapwr_2" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_clkbufkapwr_4" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_clkbufkapwr_8" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_clkinvkapwr_1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_clkinvkapwr_16" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_clkinvkapwr_2" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_clkinvkapwr_4" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_clkinvkapwr_8" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_12" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_3" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_4" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_6" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_8" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_inputiso0n_1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_inputiso0p_1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_inputiso1n_1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_inputiso1p_1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__lpflow_inputisolatch_1".
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_isobufsrc_1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_isobufsrc_16" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_isobufsrc_2" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_isobufsrc_4" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_isobufsrc_8" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_isobufsrckapwr_16" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_2" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_4" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_4" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_2" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_4" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__maj3_1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__maj3_2" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__maj3_4" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__probe_p_8" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__probec_p_8" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfbbn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfbbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfsbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfstp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__sdlclkp_1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__sdlclkp_2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__sdlclkp_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxtp_4".
ABC: Library "sky130_fd_sc_hd__ss_n40C_1v40" from "/nfs/sc_compute/c816d496d040446581515aa2388e0aaa/SQRT_FP/job0/syn/0/inputs/sc_dff_library.lib" has 301 cells (88 skipped: 63 seq; 13 tri-state; 12 no func; 39 dont_use).  Time =     0.19 sec
ABC: Memory =   19.86 MB. Time =     0.19 sec
ABC: Warning: Detected 9 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_lib -w /nfs/sc_compute/c816d496d040446581515aa2388e0aaa/SQRT_FP/job0/syn/0/inputs/sc_logiclib_sky130hd.lib 
ABC: Parsing finished successfully.  Parsing time =     0.12 sec
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__buf_16" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_12" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_3" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_6" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__diode_2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__dlclkp_1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__dlclkp_2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__dlclkp_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxbn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__edfxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__edfxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_0".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_8".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_8".
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_bleeder_1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_clkbufkapwr_1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_clkbufkapwr_16" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_clkbufkapwr_2" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_clkbufkapwr_4" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_clkbufkapwr_8" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_clkinvkapwr_1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_clkinvkapwr_16" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_clkinvkapwr_2" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_clkinvkapwr_4" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_clkinvkapwr_8" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_12" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_3" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_4" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_6" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_8" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_inputiso0n_1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_inputiso0p_1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_inputiso1n_1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_inputiso1p_1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__lpflow_inputisolatch_1".
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_isobufsrc_1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_isobufsrc_16" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_isobufsrc_2" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_isobufsrc_4" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_isobufsrc_8" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_isobufsrckapwr_16" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_2" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_4" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_4" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_2" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_4" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__maj3_1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__maj3_2" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__maj3_4" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__probe_p_8" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__probec_p_8" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfbbn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfbbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfsbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfstp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__sdlclkp_1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__sdlclkp_2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__sdlclkp_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxtp_4".
ABC: Library "sky130hd_merged" from "/nfs/sc_compute/c816d496d040446581515aa2388e0aaa/SQRT_FP/job0/syn/0/inputs/sc_logiclib_sky130hd.lib" has 301 cells (88 skipped: 63 seq; 13 tri-state; 12 no func; 39 dont_use).  Time =     0.18 sec
ABC: Memory =   19.86 MB. Time =     0.18 sec
ABC: Warning: Detected 9 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /nfs/sc_compute/c816d496d040446581515aa2388e0aaa/SQRT_FP/job0/syn/0/inputs/sc_abc.constraints 
ABC: Setting driving cell to be "sky130_fd_sc_hd__buf_4".
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + retime -o -D 10000 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf -D 10000 
ABC: + &put 
ABC: + buffer 
ABC: + upsize -D 10000 
ABC: + dnsize -D 10000 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =    680 ( 16.0 %)   Cap =  3.4 ff (  5.7 %)   Area =     3500.86 ( 83.5 %)   Delay = 13628.71 ps  ( 20.1 %)               
ABC: Path  0 --     234 : 0    1 pi                        A =   0.00  Df =  12.5   -4.0 ps  S =  64.4 ps  Cin =  0.0 ff  Cout =   1.3 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --     638 : 2    1 sky130_fd_sc_hd__nor2b_1  A =   6.26  Df = 461.2  -63.5 ps  S = 290.7 ps  Cin =  1.7 ff  Cout =   2.2 ff  Cmax = 138.9 ff  G =  128  
ABC: Path  2 --     639 : 3    2 sky130_fd_sc_hd__o21a_1   A =   7.51  Df =1169.7 -313.3 ps  S = 209.2 ps  Cin =  2.1 ff  Cout =   4.4 ff  Cmax = 286.9 ff  G =  202  
ABC: Path  3 --     640 : 3    1 sky130_fd_sc_hd__o21a_1   A =   7.51  Df =1890.1 -626.2 ps  S = 196.1 ps  Cin =  2.1 ff  Cout =   4.1 ff  Cmax = 286.9 ff  G =  187  
ABC: Path  4 --     641 : 3    2 sky130_fd_sc_hd__o21ai_2  A =   8.76  Df =2371.9 -936.3 ps  S = 385.2 ps  Cin =  4.0 ff  Cout =   4.2 ff  Cmax = 211.3 ff  G =  101  
ABC: Path  5 --     642 : 3    1 sky130_fd_sc_hd__a21boi_1 A =   7.51  Df =2652.4 -760.1 ps  S = 349.5 ps  Cin =  1.8 ff  Cout =   2.3 ff  Cmax = 128.2 ff  G =  120  
ABC: Path  6 --     643 : 3    2 sky130_fd_sc_hd__o21ai_1  A =   5.00  Df =3184.9-1012.2 ps  S = 486.4 ps  Cin =  2.0 ff  Cout =   4.2 ff  Cmax = 131.2 ff  G =  203  
ABC: Path  7 --     645 : 3    2 sky130_fd_sc_hd__a21oi_1  A =   5.00  Df =3554.3 -727.8 ps  S = 565.7 ps  Cin =  2.1 ff  Cout =   5.3 ff  Cmax = 125.9 ff  G =  245  
ABC: Path  8 --     647 : 4    2 sky130_fd_sc_hd__o211ai_2 A =  12.51  Df =4173.9 -928.2 ps  S = 431.3 ps  Cin =  3.8 ff  Cout =   4.2 ff  Cmax = 228.9 ff  G =  106  
ABC: Path  9 --     650 : 3    2 sky130_fd_sc_hd__a21oi_1  A =   5.00  Df =4502.8 -627.4 ps  S = 558.9 ps  Cin =  2.1 ff  Cout =   5.2 ff  Cmax = 125.9 ff  G =  242  
ABC: Path 10 --     653 : 4    2 sky130_fd_sc_hd__o211ai_2 A =  12.51  Df =5103.2 -819.2 ps  S = 403.3 ps  Cin =  3.8 ff  Cout =   3.6 ff  Cmax = 228.9 ff  G =   90  
ABC: Path 11 --     656 : 3    2 sky130_fd_sc_hd__a21o_1   A =   7.51  Df =5568.2 -647.0 ps  S = 156.6 ps  Cin =  2.1 ff  Cout =   4.2 ff  Cmax = 371.6 ff  G =  196  
ABC: Path 12 --     659 : 3    2 sky130_fd_sc_hd__a21oi_1  A =   5.00  Df =5770.8 -180.3 ps  S = 631.2 ps  Cin =  2.1 ff  Cout =   6.1 ff  Cmax = 125.9 ff  G =  286  
ABC: Path 13 --     661 : 4    2 sky130_fd_sc_hd__o211ai_2 A =  12.51  Df =6398.4 -360.5 ps  S = 431.2 ps  Cin =  3.8 ff  Cout =   4.2 ff  Cmax = 228.9 ff  G =  106  
ABC: Path 14 --     664 : 3    2 sky130_fd_sc_hd__a21oi_1  A =   5.00  Df =6739.8  -11.3 ps  S = 631.2 ps  Cin =  2.1 ff  Cout =   6.1 ff  Cmax = 125.9 ff  G =  286  
ABC: Path 15 --     666 : 4    2 sky130_fd_sc_hd__o211ai_2 A =  12.51  Df =7348.4 -180.2 ps  S = 403.2 ps  Cin =  3.8 ff  Cout =   3.6 ff  Cmax = 228.9 ff  G =   90  
ABC: Path 16 --     669 : 3    2 sky130_fd_sc_hd__a21o_1   A =   7.51  Df =7799.2   -1.0 ps  S = 138.8 ps  Cin =  2.1 ff  Cout =   3.6 ff  Cmax = 371.6 ff  G =  165  
ABC: Path 17 --     672 : 3    2 sky130_fd_sc_hd__a21oi_1  A =   5.00  Df =8463.8 -471.6 ps  S = 631.3 ps  Cin =  2.1 ff  Cout =   6.1 ff  Cmax = 125.9 ff  G =  286  
ABC: Path 18 --     674 : 4    1 sky130_fd_sc_hd__o211ai_2 A =  12.51  Df =8908.8 -298.2 ps  S = 422.7 ps  Cin =  3.8 ff  Cout =   4.0 ff  Cmax = 228.9 ff  G =  101  
ABC: Path 19 --     676 : 3    4 sky130_fd_sc_hd__a21boi_2 A =  11.26  Df =9608.7 -692.1 ps  S = 615.6 ps  Cin =  3.1 ff  Cout =  10.1 ff  Cmax = 211.3 ff  G =  306  
ABC: Path 20 --     686 : 3    1 sky130_fd_sc_hd__or3_1    A =   6.26  Df =10702.2 -574.7 ps  S = 210.3 ps  Cin =  1.3 ff  Cout =   2.0 ff  Cmax = 329.6 ff  G =  139  
ABC: Path 21 --     687 : 1    6 sky130_fd_sc_hd__clkbuf_2 A =   5.00  Df =11168.9 -640.3 ps  S = 264.7 ps  Cin =  1.9 ff  Cout =  12.3 ff  Cmax = 540.9 ff  G =  638  
ABC: Path 22 --     688 : 1   10 sky130_fd_sc_hd__buf_4    A =   7.51  Df =11736.5 -687.6 ps  S = 282.8 ps  Cin =  2.1 ff  Cout =  23.6 ff  Cmax = 984.2 ff  G = 1089  
ABC: Path 23 --     689 : 1   10 sky130_fd_sc_hd__buf_6    A =  11.26  Df =12226.6 -662.4 ps  S = 305.5 ps  Cin =  4.0 ff  Cout =  34.9 ff  Cmax =1348.1 ff  G =  844  
ABC: Path 24 --     705 : 3    2 sky130_fd_sc_hd__a21oi_2  A =   8.76  Df =12713.2 -562.2 ps  S = 381.7 ps  Cin =  4.0 ff  Cout =   4.6 ff  Cmax = 205.2 ff  G =  108  
ABC: Path 25 --     966 : 3    1 sky130_fd_sc_hd__nor3_1   A =   5.00  Df =12952.2 -139.7 ps  S = 556.0 ps  Cin =  2.1 ff  Cout =   2.2 ff  Cmax =  82.4 ff  G =  101  
ABC: Path 26 --     968 : 3    1 sky130_fd_sc_hd__o21a_1   A =   7.51  Df =13628.7 -353.6 ps  S =  64.3 ps  Cin =  2.1 ff  Cout =   0.0 ff  Cmax = 286.9 ff  G =    0  
ABC: Start-point = pi233 (\ac_next_$_MUX__Y_29_B_sky130_fd_sc_hd__fa_1_SUM_A_sky130_fd_sc_hd__ha_1_A_SUM).  End-point = po99 ($auto$rtlil.cc:2607:MuxGate$2235).
ABC: + write_blif <abc-temp-dir>/output.blif 

18.1.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__nand4b_1 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and2_1 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a22o_1 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__mux2i_1 cells:       30
ABC RESULTS:   sky130_fd_sc_hd__nor2b_1 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o21ai_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a21boi_1 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a21o_1 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__o211ai_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__a21boi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nor3_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__clkbuf_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__buf_4 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__buf_6 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o21ai_1 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__buf_2 cells:        9
ABC RESULTS:   sky130_fd_sc_hd__a21oi_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__o21ai_0 cells:       66
ABC RESULTS:   sky130_fd_sc_hd__nand3_1 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__o211ai_1 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nor3_1 cells:       37
ABC RESULTS:   sky130_fd_sc_hd__o21a_1 cells:       10
ABC RESULTS:   sky130_fd_sc_hd__o31ai_1 cells:       34
ABC RESULTS:   sky130_fd_sc_hd__or3_1 cells:       20
ABC RESULTS:   sky130_fd_sc_hd__buf_1 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__clkbuf_1 cells:       38
ABC RESULTS:   sky130_fd_sc_hd__xnor2_1 cells:        9
ABC RESULTS:   sky130_fd_sc_hd__a21oi_1 cells:       93
ABC RESULTS:   sky130_fd_sc_hd__nand4_1 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__xor2_1 cells:       10
ABC RESULTS:   sky130_fd_sc_hd__nand2b_1 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__or2_1 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and2_0 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__nor2_1 cells:       17
ABC RESULTS:   sky130_fd_sc_hd__nand2_1 cells:      201
ABC RESULTS:   sky130_fd_sc_hd__inv_1 cells:       51
ABC RESULTS:        internal signals:      325
ABC RESULTS:           input signals:      299
ABC RESULTS:          output signals:      224
Removing temp directory.

yosys> clean -purge
Removed 0 unused cells and 784 unused wires.

yosys> setundef -zero

19. Executing SETUNDEF pass (replace undef values with defined constants).

yosys> splitnets

20. Executing SPLITNETS pass (splitting up multi-bit signals).

yosys> clean -purge
Removed 0 unused cells and 43 unused wires.

yosys> hilomap -singleton -locell sky130_fd_sc_hd__conb_1 LO -hicell sky130_fd_sc_hd__conb_1 HI

21. Executing HILOMAP pass (mapping to constant drivers).

yosys> insbuf -buf sky130_fd_sc_hd__buf_4 A X

22. Executing INSBUF pass (insert buffer cells for connected wires).

yosys> clean -purge

yosys> echo off
echo off
{
   "creator": "Yosys 0.30+48 (git sha1 14d50a176, clang 10.0.0-4ubuntu1 -fPIC -Os)",
   "invocation": "stat -json -top SQRT_FP -liberty /nfs/sc_compute/c816d496d040446581515aa2388e0aaa/SQRT_FP/job0/syn/0/inputs/sc_dff_library.lib -liberty /nfs/sc_compute/c816d496d040446581515aa2388e0aaa/SQRT_FP/job0/syn/0/inputs/sc_logiclib_sky130hd.lib ",
   "modules": {
      "\\SQRT_FP": {
         "num_wires":         888,
         "num_wire_bits":     981,
         "num_pub_wires":     265,
         "num_pub_wire_bits": 358,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         897,
         "area":              7582.272000,
         "num_cells_by_type": {
            "sky130_fd_sc_hd__a21boi_1": 1,
            "sky130_fd_sc_hd__a21boi_2": 1,
            "sky130_fd_sc_hd__a21o_1": 6,
            "sky130_fd_sc_hd__a21oi_1": 93,
            "sky130_fd_sc_hd__a21oi_2": 7,
            "sky130_fd_sc_hd__a22o_1": 2,
            "sky130_fd_sc_hd__and2_0": 7,
            "sky130_fd_sc_hd__and2_1": 1,
            "sky130_fd_sc_hd__buf_1": 7,
            "sky130_fd_sc_hd__buf_2": 9,
            "sky130_fd_sc_hd__buf_4": 1,
            "sky130_fd_sc_hd__buf_6": 1,
            "sky130_fd_sc_hd__clkbuf_1": 38,
            "sky130_fd_sc_hd__clkbuf_2": 2,
            "sky130_fd_sc_hd__dfxtp_1": 167,
            "sky130_fd_sc_hd__fa_1": 15,
            "sky130_fd_sc_hd__ha_1": 35,
            "sky130_fd_sc_hd__inv_1": 51,
            "sky130_fd_sc_hd__mux2i_1": 30,
            "sky130_fd_sc_hd__nand2_1": 201,
            "sky130_fd_sc_hd__nand2b_1": 1,
            "sky130_fd_sc_hd__nand3_1": 4,
            "sky130_fd_sc_hd__nand4_1": 1,
            "sky130_fd_sc_hd__nand4b_1": 1,
            "sky130_fd_sc_hd__nor2_1": 17,
            "sky130_fd_sc_hd__nor2b_1": 1,
            "sky130_fd_sc_hd__nor3_1": 37,
            "sky130_fd_sc_hd__nor3_2": 1,
            "sky130_fd_sc_hd__o211ai_1": 1,
            "sky130_fd_sc_hd__o211ai_2": 5,
            "sky130_fd_sc_hd__o21a_1": 10,
            "sky130_fd_sc_hd__o21ai_0": 66,
            "sky130_fd_sc_hd__o21ai_1": 2,
            "sky130_fd_sc_hd__o21ai_2": 1,
            "sky130_fd_sc_hd__o31ai_1": 34,
            "sky130_fd_sc_hd__or2_1": 1,
            "sky130_fd_sc_hd__or3_1": 20,
            "sky130_fd_sc_hd__xnor2_1": 9,
            "sky130_fd_sc_hd__xor2_1": 10
         }
      }
   },
      "design": {
         "num_wires":         888,
         "num_wire_bits":     981,
         "num_pub_wires":     265,
         "num_pub_wire_bits": 358,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         897,
         "area":              7582.272000,
         "num_cells_by_type": {
            "sky130_fd_sc_hd__a21boi_1": 1,
            "sky130_fd_sc_hd__a21boi_2": 1,
            "sky130_fd_sc_hd__a21o_1": 6,
            "sky130_fd_sc_hd__a21oi_1": 93,
            "sky130_fd_sc_hd__a21oi_2": 7,
            "sky130_fd_sc_hd__a22o_1": 2,
            "sky130_fd_sc_hd__and2_0": 7,
            "sky130_fd_sc_hd__and2_1": 1,
            "sky130_fd_sc_hd__buf_1": 7,
            "sky130_fd_sc_hd__buf_2": 9,
            "sky130_fd_sc_hd__buf_4": 1,
            "sky130_fd_sc_hd__buf_6": 1,
            "sky130_fd_sc_hd__clkbuf_1": 38,
            "sky130_fd_sc_hd__clkbuf_2": 2,
            "sky130_fd_sc_hd__dfxtp_1": 167,
            "sky130_fd_sc_hd__fa_1": 15,
            "sky130_fd_sc_hd__ha_1": 35,
            "sky130_fd_sc_hd__inv_1": 51,
            "sky130_fd_sc_hd__mux2i_1": 30,
            "sky130_fd_sc_hd__nand2_1": 201,
            "sky130_fd_sc_hd__nand2b_1": 1,
            "sky130_fd_sc_hd__nand3_1": 4,
            "sky130_fd_sc_hd__nand4_1": 1,
            "sky130_fd_sc_hd__nand4b_1": 1,
            "sky130_fd_sc_hd__nor2_1": 17,
            "sky130_fd_sc_hd__nor2b_1": 1,
            "sky130_fd_sc_hd__nor3_1": 37,
            "sky130_fd_sc_hd__nor3_2": 1,
            "sky130_fd_sc_hd__o211ai_1": 1,
            "sky130_fd_sc_hd__o211ai_2": 5,
            "sky130_fd_sc_hd__o21a_1": 10,
            "sky130_fd_sc_hd__o21ai_0": 66,
            "sky130_fd_sc_hd__o21ai_1": 2,
            "sky130_fd_sc_hd__o21ai_2": 1,
            "sky130_fd_sc_hd__o31ai_1": 34,
            "sky130_fd_sc_hd__or2_1": 1,
            "sky130_fd_sc_hd__or3_1": 20,
            "sky130_fd_sc_hd__xnor2_1": 9,
            "sky130_fd_sc_hd__xor2_1": 10
         }
      }
}

echo on

yosys> write_verilog -noattr -noexpr -nohex -nodec outputs/SQRT_FP.vg

23. Executing Verilog backend.

yosys> clean_zerowidth
Dumping module `\SQRT_FP'.

Warnings: 26 unique messages, 234 total
End of script. Logfile hash: 5edb4d2038, CPU: user 1.40s system 0.02s, MEM: 121.36 MB peak
Yosys 0.30+48 (git sha1 14d50a176, clang 10.0.0-4ubuntu1 -fPIC -Os)
Time spent: 38% 2x abc (0 sec), 15% 1x stat (0 sec), ...
