# Implementation of flip-flops using Test bench in Verilog. (a) D Flip Flop, (b) T Flip Flop, (c) SR Flip Flop and (d) JK Flip Flop 
