INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Jesse/Desktop/cse320 team project git/CSE320-Project-Files/teamproject/teamproject.srcs/sources_1/new/Timer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Jesse/Desktop/cse320 team project git/CSE320-Project-Files/teamproject/teamproject.srcs/sim_1/new/timer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer_tb
WARNING: [VRFC 10-2495] decimal constant 100000000000000000000000 is too large, using -1 (i.e limiting to 32 bits) instead [C:/Users/Jesse/Desktop/cse320 team project git/CSE320-Project-Files/teamproject/teamproject.srcs/sim_1/new/timer_tb.sv:41]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesse/Desktop/cse320 team project git/CSE320-Project-Files/teamproject/teamproject.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
