{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.613542",
   "Default View_TopLeft":"-106,3",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 7 -x 2250 -y 360 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 7 -x 2250 -y 380 -defaultsOSRD
preplace inst axi_mem_intercon -pg 1 -lvl 4 -x 1360 -y 750 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 5 -x 1770 -y 410 -defaultsOSRD
preplace inst ps7_0_axi_periph -pg 1 -lvl 2 -x 550 -y 270 -defaultsOSRD
preplace inst relu_dx -pg 1 -lvl 4 -x 1360 -y 70 -defaultsOSRD
preplace inst relu_dy -pg 1 -lvl 4 -x 1360 -y 430 -defaultsOSRD
preplace inst relu_x -pg 1 -lvl 4 -x 1360 -y 190 -defaultsOSRD
preplace inst relu_y -pg 1 -lvl 4 -x 1360 -y 310 -defaultsOSRD
preplace inst rst_ps7_0_100M -pg 1 -lvl 1 -x 200 -y 440 -defaultsOSRD
preplace inst relu_combined_0 -pg 1 -lvl 3 -x 920 -y 100 -defaultsOSRD
preplace inst InputLayer_0 -pg 1 -lvl 3 -x 920 -y 270 -defaultsOSRD
preplace inst InputLayer_1 -pg 1 -lvl 3 -x 920 -y 430 -defaultsOSRD
preplace netloc processing_system7_0_FCLK_CLK0 1 0 6 20 340 390 70 710 530 1150 530 1520 530 2000
preplace netloc processing_system7_0_FCLK_RESET0_N 1 0 6 20 540 NJ 540 NJ 540 NJ 540 NJ 540 1990
preplace netloc rst_ps7_0_100M_peripheral_aresetn 1 1 3 380 60 720 550 1110
preplace netloc InputLayer_1_bram_x_PORTA 1 3 1 1140 320n
preplace netloc relu_combined_0_x_PORTA 1 3 1 1130 60n
preplace netloc ps7_0_axi_periph_M00_AXI 1 2 1 730 80n
preplace netloc relu_combined_0_dy_PORTA 1 3 1 1160 120n
preplace netloc processing_system7_0_M_AXI_GP0 1 1 5 400 520 NJ 520 NJ 520 NJ 520 2010
preplace netloc ps7_0_axi_periph_M01_AXI 1 2 1 N 250
preplace netloc InputLayer_0_bram_dx_PORTA 1 3 1 1140 60n
preplace netloc InputLayer_0_bram_x_PORTA 1 3 1 1150 180n
preplace netloc InputLayer_0_m_axi_gmem 1 3 1 1130 240n
preplace netloc relu_combined_0_dx_PORTA 1 3 1 N 80
preplace netloc InputLayer_1_m_axi_gmem 1 3 1 1120 400n
preplace netloc InputLayer_1_bram_dx_PORTA 1 3 1 N 440
preplace netloc axi_mem_intercon_M00_AXI 1 4 1 1510 400n
preplace netloc processing_system7_0_FIXED_IO 1 5 2 NJ 380 N
preplace netloc relu_combined_0_y_PORTA 1 3 1 1170 100n
preplace netloc ps7_0_axi_periph_M02_AXI 1 2 1 700 270n
preplace netloc processing_system7_0_DDR 1 5 2 NJ 360 N
levelinfo -pg 1 0 200 550 920 1360 1770 2120 2250
pagesize -pg 1 -db -bbox -sgen 0 0 2370 1100
"
}
{
   "da_axi4_cnt":"4",
   "da_bram_cntlr_cnt":"6"
}
