{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1649779799679 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1649779799685 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 12 19:09:59 2022 " "Processing started: Tue Apr 12 19:09:59 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1649779799685 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1649779799685 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AUEB_PROCESSOR -c AUEB_PROCESSOR " "Command: quartus_map --read_settings_files=on --write_settings_files=off AUEB_PROCESSOR -c AUEB_PROCESSOR" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1649779799687 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1649779800197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU/SUB_16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU/SUB_16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SUB_16bit-Sub16BitLogic " "Found design unit 1: SUB_16bit-Sub16BitLogic" {  } { { "ALU/SUB_16bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/SUB_16bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649779801006 ""} { "Info" "ISGN_ENTITY_NAME" "1 SUB_16bit " "Found entity 1: SUB_16bit" {  } { { "ALU/SUB_16bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/SUB_16bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649779801006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649779801006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU/SUB_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU/SUB_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SUB_1bit-Sub1BitLogic " "Found design unit 1: SUB_1bit-Sub1BitLogic" {  } { { "ALU/SUB_1bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/SUB_1bit.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649779801008 ""} { "Info" "ISGN_ENTITY_NAME" "1 SUB_1bit " "Found entity 1: SUB_1bit" {  } { { "ALU/SUB_1bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/SUB_1bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649779801008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649779801008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU/OR_gate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU/OR_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OR_gate-OrGateLogic " "Found design unit 1: OR_gate-OrGateLogic" {  } { { "ALU/OR_gate.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/OR_gate.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649779801012 ""} { "Info" "ISGN_ENTITY_NAME" "1 OR_gate " "Found entity 1: OR_gate" {  } { { "ALU/OR_gate.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/OR_gate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649779801012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649779801012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU/NOT_gate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU/NOT_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NOT_gate-NotGateLogic " "Found design unit 1: NOT_gate-NotGateLogic" {  } { { "ALU/NOT_gate.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/NOT_gate.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649779801013 ""} { "Info" "ISGN_ENTITY_NAME" "1 NOT_gate " "Found entity 1: NOT_gate" {  } { { "ALU/NOT_gate.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/NOT_gate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649779801013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649779801013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU/FULL_ADDER_16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU/FULL_ADDER_16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FULL_ADDER_16bit-FullAdder16BitLogic " "Found design unit 1: FULL_ADDER_16bit-FullAdder16BitLogic" {  } { { "ALU/FULL_ADDER_16bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/FULL_ADDER_16bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649779801015 ""} { "Info" "ISGN_ENTITY_NAME" "1 FULL_ADDER_16bit " "Found entity 1: FULL_ADDER_16bit" {  } { { "ALU/FULL_ADDER_16bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/FULL_ADDER_16bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649779801015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649779801015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU/FULL_ADDER_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU/FULL_ADDER_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FULL_ADDER_1bit-FullAdder1BitLogic " "Found design unit 1: FULL_ADDER_1bit-FullAdder1BitLogic" {  } { { "ALU/FULL_ADDER_1bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/FULL_ADDER_1bit.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649779801016 ""} { "Info" "ISGN_ENTITY_NAME" "1 FULL_ADDER_1bit " "Found entity 1: FULL_ADDER_1bit" {  } { { "ALU/FULL_ADDER_1bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/FULL_ADDER_1bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649779801016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649779801016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU/AND_gate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU/AND_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AND_gate-AndGateLogic " "Found design unit 1: AND_gate-AndGateLogic" {  } { { "ALU/AND_gate.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/AND_gate.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649779801017 ""} { "Info" "ISGN_ENTITY_NAME" "1 AND_gate " "Found entity 1: AND_gate" {  } { { "ALU/AND_gate.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/AND_gate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649779801017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649779801017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU/ALU_16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU/ALU_16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_16bit-ALULogic " "Found design unit 1: ALU_16bit-ALULogic" {  } { { "ALU/ALU_16bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/ALU_16bit.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649779801018 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_16bit " "Found entity 1: ALU_16bit" {  } { { "ALU/ALU_16bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/ALU_16bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649779801018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649779801018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU/XOR_gate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU/XOR_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 XOR_gate-XorGateLogic " "Found design unit 1: XOR_gate-XorGateLogic" {  } { { "ALU/XOR_gate.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/XOR_gate.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649779801020 ""} { "Info" "ISGN_ENTITY_NAME" "1 XOR_gate " "Found entity 1: XOR_gate" {  } { { "ALU/XOR_gate.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/XOR_gate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649779801020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649779801020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "AUEB_PROCESSOR.vhd 2 1 " "Found 2 design units, including 1 entities, in source file AUEB_PROCESSOR.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AUEB_PROCESSOR-ProcessorLogic " "Found design unit 1: AUEB_PROCESSOR-ProcessorLogic" {  } { { "AUEB_PROCESSOR.vhd" "" { Text "/home/niemand/altera/aueb_processor/AUEB_PROCESSOR.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649779801022 ""} { "Info" "ISGN_ENTITY_NAME" "1 AUEB_PROCESSOR " "Found entity 1: AUEB_PROCESSOR" {  } { { "AUEB_PROCESSOR.vhd" "" { Text "/home/niemand/altera/aueb_processor/AUEB_PROCESSOR.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649779801022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649779801022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU/GEQ_16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU/GEQ_16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GEQ_16bit-Geq16BitLogic " "Found design unit 1: GEQ_16bit-Geq16BitLogic" {  } { { "ALU/GEQ_16bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/GEQ_16bit.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649779801024 ""} { "Info" "ISGN_ENTITY_NAME" "1 GEQ_16bit " "Found entity 1: GEQ_16bit" {  } { { "ALU/GEQ_16bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/GEQ_16bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649779801024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649779801024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU/GEQZ_16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU/GEQZ_16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GEQZ_16bit-GeqZ16BitLogic " "Found design unit 1: GEQZ_16bit-GeqZ16BitLogic" {  } { { "ALU/GEQZ_16bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/GEQZ_16bit.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649779801027 ""} { "Info" "ISGN_ENTITY_NAME" "1 GEQZ_16bit " "Found entity 1: GEQZ_16bit" {  } { { "ALU/GEQZ_16bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/GEQZ_16bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649779801027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649779801027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU/OR_16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU/OR_16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OR_16bit-Or16BitLogic " "Found design unit 1: OR_16bit-Or16BitLogic" {  } { { "ALU/OR_16bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/OR_16bit.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649779801028 ""} { "Info" "ISGN_ENTITY_NAME" "1 OR_16bit " "Found entity 1: OR_16bit" {  } { { "ALU/OR_16bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/OR_16bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649779801029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649779801028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU/AND_16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU/AND_16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AND_16bit-And16BitLogic " "Found design unit 1: AND_16bit-And16BitLogic" {  } { { "ALU/AND_16bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/AND_16bit.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649779801030 ""} { "Info" "ISGN_ENTITY_NAME" "1 AND_16bit " "Found entity 1: AND_16bit" {  } { { "ALU/AND_16bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/AND_16bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649779801030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649779801030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU/COMPLEMENT_GETTER_16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU/COMPLEMENT_GETTER_16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COMPLEMENT_GETTER_16bit-ComplementGetter16BitLogic " "Found design unit 1: COMPLEMENT_GETTER_16bit-ComplementGetter16BitLogic" {  } { { "ALU/COMPLEMENT_GETTER_16bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/COMPLEMENT_GETTER_16bit.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649779801032 ""} { "Info" "ISGN_ENTITY_NAME" "1 COMPLEMENT_GETTER_16bit " "Found entity 1: COMPLEMENT_GETTER_16bit" {  } { { "ALU/COMPLEMENT_GETTER_16bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/COMPLEMENT_GETTER_16bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649779801032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649779801032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU/MULT_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU/MULT_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MULT_1bit-Mult1BitLogic " "Found design unit 1: MULT_1bit-Mult1BitLogic" {  } { { "ALU/MULT_1bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/MULT_1bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649779801034 ""} { "Info" "ISGN_ENTITY_NAME" "1 MULT_1bit " "Found entity 1: MULT_1bit" {  } { { "ALU/MULT_1bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/MULT_1bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649779801034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649779801034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU/NOT_FULL_16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU/NOT_FULL_16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NOT_FULL_16bit-NotFull16BitLogic " "Found design unit 1: NOT_FULL_16bit-NotFull16BitLogic" {  } { { "ALU/NOT_FULL_16bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/NOT_FULL_16bit.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649779801036 ""} { "Info" "ISGN_ENTITY_NAME" "1 NOT_FULL_16bit " "Found entity 1: NOT_FULL_16bit" {  } { { "ALU/NOT_FULL_16bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/NOT_FULL_16bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649779801036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649779801036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU/MULT_3bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU/MULT_3bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MULT_3bit-Mult3BitLogic " "Found design unit 1: MULT_3bit-Mult3BitLogic" {  } { { "ALU/MULT_3bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/MULT_3bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649779801037 ""} { "Info" "ISGN_ENTITY_NAME" "1 MULT_3bit " "Found entity 1: MULT_3bit" {  } { { "ALU/MULT_3bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/MULT_3bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649779801037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649779801037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU/NOT_16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU/NOT_16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NOT_16bit-Not16BitLogic " "Found design unit 1: NOT_16bit-Not16BitLogic" {  } { { "ALU/NOT_16bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/NOT_16bit.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649779801039 ""} { "Info" "ISGN_ENTITY_NAME" "1 NOT_16bit " "Found entity 1: NOT_16bit" {  } { { "ALU/NOT_16bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/NOT_16bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649779801039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649779801039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU/REGISTER/SR_LATCH.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU/REGISTER/SR_LATCH.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SR_LATCH-SRLatchLogic " "Found design unit 1: SR_LATCH-SRLatchLogic" {  } { { "ALU/REGISTER/SR_LATCH.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/REGISTER/SR_LATCH.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649779801041 ""} { "Info" "ISGN_ENTITY_NAME" "1 SR_LATCH " "Found entity 1: SR_LATCH" {  } { { "ALU/REGISTER/SR_LATCH.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/REGISTER/SR_LATCH.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649779801041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649779801041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU/REGISTER/FLIP_FLOP_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU/REGISTER/FLIP_FLOP_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FLIP_FLOP_1bit-FlipFlop1BitLogic " "Found design unit 1: FLIP_FLOP_1bit-FlipFlop1BitLogic" {  } { { "ALU/REGISTER/FLIP_FLOP_1bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/REGISTER/FLIP_FLOP_1bit.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649779801042 ""} { "Info" "ISGN_ENTITY_NAME" "1 FLIP_FLOP_1bit " "Found entity 1: FLIP_FLOP_1bit" {  } { { "ALU/REGISTER/FLIP_FLOP_1bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/REGISTER/FLIP_FLOP_1bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649779801042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649779801042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU/REGISTER/REG.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU/REGISTER/REG.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-RegLogic " "Found design unit 1: reg-RegLogic" {  } { { "ALU/REGISTER/REG.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/REGISTER/REG.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649779801044 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "ALU/REGISTER/REG.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/REGISTER/REG.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649779801044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649779801044 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "AUEB_PROCESSOR " "Elaborating entity \"AUEB_PROCESSOR\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1649779801163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg reg:P0 " "Elaborating entity \"reg\" for hierarchy \"reg:P0\"" {  } { { "AUEB_PROCESSOR.vhd" "P0" { Text "/home/niemand/altera/aueb_processor/AUEB_PROCESSOR.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649779801214 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flip_flop_not REG.vhd(17) " "Verilog HDL or VHDL warning at REG.vhd(17): object \"flip_flop_not\" assigned a value but never read" {  } { { "ALU/REGISTER/REG.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/REGISTER/REG.vhd" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1649779801218 "|REG"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FLIP_FLOP_1bit reg:P0\|FLIP_FLOP_1bit:\\flip_flops_loop:15:REG0 " "Elaborating entity \"FLIP_FLOP_1bit\" for hierarchy \"reg:P0\|FLIP_FLOP_1bit:\\flip_flops_loop:15:REG0\"" {  } { { "ALU/REGISTER/REG.vhd" "\\flip_flops_loop:15:REG0" { Text "/home/niemand/altera/aueb_processor/ALU/REGISTER/REG.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649779801219 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "first_latch FLIP_FLOP_1bit.vhd(20) " "Verilog HDL or VHDL warning at FLIP_FLOP_1bit.vhd(20): object \"first_latch\" assigned a value but never read" {  } { { "ALU/REGISTER/FLIP_FLOP_1bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/REGISTER/FLIP_FLOP_1bit.vhd" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1649779801221 "|FLIP_FLOP_1bit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_gate reg:P0\|FLIP_FLOP_1bit:\\flip_flops_loop:15:REG0\|AND_gate:FF10 " "Elaborating entity \"AND_gate\" for hierarchy \"reg:P0\|FLIP_FLOP_1bit:\\flip_flops_loop:15:REG0\|AND_gate:FF10\"" {  } { { "ALU/REGISTER/FLIP_FLOP_1bit.vhd" "FF10" { Text "/home/niemand/altera/aueb_processor/ALU/REGISTER/FLIP_FLOP_1bit.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649779801222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SR_LATCH reg:P0\|FLIP_FLOP_1bit:\\flip_flops_loop:15:REG0\|SR_LATCH:FF11 " "Elaborating entity \"SR_LATCH\" for hierarchy \"reg:P0\|FLIP_FLOP_1bit:\\flip_flops_loop:15:REG0\|SR_LATCH:FF11\"" {  } { { "ALU/REGISTER/FLIP_FLOP_1bit.vhd" "FF11" { Text "/home/niemand/altera/aueb_processor/ALU/REGISTER/FLIP_FLOP_1bit.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649779801230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOT_gate reg:P0\|FLIP_FLOP_1bit:\\flip_flops_loop:15:REG0\|SR_LATCH:FF11\|NOT_gate:SR1 " "Elaborating entity \"NOT_gate\" for hierarchy \"reg:P0\|FLIP_FLOP_1bit:\\flip_flops_loop:15:REG0\|SR_LATCH:FF11\|NOT_gate:SR1\"" {  } { { "ALU/REGISTER/SR_LATCH.vhd" "SR1" { Text "/home/niemand/altera/aueb_processor/ALU/REGISTER/SR_LATCH.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649779801236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_16bit ALU_16bit:P2 " "Elaborating entity \"ALU_16bit\" for hierarchy \"ALU_16bit:P2\"" {  } { { "AUEB_PROCESSOR.vhd" "P2" { Text "/home/niemand/altera/aueb_processor/AUEB_PROCESSOR.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649779801911 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "carry_out ALU_16bit.vhd(58) " "Verilog HDL or VHDL warning at ALU_16bit.vhd(58): object \"carry_out\" assigned a value but never read" {  } { { "ALU/ALU_16bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/ALU_16bit.vhd" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1649779801914 "|AUEB_PROCESSOR|ALU_16bit:P2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COMPLEMENT_GETTER_16bit ALU_16bit:P2\|COMPLEMENT_GETTER_16bit:A0 " "Elaborating entity \"COMPLEMENT_GETTER_16bit\" for hierarchy \"ALU_16bit:P2\|COMPLEMENT_GETTER_16bit:A0\"" {  } { { "ALU/ALU_16bit.vhd" "A0" { Text "/home/niemand/altera/aueb_processor/ALU/ALU_16bit.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649779801936 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "carry_out COMPLEMENT_GETTER_16bit.vhd(25) " "Verilog HDL or VHDL warning at COMPLEMENT_GETTER_16bit.vhd(25): object \"carry_out\" assigned a value but never read" {  } { { "ALU/COMPLEMENT_GETTER_16bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/COMPLEMENT_GETTER_16bit.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1649779801937 "|AUEB_PROCESSOR|ALU_16bit:P2|COMPLEMENT_GETTER_16bit:A0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FULL_ADDER_16bit ALU_16bit:P2\|COMPLEMENT_GETTER_16bit:A0\|FULL_ADDER_16bit:CG161 " "Elaborating entity \"FULL_ADDER_16bit\" for hierarchy \"ALU_16bit:P2\|COMPLEMENT_GETTER_16bit:A0\|FULL_ADDER_16bit:CG161\"" {  } { { "ALU/COMPLEMENT_GETTER_16bit.vhd" "CG161" { Text "/home/niemand/altera/aueb_processor/ALU/COMPLEMENT_GETTER_16bit.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649779801967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FULL_ADDER_1bit ALU_16bit:P2\|COMPLEMENT_GETTER_16bit:A0\|FULL_ADDER_16bit:CG161\|FULL_ADDER_1bit:FA160 " "Elaborating entity \"FULL_ADDER_1bit\" for hierarchy \"ALU_16bit:P2\|COMPLEMENT_GETTER_16bit:A0\|FULL_ADDER_16bit:CG161\|FULL_ADDER_1bit:FA160\"" {  } { { "ALU/FULL_ADDER_16bit.vhd" "FA160" { Text "/home/niemand/altera/aueb_processor/ALU/FULL_ADDER_16bit.vhd" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649779801981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR_gate ALU_16bit:P2\|COMPLEMENT_GETTER_16bit:A0\|FULL_ADDER_16bit:CG161\|FULL_ADDER_1bit:FA160\|XOR_gate:FAO0 " "Elaborating entity \"XOR_gate\" for hierarchy \"ALU_16bit:P2\|COMPLEMENT_GETTER_16bit:A0\|FULL_ADDER_16bit:CG161\|FULL_ADDER_1bit:FA160\|XOR_gate:FAO0\"" {  } { { "ALU/FULL_ADDER_1bit.vhd" "FAO0" { Text "/home/niemand/altera/aueb_processor/ALU/FULL_ADDER_1bit.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649779801993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_gate ALU_16bit:P2\|COMPLEMENT_GETTER_16bit:A0\|FULL_ADDER_16bit:CG161\|FULL_ADDER_1bit:FA160\|OR_gate:FAO4 " "Elaborating entity \"OR_gate\" for hierarchy \"ALU_16bit:P2\|COMPLEMENT_GETTER_16bit:A0\|FULL_ADDER_16bit:CG161\|FULL_ADDER_1bit:FA160\|OR_gate:FAO4\"" {  } { { "ALU/FULL_ADDER_1bit.vhd" "FAO4" { Text "/home/niemand/altera/aueb_processor/ALU/FULL_ADDER_1bit.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649779802004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MULT_1bit ALU_16bit:P2\|MULT_1bit:A1 " "Elaborating entity \"MULT_1bit\" for hierarchy \"ALU_16bit:P2\|MULT_1bit:A1\"" {  } { { "ALU/ALU_16bit.vhd" "A1" { Text "/home/niemand/altera/aueb_processor/ALU/ALU_16bit.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649779802141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_16bit ALU_16bit:P2\|MULT_1bit:A1\|AND_16bit:M11 " "Elaborating entity \"AND_16bit\" for hierarchy \"ALU_16bit:P2\|MULT_1bit:A1\|AND_16bit:M11\"" {  } { { "ALU/MULT_1bit.vhd" "M11" { Text "/home/niemand/altera/aueb_processor/ALU/MULT_1bit.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649779802155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_16bit ALU_16bit:P2\|MULT_1bit:A1\|OR_16bit:M13 " "Elaborating entity \"OR_16bit\" for hierarchy \"ALU_16bit:P2\|MULT_1bit:A1\|OR_16bit:M13\"" {  } { { "ALU/MULT_1bit.vhd" "M13" { Text "/home/niemand/altera/aueb_processor/ALU/MULT_1bit.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649779802210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GEQZ_16bit ALU_16bit:P2\|GEQZ_16bit:A5 " "Elaborating entity \"GEQZ_16bit\" for hierarchy \"ALU_16bit:P2\|GEQZ_16bit:A5\"" {  } { { "ALU/ALU_16bit.vhd" "A5" { Text "/home/niemand/altera/aueb_processor/ALU/ALU_16bit.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649779802489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOT_16bit ALU_16bit:P2\|NOT_16bit:A6 " "Elaborating entity \"NOT_16bit\" for hierarchy \"ALU_16bit:P2\|NOT_16bit:A6\"" {  } { { "ALU/ALU_16bit.vhd" "A6" { Text "/home/niemand/altera/aueb_processor/ALU/ALU_16bit.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649779802498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MULT_3bit ALU_16bit:P2\|MULT_3bit:A7 " "Elaborating entity \"MULT_3bit\" for hierarchy \"ALU_16bit:P2\|MULT_3bit:A7\"" {  } { { "ALU/ALU_16bit.vhd" "A7" { Text "/home/niemand/altera/aueb_processor/ALU/ALU_16bit.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649779802549 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1649779808480 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649779808480 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "338 " "Implemented 338 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "36 " "Implemented 36 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1649779808735 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1649779808735 ""} { "Info" "ICUT_CUT_TM_LCELLS" "238 " "Implemented 238 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1649779808735 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1649779808735 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "638 " "Peak virtual memory: 638 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1649779808764 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 12 19:10:08 2022 " "Processing ended: Tue Apr 12 19:10:08 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1649779808764 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1649779808764 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1649779808764 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1649779808764 ""}
