#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Nov 12 23:08:38 2024
# Process ID: 11796
# Current directory: F:/01_SoC/06_Keypad/ZynqLab06
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9224 F:\01_SoC\06_Keypad\ZynqLab06\ZynqLab06.xpr
# Log file: F:/01_SoC/06_Keypad/ZynqLab06/vivado.log
# Journal file: F:/01_SoC/06_Keypad/ZynqLab06\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/01_SoC/06_Keypad/ZynqLab06/ZynqLab06.xpr
INFO: [Project 1-313] Project file moved from 'E:/01_SoC/06_Keypad/ZynqLab06' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'C:/Users/opqrs/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store'.
CRITICAL WARNING: [Board 49-67] The board_part definition was not found for digilentinc.com:zybo-z7-20:part0:1.2. This can happen sometimes when you use custom board part. You can resolve this issue by setting 'board.repoPaths' parameter, pointing to the location of custom board files. Valid board_part values can be retrieved with the 'get_board_parts' Tcl command.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/01_SoC/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:mySimpleIO:1.0'. The one found in IP location 'f:/01_SoC/ip_repo/mySimpleIO_1.0' will take precedence over the same IP in location f:/01_SoC/ip_repo/myLED_1.0
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_processing_system7_0_0
design_1_axi_gpio_0_1
design_1_rst_ps7_0_50M_0

open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 877.887 ; gain = 237.871
update_compile_order -fileset sources_1
save_project_as ZynqLab06 F:/01_SoC/06_Keypad/Keypad_1/ZynqLab06 -force
WARNING: [IP_Flow 19-2162] IP 'design_1_axi_gpio_0_1' is locked:
* This IP has board specific outputs. Current project board 'unset' and the board 'digilentinc.com:zybo-z7-20:part0:1.2' used to customize the IP 'design_1_axi_gpio_0_1' do not match.
WARNING: [IP_Flow 19-2162] IP 'design_1_processing_system7_0_0' is locked:
* This IP has board specific outputs. Current project board 'unset' and the board 'digilentinc.com:zybo-z7-20:part0:1.2' used to customize the IP 'design_1_processing_system7_0_0' do not match.
WARNING: [IP_Flow 19-2162] IP 'design_1_rst_ps7_0_50M_0' is locked:
* This IP has board specific outputs. Current project board 'unset' and the board 'digilentinc.com:zybo-z7-20:part0:1.2' used to customize the IP 'design_1_rst_ps7_0_50M_0' do not match.
WARNING: [IP_Flow 19-2162] IP 'design_1_processing_system7_0_0' is locked:
* This IP has board specific outputs. Current project board 'unset' and the board 'digilentinc.com:zybo-z7-20:part0:1.2' used to customize the IP 'design_1_processing_system7_0_0' do not match.
WARNING: [IP_Flow 19-2162] IP 'design_1_rst_ps7_0_50M_0' is locked:
* This IP has board specific outputs. Current project board 'unset' and the board 'digilentinc.com:zybo-z7-20:part0:1.2' used to customize the IP 'design_1_rst_ps7_0_50M_0' do not match.
WARNING: [IP_Flow 19-2162] IP 'design_1_axi_gpio_0_1' is locked:
* This IP has board specific outputs. Current project board 'unset' and the board 'digilentinc.com:zybo-z7-20:part0:1.2' used to customize the IP 'design_1_axi_gpio_0_1' do not match.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_processing_system7_0_0
design_1_axi_gpio_0_1
design_1_rst_ps7_0_50M_0

save_project_as: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 877.887 ; gain = 0.000
open_bd_design {F:/01_SoC/06_Keypad/Keypad_1/ZynqLab06/ZynqLab06.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:user:myKEYPAD2:1.0 - myKEYPAD2_0
Adding component instance block -- xilinx.com:user:myFND:1.0 - myFND_0
Successfully read diagram <design_1> from BD file <F:/01_SoC/06_Keypad/Keypad_1/ZynqLab06/ZynqLab06.srcs/sources_1/bd/design_1/design_1.bd>
regenerate_bd_layout
regenerate_bd_layout
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M00_AXI] [get_bd_nets myFND_0_oSel] [get_bd_nets myFND_0_oSeg] [get_bd_cells myFND_0]
delete_bd_objs [get_bd_ports SEL]
delete_bd_objs [get_bd_ports SEG]
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M02_AXI] [get_bd_nets ROW_1] [get_bd_nets myKEYPAD2_0_oCOL] [get_bd_nets myKEYPAD2_0_oIRQ] [get_bd_cells myKEYPAD2_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:myKEYPAD:1.0 myKEYPAD_0
endgroup
regenerate_bd_layout
set_property location {43 1} [get_bd_ports ROW]
undo
INFO: [Common 17-17] undo 'set_property location {43 1} [get_bd_ports ROW]'
connect_bd_net [get_bd_ports ROW] [get_bd_pins myKEYPAD_0/iROW]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/myKEYPAD_0/S00_AXI} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins myKEYPAD_0/S00_AXI]
Slave segment </myKEYPAD_0/S00_AXI/S00_AXI_reg> is being mapped into address space </processing_system7_0/Data> at <0x43C0_0000 [ 64K ]>
regenerate_bd_layout
connect_bd_net [get_bd_ports COL] [get_bd_pins myKEYPAD_0/oCOL]
regenerate_bd_layout
validate_bd_design
ERROR: [BD 5-336] This command cannot be run, as the BD-design is locked. Locked reason(s):
* Block design contains locked IPs. Please run report_ip_status for more details and recommendations on how to fix this issue. 
List of locked IPs: 
design_1_processing_system7_0_0
design_1_axi_gpio_0_1
design_1_rst_ps7_0_50M_0

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
report_ip_status -name ip_status 
upgrade_ip [get_ips  {design_1_rst_ps7_0_50M_0 design_1_processing_system7_0_0 design_1_axi_gpio_0_1}] -log ip_upgrade.log
Upgrading 'F:/01_SoC/06_Keypad/Keypad_1/ZynqLab06/ZynqLab06.srcs/sources_1/bd/design_1/design_1.bd'
WARNING: [Vivado 12-3647] The given sub-design is not contained in the block fileset 'design_1_axi_gpio_0_1'. Sub-design: 'F:/01_SoC/06_Keypad/Keypad_1/ZynqLab06/ZynqLab06.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.xci'.
WARNING: [Vivado 12-3647] The given sub-design is not contained in the block fileset 'design_1_processing_system7_0_0'. Sub-design: 'F:/01_SoC/06_Keypad/Keypad_1/ZynqLab06/ZynqLab06.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xci'.
WARNING: [Vivado 12-3647] The given sub-design is not contained in the block fileset 'design_1_rst_ps7_0_50M_0'. Sub-design: 'F:/01_SoC/06_Keypad/Keypad_1/ZynqLab06/ZynqLab06.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.xci'.
WARNING: [IP_Flow 19-4050] The normal upgrade process failed due to validation failures in the given configuration. Attempting partial upgrade to set as many user parameters as possible. Please check the parameters whose values were not applied.
WARNING: [IP_Flow 19-3932] Unable to set the value 'leds_4bits' on parameter 'GPIO BOARD INTERFACE' due to the following failure - 
Value 'leds_4bits' is out of the range for parameter 'GPIO BOARD INTERFACE(GPIO_BOARD_INTERFACE)' for BD Cell 'design_1_axi_gpio_0_1' . Valid values are - Custom
. Restoring to an old valid value of 'Custom'
INFO: [IP_Flow 19-3420] Updated design_1_axi_gpio_0_1 to use current project options
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
INFO: [IP_Flow 19-3420] Updated design_1_processing_system7_0_0 to use current project options
INFO: [IP_Flow 19-3420] Updated design_1_rst_ps7_0_50M_0 to use current project options
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'design_1_axi_gpio_0_1' has identified issues that may require user intervention. Please review the upgrade log 'f:/01_SoC/06_Keypad/Keypad_1/ZynqLab06/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : <F:\01_SoC\06_Keypad\Keypad_1\ZynqLab06\ZynqLab06.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <F:/01_SoC/06_Keypad/Keypad_1/ZynqLab06/ZynqLab06.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'F:/01_SoC/06_Keypad/Keypad_1/ZynqLab06/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips {design_1_rst_ps7_0_50M_0 design_1_processing_system7_0_0 design_1_axi_gpio_0_1}] -no_script -sync -force -quiet
generate_target all [get_files  F:/01_SoC/06_Keypad/Keypad_1/ZynqLab06/ZynqLab06.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : <F:\01_SoC\06_Keypad\Keypad_1\ZynqLab06\ZynqLab06.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : F:/01_SoC/06_Keypad/Keypad_1/ZynqLab06/ZynqLab06.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : F:/01_SoC/06_Keypad/Keypad_1/ZynqLab06/ZynqLab06.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : F:/01_SoC/06_Keypad/Keypad_1/ZynqLab06/ZynqLab06.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myKEYPAD_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'f:/01_SoC/06_Keypad/Keypad_1/ZynqLab06/ZynqLab06.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file F:/01_SoC/06_Keypad/Keypad_1/ZynqLab06/ZynqLab06.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file F:/01_SoC/06_Keypad/Keypad_1/ZynqLab06/ZynqLab06.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File F:/01_SoC/06_Keypad/Keypad_1/ZynqLab06/ZynqLab06.srcs/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1101.273 ; gain = 179.977
catch { config_ip_cache -export [get_ips -all design_1_processing_system7_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_rst_ps7_0_50M_0] }
catch { config_ip_cache -export [get_ips -all design_1_xbar_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_gpio_0_1] }
catch { config_ip_cache -export [get_ips -all design_1_myKEYPAD_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files F:/01_SoC/06_Keypad/Keypad_1/ZynqLab06/ZynqLab06.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/01_SoC/06_Keypad/Keypad_1/ZynqLab06/ZynqLab06.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 12 {design_1_processing_system7_0_0_synth_1 design_1_rst_ps7_0_50M_0_synth_1 design_1_xbar_0_synth_1 design_1_axi_gpio_0_1_synth_1 design_1_myKEYPAD_0_0_synth_1 design_1_auto_pc_0_synth_1}
[Tue Nov 12 23:13:51 2024] Launched design_1_processing_system7_0_0_synth_1, design_1_rst_ps7_0_50M_0_synth_1, design_1_xbar_0_synth_1, design_1_axi_gpio_0_1_synth_1, design_1_myKEYPAD_0_0_synth_1, design_1_auto_pc_0_synth_1...
Run output will be captured here:
design_1_processing_system7_0_0_synth_1: F:/01_SoC/06_Keypad/Keypad_1/ZynqLab06/ZynqLab06.runs/design_1_processing_system7_0_0_synth_1/runme.log
design_1_rst_ps7_0_50M_0_synth_1: F:/01_SoC/06_Keypad/Keypad_1/ZynqLab06/ZynqLab06.runs/design_1_rst_ps7_0_50M_0_synth_1/runme.log
design_1_xbar_0_synth_1: F:/01_SoC/06_Keypad/Keypad_1/ZynqLab06/ZynqLab06.runs/design_1_xbar_0_synth_1/runme.log
design_1_axi_gpio_0_1_synth_1: F:/01_SoC/06_Keypad/Keypad_1/ZynqLab06/ZynqLab06.runs/design_1_axi_gpio_0_1_synth_1/runme.log
design_1_myKEYPAD_0_0_synth_1: F:/01_SoC/06_Keypad/Keypad_1/ZynqLab06/ZynqLab06.runs/design_1_myKEYPAD_0_0_synth_1/runme.log
design_1_auto_pc_0_synth_1: F:/01_SoC/06_Keypad/Keypad_1/ZynqLab06/ZynqLab06.runs/design_1_auto_pc_0_synth_1/runme.log
export_simulation -of_objects [get_files F:/01_SoC/06_Keypad/Keypad_1/ZynqLab06/ZynqLab06.srcs/sources_1/bd/design_1/design_1.bd] -directory F:/01_SoC/06_Keypad/Keypad_1/ZynqLab06/ZynqLab06.ip_user_files/sim_scripts -ip_user_files_dir F:/01_SoC/06_Keypad/Keypad_1/ZynqLab06/ZynqLab06.ip_user_files -ipstatic_source_dir F:/01_SoC/06_Keypad/Keypad_1/ZynqLab06/ZynqLab06.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/01_SoC/06_Keypad/Keypad_1/ZynqLab06/ZynqLab06.cache/compile_simlib/modelsim} {questa=F:/01_SoC/06_Keypad/Keypad_1/ZynqLab06/ZynqLab06.cache/compile_simlib/questa} {riviera=F:/01_SoC/06_Keypad/Keypad_1/ZynqLab06/ZynqLab06.cache/compile_simlib/riviera} {activehdl=F:/01_SoC/06_Keypad/Keypad_1/ZynqLab06/ZynqLab06.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
regenerate_bd_layout
validate_bd_design -force
report_ip_status -name ip_status 
save_bd_design
Wrote  : <F:\01_SoC\06_Keypad\Keypad_1\ZynqLab06\ZynqLab06.srcs\sources_1\bd\design_1\design_1.bd> 
reset_run synth_1
reset_run design_1_xbar_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : F:/01_SoC/06_Keypad/Keypad_1/ZynqLab06/ZynqLab06.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : F:/01_SoC/06_Keypad/Keypad_1/ZynqLab06/ZynqLab06.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : F:/01_SoC/06_Keypad/Keypad_1/ZynqLab06/ZynqLab06.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myKEYPAD_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'f:/01_SoC/06_Keypad/Keypad_1/ZynqLab06/ZynqLab06.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file F:/01_SoC/06_Keypad/Keypad_1/ZynqLab06/ZynqLab06.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file F:/01_SoC/06_Keypad/Keypad_1/ZynqLab06/ZynqLab06.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File F:/01_SoC/06_Keypad/Keypad_1/ZynqLab06/ZynqLab06.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Tue Nov 12 23:14:54 2024] Launched design_1_xbar_0_synth_1, design_1_auto_pc_0_synth_1, synth_1...
Run output will be captured here:
design_1_xbar_0_synth_1: F:/01_SoC/06_Keypad/Keypad_1/ZynqLab06/ZynqLab06.runs/design_1_xbar_0_synth_1/runme.log
design_1_auto_pc_0_synth_1: F:/01_SoC/06_Keypad/Keypad_1/ZynqLab06/ZynqLab06.runs/design_1_auto_pc_0_synth_1/runme.log
synth_1: F:/01_SoC/06_Keypad/Keypad_1/ZynqLab06/ZynqLab06.runs/synth_1/runme.log
[Tue Nov 12 23:14:54 2024] Launched impl_1...
Run output will be captured here: F:/01_SoC/06_Keypad/Keypad_1/ZynqLab06/ZynqLab06.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Tue Nov 12 23:16:56 2024...
