Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "secureip" -o "C:/Users/Lucas Futch/Documents/sparx_vhdl/sparx/key_shchedule_tb_isim_beh.exe" -prj "C:/Users/Lucas Futch/Documents/sparx_vhdl/sparx/key_shchedule_tb_beh.prj" "key_shchedule_tb" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Lucas Futch/Documents/sparx_vhdl/sparx/A_function.vhd" into library work
Parsing VHDL file "C:/Users/Lucas Futch/Documents/sparx_vhdl/sparx/key_perm.vhd" into library work
Parsing VHDL file "C:/Users/Lucas Futch/Documents/sparx_vhdl/sparx/key_schedule.vhd" into library work
Parsing VHDL file "C:/Users/Lucas Futch/Documents/sparx_vhdl/sparx/key_shchedule_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavioral of entity A_function [a_function_default]
Compiling architecture behavioral of entity key_perm [key_perm_default]
Compiling architecture behavioral of entity key_schedule [key_schedule_default]
Compiling architecture behavior of entity key_shchedule_tb
Time Resolution for simulation is 1ps.
Compiled 10 VHDL Units
Built simulation executable C:/Users/Lucas Futch/Documents/sparx_vhdl/sparx/key_shchedule_tb_isim_beh.exe
Fuse Memory Usage: 35380 KB
Fuse CPU Usage: 546 ms
