// Seed: 23744380
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  generate
    assign id_3 = -1;
    begin : LABEL_0
      assign id_4 = id_3;
    end
  endgenerate
  wire id_5;
  id_6(
      id_3, -1, 1'b0
  );
endmodule
module module_1 (
    input  tri0 id_0,
    input  wor  id_1,
    output wor  id_2,
    output tri1 id_3,
    output tri  id_4
);
  parameter id_6 = 1;
  module_0 modCall_1 (
      id_6,
      id_6
  );
  assign modCall_1.id_4 = 0;
endmodule
module module_2 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  id_3(
      .id_0(1'h0)
  );
  bufif1 primCall (id_2, id_3, id_1);
  module_0 modCall_1 (
      id_1,
      id_1
  );
endmodule
