{"vcs1":{"timestamp_begin":1680808201.504632894, "rt":1.11, "ut":0.21, "st":0.14}}
{"vcselab":{"timestamp_begin":1680808202.648010643, "rt":0.97, "ut":0.20, "st":0.07}}
{"link":{"timestamp_begin":1680808203.643297544, "rt":0.67, "ut":0.06, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680808201.227251506}
{"VCS_COMP_START_TIME": 1680808201.227251506}
{"VCS_COMP_END_TIME": 1680808205.053291591}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 339732}}
{"stitch_vcselab": {"peak_mem": 222604}}
