// Seed: 3400466189
module module_0 (
    output tri1 id_0,
    input wire id_1,
    input wand id_2,
    input wire id_3,
    output tri1 id_4,
    input tri1 id_5,
    input tri0 id_6,
    input wor id_7,
    input tri0 id_8,
    input tri id_9,
    output supply0 id_10,
    output tri1 id_11
);
  wire id_13;
endmodule
module module_1 (
    output tri0 id_0
    , id_30,
    input tri0 id_1,
    input supply0 id_2,
    output supply1 id_3,
    output logic id_4,
    input tri0 id_5,
    input wire id_6,
    input tri1 id_7,
    output tri0 id_8,
    output tri id_9
    , id_31,
    input tri id_10,
    input uwire id_11,
    output uwire id_12,
    input wire id_13,
    output supply1 id_14,
    output supply1 id_15,
    input wire id_16,
    output wor id_17,
    input wand id_18,
    input supply0 id_19,
    input wand id_20,
    output tri id_21,
    input tri1 id_22,
    input supply1 id_23,
    output logic id_24,
    input tri1 id_25,
    input wire id_26,
    output wire id_27,
    input supply1 id_28
);
  initial id_24 = id_13 ^ -1;
  always id_4 = -1;
  module_0 modCall_1 (
      id_8,
      id_1,
      id_5,
      id_11,
      id_12,
      id_22,
      id_25,
      id_28,
      id_6,
      id_22,
      id_8,
      id_21
  );
  wire id_32;
  ;
endmodule
