{"vcs1":{"timestamp_begin":1746042569.017345799, "rt":5.93, "ut":5.68, "st":0.20}}
{"vcselab":{"timestamp_begin":1746042575.025342555, "rt":0.28, "ut":0.17, "st":0.10}}
{"link":{"timestamp_begin":1746042575.356945380, "rt":0.27, "ut":0.13, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1746042568.705529030}
{"VCS_COMP_START_TIME": 1746042568.705529030}
{"VCS_COMP_END_TIME": 1746042575.685036235}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/1ns -full64 -f filelist.f -ntb_opts -uvm -o simv"}
{"vcs1": {"peak_mem": 373760}}
{"vcselab": {"peak_mem": 174920}}
