\hypertarget{struct_f_s_m_c___bank3___type_def}{\section{F\-S\-M\-C\-\_\-\-Bank3\-\_\-\-Type\-Def Struct Reference}
\label{struct_f_s_m_c___bank3___type_def}\index{F\-S\-M\-C\-\_\-\-Bank3\-\_\-\-Type\-Def@{F\-S\-M\-C\-\_\-\-Bank3\-\_\-\-Type\-Def}}
}


Flexible Static Memory Controller Bank3.  




{\ttfamily \#include $<$stm32f4xx.\-h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_f_s_m_c___bank3___type_def_a73861fa74b83973fa1b5f92735c042ef}{P\-C\-R3}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_f_s_m_c___bank3___type_def_af30c34f7c606cb9416a413ec5fa36491}{S\-R3}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_f_s_m_c___bank3___type_def_aba8981e4f06cfb3db7d9959242052f80}{P\-M\-E\-M3}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_f_s_m_c___bank3___type_def_aba03fea9c1bb2242d963e29f1b94d25e}{P\-A\-T\-T3}
\item 
uint32\-\_\-t \hyperlink{struct_f_s_m_c___bank3___type_def_af86c61a5d38a4fc9cef942a12744486b}{R\-E\-S\-E\-R\-V\-E\-D0}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_f_s_m_c___bank3___type_def_a6062be7dc144c07e01c303cb49d69ce2}{E\-C\-C\-R3}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Flexible Static Memory Controller Bank3. 

\subsection{Field Documentation}
\hypertarget{struct_f_s_m_c___bank3___type_def_a6062be7dc144c07e01c303cb49d69ce2}{\index{F\-S\-M\-C\-\_\-\-Bank3\-\_\-\-Type\-Def@{F\-S\-M\-C\-\_\-\-Bank3\-\_\-\-Type\-Def}!E\-C\-C\-R3@{E\-C\-C\-R3}}
\index{E\-C\-C\-R3@{E\-C\-C\-R3}!FSMC_Bank3_TypeDef@{F\-S\-M\-C\-\_\-\-Bank3\-\_\-\-Type\-Def}}
\subsubsection[{E\-C\-C\-R3}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t E\-C\-C\-R3}}\label{struct_f_s_m_c___bank3___type_def_a6062be7dc144c07e01c303cb49d69ce2}
N\-A\-N\-D Flash E\-C\-C result registers 3, Address offset\-: 0x94 \hypertarget{struct_f_s_m_c___bank3___type_def_aba03fea9c1bb2242d963e29f1b94d25e}{\index{F\-S\-M\-C\-\_\-\-Bank3\-\_\-\-Type\-Def@{F\-S\-M\-C\-\_\-\-Bank3\-\_\-\-Type\-Def}!P\-A\-T\-T3@{P\-A\-T\-T3}}
\index{P\-A\-T\-T3@{P\-A\-T\-T3}!FSMC_Bank3_TypeDef@{F\-S\-M\-C\-\_\-\-Bank3\-\_\-\-Type\-Def}}
\subsubsection[{P\-A\-T\-T3}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t P\-A\-T\-T3}}\label{struct_f_s_m_c___bank3___type_def_aba03fea9c1bb2242d963e29f1b94d25e}
N\-A\-N\-D Flash Attribute memory space timing register 3, Address offset\-: 0x8\-C \hypertarget{struct_f_s_m_c___bank3___type_def_a73861fa74b83973fa1b5f92735c042ef}{\index{F\-S\-M\-C\-\_\-\-Bank3\-\_\-\-Type\-Def@{F\-S\-M\-C\-\_\-\-Bank3\-\_\-\-Type\-Def}!P\-C\-R3@{P\-C\-R3}}
\index{P\-C\-R3@{P\-C\-R3}!FSMC_Bank3_TypeDef@{F\-S\-M\-C\-\_\-\-Bank3\-\_\-\-Type\-Def}}
\subsubsection[{P\-C\-R3}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t P\-C\-R3}}\label{struct_f_s_m_c___bank3___type_def_a73861fa74b83973fa1b5f92735c042ef}
N\-A\-N\-D Flash control register 3, Address offset\-: 0x80 \hypertarget{struct_f_s_m_c___bank3___type_def_aba8981e4f06cfb3db7d9959242052f80}{\index{F\-S\-M\-C\-\_\-\-Bank3\-\_\-\-Type\-Def@{F\-S\-M\-C\-\_\-\-Bank3\-\_\-\-Type\-Def}!P\-M\-E\-M3@{P\-M\-E\-M3}}
\index{P\-M\-E\-M3@{P\-M\-E\-M3}!FSMC_Bank3_TypeDef@{F\-S\-M\-C\-\_\-\-Bank3\-\_\-\-Type\-Def}}
\subsubsection[{P\-M\-E\-M3}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t P\-M\-E\-M3}}\label{struct_f_s_m_c___bank3___type_def_aba8981e4f06cfb3db7d9959242052f80}
N\-A\-N\-D Flash Common memory space timing register 3, Address offset\-: 0x88 \hypertarget{struct_f_s_m_c___bank3___type_def_af86c61a5d38a4fc9cef942a12744486b}{\index{F\-S\-M\-C\-\_\-\-Bank3\-\_\-\-Type\-Def@{F\-S\-M\-C\-\_\-\-Bank3\-\_\-\-Type\-Def}!R\-E\-S\-E\-R\-V\-E\-D0@{R\-E\-S\-E\-R\-V\-E\-D0}}
\index{R\-E\-S\-E\-R\-V\-E\-D0@{R\-E\-S\-E\-R\-V\-E\-D0}!FSMC_Bank3_TypeDef@{F\-S\-M\-C\-\_\-\-Bank3\-\_\-\-Type\-Def}}
\subsubsection[{R\-E\-S\-E\-R\-V\-E\-D0}]{\setlength{\rightskip}{0pt plus 5cm}uint32\-\_\-t R\-E\-S\-E\-R\-V\-E\-D0}}\label{struct_f_s_m_c___bank3___type_def_af86c61a5d38a4fc9cef942a12744486b}
Reserved, 0x90 \hypertarget{struct_f_s_m_c___bank3___type_def_af30c34f7c606cb9416a413ec5fa36491}{\index{F\-S\-M\-C\-\_\-\-Bank3\-\_\-\-Type\-Def@{F\-S\-M\-C\-\_\-\-Bank3\-\_\-\-Type\-Def}!S\-R3@{S\-R3}}
\index{S\-R3@{S\-R3}!FSMC_Bank3_TypeDef@{F\-S\-M\-C\-\_\-\-Bank3\-\_\-\-Type\-Def}}
\subsubsection[{S\-R3}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t S\-R3}}\label{struct_f_s_m_c___bank3___type_def_af30c34f7c606cb9416a413ec5fa36491}
N\-A\-N\-D Flash F\-I\-F\-O status and interrupt register 3, Address offset\-: 0x84 

The documentation for this struct was generated from the following file\-:\begin{DoxyCompactItemize}
\item 
\hyperlink{stm32f4xx_8h}{stm32f4xx.\-h}\end{DoxyCompactItemize}
