{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "14 " "Ignored 14 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "14 " "Ignored 14 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 0 1517404634255 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 0 1517404634255 ""}
{ "Info" "IQSYN_SYNTHESIZE_TOP_PARTITION" "" "Starting Logic Optimization and Technology Mapping for Top Partition" {  } {  } 0 281020 "Starting Logic Optimization and Technology Mapping for Top Partition" 0 0 "Quartus II" 0 0 1517404634918 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "other_symbols/Entprellmodul.vhd" "" { Text "E:/FPGA Praktikum/Filter/AlleFilter_entprellt/other_symbols/Entprellmodul.vhd" 9 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 0 1517404634931 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 0 1517404634931 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_A_OE VCC " "Pin \"ADC_A_OE\" is stuck at VCC" {  } { { "AlleFilter.bdf" "" { Schematic "E:/FPGA Praktikum/Filter/AlleFilter_entprellt/AlleFilter.bdf" { { 40 88 264 56 "ADC_A_OE" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1517404634975 "|AlleFilter|ADC_A_OE"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_RESET GND " "Pin \"ADC_RESET\" is stuck at GND" {  } { { "AlleFilter.bdf" "" { Schematic "E:/FPGA Praktikum/Filter/AlleFilter_entprellt/AlleFilter.bdf" { { 56 88 264 72 "ADC_RESET" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1517404634975 "|AlleFilter|ADC_RESET"} { "Warning" "WMLS_MLS_STUCK_PIN" "U32\[7\] VCC " "Pin \"U32\[7\]\" is stuck at VCC" {  } { { "AlleFilter.bdf" "" { Schematic "E:/FPGA Praktikum/Filter/AlleFilter_entprellt/AlleFilter.bdf" { { 664 760 936 680 "U32\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1517404634975 "|AlleFilter|U32[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "U32\[6\] VCC " "Pin \"U32\[6\]\" is stuck at VCC" {  } { { "AlleFilter.bdf" "" { Schematic "E:/FPGA Praktikum/Filter/AlleFilter_entprellt/AlleFilter.bdf" { { 664 760 936 680 "U32\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1517404634975 "|AlleFilter|U32[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "U32\[3\] GND " "Pin \"U32\[3\]\" is stuck at GND" {  } { { "AlleFilter.bdf" "" { Schematic "E:/FPGA Praktikum/Filter/AlleFilter_entprellt/AlleFilter.bdf" { { 664 760 936 680 "U32\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1517404634975 "|AlleFilter|U32[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "U32\[2\] GND " "Pin \"U32\[2\]\" is stuck at GND" {  } { { "AlleFilter.bdf" "" { Schematic "E:/FPGA Praktikum/Filter/AlleFilter_entprellt/AlleFilter.bdf" { { 664 760 936 680 "U32\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1517404634975 "|AlleFilter|U32[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "U32\[1\] GND " "Pin \"U32\[1\]\" is stuck at GND" {  } { { "AlleFilter.bdf" "" { Schematic "E:/FPGA Praktikum/Filter/AlleFilter_entprellt/AlleFilter.bdf" { { 664 760 936 680 "U32\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1517404634975 "|AlleFilter|U32[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "U32\[0\] VCC " "Pin \"U32\[0\]\" is stuck at VCC" {  } { { "AlleFilter.bdf" "" { Schematic "E:/FPGA Praktikum/Filter/AlleFilter_entprellt/AlleFilter.bdf" { { 664 760 936 680 "U32\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1517404634975 "|AlleFilter|U32[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "U33\[7\] GND " "Pin \"U33\[7\]\" is stuck at GND" {  } { { "AlleFilter.bdf" "" { Schematic "E:/FPGA Praktikum/Filter/AlleFilter_entprellt/AlleFilter.bdf" { { 648 760 936 664 "U33\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1517404634975 "|AlleFilter|U33[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "U33\[2\] GND " "Pin \"U33\[2\]\" is stuck at GND" {  } { { "AlleFilter.bdf" "" { Schematic "E:/FPGA Praktikum/Filter/AlleFilter_entprellt/AlleFilter.bdf" { { 648 760 936 664 "U33\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1517404634975 "|AlleFilter|U33[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "U33\[1\] GND " "Pin \"U33\[1\]\" is stuck at GND" {  } { { "AlleFilter.bdf" "" { Schematic "E:/FPGA Praktikum/Filter/AlleFilter_entprellt/AlleFilter.bdf" { { 648 760 936 664 "U33\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1517404634975 "|AlleFilter|U33[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "U33\[0\] VCC " "Pin \"U33\[0\]\" is stuck at VCC" {  } { { "AlleFilter.bdf" "" { Schematic "E:/FPGA Praktikum/Filter/AlleFilter_entprellt/AlleFilter.bdf" { { 648 760 936 664 "U33\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1517404634975 "|AlleFilter|U33[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 0 1517404634975 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 0 1517404635152 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "384 " "Implemented 384 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 0 1517404635175 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 0 1517404635175 ""} { "Info" "ICUT_CUT_TM_LCELLS" "326 " "Implemented 326 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 0 1517404635175 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 0 1517404635175 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 0 1517404635175 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "477 " "Peak virtual memory: 477 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 0 1517404635792 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 31 14:17:15 2018 " "Processing ended: Wed Jan 31 14:17:15 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 0 1517404635792 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 0 1517404635792 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 0 1517404635792 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 0 1517404635792 ""}
