Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Jan 12 22:37:43 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing_summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0/post_route_timing_summary.rpt
| Design       : dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 513 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 80 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.538        0.000                      0                 3648        0.085        0.000                      0                 3648        4.230        0.000                       0                  2337  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 3.538        0.000                      0                 3648        0.085        0.000                      0                 3648        4.230        0.000                       0                  2337  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.538ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.230ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.538ns  (required time - arrival time)
  Source:                 data_26_V_read_7_reg_1032_pp0_iter5_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sub_ln703_64_reg_1420_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.448ns  (logic 2.340ns (36.293%)  route 4.108ns (63.707%))
  Logic Levels:           9  (CARRY4=3 LUT3=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.669ns = ( 10.669 - 10.000 ) 
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2336, unset)         0.704     0.704    ap_clk
    SLICE_X54Y51         FDRE                                         r  data_26_V_read_7_reg_1032_pp0_iter5_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y51         FDRE (Prop_fdre_C_Q)         0.393     1.097 r  data_26_V_read_7_reg_1032_pp0_iter5_reg_reg[10]/Q
                         net (fo=14, routed)          1.151     2.248    data_26_V_read_7_reg_1032_pp0_iter5_reg[10]
    SLICE_X43Y48         LUT3 (Prop_lut3_I1_O)        0.099     2.347 r  sub_ln703_64_reg_1420[15]_i_25/O
                         net (fo=2, routed)           0.507     2.854    sub_ln703_64_reg_1420[15]_i_25_n_0
    SLICE_X43Y48         LUT4 (Prop_lut4_I3_O)        0.240     3.094 r  sub_ln703_64_reg_1420[15]_i_29/O
                         net (fo=1, routed)           0.000     3.094    sub_ln703_64_reg_1420[15]_i_29_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     3.393 r  sub_ln703_64_reg_1420_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.393    sub_ln703_64_reg_1420_reg[15]_i_10_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     3.552 r  sub_ln703_64_reg_1420_reg[15]_i_24/O[0]
                         net (fo=3, routed)           1.032     4.584    sub_ln703_64_reg_1420_reg[15]_i_24_n_7
    SLICE_X53Y52         LUT3 (Prop_lut3_I1_O)        0.240     4.824 r  sub_ln703_64_reg_1420[15]_i_9/O
                         net (fo=3, routed)           0.466     5.289    sub_ln703_64_reg_1420[15]_i_9_n_0
    SLICE_X53Y52         LUT5 (Prop_lut5_I4_O)        0.239     5.528 r  sub_ln703_64_reg_1420[15]_i_13/O
                         net (fo=2, routed)           0.400     5.928    sub_ln703_64_reg_1420[15]_i_13_n_0
    SLICE_X54Y50         LUT6 (Prop_lut6_I5_O)        0.097     6.025 r  sub_ln703_64_reg_1420[15]_i_3/O
                         net (fo=2, routed)           0.552     6.578    sub_ln703_64_reg_1420[15]_i_3_n_0
    SLICE_X52Y47         LUT3 (Prop_lut3_I0_O)        0.097     6.675 r  sub_ln703_64_reg_1420[15]_i_7/O
                         net (fo=1, routed)           0.000     6.675    sub_ln703_64_reg_1420[15]_i_7_n_0
    SLICE_X52Y47         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     7.152 r  sub_ln703_64_reg_1420_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.152    sub_ln703_64_fu_865_p23_out[15]
    SLICE_X52Y47         FDRE                                         r  sub_ln703_64_reg_1420_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2336, unset)         0.669    10.669    ap_clk
    SLICE_X52Y47         FDRE                                         r  sub_ln703_64_reg_1420_reg[15]/C
                         clock pessimism              0.000    10.669    
                         clock uncertainty           -0.035    10.633    
    SLICE_X52Y47         FDRE (Setup_fdre_C_D)        0.056    10.689    sub_ln703_64_reg_1420_reg[15]
  -------------------------------------------------------------------
                         required time                         10.689    
                         arrival time                          -7.152    
  -------------------------------------------------------------------
                         slack                                  3.538    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 data_12_V_read_int_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_12_V_read13_reg_1156_pp0_iter1_reg_reg[7]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.128ns (54.208%)  route 0.108ns (45.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.411ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2336, unset)         0.411     0.411    ap_clk
    SLICE_X63Y58         FDRE                                         r  data_12_V_read_int_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y58         FDRE (Prop_fdre_C_Q)         0.128     0.539 r  data_12_V_read_int_reg_reg[7]/Q
                         net (fo=1, routed)           0.108     0.647    data_12_V_read_int_reg[7]
    SLICE_X62Y58         SRL16E                                       r  data_12_V_read13_reg_1156_pp0_iter1_reg_reg[7]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2336, unset)         0.432     0.432    ap_clk
    SLICE_X62Y58         SRL16E                                       r  data_12_V_read13_reg_1156_pp0_iter1_reg_reg[7]_srl2/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X62Y58         SRL16E (Hold_srl16e_CLK_D)
                                                      0.130     0.562    data_12_V_read13_reg_1156_pp0_iter1_reg_reg[7]_srl2
  -------------------------------------------------------------------
                         required time                         -0.562    
                         arrival time                           0.647    
  -------------------------------------------------------------------
                         slack                                  0.085    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X49Y67  add_ln703_149_reg_1314_reg[8]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.770         5.000       4.230      SLICE_X58Y68  data_16_V_read_7_reg_1120_pp0_iter1_reg_reg[12]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.770         5.000       4.230      SLICE_X58Y68  data_16_V_read_7_reg_1120_pp0_iter1_reg_reg[12]_srl2/CLK



