// Seed: 930174453
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  output wire id_9;
  output wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_1 = 1'b0 == 1;
  tri1 id_11;
  assign id_8 = id_11 - id_11;
  wire id_13;
  wire id_14, id_15;
  wire id_16, id_17;
endmodule
module module_1 (
    input wand id_0,
    input wor id_1,
    input supply0 id_2,
    input supply1 id_3,
    output tri1 id_4,
    input uwire id_5,
    output wand id_6,
    output tri1 id_7,
    input wand id_8
    , id_17,
    output wor id_9,
    output tri id_10,
    input uwire id_11,
    output supply0 id_12,
    input supply0 id_13,
    input supply1 id_14,
    input supply0 id_15
);
  tri1 id_18 = id_18 != id_15;
  module_0(
      id_18, id_17, id_18, id_18, id_18, id_17, id_18, id_18, id_17, id_18
  );
endmodule
