// Seed: 3039168449
module module_0 (
    input  tri1 id_0,
    input  wor  id_1,
    input  tri  id_2,
    output wand id_3
    , id_5
);
  always #1;
  supply1 id_6, id_7, id_8 = 1;
endmodule
module module_1 (
    input tri0 id_0
    , id_7,
    output supply1 id_1,
    input logic id_2,
    input supply0 id_3,
    output supply1 id_4,
    input wor id_5
);
  for (id_8 = id_7; 1'd0; id_4 = 1'b0 > id_3) always id_7 <= id_2;
  module_0(
      id_5, id_5, id_5, id_1
  );
endmodule
