
UART Command-Based LED Control.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003204  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000870  0800338c  0800338c  0000438c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003bfc  08003bfc  0000500c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08003bfc  08003bfc  00004bfc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003c04  08003c04  0000500c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003c04  08003c04  00004c04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003c08  08003c08  00004c08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08003c0c  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000500c  2**0
                  CONTENTS
 10 .bss          000000d4  2000000c  2000000c  0000500c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200000e0  200000e0  0000500c  2**0
                  ALLOC
 12 .ARM.attributes 0000002a  00000000  00000000  0000500c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00008295  00000000  00000000  00005036  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000016ba  00000000  00000000  0000d2cb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000720  00000000  00000000  0000e988  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000578  00000000  00000000  0000f0a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001fd71  00000000  00000000  0000f620  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000890d  00000000  00000000  0002f391  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c23d7  00000000  00000000  00037c9e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000fa075  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00001c60  00000000  00000000  000fa0b8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000007a  00000000  00000000  000fbd18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000000c 	.word	0x2000000c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08003374 	.word	0x08003374

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000010 	.word	0x20000010
 80001c4:	08003374 	.word	0x08003374

080001c8 <strcmp>:
 80001c8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001cc:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d0:	2a01      	cmp	r2, #1
 80001d2:	bf28      	it	cs
 80001d4:	429a      	cmpcs	r2, r3
 80001d6:	d0f7      	beq.n	80001c8 <strcmp>
 80001d8:	1ad0      	subs	r0, r2, r3
 80001da:	4770      	bx	lr

080001dc <strlen>:
 80001dc:	4603      	mov	r3, r0
 80001de:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e2:	2a00      	cmp	r2, #0
 80001e4:	d1fb      	bne.n	80001de <strlen+0x2>
 80001e6:	1a18      	subs	r0, r3, r0
 80001e8:	3801      	subs	r0, #1
 80001ea:	4770      	bx	lr

080001ec <__aeabi_uldivmod>:
 80001ec:	b953      	cbnz	r3, 8000204 <__aeabi_uldivmod+0x18>
 80001ee:	b94a      	cbnz	r2, 8000204 <__aeabi_uldivmod+0x18>
 80001f0:	2900      	cmp	r1, #0
 80001f2:	bf08      	it	eq
 80001f4:	2800      	cmpeq	r0, #0
 80001f6:	bf1c      	itt	ne
 80001f8:	f04f 31ff 	movne.w	r1, #4294967295
 80001fc:	f04f 30ff 	movne.w	r0, #4294967295
 8000200:	f000 b988 	b.w	8000514 <__aeabi_idiv0>
 8000204:	f1ad 0c08 	sub.w	ip, sp, #8
 8000208:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800020c:	f000 f806 	bl	800021c <__udivmoddi4>
 8000210:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000214:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000218:	b004      	add	sp, #16
 800021a:	4770      	bx	lr

0800021c <__udivmoddi4>:
 800021c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000220:	9d08      	ldr	r5, [sp, #32]
 8000222:	468e      	mov	lr, r1
 8000224:	4604      	mov	r4, r0
 8000226:	4688      	mov	r8, r1
 8000228:	2b00      	cmp	r3, #0
 800022a:	d14a      	bne.n	80002c2 <__udivmoddi4+0xa6>
 800022c:	428a      	cmp	r2, r1
 800022e:	4617      	mov	r7, r2
 8000230:	d962      	bls.n	80002f8 <__udivmoddi4+0xdc>
 8000232:	fab2 f682 	clz	r6, r2
 8000236:	b14e      	cbz	r6, 800024c <__udivmoddi4+0x30>
 8000238:	f1c6 0320 	rsb	r3, r6, #32
 800023c:	fa01 f806 	lsl.w	r8, r1, r6
 8000240:	fa20 f303 	lsr.w	r3, r0, r3
 8000244:	40b7      	lsls	r7, r6
 8000246:	ea43 0808 	orr.w	r8, r3, r8
 800024a:	40b4      	lsls	r4, r6
 800024c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000250:	fa1f fc87 	uxth.w	ip, r7
 8000254:	fbb8 f1fe 	udiv	r1, r8, lr
 8000258:	0c23      	lsrs	r3, r4, #16
 800025a:	fb0e 8811 	mls	r8, lr, r1, r8
 800025e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000262:	fb01 f20c 	mul.w	r2, r1, ip
 8000266:	429a      	cmp	r2, r3
 8000268:	d909      	bls.n	800027e <__udivmoddi4+0x62>
 800026a:	18fb      	adds	r3, r7, r3
 800026c:	f101 30ff 	add.w	r0, r1, #4294967295
 8000270:	f080 80ea 	bcs.w	8000448 <__udivmoddi4+0x22c>
 8000274:	429a      	cmp	r2, r3
 8000276:	f240 80e7 	bls.w	8000448 <__udivmoddi4+0x22c>
 800027a:	3902      	subs	r1, #2
 800027c:	443b      	add	r3, r7
 800027e:	1a9a      	subs	r2, r3, r2
 8000280:	b2a3      	uxth	r3, r4
 8000282:	fbb2 f0fe 	udiv	r0, r2, lr
 8000286:	fb0e 2210 	mls	r2, lr, r0, r2
 800028a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800028e:	fb00 fc0c 	mul.w	ip, r0, ip
 8000292:	459c      	cmp	ip, r3
 8000294:	d909      	bls.n	80002aa <__udivmoddi4+0x8e>
 8000296:	18fb      	adds	r3, r7, r3
 8000298:	f100 32ff 	add.w	r2, r0, #4294967295
 800029c:	f080 80d6 	bcs.w	800044c <__udivmoddi4+0x230>
 80002a0:	459c      	cmp	ip, r3
 80002a2:	f240 80d3 	bls.w	800044c <__udivmoddi4+0x230>
 80002a6:	443b      	add	r3, r7
 80002a8:	3802      	subs	r0, #2
 80002aa:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002ae:	eba3 030c 	sub.w	r3, r3, ip
 80002b2:	2100      	movs	r1, #0
 80002b4:	b11d      	cbz	r5, 80002be <__udivmoddi4+0xa2>
 80002b6:	40f3      	lsrs	r3, r6
 80002b8:	2200      	movs	r2, #0
 80002ba:	e9c5 3200 	strd	r3, r2, [r5]
 80002be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002c2:	428b      	cmp	r3, r1
 80002c4:	d905      	bls.n	80002d2 <__udivmoddi4+0xb6>
 80002c6:	b10d      	cbz	r5, 80002cc <__udivmoddi4+0xb0>
 80002c8:	e9c5 0100 	strd	r0, r1, [r5]
 80002cc:	2100      	movs	r1, #0
 80002ce:	4608      	mov	r0, r1
 80002d0:	e7f5      	b.n	80002be <__udivmoddi4+0xa2>
 80002d2:	fab3 f183 	clz	r1, r3
 80002d6:	2900      	cmp	r1, #0
 80002d8:	d146      	bne.n	8000368 <__udivmoddi4+0x14c>
 80002da:	4573      	cmp	r3, lr
 80002dc:	d302      	bcc.n	80002e4 <__udivmoddi4+0xc8>
 80002de:	4282      	cmp	r2, r0
 80002e0:	f200 8105 	bhi.w	80004ee <__udivmoddi4+0x2d2>
 80002e4:	1a84      	subs	r4, r0, r2
 80002e6:	eb6e 0203 	sbc.w	r2, lr, r3
 80002ea:	2001      	movs	r0, #1
 80002ec:	4690      	mov	r8, r2
 80002ee:	2d00      	cmp	r5, #0
 80002f0:	d0e5      	beq.n	80002be <__udivmoddi4+0xa2>
 80002f2:	e9c5 4800 	strd	r4, r8, [r5]
 80002f6:	e7e2      	b.n	80002be <__udivmoddi4+0xa2>
 80002f8:	2a00      	cmp	r2, #0
 80002fa:	f000 8090 	beq.w	800041e <__udivmoddi4+0x202>
 80002fe:	fab2 f682 	clz	r6, r2
 8000302:	2e00      	cmp	r6, #0
 8000304:	f040 80a4 	bne.w	8000450 <__udivmoddi4+0x234>
 8000308:	1a8a      	subs	r2, r1, r2
 800030a:	0c03      	lsrs	r3, r0, #16
 800030c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000310:	b280      	uxth	r0, r0
 8000312:	b2bc      	uxth	r4, r7
 8000314:	2101      	movs	r1, #1
 8000316:	fbb2 fcfe 	udiv	ip, r2, lr
 800031a:	fb0e 221c 	mls	r2, lr, ip, r2
 800031e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000322:	fb04 f20c 	mul.w	r2, r4, ip
 8000326:	429a      	cmp	r2, r3
 8000328:	d907      	bls.n	800033a <__udivmoddi4+0x11e>
 800032a:	18fb      	adds	r3, r7, r3
 800032c:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000330:	d202      	bcs.n	8000338 <__udivmoddi4+0x11c>
 8000332:	429a      	cmp	r2, r3
 8000334:	f200 80e0 	bhi.w	80004f8 <__udivmoddi4+0x2dc>
 8000338:	46c4      	mov	ip, r8
 800033a:	1a9b      	subs	r3, r3, r2
 800033c:	fbb3 f2fe 	udiv	r2, r3, lr
 8000340:	fb0e 3312 	mls	r3, lr, r2, r3
 8000344:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000348:	fb02 f404 	mul.w	r4, r2, r4
 800034c:	429c      	cmp	r4, r3
 800034e:	d907      	bls.n	8000360 <__udivmoddi4+0x144>
 8000350:	18fb      	adds	r3, r7, r3
 8000352:	f102 30ff 	add.w	r0, r2, #4294967295
 8000356:	d202      	bcs.n	800035e <__udivmoddi4+0x142>
 8000358:	429c      	cmp	r4, r3
 800035a:	f200 80ca 	bhi.w	80004f2 <__udivmoddi4+0x2d6>
 800035e:	4602      	mov	r2, r0
 8000360:	1b1b      	subs	r3, r3, r4
 8000362:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000366:	e7a5      	b.n	80002b4 <__udivmoddi4+0x98>
 8000368:	f1c1 0620 	rsb	r6, r1, #32
 800036c:	408b      	lsls	r3, r1
 800036e:	fa22 f706 	lsr.w	r7, r2, r6
 8000372:	431f      	orrs	r7, r3
 8000374:	fa0e f401 	lsl.w	r4, lr, r1
 8000378:	fa20 f306 	lsr.w	r3, r0, r6
 800037c:	fa2e fe06 	lsr.w	lr, lr, r6
 8000380:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000384:	4323      	orrs	r3, r4
 8000386:	fa00 f801 	lsl.w	r8, r0, r1
 800038a:	fa1f fc87 	uxth.w	ip, r7
 800038e:	fbbe f0f9 	udiv	r0, lr, r9
 8000392:	0c1c      	lsrs	r4, r3, #16
 8000394:	fb09 ee10 	mls	lr, r9, r0, lr
 8000398:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 800039c:	fb00 fe0c 	mul.w	lr, r0, ip
 80003a0:	45a6      	cmp	lr, r4
 80003a2:	fa02 f201 	lsl.w	r2, r2, r1
 80003a6:	d909      	bls.n	80003bc <__udivmoddi4+0x1a0>
 80003a8:	193c      	adds	r4, r7, r4
 80003aa:	f100 3aff 	add.w	sl, r0, #4294967295
 80003ae:	f080 809c 	bcs.w	80004ea <__udivmoddi4+0x2ce>
 80003b2:	45a6      	cmp	lr, r4
 80003b4:	f240 8099 	bls.w	80004ea <__udivmoddi4+0x2ce>
 80003b8:	3802      	subs	r0, #2
 80003ba:	443c      	add	r4, r7
 80003bc:	eba4 040e 	sub.w	r4, r4, lr
 80003c0:	fa1f fe83 	uxth.w	lr, r3
 80003c4:	fbb4 f3f9 	udiv	r3, r4, r9
 80003c8:	fb09 4413 	mls	r4, r9, r3, r4
 80003cc:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003d0:	fb03 fc0c 	mul.w	ip, r3, ip
 80003d4:	45a4      	cmp	ip, r4
 80003d6:	d908      	bls.n	80003ea <__udivmoddi4+0x1ce>
 80003d8:	193c      	adds	r4, r7, r4
 80003da:	f103 3eff 	add.w	lr, r3, #4294967295
 80003de:	f080 8082 	bcs.w	80004e6 <__udivmoddi4+0x2ca>
 80003e2:	45a4      	cmp	ip, r4
 80003e4:	d97f      	bls.n	80004e6 <__udivmoddi4+0x2ca>
 80003e6:	3b02      	subs	r3, #2
 80003e8:	443c      	add	r4, r7
 80003ea:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003ee:	eba4 040c 	sub.w	r4, r4, ip
 80003f2:	fba0 ec02 	umull	lr, ip, r0, r2
 80003f6:	4564      	cmp	r4, ip
 80003f8:	4673      	mov	r3, lr
 80003fa:	46e1      	mov	r9, ip
 80003fc:	d362      	bcc.n	80004c4 <__udivmoddi4+0x2a8>
 80003fe:	d05f      	beq.n	80004c0 <__udivmoddi4+0x2a4>
 8000400:	b15d      	cbz	r5, 800041a <__udivmoddi4+0x1fe>
 8000402:	ebb8 0203 	subs.w	r2, r8, r3
 8000406:	eb64 0409 	sbc.w	r4, r4, r9
 800040a:	fa04 f606 	lsl.w	r6, r4, r6
 800040e:	fa22 f301 	lsr.w	r3, r2, r1
 8000412:	431e      	orrs	r6, r3
 8000414:	40cc      	lsrs	r4, r1
 8000416:	e9c5 6400 	strd	r6, r4, [r5]
 800041a:	2100      	movs	r1, #0
 800041c:	e74f      	b.n	80002be <__udivmoddi4+0xa2>
 800041e:	fbb1 fcf2 	udiv	ip, r1, r2
 8000422:	0c01      	lsrs	r1, r0, #16
 8000424:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000428:	b280      	uxth	r0, r0
 800042a:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800042e:	463b      	mov	r3, r7
 8000430:	4638      	mov	r0, r7
 8000432:	463c      	mov	r4, r7
 8000434:	46b8      	mov	r8, r7
 8000436:	46be      	mov	lr, r7
 8000438:	2620      	movs	r6, #32
 800043a:	fbb1 f1f7 	udiv	r1, r1, r7
 800043e:	eba2 0208 	sub.w	r2, r2, r8
 8000442:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000446:	e766      	b.n	8000316 <__udivmoddi4+0xfa>
 8000448:	4601      	mov	r1, r0
 800044a:	e718      	b.n	800027e <__udivmoddi4+0x62>
 800044c:	4610      	mov	r0, r2
 800044e:	e72c      	b.n	80002aa <__udivmoddi4+0x8e>
 8000450:	f1c6 0220 	rsb	r2, r6, #32
 8000454:	fa2e f302 	lsr.w	r3, lr, r2
 8000458:	40b7      	lsls	r7, r6
 800045a:	40b1      	lsls	r1, r6
 800045c:	fa20 f202 	lsr.w	r2, r0, r2
 8000460:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000464:	430a      	orrs	r2, r1
 8000466:	fbb3 f8fe 	udiv	r8, r3, lr
 800046a:	b2bc      	uxth	r4, r7
 800046c:	fb0e 3318 	mls	r3, lr, r8, r3
 8000470:	0c11      	lsrs	r1, r2, #16
 8000472:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000476:	fb08 f904 	mul.w	r9, r8, r4
 800047a:	40b0      	lsls	r0, r6
 800047c:	4589      	cmp	r9, r1
 800047e:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000482:	b280      	uxth	r0, r0
 8000484:	d93e      	bls.n	8000504 <__udivmoddi4+0x2e8>
 8000486:	1879      	adds	r1, r7, r1
 8000488:	f108 3cff 	add.w	ip, r8, #4294967295
 800048c:	d201      	bcs.n	8000492 <__udivmoddi4+0x276>
 800048e:	4589      	cmp	r9, r1
 8000490:	d81f      	bhi.n	80004d2 <__udivmoddi4+0x2b6>
 8000492:	eba1 0109 	sub.w	r1, r1, r9
 8000496:	fbb1 f9fe 	udiv	r9, r1, lr
 800049a:	fb09 f804 	mul.w	r8, r9, r4
 800049e:	fb0e 1119 	mls	r1, lr, r9, r1
 80004a2:	b292      	uxth	r2, r2
 80004a4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004a8:	4542      	cmp	r2, r8
 80004aa:	d229      	bcs.n	8000500 <__udivmoddi4+0x2e4>
 80004ac:	18ba      	adds	r2, r7, r2
 80004ae:	f109 31ff 	add.w	r1, r9, #4294967295
 80004b2:	d2c4      	bcs.n	800043e <__udivmoddi4+0x222>
 80004b4:	4542      	cmp	r2, r8
 80004b6:	d2c2      	bcs.n	800043e <__udivmoddi4+0x222>
 80004b8:	f1a9 0102 	sub.w	r1, r9, #2
 80004bc:	443a      	add	r2, r7
 80004be:	e7be      	b.n	800043e <__udivmoddi4+0x222>
 80004c0:	45f0      	cmp	r8, lr
 80004c2:	d29d      	bcs.n	8000400 <__udivmoddi4+0x1e4>
 80004c4:	ebbe 0302 	subs.w	r3, lr, r2
 80004c8:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004cc:	3801      	subs	r0, #1
 80004ce:	46e1      	mov	r9, ip
 80004d0:	e796      	b.n	8000400 <__udivmoddi4+0x1e4>
 80004d2:	eba7 0909 	sub.w	r9, r7, r9
 80004d6:	4449      	add	r1, r9
 80004d8:	f1a8 0c02 	sub.w	ip, r8, #2
 80004dc:	fbb1 f9fe 	udiv	r9, r1, lr
 80004e0:	fb09 f804 	mul.w	r8, r9, r4
 80004e4:	e7db      	b.n	800049e <__udivmoddi4+0x282>
 80004e6:	4673      	mov	r3, lr
 80004e8:	e77f      	b.n	80003ea <__udivmoddi4+0x1ce>
 80004ea:	4650      	mov	r0, sl
 80004ec:	e766      	b.n	80003bc <__udivmoddi4+0x1a0>
 80004ee:	4608      	mov	r0, r1
 80004f0:	e6fd      	b.n	80002ee <__udivmoddi4+0xd2>
 80004f2:	443b      	add	r3, r7
 80004f4:	3a02      	subs	r2, #2
 80004f6:	e733      	b.n	8000360 <__udivmoddi4+0x144>
 80004f8:	f1ac 0c02 	sub.w	ip, ip, #2
 80004fc:	443b      	add	r3, r7
 80004fe:	e71c      	b.n	800033a <__udivmoddi4+0x11e>
 8000500:	4649      	mov	r1, r9
 8000502:	e79c      	b.n	800043e <__udivmoddi4+0x222>
 8000504:	eba1 0109 	sub.w	r1, r1, r9
 8000508:	46c4      	mov	ip, r8
 800050a:	fbb1 f9fe 	udiv	r9, r1, lr
 800050e:	fb09 f804 	mul.w	r8, r9, r4
 8000512:	e7c4      	b.n	800049e <__udivmoddi4+0x282>

08000514 <__aeabi_idiv0>:
 8000514:	4770      	bx	lr
 8000516:	bf00      	nop

08000518 <Send_String>:
  * @brief  Send string via UART
  * @param  str: Pointer to string
  * @retval None
  */
void Send_String(char *str)
{
 8000518:	b580      	push	{r7, lr}
 800051a:	b082      	sub	sp, #8
 800051c:	af00      	add	r7, sp, #0
 800051e:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart2, (uint8_t *)str, strlen(str), HAL_MAX_DELAY);
 8000520:	6878      	ldr	r0, [r7, #4]
 8000522:	f7ff fe5b 	bl	80001dc <strlen>
 8000526:	4603      	mov	r3, r0
 8000528:	b29a      	uxth	r2, r3
 800052a:	f04f 33ff 	mov.w	r3, #4294967295
 800052e:	6879      	ldr	r1, [r7, #4]
 8000530:	4803      	ldr	r0, [pc, #12]	@ (8000540 <Send_String+0x28>)
 8000532:	f001 fe93 	bl	800225c <HAL_UART_Transmit>
}
 8000536:	bf00      	nop
 8000538:	3708      	adds	r7, #8
 800053a:	46bd      	mov	sp, r7
 800053c:	bd80      	pop	{r7, pc}
 800053e:	bf00      	nop
 8000540:	20000028 	.word	0x20000028

08000544 <Display_Menu>:
/**
  * @brief  Display menu options
  * @retval None
  */
void Display_Menu(void)
{
 8000544:	b580      	push	{r7, lr}
 8000546:	af00      	add	r7, sp, #0
    Send_String("\r\n");
 8000548:	4827      	ldr	r0, [pc, #156]	@ (80005e8 <Display_Menu+0xa4>)
 800054a:	f7ff ffe5 	bl	8000518 <Send_String>
    Send_String("╔══════════════════════════════════════════╗\r\n");
 800054e:	4827      	ldr	r0, [pc, #156]	@ (80005ec <Display_Menu+0xa8>)
 8000550:	f7ff ffe2 	bl	8000518 <Send_String>
    Send_String("║     LED CONTROL SYSTEM - STM32F4         ║\r\n");
 8000554:	4826      	ldr	r0, [pc, #152]	@ (80005f0 <Display_Menu+0xac>)
 8000556:	f7ff ffdf 	bl	8000518 <Send_String>
    Send_String("╠══════════════════════════════════════════╣\r\n");
 800055a:	4826      	ldr	r0, [pc, #152]	@ (80005f4 <Display_Menu+0xb0>)
 800055c:	f7ff ffdc 	bl	8000518 <Send_String>
    Send_String("║  SINGLE KEY COMMANDS:                    ║\r\n");
 8000560:	4825      	ldr	r0, [pc, #148]	@ (80005f8 <Display_Menu+0xb4>)
 8000562:	f7ff ffd9 	bl	8000518 <Send_String>
    Send_String("║  1 - Blink ALL LEDs                      ║\r\n");
 8000566:	4825      	ldr	r0, [pc, #148]	@ (80005fc <Display_Menu+0xb8>)
 8000568:	f7ff ffd6 	bl	8000518 <Send_String>
    Send_String("║  2 - Blink RED LED (PD14)                ║\r\n");
 800056c:	4824      	ldr	r0, [pc, #144]	@ (8000600 <Display_Menu+0xbc>)
 800056e:	f7ff ffd3 	bl	8000518 <Send_String>
    Send_String("║  3 - Blink GREEN LED (PD12)              ║\r\n");
 8000572:	4824      	ldr	r0, [pc, #144]	@ (8000604 <Display_Menu+0xc0>)
 8000574:	f7ff ffd0 	bl	8000518 <Send_String>
    Send_String("║  4 - Blink BLUE LED (PD15)               ║\r\n");
 8000578:	4823      	ldr	r0, [pc, #140]	@ (8000608 <Display_Menu+0xc4>)
 800057a:	f7ff ffcd 	bl	8000518 <Send_String>
    Send_String("║  5 - Blink ORANGE LED (PD13)             ║\r\n");
 800057e:	4823      	ldr	r0, [pc, #140]	@ (800060c <Display_Menu+0xc8>)
 8000580:	f7ff ffca 	bl	8000518 <Send_String>
    Send_String("║  6 - Running LED Pattern                 ║\r\n");
 8000584:	4822      	ldr	r0, [pc, #136]	@ (8000610 <Display_Menu+0xcc>)
 8000586:	f7ff ffc7 	bl	8000518 <Send_String>
    Send_String("║  7 - Alternate LEDs Pattern              ║\r\n");
 800058a:	4822      	ldr	r0, [pc, #136]	@ (8000614 <Display_Menu+0xd0>)
 800058c:	f7ff ffc4 	bl	8000518 <Send_String>
    Send_String("║  8 - Knight Rider Pattern                ║\r\n");
 8000590:	4821      	ldr	r0, [pc, #132]	@ (8000618 <Display_Menu+0xd4>)
 8000592:	f7ff ffc1 	bl	8000518 <Send_String>
    Send_String("║  9 - Binary Counter Pattern              ║\r\n");
 8000596:	4821      	ldr	r0, [pc, #132]	@ (800061c <Display_Menu+0xd8>)
 8000598:	f7ff ffbe 	bl	8000518 <Send_String>
    Send_String("║  0 - All LEDs OFF                        ║\r\n");
 800059c:	4820      	ldr	r0, [pc, #128]	@ (8000620 <Display_Menu+0xdc>)
 800059e:	f7ff ffbb 	bl	8000518 <Send_String>
    Send_String("╠══════════════════════════════════════════╣\r\n");
 80005a2:	4814      	ldr	r0, [pc, #80]	@ (80005f4 <Display_Menu+0xb0>)
 80005a4:	f7ff ffb8 	bl	8000518 <Send_String>
    Send_String("║  STRING COMMANDS (Press Enter):          ║\r\n");
 80005a8:	481e      	ldr	r0, [pc, #120]	@ (8000624 <Display_Menu+0xe0>)
 80005aa:	f7ff ffb5 	bl	8000518 <Send_String>
    Send_String("║  LED_ON     - Turn ALL LEDs ON           ║\r\n");
 80005ae:	481e      	ldr	r0, [pc, #120]	@ (8000628 <Display_Menu+0xe4>)
 80005b0:	f7ff ffb2 	bl	8000518 <Send_String>
    Send_String("║  LED_OFF    - Turn ALL LEDs OFF          ║\r\n");
 80005b4:	481d      	ldr	r0, [pc, #116]	@ (800062c <Display_Menu+0xe8>)
 80005b6:	f7ff ffaf 	bl	8000518 <Send_String>
    Send_String("║  LED_RED    - Toggle Red LED             ║\r\n");
 80005ba:	481d      	ldr	r0, [pc, #116]	@ (8000630 <Display_Menu+0xec>)
 80005bc:	f7ff ffac 	bl	8000518 <Send_String>
    Send_String("║  LED_GREEN  - Toggle Green LED           ║\r\n");
 80005c0:	481c      	ldr	r0, [pc, #112]	@ (8000634 <Display_Menu+0xf0>)
 80005c2:	f7ff ffa9 	bl	8000518 <Send_String>
    Send_String("║  LED_BLUE   - Toggle Blue LED            ║\r\n");
 80005c6:	481c      	ldr	r0, [pc, #112]	@ (8000638 <Display_Menu+0xf4>)
 80005c8:	f7ff ffa6 	bl	8000518 <Send_String>
    Send_String("║  LED_ORANGE - Toggle Orange LED          ║\r\n");
 80005cc:	481b      	ldr	r0, [pc, #108]	@ (800063c <Display_Menu+0xf8>)
 80005ce:	f7ff ffa3 	bl	8000518 <Send_String>
    Send_String("║  MENU       - Show this menu             ║\r\n");
 80005d2:	481b      	ldr	r0, [pc, #108]	@ (8000640 <Display_Menu+0xfc>)
 80005d4:	f7ff ffa0 	bl	8000518 <Send_String>
    Send_String("╚══════════════════════════════════════════╝\r\n");
 80005d8:	481a      	ldr	r0, [pc, #104]	@ (8000644 <Display_Menu+0x100>)
 80005da:	f7ff ff9d 	bl	8000518 <Send_String>
    Send_String("\r\nEnter command: ");
 80005de:	481a      	ldr	r0, [pc, #104]	@ (8000648 <Display_Menu+0x104>)
 80005e0:	f7ff ff9a 	bl	8000518 <Send_String>
}
 80005e4:	bf00      	nop
 80005e6:	bd80      	pop	{r7, pc}
 80005e8:	0800338c 	.word	0x0800338c
 80005ec:	08003390 	.word	0x08003390
 80005f0:	08003418 	.word	0x08003418
 80005f4:	0800344c 	.word	0x0800344c
 80005f8:	080034d4 	.word	0x080034d4
 80005fc:	08003508 	.word	0x08003508
 8000600:	0800353c 	.word	0x0800353c
 8000604:	08003570 	.word	0x08003570
 8000608:	080035a4 	.word	0x080035a4
 800060c:	080035d8 	.word	0x080035d8
 8000610:	0800360c 	.word	0x0800360c
 8000614:	08003640 	.word	0x08003640
 8000618:	08003674 	.word	0x08003674
 800061c:	080036a8 	.word	0x080036a8
 8000620:	080036dc 	.word	0x080036dc
 8000624:	08003710 	.word	0x08003710
 8000628:	08003744 	.word	0x08003744
 800062c:	08003778 	.word	0x08003778
 8000630:	080037ac 	.word	0x080037ac
 8000634:	080037e0 	.word	0x080037e0
 8000638:	08003814 	.word	0x08003814
 800063c:	08003848 	.word	0x08003848
 8000640:	0800387c 	.word	0x0800387c
 8000644:	080038b0 	.word	0x080038b0
 8000648:	08003938 	.word	0x08003938

0800064c <Blink_All_LEDs>:
  * @brief  Blink all LEDs
  * @param  count: Number of blink cycles
  * @retval None
  */
void Blink_All_LEDs(uint8_t count)
{
 800064c:	b580      	push	{r7, lr}
 800064e:	b084      	sub	sp, #16
 8000650:	af00      	add	r7, sp, #0
 8000652:	4603      	mov	r3, r0
 8000654:	71fb      	strb	r3, [r7, #7]
    Send_String("\r\n>> Blinking ALL LEDs...\r\n");
 8000656:	4813      	ldr	r0, [pc, #76]	@ (80006a4 <Blink_All_LEDs+0x58>)
 8000658:	f7ff ff5e 	bl	8000518 <Send_String>
    for (uint8_t i = 0; i < count; i++)
 800065c:	2300      	movs	r3, #0
 800065e:	73fb      	strb	r3, [r7, #15]
 8000660:	e014      	b.n	800068c <Blink_All_LEDs+0x40>
    {
        HAL_GPIO_WritePin(LED_PORT, LED_ALL_PINS, GPIO_PIN_SET);
 8000662:	2201      	movs	r2, #1
 8000664:	f44f 4170 	mov.w	r1, #61440	@ 0xf000
 8000668:	480f      	ldr	r0, [pc, #60]	@ (80006a8 <Blink_All_LEDs+0x5c>)
 800066a:	f001 f8d9 	bl	8001820 <HAL_GPIO_WritePin>
        HAL_Delay(BLINK_DELAY);
 800066e:	20c8      	movs	r0, #200	@ 0xc8
 8000670:	f000 fd7a 	bl	8001168 <HAL_Delay>
        HAL_GPIO_WritePin(LED_PORT, LED_ALL_PINS, GPIO_PIN_RESET);
 8000674:	2200      	movs	r2, #0
 8000676:	f44f 4170 	mov.w	r1, #61440	@ 0xf000
 800067a:	480b      	ldr	r0, [pc, #44]	@ (80006a8 <Blink_All_LEDs+0x5c>)
 800067c:	f001 f8d0 	bl	8001820 <HAL_GPIO_WritePin>
        HAL_Delay(BLINK_DELAY);
 8000680:	20c8      	movs	r0, #200	@ 0xc8
 8000682:	f000 fd71 	bl	8001168 <HAL_Delay>
    for (uint8_t i = 0; i < count; i++)
 8000686:	7bfb      	ldrb	r3, [r7, #15]
 8000688:	3301      	adds	r3, #1
 800068a:	73fb      	strb	r3, [r7, #15]
 800068c:	7bfa      	ldrb	r2, [r7, #15]
 800068e:	79fb      	ldrb	r3, [r7, #7]
 8000690:	429a      	cmp	r2, r3
 8000692:	d3e6      	bcc.n	8000662 <Blink_All_LEDs+0x16>
    }
    Send_String(">> Done!\r\n");
 8000694:	4805      	ldr	r0, [pc, #20]	@ (80006ac <Blink_All_LEDs+0x60>)
 8000696:	f7ff ff3f 	bl	8000518 <Send_String>
}
 800069a:	bf00      	nop
 800069c:	3710      	adds	r7, #16
 800069e:	46bd      	mov	sp, r7
 80006a0:	bd80      	pop	{r7, pc}
 80006a2:	bf00      	nop
 80006a4:	0800394c 	.word	0x0800394c
 80006a8:	40020c00 	.word	0x40020c00
 80006ac:	08003968 	.word	0x08003968

080006b0 <Blink_Single_LED>:
  * @param  pin: GPIO pin of LED
  * @param  count: Number of blink cycles
  * @retval None
  */
void Blink_Single_LED(uint16_t pin, uint8_t count)
{
 80006b0:	b580      	push	{r7, lr}
 80006b2:	b084      	sub	sp, #16
 80006b4:	af00      	add	r7, sp, #0
 80006b6:	4603      	mov	r3, r0
 80006b8:	460a      	mov	r2, r1
 80006ba:	80fb      	strh	r3, [r7, #6]
 80006bc:	4613      	mov	r3, r2
 80006be:	717b      	strb	r3, [r7, #5]
    for (uint8_t i = 0; i < count; i++)
 80006c0:	2300      	movs	r3, #0
 80006c2:	73fb      	strb	r3, [r7, #15]
 80006c4:	e014      	b.n	80006f0 <Blink_Single_LED+0x40>
    {
        HAL_GPIO_WritePin(LED_PORT, pin, GPIO_PIN_SET);
 80006c6:	88fb      	ldrh	r3, [r7, #6]
 80006c8:	2201      	movs	r2, #1
 80006ca:	4619      	mov	r1, r3
 80006cc:	480e      	ldr	r0, [pc, #56]	@ (8000708 <Blink_Single_LED+0x58>)
 80006ce:	f001 f8a7 	bl	8001820 <HAL_GPIO_WritePin>
        HAL_Delay(BLINK_DELAY);
 80006d2:	20c8      	movs	r0, #200	@ 0xc8
 80006d4:	f000 fd48 	bl	8001168 <HAL_Delay>
        HAL_GPIO_WritePin(LED_PORT, pin, GPIO_PIN_RESET);
 80006d8:	88fb      	ldrh	r3, [r7, #6]
 80006da:	2200      	movs	r2, #0
 80006dc:	4619      	mov	r1, r3
 80006de:	480a      	ldr	r0, [pc, #40]	@ (8000708 <Blink_Single_LED+0x58>)
 80006e0:	f001 f89e 	bl	8001820 <HAL_GPIO_WritePin>
        HAL_Delay(BLINK_DELAY);
 80006e4:	20c8      	movs	r0, #200	@ 0xc8
 80006e6:	f000 fd3f 	bl	8001168 <HAL_Delay>
    for (uint8_t i = 0; i < count; i++)
 80006ea:	7bfb      	ldrb	r3, [r7, #15]
 80006ec:	3301      	adds	r3, #1
 80006ee:	73fb      	strb	r3, [r7, #15]
 80006f0:	7bfa      	ldrb	r2, [r7, #15]
 80006f2:	797b      	ldrb	r3, [r7, #5]
 80006f4:	429a      	cmp	r2, r3
 80006f6:	d3e6      	bcc.n	80006c6 <Blink_Single_LED+0x16>
    }
    Send_String(">> Done!\r\n");
 80006f8:	4804      	ldr	r0, [pc, #16]	@ (800070c <Blink_Single_LED+0x5c>)
 80006fa:	f7ff ff0d 	bl	8000518 <Send_String>
}
 80006fe:	bf00      	nop
 8000700:	3710      	adds	r7, #16
 8000702:	46bd      	mov	sp, r7
 8000704:	bd80      	pop	{r7, pc}
 8000706:	bf00      	nop
 8000708:	40020c00 	.word	0x40020c00
 800070c:	08003968 	.word	0x08003968

08000710 <Running_LED_Pattern>:
  * @brief  Running LED pattern (circular)
  * @param  count: Number of complete cycles
  * @retval None
  */
void Running_LED_Pattern(uint8_t count)
{
 8000710:	b580      	push	{r7, lr}
 8000712:	b086      	sub	sp, #24
 8000714:	af00      	add	r7, sp, #0
 8000716:	4603      	mov	r3, r0
 8000718:	71fb      	strb	r3, [r7, #7]
    uint16_t leds[] = {LED_GREEN_PIN, LED_ORANGE_PIN, LED_RED_PIN, LED_BLUE_PIN};
 800071a:	4a1b      	ldr	r2, [pc, #108]	@ (8000788 <Running_LED_Pattern+0x78>)
 800071c:	f107 030c 	add.w	r3, r7, #12
 8000720:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000724:	e883 0003 	stmia.w	r3, {r0, r1}

    Send_String("\r\n>> Running LED Pattern...\r\n");
 8000728:	4818      	ldr	r0, [pc, #96]	@ (800078c <Running_LED_Pattern+0x7c>)
 800072a:	f7ff fef5 	bl	8000518 <Send_String>

    for (uint8_t cycle = 0; cycle < count; cycle++)
 800072e:	2300      	movs	r3, #0
 8000730:	75fb      	strb	r3, [r7, #23]
 8000732:	e01b      	b.n	800076c <Running_LED_Pattern+0x5c>
    {
        for (uint8_t i = 0; i < 4; i++)
 8000734:	2300      	movs	r3, #0
 8000736:	75bb      	strb	r3, [r7, #22]
 8000738:	e012      	b.n	8000760 <Running_LED_Pattern+0x50>
        {
            All_LEDs_OFF();
 800073a:	f000 f92d 	bl	8000998 <All_LEDs_OFF>
            HAL_GPIO_WritePin(LED_PORT, leds[i], GPIO_PIN_SET);
 800073e:	7dbb      	ldrb	r3, [r7, #22]
 8000740:	005b      	lsls	r3, r3, #1
 8000742:	3318      	adds	r3, #24
 8000744:	443b      	add	r3, r7
 8000746:	f833 3c0c 	ldrh.w	r3, [r3, #-12]
 800074a:	2201      	movs	r2, #1
 800074c:	4619      	mov	r1, r3
 800074e:	4810      	ldr	r0, [pc, #64]	@ (8000790 <Running_LED_Pattern+0x80>)
 8000750:	f001 f866 	bl	8001820 <HAL_GPIO_WritePin>
            HAL_Delay(BLINK_DELAY);
 8000754:	20c8      	movs	r0, #200	@ 0xc8
 8000756:	f000 fd07 	bl	8001168 <HAL_Delay>
        for (uint8_t i = 0; i < 4; i++)
 800075a:	7dbb      	ldrb	r3, [r7, #22]
 800075c:	3301      	adds	r3, #1
 800075e:	75bb      	strb	r3, [r7, #22]
 8000760:	7dbb      	ldrb	r3, [r7, #22]
 8000762:	2b03      	cmp	r3, #3
 8000764:	d9e9      	bls.n	800073a <Running_LED_Pattern+0x2a>
    for (uint8_t cycle = 0; cycle < count; cycle++)
 8000766:	7dfb      	ldrb	r3, [r7, #23]
 8000768:	3301      	adds	r3, #1
 800076a:	75fb      	strb	r3, [r7, #23]
 800076c:	7dfa      	ldrb	r2, [r7, #23]
 800076e:	79fb      	ldrb	r3, [r7, #7]
 8000770:	429a      	cmp	r2, r3
 8000772:	d3df      	bcc.n	8000734 <Running_LED_Pattern+0x24>
        }
    }
    All_LEDs_OFF();
 8000774:	f000 f910 	bl	8000998 <All_LEDs_OFF>
    Send_String(">> Done!\r\n");
 8000778:	4806      	ldr	r0, [pc, #24]	@ (8000794 <Running_LED_Pattern+0x84>)
 800077a:	f7ff fecd 	bl	8000518 <Send_String>
}
 800077e:	bf00      	nop
 8000780:	3718      	adds	r7, #24
 8000782:	46bd      	mov	sp, r7
 8000784:	bd80      	pop	{r7, pc}
 8000786:	bf00      	nop
 8000788:	08003994 	.word	0x08003994
 800078c:	08003974 	.word	0x08003974
 8000790:	40020c00 	.word	0x40020c00
 8000794:	08003968 	.word	0x08003968

08000798 <Alternate_LEDs_Pattern>:
  * @brief  Alternate LEDs pattern
  * @param  count: Number of cycles
  * @retval None
  */
void Alternate_LEDs_Pattern(uint8_t count)
{
 8000798:	b580      	push	{r7, lr}
 800079a:	b084      	sub	sp, #16
 800079c:	af00      	add	r7, sp, #0
 800079e:	4603      	mov	r3, r0
 80007a0:	71fb      	strb	r3, [r7, #7]
    Send_String("\r\n>> Alternate LEDs Pattern...\r\n");
 80007a2:	481b      	ldr	r0, [pc, #108]	@ (8000810 <Alternate_LEDs_Pattern+0x78>)
 80007a4:	f7ff feb8 	bl	8000518 <Send_String>

    for (uint8_t i = 0; i < count; i++)
 80007a8:	2300      	movs	r3, #0
 80007aa:	73fb      	strb	r3, [r7, #15]
 80007ac:	e022      	b.n	80007f4 <Alternate_LEDs_Pattern+0x5c>
    {
        /* Pattern 1: Green and Red ON */
        HAL_GPIO_WritePin(LED_PORT, LED_GREEN_PIN | LED_RED_PIN, GPIO_PIN_SET);
 80007ae:	2201      	movs	r2, #1
 80007b0:	f44f 41a0 	mov.w	r1, #20480	@ 0x5000
 80007b4:	4817      	ldr	r0, [pc, #92]	@ (8000814 <Alternate_LEDs_Pattern+0x7c>)
 80007b6:	f001 f833 	bl	8001820 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(LED_PORT, LED_ORANGE_PIN | LED_BLUE_PIN, GPIO_PIN_RESET);
 80007ba:	2200      	movs	r2, #0
 80007bc:	f44f 4120 	mov.w	r1, #40960	@ 0xa000
 80007c0:	4814      	ldr	r0, [pc, #80]	@ (8000814 <Alternate_LEDs_Pattern+0x7c>)
 80007c2:	f001 f82d 	bl	8001820 <HAL_GPIO_WritePin>
        HAL_Delay(BLINK_DELAY * 2);
 80007c6:	f44f 70c8 	mov.w	r0, #400	@ 0x190
 80007ca:	f000 fccd 	bl	8001168 <HAL_Delay>

        /* Pattern 2: Orange and Blue ON */
        HAL_GPIO_WritePin(LED_PORT, LED_GREEN_PIN | LED_RED_PIN, GPIO_PIN_RESET);
 80007ce:	2200      	movs	r2, #0
 80007d0:	f44f 41a0 	mov.w	r1, #20480	@ 0x5000
 80007d4:	480f      	ldr	r0, [pc, #60]	@ (8000814 <Alternate_LEDs_Pattern+0x7c>)
 80007d6:	f001 f823 	bl	8001820 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(LED_PORT, LED_ORANGE_PIN | LED_BLUE_PIN, GPIO_PIN_SET);
 80007da:	2201      	movs	r2, #1
 80007dc:	f44f 4120 	mov.w	r1, #40960	@ 0xa000
 80007e0:	480c      	ldr	r0, [pc, #48]	@ (8000814 <Alternate_LEDs_Pattern+0x7c>)
 80007e2:	f001 f81d 	bl	8001820 <HAL_GPIO_WritePin>
        HAL_Delay(BLINK_DELAY * 2);
 80007e6:	f44f 70c8 	mov.w	r0, #400	@ 0x190
 80007ea:	f000 fcbd 	bl	8001168 <HAL_Delay>
    for (uint8_t i = 0; i < count; i++)
 80007ee:	7bfb      	ldrb	r3, [r7, #15]
 80007f0:	3301      	adds	r3, #1
 80007f2:	73fb      	strb	r3, [r7, #15]
 80007f4:	7bfa      	ldrb	r2, [r7, #15]
 80007f6:	79fb      	ldrb	r3, [r7, #7]
 80007f8:	429a      	cmp	r2, r3
 80007fa:	d3d8      	bcc.n	80007ae <Alternate_LEDs_Pattern+0x16>
    }
    All_LEDs_OFF();
 80007fc:	f000 f8cc 	bl	8000998 <All_LEDs_OFF>
    Send_String(">> Done!\r\n");
 8000800:	4805      	ldr	r0, [pc, #20]	@ (8000818 <Alternate_LEDs_Pattern+0x80>)
 8000802:	f7ff fe89 	bl	8000518 <Send_String>
}
 8000806:	bf00      	nop
 8000808:	3710      	adds	r7, #16
 800080a:	46bd      	mov	sp, r7
 800080c:	bd80      	pop	{r7, pc}
 800080e:	bf00      	nop
 8000810:	0800399c 	.word	0x0800399c
 8000814:	40020c00 	.word	0x40020c00
 8000818:	08003968 	.word	0x08003968

0800081c <Knight_Rider_Pattern>:
  * @brief  Knight Rider pattern (back and forth)
  * @param  count: Number of complete cycles
  * @retval None
  */
void Knight_Rider_Pattern(uint8_t count)
{
 800081c:	b580      	push	{r7, lr}
 800081e:	b086      	sub	sp, #24
 8000820:	af00      	add	r7, sp, #0
 8000822:	4603      	mov	r3, r0
 8000824:	71fb      	strb	r3, [r7, #7]
    uint16_t leds[] = {LED_GREEN_PIN, LED_ORANGE_PIN, LED_RED_PIN, LED_BLUE_PIN};
 8000826:	4a2a      	ldr	r2, [pc, #168]	@ (80008d0 <Knight_Rider_Pattern+0xb4>)
 8000828:	f107 030c 	add.w	r3, r7, #12
 800082c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000830:	e883 0003 	stmia.w	r3, {r0, r1}

    Send_String("\r\n>> Knight Rider Pattern...\r\n");
 8000834:	4827      	ldr	r0, [pc, #156]	@ (80008d4 <Knight_Rider_Pattern+0xb8>)
 8000836:	f7ff fe6f 	bl	8000518 <Send_String>

    for (uint8_t cycle = 0; cycle < count; cycle++)
 800083a:	2300      	movs	r3, #0
 800083c:	75fb      	strb	r3, [r7, #23]
 800083e:	e039      	b.n	80008b4 <Knight_Rider_Pattern+0x98>
    {
        /* Forward direction */
        for (uint8_t i = 0; i < 4; i++)
 8000840:	2300      	movs	r3, #0
 8000842:	75bb      	strb	r3, [r7, #22]
 8000844:	e012      	b.n	800086c <Knight_Rider_Pattern+0x50>
        {
            All_LEDs_OFF();
 8000846:	f000 f8a7 	bl	8000998 <All_LEDs_OFF>
            HAL_GPIO_WritePin(LED_PORT, leds[i], GPIO_PIN_SET);
 800084a:	7dbb      	ldrb	r3, [r7, #22]
 800084c:	005b      	lsls	r3, r3, #1
 800084e:	3318      	adds	r3, #24
 8000850:	443b      	add	r3, r7
 8000852:	f833 3c0c 	ldrh.w	r3, [r3, #-12]
 8000856:	2201      	movs	r2, #1
 8000858:	4619      	mov	r1, r3
 800085a:	481f      	ldr	r0, [pc, #124]	@ (80008d8 <Knight_Rider_Pattern+0xbc>)
 800085c:	f000 ffe0 	bl	8001820 <HAL_GPIO_WritePin>
            HAL_Delay(BLINK_DELAY);
 8000860:	20c8      	movs	r0, #200	@ 0xc8
 8000862:	f000 fc81 	bl	8001168 <HAL_Delay>
        for (uint8_t i = 0; i < 4; i++)
 8000866:	7dbb      	ldrb	r3, [r7, #22]
 8000868:	3301      	adds	r3, #1
 800086a:	75bb      	strb	r3, [r7, #22]
 800086c:	7dbb      	ldrb	r3, [r7, #22]
 800086e:	2b03      	cmp	r3, #3
 8000870:	d9e9      	bls.n	8000846 <Knight_Rider_Pattern+0x2a>
        }

        /* Backward direction */
        for (int8_t i = 2; i >= 0; i--)
 8000872:	2302      	movs	r3, #2
 8000874:	757b      	strb	r3, [r7, #21]
 8000876:	e016      	b.n	80008a6 <Knight_Rider_Pattern+0x8a>
        {
            All_LEDs_OFF();
 8000878:	f000 f88e 	bl	8000998 <All_LEDs_OFF>
            HAL_GPIO_WritePin(LED_PORT, leds[i], GPIO_PIN_SET);
 800087c:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8000880:	005b      	lsls	r3, r3, #1
 8000882:	3318      	adds	r3, #24
 8000884:	443b      	add	r3, r7
 8000886:	f833 3c0c 	ldrh.w	r3, [r3, #-12]
 800088a:	2201      	movs	r2, #1
 800088c:	4619      	mov	r1, r3
 800088e:	4812      	ldr	r0, [pc, #72]	@ (80008d8 <Knight_Rider_Pattern+0xbc>)
 8000890:	f000 ffc6 	bl	8001820 <HAL_GPIO_WritePin>
            HAL_Delay(BLINK_DELAY);
 8000894:	20c8      	movs	r0, #200	@ 0xc8
 8000896:	f000 fc67 	bl	8001168 <HAL_Delay>
        for (int8_t i = 2; i >= 0; i--)
 800089a:	f997 3015 	ldrsb.w	r3, [r7, #21]
 800089e:	b2db      	uxtb	r3, r3
 80008a0:	3b01      	subs	r3, #1
 80008a2:	b2db      	uxtb	r3, r3
 80008a4:	757b      	strb	r3, [r7, #21]
 80008a6:	f997 3015 	ldrsb.w	r3, [r7, #21]
 80008aa:	2b00      	cmp	r3, #0
 80008ac:	dae4      	bge.n	8000878 <Knight_Rider_Pattern+0x5c>
    for (uint8_t cycle = 0; cycle < count; cycle++)
 80008ae:	7dfb      	ldrb	r3, [r7, #23]
 80008b0:	3301      	adds	r3, #1
 80008b2:	75fb      	strb	r3, [r7, #23]
 80008b4:	7dfa      	ldrb	r2, [r7, #23]
 80008b6:	79fb      	ldrb	r3, [r7, #7]
 80008b8:	429a      	cmp	r2, r3
 80008ba:	d3c1      	bcc.n	8000840 <Knight_Rider_Pattern+0x24>
        }
    }
    All_LEDs_OFF();
 80008bc:	f000 f86c 	bl	8000998 <All_LEDs_OFF>
    Send_String(">> Done!\r\n");
 80008c0:	4806      	ldr	r0, [pc, #24]	@ (80008dc <Knight_Rider_Pattern+0xc0>)
 80008c2:	f7ff fe29 	bl	8000518 <Send_String>
}
 80008c6:	bf00      	nop
 80008c8:	3718      	adds	r7, #24
 80008ca:	46bd      	mov	sp, r7
 80008cc:	bd80      	pop	{r7, pc}
 80008ce:	bf00      	nop
 80008d0:	08003994 	.word	0x08003994
 80008d4:	080039c0 	.word	0x080039c0
 80008d8:	40020c00 	.word	0x40020c00
 80008dc:	08003968 	.word	0x08003968

080008e0 <Binary_Count_Pattern>:
/**
  * @brief  Binary counter pattern (0-15)
  * @retval None
  */
void Binary_Count_Pattern(void)
{
 80008e0:	b580      	push	{r7, lr}
 80008e2:	b082      	sub	sp, #8
 80008e4:	af00      	add	r7, sp, #0
    Send_String("\r\n>> Binary Counter Pattern (0-15)...\r\n");
 80008e6:	4823      	ldr	r0, [pc, #140]	@ (8000974 <Binary_Count_Pattern+0x94>)
 80008e8:	f7ff fe16 	bl	8000518 <Send_String>

    for (uint8_t i = 0; i <= 15; i++)
 80008ec:	2300      	movs	r3, #0
 80008ee:	71fb      	strb	r3, [r7, #7]
 80008f0:	e034      	b.n	800095c <Binary_Count_Pattern+0x7c>
    {
        /* Display binary value on LEDs */
        HAL_GPIO_WritePin(LED_PORT, LED_GREEN_PIN, (i & 0x01) ? GPIO_PIN_SET : GPIO_PIN_RESET);  // Bit 0
 80008f2:	79fb      	ldrb	r3, [r7, #7]
 80008f4:	f003 0301 	and.w	r3, r3, #1
 80008f8:	b2db      	uxtb	r3, r3
 80008fa:	461a      	mov	r2, r3
 80008fc:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000900:	481d      	ldr	r0, [pc, #116]	@ (8000978 <Binary_Count_Pattern+0x98>)
 8000902:	f000 ff8d 	bl	8001820 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(LED_PORT, LED_ORANGE_PIN, (i & 0x02) ? GPIO_PIN_SET : GPIO_PIN_RESET); // Bit 1
 8000906:	79fb      	ldrb	r3, [r7, #7]
 8000908:	105b      	asrs	r3, r3, #1
 800090a:	b2db      	uxtb	r3, r3
 800090c:	f003 0301 	and.w	r3, r3, #1
 8000910:	b2db      	uxtb	r3, r3
 8000912:	461a      	mov	r2, r3
 8000914:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000918:	4817      	ldr	r0, [pc, #92]	@ (8000978 <Binary_Count_Pattern+0x98>)
 800091a:	f000 ff81 	bl	8001820 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(LED_PORT, LED_RED_PIN, (i & 0x04) ? GPIO_PIN_SET : GPIO_PIN_RESET);    // Bit 2
 800091e:	79fb      	ldrb	r3, [r7, #7]
 8000920:	109b      	asrs	r3, r3, #2
 8000922:	b2db      	uxtb	r3, r3
 8000924:	f003 0301 	and.w	r3, r3, #1
 8000928:	b2db      	uxtb	r3, r3
 800092a:	461a      	mov	r2, r3
 800092c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000930:	4811      	ldr	r0, [pc, #68]	@ (8000978 <Binary_Count_Pattern+0x98>)
 8000932:	f000 ff75 	bl	8001820 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(LED_PORT, LED_BLUE_PIN, (i & 0x08) ? GPIO_PIN_SET : GPIO_PIN_RESET);   // Bit 3
 8000936:	79fb      	ldrb	r3, [r7, #7]
 8000938:	10db      	asrs	r3, r3, #3
 800093a:	b2db      	uxtb	r3, r3
 800093c:	f003 0301 	and.w	r3, r3, #1
 8000940:	b2db      	uxtb	r3, r3
 8000942:	461a      	mov	r2, r3
 8000944:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000948:	480b      	ldr	r0, [pc, #44]	@ (8000978 <Binary_Count_Pattern+0x98>)
 800094a:	f000 ff69 	bl	8001820 <HAL_GPIO_WritePin>

        HAL_Delay(BLINK_DELAY * 3);
 800094e:	f44f 7016 	mov.w	r0, #600	@ 0x258
 8000952:	f000 fc09 	bl	8001168 <HAL_Delay>
    for (uint8_t i = 0; i <= 15; i++)
 8000956:	79fb      	ldrb	r3, [r7, #7]
 8000958:	3301      	adds	r3, #1
 800095a:	71fb      	strb	r3, [r7, #7]
 800095c:	79fb      	ldrb	r3, [r7, #7]
 800095e:	2b0f      	cmp	r3, #15
 8000960:	d9c7      	bls.n	80008f2 <Binary_Count_Pattern+0x12>
    }
    All_LEDs_OFF();
 8000962:	f000 f819 	bl	8000998 <All_LEDs_OFF>
    Send_String(">> Done!\r\n");
 8000966:	4805      	ldr	r0, [pc, #20]	@ (800097c <Binary_Count_Pattern+0x9c>)
 8000968:	f7ff fdd6 	bl	8000518 <Send_String>
}
 800096c:	bf00      	nop
 800096e:	3708      	adds	r7, #8
 8000970:	46bd      	mov	sp, r7
 8000972:	bd80      	pop	{r7, pc}
 8000974:	080039e0 	.word	0x080039e0
 8000978:	40020c00 	.word	0x40020c00
 800097c:	08003968 	.word	0x08003968

08000980 <All_LEDs_ON>:
/**
  * @brief  Turn all LEDs ON
  * @retval None
  */
void All_LEDs_ON(void)
{
 8000980:	b580      	push	{r7, lr}
 8000982:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(LED_PORT, LED_ALL_PINS, GPIO_PIN_SET);
 8000984:	2201      	movs	r2, #1
 8000986:	f44f 4170 	mov.w	r1, #61440	@ 0xf000
 800098a:	4802      	ldr	r0, [pc, #8]	@ (8000994 <All_LEDs_ON+0x14>)
 800098c:	f000 ff48 	bl	8001820 <HAL_GPIO_WritePin>
}
 8000990:	bf00      	nop
 8000992:	bd80      	pop	{r7, pc}
 8000994:	40020c00 	.word	0x40020c00

08000998 <All_LEDs_OFF>:
/**
  * @brief  Turn all LEDs OFF
  * @retval None
  */
void All_LEDs_OFF(void)
{
 8000998:	b580      	push	{r7, lr}
 800099a:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(LED_PORT, LED_ALL_PINS, GPIO_PIN_RESET);
 800099c:	2200      	movs	r2, #0
 800099e:	f44f 4170 	mov.w	r1, #61440	@ 0xf000
 80009a2:	4802      	ldr	r0, [pc, #8]	@ (80009ac <All_LEDs_OFF+0x14>)
 80009a4:	f000 ff3c 	bl	8001820 <HAL_GPIO_WritePin>
}
 80009a8:	bf00      	nop
 80009aa:	bd80      	pop	{r7, pc}
 80009ac:	40020c00 	.word	0x40020c00

080009b0 <Process_Single_Key>:
  * @brief  Process single character command (immediate action)
  * @param  cmd: Single character command
  * @retval None
  */
void Process_Single_Key(uint8_t cmd)
{
 80009b0:	b580      	push	{r7, lr}
 80009b2:	b082      	sub	sp, #8
 80009b4:	af00      	add	r7, sp, #0
 80009b6:	4603      	mov	r3, r0
 80009b8:	71fb      	strb	r3, [r7, #7]
    switch (cmd)
 80009ba:	79fb      	ldrb	r3, [r7, #7]
 80009bc:	3b30      	subs	r3, #48	@ 0x30
 80009be:	2b09      	cmp	r3, #9
 80009c0:	d853      	bhi.n	8000a6a <Process_Single_Key+0xba>
 80009c2:	a201      	add	r2, pc, #4	@ (adr r2, 80009c8 <Process_Single_Key+0x18>)
 80009c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80009c8:	08000a5f 	.word	0x08000a5f
 80009cc:	080009f1 	.word	0x080009f1
 80009d0:	080009f9 	.word	0x080009f9
 80009d4:	08000a0b 	.word	0x08000a0b
 80009d8:	08000a1d 	.word	0x08000a1d
 80009dc:	08000a2f 	.word	0x08000a2f
 80009e0:	08000a41 	.word	0x08000a41
 80009e4:	08000a49 	.word	0x08000a49
 80009e8:	08000a51 	.word	0x08000a51
 80009ec:	08000a59 	.word	0x08000a59
    {
        case '1':
            Blink_All_LEDs(5);
 80009f0:	2005      	movs	r0, #5
 80009f2:	f7ff fe2b 	bl	800064c <Blink_All_LEDs>
            break;
 80009f6:	e039      	b.n	8000a6c <Process_Single_Key+0xbc>

        case '2':
            Send_String("\r\n>> Blinking RED LED...\r\n");
 80009f8:	481e      	ldr	r0, [pc, #120]	@ (8000a74 <Process_Single_Key+0xc4>)
 80009fa:	f7ff fd8d 	bl	8000518 <Send_String>
            Blink_Single_LED(LED_RED_PIN, 5);
 80009fe:	2105      	movs	r1, #5
 8000a00:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8000a04:	f7ff fe54 	bl	80006b0 <Blink_Single_LED>
            break;
 8000a08:	e030      	b.n	8000a6c <Process_Single_Key+0xbc>

        case '3':
            Send_String("\r\n>> Blinking GREEN LED...\r\n");
 8000a0a:	481b      	ldr	r0, [pc, #108]	@ (8000a78 <Process_Single_Key+0xc8>)
 8000a0c:	f7ff fd84 	bl	8000518 <Send_String>
            Blink_Single_LED(LED_GREEN_PIN, 5);
 8000a10:	2105      	movs	r1, #5
 8000a12:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8000a16:	f7ff fe4b 	bl	80006b0 <Blink_Single_LED>
            break;
 8000a1a:	e027      	b.n	8000a6c <Process_Single_Key+0xbc>

        case '4':
            Send_String("\r\n>> Blinking BLUE LED...\r\n");
 8000a1c:	4817      	ldr	r0, [pc, #92]	@ (8000a7c <Process_Single_Key+0xcc>)
 8000a1e:	f7ff fd7b 	bl	8000518 <Send_String>
            Blink_Single_LED(LED_BLUE_PIN, 5);
 8000a22:	2105      	movs	r1, #5
 8000a24:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8000a28:	f7ff fe42 	bl	80006b0 <Blink_Single_LED>
            break;
 8000a2c:	e01e      	b.n	8000a6c <Process_Single_Key+0xbc>

        case '5':
            Send_String("\r\n>> Blinking ORANGE LED...\r\n");
 8000a2e:	4814      	ldr	r0, [pc, #80]	@ (8000a80 <Process_Single_Key+0xd0>)
 8000a30:	f7ff fd72 	bl	8000518 <Send_String>
            Blink_Single_LED(LED_ORANGE_PIN, 5);
 8000a34:	2105      	movs	r1, #5
 8000a36:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8000a3a:	f7ff fe39 	bl	80006b0 <Blink_Single_LED>
            break;
 8000a3e:	e015      	b.n	8000a6c <Process_Single_Key+0xbc>

        case '6':
            Running_LED_Pattern(3);
 8000a40:	2003      	movs	r0, #3
 8000a42:	f7ff fe65 	bl	8000710 <Running_LED_Pattern>
            break;
 8000a46:	e011      	b.n	8000a6c <Process_Single_Key+0xbc>

        case '7':
            Alternate_LEDs_Pattern(5);
 8000a48:	2005      	movs	r0, #5
 8000a4a:	f7ff fea5 	bl	8000798 <Alternate_LEDs_Pattern>
            break;
 8000a4e:	e00d      	b.n	8000a6c <Process_Single_Key+0xbc>

        case '8':
            Knight_Rider_Pattern(3);
 8000a50:	2003      	movs	r0, #3
 8000a52:	f7ff fee3 	bl	800081c <Knight_Rider_Pattern>
            break;
 8000a56:	e009      	b.n	8000a6c <Process_Single_Key+0xbc>

        case '9':
            Binary_Count_Pattern();
 8000a58:	f7ff ff42 	bl	80008e0 <Binary_Count_Pattern>
            break;
 8000a5c:	e006      	b.n	8000a6c <Process_Single_Key+0xbc>

        case '0':
            All_LEDs_OFF();
 8000a5e:	f7ff ff9b 	bl	8000998 <All_LEDs_OFF>
            Send_String("\r\n>> All LEDs OFF\r\n");
 8000a62:	4808      	ldr	r0, [pc, #32]	@ (8000a84 <Process_Single_Key+0xd4>)
 8000a64:	f7ff fd58 	bl	8000518 <Send_String>
            break;
 8000a68:	e000      	b.n	8000a6c <Process_Single_Key+0xbc>

        default:
            /* Not a single key command, ignore */
            break;
 8000a6a:	bf00      	nop
    }
}
 8000a6c:	bf00      	nop
 8000a6e:	3708      	adds	r7, #8
 8000a70:	46bd      	mov	sp, r7
 8000a72:	bd80      	pop	{r7, pc}
 8000a74:	08003a08 	.word	0x08003a08
 8000a78:	08003a24 	.word	0x08003a24
 8000a7c:	08003a44 	.word	0x08003a44
 8000a80:	08003a60 	.word	0x08003a60
 8000a84:	08003a80 	.word	0x08003a80

08000a88 <Process_Command>:
  * @brief  Process string command (requires Enter)
  * @param  cmd: Pointer to command string
  * @retval None
  */
void Process_Command(char *cmd)
{
 8000a88:	b580      	push	{r7, lr}
 8000a8a:	b090      	sub	sp, #64	@ 0x40
 8000a8c:	af00      	add	r7, sp, #0
 8000a8e:	6078      	str	r0, [r7, #4]
    char response[50];

    /* Show received command */
    Send_String("\r\nReceived: ");
 8000a90:	485a      	ldr	r0, [pc, #360]	@ (8000bfc <Process_Command+0x174>)
 8000a92:	f7ff fd41 	bl	8000518 <Send_String>
    Send_String(cmd);
 8000a96:	6878      	ldr	r0, [r7, #4]
 8000a98:	f7ff fd3e 	bl	8000518 <Send_String>

    if (strcmp(cmd, "LED_ON") == 0)
 8000a9c:	4958      	ldr	r1, [pc, #352]	@ (8000c00 <Process_Command+0x178>)
 8000a9e:	6878      	ldr	r0, [r7, #4]
 8000aa0:	f7ff fb92 	bl	80001c8 <strcmp>
 8000aa4:	4603      	mov	r3, r0
 8000aa6:	2b00      	cmp	r3, #0
 8000aa8:	d105      	bne.n	8000ab6 <Process_Command+0x2e>
    {
        All_LEDs_ON();
 8000aaa:	f7ff ff69 	bl	8000980 <All_LEDs_ON>
        Send_String("\r\n>> All LEDs turned ON\r\n");
 8000aae:	4855      	ldr	r0, [pc, #340]	@ (8000c04 <Process_Command+0x17c>)
 8000ab0:	f7ff fd32 	bl	8000518 <Send_String>
 8000ab4:	e09b      	b.n	8000bee <Process_Command+0x166>
    }
    else if (strcmp(cmd, "LED_OFF") == 0)
 8000ab6:	4954      	ldr	r1, [pc, #336]	@ (8000c08 <Process_Command+0x180>)
 8000ab8:	6878      	ldr	r0, [r7, #4]
 8000aba:	f7ff fb85 	bl	80001c8 <strcmp>
 8000abe:	4603      	mov	r3, r0
 8000ac0:	2b00      	cmp	r3, #0
 8000ac2:	d105      	bne.n	8000ad0 <Process_Command+0x48>
    {
        All_LEDs_OFF();
 8000ac4:	f7ff ff68 	bl	8000998 <All_LEDs_OFF>
        Send_String("\r\n>> All LEDs turned OFF\r\n");
 8000ac8:	4850      	ldr	r0, [pc, #320]	@ (8000c0c <Process_Command+0x184>)
 8000aca:	f7ff fd25 	bl	8000518 <Send_String>
 8000ace:	e08e      	b.n	8000bee <Process_Command+0x166>
    }
    else if (strcmp(cmd, "LED_RED") == 0)
 8000ad0:	494f      	ldr	r1, [pc, #316]	@ (8000c10 <Process_Command+0x188>)
 8000ad2:	6878      	ldr	r0, [r7, #4]
 8000ad4:	f7ff fb78 	bl	80001c8 <strcmp>
 8000ad8:	4603      	mov	r3, r0
 8000ada:	2b00      	cmp	r3, #0
 8000adc:	d108      	bne.n	8000af0 <Process_Command+0x68>
    {
        HAL_GPIO_TogglePin(LED_PORT, LED_RED_PIN);
 8000ade:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000ae2:	484c      	ldr	r0, [pc, #304]	@ (8000c14 <Process_Command+0x18c>)
 8000ae4:	f000 feb4 	bl	8001850 <HAL_GPIO_TogglePin>
        Send_String("\r\n>> Red LED Toggled\r\n");
 8000ae8:	484b      	ldr	r0, [pc, #300]	@ (8000c18 <Process_Command+0x190>)
 8000aea:	f7ff fd15 	bl	8000518 <Send_String>
 8000aee:	e07e      	b.n	8000bee <Process_Command+0x166>
    }
    else if (strcmp(cmd, "LED_GREEN") == 0)
 8000af0:	494a      	ldr	r1, [pc, #296]	@ (8000c1c <Process_Command+0x194>)
 8000af2:	6878      	ldr	r0, [r7, #4]
 8000af4:	f7ff fb68 	bl	80001c8 <strcmp>
 8000af8:	4603      	mov	r3, r0
 8000afa:	2b00      	cmp	r3, #0
 8000afc:	d108      	bne.n	8000b10 <Process_Command+0x88>
    {
        HAL_GPIO_TogglePin(LED_PORT, LED_GREEN_PIN);
 8000afe:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000b02:	4844      	ldr	r0, [pc, #272]	@ (8000c14 <Process_Command+0x18c>)
 8000b04:	f000 fea4 	bl	8001850 <HAL_GPIO_TogglePin>
        Send_String("\r\n>> Green LED Toggled\r\n");
 8000b08:	4845      	ldr	r0, [pc, #276]	@ (8000c20 <Process_Command+0x198>)
 8000b0a:	f7ff fd05 	bl	8000518 <Send_String>
 8000b0e:	e06e      	b.n	8000bee <Process_Command+0x166>
    }
    else if (strcmp(cmd, "LED_BLUE") == 0)
 8000b10:	4944      	ldr	r1, [pc, #272]	@ (8000c24 <Process_Command+0x19c>)
 8000b12:	6878      	ldr	r0, [r7, #4]
 8000b14:	f7ff fb58 	bl	80001c8 <strcmp>
 8000b18:	4603      	mov	r3, r0
 8000b1a:	2b00      	cmp	r3, #0
 8000b1c:	d108      	bne.n	8000b30 <Process_Command+0xa8>
    {
        HAL_GPIO_TogglePin(LED_PORT, LED_BLUE_PIN);
 8000b1e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000b22:	483c      	ldr	r0, [pc, #240]	@ (8000c14 <Process_Command+0x18c>)
 8000b24:	f000 fe94 	bl	8001850 <HAL_GPIO_TogglePin>
        Send_String("\r\n>> Blue LED Toggled\r\n");
 8000b28:	483f      	ldr	r0, [pc, #252]	@ (8000c28 <Process_Command+0x1a0>)
 8000b2a:	f7ff fcf5 	bl	8000518 <Send_String>
 8000b2e:	e05e      	b.n	8000bee <Process_Command+0x166>
    }
    else if (strcmp(cmd, "LED_ORANGE") == 0)
 8000b30:	493e      	ldr	r1, [pc, #248]	@ (8000c2c <Process_Command+0x1a4>)
 8000b32:	6878      	ldr	r0, [r7, #4]
 8000b34:	f7ff fb48 	bl	80001c8 <strcmp>
 8000b38:	4603      	mov	r3, r0
 8000b3a:	2b00      	cmp	r3, #0
 8000b3c:	d108      	bne.n	8000b50 <Process_Command+0xc8>
    {
        HAL_GPIO_TogglePin(LED_PORT, LED_ORANGE_PIN);
 8000b3e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000b42:	4834      	ldr	r0, [pc, #208]	@ (8000c14 <Process_Command+0x18c>)
 8000b44:	f000 fe84 	bl	8001850 <HAL_GPIO_TogglePin>
        Send_String("\r\n>> Orange LED Toggled\r\n");
 8000b48:	4839      	ldr	r0, [pc, #228]	@ (8000c30 <Process_Command+0x1a8>)
 8000b4a:	f7ff fce5 	bl	8000518 <Send_String>
 8000b4e:	e04e      	b.n	8000bee <Process_Command+0x166>
    }
    else if (strcmp(cmd, "MENU") == 0)
 8000b50:	4938      	ldr	r1, [pc, #224]	@ (8000c34 <Process_Command+0x1ac>)
 8000b52:	6878      	ldr	r0, [r7, #4]
 8000b54:	f7ff fb38 	bl	80001c8 <strcmp>
 8000b58:	4603      	mov	r3, r0
 8000b5a:	2b00      	cmp	r3, #0
 8000b5c:	d102      	bne.n	8000b64 <Process_Command+0xdc>
    {
        Display_Menu();
 8000b5e:	f7ff fcf1 	bl	8000544 <Display_Menu>
 8000b62:	e044      	b.n	8000bee <Process_Command+0x166>
    }
    else if (strcmp(cmd, "BLINK_ALL") == 0)
 8000b64:	4934      	ldr	r1, [pc, #208]	@ (8000c38 <Process_Command+0x1b0>)
 8000b66:	6878      	ldr	r0, [r7, #4]
 8000b68:	f7ff fb2e 	bl	80001c8 <strcmp>
 8000b6c:	4603      	mov	r3, r0
 8000b6e:	2b00      	cmp	r3, #0
 8000b70:	d103      	bne.n	8000b7a <Process_Command+0xf2>
    {
        Blink_All_LEDs(10);
 8000b72:	200a      	movs	r0, #10
 8000b74:	f7ff fd6a 	bl	800064c <Blink_All_LEDs>
 8000b78:	e039      	b.n	8000bee <Process_Command+0x166>
    }
    else if (strcmp(cmd, "RUNNING") == 0)
 8000b7a:	4930      	ldr	r1, [pc, #192]	@ (8000c3c <Process_Command+0x1b4>)
 8000b7c:	6878      	ldr	r0, [r7, #4]
 8000b7e:	f7ff fb23 	bl	80001c8 <strcmp>
 8000b82:	4603      	mov	r3, r0
 8000b84:	2b00      	cmp	r3, #0
 8000b86:	d103      	bne.n	8000b90 <Process_Command+0x108>
    {
        Running_LED_Pattern(5);
 8000b88:	2005      	movs	r0, #5
 8000b8a:	f7ff fdc1 	bl	8000710 <Running_LED_Pattern>
 8000b8e:	e02e      	b.n	8000bee <Process_Command+0x166>
    }
    else if (strcmp(cmd, "KNIGHT") == 0)
 8000b90:	492b      	ldr	r1, [pc, #172]	@ (8000c40 <Process_Command+0x1b8>)
 8000b92:	6878      	ldr	r0, [r7, #4]
 8000b94:	f7ff fb18 	bl	80001c8 <strcmp>
 8000b98:	4603      	mov	r3, r0
 8000b9a:	2b00      	cmp	r3, #0
 8000b9c:	d103      	bne.n	8000ba6 <Process_Command+0x11e>
    {
        Knight_Rider_Pattern(5);
 8000b9e:	2005      	movs	r0, #5
 8000ba0:	f7ff fe3c 	bl	800081c <Knight_Rider_Pattern>
 8000ba4:	e023      	b.n	8000bee <Process_Command+0x166>
    }
    else if (strcmp(cmd, "BINARY") == 0)
 8000ba6:	4927      	ldr	r1, [pc, #156]	@ (8000c44 <Process_Command+0x1bc>)
 8000ba8:	6878      	ldr	r0, [r7, #4]
 8000baa:	f7ff fb0d 	bl	80001c8 <strcmp>
 8000bae:	4603      	mov	r3, r0
 8000bb0:	2b00      	cmp	r3, #0
 8000bb2:	d102      	bne.n	8000bba <Process_Command+0x132>
    {
        Binary_Count_Pattern();
 8000bb4:	f7ff fe94 	bl	80008e0 <Binary_Count_Pattern>
 8000bb8:	e019      	b.n	8000bee <Process_Command+0x166>
    }
    else if (strcmp(cmd, "ALTERNATE") == 0)
 8000bba:	4923      	ldr	r1, [pc, #140]	@ (8000c48 <Process_Command+0x1c0>)
 8000bbc:	6878      	ldr	r0, [r7, #4]
 8000bbe:	f7ff fb03 	bl	80001c8 <strcmp>
 8000bc2:	4603      	mov	r3, r0
 8000bc4:	2b00      	cmp	r3, #0
 8000bc6:	d103      	bne.n	8000bd0 <Process_Command+0x148>
    {
        Alternate_LEDs_Pattern(5);
 8000bc8:	2005      	movs	r0, #5
 8000bca:	f7ff fde5 	bl	8000798 <Alternate_LEDs_Pattern>
 8000bce:	e00e      	b.n	8000bee <Process_Command+0x166>
    }
    else if (strlen(cmd) == 1)
 8000bd0:	6878      	ldr	r0, [r7, #4]
 8000bd2:	f7ff fb03 	bl	80001dc <strlen>
 8000bd6:	4603      	mov	r3, r0
 8000bd8:	2b01      	cmp	r3, #1
 8000bda:	d105      	bne.n	8000be8 <Process_Command+0x160>
    {
        /* Single character entered with Enter - process as key command */
        Process_Single_Key(cmd[0]);
 8000bdc:	687b      	ldr	r3, [r7, #4]
 8000bde:	781b      	ldrb	r3, [r3, #0]
 8000be0:	4618      	mov	r0, r3
 8000be2:	f7ff fee5 	bl	80009b0 <Process_Single_Key>
 8000be6:	e002      	b.n	8000bee <Process_Command+0x166>
    }
    else
    {
        Send_String("\r\n>> Invalid Command! Type MENU for help.\r\n");
 8000be8:	4818      	ldr	r0, [pc, #96]	@ (8000c4c <Process_Command+0x1c4>)
 8000bea:	f7ff fc95 	bl	8000518 <Send_String>
    }

    Send_String("\r\nEnter command: ");
 8000bee:	4818      	ldr	r0, [pc, #96]	@ (8000c50 <Process_Command+0x1c8>)
 8000bf0:	f7ff fc92 	bl	8000518 <Send_String>
}
 8000bf4:	bf00      	nop
 8000bf6:	3740      	adds	r7, #64	@ 0x40
 8000bf8:	46bd      	mov	sp, r7
 8000bfa:	bd80      	pop	{r7, pc}
 8000bfc:	08003a94 	.word	0x08003a94
 8000c00:	08003aa4 	.word	0x08003aa4
 8000c04:	08003aac 	.word	0x08003aac
 8000c08:	08003ac8 	.word	0x08003ac8
 8000c0c:	08003ad0 	.word	0x08003ad0
 8000c10:	08003aec 	.word	0x08003aec
 8000c14:	40020c00 	.word	0x40020c00
 8000c18:	08003af4 	.word	0x08003af4
 8000c1c:	08003b0c 	.word	0x08003b0c
 8000c20:	08003b18 	.word	0x08003b18
 8000c24:	08003b34 	.word	0x08003b34
 8000c28:	08003b40 	.word	0x08003b40
 8000c2c:	08003b58 	.word	0x08003b58
 8000c30:	08003b64 	.word	0x08003b64
 8000c34:	08003b80 	.word	0x08003b80
 8000c38:	08003b88 	.word	0x08003b88
 8000c3c:	08003b94 	.word	0x08003b94
 8000c40:	08003b9c 	.word	0x08003b9c
 8000c44:	08003ba4 	.word	0x08003ba4
 8000c48:	08003bac 	.word	0x08003bac
 8000c4c:	08003bb8 	.word	0x08003bb8
 8000c50:	08003938 	.word	0x08003938

08000c54 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000c54:	b580      	push	{r7, lr}
 8000c56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/
  HAL_Init();
 8000c58:	f000 fa18 	bl	800108c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000c5c:	f000 f85a 	bl	8000d14 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000c60:	f000 f8ec 	bl	8000e3c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000c64:	f000 f8c0 	bl	8000de8 <MX_USART2_UART_Init>

  /* USER CODE BEGIN 2 */
  /* Display welcome menu */
  Display_Menu();
 8000c68:	f7ff fc6c 	bl	8000544 <Display_Menu>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* Receive one character using polling mode */
    HAL_UART_Receive(&huart2, &rx_byte, 1, HAL_MAX_DELAY);
 8000c6c:	f04f 33ff 	mov.w	r3, #4294967295
 8000c70:	2201      	movs	r2, #1
 8000c72:	4923      	ldr	r1, [pc, #140]	@ (8000d00 <main+0xac>)
 8000c74:	4823      	ldr	r0, [pc, #140]	@ (8000d04 <main+0xb0>)
 8000c76:	f001 fb7c 	bl	8002372 <HAL_UART_Receive>

    /* Check if ENTER key is pressed */
    if (rx_byte == '\r')
 8000c7a:	4b21      	ldr	r3, [pc, #132]	@ (8000d00 <main+0xac>)
 8000c7c:	781b      	ldrb	r3, [r3, #0]
 8000c7e:	2b0d      	cmp	r3, #13
 8000c80:	d10c      	bne.n	8000c9c <main+0x48>
    {
      /* Terminate string with null character */
      rx_buffer[rx_index] = '\0';
 8000c82:	4b21      	ldr	r3, [pc, #132]	@ (8000d08 <main+0xb4>)
 8000c84:	881b      	ldrh	r3, [r3, #0]
 8000c86:	461a      	mov	r2, r3
 8000c88:	4b20      	ldr	r3, [pc, #128]	@ (8000d0c <main+0xb8>)
 8000c8a:	2100      	movs	r1, #0
 8000c8c:	5499      	strb	r1, [r3, r2]

      /* Process the command string */
      Process_Command(rx_buffer);
 8000c8e:	481f      	ldr	r0, [pc, #124]	@ (8000d0c <main+0xb8>)
 8000c90:	f7ff fefa 	bl	8000a88 <Process_Command>

      /* Reset buffer index for next command */
      rx_index = 0;
 8000c94:	4b1c      	ldr	r3, [pc, #112]	@ (8000d08 <main+0xb4>)
 8000c96:	2200      	movs	r2, #0
 8000c98:	801a      	strh	r2, [r3, #0]
 8000c9a:	e7e7      	b.n	8000c6c <main+0x18>
    }
    else if (rx_byte >= '0' && rx_byte <= '9')
 8000c9c:	4b18      	ldr	r3, [pc, #96]	@ (8000d00 <main+0xac>)
 8000c9e:	781b      	ldrb	r3, [r3, #0]
 8000ca0:	2b2f      	cmp	r3, #47	@ 0x2f
 8000ca2:	d916      	bls.n	8000cd2 <main+0x7e>
 8000ca4:	4b16      	ldr	r3, [pc, #88]	@ (8000d00 <main+0xac>)
 8000ca6:	781b      	ldrb	r3, [r3, #0]
 8000ca8:	2b39      	cmp	r3, #57	@ 0x39
 8000caa:	d812      	bhi.n	8000cd2 <main+0x7e>
    {
      /* Immediate single key command (numbers 0-9) */
      /* Echo the key */
      HAL_UART_Transmit(&huart2, &rx_byte, 1, HAL_MAX_DELAY);
 8000cac:	f04f 33ff 	mov.w	r3, #4294967295
 8000cb0:	2201      	movs	r2, #1
 8000cb2:	4913      	ldr	r1, [pc, #76]	@ (8000d00 <main+0xac>)
 8000cb4:	4813      	ldr	r0, [pc, #76]	@ (8000d04 <main+0xb0>)
 8000cb6:	f001 fad1 	bl	800225c <HAL_UART_Transmit>

      /* Process immediately without waiting for Enter */
      Process_Single_Key(rx_byte);
 8000cba:	4b11      	ldr	r3, [pc, #68]	@ (8000d00 <main+0xac>)
 8000cbc:	781b      	ldrb	r3, [r3, #0]
 8000cbe:	4618      	mov	r0, r3
 8000cc0:	f7ff fe76 	bl	80009b0 <Process_Single_Key>

      Send_String("\r\nEnter command: ");
 8000cc4:	4812      	ldr	r0, [pc, #72]	@ (8000d10 <main+0xbc>)
 8000cc6:	f7ff fc27 	bl	8000518 <Send_String>

      /* Reset buffer */
      rx_index = 0;
 8000cca:	4b0f      	ldr	r3, [pc, #60]	@ (8000d08 <main+0xb4>)
 8000ccc:	2200      	movs	r2, #0
 8000cce:	801a      	strh	r2, [r3, #0]
 8000cd0:	e015      	b.n	8000cfe <main+0xaa>
    }
    else
    {
      /* Store character in buffer (with overflow protection) */
      if (rx_index < MAX_LEN - 1)
 8000cd2:	4b0d      	ldr	r3, [pc, #52]	@ (8000d08 <main+0xb4>)
 8000cd4:	881b      	ldrh	r3, [r3, #0]
 8000cd6:	2b62      	cmp	r3, #98	@ 0x62
 8000cd8:	d80a      	bhi.n	8000cf0 <main+0x9c>
      {
        rx_buffer[rx_index++] = rx_byte;
 8000cda:	4b0b      	ldr	r3, [pc, #44]	@ (8000d08 <main+0xb4>)
 8000cdc:	881b      	ldrh	r3, [r3, #0]
 8000cde:	1c5a      	adds	r2, r3, #1
 8000ce0:	b291      	uxth	r1, r2
 8000ce2:	4a09      	ldr	r2, [pc, #36]	@ (8000d08 <main+0xb4>)
 8000ce4:	8011      	strh	r1, [r2, #0]
 8000ce6:	461a      	mov	r2, r3
 8000ce8:	4b05      	ldr	r3, [pc, #20]	@ (8000d00 <main+0xac>)
 8000cea:	7819      	ldrb	r1, [r3, #0]
 8000cec:	4b07      	ldr	r3, [pc, #28]	@ (8000d0c <main+0xb8>)
 8000cee:	5499      	strb	r1, [r3, r2]
      }

      /* Echo character back for user feedback */
      HAL_UART_Transmit(&huart2, &rx_byte, 1, HAL_MAX_DELAY);
 8000cf0:	f04f 33ff 	mov.w	r3, #4294967295
 8000cf4:	2201      	movs	r2, #1
 8000cf6:	4902      	ldr	r1, [pc, #8]	@ (8000d00 <main+0xac>)
 8000cf8:	4802      	ldr	r0, [pc, #8]	@ (8000d04 <main+0xb0>)
 8000cfa:	f001 faaf 	bl	800225c <HAL_UART_Transmit>
    HAL_UART_Receive(&huart2, &rx_byte, 1, HAL_MAX_DELAY);
 8000cfe:	e7b5      	b.n	8000c6c <main+0x18>
 8000d00:	20000070 	.word	0x20000070
 8000d04:	20000028 	.word	0x20000028
 8000d08:	200000d8 	.word	0x200000d8
 8000d0c:	20000074 	.word	0x20000074
 8000d10:	08003938 	.word	0x08003938

08000d14 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000d14:	b580      	push	{r7, lr}
 8000d16:	b094      	sub	sp, #80	@ 0x50
 8000d18:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000d1a:	f107 0320 	add.w	r3, r7, #32
 8000d1e:	2230      	movs	r2, #48	@ 0x30
 8000d20:	2100      	movs	r1, #0
 8000d22:	4618      	mov	r0, r3
 8000d24:	f002 fafa 	bl	800331c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000d28:	f107 030c 	add.w	r3, r7, #12
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	601a      	str	r2, [r3, #0]
 8000d30:	605a      	str	r2, [r3, #4]
 8000d32:	609a      	str	r2, [r3, #8]
 8000d34:	60da      	str	r2, [r3, #12]
 8000d36:	611a      	str	r2, [r3, #16]

  __HAL_RCC_PWR_CLK_ENABLE();
 8000d38:	2300      	movs	r3, #0
 8000d3a:	60bb      	str	r3, [r7, #8]
 8000d3c:	4b28      	ldr	r3, [pc, #160]	@ (8000de0 <SystemClock_Config+0xcc>)
 8000d3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d40:	4a27      	ldr	r2, [pc, #156]	@ (8000de0 <SystemClock_Config+0xcc>)
 8000d42:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000d46:	6413      	str	r3, [r2, #64]	@ 0x40
 8000d48:	4b25      	ldr	r3, [pc, #148]	@ (8000de0 <SystemClock_Config+0xcc>)
 8000d4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d4c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000d50:	60bb      	str	r3, [r7, #8]
 8000d52:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000d54:	2300      	movs	r3, #0
 8000d56:	607b      	str	r3, [r7, #4]
 8000d58:	4b22      	ldr	r3, [pc, #136]	@ (8000de4 <SystemClock_Config+0xd0>)
 8000d5a:	681b      	ldr	r3, [r3, #0]
 8000d5c:	4a21      	ldr	r2, [pc, #132]	@ (8000de4 <SystemClock_Config+0xd0>)
 8000d5e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000d62:	6013      	str	r3, [r2, #0]
 8000d64:	4b1f      	ldr	r3, [pc, #124]	@ (8000de4 <SystemClock_Config+0xd0>)
 8000d66:	681b      	ldr	r3, [r3, #0]
 8000d68:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000d6c:	607b      	str	r3, [r7, #4]
 8000d6e:	687b      	ldr	r3, [r7, #4]

  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000d70:	2302      	movs	r3, #2
 8000d72:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000d74:	2301      	movs	r3, #1
 8000d76:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000d78:	2310      	movs	r3, #16
 8000d7a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000d7c:	2302      	movs	r3, #2
 8000d7e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000d80:	2300      	movs	r3, #0
 8000d82:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000d84:	2308      	movs	r3, #8
 8000d86:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 50;
 8000d88:	2332      	movs	r3, #50	@ 0x32
 8000d8a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000d8c:	2302      	movs	r3, #2
 8000d8e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000d90:	2307      	movs	r3, #7
 8000d92:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000d94:	f107 0320 	add.w	r3, r7, #32
 8000d98:	4618      	mov	r0, r3
 8000d9a:	f000 fd73 	bl	8001884 <HAL_RCC_OscConfig>
 8000d9e:	4603      	mov	r3, r0
 8000da0:	2b00      	cmp	r3, #0
 8000da2:	d001      	beq.n	8000da8 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000da4:	f000 f88e 	bl	8000ec4 <Error_Handler>
  }

  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000da8:	230f      	movs	r3, #15
 8000daa:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000dac:	2302      	movs	r3, #2
 8000dae:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000db0:	2300      	movs	r3, #0
 8000db2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV8;
 8000db4:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8000db8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000dba:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000dbe:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000dc0:	f107 030c 	add.w	r3, r7, #12
 8000dc4:	2101      	movs	r1, #1
 8000dc6:	4618      	mov	r0, r3
 8000dc8:	f000 ffd4 	bl	8001d74 <HAL_RCC_ClockConfig>
 8000dcc:	4603      	mov	r3, r0
 8000dce:	2b00      	cmp	r3, #0
 8000dd0:	d001      	beq.n	8000dd6 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000dd2:	f000 f877 	bl	8000ec4 <Error_Handler>
  }
}
 8000dd6:	bf00      	nop
 8000dd8:	3750      	adds	r7, #80	@ 0x50
 8000dda:	46bd      	mov	sp, r7
 8000ddc:	bd80      	pop	{r7, pc}
 8000dde:	bf00      	nop
 8000de0:	40023800 	.word	0x40023800
 8000de4:	40007000 	.word	0x40007000

08000de8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000de8:	b580      	push	{r7, lr}
 8000dea:	af00      	add	r7, sp, #0
  huart2.Instance = USART2;
 8000dec:	4b11      	ldr	r3, [pc, #68]	@ (8000e34 <MX_USART2_UART_Init+0x4c>)
 8000dee:	4a12      	ldr	r2, [pc, #72]	@ (8000e38 <MX_USART2_UART_Init+0x50>)
 8000df0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8000df2:	4b10      	ldr	r3, [pc, #64]	@ (8000e34 <MX_USART2_UART_Init+0x4c>)
 8000df4:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8000df8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000dfa:	4b0e      	ldr	r3, [pc, #56]	@ (8000e34 <MX_USART2_UART_Init+0x4c>)
 8000dfc:	2200      	movs	r2, #0
 8000dfe:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000e00:	4b0c      	ldr	r3, [pc, #48]	@ (8000e34 <MX_USART2_UART_Init+0x4c>)
 8000e02:	2200      	movs	r2, #0
 8000e04:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000e06:	4b0b      	ldr	r3, [pc, #44]	@ (8000e34 <MX_USART2_UART_Init+0x4c>)
 8000e08:	2200      	movs	r2, #0
 8000e0a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000e0c:	4b09      	ldr	r3, [pc, #36]	@ (8000e34 <MX_USART2_UART_Init+0x4c>)
 8000e0e:	220c      	movs	r2, #12
 8000e10:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000e12:	4b08      	ldr	r3, [pc, #32]	@ (8000e34 <MX_USART2_UART_Init+0x4c>)
 8000e14:	2200      	movs	r2, #0
 8000e16:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000e18:	4b06      	ldr	r3, [pc, #24]	@ (8000e34 <MX_USART2_UART_Init+0x4c>)
 8000e1a:	2200      	movs	r2, #0
 8000e1c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000e1e:	4805      	ldr	r0, [pc, #20]	@ (8000e34 <MX_USART2_UART_Init+0x4c>)
 8000e20:	f001 f9cc 	bl	80021bc <HAL_UART_Init>
 8000e24:	4603      	mov	r3, r0
 8000e26:	2b00      	cmp	r3, #0
 8000e28:	d001      	beq.n	8000e2e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000e2a:	f000 f84b 	bl	8000ec4 <Error_Handler>
  }
}
 8000e2e:	bf00      	nop
 8000e30:	bd80      	pop	{r7, pc}
 8000e32:	bf00      	nop
 8000e34:	20000028 	.word	0x20000028
 8000e38:	40004400 	.word	0x40004400

08000e3c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000e3c:	b580      	push	{r7, lr}
 8000e3e:	b088      	sub	sp, #32
 8000e40:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e42:	f107 030c 	add.w	r3, r7, #12
 8000e46:	2200      	movs	r2, #0
 8000e48:	601a      	str	r2, [r3, #0]
 8000e4a:	605a      	str	r2, [r3, #4]
 8000e4c:	609a      	str	r2, [r3, #8]
 8000e4e:	60da      	str	r2, [r3, #12]
 8000e50:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e52:	2300      	movs	r3, #0
 8000e54:	60bb      	str	r3, [r7, #8]
 8000e56:	4b19      	ldr	r3, [pc, #100]	@ (8000ebc <MX_GPIO_Init+0x80>)
 8000e58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e5a:	4a18      	ldr	r2, [pc, #96]	@ (8000ebc <MX_GPIO_Init+0x80>)
 8000e5c:	f043 0301 	orr.w	r3, r3, #1
 8000e60:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e62:	4b16      	ldr	r3, [pc, #88]	@ (8000ebc <MX_GPIO_Init+0x80>)
 8000e64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e66:	f003 0301 	and.w	r3, r3, #1
 8000e6a:	60bb      	str	r3, [r7, #8]
 8000e6c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000e6e:	2300      	movs	r3, #0
 8000e70:	607b      	str	r3, [r7, #4]
 8000e72:	4b12      	ldr	r3, [pc, #72]	@ (8000ebc <MX_GPIO_Init+0x80>)
 8000e74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e76:	4a11      	ldr	r2, [pc, #68]	@ (8000ebc <MX_GPIO_Init+0x80>)
 8000e78:	f043 0308 	orr.w	r3, r3, #8
 8000e7c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e7e:	4b0f      	ldr	r3, [pc, #60]	@ (8000ebc <MX_GPIO_Init+0x80>)
 8000e80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e82:	f003 0308 	and.w	r3, r3, #8
 8000e86:	607b      	str	r3, [r7, #4]
 8000e88:	687b      	ldr	r3, [r7, #4]

  /* Configure GPIO pin Output Level - LEDs OFF initially */
  HAL_GPIO_WritePin(GPIOD, LED_ALL_PINS, GPIO_PIN_RESET);
 8000e8a:	2200      	movs	r2, #0
 8000e8c:	f44f 4170 	mov.w	r1, #61440	@ 0xf000
 8000e90:	480b      	ldr	r0, [pc, #44]	@ (8000ec0 <MX_GPIO_Init+0x84>)
 8000e92:	f000 fcc5 	bl	8001820 <HAL_GPIO_WritePin>

  /* Configure GPIO pins : PD12, PD13, PD14, PD15 as Output */
  GPIO_InitStruct.Pin = LED_ALL_PINS;
 8000e96:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 8000e9a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e9c:	2301      	movs	r3, #1
 8000e9e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ea0:	2300      	movs	r3, #0
 8000ea2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ea4:	2300      	movs	r3, #0
 8000ea6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000ea8:	f107 030c 	add.w	r3, r7, #12
 8000eac:	4619      	mov	r1, r3
 8000eae:	4804      	ldr	r0, [pc, #16]	@ (8000ec0 <MX_GPIO_Init+0x84>)
 8000eb0:	f000 fb1c 	bl	80014ec <HAL_GPIO_Init>
}
 8000eb4:	bf00      	nop
 8000eb6:	3720      	adds	r7, #32
 8000eb8:	46bd      	mov	sp, r7
 8000eba:	bd80      	pop	{r7, pc}
 8000ebc:	40023800 	.word	0x40023800
 8000ec0:	40020c00 	.word	0x40020c00

08000ec4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ec4:	b480      	push	{r7}
 8000ec6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ec8:	b672      	cpsid	i
}
 8000eca:	bf00      	nop
  __disable_irq();
  while (1)
 8000ecc:	bf00      	nop
 8000ece:	e7fd      	b.n	8000ecc <Error_Handler+0x8>

08000ed0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ed0:	b580      	push	{r7, lr}
 8000ed2:	b082      	sub	sp, #8
 8000ed4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ed6:	2300      	movs	r3, #0
 8000ed8:	607b      	str	r3, [r7, #4]
 8000eda:	4b10      	ldr	r3, [pc, #64]	@ (8000f1c <HAL_MspInit+0x4c>)
 8000edc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000ede:	4a0f      	ldr	r2, [pc, #60]	@ (8000f1c <HAL_MspInit+0x4c>)
 8000ee0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000ee4:	6453      	str	r3, [r2, #68]	@ 0x44
 8000ee6:	4b0d      	ldr	r3, [pc, #52]	@ (8000f1c <HAL_MspInit+0x4c>)
 8000ee8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000eea:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000eee:	607b      	str	r3, [r7, #4]
 8000ef0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ef2:	2300      	movs	r3, #0
 8000ef4:	603b      	str	r3, [r7, #0]
 8000ef6:	4b09      	ldr	r3, [pc, #36]	@ (8000f1c <HAL_MspInit+0x4c>)
 8000ef8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000efa:	4a08      	ldr	r2, [pc, #32]	@ (8000f1c <HAL_MspInit+0x4c>)
 8000efc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000f00:	6413      	str	r3, [r2, #64]	@ 0x40
 8000f02:	4b06      	ldr	r3, [pc, #24]	@ (8000f1c <HAL_MspInit+0x4c>)
 8000f04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f06:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000f0a:	603b      	str	r3, [r7, #0]
 8000f0c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000f0e:	2007      	movs	r0, #7
 8000f10:	f000 fa1a 	bl	8001348 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f14:	bf00      	nop
 8000f16:	3708      	adds	r7, #8
 8000f18:	46bd      	mov	sp, r7
 8000f1a:	bd80      	pop	{r7, pc}
 8000f1c:	40023800 	.word	0x40023800

08000f20 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000f20:	b580      	push	{r7, lr}
 8000f22:	b08a      	sub	sp, #40	@ 0x28
 8000f24:	af00      	add	r7, sp, #0
 8000f26:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f28:	f107 0314 	add.w	r3, r7, #20
 8000f2c:	2200      	movs	r2, #0
 8000f2e:	601a      	str	r2, [r3, #0]
 8000f30:	605a      	str	r2, [r3, #4]
 8000f32:	609a      	str	r2, [r3, #8]
 8000f34:	60da      	str	r2, [r3, #12]
 8000f36:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	681b      	ldr	r3, [r3, #0]
 8000f3c:	4a1d      	ldr	r2, [pc, #116]	@ (8000fb4 <HAL_UART_MspInit+0x94>)
 8000f3e:	4293      	cmp	r3, r2
 8000f40:	d133      	bne.n	8000faa <HAL_UART_MspInit+0x8a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000f42:	2300      	movs	r3, #0
 8000f44:	613b      	str	r3, [r7, #16]
 8000f46:	4b1c      	ldr	r3, [pc, #112]	@ (8000fb8 <HAL_UART_MspInit+0x98>)
 8000f48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f4a:	4a1b      	ldr	r2, [pc, #108]	@ (8000fb8 <HAL_UART_MspInit+0x98>)
 8000f4c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000f50:	6413      	str	r3, [r2, #64]	@ 0x40
 8000f52:	4b19      	ldr	r3, [pc, #100]	@ (8000fb8 <HAL_UART_MspInit+0x98>)
 8000f54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f56:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000f5a:	613b      	str	r3, [r7, #16]
 8000f5c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f5e:	2300      	movs	r3, #0
 8000f60:	60fb      	str	r3, [r7, #12]
 8000f62:	4b15      	ldr	r3, [pc, #84]	@ (8000fb8 <HAL_UART_MspInit+0x98>)
 8000f64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f66:	4a14      	ldr	r2, [pc, #80]	@ (8000fb8 <HAL_UART_MspInit+0x98>)
 8000f68:	f043 0301 	orr.w	r3, r3, #1
 8000f6c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f6e:	4b12      	ldr	r3, [pc, #72]	@ (8000fb8 <HAL_UART_MspInit+0x98>)
 8000f70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f72:	f003 0301 	and.w	r3, r3, #1
 8000f76:	60fb      	str	r3, [r7, #12]
 8000f78:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000f7a:	230c      	movs	r3, #12
 8000f7c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f7e:	2302      	movs	r3, #2
 8000f80:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f82:	2300      	movs	r3, #0
 8000f84:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f86:	2303      	movs	r3, #3
 8000f88:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000f8a:	2307      	movs	r3, #7
 8000f8c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f8e:	f107 0314 	add.w	r3, r7, #20
 8000f92:	4619      	mov	r1, r3
 8000f94:	4809      	ldr	r0, [pc, #36]	@ (8000fbc <HAL_UART_MspInit+0x9c>)
 8000f96:	f000 faa9 	bl	80014ec <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8000f9a:	2200      	movs	r2, #0
 8000f9c:	2100      	movs	r1, #0
 8000f9e:	2026      	movs	r0, #38	@ 0x26
 8000fa0:	f000 f9dd 	bl	800135e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000fa4:	2026      	movs	r0, #38	@ 0x26
 8000fa6:	f000 f9f6 	bl	8001396 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8000faa:	bf00      	nop
 8000fac:	3728      	adds	r7, #40	@ 0x28
 8000fae:	46bd      	mov	sp, r7
 8000fb0:	bd80      	pop	{r7, pc}
 8000fb2:	bf00      	nop
 8000fb4:	40004400 	.word	0x40004400
 8000fb8:	40023800 	.word	0x40023800
 8000fbc:	40020000 	.word	0x40020000

08000fc0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000fc0:	b480      	push	{r7}
 8000fc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000fc4:	bf00      	nop
 8000fc6:	e7fd      	b.n	8000fc4 <NMI_Handler+0x4>

08000fc8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000fc8:	b480      	push	{r7}
 8000fca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000fcc:	bf00      	nop
 8000fce:	e7fd      	b.n	8000fcc <HardFault_Handler+0x4>

08000fd0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000fd0:	b480      	push	{r7}
 8000fd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000fd4:	bf00      	nop
 8000fd6:	e7fd      	b.n	8000fd4 <MemManage_Handler+0x4>

08000fd8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000fd8:	b480      	push	{r7}
 8000fda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000fdc:	bf00      	nop
 8000fde:	e7fd      	b.n	8000fdc <BusFault_Handler+0x4>

08000fe0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000fe0:	b480      	push	{r7}
 8000fe2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000fe4:	bf00      	nop
 8000fe6:	e7fd      	b.n	8000fe4 <UsageFault_Handler+0x4>

08000fe8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000fe8:	b480      	push	{r7}
 8000fea:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000fec:	bf00      	nop
 8000fee:	46bd      	mov	sp, r7
 8000ff0:	bc80      	pop	{r7}
 8000ff2:	4770      	bx	lr

08000ff4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000ff4:	b480      	push	{r7}
 8000ff6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ff8:	bf00      	nop
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	bc80      	pop	{r7}
 8000ffe:	4770      	bx	lr

08001000 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001000:	b480      	push	{r7}
 8001002:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001004:	bf00      	nop
 8001006:	46bd      	mov	sp, r7
 8001008:	bc80      	pop	{r7}
 800100a:	4770      	bx	lr

0800100c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800100c:	b580      	push	{r7, lr}
 800100e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001010:	f000 f88e 	bl	8001130 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001014:	bf00      	nop
 8001016:	bd80      	pop	{r7, pc}

08001018 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001018:	b580      	push	{r7, lr}
 800101a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800101c:	4802      	ldr	r0, [pc, #8]	@ (8001028 <USART2_IRQHandler+0x10>)
 800101e:	f001 fa3f 	bl	80024a0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001022:	bf00      	nop
 8001024:	bd80      	pop	{r7, pc}
 8001026:	bf00      	nop
 8001028:	20000028 	.word	0x20000028

0800102c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800102c:	b480      	push	{r7}
 800102e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001030:	bf00      	nop
 8001032:	46bd      	mov	sp, r7
 8001034:	bc80      	pop	{r7}
 8001036:	4770      	bx	lr

08001038 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001038:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001070 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 800103c:	f7ff fff6 	bl	800102c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001040:	480c      	ldr	r0, [pc, #48]	@ (8001074 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001042:	490d      	ldr	r1, [pc, #52]	@ (8001078 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001044:	4a0d      	ldr	r2, [pc, #52]	@ (800107c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001046:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001048:	e002      	b.n	8001050 <LoopCopyDataInit>

0800104a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800104a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800104c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800104e:	3304      	adds	r3, #4

08001050 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001050:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001052:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001054:	d3f9      	bcc.n	800104a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001056:	4a0a      	ldr	r2, [pc, #40]	@ (8001080 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001058:	4c0a      	ldr	r4, [pc, #40]	@ (8001084 <LoopFillZerobss+0x22>)
  movs r3, #0
 800105a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800105c:	e001      	b.n	8001062 <LoopFillZerobss>

0800105e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800105e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001060:	3204      	adds	r2, #4

08001062 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001062:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001064:	d3fb      	bcc.n	800105e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001066:	f002 f961 	bl	800332c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800106a:	f7ff fdf3 	bl	8000c54 <main>
  bx  lr    
 800106e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001070:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001074:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001078:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 800107c:	08003c0c 	.word	0x08003c0c
  ldr r2, =_sbss
 8001080:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8001084:	200000e0 	.word	0x200000e0

08001088 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001088:	e7fe      	b.n	8001088 <ADC_IRQHandler>
	...

0800108c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800108c:	b580      	push	{r7, lr}
 800108e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001090:	4b0e      	ldr	r3, [pc, #56]	@ (80010cc <HAL_Init+0x40>)
 8001092:	681b      	ldr	r3, [r3, #0]
 8001094:	4a0d      	ldr	r2, [pc, #52]	@ (80010cc <HAL_Init+0x40>)
 8001096:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800109a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800109c:	4b0b      	ldr	r3, [pc, #44]	@ (80010cc <HAL_Init+0x40>)
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	4a0a      	ldr	r2, [pc, #40]	@ (80010cc <HAL_Init+0x40>)
 80010a2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80010a6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80010a8:	4b08      	ldr	r3, [pc, #32]	@ (80010cc <HAL_Init+0x40>)
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	4a07      	ldr	r2, [pc, #28]	@ (80010cc <HAL_Init+0x40>)
 80010ae:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80010b2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80010b4:	2003      	movs	r0, #3
 80010b6:	f000 f947 	bl	8001348 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80010ba:	2000      	movs	r0, #0
 80010bc:	f000 f808 	bl	80010d0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80010c0:	f7ff ff06 	bl	8000ed0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80010c4:	2300      	movs	r3, #0
}
 80010c6:	4618      	mov	r0, r3
 80010c8:	bd80      	pop	{r7, pc}
 80010ca:	bf00      	nop
 80010cc:	40023c00 	.word	0x40023c00

080010d0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80010d0:	b580      	push	{r7, lr}
 80010d2:	b082      	sub	sp, #8
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80010d8:	4b12      	ldr	r3, [pc, #72]	@ (8001124 <HAL_InitTick+0x54>)
 80010da:	681a      	ldr	r2, [r3, #0]
 80010dc:	4b12      	ldr	r3, [pc, #72]	@ (8001128 <HAL_InitTick+0x58>)
 80010de:	781b      	ldrb	r3, [r3, #0]
 80010e0:	4619      	mov	r1, r3
 80010e2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80010e6:	fbb3 f3f1 	udiv	r3, r3, r1
 80010ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80010ee:	4618      	mov	r0, r3
 80010f0:	f000 f95f 	bl	80013b2 <HAL_SYSTICK_Config>
 80010f4:	4603      	mov	r3, r0
 80010f6:	2b00      	cmp	r3, #0
 80010f8:	d001      	beq.n	80010fe <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80010fa:	2301      	movs	r3, #1
 80010fc:	e00e      	b.n	800111c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	2b0f      	cmp	r3, #15
 8001102:	d80a      	bhi.n	800111a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001104:	2200      	movs	r2, #0
 8001106:	6879      	ldr	r1, [r7, #4]
 8001108:	f04f 30ff 	mov.w	r0, #4294967295
 800110c:	f000 f927 	bl	800135e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001110:	4a06      	ldr	r2, [pc, #24]	@ (800112c <HAL_InitTick+0x5c>)
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001116:	2300      	movs	r3, #0
 8001118:	e000      	b.n	800111c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800111a:	2301      	movs	r3, #1
}
 800111c:	4618      	mov	r0, r3
 800111e:	3708      	adds	r7, #8
 8001120:	46bd      	mov	sp, r7
 8001122:	bd80      	pop	{r7, pc}
 8001124:	20000000 	.word	0x20000000
 8001128:	20000008 	.word	0x20000008
 800112c:	20000004 	.word	0x20000004

08001130 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001130:	b480      	push	{r7}
 8001132:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001134:	4b05      	ldr	r3, [pc, #20]	@ (800114c <HAL_IncTick+0x1c>)
 8001136:	781b      	ldrb	r3, [r3, #0]
 8001138:	461a      	mov	r2, r3
 800113a:	4b05      	ldr	r3, [pc, #20]	@ (8001150 <HAL_IncTick+0x20>)
 800113c:	681b      	ldr	r3, [r3, #0]
 800113e:	4413      	add	r3, r2
 8001140:	4a03      	ldr	r2, [pc, #12]	@ (8001150 <HAL_IncTick+0x20>)
 8001142:	6013      	str	r3, [r2, #0]
}
 8001144:	bf00      	nop
 8001146:	46bd      	mov	sp, r7
 8001148:	bc80      	pop	{r7}
 800114a:	4770      	bx	lr
 800114c:	20000008 	.word	0x20000008
 8001150:	200000dc 	.word	0x200000dc

08001154 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001154:	b480      	push	{r7}
 8001156:	af00      	add	r7, sp, #0
  return uwTick;
 8001158:	4b02      	ldr	r3, [pc, #8]	@ (8001164 <HAL_GetTick+0x10>)
 800115a:	681b      	ldr	r3, [r3, #0]
}
 800115c:	4618      	mov	r0, r3
 800115e:	46bd      	mov	sp, r7
 8001160:	bc80      	pop	{r7}
 8001162:	4770      	bx	lr
 8001164:	200000dc 	.word	0x200000dc

08001168 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001168:	b580      	push	{r7, lr}
 800116a:	b084      	sub	sp, #16
 800116c:	af00      	add	r7, sp, #0
 800116e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001170:	f7ff fff0 	bl	8001154 <HAL_GetTick>
 8001174:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800117a:	68fb      	ldr	r3, [r7, #12]
 800117c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001180:	d005      	beq.n	800118e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001182:	4b0a      	ldr	r3, [pc, #40]	@ (80011ac <HAL_Delay+0x44>)
 8001184:	781b      	ldrb	r3, [r3, #0]
 8001186:	461a      	mov	r2, r3
 8001188:	68fb      	ldr	r3, [r7, #12]
 800118a:	4413      	add	r3, r2
 800118c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800118e:	bf00      	nop
 8001190:	f7ff ffe0 	bl	8001154 <HAL_GetTick>
 8001194:	4602      	mov	r2, r0
 8001196:	68bb      	ldr	r3, [r7, #8]
 8001198:	1ad3      	subs	r3, r2, r3
 800119a:	68fa      	ldr	r2, [r7, #12]
 800119c:	429a      	cmp	r2, r3
 800119e:	d8f7      	bhi.n	8001190 <HAL_Delay+0x28>
  {
  }
}
 80011a0:	bf00      	nop
 80011a2:	bf00      	nop
 80011a4:	3710      	adds	r7, #16
 80011a6:	46bd      	mov	sp, r7
 80011a8:	bd80      	pop	{r7, pc}
 80011aa:	bf00      	nop
 80011ac:	20000008 	.word	0x20000008

080011b0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80011b0:	b480      	push	{r7}
 80011b2:	b085      	sub	sp, #20
 80011b4:	af00      	add	r7, sp, #0
 80011b6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	f003 0307 	and.w	r3, r3, #7
 80011be:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80011c0:	4b0c      	ldr	r3, [pc, #48]	@ (80011f4 <__NVIC_SetPriorityGrouping+0x44>)
 80011c2:	68db      	ldr	r3, [r3, #12]
 80011c4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80011c6:	68ba      	ldr	r2, [r7, #8]
 80011c8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80011cc:	4013      	ands	r3, r2
 80011ce:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80011d0:	68fb      	ldr	r3, [r7, #12]
 80011d2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80011d4:	68bb      	ldr	r3, [r7, #8]
 80011d6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80011d8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80011dc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80011e0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80011e2:	4a04      	ldr	r2, [pc, #16]	@ (80011f4 <__NVIC_SetPriorityGrouping+0x44>)
 80011e4:	68bb      	ldr	r3, [r7, #8]
 80011e6:	60d3      	str	r3, [r2, #12]
}
 80011e8:	bf00      	nop
 80011ea:	3714      	adds	r7, #20
 80011ec:	46bd      	mov	sp, r7
 80011ee:	bc80      	pop	{r7}
 80011f0:	4770      	bx	lr
 80011f2:	bf00      	nop
 80011f4:	e000ed00 	.word	0xe000ed00

080011f8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80011f8:	b480      	push	{r7}
 80011fa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80011fc:	4b04      	ldr	r3, [pc, #16]	@ (8001210 <__NVIC_GetPriorityGrouping+0x18>)
 80011fe:	68db      	ldr	r3, [r3, #12]
 8001200:	0a1b      	lsrs	r3, r3, #8
 8001202:	f003 0307 	and.w	r3, r3, #7
}
 8001206:	4618      	mov	r0, r3
 8001208:	46bd      	mov	sp, r7
 800120a:	bc80      	pop	{r7}
 800120c:	4770      	bx	lr
 800120e:	bf00      	nop
 8001210:	e000ed00 	.word	0xe000ed00

08001214 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001214:	b480      	push	{r7}
 8001216:	b083      	sub	sp, #12
 8001218:	af00      	add	r7, sp, #0
 800121a:	4603      	mov	r3, r0
 800121c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800121e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001222:	2b00      	cmp	r3, #0
 8001224:	db0b      	blt.n	800123e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001226:	79fb      	ldrb	r3, [r7, #7]
 8001228:	f003 021f 	and.w	r2, r3, #31
 800122c:	4906      	ldr	r1, [pc, #24]	@ (8001248 <__NVIC_EnableIRQ+0x34>)
 800122e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001232:	095b      	lsrs	r3, r3, #5
 8001234:	2001      	movs	r0, #1
 8001236:	fa00 f202 	lsl.w	r2, r0, r2
 800123a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800123e:	bf00      	nop
 8001240:	370c      	adds	r7, #12
 8001242:	46bd      	mov	sp, r7
 8001244:	bc80      	pop	{r7}
 8001246:	4770      	bx	lr
 8001248:	e000e100 	.word	0xe000e100

0800124c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800124c:	b480      	push	{r7}
 800124e:	b083      	sub	sp, #12
 8001250:	af00      	add	r7, sp, #0
 8001252:	4603      	mov	r3, r0
 8001254:	6039      	str	r1, [r7, #0]
 8001256:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001258:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800125c:	2b00      	cmp	r3, #0
 800125e:	db0a      	blt.n	8001276 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001260:	683b      	ldr	r3, [r7, #0]
 8001262:	b2da      	uxtb	r2, r3
 8001264:	490c      	ldr	r1, [pc, #48]	@ (8001298 <__NVIC_SetPriority+0x4c>)
 8001266:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800126a:	0112      	lsls	r2, r2, #4
 800126c:	b2d2      	uxtb	r2, r2
 800126e:	440b      	add	r3, r1
 8001270:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001274:	e00a      	b.n	800128c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001276:	683b      	ldr	r3, [r7, #0]
 8001278:	b2da      	uxtb	r2, r3
 800127a:	4908      	ldr	r1, [pc, #32]	@ (800129c <__NVIC_SetPriority+0x50>)
 800127c:	79fb      	ldrb	r3, [r7, #7]
 800127e:	f003 030f 	and.w	r3, r3, #15
 8001282:	3b04      	subs	r3, #4
 8001284:	0112      	lsls	r2, r2, #4
 8001286:	b2d2      	uxtb	r2, r2
 8001288:	440b      	add	r3, r1
 800128a:	761a      	strb	r2, [r3, #24]
}
 800128c:	bf00      	nop
 800128e:	370c      	adds	r7, #12
 8001290:	46bd      	mov	sp, r7
 8001292:	bc80      	pop	{r7}
 8001294:	4770      	bx	lr
 8001296:	bf00      	nop
 8001298:	e000e100 	.word	0xe000e100
 800129c:	e000ed00 	.word	0xe000ed00

080012a0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80012a0:	b480      	push	{r7}
 80012a2:	b089      	sub	sp, #36	@ 0x24
 80012a4:	af00      	add	r7, sp, #0
 80012a6:	60f8      	str	r0, [r7, #12]
 80012a8:	60b9      	str	r1, [r7, #8]
 80012aa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80012ac:	68fb      	ldr	r3, [r7, #12]
 80012ae:	f003 0307 	and.w	r3, r3, #7
 80012b2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80012b4:	69fb      	ldr	r3, [r7, #28]
 80012b6:	f1c3 0307 	rsb	r3, r3, #7
 80012ba:	2b04      	cmp	r3, #4
 80012bc:	bf28      	it	cs
 80012be:	2304      	movcs	r3, #4
 80012c0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80012c2:	69fb      	ldr	r3, [r7, #28]
 80012c4:	3304      	adds	r3, #4
 80012c6:	2b06      	cmp	r3, #6
 80012c8:	d902      	bls.n	80012d0 <NVIC_EncodePriority+0x30>
 80012ca:	69fb      	ldr	r3, [r7, #28]
 80012cc:	3b03      	subs	r3, #3
 80012ce:	e000      	b.n	80012d2 <NVIC_EncodePriority+0x32>
 80012d0:	2300      	movs	r3, #0
 80012d2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80012d4:	f04f 32ff 	mov.w	r2, #4294967295
 80012d8:	69bb      	ldr	r3, [r7, #24]
 80012da:	fa02 f303 	lsl.w	r3, r2, r3
 80012de:	43da      	mvns	r2, r3
 80012e0:	68bb      	ldr	r3, [r7, #8]
 80012e2:	401a      	ands	r2, r3
 80012e4:	697b      	ldr	r3, [r7, #20]
 80012e6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80012e8:	f04f 31ff 	mov.w	r1, #4294967295
 80012ec:	697b      	ldr	r3, [r7, #20]
 80012ee:	fa01 f303 	lsl.w	r3, r1, r3
 80012f2:	43d9      	mvns	r1, r3
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80012f8:	4313      	orrs	r3, r2
         );
}
 80012fa:	4618      	mov	r0, r3
 80012fc:	3724      	adds	r7, #36	@ 0x24
 80012fe:	46bd      	mov	sp, r7
 8001300:	bc80      	pop	{r7}
 8001302:	4770      	bx	lr

08001304 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001304:	b580      	push	{r7, lr}
 8001306:	b082      	sub	sp, #8
 8001308:	af00      	add	r7, sp, #0
 800130a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	3b01      	subs	r3, #1
 8001310:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001314:	d301      	bcc.n	800131a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001316:	2301      	movs	r3, #1
 8001318:	e00f      	b.n	800133a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800131a:	4a0a      	ldr	r2, [pc, #40]	@ (8001344 <SysTick_Config+0x40>)
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	3b01      	subs	r3, #1
 8001320:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001322:	210f      	movs	r1, #15
 8001324:	f04f 30ff 	mov.w	r0, #4294967295
 8001328:	f7ff ff90 	bl	800124c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800132c:	4b05      	ldr	r3, [pc, #20]	@ (8001344 <SysTick_Config+0x40>)
 800132e:	2200      	movs	r2, #0
 8001330:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001332:	4b04      	ldr	r3, [pc, #16]	@ (8001344 <SysTick_Config+0x40>)
 8001334:	2207      	movs	r2, #7
 8001336:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001338:	2300      	movs	r3, #0
}
 800133a:	4618      	mov	r0, r3
 800133c:	3708      	adds	r7, #8
 800133e:	46bd      	mov	sp, r7
 8001340:	bd80      	pop	{r7, pc}
 8001342:	bf00      	nop
 8001344:	e000e010 	.word	0xe000e010

08001348 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001348:	b580      	push	{r7, lr}
 800134a:	b082      	sub	sp, #8
 800134c:	af00      	add	r7, sp, #0
 800134e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001350:	6878      	ldr	r0, [r7, #4]
 8001352:	f7ff ff2d 	bl	80011b0 <__NVIC_SetPriorityGrouping>
}
 8001356:	bf00      	nop
 8001358:	3708      	adds	r7, #8
 800135a:	46bd      	mov	sp, r7
 800135c:	bd80      	pop	{r7, pc}

0800135e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800135e:	b580      	push	{r7, lr}
 8001360:	b086      	sub	sp, #24
 8001362:	af00      	add	r7, sp, #0
 8001364:	4603      	mov	r3, r0
 8001366:	60b9      	str	r1, [r7, #8]
 8001368:	607a      	str	r2, [r7, #4]
 800136a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800136c:	2300      	movs	r3, #0
 800136e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001370:	f7ff ff42 	bl	80011f8 <__NVIC_GetPriorityGrouping>
 8001374:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001376:	687a      	ldr	r2, [r7, #4]
 8001378:	68b9      	ldr	r1, [r7, #8]
 800137a:	6978      	ldr	r0, [r7, #20]
 800137c:	f7ff ff90 	bl	80012a0 <NVIC_EncodePriority>
 8001380:	4602      	mov	r2, r0
 8001382:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001386:	4611      	mov	r1, r2
 8001388:	4618      	mov	r0, r3
 800138a:	f7ff ff5f 	bl	800124c <__NVIC_SetPriority>
}
 800138e:	bf00      	nop
 8001390:	3718      	adds	r7, #24
 8001392:	46bd      	mov	sp, r7
 8001394:	bd80      	pop	{r7, pc}

08001396 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001396:	b580      	push	{r7, lr}
 8001398:	b082      	sub	sp, #8
 800139a:	af00      	add	r7, sp, #0
 800139c:	4603      	mov	r3, r0
 800139e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80013a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013a4:	4618      	mov	r0, r3
 80013a6:	f7ff ff35 	bl	8001214 <__NVIC_EnableIRQ>
}
 80013aa:	bf00      	nop
 80013ac:	3708      	adds	r7, #8
 80013ae:	46bd      	mov	sp, r7
 80013b0:	bd80      	pop	{r7, pc}

080013b2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80013b2:	b580      	push	{r7, lr}
 80013b4:	b082      	sub	sp, #8
 80013b6:	af00      	add	r7, sp, #0
 80013b8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80013ba:	6878      	ldr	r0, [r7, #4]
 80013bc:	f7ff ffa2 	bl	8001304 <SysTick_Config>
 80013c0:	4603      	mov	r3, r0
}
 80013c2:	4618      	mov	r0, r3
 80013c4:	3708      	adds	r7, #8
 80013c6:	46bd      	mov	sp, r7
 80013c8:	bd80      	pop	{r7, pc}

080013ca <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80013ca:	b580      	push	{r7, lr}
 80013cc:	b084      	sub	sp, #16
 80013ce:	af00      	add	r7, sp, #0
 80013d0:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80013d6:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80013d8:	f7ff febc 	bl	8001154 <HAL_GetTick>
 80013dc:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80013e4:	b2db      	uxtb	r3, r3
 80013e6:	2b02      	cmp	r3, #2
 80013e8:	d008      	beq.n	80013fc <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	2280      	movs	r2, #128	@ 0x80
 80013ee:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	2200      	movs	r2, #0
 80013f4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80013f8:	2301      	movs	r3, #1
 80013fa:	e052      	b.n	80014a2 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	681a      	ldr	r2, [r3, #0]
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	f022 0216 	bic.w	r2, r2, #22
 800140a:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	681b      	ldr	r3, [r3, #0]
 8001410:	695a      	ldr	r2, [r3, #20]
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800141a:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001420:	2b00      	cmp	r3, #0
 8001422:	d103      	bne.n	800142c <HAL_DMA_Abort+0x62>
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001428:	2b00      	cmp	r3, #0
 800142a:	d007      	beq.n	800143c <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	681a      	ldr	r2, [r3, #0]
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	f022 0208 	bic.w	r2, r2, #8
 800143a:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	681a      	ldr	r2, [r3, #0]
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	f022 0201 	bic.w	r2, r2, #1
 800144a:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800144c:	e013      	b.n	8001476 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800144e:	f7ff fe81 	bl	8001154 <HAL_GetTick>
 8001452:	4602      	mov	r2, r0
 8001454:	68bb      	ldr	r3, [r7, #8]
 8001456:	1ad3      	subs	r3, r2, r3
 8001458:	2b05      	cmp	r3, #5
 800145a:	d90c      	bls.n	8001476 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	2220      	movs	r2, #32
 8001460:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	2203      	movs	r2, #3
 8001466:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	2200      	movs	r2, #0
 800146e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8001472:	2303      	movs	r3, #3
 8001474:	e015      	b.n	80014a2 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	f003 0301 	and.w	r3, r3, #1
 8001480:	2b00      	cmp	r3, #0
 8001482:	d1e4      	bne.n	800144e <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001488:	223f      	movs	r2, #63	@ 0x3f
 800148a:	409a      	lsls	r2, r3
 800148c:	68fb      	ldr	r3, [r7, #12]
 800148e:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	2201      	movs	r2, #1
 8001494:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	2200      	movs	r2, #0
 800149c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 80014a0:	2300      	movs	r3, #0
}
 80014a2:	4618      	mov	r0, r3
 80014a4:	3710      	adds	r7, #16
 80014a6:	46bd      	mov	sp, r7
 80014a8:	bd80      	pop	{r7, pc}

080014aa <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80014aa:	b480      	push	{r7}
 80014ac:	b083      	sub	sp, #12
 80014ae:	af00      	add	r7, sp, #0
 80014b0:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80014b8:	b2db      	uxtb	r3, r3
 80014ba:	2b02      	cmp	r3, #2
 80014bc:	d004      	beq.n	80014c8 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	2280      	movs	r2, #128	@ 0x80
 80014c2:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80014c4:	2301      	movs	r3, #1
 80014c6:	e00c      	b.n	80014e2 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	2205      	movs	r2, #5
 80014cc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	681a      	ldr	r2, [r3, #0]
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	f022 0201 	bic.w	r2, r2, #1
 80014de:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80014e0:	2300      	movs	r3, #0
}
 80014e2:	4618      	mov	r0, r3
 80014e4:	370c      	adds	r7, #12
 80014e6:	46bd      	mov	sp, r7
 80014e8:	bc80      	pop	{r7}
 80014ea:	4770      	bx	lr

080014ec <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80014ec:	b480      	push	{r7}
 80014ee:	b089      	sub	sp, #36	@ 0x24
 80014f0:	af00      	add	r7, sp, #0
 80014f2:	6078      	str	r0, [r7, #4]
 80014f4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80014f6:	2300      	movs	r3, #0
 80014f8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80014fa:	2300      	movs	r3, #0
 80014fc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80014fe:	2300      	movs	r3, #0
 8001500:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001502:	2300      	movs	r3, #0
 8001504:	61fb      	str	r3, [r7, #28]
 8001506:	e16b      	b.n	80017e0 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001508:	2201      	movs	r2, #1
 800150a:	69fb      	ldr	r3, [r7, #28]
 800150c:	fa02 f303 	lsl.w	r3, r2, r3
 8001510:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001512:	683b      	ldr	r3, [r7, #0]
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	697a      	ldr	r2, [r7, #20]
 8001518:	4013      	ands	r3, r2
 800151a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800151c:	693a      	ldr	r2, [r7, #16]
 800151e:	697b      	ldr	r3, [r7, #20]
 8001520:	429a      	cmp	r2, r3
 8001522:	f040 815a 	bne.w	80017da <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001526:	683b      	ldr	r3, [r7, #0]
 8001528:	685b      	ldr	r3, [r3, #4]
 800152a:	f003 0303 	and.w	r3, r3, #3
 800152e:	2b01      	cmp	r3, #1
 8001530:	d005      	beq.n	800153e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001532:	683b      	ldr	r3, [r7, #0]
 8001534:	685b      	ldr	r3, [r3, #4]
 8001536:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800153a:	2b02      	cmp	r3, #2
 800153c:	d130      	bne.n	80015a0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	689b      	ldr	r3, [r3, #8]
 8001542:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001544:	69fb      	ldr	r3, [r7, #28]
 8001546:	005b      	lsls	r3, r3, #1
 8001548:	2203      	movs	r2, #3
 800154a:	fa02 f303 	lsl.w	r3, r2, r3
 800154e:	43db      	mvns	r3, r3
 8001550:	69ba      	ldr	r2, [r7, #24]
 8001552:	4013      	ands	r3, r2
 8001554:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001556:	683b      	ldr	r3, [r7, #0]
 8001558:	68da      	ldr	r2, [r3, #12]
 800155a:	69fb      	ldr	r3, [r7, #28]
 800155c:	005b      	lsls	r3, r3, #1
 800155e:	fa02 f303 	lsl.w	r3, r2, r3
 8001562:	69ba      	ldr	r2, [r7, #24]
 8001564:	4313      	orrs	r3, r2
 8001566:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	69ba      	ldr	r2, [r7, #24]
 800156c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	685b      	ldr	r3, [r3, #4]
 8001572:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001574:	2201      	movs	r2, #1
 8001576:	69fb      	ldr	r3, [r7, #28]
 8001578:	fa02 f303 	lsl.w	r3, r2, r3
 800157c:	43db      	mvns	r3, r3
 800157e:	69ba      	ldr	r2, [r7, #24]
 8001580:	4013      	ands	r3, r2
 8001582:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001584:	683b      	ldr	r3, [r7, #0]
 8001586:	685b      	ldr	r3, [r3, #4]
 8001588:	091b      	lsrs	r3, r3, #4
 800158a:	f003 0201 	and.w	r2, r3, #1
 800158e:	69fb      	ldr	r3, [r7, #28]
 8001590:	fa02 f303 	lsl.w	r3, r2, r3
 8001594:	69ba      	ldr	r2, [r7, #24]
 8001596:	4313      	orrs	r3, r2
 8001598:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	69ba      	ldr	r2, [r7, #24]
 800159e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80015a0:	683b      	ldr	r3, [r7, #0]
 80015a2:	685b      	ldr	r3, [r3, #4]
 80015a4:	f003 0303 	and.w	r3, r3, #3
 80015a8:	2b03      	cmp	r3, #3
 80015aa:	d017      	beq.n	80015dc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	68db      	ldr	r3, [r3, #12]
 80015b0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80015b2:	69fb      	ldr	r3, [r7, #28]
 80015b4:	005b      	lsls	r3, r3, #1
 80015b6:	2203      	movs	r2, #3
 80015b8:	fa02 f303 	lsl.w	r3, r2, r3
 80015bc:	43db      	mvns	r3, r3
 80015be:	69ba      	ldr	r2, [r7, #24]
 80015c0:	4013      	ands	r3, r2
 80015c2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80015c4:	683b      	ldr	r3, [r7, #0]
 80015c6:	689a      	ldr	r2, [r3, #8]
 80015c8:	69fb      	ldr	r3, [r7, #28]
 80015ca:	005b      	lsls	r3, r3, #1
 80015cc:	fa02 f303 	lsl.w	r3, r2, r3
 80015d0:	69ba      	ldr	r2, [r7, #24]
 80015d2:	4313      	orrs	r3, r2
 80015d4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	69ba      	ldr	r2, [r7, #24]
 80015da:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80015dc:	683b      	ldr	r3, [r7, #0]
 80015de:	685b      	ldr	r3, [r3, #4]
 80015e0:	f003 0303 	and.w	r3, r3, #3
 80015e4:	2b02      	cmp	r3, #2
 80015e6:	d123      	bne.n	8001630 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80015e8:	69fb      	ldr	r3, [r7, #28]
 80015ea:	08da      	lsrs	r2, r3, #3
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	3208      	adds	r2, #8
 80015f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80015f4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80015f6:	69fb      	ldr	r3, [r7, #28]
 80015f8:	f003 0307 	and.w	r3, r3, #7
 80015fc:	009b      	lsls	r3, r3, #2
 80015fe:	220f      	movs	r2, #15
 8001600:	fa02 f303 	lsl.w	r3, r2, r3
 8001604:	43db      	mvns	r3, r3
 8001606:	69ba      	ldr	r2, [r7, #24]
 8001608:	4013      	ands	r3, r2
 800160a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800160c:	683b      	ldr	r3, [r7, #0]
 800160e:	691a      	ldr	r2, [r3, #16]
 8001610:	69fb      	ldr	r3, [r7, #28]
 8001612:	f003 0307 	and.w	r3, r3, #7
 8001616:	009b      	lsls	r3, r3, #2
 8001618:	fa02 f303 	lsl.w	r3, r2, r3
 800161c:	69ba      	ldr	r2, [r7, #24]
 800161e:	4313      	orrs	r3, r2
 8001620:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001622:	69fb      	ldr	r3, [r7, #28]
 8001624:	08da      	lsrs	r2, r3, #3
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	3208      	adds	r2, #8
 800162a:	69b9      	ldr	r1, [r7, #24]
 800162c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001636:	69fb      	ldr	r3, [r7, #28]
 8001638:	005b      	lsls	r3, r3, #1
 800163a:	2203      	movs	r2, #3
 800163c:	fa02 f303 	lsl.w	r3, r2, r3
 8001640:	43db      	mvns	r3, r3
 8001642:	69ba      	ldr	r2, [r7, #24]
 8001644:	4013      	ands	r3, r2
 8001646:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001648:	683b      	ldr	r3, [r7, #0]
 800164a:	685b      	ldr	r3, [r3, #4]
 800164c:	f003 0203 	and.w	r2, r3, #3
 8001650:	69fb      	ldr	r3, [r7, #28]
 8001652:	005b      	lsls	r3, r3, #1
 8001654:	fa02 f303 	lsl.w	r3, r2, r3
 8001658:	69ba      	ldr	r2, [r7, #24]
 800165a:	4313      	orrs	r3, r2
 800165c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	69ba      	ldr	r2, [r7, #24]
 8001662:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001664:	683b      	ldr	r3, [r7, #0]
 8001666:	685b      	ldr	r3, [r3, #4]
 8001668:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800166c:	2b00      	cmp	r3, #0
 800166e:	f000 80b4 	beq.w	80017da <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001672:	2300      	movs	r3, #0
 8001674:	60fb      	str	r3, [r7, #12]
 8001676:	4b5f      	ldr	r3, [pc, #380]	@ (80017f4 <HAL_GPIO_Init+0x308>)
 8001678:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800167a:	4a5e      	ldr	r2, [pc, #376]	@ (80017f4 <HAL_GPIO_Init+0x308>)
 800167c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001680:	6453      	str	r3, [r2, #68]	@ 0x44
 8001682:	4b5c      	ldr	r3, [pc, #368]	@ (80017f4 <HAL_GPIO_Init+0x308>)
 8001684:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001686:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800168a:	60fb      	str	r3, [r7, #12]
 800168c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800168e:	4a5a      	ldr	r2, [pc, #360]	@ (80017f8 <HAL_GPIO_Init+0x30c>)
 8001690:	69fb      	ldr	r3, [r7, #28]
 8001692:	089b      	lsrs	r3, r3, #2
 8001694:	3302      	adds	r3, #2
 8001696:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800169a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800169c:	69fb      	ldr	r3, [r7, #28]
 800169e:	f003 0303 	and.w	r3, r3, #3
 80016a2:	009b      	lsls	r3, r3, #2
 80016a4:	220f      	movs	r2, #15
 80016a6:	fa02 f303 	lsl.w	r3, r2, r3
 80016aa:	43db      	mvns	r3, r3
 80016ac:	69ba      	ldr	r2, [r7, #24]
 80016ae:	4013      	ands	r3, r2
 80016b0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	4a51      	ldr	r2, [pc, #324]	@ (80017fc <HAL_GPIO_Init+0x310>)
 80016b6:	4293      	cmp	r3, r2
 80016b8:	d02b      	beq.n	8001712 <HAL_GPIO_Init+0x226>
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	4a50      	ldr	r2, [pc, #320]	@ (8001800 <HAL_GPIO_Init+0x314>)
 80016be:	4293      	cmp	r3, r2
 80016c0:	d025      	beq.n	800170e <HAL_GPIO_Init+0x222>
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	4a4f      	ldr	r2, [pc, #316]	@ (8001804 <HAL_GPIO_Init+0x318>)
 80016c6:	4293      	cmp	r3, r2
 80016c8:	d01f      	beq.n	800170a <HAL_GPIO_Init+0x21e>
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	4a4e      	ldr	r2, [pc, #312]	@ (8001808 <HAL_GPIO_Init+0x31c>)
 80016ce:	4293      	cmp	r3, r2
 80016d0:	d019      	beq.n	8001706 <HAL_GPIO_Init+0x21a>
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	4a4d      	ldr	r2, [pc, #308]	@ (800180c <HAL_GPIO_Init+0x320>)
 80016d6:	4293      	cmp	r3, r2
 80016d8:	d013      	beq.n	8001702 <HAL_GPIO_Init+0x216>
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	4a4c      	ldr	r2, [pc, #304]	@ (8001810 <HAL_GPIO_Init+0x324>)
 80016de:	4293      	cmp	r3, r2
 80016e0:	d00d      	beq.n	80016fe <HAL_GPIO_Init+0x212>
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	4a4b      	ldr	r2, [pc, #300]	@ (8001814 <HAL_GPIO_Init+0x328>)
 80016e6:	4293      	cmp	r3, r2
 80016e8:	d007      	beq.n	80016fa <HAL_GPIO_Init+0x20e>
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	4a4a      	ldr	r2, [pc, #296]	@ (8001818 <HAL_GPIO_Init+0x32c>)
 80016ee:	4293      	cmp	r3, r2
 80016f0:	d101      	bne.n	80016f6 <HAL_GPIO_Init+0x20a>
 80016f2:	2307      	movs	r3, #7
 80016f4:	e00e      	b.n	8001714 <HAL_GPIO_Init+0x228>
 80016f6:	2308      	movs	r3, #8
 80016f8:	e00c      	b.n	8001714 <HAL_GPIO_Init+0x228>
 80016fa:	2306      	movs	r3, #6
 80016fc:	e00a      	b.n	8001714 <HAL_GPIO_Init+0x228>
 80016fe:	2305      	movs	r3, #5
 8001700:	e008      	b.n	8001714 <HAL_GPIO_Init+0x228>
 8001702:	2304      	movs	r3, #4
 8001704:	e006      	b.n	8001714 <HAL_GPIO_Init+0x228>
 8001706:	2303      	movs	r3, #3
 8001708:	e004      	b.n	8001714 <HAL_GPIO_Init+0x228>
 800170a:	2302      	movs	r3, #2
 800170c:	e002      	b.n	8001714 <HAL_GPIO_Init+0x228>
 800170e:	2301      	movs	r3, #1
 8001710:	e000      	b.n	8001714 <HAL_GPIO_Init+0x228>
 8001712:	2300      	movs	r3, #0
 8001714:	69fa      	ldr	r2, [r7, #28]
 8001716:	f002 0203 	and.w	r2, r2, #3
 800171a:	0092      	lsls	r2, r2, #2
 800171c:	4093      	lsls	r3, r2
 800171e:	69ba      	ldr	r2, [r7, #24]
 8001720:	4313      	orrs	r3, r2
 8001722:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001724:	4934      	ldr	r1, [pc, #208]	@ (80017f8 <HAL_GPIO_Init+0x30c>)
 8001726:	69fb      	ldr	r3, [r7, #28]
 8001728:	089b      	lsrs	r3, r3, #2
 800172a:	3302      	adds	r3, #2
 800172c:	69ba      	ldr	r2, [r7, #24]
 800172e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001732:	4b3a      	ldr	r3, [pc, #232]	@ (800181c <HAL_GPIO_Init+0x330>)
 8001734:	689b      	ldr	r3, [r3, #8]
 8001736:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001738:	693b      	ldr	r3, [r7, #16]
 800173a:	43db      	mvns	r3, r3
 800173c:	69ba      	ldr	r2, [r7, #24]
 800173e:	4013      	ands	r3, r2
 8001740:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001742:	683b      	ldr	r3, [r7, #0]
 8001744:	685b      	ldr	r3, [r3, #4]
 8001746:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800174a:	2b00      	cmp	r3, #0
 800174c:	d003      	beq.n	8001756 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800174e:	69ba      	ldr	r2, [r7, #24]
 8001750:	693b      	ldr	r3, [r7, #16]
 8001752:	4313      	orrs	r3, r2
 8001754:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001756:	4a31      	ldr	r2, [pc, #196]	@ (800181c <HAL_GPIO_Init+0x330>)
 8001758:	69bb      	ldr	r3, [r7, #24]
 800175a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800175c:	4b2f      	ldr	r3, [pc, #188]	@ (800181c <HAL_GPIO_Init+0x330>)
 800175e:	68db      	ldr	r3, [r3, #12]
 8001760:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001762:	693b      	ldr	r3, [r7, #16]
 8001764:	43db      	mvns	r3, r3
 8001766:	69ba      	ldr	r2, [r7, #24]
 8001768:	4013      	ands	r3, r2
 800176a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800176c:	683b      	ldr	r3, [r7, #0]
 800176e:	685b      	ldr	r3, [r3, #4]
 8001770:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001774:	2b00      	cmp	r3, #0
 8001776:	d003      	beq.n	8001780 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001778:	69ba      	ldr	r2, [r7, #24]
 800177a:	693b      	ldr	r3, [r7, #16]
 800177c:	4313      	orrs	r3, r2
 800177e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001780:	4a26      	ldr	r2, [pc, #152]	@ (800181c <HAL_GPIO_Init+0x330>)
 8001782:	69bb      	ldr	r3, [r7, #24]
 8001784:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001786:	4b25      	ldr	r3, [pc, #148]	@ (800181c <HAL_GPIO_Init+0x330>)
 8001788:	685b      	ldr	r3, [r3, #4]
 800178a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800178c:	693b      	ldr	r3, [r7, #16]
 800178e:	43db      	mvns	r3, r3
 8001790:	69ba      	ldr	r2, [r7, #24]
 8001792:	4013      	ands	r3, r2
 8001794:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001796:	683b      	ldr	r3, [r7, #0]
 8001798:	685b      	ldr	r3, [r3, #4]
 800179a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800179e:	2b00      	cmp	r3, #0
 80017a0:	d003      	beq.n	80017aa <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80017a2:	69ba      	ldr	r2, [r7, #24]
 80017a4:	693b      	ldr	r3, [r7, #16]
 80017a6:	4313      	orrs	r3, r2
 80017a8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80017aa:	4a1c      	ldr	r2, [pc, #112]	@ (800181c <HAL_GPIO_Init+0x330>)
 80017ac:	69bb      	ldr	r3, [r7, #24]
 80017ae:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80017b0:	4b1a      	ldr	r3, [pc, #104]	@ (800181c <HAL_GPIO_Init+0x330>)
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80017b6:	693b      	ldr	r3, [r7, #16]
 80017b8:	43db      	mvns	r3, r3
 80017ba:	69ba      	ldr	r2, [r7, #24]
 80017bc:	4013      	ands	r3, r2
 80017be:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80017c0:	683b      	ldr	r3, [r7, #0]
 80017c2:	685b      	ldr	r3, [r3, #4]
 80017c4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d003      	beq.n	80017d4 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80017cc:	69ba      	ldr	r2, [r7, #24]
 80017ce:	693b      	ldr	r3, [r7, #16]
 80017d0:	4313      	orrs	r3, r2
 80017d2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80017d4:	4a11      	ldr	r2, [pc, #68]	@ (800181c <HAL_GPIO_Init+0x330>)
 80017d6:	69bb      	ldr	r3, [r7, #24]
 80017d8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80017da:	69fb      	ldr	r3, [r7, #28]
 80017dc:	3301      	adds	r3, #1
 80017de:	61fb      	str	r3, [r7, #28]
 80017e0:	69fb      	ldr	r3, [r7, #28]
 80017e2:	2b0f      	cmp	r3, #15
 80017e4:	f67f ae90 	bls.w	8001508 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80017e8:	bf00      	nop
 80017ea:	bf00      	nop
 80017ec:	3724      	adds	r7, #36	@ 0x24
 80017ee:	46bd      	mov	sp, r7
 80017f0:	bc80      	pop	{r7}
 80017f2:	4770      	bx	lr
 80017f4:	40023800 	.word	0x40023800
 80017f8:	40013800 	.word	0x40013800
 80017fc:	40020000 	.word	0x40020000
 8001800:	40020400 	.word	0x40020400
 8001804:	40020800 	.word	0x40020800
 8001808:	40020c00 	.word	0x40020c00
 800180c:	40021000 	.word	0x40021000
 8001810:	40021400 	.word	0x40021400
 8001814:	40021800 	.word	0x40021800
 8001818:	40021c00 	.word	0x40021c00
 800181c:	40013c00 	.word	0x40013c00

08001820 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001820:	b480      	push	{r7}
 8001822:	b083      	sub	sp, #12
 8001824:	af00      	add	r7, sp, #0
 8001826:	6078      	str	r0, [r7, #4]
 8001828:	460b      	mov	r3, r1
 800182a:	807b      	strh	r3, [r7, #2]
 800182c:	4613      	mov	r3, r2
 800182e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001830:	787b      	ldrb	r3, [r7, #1]
 8001832:	2b00      	cmp	r3, #0
 8001834:	d003      	beq.n	800183e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001836:	887a      	ldrh	r2, [r7, #2]
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800183c:	e003      	b.n	8001846 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800183e:	887b      	ldrh	r3, [r7, #2]
 8001840:	041a      	lsls	r2, r3, #16
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	619a      	str	r2, [r3, #24]
}
 8001846:	bf00      	nop
 8001848:	370c      	adds	r7, #12
 800184a:	46bd      	mov	sp, r7
 800184c:	bc80      	pop	{r7}
 800184e:	4770      	bx	lr

08001850 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001850:	b480      	push	{r7}
 8001852:	b085      	sub	sp, #20
 8001854:	af00      	add	r7, sp, #0
 8001856:	6078      	str	r0, [r7, #4]
 8001858:	460b      	mov	r3, r1
 800185a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	695b      	ldr	r3, [r3, #20]
 8001860:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001862:	887a      	ldrh	r2, [r7, #2]
 8001864:	68fb      	ldr	r3, [r7, #12]
 8001866:	4013      	ands	r3, r2
 8001868:	041a      	lsls	r2, r3, #16
 800186a:	68fb      	ldr	r3, [r7, #12]
 800186c:	43d9      	mvns	r1, r3
 800186e:	887b      	ldrh	r3, [r7, #2]
 8001870:	400b      	ands	r3, r1
 8001872:	431a      	orrs	r2, r3
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	619a      	str	r2, [r3, #24]
}
 8001878:	bf00      	nop
 800187a:	3714      	adds	r7, #20
 800187c:	46bd      	mov	sp, r7
 800187e:	bc80      	pop	{r7}
 8001880:	4770      	bx	lr
	...

08001884 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001884:	b580      	push	{r7, lr}
 8001886:	b086      	sub	sp, #24
 8001888:	af00      	add	r7, sp, #0
 800188a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	2b00      	cmp	r3, #0
 8001890:	d101      	bne.n	8001896 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001892:	2301      	movs	r3, #1
 8001894:	e267      	b.n	8001d66 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	f003 0301 	and.w	r3, r3, #1
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d075      	beq.n	800198e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80018a2:	4b88      	ldr	r3, [pc, #544]	@ (8001ac4 <HAL_RCC_OscConfig+0x240>)
 80018a4:	689b      	ldr	r3, [r3, #8]
 80018a6:	f003 030c 	and.w	r3, r3, #12
 80018aa:	2b04      	cmp	r3, #4
 80018ac:	d00c      	beq.n	80018c8 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80018ae:	4b85      	ldr	r3, [pc, #532]	@ (8001ac4 <HAL_RCC_OscConfig+0x240>)
 80018b0:	689b      	ldr	r3, [r3, #8]
 80018b2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80018b6:	2b08      	cmp	r3, #8
 80018b8:	d112      	bne.n	80018e0 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80018ba:	4b82      	ldr	r3, [pc, #520]	@ (8001ac4 <HAL_RCC_OscConfig+0x240>)
 80018bc:	685b      	ldr	r3, [r3, #4]
 80018be:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80018c2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80018c6:	d10b      	bne.n	80018e0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80018c8:	4b7e      	ldr	r3, [pc, #504]	@ (8001ac4 <HAL_RCC_OscConfig+0x240>)
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	d05b      	beq.n	800198c <HAL_RCC_OscConfig+0x108>
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	685b      	ldr	r3, [r3, #4]
 80018d8:	2b00      	cmp	r3, #0
 80018da:	d157      	bne.n	800198c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80018dc:	2301      	movs	r3, #1
 80018de:	e242      	b.n	8001d66 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	685b      	ldr	r3, [r3, #4]
 80018e4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80018e8:	d106      	bne.n	80018f8 <HAL_RCC_OscConfig+0x74>
 80018ea:	4b76      	ldr	r3, [pc, #472]	@ (8001ac4 <HAL_RCC_OscConfig+0x240>)
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	4a75      	ldr	r2, [pc, #468]	@ (8001ac4 <HAL_RCC_OscConfig+0x240>)
 80018f0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80018f4:	6013      	str	r3, [r2, #0]
 80018f6:	e01d      	b.n	8001934 <HAL_RCC_OscConfig+0xb0>
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	685b      	ldr	r3, [r3, #4]
 80018fc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001900:	d10c      	bne.n	800191c <HAL_RCC_OscConfig+0x98>
 8001902:	4b70      	ldr	r3, [pc, #448]	@ (8001ac4 <HAL_RCC_OscConfig+0x240>)
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	4a6f      	ldr	r2, [pc, #444]	@ (8001ac4 <HAL_RCC_OscConfig+0x240>)
 8001908:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800190c:	6013      	str	r3, [r2, #0]
 800190e:	4b6d      	ldr	r3, [pc, #436]	@ (8001ac4 <HAL_RCC_OscConfig+0x240>)
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	4a6c      	ldr	r2, [pc, #432]	@ (8001ac4 <HAL_RCC_OscConfig+0x240>)
 8001914:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001918:	6013      	str	r3, [r2, #0]
 800191a:	e00b      	b.n	8001934 <HAL_RCC_OscConfig+0xb0>
 800191c:	4b69      	ldr	r3, [pc, #420]	@ (8001ac4 <HAL_RCC_OscConfig+0x240>)
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	4a68      	ldr	r2, [pc, #416]	@ (8001ac4 <HAL_RCC_OscConfig+0x240>)
 8001922:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001926:	6013      	str	r3, [r2, #0]
 8001928:	4b66      	ldr	r3, [pc, #408]	@ (8001ac4 <HAL_RCC_OscConfig+0x240>)
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	4a65      	ldr	r2, [pc, #404]	@ (8001ac4 <HAL_RCC_OscConfig+0x240>)
 800192e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001932:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	685b      	ldr	r3, [r3, #4]
 8001938:	2b00      	cmp	r3, #0
 800193a:	d013      	beq.n	8001964 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800193c:	f7ff fc0a 	bl	8001154 <HAL_GetTick>
 8001940:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001942:	e008      	b.n	8001956 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001944:	f7ff fc06 	bl	8001154 <HAL_GetTick>
 8001948:	4602      	mov	r2, r0
 800194a:	693b      	ldr	r3, [r7, #16]
 800194c:	1ad3      	subs	r3, r2, r3
 800194e:	2b64      	cmp	r3, #100	@ 0x64
 8001950:	d901      	bls.n	8001956 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001952:	2303      	movs	r3, #3
 8001954:	e207      	b.n	8001d66 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001956:	4b5b      	ldr	r3, [pc, #364]	@ (8001ac4 <HAL_RCC_OscConfig+0x240>)
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800195e:	2b00      	cmp	r3, #0
 8001960:	d0f0      	beq.n	8001944 <HAL_RCC_OscConfig+0xc0>
 8001962:	e014      	b.n	800198e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001964:	f7ff fbf6 	bl	8001154 <HAL_GetTick>
 8001968:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800196a:	e008      	b.n	800197e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800196c:	f7ff fbf2 	bl	8001154 <HAL_GetTick>
 8001970:	4602      	mov	r2, r0
 8001972:	693b      	ldr	r3, [r7, #16]
 8001974:	1ad3      	subs	r3, r2, r3
 8001976:	2b64      	cmp	r3, #100	@ 0x64
 8001978:	d901      	bls.n	800197e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800197a:	2303      	movs	r3, #3
 800197c:	e1f3      	b.n	8001d66 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800197e:	4b51      	ldr	r3, [pc, #324]	@ (8001ac4 <HAL_RCC_OscConfig+0x240>)
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001986:	2b00      	cmp	r3, #0
 8001988:	d1f0      	bne.n	800196c <HAL_RCC_OscConfig+0xe8>
 800198a:	e000      	b.n	800198e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800198c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	f003 0302 	and.w	r3, r3, #2
 8001996:	2b00      	cmp	r3, #0
 8001998:	d063      	beq.n	8001a62 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800199a:	4b4a      	ldr	r3, [pc, #296]	@ (8001ac4 <HAL_RCC_OscConfig+0x240>)
 800199c:	689b      	ldr	r3, [r3, #8]
 800199e:	f003 030c 	and.w	r3, r3, #12
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	d00b      	beq.n	80019be <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80019a6:	4b47      	ldr	r3, [pc, #284]	@ (8001ac4 <HAL_RCC_OscConfig+0x240>)
 80019a8:	689b      	ldr	r3, [r3, #8]
 80019aa:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80019ae:	2b08      	cmp	r3, #8
 80019b0:	d11c      	bne.n	80019ec <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80019b2:	4b44      	ldr	r3, [pc, #272]	@ (8001ac4 <HAL_RCC_OscConfig+0x240>)
 80019b4:	685b      	ldr	r3, [r3, #4]
 80019b6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d116      	bne.n	80019ec <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80019be:	4b41      	ldr	r3, [pc, #260]	@ (8001ac4 <HAL_RCC_OscConfig+0x240>)
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	f003 0302 	and.w	r3, r3, #2
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d005      	beq.n	80019d6 <HAL_RCC_OscConfig+0x152>
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	68db      	ldr	r3, [r3, #12]
 80019ce:	2b01      	cmp	r3, #1
 80019d0:	d001      	beq.n	80019d6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80019d2:	2301      	movs	r3, #1
 80019d4:	e1c7      	b.n	8001d66 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80019d6:	4b3b      	ldr	r3, [pc, #236]	@ (8001ac4 <HAL_RCC_OscConfig+0x240>)
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	691b      	ldr	r3, [r3, #16]
 80019e2:	00db      	lsls	r3, r3, #3
 80019e4:	4937      	ldr	r1, [pc, #220]	@ (8001ac4 <HAL_RCC_OscConfig+0x240>)
 80019e6:	4313      	orrs	r3, r2
 80019e8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80019ea:	e03a      	b.n	8001a62 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	68db      	ldr	r3, [r3, #12]
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	d020      	beq.n	8001a36 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80019f4:	4b34      	ldr	r3, [pc, #208]	@ (8001ac8 <HAL_RCC_OscConfig+0x244>)
 80019f6:	2201      	movs	r2, #1
 80019f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019fa:	f7ff fbab 	bl	8001154 <HAL_GetTick>
 80019fe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a00:	e008      	b.n	8001a14 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001a02:	f7ff fba7 	bl	8001154 <HAL_GetTick>
 8001a06:	4602      	mov	r2, r0
 8001a08:	693b      	ldr	r3, [r7, #16]
 8001a0a:	1ad3      	subs	r3, r2, r3
 8001a0c:	2b02      	cmp	r3, #2
 8001a0e:	d901      	bls.n	8001a14 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001a10:	2303      	movs	r3, #3
 8001a12:	e1a8      	b.n	8001d66 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a14:	4b2b      	ldr	r3, [pc, #172]	@ (8001ac4 <HAL_RCC_OscConfig+0x240>)
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	f003 0302 	and.w	r3, r3, #2
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d0f0      	beq.n	8001a02 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a20:	4b28      	ldr	r3, [pc, #160]	@ (8001ac4 <HAL_RCC_OscConfig+0x240>)
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	691b      	ldr	r3, [r3, #16]
 8001a2c:	00db      	lsls	r3, r3, #3
 8001a2e:	4925      	ldr	r1, [pc, #148]	@ (8001ac4 <HAL_RCC_OscConfig+0x240>)
 8001a30:	4313      	orrs	r3, r2
 8001a32:	600b      	str	r3, [r1, #0]
 8001a34:	e015      	b.n	8001a62 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001a36:	4b24      	ldr	r3, [pc, #144]	@ (8001ac8 <HAL_RCC_OscConfig+0x244>)
 8001a38:	2200      	movs	r2, #0
 8001a3a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a3c:	f7ff fb8a 	bl	8001154 <HAL_GetTick>
 8001a40:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001a42:	e008      	b.n	8001a56 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001a44:	f7ff fb86 	bl	8001154 <HAL_GetTick>
 8001a48:	4602      	mov	r2, r0
 8001a4a:	693b      	ldr	r3, [r7, #16]
 8001a4c:	1ad3      	subs	r3, r2, r3
 8001a4e:	2b02      	cmp	r3, #2
 8001a50:	d901      	bls.n	8001a56 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001a52:	2303      	movs	r3, #3
 8001a54:	e187      	b.n	8001d66 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001a56:	4b1b      	ldr	r3, [pc, #108]	@ (8001ac4 <HAL_RCC_OscConfig+0x240>)
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	f003 0302 	and.w	r3, r3, #2
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	d1f0      	bne.n	8001a44 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	f003 0308 	and.w	r3, r3, #8
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d036      	beq.n	8001adc <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	695b      	ldr	r3, [r3, #20]
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	d016      	beq.n	8001aa4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001a76:	4b15      	ldr	r3, [pc, #84]	@ (8001acc <HAL_RCC_OscConfig+0x248>)
 8001a78:	2201      	movs	r2, #1
 8001a7a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001a7c:	f7ff fb6a 	bl	8001154 <HAL_GetTick>
 8001a80:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001a82:	e008      	b.n	8001a96 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001a84:	f7ff fb66 	bl	8001154 <HAL_GetTick>
 8001a88:	4602      	mov	r2, r0
 8001a8a:	693b      	ldr	r3, [r7, #16]
 8001a8c:	1ad3      	subs	r3, r2, r3
 8001a8e:	2b02      	cmp	r3, #2
 8001a90:	d901      	bls.n	8001a96 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001a92:	2303      	movs	r3, #3
 8001a94:	e167      	b.n	8001d66 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001a96:	4b0b      	ldr	r3, [pc, #44]	@ (8001ac4 <HAL_RCC_OscConfig+0x240>)
 8001a98:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001a9a:	f003 0302 	and.w	r3, r3, #2
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	d0f0      	beq.n	8001a84 <HAL_RCC_OscConfig+0x200>
 8001aa2:	e01b      	b.n	8001adc <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001aa4:	4b09      	ldr	r3, [pc, #36]	@ (8001acc <HAL_RCC_OscConfig+0x248>)
 8001aa6:	2200      	movs	r2, #0
 8001aa8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001aaa:	f7ff fb53 	bl	8001154 <HAL_GetTick>
 8001aae:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001ab0:	e00e      	b.n	8001ad0 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001ab2:	f7ff fb4f 	bl	8001154 <HAL_GetTick>
 8001ab6:	4602      	mov	r2, r0
 8001ab8:	693b      	ldr	r3, [r7, #16]
 8001aba:	1ad3      	subs	r3, r2, r3
 8001abc:	2b02      	cmp	r3, #2
 8001abe:	d907      	bls.n	8001ad0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001ac0:	2303      	movs	r3, #3
 8001ac2:	e150      	b.n	8001d66 <HAL_RCC_OscConfig+0x4e2>
 8001ac4:	40023800 	.word	0x40023800
 8001ac8:	42470000 	.word	0x42470000
 8001acc:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001ad0:	4b88      	ldr	r3, [pc, #544]	@ (8001cf4 <HAL_RCC_OscConfig+0x470>)
 8001ad2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001ad4:	f003 0302 	and.w	r3, r3, #2
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	d1ea      	bne.n	8001ab2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	f003 0304 	and.w	r3, r3, #4
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	f000 8097 	beq.w	8001c18 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001aea:	2300      	movs	r3, #0
 8001aec:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001aee:	4b81      	ldr	r3, [pc, #516]	@ (8001cf4 <HAL_RCC_OscConfig+0x470>)
 8001af0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001af2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	d10f      	bne.n	8001b1a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001afa:	2300      	movs	r3, #0
 8001afc:	60bb      	str	r3, [r7, #8]
 8001afe:	4b7d      	ldr	r3, [pc, #500]	@ (8001cf4 <HAL_RCC_OscConfig+0x470>)
 8001b00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b02:	4a7c      	ldr	r2, [pc, #496]	@ (8001cf4 <HAL_RCC_OscConfig+0x470>)
 8001b04:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001b08:	6413      	str	r3, [r2, #64]	@ 0x40
 8001b0a:	4b7a      	ldr	r3, [pc, #488]	@ (8001cf4 <HAL_RCC_OscConfig+0x470>)
 8001b0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b0e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b12:	60bb      	str	r3, [r7, #8]
 8001b14:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001b16:	2301      	movs	r3, #1
 8001b18:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b1a:	4b77      	ldr	r3, [pc, #476]	@ (8001cf8 <HAL_RCC_OscConfig+0x474>)
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d118      	bne.n	8001b58 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001b26:	4b74      	ldr	r3, [pc, #464]	@ (8001cf8 <HAL_RCC_OscConfig+0x474>)
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	4a73      	ldr	r2, [pc, #460]	@ (8001cf8 <HAL_RCC_OscConfig+0x474>)
 8001b2c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001b30:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001b32:	f7ff fb0f 	bl	8001154 <HAL_GetTick>
 8001b36:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b38:	e008      	b.n	8001b4c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001b3a:	f7ff fb0b 	bl	8001154 <HAL_GetTick>
 8001b3e:	4602      	mov	r2, r0
 8001b40:	693b      	ldr	r3, [r7, #16]
 8001b42:	1ad3      	subs	r3, r2, r3
 8001b44:	2b02      	cmp	r3, #2
 8001b46:	d901      	bls.n	8001b4c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001b48:	2303      	movs	r3, #3
 8001b4a:	e10c      	b.n	8001d66 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b4c:	4b6a      	ldr	r3, [pc, #424]	@ (8001cf8 <HAL_RCC_OscConfig+0x474>)
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d0f0      	beq.n	8001b3a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	689b      	ldr	r3, [r3, #8]
 8001b5c:	2b01      	cmp	r3, #1
 8001b5e:	d106      	bne.n	8001b6e <HAL_RCC_OscConfig+0x2ea>
 8001b60:	4b64      	ldr	r3, [pc, #400]	@ (8001cf4 <HAL_RCC_OscConfig+0x470>)
 8001b62:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001b64:	4a63      	ldr	r2, [pc, #396]	@ (8001cf4 <HAL_RCC_OscConfig+0x470>)
 8001b66:	f043 0301 	orr.w	r3, r3, #1
 8001b6a:	6713      	str	r3, [r2, #112]	@ 0x70
 8001b6c:	e01c      	b.n	8001ba8 <HAL_RCC_OscConfig+0x324>
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	689b      	ldr	r3, [r3, #8]
 8001b72:	2b05      	cmp	r3, #5
 8001b74:	d10c      	bne.n	8001b90 <HAL_RCC_OscConfig+0x30c>
 8001b76:	4b5f      	ldr	r3, [pc, #380]	@ (8001cf4 <HAL_RCC_OscConfig+0x470>)
 8001b78:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001b7a:	4a5e      	ldr	r2, [pc, #376]	@ (8001cf4 <HAL_RCC_OscConfig+0x470>)
 8001b7c:	f043 0304 	orr.w	r3, r3, #4
 8001b80:	6713      	str	r3, [r2, #112]	@ 0x70
 8001b82:	4b5c      	ldr	r3, [pc, #368]	@ (8001cf4 <HAL_RCC_OscConfig+0x470>)
 8001b84:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001b86:	4a5b      	ldr	r2, [pc, #364]	@ (8001cf4 <HAL_RCC_OscConfig+0x470>)
 8001b88:	f043 0301 	orr.w	r3, r3, #1
 8001b8c:	6713      	str	r3, [r2, #112]	@ 0x70
 8001b8e:	e00b      	b.n	8001ba8 <HAL_RCC_OscConfig+0x324>
 8001b90:	4b58      	ldr	r3, [pc, #352]	@ (8001cf4 <HAL_RCC_OscConfig+0x470>)
 8001b92:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001b94:	4a57      	ldr	r2, [pc, #348]	@ (8001cf4 <HAL_RCC_OscConfig+0x470>)
 8001b96:	f023 0301 	bic.w	r3, r3, #1
 8001b9a:	6713      	str	r3, [r2, #112]	@ 0x70
 8001b9c:	4b55      	ldr	r3, [pc, #340]	@ (8001cf4 <HAL_RCC_OscConfig+0x470>)
 8001b9e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001ba0:	4a54      	ldr	r2, [pc, #336]	@ (8001cf4 <HAL_RCC_OscConfig+0x470>)
 8001ba2:	f023 0304 	bic.w	r3, r3, #4
 8001ba6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	689b      	ldr	r3, [r3, #8]
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d015      	beq.n	8001bdc <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001bb0:	f7ff fad0 	bl	8001154 <HAL_GetTick>
 8001bb4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001bb6:	e00a      	b.n	8001bce <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001bb8:	f7ff facc 	bl	8001154 <HAL_GetTick>
 8001bbc:	4602      	mov	r2, r0
 8001bbe:	693b      	ldr	r3, [r7, #16]
 8001bc0:	1ad3      	subs	r3, r2, r3
 8001bc2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001bc6:	4293      	cmp	r3, r2
 8001bc8:	d901      	bls.n	8001bce <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8001bca:	2303      	movs	r3, #3
 8001bcc:	e0cb      	b.n	8001d66 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001bce:	4b49      	ldr	r3, [pc, #292]	@ (8001cf4 <HAL_RCC_OscConfig+0x470>)
 8001bd0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001bd2:	f003 0302 	and.w	r3, r3, #2
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d0ee      	beq.n	8001bb8 <HAL_RCC_OscConfig+0x334>
 8001bda:	e014      	b.n	8001c06 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001bdc:	f7ff faba 	bl	8001154 <HAL_GetTick>
 8001be0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001be2:	e00a      	b.n	8001bfa <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001be4:	f7ff fab6 	bl	8001154 <HAL_GetTick>
 8001be8:	4602      	mov	r2, r0
 8001bea:	693b      	ldr	r3, [r7, #16]
 8001bec:	1ad3      	subs	r3, r2, r3
 8001bee:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001bf2:	4293      	cmp	r3, r2
 8001bf4:	d901      	bls.n	8001bfa <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8001bf6:	2303      	movs	r3, #3
 8001bf8:	e0b5      	b.n	8001d66 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001bfa:	4b3e      	ldr	r3, [pc, #248]	@ (8001cf4 <HAL_RCC_OscConfig+0x470>)
 8001bfc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001bfe:	f003 0302 	and.w	r3, r3, #2
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d1ee      	bne.n	8001be4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001c06:	7dfb      	ldrb	r3, [r7, #23]
 8001c08:	2b01      	cmp	r3, #1
 8001c0a:	d105      	bne.n	8001c18 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001c0c:	4b39      	ldr	r3, [pc, #228]	@ (8001cf4 <HAL_RCC_OscConfig+0x470>)
 8001c0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c10:	4a38      	ldr	r2, [pc, #224]	@ (8001cf4 <HAL_RCC_OscConfig+0x470>)
 8001c12:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001c16:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	699b      	ldr	r3, [r3, #24]
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	f000 80a1 	beq.w	8001d64 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001c22:	4b34      	ldr	r3, [pc, #208]	@ (8001cf4 <HAL_RCC_OscConfig+0x470>)
 8001c24:	689b      	ldr	r3, [r3, #8]
 8001c26:	f003 030c 	and.w	r3, r3, #12
 8001c2a:	2b08      	cmp	r3, #8
 8001c2c:	d05c      	beq.n	8001ce8 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	699b      	ldr	r3, [r3, #24]
 8001c32:	2b02      	cmp	r3, #2
 8001c34:	d141      	bne.n	8001cba <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c36:	4b31      	ldr	r3, [pc, #196]	@ (8001cfc <HAL_RCC_OscConfig+0x478>)
 8001c38:	2200      	movs	r2, #0
 8001c3a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c3c:	f7ff fa8a 	bl	8001154 <HAL_GetTick>
 8001c40:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001c42:	e008      	b.n	8001c56 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c44:	f7ff fa86 	bl	8001154 <HAL_GetTick>
 8001c48:	4602      	mov	r2, r0
 8001c4a:	693b      	ldr	r3, [r7, #16]
 8001c4c:	1ad3      	subs	r3, r2, r3
 8001c4e:	2b02      	cmp	r3, #2
 8001c50:	d901      	bls.n	8001c56 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8001c52:	2303      	movs	r3, #3
 8001c54:	e087      	b.n	8001d66 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001c56:	4b27      	ldr	r3, [pc, #156]	@ (8001cf4 <HAL_RCC_OscConfig+0x470>)
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d1f0      	bne.n	8001c44 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	69da      	ldr	r2, [r3, #28]
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	6a1b      	ldr	r3, [r3, #32]
 8001c6a:	431a      	orrs	r2, r3
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c70:	019b      	lsls	r3, r3, #6
 8001c72:	431a      	orrs	r2, r3
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c78:	085b      	lsrs	r3, r3, #1
 8001c7a:	3b01      	subs	r3, #1
 8001c7c:	041b      	lsls	r3, r3, #16
 8001c7e:	431a      	orrs	r2, r3
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c84:	061b      	lsls	r3, r3, #24
 8001c86:	491b      	ldr	r1, [pc, #108]	@ (8001cf4 <HAL_RCC_OscConfig+0x470>)
 8001c88:	4313      	orrs	r3, r2
 8001c8a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001c8c:	4b1b      	ldr	r3, [pc, #108]	@ (8001cfc <HAL_RCC_OscConfig+0x478>)
 8001c8e:	2201      	movs	r2, #1
 8001c90:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c92:	f7ff fa5f 	bl	8001154 <HAL_GetTick>
 8001c96:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001c98:	e008      	b.n	8001cac <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c9a:	f7ff fa5b 	bl	8001154 <HAL_GetTick>
 8001c9e:	4602      	mov	r2, r0
 8001ca0:	693b      	ldr	r3, [r7, #16]
 8001ca2:	1ad3      	subs	r3, r2, r3
 8001ca4:	2b02      	cmp	r3, #2
 8001ca6:	d901      	bls.n	8001cac <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001ca8:	2303      	movs	r3, #3
 8001caa:	e05c      	b.n	8001d66 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001cac:	4b11      	ldr	r3, [pc, #68]	@ (8001cf4 <HAL_RCC_OscConfig+0x470>)
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	d0f0      	beq.n	8001c9a <HAL_RCC_OscConfig+0x416>
 8001cb8:	e054      	b.n	8001d64 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001cba:	4b10      	ldr	r3, [pc, #64]	@ (8001cfc <HAL_RCC_OscConfig+0x478>)
 8001cbc:	2200      	movs	r2, #0
 8001cbe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cc0:	f7ff fa48 	bl	8001154 <HAL_GetTick>
 8001cc4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001cc6:	e008      	b.n	8001cda <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001cc8:	f7ff fa44 	bl	8001154 <HAL_GetTick>
 8001ccc:	4602      	mov	r2, r0
 8001cce:	693b      	ldr	r3, [r7, #16]
 8001cd0:	1ad3      	subs	r3, r2, r3
 8001cd2:	2b02      	cmp	r3, #2
 8001cd4:	d901      	bls.n	8001cda <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8001cd6:	2303      	movs	r3, #3
 8001cd8:	e045      	b.n	8001d66 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001cda:	4b06      	ldr	r3, [pc, #24]	@ (8001cf4 <HAL_RCC_OscConfig+0x470>)
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d1f0      	bne.n	8001cc8 <HAL_RCC_OscConfig+0x444>
 8001ce6:	e03d      	b.n	8001d64 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	699b      	ldr	r3, [r3, #24]
 8001cec:	2b01      	cmp	r3, #1
 8001cee:	d107      	bne.n	8001d00 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001cf0:	2301      	movs	r3, #1
 8001cf2:	e038      	b.n	8001d66 <HAL_RCC_OscConfig+0x4e2>
 8001cf4:	40023800 	.word	0x40023800
 8001cf8:	40007000 	.word	0x40007000
 8001cfc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001d00:	4b1b      	ldr	r3, [pc, #108]	@ (8001d70 <HAL_RCC_OscConfig+0x4ec>)
 8001d02:	685b      	ldr	r3, [r3, #4]
 8001d04:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	699b      	ldr	r3, [r3, #24]
 8001d0a:	2b01      	cmp	r3, #1
 8001d0c:	d028      	beq.n	8001d60 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001d0e:	68fb      	ldr	r3, [r7, #12]
 8001d10:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001d18:	429a      	cmp	r2, r3
 8001d1a:	d121      	bne.n	8001d60 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001d1c:	68fb      	ldr	r3, [r7, #12]
 8001d1e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001d26:	429a      	cmp	r2, r3
 8001d28:	d11a      	bne.n	8001d60 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001d2a:	68fa      	ldr	r2, [r7, #12]
 8001d2c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8001d30:	4013      	ands	r3, r2
 8001d32:	687a      	ldr	r2, [r7, #4]
 8001d34:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001d36:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001d38:	4293      	cmp	r3, r2
 8001d3a:	d111      	bne.n	8001d60 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001d3c:	68fb      	ldr	r3, [r7, #12]
 8001d3e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d46:	085b      	lsrs	r3, r3, #1
 8001d48:	3b01      	subs	r3, #1
 8001d4a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001d4c:	429a      	cmp	r2, r3
 8001d4e:	d107      	bne.n	8001d60 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001d50:	68fb      	ldr	r3, [r7, #12]
 8001d52:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d5a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001d5c:	429a      	cmp	r2, r3
 8001d5e:	d001      	beq.n	8001d64 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8001d60:	2301      	movs	r3, #1
 8001d62:	e000      	b.n	8001d66 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001d64:	2300      	movs	r3, #0
}
 8001d66:	4618      	mov	r0, r3
 8001d68:	3718      	adds	r7, #24
 8001d6a:	46bd      	mov	sp, r7
 8001d6c:	bd80      	pop	{r7, pc}
 8001d6e:	bf00      	nop
 8001d70:	40023800 	.word	0x40023800

08001d74 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001d74:	b580      	push	{r7, lr}
 8001d76:	b084      	sub	sp, #16
 8001d78:	af00      	add	r7, sp, #0
 8001d7a:	6078      	str	r0, [r7, #4]
 8001d7c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d101      	bne.n	8001d88 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001d84:	2301      	movs	r3, #1
 8001d86:	e0cc      	b.n	8001f22 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001d88:	4b68      	ldr	r3, [pc, #416]	@ (8001f2c <HAL_RCC_ClockConfig+0x1b8>)
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	f003 0307 	and.w	r3, r3, #7
 8001d90:	683a      	ldr	r2, [r7, #0]
 8001d92:	429a      	cmp	r2, r3
 8001d94:	d90c      	bls.n	8001db0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d96:	4b65      	ldr	r3, [pc, #404]	@ (8001f2c <HAL_RCC_ClockConfig+0x1b8>)
 8001d98:	683a      	ldr	r2, [r7, #0]
 8001d9a:	b2d2      	uxtb	r2, r2
 8001d9c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d9e:	4b63      	ldr	r3, [pc, #396]	@ (8001f2c <HAL_RCC_ClockConfig+0x1b8>)
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	f003 0307 	and.w	r3, r3, #7
 8001da6:	683a      	ldr	r2, [r7, #0]
 8001da8:	429a      	cmp	r2, r3
 8001daa:	d001      	beq.n	8001db0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001dac:	2301      	movs	r3, #1
 8001dae:	e0b8      	b.n	8001f22 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	f003 0302 	and.w	r3, r3, #2
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d020      	beq.n	8001dfe <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	f003 0304 	and.w	r3, r3, #4
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d005      	beq.n	8001dd4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001dc8:	4b59      	ldr	r3, [pc, #356]	@ (8001f30 <HAL_RCC_ClockConfig+0x1bc>)
 8001dca:	689b      	ldr	r3, [r3, #8]
 8001dcc:	4a58      	ldr	r2, [pc, #352]	@ (8001f30 <HAL_RCC_ClockConfig+0x1bc>)
 8001dce:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8001dd2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	f003 0308 	and.w	r3, r3, #8
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d005      	beq.n	8001dec <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001de0:	4b53      	ldr	r3, [pc, #332]	@ (8001f30 <HAL_RCC_ClockConfig+0x1bc>)
 8001de2:	689b      	ldr	r3, [r3, #8]
 8001de4:	4a52      	ldr	r2, [pc, #328]	@ (8001f30 <HAL_RCC_ClockConfig+0x1bc>)
 8001de6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8001dea:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001dec:	4b50      	ldr	r3, [pc, #320]	@ (8001f30 <HAL_RCC_ClockConfig+0x1bc>)
 8001dee:	689b      	ldr	r3, [r3, #8]
 8001df0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	689b      	ldr	r3, [r3, #8]
 8001df8:	494d      	ldr	r1, [pc, #308]	@ (8001f30 <HAL_RCC_ClockConfig+0x1bc>)
 8001dfa:	4313      	orrs	r3, r2
 8001dfc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	f003 0301 	and.w	r3, r3, #1
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d044      	beq.n	8001e94 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	685b      	ldr	r3, [r3, #4]
 8001e0e:	2b01      	cmp	r3, #1
 8001e10:	d107      	bne.n	8001e22 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e12:	4b47      	ldr	r3, [pc, #284]	@ (8001f30 <HAL_RCC_ClockConfig+0x1bc>)
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d119      	bne.n	8001e52 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001e1e:	2301      	movs	r3, #1
 8001e20:	e07f      	b.n	8001f22 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	685b      	ldr	r3, [r3, #4]
 8001e26:	2b02      	cmp	r3, #2
 8001e28:	d003      	beq.n	8001e32 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001e2e:	2b03      	cmp	r3, #3
 8001e30:	d107      	bne.n	8001e42 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001e32:	4b3f      	ldr	r3, [pc, #252]	@ (8001f30 <HAL_RCC_ClockConfig+0x1bc>)
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d109      	bne.n	8001e52 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001e3e:	2301      	movs	r3, #1
 8001e40:	e06f      	b.n	8001f22 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e42:	4b3b      	ldr	r3, [pc, #236]	@ (8001f30 <HAL_RCC_ClockConfig+0x1bc>)
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	f003 0302 	and.w	r3, r3, #2
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	d101      	bne.n	8001e52 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001e4e:	2301      	movs	r3, #1
 8001e50:	e067      	b.n	8001f22 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001e52:	4b37      	ldr	r3, [pc, #220]	@ (8001f30 <HAL_RCC_ClockConfig+0x1bc>)
 8001e54:	689b      	ldr	r3, [r3, #8]
 8001e56:	f023 0203 	bic.w	r2, r3, #3
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	685b      	ldr	r3, [r3, #4]
 8001e5e:	4934      	ldr	r1, [pc, #208]	@ (8001f30 <HAL_RCC_ClockConfig+0x1bc>)
 8001e60:	4313      	orrs	r3, r2
 8001e62:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001e64:	f7ff f976 	bl	8001154 <HAL_GetTick>
 8001e68:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e6a:	e00a      	b.n	8001e82 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001e6c:	f7ff f972 	bl	8001154 <HAL_GetTick>
 8001e70:	4602      	mov	r2, r0
 8001e72:	68fb      	ldr	r3, [r7, #12]
 8001e74:	1ad3      	subs	r3, r2, r3
 8001e76:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001e7a:	4293      	cmp	r3, r2
 8001e7c:	d901      	bls.n	8001e82 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001e7e:	2303      	movs	r3, #3
 8001e80:	e04f      	b.n	8001f22 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e82:	4b2b      	ldr	r3, [pc, #172]	@ (8001f30 <HAL_RCC_ClockConfig+0x1bc>)
 8001e84:	689b      	ldr	r3, [r3, #8]
 8001e86:	f003 020c 	and.w	r2, r3, #12
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	685b      	ldr	r3, [r3, #4]
 8001e8e:	009b      	lsls	r3, r3, #2
 8001e90:	429a      	cmp	r2, r3
 8001e92:	d1eb      	bne.n	8001e6c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001e94:	4b25      	ldr	r3, [pc, #148]	@ (8001f2c <HAL_RCC_ClockConfig+0x1b8>)
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	f003 0307 	and.w	r3, r3, #7
 8001e9c:	683a      	ldr	r2, [r7, #0]
 8001e9e:	429a      	cmp	r2, r3
 8001ea0:	d20c      	bcs.n	8001ebc <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001ea2:	4b22      	ldr	r3, [pc, #136]	@ (8001f2c <HAL_RCC_ClockConfig+0x1b8>)
 8001ea4:	683a      	ldr	r2, [r7, #0]
 8001ea6:	b2d2      	uxtb	r2, r2
 8001ea8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001eaa:	4b20      	ldr	r3, [pc, #128]	@ (8001f2c <HAL_RCC_ClockConfig+0x1b8>)
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	f003 0307 	and.w	r3, r3, #7
 8001eb2:	683a      	ldr	r2, [r7, #0]
 8001eb4:	429a      	cmp	r2, r3
 8001eb6:	d001      	beq.n	8001ebc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001eb8:	2301      	movs	r3, #1
 8001eba:	e032      	b.n	8001f22 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	f003 0304 	and.w	r3, r3, #4
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	d008      	beq.n	8001eda <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001ec8:	4b19      	ldr	r3, [pc, #100]	@ (8001f30 <HAL_RCC_ClockConfig+0x1bc>)
 8001eca:	689b      	ldr	r3, [r3, #8]
 8001ecc:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	68db      	ldr	r3, [r3, #12]
 8001ed4:	4916      	ldr	r1, [pc, #88]	@ (8001f30 <HAL_RCC_ClockConfig+0x1bc>)
 8001ed6:	4313      	orrs	r3, r2
 8001ed8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	f003 0308 	and.w	r3, r3, #8
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d009      	beq.n	8001efa <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001ee6:	4b12      	ldr	r3, [pc, #72]	@ (8001f30 <HAL_RCC_ClockConfig+0x1bc>)
 8001ee8:	689b      	ldr	r3, [r3, #8]
 8001eea:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	691b      	ldr	r3, [r3, #16]
 8001ef2:	00db      	lsls	r3, r3, #3
 8001ef4:	490e      	ldr	r1, [pc, #56]	@ (8001f30 <HAL_RCC_ClockConfig+0x1bc>)
 8001ef6:	4313      	orrs	r3, r2
 8001ef8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001efa:	f000 f821 	bl	8001f40 <HAL_RCC_GetSysClockFreq>
 8001efe:	4602      	mov	r2, r0
 8001f00:	4b0b      	ldr	r3, [pc, #44]	@ (8001f30 <HAL_RCC_ClockConfig+0x1bc>)
 8001f02:	689b      	ldr	r3, [r3, #8]
 8001f04:	091b      	lsrs	r3, r3, #4
 8001f06:	f003 030f 	and.w	r3, r3, #15
 8001f0a:	490a      	ldr	r1, [pc, #40]	@ (8001f34 <HAL_RCC_ClockConfig+0x1c0>)
 8001f0c:	5ccb      	ldrb	r3, [r1, r3]
 8001f0e:	fa22 f303 	lsr.w	r3, r2, r3
 8001f12:	4a09      	ldr	r2, [pc, #36]	@ (8001f38 <HAL_RCC_ClockConfig+0x1c4>)
 8001f14:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8001f16:	4b09      	ldr	r3, [pc, #36]	@ (8001f3c <HAL_RCC_ClockConfig+0x1c8>)
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	4618      	mov	r0, r3
 8001f1c:	f7ff f8d8 	bl	80010d0 <HAL_InitTick>

  return HAL_OK;
 8001f20:	2300      	movs	r3, #0
}
 8001f22:	4618      	mov	r0, r3
 8001f24:	3710      	adds	r7, #16
 8001f26:	46bd      	mov	sp, r7
 8001f28:	bd80      	pop	{r7, pc}
 8001f2a:	bf00      	nop
 8001f2c:	40023c00 	.word	0x40023c00
 8001f30:	40023800 	.word	0x40023800
 8001f34:	08003be4 	.word	0x08003be4
 8001f38:	20000000 	.word	0x20000000
 8001f3c:	20000004 	.word	0x20000004

08001f40 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001f40:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001f44:	b094      	sub	sp, #80	@ 0x50
 8001f46:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001f48:	2300      	movs	r3, #0
 8001f4a:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8001f4c:	2300      	movs	r3, #0
 8001f4e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8001f50:	2300      	movs	r3, #0
 8001f52:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8001f54:	2300      	movs	r3, #0
 8001f56:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001f58:	4b7c      	ldr	r3, [pc, #496]	@ (800214c <HAL_RCC_GetSysClockFreq+0x20c>)
 8001f5a:	689b      	ldr	r3, [r3, #8]
 8001f5c:	f003 030c 	and.w	r3, r3, #12
 8001f60:	2b08      	cmp	r3, #8
 8001f62:	d00d      	beq.n	8001f80 <HAL_RCC_GetSysClockFreq+0x40>
 8001f64:	2b08      	cmp	r3, #8
 8001f66:	f200 80e7 	bhi.w	8002138 <HAL_RCC_GetSysClockFreq+0x1f8>
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d002      	beq.n	8001f74 <HAL_RCC_GetSysClockFreq+0x34>
 8001f6e:	2b04      	cmp	r3, #4
 8001f70:	d003      	beq.n	8001f7a <HAL_RCC_GetSysClockFreq+0x3a>
 8001f72:	e0e1      	b.n	8002138 <HAL_RCC_GetSysClockFreq+0x1f8>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001f74:	4b76      	ldr	r3, [pc, #472]	@ (8002150 <HAL_RCC_GetSysClockFreq+0x210>)
 8001f76:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001f78:	e0e1      	b.n	800213e <HAL_RCC_GetSysClockFreq+0x1fe>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001f7a:	4b76      	ldr	r3, [pc, #472]	@ (8002154 <HAL_RCC_GetSysClockFreq+0x214>)
 8001f7c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001f7e:	e0de      	b.n	800213e <HAL_RCC_GetSysClockFreq+0x1fe>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001f80:	4b72      	ldr	r3, [pc, #456]	@ (800214c <HAL_RCC_GetSysClockFreq+0x20c>)
 8001f82:	685b      	ldr	r3, [r3, #4]
 8001f84:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001f88:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001f8a:	4b70      	ldr	r3, [pc, #448]	@ (800214c <HAL_RCC_GetSysClockFreq+0x20c>)
 8001f8c:	685b      	ldr	r3, [r3, #4]
 8001f8e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d065      	beq.n	8002062 <HAL_RCC_GetSysClockFreq+0x122>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001f96:	4b6d      	ldr	r3, [pc, #436]	@ (800214c <HAL_RCC_GetSysClockFreq+0x20c>)
 8001f98:	685b      	ldr	r3, [r3, #4]
 8001f9a:	099b      	lsrs	r3, r3, #6
 8001f9c:	2200      	movs	r2, #0
 8001f9e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001fa0:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8001fa2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001fa4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001fa8:	633b      	str	r3, [r7, #48]	@ 0x30
 8001faa:	2300      	movs	r3, #0
 8001fac:	637b      	str	r3, [r7, #52]	@ 0x34
 8001fae:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8001fb2:	4622      	mov	r2, r4
 8001fb4:	462b      	mov	r3, r5
 8001fb6:	f04f 0000 	mov.w	r0, #0
 8001fba:	f04f 0100 	mov.w	r1, #0
 8001fbe:	0159      	lsls	r1, r3, #5
 8001fc0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001fc4:	0150      	lsls	r0, r2, #5
 8001fc6:	4602      	mov	r2, r0
 8001fc8:	460b      	mov	r3, r1
 8001fca:	4621      	mov	r1, r4
 8001fcc:	1a51      	subs	r1, r2, r1
 8001fce:	6139      	str	r1, [r7, #16]
 8001fd0:	4629      	mov	r1, r5
 8001fd2:	eb63 0301 	sbc.w	r3, r3, r1
 8001fd6:	617b      	str	r3, [r7, #20]
 8001fd8:	f04f 0200 	mov.w	r2, #0
 8001fdc:	f04f 0300 	mov.w	r3, #0
 8001fe0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8001fe4:	4659      	mov	r1, fp
 8001fe6:	018b      	lsls	r3, r1, #6
 8001fe8:	4651      	mov	r1, sl
 8001fea:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001fee:	4651      	mov	r1, sl
 8001ff0:	018a      	lsls	r2, r1, #6
 8001ff2:	46d4      	mov	ip, sl
 8001ff4:	ebb2 080c 	subs.w	r8, r2, ip
 8001ff8:	4659      	mov	r1, fp
 8001ffa:	eb63 0901 	sbc.w	r9, r3, r1
 8001ffe:	f04f 0200 	mov.w	r2, #0
 8002002:	f04f 0300 	mov.w	r3, #0
 8002006:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800200a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800200e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002012:	4690      	mov	r8, r2
 8002014:	4699      	mov	r9, r3
 8002016:	4623      	mov	r3, r4
 8002018:	eb18 0303 	adds.w	r3, r8, r3
 800201c:	60bb      	str	r3, [r7, #8]
 800201e:	462b      	mov	r3, r5
 8002020:	eb49 0303 	adc.w	r3, r9, r3
 8002024:	60fb      	str	r3, [r7, #12]
 8002026:	f04f 0200 	mov.w	r2, #0
 800202a:	f04f 0300 	mov.w	r3, #0
 800202e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002032:	4629      	mov	r1, r5
 8002034:	024b      	lsls	r3, r1, #9
 8002036:	4620      	mov	r0, r4
 8002038:	4629      	mov	r1, r5
 800203a:	4604      	mov	r4, r0
 800203c:	ea43 53d4 	orr.w	r3, r3, r4, lsr #23
 8002040:	4601      	mov	r1, r0
 8002042:	024a      	lsls	r2, r1, #9
 8002044:	4610      	mov	r0, r2
 8002046:	4619      	mov	r1, r3
 8002048:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800204a:	2200      	movs	r2, #0
 800204c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800204e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002050:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002054:	f7fe f8ca 	bl	80001ec <__aeabi_uldivmod>
 8002058:	4602      	mov	r2, r0
 800205a:	460b      	mov	r3, r1
 800205c:	4613      	mov	r3, r2
 800205e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002060:	e05c      	b.n	800211c <HAL_RCC_GetSysClockFreq+0x1dc>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002062:	4b3a      	ldr	r3, [pc, #232]	@ (800214c <HAL_RCC_GetSysClockFreq+0x20c>)
 8002064:	685b      	ldr	r3, [r3, #4]
 8002066:	099b      	lsrs	r3, r3, #6
 8002068:	2200      	movs	r2, #0
 800206a:	4618      	mov	r0, r3
 800206c:	4611      	mov	r1, r2
 800206e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002072:	623b      	str	r3, [r7, #32]
 8002074:	2300      	movs	r3, #0
 8002076:	627b      	str	r3, [r7, #36]	@ 0x24
 8002078:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800207c:	4642      	mov	r2, r8
 800207e:	464b      	mov	r3, r9
 8002080:	f04f 0000 	mov.w	r0, #0
 8002084:	f04f 0100 	mov.w	r1, #0
 8002088:	0159      	lsls	r1, r3, #5
 800208a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800208e:	0150      	lsls	r0, r2, #5
 8002090:	4602      	mov	r2, r0
 8002092:	460b      	mov	r3, r1
 8002094:	46c4      	mov	ip, r8
 8002096:	ebb2 0a0c 	subs.w	sl, r2, ip
 800209a:	4640      	mov	r0, r8
 800209c:	4649      	mov	r1, r9
 800209e:	468c      	mov	ip, r1
 80020a0:	eb63 0b0c 	sbc.w	fp, r3, ip
 80020a4:	f04f 0200 	mov.w	r2, #0
 80020a8:	f04f 0300 	mov.w	r3, #0
 80020ac:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80020b0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80020b4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80020b8:	ebb2 040a 	subs.w	r4, r2, sl
 80020bc:	eb63 050b 	sbc.w	r5, r3, fp
 80020c0:	f04f 0200 	mov.w	r2, #0
 80020c4:	f04f 0300 	mov.w	r3, #0
 80020c8:	00eb      	lsls	r3, r5, #3
 80020ca:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80020ce:	00e2      	lsls	r2, r4, #3
 80020d0:	4614      	mov	r4, r2
 80020d2:	461d      	mov	r5, r3
 80020d4:	4603      	mov	r3, r0
 80020d6:	18e3      	adds	r3, r4, r3
 80020d8:	603b      	str	r3, [r7, #0]
 80020da:	460b      	mov	r3, r1
 80020dc:	eb45 0303 	adc.w	r3, r5, r3
 80020e0:	607b      	str	r3, [r7, #4]
 80020e2:	f04f 0200 	mov.w	r2, #0
 80020e6:	f04f 0300 	mov.w	r3, #0
 80020ea:	e9d7 4500 	ldrd	r4, r5, [r7]
 80020ee:	4629      	mov	r1, r5
 80020f0:	028b      	lsls	r3, r1, #10
 80020f2:	4620      	mov	r0, r4
 80020f4:	4629      	mov	r1, r5
 80020f6:	4604      	mov	r4, r0
 80020f8:	ea43 5394 	orr.w	r3, r3, r4, lsr #22
 80020fc:	4601      	mov	r1, r0
 80020fe:	028a      	lsls	r2, r1, #10
 8002100:	4610      	mov	r0, r2
 8002102:	4619      	mov	r1, r3
 8002104:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002106:	2200      	movs	r2, #0
 8002108:	61bb      	str	r3, [r7, #24]
 800210a:	61fa      	str	r2, [r7, #28]
 800210c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002110:	f7fe f86c 	bl	80001ec <__aeabi_uldivmod>
 8002114:	4602      	mov	r2, r0
 8002116:	460b      	mov	r3, r1
 8002118:	4613      	mov	r3, r2
 800211a:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800211c:	4b0b      	ldr	r3, [pc, #44]	@ (800214c <HAL_RCC_GetSysClockFreq+0x20c>)
 800211e:	685b      	ldr	r3, [r3, #4]
 8002120:	0c1b      	lsrs	r3, r3, #16
 8002122:	f003 0303 	and.w	r3, r3, #3
 8002126:	3301      	adds	r3, #1
 8002128:	005b      	lsls	r3, r3, #1
 800212a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 800212c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800212e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002130:	fbb2 f3f3 	udiv	r3, r2, r3
 8002134:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002136:	e002      	b.n	800213e <HAL_RCC_GetSysClockFreq+0x1fe>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002138:	4b05      	ldr	r3, [pc, #20]	@ (8002150 <HAL_RCC_GetSysClockFreq+0x210>)
 800213a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800213c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800213e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8002140:	4618      	mov	r0, r3
 8002142:	3750      	adds	r7, #80	@ 0x50
 8002144:	46bd      	mov	sp, r7
 8002146:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800214a:	bf00      	nop
 800214c:	40023800 	.word	0x40023800
 8002150:	00f42400 	.word	0x00f42400
 8002154:	007a1200 	.word	0x007a1200

08002158 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002158:	b480      	push	{r7}
 800215a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800215c:	4b02      	ldr	r3, [pc, #8]	@ (8002168 <HAL_RCC_GetHCLKFreq+0x10>)
 800215e:	681b      	ldr	r3, [r3, #0]
}
 8002160:	4618      	mov	r0, r3
 8002162:	46bd      	mov	sp, r7
 8002164:	bc80      	pop	{r7}
 8002166:	4770      	bx	lr
 8002168:	20000000 	.word	0x20000000

0800216c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800216c:	b580      	push	{r7, lr}
 800216e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002170:	f7ff fff2 	bl	8002158 <HAL_RCC_GetHCLKFreq>
 8002174:	4602      	mov	r2, r0
 8002176:	4b05      	ldr	r3, [pc, #20]	@ (800218c <HAL_RCC_GetPCLK1Freq+0x20>)
 8002178:	689b      	ldr	r3, [r3, #8]
 800217a:	0a9b      	lsrs	r3, r3, #10
 800217c:	f003 0307 	and.w	r3, r3, #7
 8002180:	4903      	ldr	r1, [pc, #12]	@ (8002190 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002182:	5ccb      	ldrb	r3, [r1, r3]
 8002184:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002188:	4618      	mov	r0, r3
 800218a:	bd80      	pop	{r7, pc}
 800218c:	40023800 	.word	0x40023800
 8002190:	08003bf4 	.word	0x08003bf4

08002194 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002194:	b580      	push	{r7, lr}
 8002196:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002198:	f7ff ffde 	bl	8002158 <HAL_RCC_GetHCLKFreq>
 800219c:	4602      	mov	r2, r0
 800219e:	4b05      	ldr	r3, [pc, #20]	@ (80021b4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80021a0:	689b      	ldr	r3, [r3, #8]
 80021a2:	0b5b      	lsrs	r3, r3, #13
 80021a4:	f003 0307 	and.w	r3, r3, #7
 80021a8:	4903      	ldr	r1, [pc, #12]	@ (80021b8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80021aa:	5ccb      	ldrb	r3, [r1, r3]
 80021ac:	fa22 f303 	lsr.w	r3, r2, r3
}
 80021b0:	4618      	mov	r0, r3
 80021b2:	bd80      	pop	{r7, pc}
 80021b4:	40023800 	.word	0x40023800
 80021b8:	08003bf4 	.word	0x08003bf4

080021bc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80021bc:	b580      	push	{r7, lr}
 80021be:	b082      	sub	sp, #8
 80021c0:	af00      	add	r7, sp, #0
 80021c2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d101      	bne.n	80021ce <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80021ca:	2301      	movs	r3, #1
 80021cc:	e042      	b.n	8002254 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80021d4:	b2db      	uxtb	r3, r3
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d106      	bne.n	80021e8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	2200      	movs	r2, #0
 80021de:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80021e2:	6878      	ldr	r0, [r7, #4]
 80021e4:	f7fe fe9c 	bl	8000f20 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	2224      	movs	r2, #36	@ 0x24
 80021ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	68da      	ldr	r2, [r3, #12]
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80021fe:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002200:	6878      	ldr	r0, [r7, #4]
 8002202:	f000 fe0f 	bl	8002e24 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	691a      	ldr	r2, [r3, #16]
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002214:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	695a      	ldr	r2, [r3, #20]
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002224:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	68da      	ldr	r2, [r3, #12]
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002234:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	2200      	movs	r2, #0
 800223a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	2220      	movs	r2, #32
 8002240:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	2220      	movs	r2, #32
 8002248:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	2200      	movs	r2, #0
 8002250:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002252:	2300      	movs	r3, #0
}
 8002254:	4618      	mov	r0, r3
 8002256:	3708      	adds	r7, #8
 8002258:	46bd      	mov	sp, r7
 800225a:	bd80      	pop	{r7, pc}

0800225c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800225c:	b580      	push	{r7, lr}
 800225e:	b08a      	sub	sp, #40	@ 0x28
 8002260:	af02      	add	r7, sp, #8
 8002262:	60f8      	str	r0, [r7, #12]
 8002264:	60b9      	str	r1, [r7, #8]
 8002266:	603b      	str	r3, [r7, #0]
 8002268:	4613      	mov	r3, r2
 800226a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800226c:	2300      	movs	r3, #0
 800226e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002276:	b2db      	uxtb	r3, r3
 8002278:	2b20      	cmp	r3, #32
 800227a:	d175      	bne.n	8002368 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800227c:	68bb      	ldr	r3, [r7, #8]
 800227e:	2b00      	cmp	r3, #0
 8002280:	d002      	beq.n	8002288 <HAL_UART_Transmit+0x2c>
 8002282:	88fb      	ldrh	r3, [r7, #6]
 8002284:	2b00      	cmp	r3, #0
 8002286:	d101      	bne.n	800228c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002288:	2301      	movs	r3, #1
 800228a:	e06e      	b.n	800236a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	2200      	movs	r2, #0
 8002290:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002292:	68fb      	ldr	r3, [r7, #12]
 8002294:	2221      	movs	r2, #33	@ 0x21
 8002296:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800229a:	f7fe ff5b 	bl	8001154 <HAL_GetTick>
 800229e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80022a0:	68fb      	ldr	r3, [r7, #12]
 80022a2:	88fa      	ldrh	r2, [r7, #6]
 80022a4:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80022a6:	68fb      	ldr	r3, [r7, #12]
 80022a8:	88fa      	ldrh	r2, [r7, #6]
 80022aa:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	689b      	ldr	r3, [r3, #8]
 80022b0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80022b4:	d108      	bne.n	80022c8 <HAL_UART_Transmit+0x6c>
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	691b      	ldr	r3, [r3, #16]
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d104      	bne.n	80022c8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80022be:	2300      	movs	r3, #0
 80022c0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80022c2:	68bb      	ldr	r3, [r7, #8]
 80022c4:	61bb      	str	r3, [r7, #24]
 80022c6:	e003      	b.n	80022d0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80022c8:	68bb      	ldr	r3, [r7, #8]
 80022ca:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80022cc:	2300      	movs	r3, #0
 80022ce:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80022d0:	e02e      	b.n	8002330 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80022d2:	683b      	ldr	r3, [r7, #0]
 80022d4:	9300      	str	r3, [sp, #0]
 80022d6:	697b      	ldr	r3, [r7, #20]
 80022d8:	2200      	movs	r2, #0
 80022da:	2180      	movs	r1, #128	@ 0x80
 80022dc:	68f8      	ldr	r0, [r7, #12]
 80022de:	f000 fbaf 	bl	8002a40 <UART_WaitOnFlagUntilTimeout>
 80022e2:	4603      	mov	r3, r0
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d005      	beq.n	80022f4 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	2220      	movs	r2, #32
 80022ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80022f0:	2303      	movs	r3, #3
 80022f2:	e03a      	b.n	800236a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80022f4:	69fb      	ldr	r3, [r7, #28]
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d10b      	bne.n	8002312 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80022fa:	69bb      	ldr	r3, [r7, #24]
 80022fc:	881b      	ldrh	r3, [r3, #0]
 80022fe:	461a      	mov	r2, r3
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002308:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800230a:	69bb      	ldr	r3, [r7, #24]
 800230c:	3302      	adds	r3, #2
 800230e:	61bb      	str	r3, [r7, #24]
 8002310:	e007      	b.n	8002322 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002312:	69fb      	ldr	r3, [r7, #28]
 8002314:	781a      	ldrb	r2, [r3, #0]
 8002316:	68fb      	ldr	r3, [r7, #12]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800231c:	69fb      	ldr	r3, [r7, #28]
 800231e:	3301      	adds	r3, #1
 8002320:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002326:	b29b      	uxth	r3, r3
 8002328:	3b01      	subs	r3, #1
 800232a:	b29a      	uxth	r2, r3
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002334:	b29b      	uxth	r3, r3
 8002336:	2b00      	cmp	r3, #0
 8002338:	d1cb      	bne.n	80022d2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800233a:	683b      	ldr	r3, [r7, #0]
 800233c:	9300      	str	r3, [sp, #0]
 800233e:	697b      	ldr	r3, [r7, #20]
 8002340:	2200      	movs	r2, #0
 8002342:	2140      	movs	r1, #64	@ 0x40
 8002344:	68f8      	ldr	r0, [r7, #12]
 8002346:	f000 fb7b 	bl	8002a40 <UART_WaitOnFlagUntilTimeout>
 800234a:	4603      	mov	r3, r0
 800234c:	2b00      	cmp	r3, #0
 800234e:	d005      	beq.n	800235c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	2220      	movs	r2, #32
 8002354:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8002358:	2303      	movs	r3, #3
 800235a:	e006      	b.n	800236a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	2220      	movs	r2, #32
 8002360:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8002364:	2300      	movs	r3, #0
 8002366:	e000      	b.n	800236a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8002368:	2302      	movs	r3, #2
  }
}
 800236a:	4618      	mov	r0, r3
 800236c:	3720      	adds	r7, #32
 800236e:	46bd      	mov	sp, r7
 8002370:	bd80      	pop	{r7, pc}

08002372 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002372:	b580      	push	{r7, lr}
 8002374:	b08a      	sub	sp, #40	@ 0x28
 8002376:	af02      	add	r7, sp, #8
 8002378:	60f8      	str	r0, [r7, #12]
 800237a:	60b9      	str	r1, [r7, #8]
 800237c:	603b      	str	r3, [r7, #0]
 800237e:	4613      	mov	r3, r2
 8002380:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002382:	2300      	movs	r3, #0
 8002384:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002386:	68fb      	ldr	r3, [r7, #12]
 8002388:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800238c:	b2db      	uxtb	r3, r3
 800238e:	2b20      	cmp	r3, #32
 8002390:	f040 8081 	bne.w	8002496 <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 8002394:	68bb      	ldr	r3, [r7, #8]
 8002396:	2b00      	cmp	r3, #0
 8002398:	d002      	beq.n	80023a0 <HAL_UART_Receive+0x2e>
 800239a:	88fb      	ldrh	r3, [r7, #6]
 800239c:	2b00      	cmp	r3, #0
 800239e:	d101      	bne.n	80023a4 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 80023a0:	2301      	movs	r3, #1
 80023a2:	e079      	b.n	8002498 <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	2200      	movs	r2, #0
 80023a8:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	2222      	movs	r2, #34	@ 0x22
 80023ae:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80023b2:	68fb      	ldr	r3, [r7, #12]
 80023b4:	2200      	movs	r2, #0
 80023b6:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80023b8:	f7fe fecc 	bl	8001154 <HAL_GetTick>
 80023bc:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 80023be:	68fb      	ldr	r3, [r7, #12]
 80023c0:	88fa      	ldrh	r2, [r7, #6]
 80023c2:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	88fa      	ldrh	r2, [r7, #6]
 80023c8:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	689b      	ldr	r3, [r3, #8]
 80023ce:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80023d2:	d108      	bne.n	80023e6 <HAL_UART_Receive+0x74>
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	691b      	ldr	r3, [r3, #16]
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d104      	bne.n	80023e6 <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 80023dc:	2300      	movs	r3, #0
 80023de:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80023e0:	68bb      	ldr	r3, [r7, #8]
 80023e2:	61bb      	str	r3, [r7, #24]
 80023e4:	e003      	b.n	80023ee <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 80023e6:	68bb      	ldr	r3, [r7, #8]
 80023e8:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80023ea:	2300      	movs	r3, #0
 80023ec:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 80023ee:	e047      	b.n	8002480 <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80023f0:	683b      	ldr	r3, [r7, #0]
 80023f2:	9300      	str	r3, [sp, #0]
 80023f4:	697b      	ldr	r3, [r7, #20]
 80023f6:	2200      	movs	r2, #0
 80023f8:	2120      	movs	r1, #32
 80023fa:	68f8      	ldr	r0, [r7, #12]
 80023fc:	f000 fb20 	bl	8002a40 <UART_WaitOnFlagUntilTimeout>
 8002400:	4603      	mov	r3, r0
 8002402:	2b00      	cmp	r3, #0
 8002404:	d005      	beq.n	8002412 <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8002406:	68fb      	ldr	r3, [r7, #12]
 8002408:	2220      	movs	r2, #32
 800240a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 800240e:	2303      	movs	r3, #3
 8002410:	e042      	b.n	8002498 <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 8002412:	69fb      	ldr	r3, [r7, #28]
 8002414:	2b00      	cmp	r3, #0
 8002416:	d10c      	bne.n	8002432 <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8002418:	68fb      	ldr	r3, [r7, #12]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	685b      	ldr	r3, [r3, #4]
 800241e:	b29b      	uxth	r3, r3
 8002420:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002424:	b29a      	uxth	r2, r3
 8002426:	69bb      	ldr	r3, [r7, #24]
 8002428:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800242a:	69bb      	ldr	r3, [r7, #24]
 800242c:	3302      	adds	r3, #2
 800242e:	61bb      	str	r3, [r7, #24]
 8002430:	e01f      	b.n	8002472 <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	689b      	ldr	r3, [r3, #8]
 8002436:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800243a:	d007      	beq.n	800244c <HAL_UART_Receive+0xda>
 800243c:	68fb      	ldr	r3, [r7, #12]
 800243e:	689b      	ldr	r3, [r3, #8]
 8002440:	2b00      	cmp	r3, #0
 8002442:	d10a      	bne.n	800245a <HAL_UART_Receive+0xe8>
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	691b      	ldr	r3, [r3, #16]
 8002448:	2b00      	cmp	r3, #0
 800244a:	d106      	bne.n	800245a <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	685b      	ldr	r3, [r3, #4]
 8002452:	b2da      	uxtb	r2, r3
 8002454:	69fb      	ldr	r3, [r7, #28]
 8002456:	701a      	strb	r2, [r3, #0]
 8002458:	e008      	b.n	800246c <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800245a:	68fb      	ldr	r3, [r7, #12]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	685b      	ldr	r3, [r3, #4]
 8002460:	b2db      	uxtb	r3, r3
 8002462:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002466:	b2da      	uxtb	r2, r3
 8002468:	69fb      	ldr	r3, [r7, #28]
 800246a:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 800246c:	69fb      	ldr	r3, [r7, #28]
 800246e:	3301      	adds	r3, #1
 8002470:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002476:	b29b      	uxth	r3, r3
 8002478:	3b01      	subs	r3, #1
 800247a:	b29a      	uxth	r2, r3
 800247c:	68fb      	ldr	r3, [r7, #12]
 800247e:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002484:	b29b      	uxth	r3, r3
 8002486:	2b00      	cmp	r3, #0
 8002488:	d1b2      	bne.n	80023f0 <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	2220      	movs	r2, #32
 800248e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 8002492:	2300      	movs	r3, #0
 8002494:	e000      	b.n	8002498 <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 8002496:	2302      	movs	r3, #2
  }
}
 8002498:	4618      	mov	r0, r3
 800249a:	3720      	adds	r7, #32
 800249c:	46bd      	mov	sp, r7
 800249e:	bd80      	pop	{r7, pc}

080024a0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80024a0:	b580      	push	{r7, lr}
 80024a2:	b0ba      	sub	sp, #232	@ 0xe8
 80024a4:	af00      	add	r7, sp, #0
 80024a6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	68db      	ldr	r3, [r3, #12]
 80024b8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	695b      	ldr	r3, [r3, #20]
 80024c2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80024c6:	2300      	movs	r3, #0
 80024c8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80024cc:	2300      	movs	r3, #0
 80024ce:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80024d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80024d6:	f003 030f 	and.w	r3, r3, #15
 80024da:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80024de:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d10f      	bne.n	8002506 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80024e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80024ea:	f003 0320 	and.w	r3, r3, #32
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d009      	beq.n	8002506 <HAL_UART_IRQHandler+0x66>
 80024f2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80024f6:	f003 0320 	and.w	r3, r3, #32
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d003      	beq.n	8002506 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80024fe:	6878      	ldr	r0, [r7, #4]
 8002500:	f000 fbd1 	bl	8002ca6 <UART_Receive_IT>
      return;
 8002504:	e273      	b.n	80029ee <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8002506:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800250a:	2b00      	cmp	r3, #0
 800250c:	f000 80de 	beq.w	80026cc <HAL_UART_IRQHandler+0x22c>
 8002510:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002514:	f003 0301 	and.w	r3, r3, #1
 8002518:	2b00      	cmp	r3, #0
 800251a:	d106      	bne.n	800252a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800251c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002520:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8002524:	2b00      	cmp	r3, #0
 8002526:	f000 80d1 	beq.w	80026cc <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800252a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800252e:	f003 0301 	and.w	r3, r3, #1
 8002532:	2b00      	cmp	r3, #0
 8002534:	d00b      	beq.n	800254e <HAL_UART_IRQHandler+0xae>
 8002536:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800253a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800253e:	2b00      	cmp	r3, #0
 8002540:	d005      	beq.n	800254e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002546:	f043 0201 	orr.w	r2, r3, #1
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800254e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002552:	f003 0304 	and.w	r3, r3, #4
 8002556:	2b00      	cmp	r3, #0
 8002558:	d00b      	beq.n	8002572 <HAL_UART_IRQHandler+0xd2>
 800255a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800255e:	f003 0301 	and.w	r3, r3, #1
 8002562:	2b00      	cmp	r3, #0
 8002564:	d005      	beq.n	8002572 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800256a:	f043 0202 	orr.w	r2, r3, #2
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002572:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002576:	f003 0302 	and.w	r3, r3, #2
 800257a:	2b00      	cmp	r3, #0
 800257c:	d00b      	beq.n	8002596 <HAL_UART_IRQHandler+0xf6>
 800257e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002582:	f003 0301 	and.w	r3, r3, #1
 8002586:	2b00      	cmp	r3, #0
 8002588:	d005      	beq.n	8002596 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800258e:	f043 0204 	orr.w	r2, r3, #4
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8002596:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800259a:	f003 0308 	and.w	r3, r3, #8
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d011      	beq.n	80025c6 <HAL_UART_IRQHandler+0x126>
 80025a2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80025a6:	f003 0320 	and.w	r3, r3, #32
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d105      	bne.n	80025ba <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80025ae:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80025b2:	f003 0301 	and.w	r3, r3, #1
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d005      	beq.n	80025c6 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025be:	f043 0208 	orr.w	r2, r3, #8
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	f000 820a 	beq.w	80029e4 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80025d0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80025d4:	f003 0320 	and.w	r3, r3, #32
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d008      	beq.n	80025ee <HAL_UART_IRQHandler+0x14e>
 80025dc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80025e0:	f003 0320 	and.w	r3, r3, #32
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d002      	beq.n	80025ee <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80025e8:	6878      	ldr	r0, [r7, #4]
 80025ea:	f000 fb5c 	bl	8002ca6 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	695b      	ldr	r3, [r3, #20]
 80025f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80025f8:	2b40      	cmp	r3, #64	@ 0x40
 80025fa:	bf0c      	ite	eq
 80025fc:	2301      	moveq	r3, #1
 80025fe:	2300      	movne	r3, #0
 8002600:	b2db      	uxtb	r3, r3
 8002602:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800260a:	f003 0308 	and.w	r3, r3, #8
 800260e:	2b00      	cmp	r3, #0
 8002610:	d103      	bne.n	800261a <HAL_UART_IRQHandler+0x17a>
 8002612:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002616:	2b00      	cmp	r3, #0
 8002618:	d04f      	beq.n	80026ba <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800261a:	6878      	ldr	r0, [r7, #4]
 800261c:	f000 fa69 	bl	8002af2 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	695b      	ldr	r3, [r3, #20]
 8002626:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800262a:	2b40      	cmp	r3, #64	@ 0x40
 800262c:	d141      	bne.n	80026b2 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	3314      	adds	r3, #20
 8002634:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002638:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800263c:	e853 3f00 	ldrex	r3, [r3]
 8002640:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8002644:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002648:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800264c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	3314      	adds	r3, #20
 8002656:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800265a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800265e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002662:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8002666:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800266a:	e841 2300 	strex	r3, r2, [r1]
 800266e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8002672:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002676:	2b00      	cmp	r3, #0
 8002678:	d1d9      	bne.n	800262e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800267e:	2b00      	cmp	r3, #0
 8002680:	d013      	beq.n	80026aa <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002686:	4a8a      	ldr	r2, [pc, #552]	@ (80028b0 <HAL_UART_IRQHandler+0x410>)
 8002688:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800268e:	4618      	mov	r0, r3
 8002690:	f7fe ff0b 	bl	80014aa <HAL_DMA_Abort_IT>
 8002694:	4603      	mov	r3, r0
 8002696:	2b00      	cmp	r3, #0
 8002698:	d016      	beq.n	80026c8 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800269e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80026a0:	687a      	ldr	r2, [r7, #4]
 80026a2:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80026a4:	4610      	mov	r0, r2
 80026a6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80026a8:	e00e      	b.n	80026c8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80026aa:	6878      	ldr	r0, [r7, #4]
 80026ac:	f000 f9b4 	bl	8002a18 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80026b0:	e00a      	b.n	80026c8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80026b2:	6878      	ldr	r0, [r7, #4]
 80026b4:	f000 f9b0 	bl	8002a18 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80026b8:	e006      	b.n	80026c8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80026ba:	6878      	ldr	r0, [r7, #4]
 80026bc:	f000 f9ac 	bl	8002a18 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	2200      	movs	r2, #0
 80026c4:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80026c6:	e18d      	b.n	80029e4 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80026c8:	bf00      	nop
    return;
 80026ca:	e18b      	b.n	80029e4 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026d0:	2b01      	cmp	r3, #1
 80026d2:	f040 8167 	bne.w	80029a4 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80026d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80026da:	f003 0310 	and.w	r3, r3, #16
 80026de:	2b00      	cmp	r3, #0
 80026e0:	f000 8160 	beq.w	80029a4 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 80026e4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80026e8:	f003 0310 	and.w	r3, r3, #16
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	f000 8159 	beq.w	80029a4 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80026f2:	2300      	movs	r3, #0
 80026f4:	60bb      	str	r3, [r7, #8]
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	60bb      	str	r3, [r7, #8]
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	685b      	ldr	r3, [r3, #4]
 8002704:	60bb      	str	r3, [r7, #8]
 8002706:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	695b      	ldr	r3, [r3, #20]
 800270e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002712:	2b40      	cmp	r3, #64	@ 0x40
 8002714:	f040 80ce 	bne.w	80028b4 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	685b      	ldr	r3, [r3, #4]
 8002720:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8002724:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8002728:	2b00      	cmp	r3, #0
 800272a:	f000 80a9 	beq.w	8002880 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8002732:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8002736:	429a      	cmp	r2, r3
 8002738:	f080 80a2 	bcs.w	8002880 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8002742:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002748:	69db      	ldr	r3, [r3, #28]
 800274a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800274e:	f000 8088 	beq.w	8002862 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	330c      	adds	r3, #12
 8002758:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800275c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002760:	e853 3f00 	ldrex	r3, [r3]
 8002764:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8002768:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800276c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002770:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	330c      	adds	r3, #12
 800277a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800277e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8002782:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002786:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800278a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800278e:	e841 2300 	strex	r3, r2, [r1]
 8002792:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8002796:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800279a:	2b00      	cmp	r3, #0
 800279c:	d1d9      	bne.n	8002752 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	3314      	adds	r3, #20
 80027a4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80027a6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80027a8:	e853 3f00 	ldrex	r3, [r3]
 80027ac:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80027ae:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80027b0:	f023 0301 	bic.w	r3, r3, #1
 80027b4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	3314      	adds	r3, #20
 80027be:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80027c2:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80027c6:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80027c8:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80027ca:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80027ce:	e841 2300 	strex	r3, r2, [r1]
 80027d2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80027d4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d1e1      	bne.n	800279e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	3314      	adds	r3, #20
 80027e0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80027e2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80027e4:	e853 3f00 	ldrex	r3, [r3]
 80027e8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80027ea:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80027ec:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80027f0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	3314      	adds	r3, #20
 80027fa:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80027fe:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8002800:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002802:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8002804:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8002806:	e841 2300 	strex	r3, r2, [r1]
 800280a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800280c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800280e:	2b00      	cmp	r3, #0
 8002810:	d1e3      	bne.n	80027da <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	2220      	movs	r2, #32
 8002816:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	2200      	movs	r2, #0
 800281e:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	330c      	adds	r3, #12
 8002826:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002828:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800282a:	e853 3f00 	ldrex	r3, [r3]
 800282e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8002830:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002832:	f023 0310 	bic.w	r3, r3, #16
 8002836:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	330c      	adds	r3, #12
 8002840:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8002844:	65ba      	str	r2, [r7, #88]	@ 0x58
 8002846:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002848:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800284a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800284c:	e841 2300 	strex	r3, r2, [r1]
 8002850:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8002852:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002854:	2b00      	cmp	r3, #0
 8002856:	d1e3      	bne.n	8002820 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800285c:	4618      	mov	r0, r3
 800285e:	f7fe fdb4 	bl	80013ca <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	2202      	movs	r2, #2
 8002866:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002870:	b29b      	uxth	r3, r3
 8002872:	1ad3      	subs	r3, r2, r3
 8002874:	b29b      	uxth	r3, r3
 8002876:	4619      	mov	r1, r3
 8002878:	6878      	ldr	r0, [r7, #4]
 800287a:	f000 f8d6 	bl	8002a2a <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800287e:	e0b3      	b.n	80029e8 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8002884:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8002888:	429a      	cmp	r2, r3
 800288a:	f040 80ad 	bne.w	80029e8 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002892:	69db      	ldr	r3, [r3, #28]
 8002894:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002898:	f040 80a6 	bne.w	80029e8 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	2202      	movs	r2, #2
 80028a0:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80028a6:	4619      	mov	r1, r3
 80028a8:	6878      	ldr	r0, [r7, #4]
 80028aa:	f000 f8be 	bl	8002a2a <HAL_UARTEx_RxEventCallback>
      return;
 80028ae:	e09b      	b.n	80029e8 <HAL_UART_IRQHandler+0x548>
 80028b0:	08002bb7 	.word	0x08002bb7
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80028bc:	b29b      	uxth	r3, r3
 80028be:	1ad3      	subs	r3, r2, r3
 80028c0:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80028c8:	b29b      	uxth	r3, r3
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	f000 808e 	beq.w	80029ec <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 80028d0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	f000 8089 	beq.w	80029ec <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	330c      	adds	r3, #12
 80028e0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80028e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80028e4:	e853 3f00 	ldrex	r3, [r3]
 80028e8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80028ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80028ec:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80028f0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	330c      	adds	r3, #12
 80028fa:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80028fe:	647a      	str	r2, [r7, #68]	@ 0x44
 8002900:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002902:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8002904:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002906:	e841 2300 	strex	r3, r2, [r1]
 800290a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800290c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800290e:	2b00      	cmp	r3, #0
 8002910:	d1e3      	bne.n	80028da <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	3314      	adds	r3, #20
 8002918:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800291a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800291c:	e853 3f00 	ldrex	r3, [r3]
 8002920:	623b      	str	r3, [r7, #32]
   return(result);
 8002922:	6a3b      	ldr	r3, [r7, #32]
 8002924:	f023 0301 	bic.w	r3, r3, #1
 8002928:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	3314      	adds	r3, #20
 8002932:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8002936:	633a      	str	r2, [r7, #48]	@ 0x30
 8002938:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800293a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800293c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800293e:	e841 2300 	strex	r3, r2, [r1]
 8002942:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8002944:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002946:	2b00      	cmp	r3, #0
 8002948:	d1e3      	bne.n	8002912 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	2220      	movs	r2, #32
 800294e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	2200      	movs	r2, #0
 8002956:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	330c      	adds	r3, #12
 800295e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002960:	693b      	ldr	r3, [r7, #16]
 8002962:	e853 3f00 	ldrex	r3, [r3]
 8002966:	60fb      	str	r3, [r7, #12]
   return(result);
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	f023 0310 	bic.w	r3, r3, #16
 800296e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	330c      	adds	r3, #12
 8002978:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800297c:	61fa      	str	r2, [r7, #28]
 800297e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002980:	69b9      	ldr	r1, [r7, #24]
 8002982:	69fa      	ldr	r2, [r7, #28]
 8002984:	e841 2300 	strex	r3, r2, [r1]
 8002988:	617b      	str	r3, [r7, #20]
   return(result);
 800298a:	697b      	ldr	r3, [r7, #20]
 800298c:	2b00      	cmp	r3, #0
 800298e:	d1e3      	bne.n	8002958 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	2202      	movs	r2, #2
 8002994:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8002996:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800299a:	4619      	mov	r1, r3
 800299c:	6878      	ldr	r0, [r7, #4]
 800299e:	f000 f844 	bl	8002a2a <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80029a2:	e023      	b.n	80029ec <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80029a4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80029a8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d009      	beq.n	80029c4 <HAL_UART_IRQHandler+0x524>
 80029b0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80029b4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d003      	beq.n	80029c4 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 80029bc:	6878      	ldr	r0, [r7, #4]
 80029be:	f000 f90b 	bl	8002bd8 <UART_Transmit_IT>
    return;
 80029c2:	e014      	b.n	80029ee <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80029c4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80029c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d00e      	beq.n	80029ee <HAL_UART_IRQHandler+0x54e>
 80029d0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80029d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d008      	beq.n	80029ee <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 80029dc:	6878      	ldr	r0, [r7, #4]
 80029de:	f000 f94a 	bl	8002c76 <UART_EndTransmit_IT>
    return;
 80029e2:	e004      	b.n	80029ee <HAL_UART_IRQHandler+0x54e>
    return;
 80029e4:	bf00      	nop
 80029e6:	e002      	b.n	80029ee <HAL_UART_IRQHandler+0x54e>
      return;
 80029e8:	bf00      	nop
 80029ea:	e000      	b.n	80029ee <HAL_UART_IRQHandler+0x54e>
      return;
 80029ec:	bf00      	nop
  }
}
 80029ee:	37e8      	adds	r7, #232	@ 0xe8
 80029f0:	46bd      	mov	sp, r7
 80029f2:	bd80      	pop	{r7, pc}

080029f4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80029f4:	b480      	push	{r7}
 80029f6:	b083      	sub	sp, #12
 80029f8:	af00      	add	r7, sp, #0
 80029fa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80029fc:	bf00      	nop
 80029fe:	370c      	adds	r7, #12
 8002a00:	46bd      	mov	sp, r7
 8002a02:	bc80      	pop	{r7}
 8002a04:	4770      	bx	lr

08002a06 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002a06:	b480      	push	{r7}
 8002a08:	b083      	sub	sp, #12
 8002a0a:	af00      	add	r7, sp, #0
 8002a0c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8002a0e:	bf00      	nop
 8002a10:	370c      	adds	r7, #12
 8002a12:	46bd      	mov	sp, r7
 8002a14:	bc80      	pop	{r7}
 8002a16:	4770      	bx	lr

08002a18 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002a18:	b480      	push	{r7}
 8002a1a:	b083      	sub	sp, #12
 8002a1c:	af00      	add	r7, sp, #0
 8002a1e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8002a20:	bf00      	nop
 8002a22:	370c      	adds	r7, #12
 8002a24:	46bd      	mov	sp, r7
 8002a26:	bc80      	pop	{r7}
 8002a28:	4770      	bx	lr

08002a2a <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8002a2a:	b480      	push	{r7}
 8002a2c:	b083      	sub	sp, #12
 8002a2e:	af00      	add	r7, sp, #0
 8002a30:	6078      	str	r0, [r7, #4]
 8002a32:	460b      	mov	r3, r1
 8002a34:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8002a36:	bf00      	nop
 8002a38:	370c      	adds	r7, #12
 8002a3a:	46bd      	mov	sp, r7
 8002a3c:	bc80      	pop	{r7}
 8002a3e:	4770      	bx	lr

08002a40 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002a40:	b580      	push	{r7, lr}
 8002a42:	b086      	sub	sp, #24
 8002a44:	af00      	add	r7, sp, #0
 8002a46:	60f8      	str	r0, [r7, #12]
 8002a48:	60b9      	str	r1, [r7, #8]
 8002a4a:	603b      	str	r3, [r7, #0]
 8002a4c:	4613      	mov	r3, r2
 8002a4e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002a50:	e03b      	b.n	8002aca <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002a52:	6a3b      	ldr	r3, [r7, #32]
 8002a54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a58:	d037      	beq.n	8002aca <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002a5a:	f7fe fb7b 	bl	8001154 <HAL_GetTick>
 8002a5e:	4602      	mov	r2, r0
 8002a60:	683b      	ldr	r3, [r7, #0]
 8002a62:	1ad3      	subs	r3, r2, r3
 8002a64:	6a3a      	ldr	r2, [r7, #32]
 8002a66:	429a      	cmp	r2, r3
 8002a68:	d302      	bcc.n	8002a70 <UART_WaitOnFlagUntilTimeout+0x30>
 8002a6a:	6a3b      	ldr	r3, [r7, #32]
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d101      	bne.n	8002a74 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002a70:	2303      	movs	r3, #3
 8002a72:	e03a      	b.n	8002aea <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	68db      	ldr	r3, [r3, #12]
 8002a7a:	f003 0304 	and.w	r3, r3, #4
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d023      	beq.n	8002aca <UART_WaitOnFlagUntilTimeout+0x8a>
 8002a82:	68bb      	ldr	r3, [r7, #8]
 8002a84:	2b80      	cmp	r3, #128	@ 0x80
 8002a86:	d020      	beq.n	8002aca <UART_WaitOnFlagUntilTimeout+0x8a>
 8002a88:	68bb      	ldr	r3, [r7, #8]
 8002a8a:	2b40      	cmp	r3, #64	@ 0x40
 8002a8c:	d01d      	beq.n	8002aca <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	f003 0308 	and.w	r3, r3, #8
 8002a98:	2b08      	cmp	r3, #8
 8002a9a:	d116      	bne.n	8002aca <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8002a9c:	2300      	movs	r3, #0
 8002a9e:	617b      	str	r3, [r7, #20]
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	617b      	str	r3, [r7, #20]
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	685b      	ldr	r3, [r3, #4]
 8002aae:	617b      	str	r3, [r7, #20]
 8002ab0:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002ab2:	68f8      	ldr	r0, [r7, #12]
 8002ab4:	f000 f81d 	bl	8002af2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	2208      	movs	r2, #8
 8002abc:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	2200      	movs	r2, #0
 8002ac2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002ac6:	2301      	movs	r3, #1
 8002ac8:	e00f      	b.n	8002aea <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	681a      	ldr	r2, [r3, #0]
 8002ad0:	68bb      	ldr	r3, [r7, #8]
 8002ad2:	4013      	ands	r3, r2
 8002ad4:	68ba      	ldr	r2, [r7, #8]
 8002ad6:	429a      	cmp	r2, r3
 8002ad8:	bf0c      	ite	eq
 8002ada:	2301      	moveq	r3, #1
 8002adc:	2300      	movne	r3, #0
 8002ade:	b2db      	uxtb	r3, r3
 8002ae0:	461a      	mov	r2, r3
 8002ae2:	79fb      	ldrb	r3, [r7, #7]
 8002ae4:	429a      	cmp	r2, r3
 8002ae6:	d0b4      	beq.n	8002a52 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002ae8:	2300      	movs	r3, #0
}
 8002aea:	4618      	mov	r0, r3
 8002aec:	3718      	adds	r7, #24
 8002aee:	46bd      	mov	sp, r7
 8002af0:	bd80      	pop	{r7, pc}

08002af2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002af2:	b480      	push	{r7}
 8002af4:	b095      	sub	sp, #84	@ 0x54
 8002af6:	af00      	add	r7, sp, #0
 8002af8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	330c      	adds	r3, #12
 8002b00:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b02:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002b04:	e853 3f00 	ldrex	r3, [r3]
 8002b08:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8002b0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b0c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002b10:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	330c      	adds	r3, #12
 8002b18:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002b1a:	643a      	str	r2, [r7, #64]	@ 0x40
 8002b1c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b1e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8002b20:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002b22:	e841 2300 	strex	r3, r2, [r1]
 8002b26:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8002b28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d1e5      	bne.n	8002afa <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	3314      	adds	r3, #20
 8002b34:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b36:	6a3b      	ldr	r3, [r7, #32]
 8002b38:	e853 3f00 	ldrex	r3, [r3]
 8002b3c:	61fb      	str	r3, [r7, #28]
   return(result);
 8002b3e:	69fb      	ldr	r3, [r7, #28]
 8002b40:	f023 0301 	bic.w	r3, r3, #1
 8002b44:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	3314      	adds	r3, #20
 8002b4c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002b4e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002b50:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b52:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002b54:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002b56:	e841 2300 	strex	r3, r2, [r1]
 8002b5a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8002b5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d1e5      	bne.n	8002b2e <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b66:	2b01      	cmp	r3, #1
 8002b68:	d119      	bne.n	8002b9e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	330c      	adds	r3, #12
 8002b70:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	e853 3f00 	ldrex	r3, [r3]
 8002b78:	60bb      	str	r3, [r7, #8]
   return(result);
 8002b7a:	68bb      	ldr	r3, [r7, #8]
 8002b7c:	f023 0310 	bic.w	r3, r3, #16
 8002b80:	647b      	str	r3, [r7, #68]	@ 0x44
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	330c      	adds	r3, #12
 8002b88:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002b8a:	61ba      	str	r2, [r7, #24]
 8002b8c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b8e:	6979      	ldr	r1, [r7, #20]
 8002b90:	69ba      	ldr	r2, [r7, #24]
 8002b92:	e841 2300 	strex	r3, r2, [r1]
 8002b96:	613b      	str	r3, [r7, #16]
   return(result);
 8002b98:	693b      	ldr	r3, [r7, #16]
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d1e5      	bne.n	8002b6a <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	2220      	movs	r2, #32
 8002ba2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	2200      	movs	r2, #0
 8002baa:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8002bac:	bf00      	nop
 8002bae:	3754      	adds	r7, #84	@ 0x54
 8002bb0:	46bd      	mov	sp, r7
 8002bb2:	bc80      	pop	{r7}
 8002bb4:	4770      	bx	lr

08002bb6 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8002bb6:	b580      	push	{r7, lr}
 8002bb8:	b084      	sub	sp, #16
 8002bba:	af00      	add	r7, sp, #0
 8002bbc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002bc2:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	2200      	movs	r2, #0
 8002bc8:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8002bca:	68f8      	ldr	r0, [r7, #12]
 8002bcc:	f7ff ff24 	bl	8002a18 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002bd0:	bf00      	nop
 8002bd2:	3710      	adds	r7, #16
 8002bd4:	46bd      	mov	sp, r7
 8002bd6:	bd80      	pop	{r7, pc}

08002bd8 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8002bd8:	b480      	push	{r7}
 8002bda:	b085      	sub	sp, #20
 8002bdc:	af00      	add	r7, sp, #0
 8002bde:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002be6:	b2db      	uxtb	r3, r3
 8002be8:	2b21      	cmp	r3, #33	@ 0x21
 8002bea:	d13e      	bne.n	8002c6a <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	689b      	ldr	r3, [r3, #8]
 8002bf0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002bf4:	d114      	bne.n	8002c20 <UART_Transmit_IT+0x48>
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	691b      	ldr	r3, [r3, #16]
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d110      	bne.n	8002c20 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	6a1b      	ldr	r3, [r3, #32]
 8002c02:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	881b      	ldrh	r3, [r3, #0]
 8002c08:	461a      	mov	r2, r3
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002c12:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	6a1b      	ldr	r3, [r3, #32]
 8002c18:	1c9a      	adds	r2, r3, #2
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	621a      	str	r2, [r3, #32]
 8002c1e:	e008      	b.n	8002c32 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	6a1b      	ldr	r3, [r3, #32]
 8002c24:	1c59      	adds	r1, r3, #1
 8002c26:	687a      	ldr	r2, [r7, #4]
 8002c28:	6211      	str	r1, [r2, #32]
 8002c2a:	781a      	ldrb	r2, [r3, #0]
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002c36:	b29b      	uxth	r3, r3
 8002c38:	3b01      	subs	r3, #1
 8002c3a:	b29b      	uxth	r3, r3
 8002c3c:	687a      	ldr	r2, [r7, #4]
 8002c3e:	4619      	mov	r1, r3
 8002c40:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d10f      	bne.n	8002c66 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	68da      	ldr	r2, [r3, #12]
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002c54:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	68da      	ldr	r2, [r3, #12]
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002c64:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8002c66:	2300      	movs	r3, #0
 8002c68:	e000      	b.n	8002c6c <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8002c6a:	2302      	movs	r3, #2
  }
}
 8002c6c:	4618      	mov	r0, r3
 8002c6e:	3714      	adds	r7, #20
 8002c70:	46bd      	mov	sp, r7
 8002c72:	bc80      	pop	{r7}
 8002c74:	4770      	bx	lr

08002c76 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8002c76:	b580      	push	{r7, lr}
 8002c78:	b082      	sub	sp, #8
 8002c7a:	af00      	add	r7, sp, #0
 8002c7c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	68da      	ldr	r2, [r3, #12]
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002c8c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	2220      	movs	r2, #32
 8002c92:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8002c96:	6878      	ldr	r0, [r7, #4]
 8002c98:	f7ff feac 	bl	80029f4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8002c9c:	2300      	movs	r3, #0
}
 8002c9e:	4618      	mov	r0, r3
 8002ca0:	3708      	adds	r7, #8
 8002ca2:	46bd      	mov	sp, r7
 8002ca4:	bd80      	pop	{r7, pc}

08002ca6 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8002ca6:	b580      	push	{r7, lr}
 8002ca8:	b08c      	sub	sp, #48	@ 0x30
 8002caa:	af00      	add	r7, sp, #0
 8002cac:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8002cae:	2300      	movs	r3, #0
 8002cb0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8002cb2:	2300      	movs	r3, #0
 8002cb4:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002cbc:	b2db      	uxtb	r3, r3
 8002cbe:	2b22      	cmp	r3, #34	@ 0x22
 8002cc0:	f040 80aa 	bne.w	8002e18 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	689b      	ldr	r3, [r3, #8]
 8002cc8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002ccc:	d115      	bne.n	8002cfa <UART_Receive_IT+0x54>
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	691b      	ldr	r3, [r3, #16]
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d111      	bne.n	8002cfa <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002cda:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	685b      	ldr	r3, [r3, #4]
 8002ce2:	b29b      	uxth	r3, r3
 8002ce4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002ce8:	b29a      	uxth	r2, r3
 8002cea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002cec:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002cf2:	1c9a      	adds	r2, r3, #2
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	629a      	str	r2, [r3, #40]	@ 0x28
 8002cf8:	e024      	b.n	8002d44 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002cfe:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	689b      	ldr	r3, [r3, #8]
 8002d04:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002d08:	d007      	beq.n	8002d1a <UART_Receive_IT+0x74>
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	689b      	ldr	r3, [r3, #8]
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d10a      	bne.n	8002d28 <UART_Receive_IT+0x82>
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	691b      	ldr	r3, [r3, #16]
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d106      	bne.n	8002d28 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	685b      	ldr	r3, [r3, #4]
 8002d20:	b2da      	uxtb	r2, r3
 8002d22:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002d24:	701a      	strb	r2, [r3, #0]
 8002d26:	e008      	b.n	8002d3a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	685b      	ldr	r3, [r3, #4]
 8002d2e:	b2db      	uxtb	r3, r3
 8002d30:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002d34:	b2da      	uxtb	r2, r3
 8002d36:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002d38:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d3e:	1c5a      	adds	r2, r3, #1
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002d48:	b29b      	uxth	r3, r3
 8002d4a:	3b01      	subs	r3, #1
 8002d4c:	b29b      	uxth	r3, r3
 8002d4e:	687a      	ldr	r2, [r7, #4]
 8002d50:	4619      	mov	r1, r3
 8002d52:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d15d      	bne.n	8002e14 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	68da      	ldr	r2, [r3, #12]
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	f022 0220 	bic.w	r2, r2, #32
 8002d66:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	68da      	ldr	r2, [r3, #12]
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002d76:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	695a      	ldr	r2, [r3, #20]
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	f022 0201 	bic.w	r2, r2, #1
 8002d86:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	2220      	movs	r2, #32
 8002d8c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	2200      	movs	r2, #0
 8002d94:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d9a:	2b01      	cmp	r3, #1
 8002d9c:	d135      	bne.n	8002e0a <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	2200      	movs	r2, #0
 8002da2:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	330c      	adds	r3, #12
 8002daa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002dac:	697b      	ldr	r3, [r7, #20]
 8002dae:	e853 3f00 	ldrex	r3, [r3]
 8002db2:	613b      	str	r3, [r7, #16]
   return(result);
 8002db4:	693b      	ldr	r3, [r7, #16]
 8002db6:	f023 0310 	bic.w	r3, r3, #16
 8002dba:	627b      	str	r3, [r7, #36]	@ 0x24
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	330c      	adds	r3, #12
 8002dc2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002dc4:	623a      	str	r2, [r7, #32]
 8002dc6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002dc8:	69f9      	ldr	r1, [r7, #28]
 8002dca:	6a3a      	ldr	r2, [r7, #32]
 8002dcc:	e841 2300 	strex	r3, r2, [r1]
 8002dd0:	61bb      	str	r3, [r7, #24]
   return(result);
 8002dd2:	69bb      	ldr	r3, [r7, #24]
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d1e5      	bne.n	8002da4 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	f003 0310 	and.w	r3, r3, #16
 8002de2:	2b10      	cmp	r3, #16
 8002de4:	d10a      	bne.n	8002dfc <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002de6:	2300      	movs	r3, #0
 8002de8:	60fb      	str	r3, [r7, #12]
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	60fb      	str	r3, [r7, #12]
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	685b      	ldr	r3, [r3, #4]
 8002df8:	60fb      	str	r3, [r7, #12]
 8002dfa:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8002e00:	4619      	mov	r1, r3
 8002e02:	6878      	ldr	r0, [r7, #4]
 8002e04:	f7ff fe11 	bl	8002a2a <HAL_UARTEx_RxEventCallback>
 8002e08:	e002      	b.n	8002e10 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8002e0a:	6878      	ldr	r0, [r7, #4]
 8002e0c:	f7ff fdfb 	bl	8002a06 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8002e10:	2300      	movs	r3, #0
 8002e12:	e002      	b.n	8002e1a <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8002e14:	2300      	movs	r3, #0
 8002e16:	e000      	b.n	8002e1a <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8002e18:	2302      	movs	r3, #2
  }
}
 8002e1a:	4618      	mov	r0, r3
 8002e1c:	3730      	adds	r7, #48	@ 0x30
 8002e1e:	46bd      	mov	sp, r7
 8002e20:	bd80      	pop	{r7, pc}
	...

08002e24 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002e24:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002e28:	b0c0      	sub	sp, #256	@ 0x100
 8002e2a:	af00      	add	r7, sp, #0
 8002e2c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002e30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	691b      	ldr	r3, [r3, #16]
 8002e38:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8002e3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002e40:	68d9      	ldr	r1, [r3, #12]
 8002e42:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002e46:	681a      	ldr	r2, [r3, #0]
 8002e48:	ea40 0301 	orr.w	r3, r0, r1
 8002e4c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002e4e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002e52:	689a      	ldr	r2, [r3, #8]
 8002e54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002e58:	691b      	ldr	r3, [r3, #16]
 8002e5a:	431a      	orrs	r2, r3
 8002e5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002e60:	695b      	ldr	r3, [r3, #20]
 8002e62:	431a      	orrs	r2, r3
 8002e64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002e68:	69db      	ldr	r3, [r3, #28]
 8002e6a:	4313      	orrs	r3, r2
 8002e6c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002e70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	68db      	ldr	r3, [r3, #12]
 8002e78:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8002e7c:	f021 010c 	bic.w	r1, r1, #12
 8002e80:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002e84:	681a      	ldr	r2, [r3, #0]
 8002e86:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8002e8a:	430b      	orrs	r3, r1
 8002e8c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002e8e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	695b      	ldr	r3, [r3, #20]
 8002e96:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8002e9a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002e9e:	6999      	ldr	r1, [r3, #24]
 8002ea0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002ea4:	681a      	ldr	r2, [r3, #0]
 8002ea6:	ea40 0301 	orr.w	r3, r0, r1
 8002eaa:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002eac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002eb0:	681a      	ldr	r2, [r3, #0]
 8002eb2:	4b91      	ldr	r3, [pc, #580]	@ (80030f8 <UART_SetConfig+0x2d4>)
 8002eb4:	429a      	cmp	r2, r3
 8002eb6:	d005      	beq.n	8002ec4 <UART_SetConfig+0xa0>
 8002eb8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002ebc:	681a      	ldr	r2, [r3, #0]
 8002ebe:	4b8f      	ldr	r3, [pc, #572]	@ (80030fc <UART_SetConfig+0x2d8>)
 8002ec0:	429a      	cmp	r2, r3
 8002ec2:	d104      	bne.n	8002ece <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002ec4:	f7ff f966 	bl	8002194 <HAL_RCC_GetPCLK2Freq>
 8002ec8:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8002ecc:	e003      	b.n	8002ed6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002ece:	f7ff f94d 	bl	800216c <HAL_RCC_GetPCLK1Freq>
 8002ed2:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002ed6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002eda:	69db      	ldr	r3, [r3, #28]
 8002edc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002ee0:	f040 8110 	bne.w	8003104 <UART_SetConfig+0x2e0>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002ee4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002ee8:	2200      	movs	r2, #0
 8002eea:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8002eee:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8002ef2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8002ef6:	4622      	mov	r2, r4
 8002ef8:	462b      	mov	r3, r5
 8002efa:	1891      	adds	r1, r2, r2
 8002efc:	65b9      	str	r1, [r7, #88]	@ 0x58
 8002efe:	415b      	adcs	r3, r3
 8002f00:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002f02:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8002f06:	4620      	mov	r0, r4
 8002f08:	4629      	mov	r1, r5
 8002f0a:	4604      	mov	r4, r0
 8002f0c:	eb12 0804 	adds.w	r8, r2, r4
 8002f10:	460c      	mov	r4, r1
 8002f12:	eb43 0904 	adc.w	r9, r3, r4
 8002f16:	f04f 0200 	mov.w	r2, #0
 8002f1a:	f04f 0300 	mov.w	r3, #0
 8002f1e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002f22:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002f26:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002f2a:	4690      	mov	r8, r2
 8002f2c:	4699      	mov	r9, r3
 8002f2e:	4603      	mov	r3, r0
 8002f30:	eb18 0303 	adds.w	r3, r8, r3
 8002f34:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8002f38:	460b      	mov	r3, r1
 8002f3a:	eb49 0303 	adc.w	r3, r9, r3
 8002f3e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8002f42:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f46:	685b      	ldr	r3, [r3, #4]
 8002f48:	2200      	movs	r2, #0
 8002f4a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8002f4e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8002f52:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8002f56:	460b      	mov	r3, r1
 8002f58:	18db      	adds	r3, r3, r3
 8002f5a:	653b      	str	r3, [r7, #80]	@ 0x50
 8002f5c:	4613      	mov	r3, r2
 8002f5e:	eb42 0303 	adc.w	r3, r2, r3
 8002f62:	657b      	str	r3, [r7, #84]	@ 0x54
 8002f64:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8002f68:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8002f6c:	f7fd f93e 	bl	80001ec <__aeabi_uldivmod>
 8002f70:	4602      	mov	r2, r0
 8002f72:	460b      	mov	r3, r1
 8002f74:	4b62      	ldr	r3, [pc, #392]	@ (8003100 <UART_SetConfig+0x2dc>)
 8002f76:	fba3 2302 	umull	r2, r3, r3, r2
 8002f7a:	095b      	lsrs	r3, r3, #5
 8002f7c:	011c      	lsls	r4, r3, #4
 8002f7e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002f82:	2200      	movs	r2, #0
 8002f84:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002f88:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8002f8c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8002f90:	4642      	mov	r2, r8
 8002f92:	464b      	mov	r3, r9
 8002f94:	1891      	adds	r1, r2, r2
 8002f96:	64b9      	str	r1, [r7, #72]	@ 0x48
 8002f98:	415b      	adcs	r3, r3
 8002f9a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002f9c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8002fa0:	4645      	mov	r5, r8
 8002fa2:	eb12 0a05 	adds.w	sl, r2, r5
 8002fa6:	4640      	mov	r0, r8
 8002fa8:	4649      	mov	r1, r9
 8002faa:	460d      	mov	r5, r1
 8002fac:	eb43 0b05 	adc.w	fp, r3, r5
 8002fb0:	f04f 0200 	mov.w	r2, #0
 8002fb4:	f04f 0300 	mov.w	r3, #0
 8002fb8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002fbc:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002fc0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002fc4:	4692      	mov	sl, r2
 8002fc6:	469b      	mov	fp, r3
 8002fc8:	4603      	mov	r3, r0
 8002fca:	eb1a 0303 	adds.w	r3, sl, r3
 8002fce:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8002fd2:	460b      	mov	r3, r1
 8002fd4:	eb4b 0303 	adc.w	r3, fp, r3
 8002fd8:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8002fdc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002fe0:	685b      	ldr	r3, [r3, #4]
 8002fe2:	2200      	movs	r2, #0
 8002fe4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8002fe8:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8002fec:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8002ff0:	460b      	mov	r3, r1
 8002ff2:	18db      	adds	r3, r3, r3
 8002ff4:	643b      	str	r3, [r7, #64]	@ 0x40
 8002ff6:	4613      	mov	r3, r2
 8002ff8:	eb42 0303 	adc.w	r3, r2, r3
 8002ffc:	647b      	str	r3, [r7, #68]	@ 0x44
 8002ffe:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8003002:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8003006:	f7fd f8f1 	bl	80001ec <__aeabi_uldivmod>
 800300a:	4602      	mov	r2, r0
 800300c:	460b      	mov	r3, r1
 800300e:	4611      	mov	r1, r2
 8003010:	4b3b      	ldr	r3, [pc, #236]	@ (8003100 <UART_SetConfig+0x2dc>)
 8003012:	fba3 2301 	umull	r2, r3, r3, r1
 8003016:	095b      	lsrs	r3, r3, #5
 8003018:	2264      	movs	r2, #100	@ 0x64
 800301a:	fb02 f303 	mul.w	r3, r2, r3
 800301e:	1acb      	subs	r3, r1, r3
 8003020:	00db      	lsls	r3, r3, #3
 8003022:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8003026:	4b36      	ldr	r3, [pc, #216]	@ (8003100 <UART_SetConfig+0x2dc>)
 8003028:	fba3 2302 	umull	r2, r3, r3, r2
 800302c:	095b      	lsrs	r3, r3, #5
 800302e:	005b      	lsls	r3, r3, #1
 8003030:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8003034:	441c      	add	r4, r3
 8003036:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800303a:	2200      	movs	r2, #0
 800303c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003040:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8003044:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8003048:	4642      	mov	r2, r8
 800304a:	464b      	mov	r3, r9
 800304c:	1891      	adds	r1, r2, r2
 800304e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003050:	415b      	adcs	r3, r3
 8003052:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003054:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8003058:	4641      	mov	r1, r8
 800305a:	1851      	adds	r1, r2, r1
 800305c:	6339      	str	r1, [r7, #48]	@ 0x30
 800305e:	4649      	mov	r1, r9
 8003060:	414b      	adcs	r3, r1
 8003062:	637b      	str	r3, [r7, #52]	@ 0x34
 8003064:	f04f 0200 	mov.w	r2, #0
 8003068:	f04f 0300 	mov.w	r3, #0
 800306c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8003070:	4659      	mov	r1, fp
 8003072:	00cb      	lsls	r3, r1, #3
 8003074:	4655      	mov	r5, sl
 8003076:	ea43 7355 	orr.w	r3, r3, r5, lsr #29
 800307a:	4651      	mov	r1, sl
 800307c:	00ca      	lsls	r2, r1, #3
 800307e:	4610      	mov	r0, r2
 8003080:	4619      	mov	r1, r3
 8003082:	4603      	mov	r3, r0
 8003084:	4642      	mov	r2, r8
 8003086:	189b      	adds	r3, r3, r2
 8003088:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800308c:	464b      	mov	r3, r9
 800308e:	460a      	mov	r2, r1
 8003090:	eb42 0303 	adc.w	r3, r2, r3
 8003094:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003098:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800309c:	685b      	ldr	r3, [r3, #4]
 800309e:	2200      	movs	r2, #0
 80030a0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80030a4:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80030a8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80030ac:	460b      	mov	r3, r1
 80030ae:	18db      	adds	r3, r3, r3
 80030b0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80030b2:	4613      	mov	r3, r2
 80030b4:	eb42 0303 	adc.w	r3, r2, r3
 80030b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80030ba:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80030be:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80030c2:	f7fd f893 	bl	80001ec <__aeabi_uldivmod>
 80030c6:	4602      	mov	r2, r0
 80030c8:	460b      	mov	r3, r1
 80030ca:	4b0d      	ldr	r3, [pc, #52]	@ (8003100 <UART_SetConfig+0x2dc>)
 80030cc:	fba3 1302 	umull	r1, r3, r3, r2
 80030d0:	095b      	lsrs	r3, r3, #5
 80030d2:	2164      	movs	r1, #100	@ 0x64
 80030d4:	fb01 f303 	mul.w	r3, r1, r3
 80030d8:	1ad3      	subs	r3, r2, r3
 80030da:	00db      	lsls	r3, r3, #3
 80030dc:	3332      	adds	r3, #50	@ 0x32
 80030de:	4a08      	ldr	r2, [pc, #32]	@ (8003100 <UART_SetConfig+0x2dc>)
 80030e0:	fba2 2303 	umull	r2, r3, r2, r3
 80030e4:	095b      	lsrs	r3, r3, #5
 80030e6:	f003 0207 	and.w	r2, r3, #7
 80030ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	4422      	add	r2, r4
 80030f2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80030f4:	e10a      	b.n	800330c <UART_SetConfig+0x4e8>
 80030f6:	bf00      	nop
 80030f8:	40011000 	.word	0x40011000
 80030fc:	40011400 	.word	0x40011400
 8003100:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003104:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003108:	2200      	movs	r2, #0
 800310a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800310e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8003112:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8003116:	4642      	mov	r2, r8
 8003118:	464b      	mov	r3, r9
 800311a:	1891      	adds	r1, r2, r2
 800311c:	6239      	str	r1, [r7, #32]
 800311e:	415b      	adcs	r3, r3
 8003120:	627b      	str	r3, [r7, #36]	@ 0x24
 8003122:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003126:	4641      	mov	r1, r8
 8003128:	1854      	adds	r4, r2, r1
 800312a:	46cc      	mov	ip, r9
 800312c:	eb43 050c 	adc.w	r5, r3, ip
 8003130:	f04f 0200 	mov.w	r2, #0
 8003134:	f04f 0300 	mov.w	r3, #0
 8003138:	00eb      	lsls	r3, r5, #3
 800313a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800313e:	00e2      	lsls	r2, r4, #3
 8003140:	4614      	mov	r4, r2
 8003142:	461d      	mov	r5, r3
 8003144:	4640      	mov	r0, r8
 8003146:	4649      	mov	r1, r9
 8003148:	4603      	mov	r3, r0
 800314a:	18e3      	adds	r3, r4, r3
 800314c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003150:	460b      	mov	r3, r1
 8003152:	eb45 0303 	adc.w	r3, r5, r3
 8003156:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800315a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800315e:	685b      	ldr	r3, [r3, #4]
 8003160:	2200      	movs	r2, #0
 8003162:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003166:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800316a:	f04f 0200 	mov.w	r2, #0
 800316e:	f04f 0300 	mov.w	r3, #0
 8003172:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8003176:	4629      	mov	r1, r5
 8003178:	008b      	lsls	r3, r1, #2
 800317a:	4620      	mov	r0, r4
 800317c:	4629      	mov	r1, r5
 800317e:	4604      	mov	r4, r0
 8003180:	ea43 7394 	orr.w	r3, r3, r4, lsr #30
 8003184:	4601      	mov	r1, r0
 8003186:	008a      	lsls	r2, r1, #2
 8003188:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800318c:	f7fd f82e 	bl	80001ec <__aeabi_uldivmod>
 8003190:	4602      	mov	r2, r0
 8003192:	460b      	mov	r3, r1
 8003194:	4b60      	ldr	r3, [pc, #384]	@ (8003318 <UART_SetConfig+0x4f4>)
 8003196:	fba3 2302 	umull	r2, r3, r3, r2
 800319a:	095b      	lsrs	r3, r3, #5
 800319c:	011c      	lsls	r4, r3, #4
 800319e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80031a2:	2200      	movs	r2, #0
 80031a4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80031a8:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80031ac:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80031b0:	4642      	mov	r2, r8
 80031b2:	464b      	mov	r3, r9
 80031b4:	1891      	adds	r1, r2, r2
 80031b6:	61b9      	str	r1, [r7, #24]
 80031b8:	415b      	adcs	r3, r3
 80031ba:	61fb      	str	r3, [r7, #28]
 80031bc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80031c0:	4641      	mov	r1, r8
 80031c2:	1851      	adds	r1, r2, r1
 80031c4:	6139      	str	r1, [r7, #16]
 80031c6:	4649      	mov	r1, r9
 80031c8:	414b      	adcs	r3, r1
 80031ca:	617b      	str	r3, [r7, #20]
 80031cc:	f04f 0200 	mov.w	r2, #0
 80031d0:	f04f 0300 	mov.w	r3, #0
 80031d4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80031d8:	4659      	mov	r1, fp
 80031da:	00cb      	lsls	r3, r1, #3
 80031dc:	4655      	mov	r5, sl
 80031de:	ea43 7355 	orr.w	r3, r3, r5, lsr #29
 80031e2:	4651      	mov	r1, sl
 80031e4:	00ca      	lsls	r2, r1, #3
 80031e6:	4610      	mov	r0, r2
 80031e8:	4619      	mov	r1, r3
 80031ea:	4603      	mov	r3, r0
 80031ec:	4642      	mov	r2, r8
 80031ee:	189b      	adds	r3, r3, r2
 80031f0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80031f4:	464b      	mov	r3, r9
 80031f6:	460a      	mov	r2, r1
 80031f8:	eb42 0303 	adc.w	r3, r2, r3
 80031fc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003200:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003204:	685b      	ldr	r3, [r3, #4]
 8003206:	2200      	movs	r2, #0
 8003208:	67bb      	str	r3, [r7, #120]	@ 0x78
 800320a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800320c:	f04f 0200 	mov.w	r2, #0
 8003210:	f04f 0300 	mov.w	r3, #0
 8003214:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8003218:	4649      	mov	r1, r9
 800321a:	008b      	lsls	r3, r1, #2
 800321c:	4645      	mov	r5, r8
 800321e:	ea43 7395 	orr.w	r3, r3, r5, lsr #30
 8003222:	4641      	mov	r1, r8
 8003224:	008a      	lsls	r2, r1, #2
 8003226:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800322a:	f7fc ffdf 	bl	80001ec <__aeabi_uldivmod>
 800322e:	4602      	mov	r2, r0
 8003230:	460b      	mov	r3, r1
 8003232:	4611      	mov	r1, r2
 8003234:	4b38      	ldr	r3, [pc, #224]	@ (8003318 <UART_SetConfig+0x4f4>)
 8003236:	fba3 2301 	umull	r2, r3, r3, r1
 800323a:	095b      	lsrs	r3, r3, #5
 800323c:	2264      	movs	r2, #100	@ 0x64
 800323e:	fb02 f303 	mul.w	r3, r2, r3
 8003242:	1acb      	subs	r3, r1, r3
 8003244:	011b      	lsls	r3, r3, #4
 8003246:	3332      	adds	r3, #50	@ 0x32
 8003248:	4a33      	ldr	r2, [pc, #204]	@ (8003318 <UART_SetConfig+0x4f4>)
 800324a:	fba2 2303 	umull	r2, r3, r2, r3
 800324e:	095b      	lsrs	r3, r3, #5
 8003250:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003254:	441c      	add	r4, r3
 8003256:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800325a:	2200      	movs	r2, #0
 800325c:	673b      	str	r3, [r7, #112]	@ 0x70
 800325e:	677a      	str	r2, [r7, #116]	@ 0x74
 8003260:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8003264:	4642      	mov	r2, r8
 8003266:	464b      	mov	r3, r9
 8003268:	1891      	adds	r1, r2, r2
 800326a:	60b9      	str	r1, [r7, #8]
 800326c:	415b      	adcs	r3, r3
 800326e:	60fb      	str	r3, [r7, #12]
 8003270:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003274:	4641      	mov	r1, r8
 8003276:	1851      	adds	r1, r2, r1
 8003278:	6039      	str	r1, [r7, #0]
 800327a:	4649      	mov	r1, r9
 800327c:	414b      	adcs	r3, r1
 800327e:	607b      	str	r3, [r7, #4]
 8003280:	f04f 0200 	mov.w	r2, #0
 8003284:	f04f 0300 	mov.w	r3, #0
 8003288:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800328c:	4659      	mov	r1, fp
 800328e:	00cb      	lsls	r3, r1, #3
 8003290:	4655      	mov	r5, sl
 8003292:	ea43 7355 	orr.w	r3, r3, r5, lsr #29
 8003296:	4651      	mov	r1, sl
 8003298:	00ca      	lsls	r2, r1, #3
 800329a:	4610      	mov	r0, r2
 800329c:	4619      	mov	r1, r3
 800329e:	4603      	mov	r3, r0
 80032a0:	4642      	mov	r2, r8
 80032a2:	189b      	adds	r3, r3, r2
 80032a4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80032a6:	464b      	mov	r3, r9
 80032a8:	460a      	mov	r2, r1
 80032aa:	eb42 0303 	adc.w	r3, r2, r3
 80032ae:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80032b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80032b4:	685b      	ldr	r3, [r3, #4]
 80032b6:	2200      	movs	r2, #0
 80032b8:	663b      	str	r3, [r7, #96]	@ 0x60
 80032ba:	667a      	str	r2, [r7, #100]	@ 0x64
 80032bc:	f04f 0200 	mov.w	r2, #0
 80032c0:	f04f 0300 	mov.w	r3, #0
 80032c4:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80032c8:	4649      	mov	r1, r9
 80032ca:	008b      	lsls	r3, r1, #2
 80032cc:	4645      	mov	r5, r8
 80032ce:	ea43 7395 	orr.w	r3, r3, r5, lsr #30
 80032d2:	4641      	mov	r1, r8
 80032d4:	008a      	lsls	r2, r1, #2
 80032d6:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80032da:	f7fc ff87 	bl	80001ec <__aeabi_uldivmod>
 80032de:	4602      	mov	r2, r0
 80032e0:	460b      	mov	r3, r1
 80032e2:	4b0d      	ldr	r3, [pc, #52]	@ (8003318 <UART_SetConfig+0x4f4>)
 80032e4:	fba3 1302 	umull	r1, r3, r3, r2
 80032e8:	095b      	lsrs	r3, r3, #5
 80032ea:	2164      	movs	r1, #100	@ 0x64
 80032ec:	fb01 f303 	mul.w	r3, r1, r3
 80032f0:	1ad3      	subs	r3, r2, r3
 80032f2:	011b      	lsls	r3, r3, #4
 80032f4:	3332      	adds	r3, #50	@ 0x32
 80032f6:	4a08      	ldr	r2, [pc, #32]	@ (8003318 <UART_SetConfig+0x4f4>)
 80032f8:	fba2 2303 	umull	r2, r3, r2, r3
 80032fc:	095b      	lsrs	r3, r3, #5
 80032fe:	f003 020f 	and.w	r2, r3, #15
 8003302:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	4422      	add	r2, r4
 800330a:	609a      	str	r2, [r3, #8]
}
 800330c:	bf00      	nop
 800330e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8003312:	46bd      	mov	sp, r7
 8003314:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003318:	51eb851f 	.word	0x51eb851f

0800331c <memset>:
 800331c:	4402      	add	r2, r0
 800331e:	4603      	mov	r3, r0
 8003320:	4293      	cmp	r3, r2
 8003322:	d100      	bne.n	8003326 <memset+0xa>
 8003324:	4770      	bx	lr
 8003326:	f803 1b01 	strb.w	r1, [r3], #1
 800332a:	e7f9      	b.n	8003320 <memset+0x4>

0800332c <__libc_init_array>:
 800332c:	b570      	push	{r4, r5, r6, lr}
 800332e:	4d0d      	ldr	r5, [pc, #52]	@ (8003364 <__libc_init_array+0x38>)
 8003330:	4c0d      	ldr	r4, [pc, #52]	@ (8003368 <__libc_init_array+0x3c>)
 8003332:	1b64      	subs	r4, r4, r5
 8003334:	10a4      	asrs	r4, r4, #2
 8003336:	2600      	movs	r6, #0
 8003338:	42a6      	cmp	r6, r4
 800333a:	d109      	bne.n	8003350 <__libc_init_array+0x24>
 800333c:	4d0b      	ldr	r5, [pc, #44]	@ (800336c <__libc_init_array+0x40>)
 800333e:	4c0c      	ldr	r4, [pc, #48]	@ (8003370 <__libc_init_array+0x44>)
 8003340:	f000 f818 	bl	8003374 <_init>
 8003344:	1b64      	subs	r4, r4, r5
 8003346:	10a4      	asrs	r4, r4, #2
 8003348:	2600      	movs	r6, #0
 800334a:	42a6      	cmp	r6, r4
 800334c:	d105      	bne.n	800335a <__libc_init_array+0x2e>
 800334e:	bd70      	pop	{r4, r5, r6, pc}
 8003350:	f855 3b04 	ldr.w	r3, [r5], #4
 8003354:	4798      	blx	r3
 8003356:	3601      	adds	r6, #1
 8003358:	e7ee      	b.n	8003338 <__libc_init_array+0xc>
 800335a:	f855 3b04 	ldr.w	r3, [r5], #4
 800335e:	4798      	blx	r3
 8003360:	3601      	adds	r6, #1
 8003362:	e7f2      	b.n	800334a <__libc_init_array+0x1e>
 8003364:	08003c04 	.word	0x08003c04
 8003368:	08003c04 	.word	0x08003c04
 800336c:	08003c04 	.word	0x08003c04
 8003370:	08003c08 	.word	0x08003c08

08003374 <_init>:
 8003374:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003376:	bf00      	nop
 8003378:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800337a:	bc08      	pop	{r3}
 800337c:	469e      	mov	lr, r3
 800337e:	4770      	bx	lr

08003380 <_fini>:
 8003380:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003382:	bf00      	nop
 8003384:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003386:	bc08      	pop	{r3}
 8003388:	469e      	mov	lr, r3
 800338a:	4770      	bx	lr
