

================================================================
== Vitis HLS Report for 'activation_accelerator_Pipeline_loop_12'
================================================================
* Date:           Wed Oct  8 19:21:51 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.437 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      135|      135|  1.350 us|  1.350 us|  135|  135|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_12  |      133|      133|         7|          1|          1|   128|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      28|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    12|    1362|    1284|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      36|    -|
|Register         |        -|     -|     735|      32|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    12|    2097|    1380|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |               Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_4_full_dsp_1_U324  |fadd_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  214|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U325  |fadd_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  214|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U326  |fadd_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  214|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U327  |fadd_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  214|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U328  |fadd_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  214|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U329  |fadd_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  214|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                                |                                |        0|  12| 1362| 1284|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln277_fu_482_p2  |         +|   0|  0|  18|          11|           4|
    |or_ln280_fu_464_p2   |        or|   0|  0|   8|           8|           1|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  28|          20|           7|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_19    |   9|          2|   11|         22|
    |i_fu_76                  |   9|          2|   11|         22|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   24|         48|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |i_fu_76                           |  11|   0|   11|          0|
    |lshr_ln282_1_reg_637              |   7|   0|    7|          0|
    |trunc_ln282_1_reg_797             |  16|   0|   16|          0|
    |trunc_ln282_2_reg_802             |  16|   0|   16|          0|
    |trunc_ln282_3_reg_807             |  16|   0|   16|          0|
    |trunc_ln282_4_reg_812             |  16|   0|   16|          0|
    |trunc_ln282_5_reg_817             |  16|   0|   16|          0|
    |trunc_ln282_6_reg_822             |  16|   0|   16|          0|
    |trunc_ln282_7_reg_827             |  16|   0|   16|          0|
    |trunc_ln_reg_792                  |  16|   0|   16|          0|
    |x_2_load_1_reg_762                |  32|   0|   32|          0|
    |x_2_load_reg_722                  |  32|   0|   32|          0|
    |x_4_load_1_reg_772                |  32|   0|   32|          0|
    |x_4_load_reg_732                  |  32|   0|   32|          0|
    |x_6_load_1_reg_782                |  32|   0|   32|          0|
    |x_6_load_reg_742                  |  32|   0|   32|          0|
    |x_load_1_reg_752                  |  32|   0|   32|          0|
    |x_load_reg_712                    |  32|   0|   32|          0|
    |y_1_load_1_reg_767                |  32|   0|   32|          0|
    |y_1_load_reg_727                  |  32|   0|   32|          0|
    |y_2_load_1_reg_777                |  32|   0|   32|          0|
    |y_2_load_reg_737                  |  32|   0|   32|          0|
    |y_3_load_1_reg_787                |  32|   0|   32|          0|
    |y_3_load_reg_747                  |  32|   0|   32|          0|
    |y_load_1_reg_757                  |  32|   0|   32|          0|
    |y_load_reg_717                    |  32|   0|   32|          0|
    |lshr_ln282_1_reg_637              |  64|  32|    7|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 735|  32|  678|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------------------------------------------------------+-----+-----+------------+-----------------------------------------------------------------------------+--------------+
|                                       RTL Ports                                      | Dir | Bits|  Protocol  |                                Source Object                                |    C Type    |
+--------------------------------------------------------------------------------------+-----+-----+------------+-----------------------------------------------------------------------------+--------------+
|ap_clk                                                                                |   in|    1|  ap_ctrl_hs|                                      activation_accelerator_Pipeline_loop_12|  return value|
|ap_rst                                                                                |   in|    1|  ap_ctrl_hs|                                      activation_accelerator_Pipeline_loop_12|  return value|
|ap_start                                                                              |   in|    1|  ap_ctrl_hs|                                      activation_accelerator_Pipeline_loop_12|  return value|
|ap_done                                                                               |  out|    1|  ap_ctrl_hs|                                      activation_accelerator_Pipeline_loop_12|  return value|
|ap_idle                                                                               |  out|    1|  ap_ctrl_hs|                                      activation_accelerator_Pipeline_loop_12|  return value|
|ap_ready                                                                              |  out|    1|  ap_ctrl_hs|                                      activation_accelerator_Pipeline_loop_12|  return value|
|grp_fu_924_p_din0                                                                     |  out|   32|  ap_ctrl_hs|                                      activation_accelerator_Pipeline_loop_12|  return value|
|grp_fu_924_p_din1                                                                     |  out|   32|  ap_ctrl_hs|                                      activation_accelerator_Pipeline_loop_12|  return value|
|grp_fu_924_p_opcode                                                                   |  out|    1|  ap_ctrl_hs|                                      activation_accelerator_Pipeline_loop_12|  return value|
|grp_fu_924_p_dout0                                                                    |   in|   32|  ap_ctrl_hs|                                      activation_accelerator_Pipeline_loop_12|  return value|
|grp_fu_924_p_ce                                                                       |  out|    1|  ap_ctrl_hs|                                      activation_accelerator_Pipeline_loop_12|  return value|
|grp_fu_1148_p_din0                                                                    |  out|   32|  ap_ctrl_hs|                                      activation_accelerator_Pipeline_loop_12|  return value|
|grp_fu_1148_p_din1                                                                    |  out|   32|  ap_ctrl_hs|                                      activation_accelerator_Pipeline_loop_12|  return value|
|grp_fu_1148_p_opcode                                                                  |  out|    2|  ap_ctrl_hs|                                      activation_accelerator_Pipeline_loop_12|  return value|
|grp_fu_1148_p_dout0                                                                   |   in|   32|  ap_ctrl_hs|                                      activation_accelerator_Pipeline_loop_12|  return value|
|grp_fu_1148_p_ce                                                                      |  out|    1|  ap_ctrl_hs|                                      activation_accelerator_Pipeline_loop_12|  return value|
|x_address0                                                                            |  out|    8|   ap_memory|                                                                            x|         array|
|x_ce0                                                                                 |  out|    1|   ap_memory|                                                                            x|         array|
|x_q0                                                                                  |   in|   32|   ap_memory|                                                                            x|         array|
|x_address1                                                                            |  out|    8|   ap_memory|                                                                            x|         array|
|x_ce1                                                                                 |  out|    1|   ap_memory|                                                                            x|         array|
|x_q1                                                                                  |   in|   32|   ap_memory|                                                                            x|         array|
|y_address0                                                                            |  out|    8|   ap_memory|                                                                            y|         array|
|y_ce0                                                                                 |  out|    1|   ap_memory|                                                                            y|         array|
|y_q0                                                                                  |   in|   32|   ap_memory|                                                                            y|         array|
|y_address1                                                                            |  out|    8|   ap_memory|                                                                            y|         array|
|y_ce1                                                                                 |  out|    1|   ap_memory|                                                                            y|         array|
|y_q1                                                                                  |   in|   32|   ap_memory|                                                                            y|         array|
|x_2_address0                                                                          |  out|    8|   ap_memory|                                                                          x_2|         array|
|x_2_ce0                                                                               |  out|    1|   ap_memory|                                                                          x_2|         array|
|x_2_q0                                                                                |   in|   32|   ap_memory|                                                                          x_2|         array|
|x_2_address1                                                                          |  out|    8|   ap_memory|                                                                          x_2|         array|
|x_2_ce1                                                                               |  out|    1|   ap_memory|                                                                          x_2|         array|
|x_2_q1                                                                                |   in|   32|   ap_memory|                                                                          x_2|         array|
|y_1_address0                                                                          |  out|    8|   ap_memory|                                                                          y_1|         array|
|y_1_ce0                                                                               |  out|    1|   ap_memory|                                                                          y_1|         array|
|y_1_q0                                                                                |   in|   32|   ap_memory|                                                                          y_1|         array|
|y_1_address1                                                                          |  out|    8|   ap_memory|                                                                          y_1|         array|
|y_1_ce1                                                                               |  out|    1|   ap_memory|                                                                          y_1|         array|
|y_1_q1                                                                                |   in|   32|   ap_memory|                                                                          y_1|         array|
|x_4_address0                                                                          |  out|    8|   ap_memory|                                                                          x_4|         array|
|x_4_ce0                                                                               |  out|    1|   ap_memory|                                                                          x_4|         array|
|x_4_q0                                                                                |   in|   32|   ap_memory|                                                                          x_4|         array|
|x_4_address1                                                                          |  out|    8|   ap_memory|                                                                          x_4|         array|
|x_4_ce1                                                                               |  out|    1|   ap_memory|                                                                          x_4|         array|
|x_4_q1                                                                                |   in|   32|   ap_memory|                                                                          x_4|         array|
|y_2_address0                                                                          |  out|    8|   ap_memory|                                                                          y_2|         array|
|y_2_ce0                                                                               |  out|    1|   ap_memory|                                                                          y_2|         array|
|y_2_q0                                                                                |   in|   32|   ap_memory|                                                                          y_2|         array|
|y_2_address1                                                                          |  out|    8|   ap_memory|                                                                          y_2|         array|
|y_2_ce1                                                                               |  out|    1|   ap_memory|                                                                          y_2|         array|
|y_2_q1                                                                                |   in|   32|   ap_memory|                                                                          y_2|         array|
|x_6_address0                                                                          |  out|    8|   ap_memory|                                                                          x_6|         array|
|x_6_ce0                                                                               |  out|    1|   ap_memory|                                                                          x_6|         array|
|x_6_q0                                                                                |   in|   32|   ap_memory|                                                                          x_6|         array|
|x_6_address1                                                                          |  out|    8|   ap_memory|                                                                          x_6|         array|
|x_6_ce1                                                                               |  out|    1|   ap_memory|                                                                          x_6|         array|
|x_6_q1                                                                                |   in|   32|   ap_memory|                                                                          x_6|         array|
|y_3_address0                                                                          |  out|    8|   ap_memory|                                                                          y_3|         array|
|y_3_ce0                                                                               |  out|    1|   ap_memory|                                                                          y_3|         array|
|y_3_q0                                                                                |   in|   32|   ap_memory|                                                                          y_3|         array|
|y_3_address1                                                                          |  out|    8|   ap_memory|                                                                          y_3|         array|
|y_3_ce1                                                                               |  out|    1|   ap_memory|                                                                          y_3|         array|
|y_3_q1                                                                                |   in|   32|   ap_memory|                                                                          y_3|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address0  |  out|    7|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0       |  out|    1|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0       |  out|    1|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_d0        |  out|   16|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address0  |  out|    7|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0       |  out|    1|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0       |  out|    1|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_d0        |  out|   16|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address0  |  out|    7|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0       |  out|    1|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0       |  out|    1|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_d0        |  out|   16|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address0  |  out|    7|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0       |  out|    1|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0       |  out|    1|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_d0        |  out|   16|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address0  |  out|    7|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0       |  out|    1|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0       |  out|    1|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d0        |  out|   16|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address0  |  out|    7|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0       |  out|    1|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0       |  out|    1|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d0        |  out|   16|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address0  |  out|    7|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0       |  out|    1|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0       |  out|    1|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d0        |  out|   16|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address0    |  out|    7|   ap_memory|    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0         |  out|    1|   ap_memory|    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0         |  out|    1|   ap_memory|    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d0          |  out|   16|   ap_memory|    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i|         array|
+--------------------------------------------------------------------------------------+-----+-----+------------+-----------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.23>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 10 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.42ns)   --->   "%store_ln0 = store i11 0, i11 %i"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i21"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i_19 = load i11 %i" [activation_accelerator.cpp:277]   --->   Operation 13 'load' 'i_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %i_19, i32 10" [activation_accelerator.cpp:277]   --->   Operation 14 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 15 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln277 = br i1 %tmp, void %for.inc.i21.split, void %for.inc34.preheader.exitStub" [activation_accelerator.cpp:277]   --->   Operation 16 'br' 'br_ln277' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %i_19, i32 2, i32 9" [activation_accelerator.cpp:280]   --->   Operation 17 'partselect' 'lshr_ln' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln280 = zext i8 %lshr_ln" [activation_accelerator.cpp:280]   --->   Operation 18 'zext' 'zext_ln280' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%x_addr = getelementptr i32 %x, i64 0, i64 %zext_ln280" [activation_accelerator.cpp:280]   --->   Operation 19 'getelementptr' 'x_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (1.23ns)   --->   "%x_load = load i8 %x_addr" [activation_accelerator.cpp:280]   --->   Operation 20 'load' 'x_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%y_addr = getelementptr i32 %y, i64 0, i64 %zext_ln280" [activation_accelerator.cpp:280]   --->   Operation 21 'getelementptr' 'y_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (1.23ns)   --->   "%y_load = load i8 %y_addr" [activation_accelerator.cpp:280]   --->   Operation 22 'load' 'y_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%lshr_ln282_1 = partselect i7 @_ssdm_op_PartSelect.i7.i11.i32.i32, i11 %i_19, i32 3, i32 9" [activation_accelerator.cpp:282]   --->   Operation 23 'partselect' 'lshr_ln282_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%x_2_addr = getelementptr i32 %x_2, i64 0, i64 %zext_ln280" [activation_accelerator.cpp:280]   --->   Operation 24 'getelementptr' 'x_2_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (1.23ns)   --->   "%x_2_load = load i8 %x_2_addr" [activation_accelerator.cpp:280]   --->   Operation 25 'load' 'x_2_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%y_1_addr = getelementptr i32 %y_1, i64 0, i64 %zext_ln280" [activation_accelerator.cpp:280]   --->   Operation 26 'getelementptr' 'y_1_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (1.23ns)   --->   "%y_1_load = load i8 %y_1_addr" [activation_accelerator.cpp:280]   --->   Operation 27 'load' 'y_1_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%x_4_addr = getelementptr i32 %x_4, i64 0, i64 %zext_ln280" [activation_accelerator.cpp:280]   --->   Operation 28 'getelementptr' 'x_4_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 29 [2/2] (1.23ns)   --->   "%x_4_load = load i8 %x_4_addr" [activation_accelerator.cpp:280]   --->   Operation 29 'load' 'x_4_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%y_2_addr = getelementptr i32 %y_2, i64 0, i64 %zext_ln280" [activation_accelerator.cpp:280]   --->   Operation 30 'getelementptr' 'y_2_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 31 [2/2] (1.23ns)   --->   "%y_2_load = load i8 %y_2_addr" [activation_accelerator.cpp:280]   --->   Operation 31 'load' 'y_2_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%x_6_addr = getelementptr i32 %x_6, i64 0, i64 %zext_ln280" [activation_accelerator.cpp:280]   --->   Operation 32 'getelementptr' 'x_6_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 33 [2/2] (1.23ns)   --->   "%x_6_load = load i8 %x_6_addr" [activation_accelerator.cpp:280]   --->   Operation 33 'load' 'x_6_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%y_3_addr = getelementptr i32 %y_3, i64 0, i64 %zext_ln280" [activation_accelerator.cpp:280]   --->   Operation 34 'getelementptr' 'y_3_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 35 [2/2] (1.23ns)   --->   "%y_3_load = load i8 %y_3_addr" [activation_accelerator.cpp:280]   --->   Operation 35 'load' 'y_3_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%or_ln280 = or i8 %lshr_ln, i8 1" [activation_accelerator.cpp:280]   --->   Operation 36 'or' 'or_ln280' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln280_1 = zext i8 %or_ln280" [activation_accelerator.cpp:280]   --->   Operation 37 'zext' 'zext_ln280_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%x_addr_1 = getelementptr i32 %x, i64 0, i64 %zext_ln280_1" [activation_accelerator.cpp:280]   --->   Operation 38 'getelementptr' 'x_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 39 [2/2] (1.23ns)   --->   "%x_load_1 = load i8 %x_addr_1" [activation_accelerator.cpp:280]   --->   Operation 39 'load' 'x_load_1' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%y_addr_1 = getelementptr i32 %y, i64 0, i64 %zext_ln280_1" [activation_accelerator.cpp:280]   --->   Operation 40 'getelementptr' 'y_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 41 [2/2] (1.23ns)   --->   "%y_load_1 = load i8 %y_addr_1" [activation_accelerator.cpp:280]   --->   Operation 41 'load' 'y_load_1' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%x_2_addr_1 = getelementptr i32 %x_2, i64 0, i64 %zext_ln280_1" [activation_accelerator.cpp:280]   --->   Operation 42 'getelementptr' 'x_2_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 43 [2/2] (1.23ns)   --->   "%x_2_load_1 = load i8 %x_2_addr_1" [activation_accelerator.cpp:280]   --->   Operation 43 'load' 'x_2_load_1' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%y_1_addr_1 = getelementptr i32 %y_1, i64 0, i64 %zext_ln280_1" [activation_accelerator.cpp:280]   --->   Operation 44 'getelementptr' 'y_1_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 45 [2/2] (1.23ns)   --->   "%y_1_load_1 = load i8 %y_1_addr_1" [activation_accelerator.cpp:280]   --->   Operation 45 'load' 'y_1_load_1' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%x_4_addr_1 = getelementptr i32 %x_4, i64 0, i64 %zext_ln280_1" [activation_accelerator.cpp:280]   --->   Operation 46 'getelementptr' 'x_4_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 47 [2/2] (1.23ns)   --->   "%x_4_load_1 = load i8 %x_4_addr_1" [activation_accelerator.cpp:280]   --->   Operation 47 'load' 'x_4_load_1' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%y_2_addr_1 = getelementptr i32 %y_2, i64 0, i64 %zext_ln280_1" [activation_accelerator.cpp:280]   --->   Operation 48 'getelementptr' 'y_2_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 49 [2/2] (1.23ns)   --->   "%y_2_load_1 = load i8 %y_2_addr_1" [activation_accelerator.cpp:280]   --->   Operation 49 'load' 'y_2_load_1' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%x_6_addr_1 = getelementptr i32 %x_6, i64 0, i64 %zext_ln280_1" [activation_accelerator.cpp:280]   --->   Operation 50 'getelementptr' 'x_6_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 51 [2/2] (1.23ns)   --->   "%x_6_load_1 = load i8 %x_6_addr_1" [activation_accelerator.cpp:280]   --->   Operation 51 'load' 'x_6_load_1' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%y_3_addr_1 = getelementptr i32 %y_3, i64 0, i64 %zext_ln280_1" [activation_accelerator.cpp:280]   --->   Operation 52 'getelementptr' 'y_3_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 53 [2/2] (1.23ns)   --->   "%y_3_load_1 = load i8 %y_3_addr_1" [activation_accelerator.cpp:280]   --->   Operation 53 'load' 'y_3_load_1' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 54 [1/1] (0.79ns)   --->   "%add_ln277 = add i11 %i_19, i11 8" [activation_accelerator.cpp:277]   --->   Operation 54 'add' 'add_ln277' <Predicate = (!tmp)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.42ns)   --->   "%store_ln277 = store i11 %add_ln277, i11 %i" [activation_accelerator.cpp:277]   --->   Operation 55 'store' 'store_ln277' <Predicate = (!tmp)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 56 [1/2] (1.23ns)   --->   "%x_load = load i8 %x_addr" [activation_accelerator.cpp:280]   --->   Operation 56 'load' 'x_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 57 [1/2] (1.23ns)   --->   "%y_load = load i8 %y_addr" [activation_accelerator.cpp:280]   --->   Operation 57 'load' 'y_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 58 [1/2] (1.23ns)   --->   "%x_2_load = load i8 %x_2_addr" [activation_accelerator.cpp:280]   --->   Operation 58 'load' 'x_2_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 59 [1/2] (1.23ns)   --->   "%y_1_load = load i8 %y_1_addr" [activation_accelerator.cpp:280]   --->   Operation 59 'load' 'y_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 60 [1/2] (1.23ns)   --->   "%x_4_load = load i8 %x_4_addr" [activation_accelerator.cpp:280]   --->   Operation 60 'load' 'x_4_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 61 [1/2] (1.23ns)   --->   "%y_2_load = load i8 %y_2_addr" [activation_accelerator.cpp:280]   --->   Operation 61 'load' 'y_2_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 62 [1/2] (1.23ns)   --->   "%x_6_load = load i8 %x_6_addr" [activation_accelerator.cpp:280]   --->   Operation 62 'load' 'x_6_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 63 [1/2] (1.23ns)   --->   "%y_3_load = load i8 %y_3_addr" [activation_accelerator.cpp:280]   --->   Operation 63 'load' 'y_3_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 64 [1/2] (1.23ns)   --->   "%x_load_1 = load i8 %x_addr_1" [activation_accelerator.cpp:280]   --->   Operation 64 'load' 'x_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 65 [1/2] (1.23ns)   --->   "%y_load_1 = load i8 %y_addr_1" [activation_accelerator.cpp:280]   --->   Operation 65 'load' 'y_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 66 [1/2] (1.23ns)   --->   "%x_2_load_1 = load i8 %x_2_addr_1" [activation_accelerator.cpp:280]   --->   Operation 66 'load' 'x_2_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 67 [1/2] (1.23ns)   --->   "%y_1_load_1 = load i8 %y_1_addr_1" [activation_accelerator.cpp:280]   --->   Operation 67 'load' 'y_1_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 68 [1/2] (1.23ns)   --->   "%x_4_load_1 = load i8 %x_4_addr_1" [activation_accelerator.cpp:280]   --->   Operation 68 'load' 'x_4_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 69 [1/2] (1.23ns)   --->   "%y_2_load_1 = load i8 %y_2_addr_1" [activation_accelerator.cpp:280]   --->   Operation 69 'load' 'y_2_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 70 [1/2] (1.23ns)   --->   "%x_6_load_1 = load i8 %x_6_addr_1" [activation_accelerator.cpp:280]   --->   Operation 70 'load' 'x_6_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 71 [1/2] (1.23ns)   --->   "%y_3_load_1 = load i8 %y_3_addr_1" [activation_accelerator.cpp:280]   --->   Operation 71 'load' 'y_3_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 3 <SV = 2> <Delay = 6.43>
ST_3 : Operation 72 [4/4] (6.43ns)   --->   "%sum_3 = fadd i32 %x_load, i32 %y_load" [activation_accelerator.cpp:280]   --->   Operation 72 'fadd' 'sum_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [4/4] (6.43ns)   --->   "%sum = fadd i32 %x_2_load, i32 %y_1_load" [activation_accelerator.cpp:280]   --->   Operation 73 'fadd' 'sum' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [4/4] (6.43ns)   --->   "%sum_4 = fadd i32 %x_4_load, i32 %y_2_load" [activation_accelerator.cpp:280]   --->   Operation 74 'fadd' 'sum_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [4/4] (6.43ns)   --->   "%sum_5 = fadd i32 %x_6_load, i32 %y_3_load" [activation_accelerator.cpp:280]   --->   Operation 75 'fadd' 'sum_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [4/4] (6.43ns)   --->   "%sum_6 = fadd i32 %x_load_1, i32 %y_load_1" [activation_accelerator.cpp:280]   --->   Operation 76 'fadd' 'sum_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [4/4] (6.43ns)   --->   "%sum_7 = fadd i32 %x_2_load_1, i32 %y_1_load_1" [activation_accelerator.cpp:280]   --->   Operation 77 'fadd' 'sum_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [4/4] (6.43ns)   --->   "%sum_8 = fadd i32 %x_4_load_1, i32 %y_2_load_1" [activation_accelerator.cpp:280]   --->   Operation 78 'fadd' 'sum_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [4/4] (6.43ns)   --->   "%sum_9 = fadd i32 %x_6_load_1, i32 %y_3_load_1" [activation_accelerator.cpp:280]   --->   Operation 79 'fadd' 'sum_9' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.43>
ST_4 : Operation 80 [3/4] (6.43ns)   --->   "%sum_3 = fadd i32 %x_load, i32 %y_load" [activation_accelerator.cpp:280]   --->   Operation 80 'fadd' 'sum_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [3/4] (6.43ns)   --->   "%sum = fadd i32 %x_2_load, i32 %y_1_load" [activation_accelerator.cpp:280]   --->   Operation 81 'fadd' 'sum' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [3/4] (6.43ns)   --->   "%sum_4 = fadd i32 %x_4_load, i32 %y_2_load" [activation_accelerator.cpp:280]   --->   Operation 82 'fadd' 'sum_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [3/4] (6.43ns)   --->   "%sum_5 = fadd i32 %x_6_load, i32 %y_3_load" [activation_accelerator.cpp:280]   --->   Operation 83 'fadd' 'sum_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [3/4] (6.43ns)   --->   "%sum_6 = fadd i32 %x_load_1, i32 %y_load_1" [activation_accelerator.cpp:280]   --->   Operation 84 'fadd' 'sum_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [3/4] (6.43ns)   --->   "%sum_7 = fadd i32 %x_2_load_1, i32 %y_1_load_1" [activation_accelerator.cpp:280]   --->   Operation 85 'fadd' 'sum_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [3/4] (6.43ns)   --->   "%sum_8 = fadd i32 %x_4_load_1, i32 %y_2_load_1" [activation_accelerator.cpp:280]   --->   Operation 86 'fadd' 'sum_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [3/4] (6.43ns)   --->   "%sum_9 = fadd i32 %x_6_load_1, i32 %y_3_load_1" [activation_accelerator.cpp:280]   --->   Operation 87 'fadd' 'sum_9' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.43>
ST_5 : Operation 88 [2/4] (6.43ns)   --->   "%sum_3 = fadd i32 %x_load, i32 %y_load" [activation_accelerator.cpp:280]   --->   Operation 88 'fadd' 'sum_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 89 [2/4] (6.43ns)   --->   "%sum = fadd i32 %x_2_load, i32 %y_1_load" [activation_accelerator.cpp:280]   --->   Operation 89 'fadd' 'sum' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 90 [2/4] (6.43ns)   --->   "%sum_4 = fadd i32 %x_4_load, i32 %y_2_load" [activation_accelerator.cpp:280]   --->   Operation 90 'fadd' 'sum_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 91 [2/4] (6.43ns)   --->   "%sum_5 = fadd i32 %x_6_load, i32 %y_3_load" [activation_accelerator.cpp:280]   --->   Operation 91 'fadd' 'sum_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 92 [2/4] (6.43ns)   --->   "%sum_6 = fadd i32 %x_load_1, i32 %y_load_1" [activation_accelerator.cpp:280]   --->   Operation 92 'fadd' 'sum_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 93 [2/4] (6.43ns)   --->   "%sum_7 = fadd i32 %x_2_load_1, i32 %y_1_load_1" [activation_accelerator.cpp:280]   --->   Operation 93 'fadd' 'sum_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 94 [2/4] (6.43ns)   --->   "%sum_8 = fadd i32 %x_4_load_1, i32 %y_2_load_1" [activation_accelerator.cpp:280]   --->   Operation 94 'fadd' 'sum_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 95 [2/4] (6.43ns)   --->   "%sum_9 = fadd i32 %x_6_load_1, i32 %y_3_load_1" [activation_accelerator.cpp:280]   --->   Operation 95 'fadd' 'sum_9' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.43>
ST_6 : Operation 96 [1/4] (6.43ns)   --->   "%sum_3 = fadd i32 %x_load, i32 %y_load" [activation_accelerator.cpp:280]   --->   Operation 96 'fadd' 'sum_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%bitcast_ln282 = bitcast i32 %sum_3" [activation_accelerator.cpp:282]   --->   Operation 97 'bitcast' 'bitcast_ln282' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %bitcast_ln282, i32 16, i32 31" [activation_accelerator.cpp:282]   --->   Operation 98 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 99 [1/4] (6.43ns)   --->   "%sum = fadd i32 %x_2_load, i32 %y_1_load" [activation_accelerator.cpp:280]   --->   Operation 99 'fadd' 'sum' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%bitcast_ln282_1 = bitcast i32 %sum" [activation_accelerator.cpp:282]   --->   Operation 100 'bitcast' 'bitcast_ln282_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%trunc_ln282_1 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %bitcast_ln282_1, i32 16, i32 31" [activation_accelerator.cpp:282]   --->   Operation 101 'partselect' 'trunc_ln282_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 102 [1/4] (6.43ns)   --->   "%sum_4 = fadd i32 %x_4_load, i32 %y_2_load" [activation_accelerator.cpp:280]   --->   Operation 102 'fadd' 'sum_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%bitcast_ln282_2 = bitcast i32 %sum_4" [activation_accelerator.cpp:282]   --->   Operation 103 'bitcast' 'bitcast_ln282_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%trunc_ln282_2 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %bitcast_ln282_2, i32 16, i32 31" [activation_accelerator.cpp:282]   --->   Operation 104 'partselect' 'trunc_ln282_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 105 [1/4] (6.43ns)   --->   "%sum_5 = fadd i32 %x_6_load, i32 %y_3_load" [activation_accelerator.cpp:280]   --->   Operation 105 'fadd' 'sum_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%bitcast_ln282_3 = bitcast i32 %sum_5" [activation_accelerator.cpp:282]   --->   Operation 106 'bitcast' 'bitcast_ln282_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%trunc_ln282_3 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %bitcast_ln282_3, i32 16, i32 31" [activation_accelerator.cpp:282]   --->   Operation 107 'partselect' 'trunc_ln282_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 108 [1/4] (6.43ns)   --->   "%sum_6 = fadd i32 %x_load_1, i32 %y_load_1" [activation_accelerator.cpp:280]   --->   Operation 108 'fadd' 'sum_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%bitcast_ln282_4 = bitcast i32 %sum_6" [activation_accelerator.cpp:282]   --->   Operation 109 'bitcast' 'bitcast_ln282_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%trunc_ln282_4 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %bitcast_ln282_4, i32 16, i32 31" [activation_accelerator.cpp:282]   --->   Operation 110 'partselect' 'trunc_ln282_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 111 [1/4] (6.43ns)   --->   "%sum_7 = fadd i32 %x_2_load_1, i32 %y_1_load_1" [activation_accelerator.cpp:280]   --->   Operation 111 'fadd' 'sum_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%bitcast_ln282_5 = bitcast i32 %sum_7" [activation_accelerator.cpp:282]   --->   Operation 112 'bitcast' 'bitcast_ln282_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%trunc_ln282_5 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %bitcast_ln282_5, i32 16, i32 31" [activation_accelerator.cpp:282]   --->   Operation 113 'partselect' 'trunc_ln282_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 114 [1/4] (6.43ns)   --->   "%sum_8 = fadd i32 %x_4_load_1, i32 %y_2_load_1" [activation_accelerator.cpp:280]   --->   Operation 114 'fadd' 'sum_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "%bitcast_ln282_6 = bitcast i32 %sum_8" [activation_accelerator.cpp:282]   --->   Operation 115 'bitcast' 'bitcast_ln282_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "%trunc_ln282_6 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %bitcast_ln282_6, i32 16, i32 31" [activation_accelerator.cpp:282]   --->   Operation 116 'partselect' 'trunc_ln282_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 117 [1/4] (6.43ns)   --->   "%sum_9 = fadd i32 %x_6_load_1, i32 %y_3_load_1" [activation_accelerator.cpp:280]   --->   Operation 117 'fadd' 'sum_9' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%bitcast_ln282_7 = bitcast i32 %sum_9" [activation_accelerator.cpp:282]   --->   Operation 118 'bitcast' 'bitcast_ln282_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "%trunc_ln282_7 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %bitcast_ln282_7, i32 16, i32 31" [activation_accelerator.cpp:282]   --->   Operation 119 'partselect' 'trunc_ln282_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 140 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 140 'ret' 'ret_ln0' <Predicate = (tmp)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 1.23>
ST_7 : Operation 120 [1/1] (0.00ns)   --->   "%specpipeline_ln278 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [activation_accelerator.cpp:278]   --->   Operation 120 'specpipeline' 'specpipeline_ln278' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 121 [1/1] (0.00ns)   --->   "%specloopname_ln277 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [activation_accelerator.cpp:277]   --->   Operation 121 'specloopname' 'specloopname_ln277' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln282 = zext i7 %lshr_ln282_1" [activation_accelerator.cpp:282]   --->   Operation 122 'zext' 'zext_ln282' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 123 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_240 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7, i64 0, i64 %zext_ln282" [activation_accelerator.cpp:282]   --->   Operation 123 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_240' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 124 [1/1] (1.23ns)   --->   "%store_ln282 = store i16 %trunc_ln, i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_240" [activation_accelerator.cpp:282]   --->   Operation 124 'store' 'store_ln282' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_7 : Operation 125 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_241 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6, i64 0, i64 %zext_ln282" [activation_accelerator.cpp:282]   --->   Operation 125 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_241' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 126 [1/1] (1.23ns)   --->   "%store_ln282 = store i16 %trunc_ln282_1, i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_241" [activation_accelerator.cpp:282]   --->   Operation 126 'store' 'store_ln282' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_7 : Operation 127 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_242 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5, i64 0, i64 %zext_ln282" [activation_accelerator.cpp:282]   --->   Operation 127 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_242' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 128 [1/1] (1.23ns)   --->   "%store_ln282 = store i16 %trunc_ln282_2, i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_242" [activation_accelerator.cpp:282]   --->   Operation 128 'store' 'store_ln282' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_7 : Operation 129 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_243 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4, i64 0, i64 %zext_ln282" [activation_accelerator.cpp:282]   --->   Operation 129 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_243' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 130 [1/1] (1.23ns)   --->   "%store_ln282 = store i16 %trunc_ln282_3, i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_243" [activation_accelerator.cpp:282]   --->   Operation 130 'store' 'store_ln282' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_7 : Operation 131 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_244 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i64 0, i64 %zext_ln282" [activation_accelerator.cpp:282]   --->   Operation 131 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_244' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 132 [1/1] (1.23ns)   --->   "%store_ln282 = store i16 %trunc_ln282_4, i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_244" [activation_accelerator.cpp:282]   --->   Operation 132 'store' 'store_ln282' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_7 : Operation 133 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_245 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i64 0, i64 %zext_ln282" [activation_accelerator.cpp:282]   --->   Operation 133 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_245' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 134 [1/1] (1.23ns)   --->   "%store_ln282 = store i16 %trunc_ln282_5, i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_245" [activation_accelerator.cpp:282]   --->   Operation 134 'store' 'store_ln282' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_7 : Operation 135 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_246 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i64 0, i64 %zext_ln282" [activation_accelerator.cpp:282]   --->   Operation 135 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_246' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 136 [1/1] (1.23ns)   --->   "%store_ln282 = store i16 %trunc_ln282_6, i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_246" [activation_accelerator.cpp:282]   --->   Operation 136 'store' 'store_ln282' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_7 : Operation 137 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_247 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i64 0, i64 %zext_ln282" [activation_accelerator.cpp:282]   --->   Operation 137 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_247' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 138 [1/1] (1.23ns)   --->   "%store_ln282 = store i16 %trunc_ln282_7, i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_247" [activation_accelerator.cpp:282]   --->   Operation 138 'store' 'store_ln282' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_7 : Operation 139 [1/1] (0.00ns)   --->   "%br_ln277 = br void %for.inc.i21" [activation_accelerator.cpp:277]   --->   Operation 139 'br' 'br_ln277' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ y]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ x_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ y_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ x_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ y_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ x_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ y_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                                                                             (alloca           ) [ 01000000]
store_ln0                                                                     (store            ) [ 00000000]
br_ln0                                                                        (br               ) [ 00000000]
i_19                                                                          (load             ) [ 00000000]
tmp                                                                           (bitselect        ) [ 01111110]
empty                                                                         (speclooptripcount) [ 00000000]
br_ln277                                                                      (br               ) [ 00000000]
lshr_ln                                                                       (partselect       ) [ 00000000]
zext_ln280                                                                    (zext             ) [ 00000000]
x_addr                                                                        (getelementptr    ) [ 01100000]
y_addr                                                                        (getelementptr    ) [ 01100000]
lshr_ln282_1                                                                  (partselect       ) [ 01111111]
x_2_addr                                                                      (getelementptr    ) [ 01100000]
y_1_addr                                                                      (getelementptr    ) [ 01100000]
x_4_addr                                                                      (getelementptr    ) [ 01100000]
y_2_addr                                                                      (getelementptr    ) [ 01100000]
x_6_addr                                                                      (getelementptr    ) [ 01100000]
y_3_addr                                                                      (getelementptr    ) [ 01100000]
or_ln280                                                                      (or               ) [ 00000000]
zext_ln280_1                                                                  (zext             ) [ 00000000]
x_addr_1                                                                      (getelementptr    ) [ 01100000]
y_addr_1                                                                      (getelementptr    ) [ 01100000]
x_2_addr_1                                                                    (getelementptr    ) [ 01100000]
y_1_addr_1                                                                    (getelementptr    ) [ 01100000]
x_4_addr_1                                                                    (getelementptr    ) [ 01100000]
y_2_addr_1                                                                    (getelementptr    ) [ 01100000]
x_6_addr_1                                                                    (getelementptr    ) [ 01100000]
y_3_addr_1                                                                    (getelementptr    ) [ 01100000]
add_ln277                                                                     (add              ) [ 00000000]
store_ln277                                                                   (store            ) [ 00000000]
x_load                                                                        (load             ) [ 01011110]
y_load                                                                        (load             ) [ 01011110]
x_2_load                                                                      (load             ) [ 01011110]
y_1_load                                                                      (load             ) [ 01011110]
x_4_load                                                                      (load             ) [ 01011110]
y_2_load                                                                      (load             ) [ 01011110]
x_6_load                                                                      (load             ) [ 01011110]
y_3_load                                                                      (load             ) [ 01011110]
x_load_1                                                                      (load             ) [ 01011110]
y_load_1                                                                      (load             ) [ 01011110]
x_2_load_1                                                                    (load             ) [ 01011110]
y_1_load_1                                                                    (load             ) [ 01011110]
x_4_load_1                                                                    (load             ) [ 01011110]
y_2_load_1                                                                    (load             ) [ 01011110]
x_6_load_1                                                                    (load             ) [ 01011110]
y_3_load_1                                                                    (load             ) [ 01011110]
sum_3                                                                         (fadd             ) [ 00000000]
bitcast_ln282                                                                 (bitcast          ) [ 00000000]
trunc_ln                                                                      (partselect       ) [ 01000001]
sum                                                                           (fadd             ) [ 00000000]
bitcast_ln282_1                                                               (bitcast          ) [ 00000000]
trunc_ln282_1                                                                 (partselect       ) [ 01000001]
sum_4                                                                         (fadd             ) [ 00000000]
bitcast_ln282_2                                                               (bitcast          ) [ 00000000]
trunc_ln282_2                                                                 (partselect       ) [ 01000001]
sum_5                                                                         (fadd             ) [ 00000000]
bitcast_ln282_3                                                               (bitcast          ) [ 00000000]
trunc_ln282_3                                                                 (partselect       ) [ 01000001]
sum_6                                                                         (fadd             ) [ 00000000]
bitcast_ln282_4                                                               (bitcast          ) [ 00000000]
trunc_ln282_4                                                                 (partselect       ) [ 01000001]
sum_7                                                                         (fadd             ) [ 00000000]
bitcast_ln282_5                                                               (bitcast          ) [ 00000000]
trunc_ln282_5                                                                 (partselect       ) [ 01000001]
sum_8                                                                         (fadd             ) [ 00000000]
bitcast_ln282_6                                                               (bitcast          ) [ 00000000]
trunc_ln282_6                                                                 (partselect       ) [ 01000001]
sum_9                                                                         (fadd             ) [ 00000000]
bitcast_ln282_7                                                               (bitcast          ) [ 00000000]
trunc_ln282_7                                                                 (partselect       ) [ 01000001]
specpipeline_ln278                                                            (specpipeline     ) [ 00000000]
specloopname_ln277                                                            (specloopname     ) [ 00000000]
zext_ln282                                                                    (zext             ) [ 00000000]
activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_240 (getelementptr    ) [ 00000000]
store_ln282                                                                   (store            ) [ 00000000]
activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_241 (getelementptr    ) [ 00000000]
store_ln282                                                                   (store            ) [ 00000000]
activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_242 (getelementptr    ) [ 00000000]
store_ln282                                                                   (store            ) [ 00000000]
activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_243 (getelementptr    ) [ 00000000]
store_ln282                                                                   (store            ) [ 00000000]
activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_244 (getelementptr    ) [ 00000000]
store_ln282                                                                   (store            ) [ 00000000]
activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_245 (getelementptr    ) [ 00000000]
store_ln282                                                                   (store            ) [ 00000000]
activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_246 (getelementptr    ) [ 00000000]
store_ln282                                                                   (store            ) [ 00000000]
activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_247 (getelementptr    ) [ 00000000]
store_ln282                                                                   (store            ) [ 00000000]
br_ln277                                                                      (br               ) [ 00000000]
ret_ln0                                                                       (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="y">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="x_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_2"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="y_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="x_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_4"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="y_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_2"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="x_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_6"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="y_3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_3"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i11.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="i_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="x_addr_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="8" slack="0"/>
<pin id="84" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="grp_access_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="8" slack="0"/>
<pin id="89" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="90" dir="0" index="2" bw="0" slack="0"/>
<pin id="92" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="93" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="94" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="91" dir="1" index="3" bw="32" slack="1"/>
<pin id="95" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_load/1 x_load_1/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="y_addr_gep_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="32" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="0" index="2" bw="8" slack="0"/>
<pin id="101" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="y_addr/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_access_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="8" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="107" dir="0" index="2" bw="0" slack="0"/>
<pin id="109" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="110" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="111" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="108" dir="1" index="3" bw="32" slack="1"/>
<pin id="112" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_load/1 y_load_1/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="x_2_addr_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="8" slack="0"/>
<pin id="118" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_2_addr/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="grp_access_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="8" slack="0"/>
<pin id="123" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="124" dir="0" index="2" bw="0" slack="0"/>
<pin id="126" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="127" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="128" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="125" dir="1" index="3" bw="32" slack="1"/>
<pin id="129" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_2_load/1 x_2_load_1/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="y_1_addr_gep_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="8" slack="0"/>
<pin id="135" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="y_1_addr/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_access_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="8" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="141" dir="0" index="2" bw="0" slack="0"/>
<pin id="143" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="144" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="145" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="3" bw="32" slack="1"/>
<pin id="146" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_1_load/1 y_1_load_1/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="x_4_addr_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="8" slack="0"/>
<pin id="152" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_4_addr/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="grp_access_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="8" slack="0"/>
<pin id="157" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="158" dir="0" index="2" bw="0" slack="0"/>
<pin id="160" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="161" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="162" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="159" dir="1" index="3" bw="32" slack="1"/>
<pin id="163" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_4_load/1 x_4_load_1/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="y_2_addr_gep_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="0" index="2" bw="8" slack="0"/>
<pin id="169" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="y_2_addr/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_access_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="8" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="175" dir="0" index="2" bw="0" slack="0"/>
<pin id="177" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="178" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="179" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="3" bw="32" slack="1"/>
<pin id="180" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_2_load/1 y_2_load_1/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="x_6_addr_gep_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="0" index="2" bw="8" slack="0"/>
<pin id="186" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_6_addr/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="grp_access_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="8" slack="0"/>
<pin id="191" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="192" dir="0" index="2" bw="0" slack="0"/>
<pin id="194" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="195" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="196" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="193" dir="1" index="3" bw="32" slack="1"/>
<pin id="197" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_6_load/1 x_6_load_1/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="y_3_addr_gep_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="0" index="2" bw="8" slack="0"/>
<pin id="203" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="y_3_addr/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="grp_access_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="8" slack="0"/>
<pin id="208" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="209" dir="0" index="2" bw="0" slack="0"/>
<pin id="211" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="212" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="213" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="210" dir="1" index="3" bw="32" slack="1"/>
<pin id="214" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_3_load/1 y_3_load_1/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="x_addr_1_gep_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="0" index="2" bw="8" slack="0"/>
<pin id="220" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr_1/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="y_addr_1_gep_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="0" index="2" bw="8" slack="0"/>
<pin id="228" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="y_addr_1/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="x_2_addr_1_gep_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="0" index="2" bw="8" slack="0"/>
<pin id="236" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_2_addr_1/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="y_1_addr_1_gep_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="0" index="2" bw="8" slack="0"/>
<pin id="244" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="y_1_addr_1/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="x_4_addr_1_gep_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="0" index="2" bw="8" slack="0"/>
<pin id="252" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_4_addr_1/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="y_2_addr_1_gep_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="0"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="0" index="2" bw="8" slack="0"/>
<pin id="260" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="y_2_addr_1/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="x_6_addr_1_gep_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="0" index="2" bw="8" slack="0"/>
<pin id="268" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_6_addr_1/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="y_3_addr_1_gep_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="0"/>
<pin id="274" dir="0" index="1" bw="1" slack="0"/>
<pin id="275" dir="0" index="2" bw="8" slack="0"/>
<pin id="276" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="y_3_addr_1/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_240_gep_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="16" slack="0"/>
<pin id="282" dir="0" index="1" bw="1" slack="0"/>
<pin id="283" dir="0" index="2" bw="7" slack="0"/>
<pin id="284" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_240/7 "/>
</bind>
</comp>

<comp id="287" class="1004" name="store_ln282_access_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="7" slack="0"/>
<pin id="289" dir="0" index="1" bw="16" slack="1"/>
<pin id="290" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="291" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln282/7 "/>
</bind>
</comp>

<comp id="293" class="1004" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_241_gep_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="16" slack="0"/>
<pin id="295" dir="0" index="1" bw="1" slack="0"/>
<pin id="296" dir="0" index="2" bw="7" slack="0"/>
<pin id="297" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_241/7 "/>
</bind>
</comp>

<comp id="300" class="1004" name="store_ln282_access_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="7" slack="0"/>
<pin id="302" dir="0" index="1" bw="16" slack="1"/>
<pin id="303" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="304" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln282/7 "/>
</bind>
</comp>

<comp id="306" class="1004" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_242_gep_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="16" slack="0"/>
<pin id="308" dir="0" index="1" bw="1" slack="0"/>
<pin id="309" dir="0" index="2" bw="7" slack="0"/>
<pin id="310" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_242/7 "/>
</bind>
</comp>

<comp id="313" class="1004" name="store_ln282_access_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="7" slack="0"/>
<pin id="315" dir="0" index="1" bw="16" slack="1"/>
<pin id="316" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="317" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln282/7 "/>
</bind>
</comp>

<comp id="319" class="1004" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_243_gep_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="16" slack="0"/>
<pin id="321" dir="0" index="1" bw="1" slack="0"/>
<pin id="322" dir="0" index="2" bw="7" slack="0"/>
<pin id="323" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_243/7 "/>
</bind>
</comp>

<comp id="326" class="1004" name="store_ln282_access_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="7" slack="0"/>
<pin id="328" dir="0" index="1" bw="16" slack="1"/>
<pin id="329" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="330" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln282/7 "/>
</bind>
</comp>

<comp id="332" class="1004" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_244_gep_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="16" slack="0"/>
<pin id="334" dir="0" index="1" bw="1" slack="0"/>
<pin id="335" dir="0" index="2" bw="7" slack="0"/>
<pin id="336" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_244/7 "/>
</bind>
</comp>

<comp id="339" class="1004" name="store_ln282_access_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="7" slack="0"/>
<pin id="341" dir="0" index="1" bw="16" slack="1"/>
<pin id="342" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="343" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln282/7 "/>
</bind>
</comp>

<comp id="345" class="1004" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_245_gep_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="16" slack="0"/>
<pin id="347" dir="0" index="1" bw="1" slack="0"/>
<pin id="348" dir="0" index="2" bw="7" slack="0"/>
<pin id="349" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_245/7 "/>
</bind>
</comp>

<comp id="352" class="1004" name="store_ln282_access_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="7" slack="0"/>
<pin id="354" dir="0" index="1" bw="16" slack="1"/>
<pin id="355" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="356" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln282/7 "/>
</bind>
</comp>

<comp id="358" class="1004" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_246_gep_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="16" slack="0"/>
<pin id="360" dir="0" index="1" bw="1" slack="0"/>
<pin id="361" dir="0" index="2" bw="7" slack="0"/>
<pin id="362" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_246/7 "/>
</bind>
</comp>

<comp id="365" class="1004" name="store_ln282_access_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="7" slack="0"/>
<pin id="367" dir="0" index="1" bw="16" slack="1"/>
<pin id="368" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="369" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln282/7 "/>
</bind>
</comp>

<comp id="371" class="1004" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_247_gep_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="16" slack="0"/>
<pin id="373" dir="0" index="1" bw="1" slack="0"/>
<pin id="374" dir="0" index="2" bw="7" slack="0"/>
<pin id="375" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_247/7 "/>
</bind>
</comp>

<comp id="378" class="1004" name="store_ln282_access_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="7" slack="0"/>
<pin id="380" dir="0" index="1" bw="16" slack="1"/>
<pin id="381" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="382" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln282/7 "/>
</bind>
</comp>

<comp id="384" class="1004" name="grp_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="32" slack="1"/>
<pin id="386" dir="0" index="1" bw="32" slack="1"/>
<pin id="387" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_3/3 "/>
</bind>
</comp>

<comp id="388" class="1004" name="grp_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="32" slack="1"/>
<pin id="390" dir="0" index="1" bw="32" slack="1"/>
<pin id="391" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum/3 "/>
</bind>
</comp>

<comp id="392" class="1004" name="grp_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="32" slack="1"/>
<pin id="394" dir="0" index="1" bw="32" slack="1"/>
<pin id="395" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_4/3 "/>
</bind>
</comp>

<comp id="396" class="1004" name="grp_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="32" slack="1"/>
<pin id="398" dir="0" index="1" bw="32" slack="1"/>
<pin id="399" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_5/3 "/>
</bind>
</comp>

<comp id="400" class="1004" name="grp_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="32" slack="1"/>
<pin id="402" dir="0" index="1" bw="32" slack="1"/>
<pin id="403" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_6/3 "/>
</bind>
</comp>

<comp id="404" class="1004" name="grp_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="32" slack="1"/>
<pin id="406" dir="0" index="1" bw="32" slack="1"/>
<pin id="407" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_7/3 "/>
</bind>
</comp>

<comp id="408" class="1004" name="grp_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="32" slack="1"/>
<pin id="410" dir="0" index="1" bw="32" slack="1"/>
<pin id="411" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_8/3 "/>
</bind>
</comp>

<comp id="412" class="1004" name="grp_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="32" slack="1"/>
<pin id="414" dir="0" index="1" bw="32" slack="1"/>
<pin id="415" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_9/3 "/>
</bind>
</comp>

<comp id="416" class="1004" name="store_ln0_store_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="0"/>
<pin id="418" dir="0" index="1" bw="11" slack="0"/>
<pin id="419" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="421" class="1004" name="i_19_load_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="11" slack="0"/>
<pin id="423" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_19/1 "/>
</bind>
</comp>

<comp id="424" class="1004" name="tmp_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="1" slack="0"/>
<pin id="426" dir="0" index="1" bw="11" slack="0"/>
<pin id="427" dir="0" index="2" bw="5" slack="0"/>
<pin id="428" dir="1" index="3" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="432" class="1004" name="lshr_ln_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="8" slack="0"/>
<pin id="434" dir="0" index="1" bw="11" slack="0"/>
<pin id="435" dir="0" index="2" bw="3" slack="0"/>
<pin id="436" dir="0" index="3" bw="5" slack="0"/>
<pin id="437" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/1 "/>
</bind>
</comp>

<comp id="442" class="1004" name="zext_ln280_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="8" slack="0"/>
<pin id="444" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln280/1 "/>
</bind>
</comp>

<comp id="454" class="1004" name="lshr_ln282_1_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="7" slack="0"/>
<pin id="456" dir="0" index="1" bw="11" slack="0"/>
<pin id="457" dir="0" index="2" bw="3" slack="0"/>
<pin id="458" dir="0" index="3" bw="5" slack="0"/>
<pin id="459" dir="1" index="4" bw="7" slack="6"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln282_1/1 "/>
</bind>
</comp>

<comp id="464" class="1004" name="or_ln280_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="8" slack="0"/>
<pin id="466" dir="0" index="1" bw="8" slack="0"/>
<pin id="467" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln280/1 "/>
</bind>
</comp>

<comp id="470" class="1004" name="zext_ln280_1_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="8" slack="0"/>
<pin id="472" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln280_1/1 "/>
</bind>
</comp>

<comp id="482" class="1004" name="add_ln277_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="11" slack="0"/>
<pin id="484" dir="0" index="1" bw="5" slack="0"/>
<pin id="485" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln277/1 "/>
</bind>
</comp>

<comp id="488" class="1004" name="store_ln277_store_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="11" slack="0"/>
<pin id="490" dir="0" index="1" bw="11" slack="0"/>
<pin id="491" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln277/1 "/>
</bind>
</comp>

<comp id="493" class="1004" name="bitcast_ln282_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="32" slack="0"/>
<pin id="495" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln282/6 "/>
</bind>
</comp>

<comp id="497" class="1004" name="trunc_ln_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="16" slack="0"/>
<pin id="499" dir="0" index="1" bw="32" slack="0"/>
<pin id="500" dir="0" index="2" bw="6" slack="0"/>
<pin id="501" dir="0" index="3" bw="6" slack="0"/>
<pin id="502" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/6 "/>
</bind>
</comp>

<comp id="507" class="1004" name="bitcast_ln282_1_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="32" slack="0"/>
<pin id="509" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln282_1/6 "/>
</bind>
</comp>

<comp id="511" class="1004" name="trunc_ln282_1_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="16" slack="0"/>
<pin id="513" dir="0" index="1" bw="32" slack="0"/>
<pin id="514" dir="0" index="2" bw="6" slack="0"/>
<pin id="515" dir="0" index="3" bw="6" slack="0"/>
<pin id="516" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln282_1/6 "/>
</bind>
</comp>

<comp id="521" class="1004" name="bitcast_ln282_2_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="32" slack="0"/>
<pin id="523" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln282_2/6 "/>
</bind>
</comp>

<comp id="525" class="1004" name="trunc_ln282_2_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="16" slack="0"/>
<pin id="527" dir="0" index="1" bw="32" slack="0"/>
<pin id="528" dir="0" index="2" bw="6" slack="0"/>
<pin id="529" dir="0" index="3" bw="6" slack="0"/>
<pin id="530" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln282_2/6 "/>
</bind>
</comp>

<comp id="535" class="1004" name="bitcast_ln282_3_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="32" slack="0"/>
<pin id="537" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln282_3/6 "/>
</bind>
</comp>

<comp id="539" class="1004" name="trunc_ln282_3_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="16" slack="0"/>
<pin id="541" dir="0" index="1" bw="32" slack="0"/>
<pin id="542" dir="0" index="2" bw="6" slack="0"/>
<pin id="543" dir="0" index="3" bw="6" slack="0"/>
<pin id="544" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln282_3/6 "/>
</bind>
</comp>

<comp id="549" class="1004" name="bitcast_ln282_4_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="32" slack="0"/>
<pin id="551" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln282_4/6 "/>
</bind>
</comp>

<comp id="553" class="1004" name="trunc_ln282_4_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="16" slack="0"/>
<pin id="555" dir="0" index="1" bw="32" slack="0"/>
<pin id="556" dir="0" index="2" bw="6" slack="0"/>
<pin id="557" dir="0" index="3" bw="6" slack="0"/>
<pin id="558" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln282_4/6 "/>
</bind>
</comp>

<comp id="563" class="1004" name="bitcast_ln282_5_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="32" slack="0"/>
<pin id="565" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln282_5/6 "/>
</bind>
</comp>

<comp id="567" class="1004" name="trunc_ln282_5_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="16" slack="0"/>
<pin id="569" dir="0" index="1" bw="32" slack="0"/>
<pin id="570" dir="0" index="2" bw="6" slack="0"/>
<pin id="571" dir="0" index="3" bw="6" slack="0"/>
<pin id="572" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln282_5/6 "/>
</bind>
</comp>

<comp id="577" class="1004" name="bitcast_ln282_6_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="32" slack="0"/>
<pin id="579" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln282_6/6 "/>
</bind>
</comp>

<comp id="581" class="1004" name="trunc_ln282_6_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="16" slack="0"/>
<pin id="583" dir="0" index="1" bw="32" slack="0"/>
<pin id="584" dir="0" index="2" bw="6" slack="0"/>
<pin id="585" dir="0" index="3" bw="6" slack="0"/>
<pin id="586" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln282_6/6 "/>
</bind>
</comp>

<comp id="591" class="1004" name="bitcast_ln282_7_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="32" slack="0"/>
<pin id="593" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln282_7/6 "/>
</bind>
</comp>

<comp id="595" class="1004" name="trunc_ln282_7_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="16" slack="0"/>
<pin id="597" dir="0" index="1" bw="32" slack="0"/>
<pin id="598" dir="0" index="2" bw="6" slack="0"/>
<pin id="599" dir="0" index="3" bw="6" slack="0"/>
<pin id="600" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln282_7/6 "/>
</bind>
</comp>

<comp id="605" class="1004" name="zext_ln282_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="7" slack="6"/>
<pin id="607" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln282/7 "/>
</bind>
</comp>

<comp id="616" class="1005" name="i_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="11" slack="0"/>
<pin id="618" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="623" class="1005" name="tmp_reg_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="1" slack="5"/>
<pin id="625" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="627" class="1005" name="x_addr_reg_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="8" slack="1"/>
<pin id="629" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="x_addr "/>
</bind>
</comp>

<comp id="632" class="1005" name="y_addr_reg_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="8" slack="1"/>
<pin id="634" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="y_addr "/>
</bind>
</comp>

<comp id="637" class="1005" name="lshr_ln282_1_reg_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="7" slack="6"/>
<pin id="639" dir="1" index="1" bw="7" slack="6"/>
</pin_list>
<bind>
<opset="lshr_ln282_1 "/>
</bind>
</comp>

<comp id="642" class="1005" name="x_2_addr_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="8" slack="1"/>
<pin id="644" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="x_2_addr "/>
</bind>
</comp>

<comp id="647" class="1005" name="y_1_addr_reg_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="8" slack="1"/>
<pin id="649" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="y_1_addr "/>
</bind>
</comp>

<comp id="652" class="1005" name="x_4_addr_reg_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="8" slack="1"/>
<pin id="654" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="x_4_addr "/>
</bind>
</comp>

<comp id="657" class="1005" name="y_2_addr_reg_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="8" slack="1"/>
<pin id="659" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="y_2_addr "/>
</bind>
</comp>

<comp id="662" class="1005" name="x_6_addr_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="8" slack="1"/>
<pin id="664" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="x_6_addr "/>
</bind>
</comp>

<comp id="667" class="1005" name="y_3_addr_reg_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="8" slack="1"/>
<pin id="669" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="y_3_addr "/>
</bind>
</comp>

<comp id="672" class="1005" name="x_addr_1_reg_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="8" slack="1"/>
<pin id="674" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="x_addr_1 "/>
</bind>
</comp>

<comp id="677" class="1005" name="y_addr_1_reg_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="8" slack="1"/>
<pin id="679" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="y_addr_1 "/>
</bind>
</comp>

<comp id="682" class="1005" name="x_2_addr_1_reg_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="8" slack="1"/>
<pin id="684" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="x_2_addr_1 "/>
</bind>
</comp>

<comp id="687" class="1005" name="y_1_addr_1_reg_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="8" slack="1"/>
<pin id="689" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="y_1_addr_1 "/>
</bind>
</comp>

<comp id="692" class="1005" name="x_4_addr_1_reg_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="8" slack="1"/>
<pin id="694" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="x_4_addr_1 "/>
</bind>
</comp>

<comp id="697" class="1005" name="y_2_addr_1_reg_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="8" slack="1"/>
<pin id="699" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="y_2_addr_1 "/>
</bind>
</comp>

<comp id="702" class="1005" name="x_6_addr_1_reg_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="8" slack="1"/>
<pin id="704" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="x_6_addr_1 "/>
</bind>
</comp>

<comp id="707" class="1005" name="y_3_addr_1_reg_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="8" slack="1"/>
<pin id="709" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="y_3_addr_1 "/>
</bind>
</comp>

<comp id="712" class="1005" name="x_load_reg_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="32" slack="1"/>
<pin id="714" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_load "/>
</bind>
</comp>

<comp id="717" class="1005" name="y_load_reg_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="32" slack="1"/>
<pin id="719" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="y_load "/>
</bind>
</comp>

<comp id="722" class="1005" name="x_2_load_reg_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="32" slack="1"/>
<pin id="724" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_2_load "/>
</bind>
</comp>

<comp id="727" class="1005" name="y_1_load_reg_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="32" slack="1"/>
<pin id="729" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="y_1_load "/>
</bind>
</comp>

<comp id="732" class="1005" name="x_4_load_reg_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="32" slack="1"/>
<pin id="734" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_4_load "/>
</bind>
</comp>

<comp id="737" class="1005" name="y_2_load_reg_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="32" slack="1"/>
<pin id="739" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="y_2_load "/>
</bind>
</comp>

<comp id="742" class="1005" name="x_6_load_reg_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="32" slack="1"/>
<pin id="744" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_6_load "/>
</bind>
</comp>

<comp id="747" class="1005" name="y_3_load_reg_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="32" slack="1"/>
<pin id="749" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="y_3_load "/>
</bind>
</comp>

<comp id="752" class="1005" name="x_load_1_reg_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="32" slack="1"/>
<pin id="754" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_load_1 "/>
</bind>
</comp>

<comp id="757" class="1005" name="y_load_1_reg_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="32" slack="1"/>
<pin id="759" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="y_load_1 "/>
</bind>
</comp>

<comp id="762" class="1005" name="x_2_load_1_reg_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="32" slack="1"/>
<pin id="764" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_2_load_1 "/>
</bind>
</comp>

<comp id="767" class="1005" name="y_1_load_1_reg_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="32" slack="1"/>
<pin id="769" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="y_1_load_1 "/>
</bind>
</comp>

<comp id="772" class="1005" name="x_4_load_1_reg_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="32" slack="1"/>
<pin id="774" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_4_load_1 "/>
</bind>
</comp>

<comp id="777" class="1005" name="y_2_load_1_reg_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="32" slack="1"/>
<pin id="779" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="y_2_load_1 "/>
</bind>
</comp>

<comp id="782" class="1005" name="x_6_load_1_reg_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="32" slack="1"/>
<pin id="784" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_6_load_1 "/>
</bind>
</comp>

<comp id="787" class="1005" name="y_3_load_1_reg_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="32" slack="1"/>
<pin id="789" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="y_3_load_1 "/>
</bind>
</comp>

<comp id="792" class="1005" name="trunc_ln_reg_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="16" slack="1"/>
<pin id="794" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="797" class="1005" name="trunc_ln282_1_reg_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="16" slack="1"/>
<pin id="799" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln282_1 "/>
</bind>
</comp>

<comp id="802" class="1005" name="trunc_ln282_2_reg_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="16" slack="1"/>
<pin id="804" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln282_2 "/>
</bind>
</comp>

<comp id="807" class="1005" name="trunc_ln282_3_reg_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="16" slack="1"/>
<pin id="809" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln282_3 "/>
</bind>
</comp>

<comp id="812" class="1005" name="trunc_ln282_4_reg_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="16" slack="1"/>
<pin id="814" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln282_4 "/>
</bind>
</comp>

<comp id="817" class="1005" name="trunc_ln282_5_reg_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="16" slack="1"/>
<pin id="819" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln282_5 "/>
</bind>
</comp>

<comp id="822" class="1005" name="trunc_ln282_6_reg_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="16" slack="1"/>
<pin id="824" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln282_6 "/>
</bind>
</comp>

<comp id="827" class="1005" name="trunc_ln282_7_reg_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="16" slack="1"/>
<pin id="829" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln282_7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="79"><net_src comp="32" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="85"><net_src comp="0" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="50" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="96"><net_src comp="80" pin="3"/><net_sink comp="87" pin=2"/></net>

<net id="102"><net_src comp="2" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="50" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="113"><net_src comp="97" pin="3"/><net_sink comp="104" pin=2"/></net>

<net id="119"><net_src comp="4" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="50" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="130"><net_src comp="114" pin="3"/><net_sink comp="121" pin=2"/></net>

<net id="136"><net_src comp="6" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="50" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="147"><net_src comp="131" pin="3"/><net_sink comp="138" pin=2"/></net>

<net id="153"><net_src comp="8" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="50" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="164"><net_src comp="148" pin="3"/><net_sink comp="155" pin=2"/></net>

<net id="170"><net_src comp="10" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="50" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="181"><net_src comp="165" pin="3"/><net_sink comp="172" pin=2"/></net>

<net id="187"><net_src comp="12" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="50" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="198"><net_src comp="182" pin="3"/><net_sink comp="189" pin=2"/></net>

<net id="204"><net_src comp="14" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="50" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="215"><net_src comp="199" pin="3"/><net_sink comp="206" pin=2"/></net>

<net id="221"><net_src comp="0" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="50" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="223"><net_src comp="216" pin="3"/><net_sink comp="87" pin=0"/></net>

<net id="229"><net_src comp="2" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="50" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="231"><net_src comp="224" pin="3"/><net_sink comp="104" pin=0"/></net>

<net id="237"><net_src comp="4" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="50" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="239"><net_src comp="232" pin="3"/><net_sink comp="121" pin=0"/></net>

<net id="245"><net_src comp="6" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="50" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="247"><net_src comp="240" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="253"><net_src comp="8" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="50" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="255"><net_src comp="248" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="261"><net_src comp="10" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="50" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="263"><net_src comp="256" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="269"><net_src comp="12" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="50" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="271"><net_src comp="264" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="277"><net_src comp="14" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="278"><net_src comp="50" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="279"><net_src comp="272" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="285"><net_src comp="16" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="286"><net_src comp="50" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="292"><net_src comp="280" pin="3"/><net_sink comp="287" pin=0"/></net>

<net id="298"><net_src comp="18" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="299"><net_src comp="50" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="305"><net_src comp="293" pin="3"/><net_sink comp="300" pin=0"/></net>

<net id="311"><net_src comp="20" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="312"><net_src comp="50" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="318"><net_src comp="306" pin="3"/><net_sink comp="313" pin=0"/></net>

<net id="324"><net_src comp="22" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="325"><net_src comp="50" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="331"><net_src comp="319" pin="3"/><net_sink comp="326" pin=0"/></net>

<net id="337"><net_src comp="24" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="338"><net_src comp="50" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="344"><net_src comp="332" pin="3"/><net_sink comp="339" pin=0"/></net>

<net id="350"><net_src comp="26" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="351"><net_src comp="50" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="357"><net_src comp="345" pin="3"/><net_sink comp="352" pin=0"/></net>

<net id="363"><net_src comp="28" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="364"><net_src comp="50" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="370"><net_src comp="358" pin="3"/><net_sink comp="365" pin=0"/></net>

<net id="376"><net_src comp="30" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="377"><net_src comp="50" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="383"><net_src comp="371" pin="3"/><net_sink comp="378" pin=0"/></net>

<net id="420"><net_src comp="34" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="429"><net_src comp="36" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="430"><net_src comp="421" pin="1"/><net_sink comp="424" pin=1"/></net>

<net id="431"><net_src comp="38" pin="0"/><net_sink comp="424" pin=2"/></net>

<net id="438"><net_src comp="44" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="439"><net_src comp="421" pin="1"/><net_sink comp="432" pin=1"/></net>

<net id="440"><net_src comp="46" pin="0"/><net_sink comp="432" pin=2"/></net>

<net id="441"><net_src comp="48" pin="0"/><net_sink comp="432" pin=3"/></net>

<net id="445"><net_src comp="432" pin="4"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="447"><net_src comp="442" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="448"><net_src comp="442" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="449"><net_src comp="442" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="450"><net_src comp="442" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="451"><net_src comp="442" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="452"><net_src comp="442" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="453"><net_src comp="442" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="460"><net_src comp="52" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="461"><net_src comp="421" pin="1"/><net_sink comp="454" pin=1"/></net>

<net id="462"><net_src comp="54" pin="0"/><net_sink comp="454" pin=2"/></net>

<net id="463"><net_src comp="48" pin="0"/><net_sink comp="454" pin=3"/></net>

<net id="468"><net_src comp="432" pin="4"/><net_sink comp="464" pin=0"/></net>

<net id="469"><net_src comp="56" pin="0"/><net_sink comp="464" pin=1"/></net>

<net id="473"><net_src comp="464" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="475"><net_src comp="470" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="476"><net_src comp="470" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="477"><net_src comp="470" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="478"><net_src comp="470" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="479"><net_src comp="470" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="480"><net_src comp="470" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="481"><net_src comp="470" pin="1"/><net_sink comp="272" pin=2"/></net>

<net id="486"><net_src comp="421" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="487"><net_src comp="58" pin="0"/><net_sink comp="482" pin=1"/></net>

<net id="492"><net_src comp="482" pin="2"/><net_sink comp="488" pin=0"/></net>

<net id="496"><net_src comp="384" pin="2"/><net_sink comp="493" pin=0"/></net>

<net id="503"><net_src comp="60" pin="0"/><net_sink comp="497" pin=0"/></net>

<net id="504"><net_src comp="493" pin="1"/><net_sink comp="497" pin=1"/></net>

<net id="505"><net_src comp="62" pin="0"/><net_sink comp="497" pin=2"/></net>

<net id="506"><net_src comp="64" pin="0"/><net_sink comp="497" pin=3"/></net>

<net id="510"><net_src comp="388" pin="2"/><net_sink comp="507" pin=0"/></net>

<net id="517"><net_src comp="60" pin="0"/><net_sink comp="511" pin=0"/></net>

<net id="518"><net_src comp="507" pin="1"/><net_sink comp="511" pin=1"/></net>

<net id="519"><net_src comp="62" pin="0"/><net_sink comp="511" pin=2"/></net>

<net id="520"><net_src comp="64" pin="0"/><net_sink comp="511" pin=3"/></net>

<net id="524"><net_src comp="392" pin="2"/><net_sink comp="521" pin=0"/></net>

<net id="531"><net_src comp="60" pin="0"/><net_sink comp="525" pin=0"/></net>

<net id="532"><net_src comp="521" pin="1"/><net_sink comp="525" pin=1"/></net>

<net id="533"><net_src comp="62" pin="0"/><net_sink comp="525" pin=2"/></net>

<net id="534"><net_src comp="64" pin="0"/><net_sink comp="525" pin=3"/></net>

<net id="538"><net_src comp="396" pin="2"/><net_sink comp="535" pin=0"/></net>

<net id="545"><net_src comp="60" pin="0"/><net_sink comp="539" pin=0"/></net>

<net id="546"><net_src comp="535" pin="1"/><net_sink comp="539" pin=1"/></net>

<net id="547"><net_src comp="62" pin="0"/><net_sink comp="539" pin=2"/></net>

<net id="548"><net_src comp="64" pin="0"/><net_sink comp="539" pin=3"/></net>

<net id="552"><net_src comp="400" pin="2"/><net_sink comp="549" pin=0"/></net>

<net id="559"><net_src comp="60" pin="0"/><net_sink comp="553" pin=0"/></net>

<net id="560"><net_src comp="549" pin="1"/><net_sink comp="553" pin=1"/></net>

<net id="561"><net_src comp="62" pin="0"/><net_sink comp="553" pin=2"/></net>

<net id="562"><net_src comp="64" pin="0"/><net_sink comp="553" pin=3"/></net>

<net id="566"><net_src comp="404" pin="2"/><net_sink comp="563" pin=0"/></net>

<net id="573"><net_src comp="60" pin="0"/><net_sink comp="567" pin=0"/></net>

<net id="574"><net_src comp="563" pin="1"/><net_sink comp="567" pin=1"/></net>

<net id="575"><net_src comp="62" pin="0"/><net_sink comp="567" pin=2"/></net>

<net id="576"><net_src comp="64" pin="0"/><net_sink comp="567" pin=3"/></net>

<net id="580"><net_src comp="408" pin="2"/><net_sink comp="577" pin=0"/></net>

<net id="587"><net_src comp="60" pin="0"/><net_sink comp="581" pin=0"/></net>

<net id="588"><net_src comp="577" pin="1"/><net_sink comp="581" pin=1"/></net>

<net id="589"><net_src comp="62" pin="0"/><net_sink comp="581" pin=2"/></net>

<net id="590"><net_src comp="64" pin="0"/><net_sink comp="581" pin=3"/></net>

<net id="594"><net_src comp="412" pin="2"/><net_sink comp="591" pin=0"/></net>

<net id="601"><net_src comp="60" pin="0"/><net_sink comp="595" pin=0"/></net>

<net id="602"><net_src comp="591" pin="1"/><net_sink comp="595" pin=1"/></net>

<net id="603"><net_src comp="62" pin="0"/><net_sink comp="595" pin=2"/></net>

<net id="604"><net_src comp="64" pin="0"/><net_sink comp="595" pin=3"/></net>

<net id="608"><net_src comp="605" pin="1"/><net_sink comp="280" pin=2"/></net>

<net id="609"><net_src comp="605" pin="1"/><net_sink comp="293" pin=2"/></net>

<net id="610"><net_src comp="605" pin="1"/><net_sink comp="306" pin=2"/></net>

<net id="611"><net_src comp="605" pin="1"/><net_sink comp="319" pin=2"/></net>

<net id="612"><net_src comp="605" pin="1"/><net_sink comp="332" pin=2"/></net>

<net id="613"><net_src comp="605" pin="1"/><net_sink comp="345" pin=2"/></net>

<net id="614"><net_src comp="605" pin="1"/><net_sink comp="358" pin=2"/></net>

<net id="615"><net_src comp="605" pin="1"/><net_sink comp="371" pin=2"/></net>

<net id="619"><net_src comp="76" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="621"><net_src comp="616" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="622"><net_src comp="616" pin="1"/><net_sink comp="488" pin=1"/></net>

<net id="626"><net_src comp="424" pin="3"/><net_sink comp="623" pin=0"/></net>

<net id="630"><net_src comp="80" pin="3"/><net_sink comp="627" pin=0"/></net>

<net id="631"><net_src comp="627" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="635"><net_src comp="97" pin="3"/><net_sink comp="632" pin=0"/></net>

<net id="636"><net_src comp="632" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="640"><net_src comp="454" pin="4"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="605" pin=0"/></net>

<net id="645"><net_src comp="114" pin="3"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="650"><net_src comp="131" pin="3"/><net_sink comp="647" pin=0"/></net>

<net id="651"><net_src comp="647" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="655"><net_src comp="148" pin="3"/><net_sink comp="652" pin=0"/></net>

<net id="656"><net_src comp="652" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="660"><net_src comp="165" pin="3"/><net_sink comp="657" pin=0"/></net>

<net id="661"><net_src comp="657" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="665"><net_src comp="182" pin="3"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="670"><net_src comp="199" pin="3"/><net_sink comp="667" pin=0"/></net>

<net id="671"><net_src comp="667" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="675"><net_src comp="216" pin="3"/><net_sink comp="672" pin=0"/></net>

<net id="676"><net_src comp="672" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="680"><net_src comp="224" pin="3"/><net_sink comp="677" pin=0"/></net>

<net id="681"><net_src comp="677" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="685"><net_src comp="232" pin="3"/><net_sink comp="682" pin=0"/></net>

<net id="686"><net_src comp="682" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="690"><net_src comp="240" pin="3"/><net_sink comp="687" pin=0"/></net>

<net id="691"><net_src comp="687" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="695"><net_src comp="248" pin="3"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="700"><net_src comp="256" pin="3"/><net_sink comp="697" pin=0"/></net>

<net id="701"><net_src comp="697" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="705"><net_src comp="264" pin="3"/><net_sink comp="702" pin=0"/></net>

<net id="706"><net_src comp="702" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="710"><net_src comp="272" pin="3"/><net_sink comp="707" pin=0"/></net>

<net id="711"><net_src comp="707" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="715"><net_src comp="87" pin="7"/><net_sink comp="712" pin=0"/></net>

<net id="716"><net_src comp="712" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="720"><net_src comp="104" pin="7"/><net_sink comp="717" pin=0"/></net>

<net id="721"><net_src comp="717" pin="1"/><net_sink comp="384" pin=1"/></net>

<net id="725"><net_src comp="121" pin="7"/><net_sink comp="722" pin=0"/></net>

<net id="726"><net_src comp="722" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="730"><net_src comp="138" pin="7"/><net_sink comp="727" pin=0"/></net>

<net id="731"><net_src comp="727" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="735"><net_src comp="155" pin="7"/><net_sink comp="732" pin=0"/></net>

<net id="736"><net_src comp="732" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="740"><net_src comp="172" pin="7"/><net_sink comp="737" pin=0"/></net>

<net id="741"><net_src comp="737" pin="1"/><net_sink comp="392" pin=1"/></net>

<net id="745"><net_src comp="189" pin="7"/><net_sink comp="742" pin=0"/></net>

<net id="746"><net_src comp="742" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="750"><net_src comp="206" pin="7"/><net_sink comp="747" pin=0"/></net>

<net id="751"><net_src comp="747" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="755"><net_src comp="87" pin="3"/><net_sink comp="752" pin=0"/></net>

<net id="756"><net_src comp="752" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="760"><net_src comp="104" pin="3"/><net_sink comp="757" pin=0"/></net>

<net id="761"><net_src comp="757" pin="1"/><net_sink comp="400" pin=1"/></net>

<net id="765"><net_src comp="121" pin="3"/><net_sink comp="762" pin=0"/></net>

<net id="766"><net_src comp="762" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="770"><net_src comp="138" pin="3"/><net_sink comp="767" pin=0"/></net>

<net id="771"><net_src comp="767" pin="1"/><net_sink comp="404" pin=1"/></net>

<net id="775"><net_src comp="155" pin="3"/><net_sink comp="772" pin=0"/></net>

<net id="776"><net_src comp="772" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="780"><net_src comp="172" pin="3"/><net_sink comp="777" pin=0"/></net>

<net id="781"><net_src comp="777" pin="1"/><net_sink comp="408" pin=1"/></net>

<net id="785"><net_src comp="189" pin="3"/><net_sink comp="782" pin=0"/></net>

<net id="786"><net_src comp="782" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="790"><net_src comp="206" pin="3"/><net_sink comp="787" pin=0"/></net>

<net id="791"><net_src comp="787" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="795"><net_src comp="497" pin="4"/><net_sink comp="792" pin=0"/></net>

<net id="796"><net_src comp="792" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="800"><net_src comp="511" pin="4"/><net_sink comp="797" pin=0"/></net>

<net id="801"><net_src comp="797" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="805"><net_src comp="525" pin="4"/><net_sink comp="802" pin=0"/></net>

<net id="806"><net_src comp="802" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="810"><net_src comp="539" pin="4"/><net_sink comp="807" pin=0"/></net>

<net id="811"><net_src comp="807" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="815"><net_src comp="553" pin="4"/><net_sink comp="812" pin=0"/></net>

<net id="816"><net_src comp="812" pin="1"/><net_sink comp="339" pin=1"/></net>

<net id="820"><net_src comp="567" pin="4"/><net_sink comp="817" pin=0"/></net>

<net id="821"><net_src comp="817" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="825"><net_src comp="581" pin="4"/><net_sink comp="822" pin=0"/></net>

<net id="826"><net_src comp="822" pin="1"/><net_sink comp="365" pin=1"/></net>

<net id="830"><net_src comp="595" pin="4"/><net_sink comp="827" pin=0"/></net>

<net id="831"><net_src comp="827" pin="1"/><net_sink comp="378" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7 | {7 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6 | {7 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5 | {7 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4 | {7 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3 | {7 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2 | {7 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1 | {7 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i | {7 }
 - Input state : 
	Port: activation_accelerator_Pipeline_loop_12 : x | {1 2 }
	Port: activation_accelerator_Pipeline_loop_12 : y | {1 2 }
	Port: activation_accelerator_Pipeline_loop_12 : x_2 | {1 2 }
	Port: activation_accelerator_Pipeline_loop_12 : y_1 | {1 2 }
	Port: activation_accelerator_Pipeline_loop_12 : x_4 | {1 2 }
	Port: activation_accelerator_Pipeline_loop_12 : y_2 | {1 2 }
	Port: activation_accelerator_Pipeline_loop_12 : x_6 | {1 2 }
	Port: activation_accelerator_Pipeline_loop_12 : y_3 | {1 2 }
	Port: activation_accelerator_Pipeline_loop_12 : activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7 | {}
	Port: activation_accelerator_Pipeline_loop_12 : activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6 | {}
	Port: activation_accelerator_Pipeline_loop_12 : activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5 | {}
	Port: activation_accelerator_Pipeline_loop_12 : activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4 | {}
	Port: activation_accelerator_Pipeline_loop_12 : activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3 | {}
	Port: activation_accelerator_Pipeline_loop_12 : activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2 | {}
	Port: activation_accelerator_Pipeline_loop_12 : activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1 | {}
	Port: activation_accelerator_Pipeline_loop_12 : activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i | {}
  - Chain level:
	State 1
		store_ln0 : 1
		i_19 : 1
		tmp : 2
		br_ln277 : 3
		lshr_ln : 2
		zext_ln280 : 3
		x_addr : 4
		x_load : 5
		y_addr : 4
		y_load : 5
		lshr_ln282_1 : 2
		x_2_addr : 4
		x_2_load : 5
		y_1_addr : 4
		y_1_load : 5
		x_4_addr : 4
		x_4_load : 5
		y_2_addr : 4
		y_2_load : 5
		x_6_addr : 4
		x_6_load : 5
		y_3_addr : 4
		y_3_load : 5
		or_ln280 : 3
		zext_ln280_1 : 3
		x_addr_1 : 4
		x_load_1 : 5
		y_addr_1 : 4
		y_load_1 : 5
		x_2_addr_1 : 4
		x_2_load_1 : 5
		y_1_addr_1 : 4
		y_1_load_1 : 5
		x_4_addr_1 : 4
		x_4_load_1 : 5
		y_2_addr_1 : 4
		y_2_load_1 : 5
		x_6_addr_1 : 4
		x_6_load_1 : 5
		y_3_addr_1 : 4
		y_3_load_1 : 5
		add_ln277 : 2
		store_ln277 : 3
	State 2
	State 3
	State 4
	State 5
	State 6
		bitcast_ln282 : 1
		trunc_ln : 2
		bitcast_ln282_1 : 1
		trunc_ln282_1 : 2
		bitcast_ln282_2 : 1
		trunc_ln282_2 : 2
		bitcast_ln282_3 : 1
		trunc_ln282_3 : 2
		bitcast_ln282_4 : 1
		trunc_ln282_4 : 2
		bitcast_ln282_5 : 1
		trunc_ln282_5 : 2
		bitcast_ln282_6 : 1
		trunc_ln282_6 : 2
		bitcast_ln282_7 : 1
		trunc_ln282_7 : 2
	State 7
		activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_240 : 1
		store_ln282 : 2
		activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_241 : 1
		store_ln282 : 2
		activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_242 : 1
		store_ln282 : 2
		activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_243 : 1
		store_ln282 : 2
		activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_244 : 1
		store_ln282 : 2
		activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_245 : 1
		store_ln282 : 2
		activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_246 : 1
		store_ln282 : 2
		activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_247 : 1
		store_ln282 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|          |      grp_fu_384      |    2    |   227   |   214   |
|          |      grp_fu_388      |    2    |   227   |   214   |
|          |      grp_fu_392      |    2    |   227   |   214   |
|   fadd   |      grp_fu_396      |    2    |   227   |   214   |
|          |      grp_fu_400      |    2    |   227   |   214   |
|          |      grp_fu_404      |    2    |   227   |   214   |
|          |      grp_fu_408      |    2    |   227   |   214   |
|          |      grp_fu_412      |    2    |   227   |   214   |
|----------|----------------------|---------|---------|---------|
|    add   |   add_ln277_fu_482   |    0    |    0    |    18   |
|----------|----------------------|---------|---------|---------|
| bitselect|      tmp_fu_424      |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |    lshr_ln_fu_432    |    0    |    0    |    0    |
|          |  lshr_ln282_1_fu_454 |    0    |    0    |    0    |
|          |    trunc_ln_fu_497   |    0    |    0    |    0    |
|          | trunc_ln282_1_fu_511 |    0    |    0    |    0    |
|partselect| trunc_ln282_2_fu_525 |    0    |    0    |    0    |
|          | trunc_ln282_3_fu_539 |    0    |    0    |    0    |
|          | trunc_ln282_4_fu_553 |    0    |    0    |    0    |
|          | trunc_ln282_5_fu_567 |    0    |    0    |    0    |
|          | trunc_ln282_6_fu_581 |    0    |    0    |    0    |
|          | trunc_ln282_7_fu_595 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln280_fu_442  |    0    |    0    |    0    |
|   zext   |  zext_ln280_1_fu_470 |    0    |    0    |    0    |
|          |   zext_ln282_fu_605  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|    or    |    or_ln280_fu_464   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    16   |   1816  |   1730  |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|      i_reg_616      |   11   |
| lshr_ln282_1_reg_637|    7   |
|     tmp_reg_623     |    1   |
|trunc_ln282_1_reg_797|   16   |
|trunc_ln282_2_reg_802|   16   |
|trunc_ln282_3_reg_807|   16   |
|trunc_ln282_4_reg_812|   16   |
|trunc_ln282_5_reg_817|   16   |
|trunc_ln282_6_reg_822|   16   |
|trunc_ln282_7_reg_827|   16   |
|   trunc_ln_reg_792  |   16   |
|  x_2_addr_1_reg_682 |    8   |
|   x_2_addr_reg_642  |    8   |
|  x_2_load_1_reg_762 |   32   |
|   x_2_load_reg_722  |   32   |
|  x_4_addr_1_reg_692 |    8   |
|   x_4_addr_reg_652  |    8   |
|  x_4_load_1_reg_772 |   32   |
|   x_4_load_reg_732  |   32   |
|  x_6_addr_1_reg_702 |    8   |
|   x_6_addr_reg_662  |    8   |
|  x_6_load_1_reg_782 |   32   |
|   x_6_load_reg_742  |   32   |
|   x_addr_1_reg_672  |    8   |
|    x_addr_reg_627   |    8   |
|   x_load_1_reg_752  |   32   |
|    x_load_reg_712   |   32   |
|  y_1_addr_1_reg_687 |    8   |
|   y_1_addr_reg_647  |    8   |
|  y_1_load_1_reg_767 |   32   |
|   y_1_load_reg_727  |   32   |
|  y_2_addr_1_reg_697 |    8   |
|   y_2_addr_reg_657  |    8   |
|  y_2_load_1_reg_777 |   32   |
|   y_2_load_reg_737  |   32   |
|  y_3_addr_1_reg_707 |    8   |
|   y_3_addr_reg_667  |    8   |
|  y_3_load_1_reg_787 |   32   |
|   y_3_load_reg_747  |   32   |
|   y_addr_1_reg_677  |    8   |
|    y_addr_reg_632   |    8   |
|   y_load_1_reg_757  |   32   |
|    y_load_reg_717   |   32   |
+---------------------+--------+
|        Total        |   787  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_87 |  p0  |   2  |   8  |   16   ||    9    |
|  grp_access_fu_87 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_104 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_104 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_121 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_121 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_138 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_138 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_155 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_155 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_172 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_172 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_189 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_189 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_206 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_206 |  p2  |   2  |   0  |    0   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   128  ||  6.832  ||   144   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   16   |    -   |  1816  |  1730  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    -   |   144  |
|  Register |    -   |    -   |   787  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   16   |    6   |  2603  |  1874  |
+-----------+--------+--------+--------+--------+
