#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000241ec10b1f0 .scope module, "cpu" "cpu" 2 4;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "instruction";
    .port_info 3 /OUTPUT 5 "address_memory_inst";
    .port_info 4 /OUTPUT 1 "read_inst_enable";
    .port_info 5 /OUTPUT 32 "memory_data_out";
    .port_info 6 /INPUT 32 "memory_data_in";
    .port_info 7 /OUTPUT 1 "read_data_enable";
    .port_info 8 /OUTPUT 1 "write_data_enable";
    .port_info 9 /OUTPUT 10 "address_memory_data";
    .port_info 10 /INPUT 32 "result_alu";
    .port_info 11 /OUTPUT 32 "operand_a";
    .port_info 12 /OUTPUT 32 "operand_b";
    .port_info 13 /OUTPUT 4 "op_ALU";
    .port_info 14 /INPUT 1 "stack_full_operations";
    .port_info 15 /INPUT 32 "stack_data_out_operations";
    .port_info 16 /OUTPUT 1 "stack_push_operations";
    .port_info 17 /OUTPUT 1 "stack_pop_operations";
    .port_info 18 /OUTPUT 32 "stack_data_in_operations";
    .port_info 19 /INPUT 1 "stack_full_subroutines";
    .port_info 20 /INPUT 32 "stack_data_out_subroutines";
    .port_info 21 /OUTPUT 1 "stack_push_subroutines";
    .port_info 22 /OUTPUT 1 "stack_pop_subroutines";
    .port_info 23 /OUTPUT 32 "stack_data_in_subroutines";
P_00000241ec1554f0 .param/l "ADD" 1 2 46, +C4<00000000000000000000000000000100>;
P_00000241ec155528 .param/l "AND" 1 2 50, +C4<00000000000000000000000000001000>;
P_00000241ec155560 .param/l "AWIDTH" 0 2 5, +C4<00000000000000000000000000000101>;
P_00000241ec155598 .param/l "CALL" 1 2 62, +C4<00000000000000000000000000010100>;
P_00000241ec1555d0 .param/l "CMP" 1 2 54, +C4<00000000000000000000000000001100>;
P_00000241ec155608 .param/l "CMP_IF_EQ" 1 2 79, +C4<00000000000000000000000000001111>;
P_00000241ec155640 .param/l "CMP_IF_GE" 1 2 85, +C4<00000000000000000000000000010101>;
P_00000241ec155678 .param/l "CMP_IF_GT" 1 2 81, +C4<00000000000000000000000000010001>;
P_00000241ec1556b0 .param/l "CMP_IF_LE" 1 2 87, +C4<00000000000000000000000000010111>;
P_00000241ec1556e8 .param/l "CMP_IF_LT" 1 2 83, +C4<00000000000000000000000000010011>;
P_00000241ec155720 .param/l "DECODE" 1 2 69, +C4<00000000000000000000000000000011>;
P_00000241ec155758 .param/l "DIV" 1 2 49, +C4<00000000000000000000000000000111>;
P_00000241ec155790 .param/l "ENABLE_WRITE_DATA" 1 2 76, +C4<00000000000000000000000000001011>;
P_00000241ec1557c8 .param/l "GET_DATA" 1 2 74, +C4<00000000000000000000000000001000>;
P_00000241ec155800 .param/l "GET_INST" 1 2 67, +C4<00000000000000000000000000000001>;
P_00000241ec155838 .param/l "GOTO" 1 2 56, +C4<00000000000000000000000000001110>;
P_00000241ec155870 .param/l "IF_EQ" 1 2 57, +C4<00000000000000000000000000001111>;
P_00000241ec1558a8 .param/l "IF_GE" 1 2 60, +C4<00000000000000000000000000010010>;
P_00000241ec1558e0 .param/l "IF_GT" 1 2 58, +C4<00000000000000000000000000010000>;
P_00000241ec155918 .param/l "IF_LE" 1 2 61, +C4<00000000000000000000000000010011>;
P_00000241ec155950 .param/l "IF_LT" 1 2 59, +C4<00000000000000000000000000010001>;
P_00000241ec155988 .param/l "LOAD_INST" 1 2 66, +C4<00000000000000000000000000000000>;
P_00000241ec1559c0 .param/l "MUL" 1 2 48, +C4<00000000000000000000000000000110>;
P_00000241ec1559f8 .param/l "NAND" 1 2 51, +C4<00000000000000000000000000001001>;
P_00000241ec155a30 .param/l "NOT" 1 2 55, +C4<00000000000000000000000000001101>;
P_00000241ec155a68 .param/l "OP_ALU" 1 2 72, +C4<00000000000000000000000000000110>;
P_00000241ec155aa0 .param/l "OR" 1 2 52, +C4<00000000000000000000000000001010>;
P_00000241ec155ad8 .param/l "PCOUNTER_INC" 1 2 68, +C4<00000000000000000000000000000010>;
P_00000241ec155b10 .param/l "POP" 1 2 45, +C4<00000000000000000000000000000011>;
P_00000241ec155b48 .param/l "POP_IF_EQ" 1 2 78, +C4<00000000000000000000000000001110>;
P_00000241ec155b80 .param/l "POP_IF_GE" 1 2 84, +C4<00000000000000000000000000010100>;
P_00000241ec155bb8 .param/l "POP_IF_GT" 1 2 80, +C4<00000000000000000000000000010000>;
P_00000241ec155bf0 .param/l "POP_IF_LE" 1 2 86, +C4<00000000000000000000000000010110>;
P_00000241ec155c28 .param/l "POP_IF_LT" 1 2 82, +C4<00000000000000000000000000010010>;
P_00000241ec155c60 .param/l "POP_SUBROUTINE" 1 2 89, +C4<00000000000000000000000000011001>;
P_00000241ec155c98 .param/l "POP_TEMP1" 1 2 70, +C4<00000000000000000000000000000100>;
P_00000241ec155cd0 .param/l "POP_TEMP2" 1 2 71, +C4<00000000000000000000000000000101>;
P_00000241ec155d08 .param/l "PUSH" 1 2 42, +C4<00000000000000000000000000000000>;
P_00000241ec155d40 .param/l "PUSH_I" 1 2 43, +C4<00000000000000000000000000000001>;
P_00000241ec155d78 .param/l "PUSH_M" 1 2 75, +C4<00000000000000000000000000001001>;
P_00000241ec155db0 .param/l "PUSH_OP_RESULT" 1 2 73, +C4<00000000000000000000000000000111>;
P_00000241ec155de8 .param/l "PUSH_SUBROUTINE" 1 2 88, +C4<00000000000000000000000000011000>;
P_00000241ec155e20 .param/l "PUSH_T" 1 2 44, +C4<00000000000000000000000000000010>;
P_00000241ec155e58 .param/l "RET" 1 2 63, +C4<00000000000000000000000000010101>;
P_00000241ec155e90 .param/l "SUB" 1 2 47, +C4<00000000000000000000000000000101>;
P_00000241ec155ec8 .param/l "UPDATE_PCOUNTER" 1 2 90, +C4<00000000000000000000000000011010>;
P_00000241ec155f00 .param/l "WIDTH_DATA" 0 2 5, +C4<00000000000000000000000000100000>;
P_00000241ec155f38 .param/l "WRITE_DATA" 1 2 77, +C4<00000000000000000000000000001101>;
P_00000241ec155f70 .param/l "XOR" 1 2 53, +C4<00000000000000000000000000001011>;
v00000241ec1aa0f0_0 .var "TOS", 31 0;
v00000241ec1ab150_0 .var "Temp1", 31 0;
v00000241ec1ac230_0 .var "address_memory_data", 9 0;
v00000241ec1aa6b0_0 .var "address_memory_inst", 4 0;
o00000241ec1581a8 .functor BUFZ 1, C4<z>; HiZ drive
v00000241ec1aabb0_0 .net "clk", 0 0, o00000241ec1581a8;  0 drivers
o00000241ec158928 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000241ec1aab10_0 .net "instruction", 31 0, o00000241ec158928;  0 drivers
o00000241ec158958 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000241ec1ab3d0_0 .net "memory_data_in", 31 0, o00000241ec158958;  0 drivers
v00000241ec1ab830_0 .var "memory_data_out", 31 0;
v00000241ec1ab970_0 .var "next_state", 5 0;
v00000241ec1abc90_0 .var "op_ALU", 3 0;
v00000241ec1aac50_0 .var "operand", 26 0;
v00000241ec1aacf0_0 .var "operand_a", 31 0;
v00000241ec1aa750_0 .var "operand_b", 31 0;
v00000241ec1ab1f0_0 .var "operation", 4 0;
v00000241ec1ab470_0 .var "pcounter", 4 0;
v00000241ec1ab330_0 .var "read_data_enable", 0 0;
v00000241ec1ab6f0_0 .var "read_inst_enable", 0 0;
o00000241ec1582f8 .functor BUFZ 1, C4<z>; HiZ drive
v00000241ec1abdd0_0 .net "reset", 0 0, o00000241ec1582f8;  0 drivers
v00000241ec1abf10_0 .net "result_alu", 31 0, v00000241ec0d2e70_0;  1 drivers
v00000241ec1aa930_0 .var "stack_data_in_operations", 31 0;
v00000241ec1aaf70_0 .var "stack_data_in_subroutines", 31 0;
v00000241ec1ab290_0 .net "stack_data_out_operations", 31 0, v00000241ec1a9790_0;  1 drivers
v00000241ec1ab8d0_0 .net "stack_data_out_subroutines", 31 0, v00000241ec1a9a10_0;  1 drivers
v00000241ec1aa390_0 .net "stack_full_operations", 0 0, L_00000241ec1aa570;  1 drivers
v00000241ec1aaa70_0 .net "stack_full_subroutines", 0 0, L_00000241ec1abfb0;  1 drivers
v00000241ec1ab510_0 .var "stack_pop_operations", 0 0;
v00000241ec1ab010_0 .var "stack_pop_subroutines", 0 0;
v00000241ec1aad90_0 .var "stack_push_operations", 0 0;
v00000241ec1ac190_0 .var "stack_push_subroutines", 0 0;
v00000241ec1aa7f0_0 .var "state", 5 0;
v00000241ec1aa430_0 .var "write_data_enable", 0 0;
E_00000241ec149230/0 .event anyedge, v00000241ec1aa7f0_0, v00000241ec1ab470_0, v00000241ec1ab1f0_0, v00000241ec1aac50_0;
E_00000241ec149230/1 .event anyedge, v00000241ec1ab150_0, v00000241ec1a9790_0, v00000241ec0d2e70_0, v00000241ec1ab3d0_0;
E_00000241ec149230/2 .event anyedge, v00000241ec1aa0f0_0, v00000241ec1a9a10_0;
E_00000241ec149230 .event/or E_00000241ec149230/0, E_00000241ec149230/1, E_00000241ec149230/2;
E_00000241ec149fb0 .event anyedge, v00000241ec1aab10_0;
L_00000241ec1aae30 .part o00000241ec158928, 27, 5;
S_00000241ec113ae0 .scope module, "alu_cpu" "alu" 2 96, 3 1 0, S_00000241ec10b1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand_a";
    .port_info 1 /INPUT 32 "operand_b";
    .port_info 2 /INPUT 5 "op_code";
    .port_info 3 /OUTPUT 32 "result";
P_00000241ec113c70 .param/l "ADD" 1 3 13, +C4<00000000000000000000000000000100>;
P_00000241ec113ca8 .param/l "AND" 1 3 17, +C4<00000000000000000000000000001000>;
P_00000241ec113ce0 .param/l "CMP" 1 3 21, +C4<00000000000000000000000000001100>;
P_00000241ec113d18 .param/l "DIV" 1 3 16, +C4<00000000000000000000000000000111>;
P_00000241ec113d50 .param/l "MUL" 1 3 15, +C4<00000000000000000000000000000110>;
P_00000241ec113d88 .param/l "NAND" 1 3 18, +C4<00000000000000000000000000001001>;
P_00000241ec113dc0 .param/l "NOT" 1 3 22, +C4<00000000000000000000000000001101>;
P_00000241ec113df8 .param/l "OR" 1 3 19, +C4<00000000000000000000000000001010>;
P_00000241ec113e30 .param/l "SUB" 1 3 14, +C4<00000000000000000000000000000101>;
P_00000241ec113e68 .param/l "WIDTH_DATA" 0 3 2, +C4<00000000000000000000000000100000>;
P_00000241ec113ea0 .param/l "XOR" 1 3 20, +C4<00000000000000000000000000001011>;
v00000241ec14b2b0_0 .net "op_code", 4 0, L_00000241ec1aae30;  1 drivers
v00000241ec14b170_0 .net "operand_a", 31 0, v00000241ec1aacf0_0;  1 drivers
v00000241ec103d40_0 .net "operand_b", 31 0, v00000241ec1aa750_0;  1 drivers
v00000241ec0d2e70_0 .var "result", 31 0;
E_00000241ec1490f0 .event anyedge, v00000241ec14b2b0_0, v00000241ec14b170_0, v00000241ec103d40_0;
S_00000241ec1a9010 .scope module, "stack_operations" "stack" 2 104, 4 1 0, S_00000241ec10b1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "push";
    .port_info 3 /INPUT 1 "pop";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 1 "full";
    .port_info 7 /OUTPUT 1 "empty";
P_00000241ec0bacb0 .param/l "DEPTH" 0 4 2, +C4<00000000000000000000000000100000>;
P_00000241ec0bace8 .param/l "WIDTH_DATA" 0 4 2, +C4<00000000000000000000000000100000>;
L_00000241ec1c0088 .functor BUFT 1, C4<00000000000000000000001111111111>, C4<0>, C4<0>, C4<0>;
v00000241ec104730_0 .net/2u *"_ivl_0", 31 0, L_00000241ec1c0088;  1 drivers
L_00000241ec1c00d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000241ec10b510_0 .net/2u *"_ivl_4", 31 0, L_00000241ec1c00d0;  1 drivers
v00000241ec1a9330_0 .net "clk", 0 0, o00000241ec1581a8;  alias, 0 drivers
v00000241ec1a9b50_0 .net "data_in", 31 0, v00000241ec1aa930_0;  1 drivers
v00000241ec1a9790_0 .var "data_out", 31 0;
v00000241ec1a9650_0 .net "empty", 0 0, L_00000241ec1abe70;  1 drivers
v00000241ec1a96f0_0 .net "full", 0 0, L_00000241ec1aa570;  alias, 1 drivers
v00000241ec1a91f0_0 .net "pop", 0 0, v00000241ec1ab510_0;  1 drivers
v00000241ec1a9bf0_0 .net "push", 0 0, v00000241ec1aad90_0;  1 drivers
v00000241ec1a9830_0 .net "reset", 0 0, o00000241ec1582f8;  alias, 0 drivers
v00000241ec1a95b0 .array "stack", 0 31, 31 0;
v00000241ec1a9dd0_0 .var "topPositionStack", 31 0;
v00000241ec1a9290_0 .var "topPositionStack_next", 31 0;
E_00000241ec149130 .event posedge, v00000241ec1a9330_0;
E_00000241ec149630/0 .event anyedge, v00000241ec1a9bf0_0, v00000241ec1a96f0_0, v00000241ec1a9dd0_0, v00000241ec1a91f0_0;
E_00000241ec149630/1 .event anyedge, v00000241ec1a9650_0;
E_00000241ec149630 .event/or E_00000241ec149630/0, E_00000241ec149630/1;
L_00000241ec1aa570 .cmp/eq 32, v00000241ec1a9dd0_0, L_00000241ec1c0088;
L_00000241ec1abe70 .cmp/eq 32, v00000241ec1a9dd0_0, L_00000241ec1c00d0;
S_00000241ec1aa1b0 .scope module, "stack_subroutines" "stack" 2 115, 4 1 0, S_00000241ec10b1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "push";
    .port_info 3 /INPUT 1 "pop";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 1 "full";
    .port_info 7 /OUTPUT 1 "empty";
P_00000241ec0baeb0 .param/l "DEPTH" 0 4 2, +C4<00000000000000000000000000100000>;
P_00000241ec0baee8 .param/l "WIDTH_DATA" 0 4 2, +C4<00000000000000000000000000100000>;
L_00000241ec1c0118 .functor BUFT 1, C4<00000000000000000000001111111111>, C4<0>, C4<0>, C4<0>;
v00000241ec1a93d0_0 .net/2u *"_ivl_0", 31 0, L_00000241ec1c0118;  1 drivers
L_00000241ec1c0160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000241ec1a98d0_0 .net/2u *"_ivl_4", 31 0, L_00000241ec1c0160;  1 drivers
v00000241ec1a9ab0_0 .net "clk", 0 0, o00000241ec1581a8;  alias, 0 drivers
v00000241ec1a9970_0 .net "data_in", 31 0, v00000241ec1aaf70_0;  1 drivers
v00000241ec1a9a10_0 .var "data_out", 31 0;
v00000241ec1a9c90_0 .net "empty", 0 0, L_00000241ec1aa4d0;  1 drivers
v00000241ec1a9470_0 .net "full", 0 0, L_00000241ec1abfb0;  alias, 1 drivers
v00000241ec1a9f10_0 .net "pop", 0 0, v00000241ec1ab010_0;  1 drivers
v00000241ec1a9510_0 .net "push", 0 0, v00000241ec1ac190_0;  1 drivers
v00000241ec1a9fb0_0 .net "reset", 0 0, o00000241ec1582f8;  alias, 0 drivers
v00000241ec1aa050 .array "stack", 0 31, 31 0;
v00000241ec1a9d30_0 .var "topPositionStack", 31 0;
v00000241ec1a9e70_0 .var "topPositionStack_next", 31 0;
E_00000241ec1499b0/0 .event anyedge, v00000241ec1a9510_0, v00000241ec1a9470_0, v00000241ec1a9d30_0, v00000241ec1a9f10_0;
E_00000241ec1499b0/1 .event anyedge, v00000241ec1a9c90_0;
E_00000241ec1499b0 .event/or E_00000241ec1499b0/0, E_00000241ec1499b0/1;
L_00000241ec1abfb0 .cmp/eq 32, v00000241ec1a9d30_0, L_00000241ec1c0118;
L_00000241ec1aa4d0 .cmp/eq 32, v00000241ec1a9d30_0, L_00000241ec1c0160;
    .scope S_00000241ec113ae0;
T_0 ;
    %wait E_00000241ec1490f0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000241ec0d2e70_0, 0, 32;
    %load/vec4 v00000241ec14b2b0_0;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000241ec0d2e70_0, 0, 32;
    %jmp T_0.10;
T_0.0 ;
    %load/vec4 v00000241ec14b170_0;
    %load/vec4 v00000241ec103d40_0;
    %add;
    %store/vec4 v00000241ec0d2e70_0, 0, 32;
    %jmp T_0.10;
T_0.1 ;
    %load/vec4 v00000241ec14b170_0;
    %load/vec4 v00000241ec103d40_0;
    %sub;
    %store/vec4 v00000241ec0d2e70_0, 0, 32;
    %jmp T_0.10;
T_0.2 ;
    %load/vec4 v00000241ec14b170_0;
    %load/vec4 v00000241ec103d40_0;
    %mul;
    %store/vec4 v00000241ec0d2e70_0, 0, 32;
    %jmp T_0.10;
T_0.3 ;
    %load/vec4 v00000241ec103d40_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.11, 4;
    %load/vec4 v00000241ec14b170_0;
    %load/vec4 v00000241ec103d40_0;
    %div;
    %store/vec4 v00000241ec0d2e70_0, 0, 32;
    %jmp T_0.12;
T_0.11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000241ec0d2e70_0, 0, 32;
T_0.12 ;
    %jmp T_0.10;
T_0.4 ;
    %load/vec4 v00000241ec14b170_0;
    %load/vec4 v00000241ec103d40_0;
    %and;
    %store/vec4 v00000241ec0d2e70_0, 0, 32;
    %jmp T_0.10;
T_0.5 ;
    %load/vec4 v00000241ec14b170_0;
    %load/vec4 v00000241ec103d40_0;
    %and;
    %inv;
    %store/vec4 v00000241ec0d2e70_0, 0, 32;
    %jmp T_0.10;
T_0.6 ;
    %load/vec4 v00000241ec14b170_0;
    %load/vec4 v00000241ec103d40_0;
    %or;
    %store/vec4 v00000241ec0d2e70_0, 0, 32;
    %jmp T_0.10;
T_0.7 ;
    %load/vec4 v00000241ec14b170_0;
    %inv;
    %store/vec4 v00000241ec0d2e70_0, 0, 32;
    %jmp T_0.10;
T_0.8 ;
    %load/vec4 v00000241ec14b170_0;
    %load/vec4 v00000241ec103d40_0;
    %cmp/e;
    %jmp/0xz  T_0.13, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000241ec0d2e70_0, 0, 32;
    %jmp T_0.14;
T_0.13 ;
    %load/vec4 v00000241ec103d40_0;
    %load/vec4 v00000241ec14b170_0;
    %cmp/u;
    %jmp/0xz  T_0.15, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000241ec0d2e70_0, 0, 32;
    %jmp T_0.16;
T_0.15 ;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v00000241ec0d2e70_0, 0, 32;
T_0.16 ;
T_0.14 ;
    %jmp T_0.10;
T_0.10 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000241ec1a9010;
T_1 ;
    %wait E_00000241ec149130;
    %load/vec4 v00000241ec1a9830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000241ec1a9dd0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000241ec1a9bf0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.4, 9;
    %load/vec4 v00000241ec1a96f0_0;
    %nor/r;
    %and;
T_1.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v00000241ec1a9b50_0;
    %ix/getv 3, v00000241ec1a9dd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000241ec1a95b0, 0, 4;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v00000241ec1a91f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.7, 9;
    %load/vec4 v00000241ec1a9650_0;
    %nor/r;
    %and;
T_1.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.5, 8;
    %load/vec4 v00000241ec1a9dd0_0;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000241ec1a95b0, 4;
    %assign/vec4 v00000241ec1a9790_0, 0;
T_1.5 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000241ec1a9010;
T_2 ;
    %wait E_00000241ec149630;
    %load/vec4 v00000241ec1a9bf0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.2, 9;
    %load/vec4 v00000241ec1a96f0_0;
    %nor/r;
    %and;
T_2.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v00000241ec1a9dd0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000241ec1a9290_0, 0, 32;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000241ec1a91f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.5, 9;
    %load/vec4 v00000241ec1a9650_0;
    %nor/r;
    %and;
T_2.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.3, 8;
    %load/vec4 v00000241ec1a9dd0_0;
    %subi 1, 0, 32;
    %store/vec4 v00000241ec1a9290_0, 0, 32;
    %jmp T_2.4;
T_2.3 ;
    %load/vec4 v00000241ec1a9dd0_0;
    %store/vec4 v00000241ec1a9290_0, 0, 32;
T_2.4 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_00000241ec1a9010;
T_3 ;
    %wait E_00000241ec149130;
    %load/vec4 v00000241ec1a9830_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v00000241ec1a9290_0;
    %assign/vec4 v00000241ec1a9dd0_0, 0;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000241ec1aa1b0;
T_4 ;
    %wait E_00000241ec149130;
    %load/vec4 v00000241ec1a9fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000241ec1a9d30_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000241ec1a9510_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.4, 9;
    %load/vec4 v00000241ec1a9470_0;
    %nor/r;
    %and;
T_4.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v00000241ec1a9970_0;
    %ix/getv 3, v00000241ec1a9d30_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000241ec1aa050, 0, 4;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v00000241ec1a9f10_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.7, 9;
    %load/vec4 v00000241ec1a9c90_0;
    %nor/r;
    %and;
T_4.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.5, 8;
    %load/vec4 v00000241ec1a9d30_0;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000241ec1aa050, 4;
    %assign/vec4 v00000241ec1a9a10_0, 0;
T_4.5 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00000241ec1aa1b0;
T_5 ;
    %wait E_00000241ec1499b0;
    %load/vec4 v00000241ec1a9510_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v00000241ec1a9470_0;
    %nor/r;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v00000241ec1a9d30_0;
    %addi 1, 0, 32;
    %store/vec4 v00000241ec1a9e70_0, 0, 32;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v00000241ec1a9f10_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.5, 9;
    %load/vec4 v00000241ec1a9c90_0;
    %nor/r;
    %and;
T_5.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.3, 8;
    %load/vec4 v00000241ec1a9d30_0;
    %subi 1, 0, 32;
    %store/vec4 v00000241ec1a9e70_0, 0, 32;
    %jmp T_5.4;
T_5.3 ;
    %load/vec4 v00000241ec1a9d30_0;
    %store/vec4 v00000241ec1a9e70_0, 0, 32;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_00000241ec1aa1b0;
T_6 ;
    %wait E_00000241ec149130;
    %load/vec4 v00000241ec1a9fb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v00000241ec1a9e70_0;
    %assign/vec4 v00000241ec1a9d30_0, 0;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_00000241ec10b1f0;
T_7 ;
    %wait E_00000241ec149fb0;
    %load/vec4 v00000241ec1aab10_0;
    %parti/s 5, 31, 6;
    %store/vec4 v00000241ec1ab1f0_0, 0, 5;
    %load/vec4 v00000241ec1aab10_0;
    %parti/s 27, 0, 2;
    %store/vec4 v00000241ec1aac50_0, 0, 27;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000241ec10b1f0;
T_8 ;
    %wait E_00000241ec149130;
    %load/vec4 v00000241ec1abdd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v00000241ec1aa7f0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000241ec1ab470_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v00000241ec1ab970_0;
    %assign/vec4 v00000241ec1aa7f0_0, 0;
    %load/vec4 v00000241ec1ab970_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %load/vec4 v00000241ec1ab470_0;
    %assign/vec4 v00000241ec1ab470_0, 0;
    %jmp T_8.4;
T_8.2 ;
    %load/vec4 v00000241ec1ab470_0;
    %addi 1, 0, 5;
    %assign/vec4 v00000241ec1ab470_0, 0;
    %jmp T_8.4;
T_8.4 ;
    %pop/vec4 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_00000241ec10b1f0;
T_9 ;
    %wait E_00000241ec149230;
    %load/vec4 v00000241ec1aa7f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_9.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_9.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_9.13, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_9.14, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_9.15, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_9.16, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_9.17, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 6;
    %cmp/u;
    %jmp/1 T_9.18, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 6;
    %cmp/u;
    %jmp/1 T_9.19, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 6;
    %cmp/u;
    %jmp/1 T_9.20, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 6;
    %cmp/u;
    %jmp/1 T_9.21, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_9.22, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_9.23, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_9.24, 6;
    %jmp T_9.25;
T_9.0 ;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v00000241ec1ab970_0, 0, 6;
    %load/vec4 v00000241ec1ab470_0;
    %store/vec4 v00000241ec1aa6b0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000241ec1ab6f0_0, 0, 1;
    %jmp T_9.25;
T_9.1 ;
    %pushi/vec4 3, 0, 6;
    %store/vec4 v00000241ec1ab970_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241ec1ab6f0_0, 0, 1;
    %jmp T_9.25;
T_9.2 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v00000241ec1ab970_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241ec1aad90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241ec1ab510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241ec1aa430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241ec1aad90_0, 0, 1;
    %jmp T_9.25;
T_9.3 ;
    %load/vec4 v00000241ec1ab1f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_9.26, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_9.27, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_9.28, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_9.29, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_9.30, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_9.31, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_9.32, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_9.33, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_9.34, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_9.35, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_9.36, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_9.37, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_9.38, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_9.39, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_9.40, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_9.41, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_9.42, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_9.43, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_9.44, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 5;
    %cmp/u;
    %jmp/1 T_9.45, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 5;
    %cmp/u;
    %jmp/1 T_9.46, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 5;
    %cmp/u;
    %jmp/1 T_9.47, 6;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v00000241ec1ab970_0, 0, 6;
    %jmp T_9.49;
T_9.26 ;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v00000241ec1ab970_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000241ec1ab330_0, 0, 1;
    %load/vec4 v00000241ec1aac50_0;
    %pad/u 10;
    %store/vec4 v00000241ec1ac230_0, 0, 10;
    %jmp T_9.49;
T_9.27 ;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v00000241ec1ab970_0, 0, 6;
    %load/vec4 v00000241ec1aac50_0;
    %pad/u 32;
    %store/vec4 v00000241ec1aa930_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000241ec1aad90_0, 0, 1;
    %jmp T_9.49;
T_9.28 ;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v00000241ec1ab970_0, 0, 6;
    %load/vec4 v00000241ec1ab150_0;
    %store/vec4 v00000241ec1aa930_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000241ec1aad90_0, 0, 1;
    %jmp T_9.49;
T_9.29 ;
    %pushi/vec4 11, 0, 6;
    %store/vec4 v00000241ec1ab970_0, 0, 6;
    %load/vec4 v00000241ec1ab290_0;
    %store/vec4 v00000241ec1aa0f0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000241ec1ab510_0, 0, 1;
    %jmp T_9.49;
T_9.30 ;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v00000241ec1ab970_0, 0, 6;
    %jmp T_9.49;
T_9.31 ;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v00000241ec1ab970_0, 0, 6;
    %jmp T_9.49;
T_9.32 ;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v00000241ec1ab970_0, 0, 6;
    %jmp T_9.49;
T_9.33 ;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v00000241ec1ab970_0, 0, 6;
    %jmp T_9.49;
T_9.34 ;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v00000241ec1ab970_0, 0, 6;
    %jmp T_9.49;
T_9.35 ;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v00000241ec1ab970_0, 0, 6;
    %jmp T_9.49;
T_9.36 ;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v00000241ec1ab970_0, 0, 6;
    %jmp T_9.49;
T_9.37 ;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v00000241ec1ab970_0, 0, 6;
    %jmp T_9.49;
T_9.38 ;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v00000241ec1ab970_0, 0, 6;
    %jmp T_9.49;
T_9.39 ;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v00000241ec1ab970_0, 0, 6;
    %jmp T_9.49;
T_9.40 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v00000241ec1ab970_0, 0, 6;
    %load/vec4 v00000241ec1aac50_0;
    %pad/u 5;
    %assign/vec4 v00000241ec1ab470_0, 0;
    %jmp T_9.49;
T_9.41 ;
    %pushi/vec4 14, 0, 6;
    %store/vec4 v00000241ec1ab970_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000241ec1ab510_0, 0, 1;
    %jmp T_9.49;
T_9.42 ;
    %pushi/vec4 16, 0, 6;
    %store/vec4 v00000241ec1ab970_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000241ec1ab510_0, 0, 1;
    %jmp T_9.49;
T_9.43 ;
    %pushi/vec4 18, 0, 6;
    %store/vec4 v00000241ec1ab970_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000241ec1ab510_0, 0, 1;
    %jmp T_9.49;
T_9.44 ;
    %pushi/vec4 20, 0, 6;
    %store/vec4 v00000241ec1ab970_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000241ec1ab510_0, 0, 1;
    %jmp T_9.49;
T_9.45 ;
    %pushi/vec4 22, 0, 6;
    %store/vec4 v00000241ec1ab970_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000241ec1ab510_0, 0, 1;
    %jmp T_9.49;
T_9.46 ;
    %pushi/vec4 24, 0, 6;
    %store/vec4 v00000241ec1ab970_0, 0, 6;
    %load/vec4 v00000241ec1ab470_0;
    %pad/u 32;
    %store/vec4 v00000241ec1aaf70_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000241ec1ac190_0, 0, 1;
    %jmp T_9.49;
T_9.47 ;
    %pushi/vec4 25, 0, 6;
    %store/vec4 v00000241ec1ab970_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000241ec1ab010_0, 0, 1;
    %jmp T_9.49;
T_9.49 ;
    %pop/vec4 1;
    %jmp T_9.25;
T_9.4 ;
    %pushi/vec4 5, 0, 6;
    %store/vec4 v00000241ec1ab970_0, 0, 6;
    %load/vec4 v00000241ec1ab290_0;
    %store/vec4 v00000241ec1aacf0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000241ec1ab510_0, 0, 1;
    %jmp T_9.25;
T_9.5 ;
    %pushi/vec4 6, 0, 6;
    %store/vec4 v00000241ec1ab970_0, 0, 6;
    %load/vec4 v00000241ec1ab290_0;
    %store/vec4 v00000241ec1aa750_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000241ec1ab510_0, 0, 1;
    %jmp T_9.25;
T_9.6 ;
    %pushi/vec4 7, 0, 6;
    %store/vec4 v00000241ec1ab970_0, 0, 6;
    %load/vec4 v00000241ec1ab1f0_0;
    %pad/u 4;
    %store/vec4 v00000241ec1abc90_0, 0, 4;
    %jmp T_9.25;
T_9.7 ;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v00000241ec1ab970_0, 0, 6;
    %load/vec4 v00000241ec1abf10_0;
    %store/vec4 v00000241ec1aa930_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000241ec1aad90_0, 0, 1;
    %jmp T_9.25;
T_9.8 ;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v00000241ec1ab970_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000241ec1aad90_0, 0, 1;
    %jmp T_9.25;
T_9.9 ;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v00000241ec1ab970_0, 0, 6;
    %load/vec4 v00000241ec1ab3d0_0;
    %store/vec4 v00000241ec1aa930_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241ec1aad90_0, 0, 1;
    %jmp T_9.25;
T_9.10 ;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v00000241ec1ab970_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000241ec1aa430_0, 0, 1;
    %jmp T_9.25;
T_9.11 ;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v00000241ec1ab970_0, 0, 6;
    %load/vec4 v00000241ec1aa0f0_0;
    %store/vec4 v00000241ec1ab830_0, 0, 32;
    %jmp T_9.25;
T_9.12 ;
    %pushi/vec4 15, 0, 6;
    %store/vec4 v00000241ec1ab970_0, 0, 6;
    %load/vec4 v00000241ec1ab290_0;
    %store/vec4 v00000241ec1ab150_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241ec1ab510_0, 0, 1;
    %jmp T_9.25;
T_9.13 ;
    %load/vec4 v00000241ec1ab150_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.50, 4;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v00000241ec1ab970_0, 0, 6;
    %load/vec4 v00000241ec1aac50_0;
    %pad/u 5;
    %store/vec4 v00000241ec1ab470_0, 0, 5;
    %jmp T_9.51;
T_9.50 ;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v00000241ec1ab970_0, 0, 6;
T_9.51 ;
    %jmp T_9.25;
T_9.14 ;
    %pushi/vec4 17, 0, 6;
    %store/vec4 v00000241ec1ab970_0, 0, 6;
    %load/vec4 v00000241ec1ab290_0;
    %store/vec4 v00000241ec1ab150_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241ec1ab510_0, 0, 1;
    %jmp T_9.25;
T_9.15 ;
    %load/vec4 v00000241ec1ab150_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_9.52, 5;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v00000241ec1ab970_0, 0, 6;
    %load/vec4 v00000241ec1aac50_0;
    %pad/u 5;
    %store/vec4 v00000241ec1ab470_0, 0, 5;
    %jmp T_9.53;
T_9.52 ;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v00000241ec1ab970_0, 0, 6;
T_9.53 ;
    %jmp T_9.25;
T_9.16 ;
    %pushi/vec4 19, 0, 6;
    %store/vec4 v00000241ec1ab970_0, 0, 6;
    %load/vec4 v00000241ec1ab290_0;
    %store/vec4 v00000241ec1ab150_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241ec1ab510_0, 0, 1;
    %jmp T_9.25;
T_9.17 ;
    %load/vec4 v00000241ec1ab150_0;
    %cmpi/u 0, 0, 32;
    %jmp/0xz  T_9.54, 5;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v00000241ec1ab970_0, 0, 6;
    %load/vec4 v00000241ec1aac50_0;
    %pad/u 5;
    %store/vec4 v00000241ec1ab470_0, 0, 5;
    %jmp T_9.55;
T_9.54 ;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v00000241ec1ab970_0, 0, 6;
T_9.55 ;
    %jmp T_9.25;
T_9.18 ;
    %pushi/vec4 21, 0, 6;
    %store/vec4 v00000241ec1ab970_0, 0, 6;
    %load/vec4 v00000241ec1ab290_0;
    %store/vec4 v00000241ec1ab150_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241ec1ab510_0, 0, 1;
    %jmp T_9.25;
T_9.19 ;
    %load/vec4 v00000241ec1ab150_0;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_9.56, 5;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v00000241ec1ab970_0, 0, 6;
    %load/vec4 v00000241ec1aac50_0;
    %pad/u 5;
    %store/vec4 v00000241ec1ab470_0, 0, 5;
    %jmp T_9.57;
T_9.56 ;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v00000241ec1ab970_0, 0, 6;
T_9.57 ;
    %jmp T_9.25;
T_9.20 ;
    %pushi/vec4 23, 0, 6;
    %store/vec4 v00000241ec1ab970_0, 0, 6;
    %load/vec4 v00000241ec1ab290_0;
    %store/vec4 v00000241ec1ab150_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241ec1ab510_0, 0, 1;
    %jmp T_9.25;
T_9.21 ;
    %load/vec4 v00000241ec1ab150_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_9.58, 5;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v00000241ec1ab970_0, 0, 6;
    %load/vec4 v00000241ec1aac50_0;
    %pad/u 5;
    %store/vec4 v00000241ec1ab470_0, 0, 5;
    %jmp T_9.59;
T_9.58 ;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v00000241ec1ab970_0, 0, 6;
T_9.59 ;
    %jmp T_9.25;
T_9.22 ;
    %pushi/vec4 26, 0, 6;
    %store/vec4 v00000241ec1ab970_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241ec1ac190_0, 0, 1;
    %jmp T_9.25;
T_9.23 ;
    %pushi/vec4 26, 0, 6;
    %store/vec4 v00000241ec1ab970_0, 0, 6;
    %load/vec4 v00000241ec1ab8d0_0;
    %pad/u 27;
    %store/vec4 v00000241ec1aac50_0, 0, 27;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241ec1ab010_0, 0, 1;
    %jmp T_9.25;
T_9.24 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v00000241ec1ab970_0, 0, 6;
    %load/vec4 v00000241ec1aac50_0;
    %pad/u 5;
    %store/vec4 v00000241ec1ab470_0, 0, 5;
    %jmp T_9.25;
T_9.25 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "cpu.v";
    "./alu/alu.v";
    "./stack/stack.v";
