Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Fri May 20 13:33:06 2022
| Host         : DESKTOP-HC8675R running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file vc709_top_control_sets_placed.rpt
| Design       : vc709_top
| Device       : xc7k160t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    21 |
|    Minimum number of control sets                        |    21 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    56 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    21 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     7 |
| >= 6 to < 8        |     7 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              42 |           12 |
| No           | No                    | Yes                    |              53 |           15 |
| No           | Yes                   | No                     |              10 |            6 |
| Yes          | No                    | No                     |              93 |           38 |
| Yes          | No                    | Yes                    |             253 |           71 |
| Yes          | Yes                   | No                     |              61 |           21 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+---------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+------------------+----------------+--------------+
|     Clock Signal     |                                        Enable Signal                                        |                                   Set/Reset Signal                                  | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------+---------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  u_pll/inst/clk_out1 | u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/s_state[3]_i_1_n_0         | gpio_switch_IBUF[7]                                                                 |                1 |              4 |         4.00 |
|  u_pll/inst/clk_out1 | u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/s_delay_val_int[4]_i_1_n_0 | gpio_switch_IBUF[7]                                                                 |                2 |              5 |         2.50 |
|  u_pll/inst/clk_out1 | u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/s_delay_val_eye[4]_i_1_n_0 | gpio_switch_IBUF[7]                                                                 |                2 |              5 |         2.50 |
|  u_pll/inst/clk_out1 | u_lane_original/gearbox32to66_cmp/E[0]                                                      | gpio_switch_IBUF[7]                                                                 |                2 |              5 |         2.50 |
|  u_pll/inst/clk_out1 | u_lane_original/gearbox32to66_cmp/u_header_seeker/seeker_pos_idx_reg[2][4]_i_2_n_0          | u_lane_original/gearbox32to66_cmp/u_header_seeker/seeker_pos_idx_reg[2][4]_i_1_n_0  |                2 |              5 |         2.50 |
|  u_pll/inst/clk_out1 | u_lane_original/gearbox32to66_cmp/u_header_seeker/seeker_pos_idx_reg[1][4]_i_2_n_0          | u_lane_original/gearbox32to66_cmp/u_header_seeker/seeker_pos_idx_reg[1][4]_i_1_n_0  |                2 |              5 |         2.50 |
|  u_pll/inst/clk_out1 | u_lane_original/gearbox32to66_cmp/u_header_seeker/seeker_pos_idx_reg[0][4]_i_2_n_0          | u_lane_original/gearbox32to66_cmp/u_header_seeker/seeker_pos_idx_reg[0][4]_i_1_n_0  |                1 |              5 |         5.00 |
|  u_pll/inst/clk_out1 | u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/pdcount[5]_i_2_n_0         | u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/pdcount[5]_i_1_n_0 |                2 |              6 |         3.00 |
|  u_pll/inst/clk_out1 | u_lane_original/xapp1017_serdes_1280.serdes_cmp/m_count[5]_i_1_n_0                          | gpio_switch_IBUF[7]                                                                 |                2 |              6 |         3.00 |
|  u_pll/inst/clk_out1 | u_lane_original/gearbox32to66_cmp/data66_cnt[5]_i_1_n_0                                     | gpio_switch_IBUF[7]                                                                 |                1 |              6 |         6.00 |
|  u_pll/inst/clk_out1 | u_lane_original/gearbox32to66_cmp/u_header_seeker/valid_hdr_cnt_reg[1][5]_i_2_n_0           | u_lane_original/gearbox32to66_cmp/u_header_seeker/valid_hdr_cnt_reg[1][5]_i_1_n_0   |                2 |              6 |         3.00 |
|  u_pll/inst/clk_out1 | u_lane_original/gearbox32to66_cmp/u_header_seeker/valid_hdr_cnt_reg                         | u_lane_original/gearbox32to66_cmp/u_header_seeker/valid_hdr_cnt_reg[0][5]_i_1_n_0   |                2 |              6 |         3.00 |
|  u_pll/inst/clk_out1 | u_lane_original/gearbox32to66_cmp/u_header_seeker/valid_hdr_cnt_reg[2][5]_i_2_n_0           | u_lane_original/gearbox32to66_cmp/u_header_seeker/valid_hdr_cnt_reg[2][5]_i_1_n_0   |                2 |              6 |         3.00 |
|  u_pll/inst/clk_out1 | u_lane_original/gearbox32to66_cmp/gearbox_cnt                                               | gpio_switch_IBUF[7]                                                                 |                5 |              7 |         1.40 |
|  u_pll/inst/clk_out1 | u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/pd_hold[7]_i_1_n_0         | gpio_switch_IBUF[7]                                                                 |                3 |              8 |         2.67 |
|  u_pll/inst/clk_out1 | u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/E[0]                       |                                                                                     |                7 |             20 |         2.86 |
|  u_pll/inst/clk_out1 | u_lane_original/xapp1017_serdes_1280.serdes_data32[31]_i_1_n_0                              | gpio_switch_IBUF[7]                                                                 |                6 |             32 |         5.33 |
|  u_pll/inst/clk_out1 |                                                                                             |                                                                                     |               12 |             42 |         3.50 |
|  u_pll/inst/clk_out1 |                                                                                             | gpio_switch_IBUF[7]                                                                 |               21 |             63 |         3.00 |
|  u_pll/inst/clk_out1 | u_lane_original/gearbox32to66_cmp/gearbox_data66_valid                                      |                                                                                     |               31 |             73 |         2.35 |
|  u_pll/inst/clk_out1 | u_lane_original/serdes_data32_valid                                                         | gpio_switch_IBUF[7]                                                                 |               55 |            197 |         3.58 |
+----------------------+---------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+------------------+----------------+--------------+


