
---------- Begin Simulation Statistics ----------
final_tick                               1297767643000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  62261                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702232                       # Number of bytes of host memory used
host_op_rate                                    62443                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 23073.48                       # Real time elapsed on the host
host_tick_rate                               56244987                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1436582163                       # Number of instructions simulated
sim_ops                                    1440785933                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.297768                       # Number of seconds simulated
sim_ticks                                1297767643000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.323157                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              177903122                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           203729603                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         13477549                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        273619500                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          21703578                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       23203482                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses         1499904                       # Number of indirect misses.
system.cpu0.branchPred.lookups              346580437                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      2188318                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       2100294                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          8799200                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 329545332                       # Number of branches committed
system.cpu0.commit.bw_lim_events             36137252                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        6309810                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       67871035                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1316547853                       # Number of instructions committed
system.cpu0.commit.committedOps            1318651446                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2410991484                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.546933                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.300701                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1758148058     72.92%     72.92% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    403674999     16.74%     89.67% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     83959214      3.48%     93.15% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     87465239      3.63%     96.78% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     24714986      1.03%     97.80% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      8780900      0.36%     98.16% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      3976010      0.16%     98.33% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      4134826      0.17%     98.50% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     36137252      1.50%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2410991484                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        46                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            25143361                       # Number of function calls committed.
system.cpu0.commit.int_insts               1273919668                       # Number of committed integer instructions.
system.cpu0.commit.loads                    405170889                       # Number of loads committed
system.cpu0.commit.membars                    4203755                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4203761      0.32%      0.32% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       742061077     56.27%     56.59% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       11831782      0.90%     57.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2099835      0.16%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      407271175     30.89%     88.53% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     151183770     11.47%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1318651446                       # Class of committed instruction
system.cpu0.commit.refs                     558454969                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1316547853                       # Number of Instructions Simulated
system.cpu0.committedOps                   1318651446                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.964493                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.964493                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            494672566                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              4731111                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           176904175                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1408447668                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               943095774                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                972127601                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               8812354                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              8217839                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              6411184                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  346580437                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                249384940                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1475384674                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              5007823                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          128                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1426561649                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 123                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           44                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               26981418                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.134004                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         936243801                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         199606700                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.551574                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2425119479                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.589111                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.870951                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1404047185     57.90%     57.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               757014024     31.22%     89.11% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               156979036      6.47%     95.58% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                90279724      3.72%     99.31% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 7769609      0.32%     99.63% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 4714584      0.19%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  108942      0.00%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 2101627      0.09%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 2104748      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2425119479                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       40                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                      161229647                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             8933336                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               336553764                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.530443                       # Inst execution rate
system.cpu0.iew.exec_refs                   587610893                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 156017068                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              375863500                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            431614234                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2106221                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          3220215                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           158270795                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1386446310                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            431593825                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          9081933                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1371910557                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1472141                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             12275040                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               8812354                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             16382081                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       297801                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        20708994                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        40038                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        13822                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4839099                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     26443345                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      4986715                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         13822                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       749478                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       8183858                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                583190490                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1360021922                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.895031                       # average fanout of values written-back
system.cpu0.iew.wb_producers                521973444                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.525846                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1360132880                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1683039609                       # number of integer regfile reads
system.cpu0.int_regfile_writes              877244781                       # number of integer regfile writes
system.cpu0.ipc                              0.509037                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.509037                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4205638      0.30%      0.30% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            771007526     55.83%     56.13% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            11833415      0.86%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2100480      0.15%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           436233996     31.59%     88.73% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          155611390     11.27%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              8      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            16      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1380992491                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     48                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                 94                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           46                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                46                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    3281369                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002376                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 705666     21.51%     21.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     21.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     21.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     21.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     21.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     21.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     21.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     21.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     21.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     21.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     21.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     21.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     21.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     21.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     21.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     21.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     21.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     21.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     21.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     21.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     21.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     21.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     21.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     21.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     21.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     21.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     21.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     21.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     21.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     21.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     21.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     21.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     21.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     21.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     21.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     21.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     21.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     21.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     21.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     21.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     21.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     21.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     21.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               2065417     62.94%     84.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               510284     15.55%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1380068174                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        5190642003                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1360021876                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1454254492                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1380136178                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1380992491                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            6310132                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       67794860                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           256268                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           322                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     27673507                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2425119479                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.569453                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.806008                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1421892576     58.63%     58.63% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          701740338     28.94%     87.57% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          247971239     10.23%     97.79% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           39802208      1.64%     99.43% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            7956087      0.33%     99.76% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            3491964      0.14%     99.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1502239      0.06%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             497175      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             265653      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2425119479                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.533954                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         19201580                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1871566                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           431614234                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          158270795                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1900                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2586349126                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     9186871                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              408265851                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            845195587                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              15280427                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               955321813                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              28382763                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                26898                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1717656662                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1398667365                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          907433278                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                964593257                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              43431363                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               8812354                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             87959304                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                62237683                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               40                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1717656622                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        166900                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              5896                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 33595663                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          5893                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3761352520                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2787205733                       # The number of ROB writes
system.cpu0.timesIdled                       29907385                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1867                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            86.861203                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               21924247                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            25240552                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          3064099                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         33570740                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1082629                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1106189                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           23560                       # Number of indirect misses.
system.cpu1.branchPred.lookups               38312519                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        49039                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       2100000                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          2169310                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  28113244                       # Number of branches committed
system.cpu1.commit.bw_lim_events              4061064                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        6300681                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       23637777                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           120034310                       # Number of instructions committed
system.cpu1.commit.committedOps             122134487                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    487082855                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.250747                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.009201                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    437813871     89.88%     89.88% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     24379183      5.01%     94.89% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      8510447      1.75%     96.64% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      7098720      1.46%     98.09% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1986442      0.41%     98.50% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       725920      0.15%     98.65% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      2176086      0.45%     99.10% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       331122      0.07%     99.17% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      4061064      0.83%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    487082855                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1797135                       # Number of function calls committed.
system.cpu1.commit.int_insts                116572132                       # Number of committed integer instructions.
system.cpu1.commit.loads                     30170905                       # Number of loads committed
system.cpu1.commit.membars                    4200117                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4200117      3.44%      3.44% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        76646862     62.76%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       32270905     26.42%     92.62% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       9016459      7.38%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        122134487                       # Class of committed instruction
system.cpu1.commit.refs                      41287376                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  120034310                       # Number of Instructions Simulated
system.cpu1.committedOps                    122134487                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.097493                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.097493                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            389104344                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               972986                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            20519613                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             154133463                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                25707651                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 69246846                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               2170882                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2145132                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              5242069                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   38312519                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 23836030                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    462763431                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               215893                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           47                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     167791700                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                6131342                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.077896                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          25642640                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          23006876                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.341151                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         491471792                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.347611                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.786456                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               385163533     78.37%     78.37% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                65709619     13.37%     91.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                22787575      4.64%     96.38% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                13204356      2.69%     99.06% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 3245542      0.66%     99.72% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1206794      0.25%     99.97% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  153601      0.03%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     557      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     215      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           491471792                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         367919                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2271530                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                31312315                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.275791                       # Inst execution rate
system.cpu1.iew.exec_refs                    46078753                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  11560148                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              316637481                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             36979086                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2451493                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          2302999                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            12678510                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          145728833                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             34518605                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          2092004                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            135645022                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1979576                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              6220568                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               2170882                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             10646718                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       176514                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1107864                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        33143                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2137                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads        15847                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      6808181                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1562039                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2137                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       542566                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1728964                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 78196183                       # num instructions consuming a value
system.cpu1.iew.wb_count                    133725121                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.835111                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 65302508                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.271888                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     133800784                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               172142769                       # number of integer regfile reads
system.cpu1.int_regfile_writes               89856315                       # number of integer regfile writes
system.cpu1.ipc                              0.244052                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.244052                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4200230      3.05%      3.05% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             86896910     63.09%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  47      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   90      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            37090569     26.93%     93.07% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            9549168      6.93%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             137737026                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    3077676                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.022345                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 705186     22.91%     22.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     22.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     22.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     22.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     22.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     22.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     22.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     22.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     22.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     22.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     22.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     22.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     22.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     22.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     22.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     22.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     22.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     22.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     22.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     22.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     22.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     22.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     22.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     22.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     22.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     22.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     22.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     22.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     22.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     22.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     22.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     22.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     22.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     22.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     22.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     22.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     22.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     22.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     22.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     22.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     22.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     22.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     22.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1855221     60.28%     83.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               517267     16.81%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             136614458                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         770263679                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    133725109                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        169324781                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 138375411                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                137737026                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            7353422                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       23594345                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           240185                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       1052741                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     12257770                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    491471792                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.280254                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.776303                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          409027004     83.22%     83.22% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           51030735     10.38%     93.61% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           18944619      3.85%     97.46% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            5878831      1.20%     98.66% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            3978425      0.81%     99.47% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1156682      0.24%     99.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             875177      0.18%     99.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             410164      0.08%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             170155      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      491471792                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.280045                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         15544088                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1588386                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            36979086                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           12678510                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    113                       # number of misc regfile reads
system.cpu1.numCycles                       491839711                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  2103688559                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              341440922                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             81668839                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              14303313                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                29629087                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               4076962                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                43908                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            191745938                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             151166886                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          101879985                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 69160142                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              30075765                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               2170882                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             49037654                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                20211146                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       191745926                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         33105                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               639                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 28621851                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           636                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   628793717                       # The number of ROB reads
system.cpu1.rob.rob_writes                  295942390                       # The number of ROB writes
system.cpu1.timesIdled                           8109                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          9247516                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              1988943                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            12087543                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              40051                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               2141682                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     12022486                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      24008784                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      2356498                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        42570                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     69825445                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      5903576                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    139651039                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        5946146                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1297767643000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            8594667                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3782120                       # Transaction distribution
system.membus.trans_dist::CleanEvict          8204044                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              349                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            268                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3427118                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3427110                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       8594667                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           217                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     36030560                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               36030560                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1011449408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1011449408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              545                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          12022619                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                12022619    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            12022619                       # Request fanout histogram
system.membus.respLayer1.occupancy        62682905814                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.8                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         41524790140                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1297767643000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1297767643000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1297767643000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1297767643000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1297767643000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1297767643000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1297767643000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1297767643000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1297767643000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1297767643000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 14                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    656205571.428571                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   883423403.936142                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            7    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        18500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2189446500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1293174204000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   4593439000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1297767643000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    212755632                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       212755632                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    212755632                       # number of overall hits
system.cpu0.icache.overall_hits::total      212755632                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     36629307                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      36629307                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     36629307                       # number of overall misses
system.cpu0.icache.overall_misses::total     36629307                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 478505697996                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 478505697996                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 478505697996                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 478505697996                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    249384939                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    249384939                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    249384939                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    249384939                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.146879                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.146879                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.146879                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.146879                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13063.465765                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13063.465765                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13063.465765                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13063.465765                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2635                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               55                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    47.909091                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     34575426                       # number of writebacks
system.cpu0.icache.writebacks::total         34575426                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      2053848                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      2053848                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      2053848                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      2053848                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     34575459                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     34575459                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     34575459                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     34575459                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 425105796998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 425105796998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 425105796998                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 425105796998                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.138643                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.138643                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.138643                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.138643                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12295.015288                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12295.015288                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12295.015288                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12295.015288                       # average overall mshr miss latency
system.cpu0.icache.replacements              34575426                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    212755632                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      212755632                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     36629307                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     36629307                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 478505697996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 478505697996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    249384939                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    249384939                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.146879                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.146879                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13063.465765                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13063.465765                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      2053848                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      2053848                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     34575459                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     34575459                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 425105796998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 425105796998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.138643                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.138643                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12295.015288                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12295.015288                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1297767643000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999962                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          247330826                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         34575426                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.153370                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999962                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        533345336                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       533345336                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1297767643000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    498012414                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       498012414                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    498012414                       # number of overall hits
system.cpu0.dcache.overall_hits::total      498012414                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     58227395                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      58227395                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     58227395                       # number of overall misses
system.cpu0.dcache.overall_misses::total     58227395                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1992802985266                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1992802985266                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1992802985266                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1992802985266                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    556239809                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    556239809                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    556239809                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    556239809                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.104680                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.104680                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.104680                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.104680                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 34224.491500                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 34224.491500                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 34224.491500                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 34224.491500                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     22104445                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       534555                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           329118                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           5337                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    67.162674                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   100.160202                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     32579539                       # number of writebacks
system.cpu0.dcache.writebacks::total         32579539                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     26558694                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     26558694                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     26558694                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     26558694                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     31668701                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     31668701                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     31668701                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     31668701                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 650873690381                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 650873690381                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 650873690381                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 650873690381                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.056934                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.056934                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.056934                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.056934                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 20552.585671                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 20552.585671                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 20552.585671                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 20552.585671                       # average overall mshr miss latency
system.cpu0.dcache.replacements              32579539                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    363272216                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      363272216                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     41787695                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     41787695                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1128475417000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1128475417000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    405059911                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    405059911                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.103164                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.103164                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 27004.969214                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 27004.969214                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     16150070                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     16150070                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     25637625                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     25637625                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 449807155500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 449807155500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.063293                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.063293                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 17544.805944                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17544.805944                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    134740198                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     134740198                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     16439700                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     16439700                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 864327568266                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 864327568266                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    151179898                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    151179898                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.108743                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.108743                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 52575.629012                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 52575.629012                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     10408624                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     10408624                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      6031076                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      6031076                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 201066534881                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 201066534881                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.039893                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.039893                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 33338.418365                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 33338.418365                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2197                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2197                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1755                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1755                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     10723500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     10723500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3952                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3952                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.444079                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.444079                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  6110.256410                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  6110.256410                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1741                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1741                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           14                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           14                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       698000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       698000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.003543                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.003543                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 49857.142857                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 49857.142857                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3743                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3743                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          144                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          144                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       730000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       730000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3887                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3887                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.037047                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.037047                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  5069.444444                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5069.444444                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          144                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          144                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       586000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       586000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.037047                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.037047                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  4069.444444                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4069.444444                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1188585                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1188585                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       911709                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       911709                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  92421317000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  92421317000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      2100294                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      2100294                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.434086                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.434086                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 101371.508892                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 101371.508892                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            2                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            2                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       911707                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       911707                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  91509603000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  91509603000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.434085                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.434085                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 100371.723591                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 100371.723591                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1297767643000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999384                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          531786755                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         32580171                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.322405                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999384                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999981                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999981                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1149276087                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1149276087                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1297767643000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            34493655                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            29207133                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                7301                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              364006                       # number of demand (read+write) hits
system.l2.demand_hits::total                 64072095                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           34493655                       # number of overall hits
system.l2.overall_hits::.cpu0.data           29207133                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               7301                       # number of overall hits
system.l2.overall_hits::.cpu1.data             364006                       # number of overall hits
system.l2.overall_hits::total                64072095                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             81800                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           3371696                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2688                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2294065                       # number of demand (read+write) misses
system.l2.demand_misses::total                5750249                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            81800                       # number of overall misses
system.l2.overall_misses::.cpu0.data          3371696                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2688                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2294065                       # number of overall misses
system.l2.overall_misses::total               5750249                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   7028155999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 370565326321                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    240575500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 254585343973                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     632419401793                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   7028155999                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 370565326321                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    240575500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 254585343973                       # number of overall miss cycles
system.l2.overall_miss_latency::total    632419401793                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        34575455                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        32578829                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            9989                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2658071                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             69822344                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       34575455                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       32578829                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           9989                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2658071                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            69822344                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002366                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.103493                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.269096                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.863056                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.082355                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002366                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.103493                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.269096                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.863056                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.082355                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 85918.777494                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 109904.726381                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 89499.813988                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 110975.645404                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 109981.220256                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 85918.777494                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 109904.726381                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 89499.813988                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 110975.645404                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 109981.220256                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             229109                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      7190                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      31.864951                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   6123050                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3782120                       # number of writebacks
system.l2.writebacks::total                   3782120                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             11                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         135112                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          11746                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              146873                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            11                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        135112                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         11746                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             146873                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        81789                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      3236584                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2684                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      2282319                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5603376                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        81789                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      3236584                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2684                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      2282319                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      6481917                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         12085293                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   6209514000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 328545783693                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    213599000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 230877585518                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 565846482211                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   6209514000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 328545783693                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    213599000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 230877585518                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 630676524787                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1196523006998                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002366                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.099346                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.268696                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.858637                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.080252                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002366                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.099346                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.268696                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.858637                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.173086                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 75921.138539                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 101510.043828                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 79582.339791                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 101159.209347                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 100983.136276                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 75921.138539                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 101510.043828                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 79582.339791                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 101159.209347                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 97297.840251                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 99006.536871                       # average overall mshr miss latency
system.l2.replacements                       17824971                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      8994202                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8994202                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      8994202                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8994202                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     60572175                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         60572175                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     60572175                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     60572175                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      6481917                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        6481917                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 630676524787                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 630676524787                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 97297.840251                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 97297.840251                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    6                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            31                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            22                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 53                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       209000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        61000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       270000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           32                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           27                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               59                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.968750                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.814815                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.898305                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  6741.935484                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  2772.727273                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  5094.339623                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           31                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           22                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            53                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       616500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       439500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1056000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.968750                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.814815                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.898305                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19887.096774                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19977.272727                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19924.528302                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           20                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               25                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           21                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             27                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.833333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.952381                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.925926                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           20                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           25                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       100000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       398000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       498000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.833333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.952381                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.925926                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        19900                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        19920                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          4905343                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           131520                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               5036863                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        2055751                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1460791                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3516542                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 225733093940                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 162968495748                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  388701589688                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      6961094                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1592311                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           8553405                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.295320                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.917403                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.411128                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 109805.659314                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 111561.815310                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 110535.176229                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        80961                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         9850                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            90811                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1974790                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1450941                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        3425731                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 199372083562                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 147689251272                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 347061334834                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.283690                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.911217                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.400511                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 100958.625252                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 101788.598759                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 101310.153901                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      34493655                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          7301                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           34500956                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        81800                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2688                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            84488                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   7028155999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    240575500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   7268731499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     34575455                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         9989                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       34585444                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002366                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.269096                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002443                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 85918.777494                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 89499.813988                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86032.708775                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           11                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst            4                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            15                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        81789                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2684                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        84473                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   6209514000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    213599000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   6423113000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002366                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.268696                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002442                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 75921.138539                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 79582.339791                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76037.467593                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     24301790                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       232486                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          24534276                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1315945                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       833274                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2149219                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 144832232381                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  91616848225                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 236449080606                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     25617735                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1065760                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      26683495                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.051369                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.781859                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.080545                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 110059.487578                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 109948.046171                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 110016.280614                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        54151                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         1896                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        56047                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1261794                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       831378                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2093172                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 129173700131                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  83188334246                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 212362034377                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.049255                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.780080                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.078444                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 102373.049904                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 100060.783718                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 101454.650825                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           49                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           20                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                69                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          226                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           48                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             274                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      2773974                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       396997                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      3170971                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          275                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           68                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           343                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.821818                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.705882                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.798834                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 12274.221239                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  8270.770833                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 11572.886861                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           44                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           13                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           57                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          182                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           35                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          217                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      3648988                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       699998                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      4348986                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.661818                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.514706                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.632653                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20049.384615                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19999.942857                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20041.410138                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1297767643000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1297767643000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999930                       # Cycle average of tags in use
system.l2.tags.total_refs                   145611141                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  17825097                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.168884                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      33.893795                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.122838                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       11.239444                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.036670                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.533301                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    13.173881                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.529591                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.048794                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.175616                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000573                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.039583                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.205842                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            19                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            45                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           17                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.296875                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.703125                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1132938361                       # Number of tag accesses
system.l2.tags.data_accesses               1132938361                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1297767643000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       5234432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     207224960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        171776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     146078720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    410683840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          769393728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      5234432                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       171776                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5406208                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    242055680                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       242055680                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          81788                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        3237890                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2684                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        2282480                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      6416935                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            12021777                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3782120                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3782120                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4033412                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        159678014                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           132363                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        112561537                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    316454060                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             592859386                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4033412                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       132363                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4165775                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      186516963                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            186516963                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      186516963                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4033412                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       159678014                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          132363                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       112561537                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    316454060                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            779376349                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3724121.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     81786.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   3169190.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2684.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   2267650.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   6416532.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005833350750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       228885                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       228885                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            21526787                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3505210                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    12021777                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3782120                       # Number of write requests accepted
system.mem_ctrls.readBursts                  12021777                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3782120                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  83935                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 57999                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            615842                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            620551                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            710413                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           2486627                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            632774                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            659636                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            615450                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            608907                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            650508                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            614805                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           624813                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           613970                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           637759                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           611121                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           610920                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           623746                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            232909                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            231867                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            228131                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            229341                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            232036                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            232758                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            231128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            229096                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            244603                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            231581                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           234351                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           232895                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           234007                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           233169                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           232567                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           233651                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       7.47                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.10                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 536624948637                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                59689210000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            760459486137                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     44951.59                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                63701.59                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         1                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  8108236                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1717293                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 67.92                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                46.11                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              12021777                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3782120                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2975593                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1915586                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  926548                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  845516                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  687195                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  566777                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  504121                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  471264                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  429751                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  396439                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 418566                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 702483                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 366750                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 245851                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 198231                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 148736                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  95919                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  39447                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   2610                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    459                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  20685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  22729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  80671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 182046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 212189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 224819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 225399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 224427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 225239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 227383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 229238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 233513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 231292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 232520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 229162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 224327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 223647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 224528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  19341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  15861                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  13664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  12088                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  11087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  10095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  10277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  11486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  12617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  12389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  11583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  11253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  10850                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  10743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  10359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  10112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   9188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   8740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   8437                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   8270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   8377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   8096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   3794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1032                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      2                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5836394                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    171.743416                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    99.570691                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   263.036958                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      4117375     70.55%     70.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       949212     16.26%     86.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        90937      1.56%     88.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        62817      1.08%     89.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        65481      1.12%     90.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        65984      1.13%     91.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        58969      1.01%     92.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        57279      0.98%     93.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       368340      6.31%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5836394                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       228885                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      52.156039                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     28.320556                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    488.838561                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095       228880    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::90112-94207            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::94208-98303            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::126976-131071            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        228885                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       228885                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.270573                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.252598                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.803536                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           201913     88.22%     88.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2932      1.28%     89.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            16645      7.27%     96.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             5083      2.22%     98.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1535      0.67%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              496      0.22%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              184      0.08%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               69      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               15      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        228885                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              764021888                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 5371840                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               238341760                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               769393728                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            242055680                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       588.72                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       183.66                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    592.86                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    186.52                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.03                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.60                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.43                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1297767548000                       # Total gap between requests
system.mem_ctrls.avgGap                      82116.93                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      5234304                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    202828160                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       171776                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    145129600                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    410658048                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    238341760                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4033313.689267254900                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 156290042.438667893410                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 132362.677499734826                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 111830188.387583330274                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 316434186.208170056343                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 183655187.649026632309                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        81788                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      3237890                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2684                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      2282480                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      6416935                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3782120                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2823048453                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 194661276357                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    101281817                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 136348630750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 426525248760                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 31299920133261                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     34516.66                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     60119.79                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     37735.40                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     59737.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     66468.69                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8275760.72                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    62.73                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          20248982880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          10762574460                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         35611763880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9797021280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     102444507360.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     283872513210                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     259292237760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       722029600830                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        556.362770                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 670211201631                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  43335240000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 584221201369                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          21422934540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          11386540770                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         49624428000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         9642728520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     102444507360.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     436779605700                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     130528370400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       761829115290                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        587.030444                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 333277753780                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  43335240000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 921154649220                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                173                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           87                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    12086249804.597702                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   60632207523.459335                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           83     95.40%     95.40% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.15%     96.55% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.15%     97.70% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.15%     98.85% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4.5e+11-5e+11            1      1.15%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        79500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 498801306500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             87                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   246263910000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1051503733000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1297767643000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     23825168                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        23825168                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     23825168                       # number of overall hits
system.cpu1.icache.overall_hits::total       23825168                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        10862                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         10862                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        10862                       # number of overall misses
system.cpu1.icache.overall_misses::total        10862                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    381861998                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    381861998                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    381861998                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    381861998                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     23836030                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     23836030                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     23836030                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     23836030                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000456                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000456                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000456                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000456                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 35155.772233                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 35155.772233                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 35155.772233                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 35155.772233                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          213                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           71                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         9957                       # number of writebacks
system.cpu1.icache.writebacks::total             9957                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          873                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          873                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          873                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          873                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         9989                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         9989                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         9989                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         9989                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    337452999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    337452999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    337452999                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    337452999                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000419                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000419                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000419                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000419                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 33782.460607                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 33782.460607                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 33782.460607                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 33782.460607                       # average overall mshr miss latency
system.cpu1.icache.replacements                  9957                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     23825168                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       23825168                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        10862                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        10862                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    381861998                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    381861998                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     23836030                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     23836030                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000456                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000456                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 35155.772233                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 35155.772233                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          873                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          873                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         9989                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         9989                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    337452999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    337452999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000419                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000419                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 33782.460607                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 33782.460607                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1297767643000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.991479                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           23647520                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             9957                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          2374.964347                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        344200500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.991479                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999734                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999734                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           11                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         47682049                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        47682049                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1297767643000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     31889270                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        31889270                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     31889270                       # number of overall hits
system.cpu1.dcache.overall_hits::total       31889270                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      9848516                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       9848516                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      9848516                       # number of overall misses
system.cpu1.dcache.overall_misses::total      9848516                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 972336403190                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 972336403190                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 972336403190                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 972336403190                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     41737786                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     41737786                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     41737786                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     41737786                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.235962                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.235962                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.235962                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.235962                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 98729.230190                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 98729.230190                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 98729.230190                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 98729.230190                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     13614772                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       365706                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           182497                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           4549                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    74.602717                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    80.392614                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2658042                       # number of writebacks
system.cpu1.dcache.writebacks::total          2658042                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      7962637                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      7962637                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      7962637                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      7962637                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1885879                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1885879                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1885879                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1885879                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 187825712463                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 187825712463                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 187825712463                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 187825712463                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.045184                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.045184                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.045184                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.045184                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 99595.844942                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 99595.844942                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 99595.844942                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 99595.844942                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2658042                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     27067236                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       27067236                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5654530                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5654530                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 452491617000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 452491617000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     32721766                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     32721766                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.172806                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.172806                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 80022.851943                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 80022.851943                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      4588390                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4588390                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1066140                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1066140                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  96439281500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  96439281500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.032582                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.032582                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 90456.489298                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 90456.489298                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      4822034                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4822034                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      4193986                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      4193986                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 519844786190                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 519844786190                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      9016020                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      9016020                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.465170                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.465170                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 123950.052811                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 123950.052811                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      3374247                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      3374247                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       819739                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       819739                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  91386430963                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  91386430963                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.090920                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.090920                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 111482.351045                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 111482.351045                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          311                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          311                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          176                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          176                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6853500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6853500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          487                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          487                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.361396                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.361396                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 38940.340909                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 38940.340909                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          127                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          127                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           49                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           49                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3248000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3248000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.100616                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.100616                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 66285.714286                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 66285.714286                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          319                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          319                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          129                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          129                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1082000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1082000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          448                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          448                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.287946                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.287946                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  8387.596899                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8387.596899                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          128                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          128                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       956000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       956000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.285714                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.285714                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7468.750000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7468.750000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        67000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        67000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        65000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        65000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1326858                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1326858                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       773142                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       773142                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  76854020500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  76854020500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      2100000                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      2100000                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.368163                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.368163                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 99404.793039                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 99404.793039                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       773142                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       773142                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  76080878500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  76080878500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.368163                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.368163                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 98404.793039                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 98404.793039                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1297767643000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.512679                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           35872858                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2658912                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            13.491555                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        344212000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.512679                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.922271                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.922271                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         90336383                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        90336383                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1297767643000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          61270041                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     12776322                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     60828761                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        14042851                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         12005394                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             353                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           270                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            623                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          8554205                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         8554205                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      34585448                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     26684594                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          343                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          343                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    103726339                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     97739246                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        29935                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      7975430                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             209470950                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   4425656320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   4170135488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1276544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    340231232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             8937299584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        29832807                       # Total snoops (count)
system.tol2bus.snoopTraffic                 242177600                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         99657397                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.083753                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.278555                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               91353399     91.67%     91.67% # Request fanout histogram
system.tol2bus.snoop_fanout::1                8261423      8.29%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  42571      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      4      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           99657397                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       139649848260                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       48873650108                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       51906025651                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        3989482479                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          14992482                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3286720676000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  68953                       # Simulator instruction rate (inst/s)
host_mem_usage                                 703952                       # Number of bytes of host memory used
host_op_rate                                    69059                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 39566.79                       # Real time elapsed on the host
host_tick_rate                               50268249                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2728252670                       # Number of instructions simulated
sim_ops                                    2732458868                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.988953                       # Number of seconds simulated
sim_ticks                                1988953033000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            98.611027                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              335660196                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           340388095                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         28980032                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        457547323                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             27167                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups         114440                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           87273                       # Number of indirect misses.
system.cpu0.branchPred.lookups              476886215                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         2053                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          1278                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         28977207                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 198880229                       # Number of branches committed
system.cpu0.commit.bw_lim_events             44828631                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls           4601                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      725171586                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           842736002                       # Number of instructions committed
system.cpu0.commit.committedOps             842737026                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   3761832677                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.224023                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.118568                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   3527296545     93.77%     93.77% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     74095338      1.97%     95.74% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     63381440      1.68%     97.42% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     14387254      0.38%     97.80% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      4718687      0.13%     97.93% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      4703689      0.13%     98.05% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1252846      0.03%     98.09% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7     27168247      0.72%     98.81% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     44828631      1.19%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   3761832677                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                       315                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               15489                       # Number of function calls committed.
system.cpu0.commit.int_insts                829101238                       # Number of committed integer instructions.
system.cpu0.commit.loads                    230586295                       # Number of loads committed
system.cpu0.commit.membars                       1556                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass         1607      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       602837530     71.53%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           1199      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             366      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp            34      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           103      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc           51      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      230587517     27.36%     98.90% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       9308492      1.10%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           56      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           38      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        842737026                       # Class of committed instruction
system.cpu0.commit.refs                     239896103                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  842736002                       # Number of Instructions Simulated
system.cpu0.committedOps                    842737026                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              4.601885                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        4.601885                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           2813513235                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                 2941                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           276124193                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1718450394                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               259302710                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                715339860                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              28978565                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                 6123                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             58756363                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  476886215                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                367062282                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   3469248381                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              9387439                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles            9                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    2049542446                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles               57962780                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.122967                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         377660952                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         335687363                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.528481                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        3875890733                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.528793                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.891513                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              2543476492     65.62%     65.62% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               833435291     21.50%     87.13% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               364875872      9.41%     96.54% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                75466977      1.95%     98.49% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                45862512      1.18%     99.67% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  139351      0.00%     99.67% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                12631570      0.33%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     525      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    2143      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          3875890733                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                      308                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                     211                       # number of floating regfile writes
system.cpu0.idleCycles                        2283373                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            31643099                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               272117461                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.395773                       # Inst execution rate
system.cpu0.iew.exec_refs                   657872831                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  10556775                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              971930179                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            423482577                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts              3322                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts         22146728                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            19160624                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1559947961                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            647316056                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         28152095                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1534876843                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               6124094                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents           1133915994                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              28978565                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles           1144697890                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked     35025914                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          160447                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         3005                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          990                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           44                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads    192896282                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      9850816                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           990                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect     12554296                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      19088803                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                966858748                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1174104621                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.739042                       # average fanout of values written-back
system.cpu0.iew.wb_producers                714548747                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.302747                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1180747489                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1921407470                       # number of integer regfile reads
system.cpu0.int_regfile_writes              898083323                       # number of integer regfile writes
system.cpu0.ipc                              0.217302                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.217302                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass             2060      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            887635168     56.79%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               10902      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  393      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                 34      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                105      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 18      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                51      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           663723804     42.46%     99.25% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           11656291      0.75%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             57      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            38      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1563028937                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                    319                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                638                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses          317                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               329                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                   65891261                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.042156                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                4861973      7.38%      7.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      7.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      2      0.00%      7.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%      7.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      7.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%      7.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%      7.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      7.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%      7.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%      7.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%      7.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%      7.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%      7.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%      7.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%      7.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%      7.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%      7.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%      7.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%      7.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%      7.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%      7.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%      7.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%      7.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%      7.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%      7.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%      7.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%      7.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%      7.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%      7.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%      7.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%      7.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%      7.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%      7.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%      7.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%      7.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%      7.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%      7.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%      7.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%      7.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%      7.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%      7.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%      7.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%      7.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%      7.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%      7.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%      7.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              61026870     92.62%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 2416      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1628917819                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        7081684598                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1174104304                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2277159496                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1559942921                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1563028937                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded               5040                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      717210938                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued         13845367                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           439                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    528693976                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   3875890733                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.403270                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.035860                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         3113002277     80.32%     80.32% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          390228597     10.07%     90.39% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          178371602      4.60%     94.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           58472166      1.51%     96.50% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           75374949      1.94%     98.44% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           37398206      0.96%     99.41% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6           13207161      0.34%     99.75% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            5779354      0.15%     99.90% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8            4056421      0.10%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     3875890733                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.403032                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         37483992                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         8771006                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           423482577                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           19160624                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    776                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   221                       # number of misc regfile writes
system.cpu0.numCycles                      3878174106                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    99731962                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles             2239070820                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            634556064                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              71149765                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               298154239                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             531545668                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              6745770                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           2221816352                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1647114122                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1247713685                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                719180566                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               9254322                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              28978565                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            590369074                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               613157629                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups              314                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      2221816038                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        137469                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              2073                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                293069984                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          2055                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  5284907250                       # The number of ROB reads
system.cpu0.rob.rob_writes                 3250063824                       # The number of ROB writes
system.cpu0.timesIdled                          24154                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  453                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.918740                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits              157479243                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups           157607315                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect         16046169                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        209821796                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             28591                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          71085                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           42494                       # Number of indirect misses.
system.cpu1.branchPred.lookups              229350233                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          484                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                           829                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts         16045324                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                 108383257                       # Number of branches committed
system.cpu1.commit.bw_lim_events             31662538                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls           4691                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      330311161                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           448934505                       # Number of instructions committed
system.cpu1.commit.committedOps             448935909                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   1457829946                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.307948                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.318493                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   1333425727     91.47%     91.47% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     43454188      2.98%     94.45% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     28087072      1.93%     96.37% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      9231036      0.63%     97.01% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2350790      0.16%     97.17% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      3908285      0.27%     97.44% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       602590      0.04%     97.48% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      5107720      0.35%     97.83% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     31662538      2.17%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   1457829946                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls                7498                       # Number of function calls committed.
system.cpu1.commit.int_insts                435301886                       # Number of committed integer instructions.
system.cpu1.commit.loads                    109599474                       # Number of loads committed
system.cpu1.commit.membars                       2040                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass         2040      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       331594150     73.86%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            144      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             288      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead      109600303     24.41%     98.28% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       7738984      1.72%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        448935909                       # Class of committed instruction
system.cpu1.commit.refs                     117339287                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  448934505                       # Number of Instructions Simulated
system.cpu1.committedOps                    448935909                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.368174                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.368174                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            937060040                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                  909                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved           132797692                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             858147289                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles               146999863                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                388623183                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles              16048551                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 1723                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles             22881541                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  229350233                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                178301185                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   1312319706                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              6148559                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     993736105                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles               32098792                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.151678                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles         183244076                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches         157507834                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.657194                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        1511613178                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.657405                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.996116                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               898237918     59.42%     59.42% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               361470147     23.91%     83.34% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2               164543001     10.89%     94.22% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                66173316      4.38%     98.60% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                11158859      0.74%     99.34% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  150891      0.01%     99.35% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 9878081      0.65%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     164      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     801      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          1511613178                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         476338                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts            17737381                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches               146628703                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.446112                       # Inst execution rate
system.cpu1.iew.exec_refs                   196837383                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   8779905                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              447101772                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            194923723                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts              3131                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts         15515428                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            13697953                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          775959542                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            188057478                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts         16600006                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            674561369                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               2672899                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            237301797                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles              16048551                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            242228936                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked      4327576                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           88921                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         5260                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2879                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     85324249                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      5958140                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2879                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      7914102                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       9823279                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                468530334                       # num instructions consuming a value
system.cpu1.iew.wb_count                    621924446                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.778177                       # average fanout of values written-back
system.cpu1.iew.wb_producers                364599515                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.411301                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     626285992                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               879214156                       # number of integer regfile reads
system.cpu1.int_regfile_writes              470887768                       # number of integer regfile writes
system.cpu1.ipc                              0.296897                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.296897                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass             2420      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            484330093     70.07%     70.08% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                4888      0.00%     70.08% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  288      0.00%     70.08% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     70.08% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     70.08% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     70.08% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     70.08% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     70.08% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     70.08% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     70.08% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     70.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     70.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     70.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     70.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     70.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     70.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     70.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     70.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     70.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     70.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     70.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     70.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     70.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     70.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     70.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     70.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     70.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     70.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     70.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     70.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     70.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     70.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     70.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     70.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     70.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     70.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     70.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     70.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     70.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     70.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     70.08% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           197866987     28.63%     98.70% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            8956699      1.30%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             691161375                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    8739065                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.012644                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                2504292     28.66%     28.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     28.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     28.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     28.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     28.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     28.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     28.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     28.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     28.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     28.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     28.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     28.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     28.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     28.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     28.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     28.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     28.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     28.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     28.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     28.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     28.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     28.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     28.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     28.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     28.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     28.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     28.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     28.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     28.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     28.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     28.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     28.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     28.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     28.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     28.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     28.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     28.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     28.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     28.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     28.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     28.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     28.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     28.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     28.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     28.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               6234399     71.34%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  374      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             699898020                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        2905257096                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    621924446                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes       1102986029                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 775954092                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                691161375                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded               5450                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      327023633                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          2582103                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           759                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    205052834                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   1511613178                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.457234                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.021722                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0         1139350947     75.37%     75.37% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          196028434     12.97%     88.34% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2          109796968      7.26%     95.60% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           26545376      1.76%     97.36% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           21102418      1.40%     98.76% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            8537457      0.56%     99.32% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            5409279      0.36%     99.68% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7            2388146      0.16%     99.84% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8            2454153      0.16%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     1511613178                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.457090                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         20326903                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         6856267                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           194923723                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           13697953                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    380                       # number of misc regfile reads
system.cpu1.numCycles                      1512089516                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  2465696534                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              742205766                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            332816963                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              28489752                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               163965624                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents             165570813                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents              2769343                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups           1105405203                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             824251264                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          620905558                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                387780366                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               9267578                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles              16048551                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles            201499031                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               288088595                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups      1105405203                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles        113840                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              3070                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 90882499                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          3064                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  2205413308                       # The number of ROB reads
system.cpu1.rob.rob_writes                 1612341651                       # The number of ROB writes
system.cpu1.timesIdled                           4816                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         60392896                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              8273320                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            71664481                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull               7274                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              10847973                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests    108402906                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     216723036                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1240029                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        77995                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     68070903                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     60523423                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    136129144                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       60601418                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1988953033000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp          107968583                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5024981                       # Transaction distribution
system.membus.trans_dist::WritebackClean            3                       # Transaction distribution
system.membus.trans_dist::CleanEvict        103295657                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             2150                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            879                       # Transaction distribution
system.membus.trans_dist::ReadExReq            430783                       # Transaction distribution
system.membus.trans_dist::ReadExResp           430781                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq     107968583                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    325122400                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              325122400                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   7259158272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              7259158272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             2115                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples         108402395                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0               108402395    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total           108402395                       # Request fanout histogram
system.membus.respLayer1.occupancy       571204226654                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             28.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        259796267760                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              13.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1988953033000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1988953033000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1988953033000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1988953033000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1988953033000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1988953033000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1988953033000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1988953033000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1988953033000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1988953033000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 72                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           36                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    1385166638.888889                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1562737760.129751                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           36    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        22500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   3141933500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             36                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1939087034000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED  49865999000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1988953033000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    367038473                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       367038473                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    367038473                       # number of overall hits
system.cpu0.icache.overall_hits::total      367038473                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        23809                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         23809                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        23809                       # number of overall misses
system.cpu0.icache.overall_misses::total        23809                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   1813958500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1813958500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   1813958500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1813958500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    367062282                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    367062282                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    367062282                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    367062282                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000065                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000065                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000065                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000065                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 76187.933135                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 76187.933135                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 76187.933135                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 76187.933135                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1476                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               35                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    42.171429                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        21463                       # number of writebacks
system.cpu0.icache.writebacks::total            21463                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         2346                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         2346                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         2346                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         2346                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        21463                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        21463                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        21463                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        21463                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   1645223500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1645223500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   1645223500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1645223500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000058                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000058                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000058                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000058                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 76653.939337                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 76653.939337                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 76653.939337                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 76653.939337                       # average overall mshr miss latency
system.cpu0.icache.replacements                 21463                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    367038473                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      367038473                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        23809                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        23809                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   1813958500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1813958500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    367062282                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    367062282                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000065                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000065                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 76187.933135                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 76187.933135                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         2346                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         2346                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        21463                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        21463                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   1645223500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1645223500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000058                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000058                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 76653.939337                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 76653.939337                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1988953033000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          367060200                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            21495                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         17076.538730                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        734146027                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       734146027                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1988953033000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    223803510                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       223803510                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    223803510                       # number of overall hits
system.cpu0.dcache.overall_hits::total      223803510                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data    105773759                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total     105773759                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data    105773759                       # number of overall misses
system.cpu0.dcache.overall_misses::total    105773759                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 9288039954280                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 9288039954280                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 9288039954280                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 9288039954280                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    329577269                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    329577269                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    329577269                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    329577269                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.320938                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.320938                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.320938                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.320938                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 87810.436559                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 87810.436559                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 87810.436559                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 87810.436559                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs   1973724431                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      2087806                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs         35944919                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          25436                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    54.909692                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    82.080752                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     53535548                       # number of writebacks
system.cpu0.dcache.writebacks::total         53535548                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     52235456                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     52235456                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     52235456                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     52235456                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     53538303                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     53538303                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     53538303                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     53538303                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 5497873777050                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 5497873777050                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 5497873777050                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 5497873777050                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.162445                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.162445                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.162445                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.162445                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 102690.475211                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 102690.475211                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 102690.475211                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 102690.475211                       # average overall mshr miss latency
system.cpu0.dcache.replacements              53535546                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    217796177                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      217796177                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data    102473825                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total    102473825                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 9030550851000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 9030550851000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    320270002                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    320270002                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.319961                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.319961                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 88125.439360                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 88125.439360                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     49172233                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     49172233                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     53301592                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     53301592                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 5474947856000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 5474947856000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.166427                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.166427                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 102716.403968                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 102716.403968                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      6007333                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6007333                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      3299934                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      3299934                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 257489103280                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 257489103280                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      9307267                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      9307267                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.354555                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.354555                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 78028.561565                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 78028.561565                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      3063223                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      3063223                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       236711                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       236711                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  22925921050                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  22925921050                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.025433                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.025433                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 96851.946255                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 96851.946255                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1232                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1232                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          228                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          228                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      8526500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      8526500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1460                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1460                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.156164                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.156164                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 37396.929825                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 37396.929825                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          199                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          199                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           29                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           29                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       332500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       332500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.019863                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.019863                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 11465.517241                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11465.517241                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data          834                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          834                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          421                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          421                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      2062000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      2062000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1255                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1255                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.335458                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.335458                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4897.862233                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4897.862233                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          421                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          421                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      1641000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      1641000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.335458                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.335458                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3897.862233                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3897.862233                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         1058                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           1058                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          220                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          220                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data       994500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total       994500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         1278                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         1278                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.172144                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.172144                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data  4520.454545                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total  4520.454545                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data           10                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total           10                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          210                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          210                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data       774500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total       774500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.164319                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.164319                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data  3688.095238                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total  3688.095238                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1988953033000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999543                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          277348963                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         53536887                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             5.180521                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999543                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999986                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999986                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        712699379                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       712699379                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1988953033000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                1814                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             4370657                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 479                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1339042                       # number of demand (read+write) hits
system.l2.demand_hits::total                  5711992                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               1814                       # number of overall hits
system.l2.overall_hits::.cpu0.data            4370657                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                479                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1339042                       # number of overall hits
system.l2.overall_hits::total                 5711992                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             19649                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          49137864                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              4570                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data          13100193                       # number of demand (read+write) misses
system.l2.demand_misses::total               62262276                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            19649                       # number of overall misses
system.l2.overall_misses::.cpu0.data         49137864                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             4570                       # number of overall misses
system.l2.overall_misses::.cpu1.data         13100193                       # number of overall misses
system.l2.overall_misses::total              62262276                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   1590878999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 5345272391740                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    391762998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 1421319400516                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     6768574434253                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   1590878999                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 5345272391740                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    391762998                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 1421319400516                       # number of overall miss cycles
system.l2.overall_miss_latency::total    6768574434253                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           21463                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        53508521                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            5049                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        14439235                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             67974268                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          21463                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       53508521                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           5049                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       14439235                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            67974268                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.915482                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.918318                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.905130                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.907264                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.915968                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.915482                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.918318                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.905130                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.907264                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.915968                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 80964.883658                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 108781.130408                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 85724.944858                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 108496.065708                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 108710.681156                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 80964.883658                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 108781.130408                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 85724.944858                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 108496.065708                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 108710.681156                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            6235028                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                    224407                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      27.784463                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  45299491                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5024978                       # number of writebacks
system.l2.writebacks::total                   5024978                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             46                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         213642                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             26                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         223905                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              437619                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            46                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        213642                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            26                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        223905                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             437619                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        19603                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     48924222                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         4544                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data     12876288                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          61824657                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        19603                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     48924222                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         4544                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data     12876288                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     46781174                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total        108605831                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   1392973999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 4842474879280                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    344720504                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 1277031892030                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 6121244465813                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   1392973999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 4842474879280                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    344720504                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 1277031892030                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 4894618084451                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 11015862550264                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.913339                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.914326                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.899980                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.891757                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.909530                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.913339                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.914326                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.899980                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.891757                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.597749                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71059.225578                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 98979.088094                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 75862.786972                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 99177.021517                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 99009.760229                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71059.225578                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 98979.088094                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 75862.786972                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 99177.021517                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 104627.944661                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 101429.752425                       # average overall mshr miss latency
system.l2.replacements                      168711436                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5292844                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5292844                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            3                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              3                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      5292847                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5292847                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000001                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000001                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            3                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            3                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000001                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000001                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks     61531160                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         61531160                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            3                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              3                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     61531163                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     61531163                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            3                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            3                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     46781174                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       46781174                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 4894618084451                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 4894618084451                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 104627.944661                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 104627.944661                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data             239                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  245                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           641                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           184                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                825                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      4694500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      1127000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      5821500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          880                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          190                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1070                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.728409                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.968421                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.771028                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  7323.712949                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data         6125                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  7056.363636                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            7                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            5                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total              12                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          634                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          179                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           813                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     12977500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      3955000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     16932500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.720455                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.942105                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.759813                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20469.242902                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 22094.972067                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20827.183272                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           12                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           81                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               93                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data        62000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        62000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           12                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           83                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             95                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.975904                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.978947                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  5166.666667                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total   666.666667                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           11                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           81                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           92                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       272500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      1602000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1874500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.916667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.975904                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.968421                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 24772.727273                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19777.777778                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        20375                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            16552                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             2846                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 19398                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         218777                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         213030                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              431807                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  22215950500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  21789993000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   44005943500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       235329                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       215876                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            451205                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.929664                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.986817                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.957008                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 101546.097167                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 102286.030137                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 101911.139699                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data          502                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data          526                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total             1028                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       218275                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       212504                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         430779                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  20013395500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  19643225000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  39656620500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.927531                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.984380                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.954730                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 91688.903906                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 92436.965892                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 92057.924133                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          1814                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           479                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               2293                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        19649                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         4570                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            24219                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   1590878999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    391762998                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1982641997                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        21463                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         5049                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          26512                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.915482                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.905130                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.913511                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 80964.883658                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 85724.944858                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81863.082580                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           46                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           26                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            72                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        19603                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         4544                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        24147                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   1392973999                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    344720504                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1737694503                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.913339                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.899980                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.910795                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71059.225578                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 75862.786972                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71963.163250                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      4354105                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      1336196                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           5690301                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     48919087                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data     12887163                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        61806250                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 5323056441240                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 1399529407516                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 6722585848756                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     53273192                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     14223359                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      67496551                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.918268                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.906056                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.915695                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 108813.487080                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 108598.720100                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 108768.706219                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       213140                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       223379                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       436519                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     48705947                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data     12663784                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     61369731                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 4822461483780                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 1257388667030                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 6079850150810                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.914267                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.890351                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.909228                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 99011.758950                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 99290.122686                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 99069.199942                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 1                       # number of InvalidateReq hits
system.l2.InvalidateReq_accesses::.cpu0.data            1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total             1                       # number of InvalidateReq accesses(hits+misses)
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1988953033000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1988953033000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    64.000000                       # Cycle average of tags in use
system.l2.tags.total_refs                   180984965                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 168711501                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.072748                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      25.535541                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.007504                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       14.965507                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.003239                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        4.282398                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    19.205811                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.398993                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000117                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.233836                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000051                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.066912                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.300091                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            63                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.015625                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1247107813                       # Number of tag accesses
system.l2.tags.data_accesses               1247107813                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1988953033000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       1254592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    3131191936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        290816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     824120384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   2980701568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         6937559296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      1254592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       290816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1545408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    321598784                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       321598784                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          19603                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       48924874                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           4544                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data       12876881                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     46573462                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total           108399364                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5024981                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5024981                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst           630780                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1574291541                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           146216                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        414348841                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   1498628433                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3488045811                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst       630780                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       146216                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           776996                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      161692498                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            161692498                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      161692498                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst          630780                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1574291541                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          146216                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       414348841                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   1498628433                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3649738309                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5017734.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     19603.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  48869271.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      4544.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples  12855422.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  46563271.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.049089531750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       308744                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       308744                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           158166021                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4724081                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                   108399364                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5024984                       # Number of write requests accepted
system.mem_ctrls.readBursts                 108399364                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5024984                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  87253                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  7250                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           6690047                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           6581645                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           6384151                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           6509884                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           7450939                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           7505209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           6792682                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           6588255                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           6548073                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           6594001                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          6854810                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          6786221                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          6748529                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          6759835                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          6695226                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          6822604                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            317780                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            306549                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            286417                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            294223                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            320980                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            326765                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            308002                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            311035                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            313365                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            312527                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           327706                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           318843                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           316655                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           315304                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           318953                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           322630                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       5.56                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.93                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 4931043783742                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               541560555000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            6961895864992                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     45526.25                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                64276.25                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 59721869                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2286853                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 55.14                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                45.58                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6             108399364                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5024984                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                13645322                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                15879304                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                13784614                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                10508517                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 6888186                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 5708880                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 4747724                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 4269708                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 4087101                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 4023132                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                4219942                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                7196958                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                4208062                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                2981485                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                2434962                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                1852304                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                1221123                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 588314                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  58167                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   8306                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  21895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  28752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 164194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 241504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 283840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 318510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 325208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 337068                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 331407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 336747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 332073                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 336197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 330476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 328440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 323543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 319004                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 316278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 316264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  16333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   6061                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     51321120                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    141.327961                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    90.831362                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   215.936404                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     38115150     74.27%     74.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      8270435     16.12%     90.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       810699      1.58%     91.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       379485      0.74%     92.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       393621      0.77%     93.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       498070      0.97%     94.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       621375      1.21%     95.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       630590      1.23%     96.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      1601695      3.12%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     51321120                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       308744                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     350.815226                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     73.530782                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  15660.365502                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-65535       308597     99.95%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::65536-131071          102      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-196607           11      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::262144-327679            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1.24518e+06-1.31072e+06            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1.50733e+06-1.57286e+06           30      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        308744                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       308744                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.252086                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.235924                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.759566                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           272680     88.32%     88.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             7797      2.53%     90.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            18352      5.94%     96.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             7174      2.32%     99.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             2102      0.68%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              482      0.16%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              120      0.04%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               31      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        308744                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             6931975104                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 5584192                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               321134976                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              6937559296                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            321598976                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      3485.24                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       161.46                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   3488.05                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    161.69                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        28.49                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    27.23                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.26                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1988953029500                       # Total gap between requests
system.mem_ctrls.avgGap                      17535.50                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      1254592                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data   3127633344                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       290816                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    822747008                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   2980049344                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    321134976                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 630780.103493776172                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1572502362.854940176010                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 146215.619562093489                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 413658339.010160028934                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 1498300510.145832061768                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 161459305.811571657658                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        19603                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     48924874                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         4544                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data     12876881                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     46573462                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5024984                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    581051564                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 2808358219180                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    155733792                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 742837339840                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 3409963520616                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 48882686811636                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29640.95                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     57401.44                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     34272.40                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     57687.68                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     73216.88                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   9727928.85                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    54.72                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         182302271340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          96895955145                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        384198394860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13290031260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     157006100160.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     898825713120                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       6852100800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1739370566685                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        874.515656                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  10242248068                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  66415440000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1912295344932                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         184130546880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          97867695255                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        389150077680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        12902540220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     157006100160.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     899566384230                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       6228377760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1746851722185                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        878.277010                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   8624013028                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  66415440000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1913913579972                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                580                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          291                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    4236798694.158076                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   8531477855.438400                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          291    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        82000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value  30421854000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            291                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   756044613000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1232908420000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1988953033000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst    178295640                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       178295640                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst    178295640                       # number of overall hits
system.cpu1.icache.overall_hits::total      178295640                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         5545                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          5545                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         5545                       # number of overall misses
system.cpu1.icache.overall_misses::total         5545                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    443816000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    443816000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    443816000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    443816000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst    178301185                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    178301185                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst    178301185                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    178301185                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000031                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000031                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000031                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000031                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 80038.954013                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 80038.954013                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 80038.954013                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 80038.954013                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         5049                       # number of writebacks
system.cpu1.icache.writebacks::total             5049                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          496                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          496                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          496                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          496                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         5049                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         5049                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         5049                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         5049                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    405806000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    405806000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    405806000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    405806000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 80373.539315                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 80373.539315                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 80373.539315                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 80373.539315                       # average overall mshr miss latency
system.cpu1.icache.replacements                  5049                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst    178295640                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      178295640                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         5545                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         5545                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    443816000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    443816000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst    178301185                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    178301185                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000031                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000031                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 80038.954013                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 80038.954013                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          496                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          496                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         5049                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         5049                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    405806000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    405806000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 80373.539315                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 80373.539315                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1988953033000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          178488326                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             5081                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         35128.582169                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           21                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        356607419                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       356607419                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1988953033000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    111840869                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       111840869                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    111840869                       # number of overall hits
system.cpu1.dcache.overall_hits::total      111840869                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     49888848                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      49888848                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     49888848                       # number of overall misses
system.cpu1.dcache.overall_misses::total     49888848                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 4044359015915                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 4044359015915                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 4044359015915                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 4044359015915                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    161729717                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    161729717                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    161729717                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    161729717                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.308471                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.308471                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.308471                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.308471                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 81067.396383                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 81067.396383                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 81067.396383                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 81067.396383                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    295681003                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      3933315                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          4547160                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          47056                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    65.025423                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    83.587959                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     14466436                       # number of writebacks
system.cpu1.dcache.writebacks::total         14466436                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     35419671                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     35419671                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     35419671                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     35419671                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     14469177                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     14469177                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     14469177                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     14469177                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 1462287858918                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 1462287858918                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 1462287858918                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 1462287858918                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.089465                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.089465                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.089465                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.089465                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 101062.269051                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 101062.269051                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 101062.269051                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 101062.269051                       # average overall mshr miss latency
system.cpu1.dcache.replacements              14466436                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    107375545                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      107375545                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     46616630                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     46616630                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 3787697513000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 3787697513000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    153992175                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    153992175                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.302721                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.302721                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 81252.066333                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 81252.066333                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data     32363691                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     32363691                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     14252939                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     14252939                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 1440110381000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 1440110381000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.092556                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.092556                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 101039.538652                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 101039.538652                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      4465324                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4465324                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      3272218                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      3272218                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 256661502915                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 256661502915                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      7737542                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7737542                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.422901                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.422901                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 78436.553712                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 78436.553712                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      3055980                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      3055980                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       216238                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       216238                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  22177477918                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  22177477918                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.027947                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.027947                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 102560.502400                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 102560.502400                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data         1269                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1269                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          304                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          304                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     22664500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     22664500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         1573                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1573                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.193261                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.193261                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 74554.276316                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 74554.276316                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          151                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          151                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          153                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          153                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     12253500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     12253500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.097266                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.097266                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 80088.235294                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 80088.235294                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          975                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          975                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          461                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          461                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      4155000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      4155000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data         1436                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1436                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.321031                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.321031                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  9013.015184                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  9013.015184                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          460                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          460                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      3695000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      3695000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.320334                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.320334                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  8032.608696                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  8032.608696                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          544                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            544                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          285                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          285                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data      1685000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total      1685000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data          829                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total          829                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.343788                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.343788                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data  5912.280702                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total  5912.280702                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          285                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          285                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data      1400000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total      1400000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.343788                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.343788                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  4912.280702                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  4912.280702                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1988953033000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.818609                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          126317031                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         14468955                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.730211                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.818609                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.994332                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.994332                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        337936036                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       337936036                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1988953033000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          67580746                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     10317825                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     62735649                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       163686458                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         87205474                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            2397                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           881                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           3278                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           451548                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          451548                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         26512                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     67554234                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq            1                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        64389                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    160583937                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        15147                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     43376032                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             204039505                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      2747264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   6850820480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       646272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   1849963008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             8704177024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       255977051                       # Total snoops (count)
system.tol2bus.snoopTraffic                 325312384                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        323978589                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.191130                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.393803                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              262134517     80.91%     80.91% # Request fanout histogram
system.tol2bus.snoop_fanout::1               61766077     19.06%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  77995      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          323978589                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       136124936635                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       80313598460                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          32225937                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       21708192039                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           7586973                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             3001                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
