
EMG_Sensors_Clock_Change_Main.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00003b54  00000000  00000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000028  20000000  00003b54  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .lpram        00000000  30000000  30000000  00020028  2**0
                  CONTENTS
  3 .bss          00000098  20000028  00003b7c  00020028  2**2
                  ALLOC
  4 .stack        00002000  200000c0  00003c14  00020028  2**0
                  ALLOC
  5 .ARM.attributes 00000028  00000000  00000000  00020028  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  00020050  2**0
                  CONTENTS, READONLY
  7 .debug_info   000221b4  00000000  00000000  000200a9  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00002cca  00000000  00000000  0004225d  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    0000df72  00000000  00000000  00044f27  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000b98  00000000  00000000  00052e99  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000c88  00000000  00000000  00053a31  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  0001bbb1  00000000  00000000  000546b9  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   000105be  00000000  00000000  0007026a  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00091c52  00000000  00000000  00080828  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00001f68  00000000  00000000  0011247c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
       0:	c0 20 00 20 59 06 00 00 55 06 00 00 55 06 00 00     . . Y...U...U...
	...
      2c:	55 06 00 00 00 00 00 00 00 00 00 00 55 06 00 00     U...........U...
      3c:	c5 17 00 00 55 06 00 00 55 06 00 00 55 06 00 00     ....U...U...U...
      4c:	55 06 00 00 55 06 00 00 55 06 00 00 55 06 00 00     U...U...U...U...
      5c:	55 06 00 00 55 1d 00 00 55 06 00 00 55 06 00 00     U...U...U...U...
      6c:	55 06 00 00 55 06 00 00 55 06 00 00 55 06 00 00     U...U...U...U...
      7c:	55 06 00 00 55 06 00 00 55 06 00 00 55 06 00 00     U...U...U...U...
	...
      94:	55 06 00 00 55 06 00 00 55 06 00 00 55 06 00 00     U...U...U...U...
      a4:	55 06 00 00 55 06 00 00 55 06 00 00 00 00 00 00     U...U...U.......

000000b4 <__do_global_dtors_aux>:
      b4:	b510      	push	{r4, lr}
      b6:	4c06      	ldr	r4, [pc, #24]	; (d0 <__do_global_dtors_aux+0x1c>)
      b8:	7823      	ldrb	r3, [r4, #0]
      ba:	2b00      	cmp	r3, #0
      bc:	d107      	bne.n	ce <__do_global_dtors_aux+0x1a>
      be:	4b05      	ldr	r3, [pc, #20]	; (d4 <__do_global_dtors_aux+0x20>)
      c0:	2b00      	cmp	r3, #0
      c2:	d002      	beq.n	ca <__do_global_dtors_aux+0x16>
      c4:	4804      	ldr	r0, [pc, #16]	; (d8 <__do_global_dtors_aux+0x24>)
      c6:	e000      	b.n	ca <__do_global_dtors_aux+0x16>
      c8:	bf00      	nop
      ca:	2301      	movs	r3, #1
      cc:	7023      	strb	r3, [r4, #0]
      ce:	bd10      	pop	{r4, pc}
      d0:	20000028 	.word	0x20000028
      d4:	00000000 	.word	0x00000000
      d8:	00003b54 	.word	0x00003b54

000000dc <frame_dummy>:
      dc:	4b08      	ldr	r3, [pc, #32]	; (100 <frame_dummy+0x24>)
      de:	b510      	push	{r4, lr}
      e0:	2b00      	cmp	r3, #0
      e2:	d003      	beq.n	ec <frame_dummy+0x10>
      e4:	4907      	ldr	r1, [pc, #28]	; (104 <frame_dummy+0x28>)
      e6:	4808      	ldr	r0, [pc, #32]	; (108 <frame_dummy+0x2c>)
      e8:	e000      	b.n	ec <frame_dummy+0x10>
      ea:	bf00      	nop
      ec:	4807      	ldr	r0, [pc, #28]	; (10c <frame_dummy+0x30>)
      ee:	6803      	ldr	r3, [r0, #0]
      f0:	2b00      	cmp	r3, #0
      f2:	d100      	bne.n	f6 <frame_dummy+0x1a>
      f4:	bd10      	pop	{r4, pc}
      f6:	4b06      	ldr	r3, [pc, #24]	; (110 <frame_dummy+0x34>)
      f8:	2b00      	cmp	r3, #0
      fa:	d0fb      	beq.n	f4 <frame_dummy+0x18>
      fc:	4798      	blx	r3
      fe:	e7f9      	b.n	f4 <frame_dummy+0x18>
     100:	00000000 	.word	0x00000000
     104:	2000002c 	.word	0x2000002c
     108:	00003b54 	.word	0x00003b54
     10c:	00003b54 	.word	0x00003b54
     110:	00000000 	.word	0x00000000

00000114 <AD_get_bytes>:
		}
	}
	return 1;
}

uint8_t AD_get_bytes(AD_i2c_reg_t reg, uint8_t *value) {
     114:	b5f0      	push	{r4, r5, r6, r7, lr}
     116:	b083      	sub	sp, #12
     118:	ab01      	add	r3, sp, #4
     11a:	8018      	strh	r0, [r3, #0]
     11c:	000f      	movs	r7, r1
	for (uint8_t i = 0; i < reg.size; i++) {
     11e:	2400      	movs	r4, #0
     120:	e013      	b.n	14a <AD_get_bytes+0x36>
		point_addr_buf[1] = reg.addr + i;
     122:	ab01      	add	r3, sp, #4
     124:	781b      	ldrb	r3, [r3, #0]
     126:	18e3      	adds	r3, r4, r3
     128:	490b      	ldr	r1, [pc, #44]	; (158 <AD_get_bytes+0x44>)
     12a:	704b      	strb	r3, [r1, #1]
		if ((ret = io_write(i2c_mst_io, point_addr_buf, 2)) < I2C_OK) return ret;
     12c:	4e0b      	ldr	r6, [pc, #44]	; (15c <AD_get_bytes+0x48>)
     12e:	2202      	movs	r2, #2
     130:	6830      	ldr	r0, [r6, #0]
     132:	4b0b      	ldr	r3, [pc, #44]	; (160 <AD_get_bytes+0x4c>)
     134:	4798      	blx	r3
     136:	4d0b      	ldr	r5, [pc, #44]	; (164 <AD_get_bytes+0x50>)
     138:	7028      	strb	r0, [r5, #0]
		if ((ret = io_read(i2c_mst_io, &value[i], 1)) < I2C_OK) return ret;
     13a:	1939      	adds	r1, r7, r4
     13c:	6830      	ldr	r0, [r6, #0]
     13e:	2201      	movs	r2, #1
     140:	4b09      	ldr	r3, [pc, #36]	; (168 <AD_get_bytes+0x54>)
     142:	4798      	blx	r3
     144:	7028      	strb	r0, [r5, #0]
	for (uint8_t i = 0; i < reg.size; i++) {
     146:	3401      	adds	r4, #1
     148:	b2e4      	uxtb	r4, r4
     14a:	ab01      	add	r3, sp, #4
     14c:	785b      	ldrb	r3, [r3, #1]
     14e:	429c      	cmp	r4, r3
     150:	d3e7      	bcc.n	122 <AD_get_bytes+0xe>
	}
	return I2C_OK;
}
     152:	2000      	movs	r0, #0
     154:	b003      	add	sp, #12
     156:	bdf0      	pop	{r4, r5, r6, r7, pc}
     158:	20000070 	.word	0x20000070
     15c:	20000044 	.word	0x20000044
     160:	00000bc1 	.word	0x00000bc1
     164:	20000072 	.word	0x20000072
     168:	00000bf9 	.word	0x00000bf9

0000016c <AD_scan>:
uint8_t AD_scan(void) {
     16c:	b510      	push	{r4, lr}
     16e:	b082      	sub	sp, #8
	point_addr_buf[0] = AD5933_PTR;
     170:	22b0      	movs	r2, #176	; 0xb0
     172:	4b13      	ldr	r3, [pc, #76]	; (1c0 <AD_scan+0x54>)
     174:	701a      	strb	r2, [r3, #0]
	block_read_buf[0] = AD5933_BR;
     176:	4b13      	ldr	r3, [pc, #76]	; (1c4 <AD_scan+0x58>)
     178:	3a0f      	subs	r2, #15
     17a:	701a      	strb	r2, [r3, #0]
	block_read_buf[1] = 4;
     17c:	3a9d      	subs	r2, #157	; 0x9d
     17e:	705a      	strb	r2, [r3, #1]
	i2c_m_sync_get_io_descriptor(&I2C_MST, &i2c_mst_io);
     180:	4c11      	ldr	r4, [pc, #68]	; (1c8 <AD_scan+0x5c>)
     182:	4912      	ldr	r1, [pc, #72]	; (1cc <AD_scan+0x60>)
     184:	0020      	movs	r0, r4
     186:	4b12      	ldr	r3, [pc, #72]	; (1d0 <AD_scan+0x64>)
     188:	4798      	blx	r3
	i2c_m_sync_set_slaveaddr(&I2C_MST, AD5933_ADDR, I2C_M_SEVEN);
     18a:	2280      	movs	r2, #128	; 0x80
     18c:	0112      	lsls	r2, r2, #4
     18e:	210d      	movs	r1, #13
     190:	0020      	movs	r0, r4
     192:	4b10      	ldr	r3, [pc, #64]	; (1d4 <AD_scan+0x68>)
     194:	4798      	blx	r3
	if (AD_get_bytes(_AD_reg[AD5933_CTRL], reg_buf) == I2C_OK) {
     196:	a901      	add	r1, sp, #4
     198:	4b0f      	ldr	r3, [pc, #60]	; (1d8 <AD_scan+0x6c>)
     19a:	6818      	ldr	r0, [r3, #0]
     19c:	4b0f      	ldr	r3, [pc, #60]	; (1dc <AD_scan+0x70>)
     19e:	4798      	blx	r3
     1a0:	2800      	cmp	r0, #0
     1a2:	d10a      	bne.n	1ba <AD_scan+0x4e>
		if((reg_buf[0] << 8 | reg_buf[1])==0xA000) {
     1a4:	aa01      	add	r2, sp, #4
     1a6:	7813      	ldrb	r3, [r2, #0]
     1a8:	021b      	lsls	r3, r3, #8
     1aa:	7852      	ldrb	r2, [r2, #1]
     1ac:	4313      	orrs	r3, r2
     1ae:	22a0      	movs	r2, #160	; 0xa0
     1b0:	0212      	lsls	r2, r2, #8
     1b2:	4293      	cmp	r3, r2
     1b4:	d002      	beq.n	1bc <AD_scan+0x50>
	return 1;
     1b6:	3001      	adds	r0, #1
     1b8:	e000      	b.n	1bc <AD_scan+0x50>
     1ba:	2001      	movs	r0, #1
}
     1bc:	b002      	add	sp, #8
     1be:	bd10      	pop	{r4, pc}
     1c0:	20000070 	.word	0x20000070
     1c4:	20000074 	.word	0x20000074
     1c8:	2000007c 	.word	0x2000007c
     1cc:	20000044 	.word	0x20000044
     1d0:	00000bb9 	.word	0x00000bb9
     1d4:	00000b15 	.word	0x00000b15
     1d8:	0000392c 	.word	0x0000392c
     1dc:	00000115 	.word	0x00000115

000001e0 <AD_set_bytes>:

uint8_t AD_set_bytes(AD_i2c_reg_t reg, uint8_t *value) {
     1e0:	b530      	push	{r4, r5, lr}
     1e2:	b085      	sub	sp, #20
     1e4:	ab01      	add	r3, sp, #4
     1e6:	8018      	strh	r0, [r3, #0]
     1e8:	000d      	movs	r5, r1
	uint8_t addr_d_buf[2];
	for (uint8_t i = 0; i < reg.size; i++) {
     1ea:	2400      	movs	r4, #0
     1ec:	e00f      	b.n	20e <AD_set_bytes+0x2e>
		addr_d_buf[0] = reg.addr + i;
     1ee:	ab01      	add	r3, sp, #4
     1f0:	781b      	ldrb	r3, [r3, #0]
     1f2:	18e3      	adds	r3, r4, r3
     1f4:	a903      	add	r1, sp, #12
     1f6:	700b      	strb	r3, [r1, #0]
		addr_d_buf[1] = value[i];
     1f8:	5d2b      	ldrb	r3, [r5, r4]
     1fa:	704b      	strb	r3, [r1, #1]
		if ((ret = io_write(i2c_mst_io, addr_d_buf, 2)) < I2C_OK) return ret;
     1fc:	4b07      	ldr	r3, [pc, #28]	; (21c <AD_set_bytes+0x3c>)
     1fe:	6818      	ldr	r0, [r3, #0]
     200:	2202      	movs	r2, #2
     202:	4b07      	ldr	r3, [pc, #28]	; (220 <AD_set_bytes+0x40>)
     204:	4798      	blx	r3
     206:	4b07      	ldr	r3, [pc, #28]	; (224 <AD_set_bytes+0x44>)
     208:	7018      	strb	r0, [r3, #0]
	for (uint8_t i = 0; i < reg.size; i++) {
     20a:	3401      	adds	r4, #1
     20c:	b2e4      	uxtb	r4, r4
     20e:	ab01      	add	r3, sp, #4
     210:	785b      	ldrb	r3, [r3, #1]
     212:	429c      	cmp	r4, r3
     214:	d3eb      	bcc.n	1ee <AD_set_bytes+0xe>
	}
	return I2C_OK;
}
     216:	2000      	movs	r0, #0
     218:	b005      	add	sp, #20
     21a:	bd30      	pop	{r4, r5, pc}
     21c:	20000044 	.word	0x20000044
     220:	00000bc1 	.word	0x00000bc1
     224:	20000072 	.word	0x20000072

00000228 <AD_reset>:

uint8_t AD_reset(void) {
     228:	b500      	push	{lr}
     22a:	b083      	sub	sp, #12
	uint8_t val[2];
	if ((ret = AD_get_bytes(_AD_reg[AD5933_CTRL], val)) != I2C_OK) return ret;
     22c:	a901      	add	r1, sp, #4
     22e:	4b0a      	ldr	r3, [pc, #40]	; (258 <AD_reset+0x30>)
     230:	6818      	ldr	r0, [r3, #0]
     232:	4b0a      	ldr	r3, [pc, #40]	; (25c <AD_reset+0x34>)
     234:	4798      	blx	r3
     236:	4a0a      	ldr	r2, [pc, #40]	; (260 <AD_reset+0x38>)
     238:	7010      	strb	r0, [r2, #0]
     23a:	2800      	cmp	r0, #0
     23c:	d001      	beq.n	242 <AD_reset+0x1a>
	val[1] |= CTRL_RESET;
	return AD_set_bytes(_AD_reg[AD5933_CTRL], val);
}
     23e:	b003      	add	sp, #12
     240:	bd00      	pop	{pc}
	val[1] |= CTRL_RESET;
     242:	a901      	add	r1, sp, #4
     244:	784b      	ldrb	r3, [r1, #1]
     246:	2210      	movs	r2, #16
     248:	4313      	orrs	r3, r2
     24a:	704b      	strb	r3, [r1, #1]
	return AD_set_bytes(_AD_reg[AD5933_CTRL], val);
     24c:	4b02      	ldr	r3, [pc, #8]	; (258 <AD_reset+0x30>)
     24e:	6818      	ldr	r0, [r3, #0]
     250:	4b04      	ldr	r3, [pc, #16]	; (264 <AD_reset+0x3c>)
     252:	4798      	blx	r3
     254:	e7f3      	b.n	23e <AD_reset+0x16>
     256:	46c0      	nop			; (mov r8, r8)
     258:	0000392c 	.word	0x0000392c
     25c:	00000115 	.word	0x00000115
     260:	20000072 	.word	0x20000072
     264:	000001e1 	.word	0x000001e1

00000268 <AD_set_control_mode>:

uint8_t AD_set_control_mode(uint8_t mode) {
     268:	b510      	push	{r4, lr}
     26a:	b082      	sub	sp, #8
     26c:	0004      	movs	r4, r0
	uint8_t val[2];
	if ((ret = AD_get_bytes(_AD_reg[AD5933_CTRL], val)) != I2C_OK) return ret;
     26e:	a901      	add	r1, sp, #4
     270:	4b0a      	ldr	r3, [pc, #40]	; (29c <AD_set_control_mode+0x34>)
     272:	6818      	ldr	r0, [r3, #0]
     274:	4b0a      	ldr	r3, [pc, #40]	; (2a0 <AD_set_control_mode+0x38>)
     276:	4798      	blx	r3
     278:	4a0a      	ldr	r2, [pc, #40]	; (2a4 <AD_set_control_mode+0x3c>)
     27a:	7010      	strb	r0, [r2, #0]
     27c:	2800      	cmp	r0, #0
     27e:	d001      	beq.n	284 <AD_set_control_mode+0x1c>
	val[0] &= 0x0F; 
	val[0] |= mode;
	return AD_set_bytes(_AD_reg[AD5933_CTRL], val);
}
     280:	b002      	add	sp, #8
     282:	bd10      	pop	{r4, pc}
	val[0] &= 0x0F; 
     284:	a901      	add	r1, sp, #4
     286:	780b      	ldrb	r3, [r1, #0]
     288:	300f      	adds	r0, #15
     28a:	4018      	ands	r0, r3
	val[0] |= mode;
     28c:	4320      	orrs	r0, r4
     28e:	7008      	strb	r0, [r1, #0]
	return AD_set_bytes(_AD_reg[AD5933_CTRL], val);
     290:	4b02      	ldr	r3, [pc, #8]	; (29c <AD_set_control_mode+0x34>)
     292:	6818      	ldr	r0, [r3, #0]
     294:	4b04      	ldr	r3, [pc, #16]	; (2a8 <AD_set_control_mode+0x40>)
     296:	4798      	blx	r3
     298:	e7f2      	b.n	280 <AD_set_control_mode+0x18>
     29a:	46c0      	nop			; (mov r8, r8)
     29c:	0000392c 	.word	0x0000392c
     2a0:	00000115 	.word	0x00000115
     2a4:	20000072 	.word	0x20000072
     2a8:	000001e1 	.word	0x000001e1

000002ac <AD_set_clock_external>:
	if ((ret = AD_get_bytes(_AD_reg[AD5933_CTRL], val)) != I2C_OK) return ret;
	val[1] = CTRL_CLOCK_INTERNAL; 
	return AD_set_bytes(_AD_reg[AD5933_CTRL], val);
}

uint8_t AD_set_clock_external(void) {
     2ac:	b500      	push	{lr}
     2ae:	b083      	sub	sp, #12
	clock_ext = true;
     2b0:	2201      	movs	r2, #1
     2b2:	4b0a      	ldr	r3, [pc, #40]	; (2dc <AD_set_clock_external+0x30>)
     2b4:	711a      	strb	r2, [r3, #4]
	uint8_t val[2];
	if ((ret = AD_get_bytes(_AD_reg[AD5933_CTRL], val)) != I2C_OK) return ret;
     2b6:	a901      	add	r1, sp, #4
     2b8:	4b09      	ldr	r3, [pc, #36]	; (2e0 <AD_set_clock_external+0x34>)
     2ba:	6818      	ldr	r0, [r3, #0]
     2bc:	4b09      	ldr	r3, [pc, #36]	; (2e4 <AD_set_clock_external+0x38>)
     2be:	4798      	blx	r3
     2c0:	4a09      	ldr	r2, [pc, #36]	; (2e8 <AD_set_clock_external+0x3c>)
     2c2:	7010      	strb	r0, [r2, #0]
     2c4:	2800      	cmp	r0, #0
     2c6:	d001      	beq.n	2cc <AD_set_clock_external+0x20>
	val[1] = CTRL_CLOCK_EXTERNAL;
	return AD_set_bytes(_AD_reg[AD5933_CTRL], val);
}
     2c8:	b003      	add	sp, #12
     2ca:	bd00      	pop	{pc}
	val[1] = CTRL_CLOCK_EXTERNAL;
     2cc:	a901      	add	r1, sp, #4
     2ce:	2308      	movs	r3, #8
     2d0:	704b      	strb	r3, [r1, #1]
	return AD_set_bytes(_AD_reg[AD5933_CTRL], val);
     2d2:	4b03      	ldr	r3, [pc, #12]	; (2e0 <AD_set_clock_external+0x34>)
     2d4:	6818      	ldr	r0, [r3, #0]
     2d6:	4b05      	ldr	r3, [pc, #20]	; (2ec <AD_set_clock_external+0x40>)
     2d8:	4798      	blx	r3
     2da:	e7f5      	b.n	2c8 <AD_set_clock_external+0x1c>
     2dc:	20000044 	.word	0x20000044
     2e0:	0000392c 	.word	0x0000392c
     2e4:	00000115 	.word	0x00000115
     2e8:	20000072 	.word	0x20000072
     2ec:	000001e1 	.word	0x000001e1

000002f0 <AD_set_settling_cycles>:

uint8_t AD_set_settling_cycles(uint32_t time) {
     2f0:	b500      	push	{lr}
     2f2:	b083      	sub	sp, #12
	uint32_t cycles;
	uint8_t settleTime[2], val;
	
	settleTime[1] = time & 0xFF;
     2f4:	ab01      	add	r3, sp, #4
     2f6:	7058      	strb	r0, [r3, #1]
	settleTime[0] = (time >> 8) & 0xFF;
     2f8:	0a00      	lsrs	r0, r0, #8
     2fa:	b2c0      	uxtb	r0, r0
     2fc:	7018      	strb	r0, [r3, #0]
	
	cycles = (settleTime[1] | (settleTime[0] & 0x1));
	val = (uint8_t)((settleTime[0] & 0x7) >> 1);
     2fe:	0840      	lsrs	r0, r0, #1
     300:	2303      	movs	r3, #3
     302:	4018      	ands	r0, r3
	
	if ((cycles > 0x1FF) || !(val == 0 || val == 1 || val == 3))
     304:	2801      	cmp	r0, #1
     306:	d904      	bls.n	312 <AD_set_settling_cycles+0x22>
     308:	2803      	cmp	r0, #3
     30a:	d002      	beq.n	312 <AD_set_settling_cycles+0x22>
	{
		return 255;
     30c:	20ff      	movs	r0, #255	; 0xff
	}

	return (AD_set_bytes(_AD_reg[AD5933_N_CYC], settleTime));
}
     30e:	b003      	add	sp, #12
     310:	bd00      	pop	{pc}
	return (AD_set_bytes(_AD_reg[AD5933_N_CYC], settleTime));
     312:	a901      	add	r1, sp, #4
     314:	4b02      	ldr	r3, [pc, #8]	; (320 <AD_set_settling_cycles+0x30>)
     316:	6898      	ldr	r0, [r3, #8]
     318:	4b02      	ldr	r3, [pc, #8]	; (324 <AD_set_settling_cycles+0x34>)
     31a:	4798      	blx	r3
     31c:	e7f7      	b.n	30e <AD_set_settling_cycles+0x1e>
     31e:	46c0      	nop			; (mov r8, r8)
     320:	0000392c 	.word	0x0000392c
     324:	000001e1 	.word	0x000001e1

00000328 <AD_set_start_freq>:

uint8_t AD_set_start_freq(uint32_t start) {
     328:	b530      	push	{r4, r5, lr}
     32a:	b083      	sub	sp, #12
	uint32_t freqHex;
	if (clock_ext) {
     32c:	4b19      	ldr	r3, [pc, #100]	; (394 <AD_set_start_freq+0x6c>)
     32e:	791b      	ldrb	r3, [r3, #4]
     330:	2b00      	cmp	r3, #0
     332:	d011      	beq.n	358 <AD_set_start_freq+0x30>
		freqHex = (start/(ext_clock_speed/4.0))*pow(2, 27);
     334:	4b18      	ldr	r3, [pc, #96]	; (398 <AD_set_start_freq+0x70>)
     336:	4798      	blx	r3
     338:	2200      	movs	r2, #0
     33a:	4b18      	ldr	r3, [pc, #96]	; (39c <AD_set_start_freq+0x74>)
     33c:	4c18      	ldr	r4, [pc, #96]	; (3a0 <AD_set_start_freq+0x78>)
     33e:	47a0      	blx	r4
     340:	2200      	movs	r2, #0
     342:	4b18      	ldr	r3, [pc, #96]	; (3a4 <AD_set_start_freq+0x7c>)
     344:	4c18      	ldr	r4, [pc, #96]	; (3a8 <AD_set_start_freq+0x80>)
     346:	47a0      	blx	r4
     348:	4b18      	ldr	r3, [pc, #96]	; (3ac <AD_set_start_freq+0x84>)
     34a:	4798      	blx	r3
	} else {
		freqHex = (start/(clock_speed/4.0))*pow(2, 27);
	}
	if (freqHex > 0xFFFFFF) return 255;
     34c:	4b18      	ldr	r3, [pc, #96]	; (3b0 <AD_set_start_freq+0x88>)
     34e:	4298      	cmp	r0, r3
     350:	d90f      	bls.n	372 <AD_set_start_freq+0x4a>
     352:	20ff      	movs	r0, #255	; 0xff
	freq_buf[2] = freqHex & 0xFF;
	
	AD_set_bytes(_AD_reg[AD5933_START_FREQ], freq_buf);
	
	return AD_get_bytes(_AD_reg[AD5933_START_FREQ], freq_buf);
}
     354:	b003      	add	sp, #12
     356:	bd30      	pop	{r4, r5, pc}
		freqHex = (start/(clock_speed/4.0))*pow(2, 27);
     358:	4b0f      	ldr	r3, [pc, #60]	; (398 <AD_set_start_freq+0x70>)
     35a:	4798      	blx	r3
     35c:	2200      	movs	r2, #0
     35e:	4b15      	ldr	r3, [pc, #84]	; (3b4 <AD_set_start_freq+0x8c>)
     360:	4c0f      	ldr	r4, [pc, #60]	; (3a0 <AD_set_start_freq+0x78>)
     362:	47a0      	blx	r4
     364:	2200      	movs	r2, #0
     366:	4b0f      	ldr	r3, [pc, #60]	; (3a4 <AD_set_start_freq+0x7c>)
     368:	4c0f      	ldr	r4, [pc, #60]	; (3a8 <AD_set_start_freq+0x80>)
     36a:	47a0      	blx	r4
     36c:	4b0f      	ldr	r3, [pc, #60]	; (3ac <AD_set_start_freq+0x84>)
     36e:	4798      	blx	r3
     370:	e7ec      	b.n	34c <AD_set_start_freq+0x24>
	freq_buf[0] = (freqHex >> 16) & 0xFF;
     372:	0c03      	lsrs	r3, r0, #16
     374:	ac01      	add	r4, sp, #4
     376:	7023      	strb	r3, [r4, #0]
	freq_buf[1] = (freqHex >> 8) & 0xFF;
     378:	0a03      	lsrs	r3, r0, #8
     37a:	7063      	strb	r3, [r4, #1]
	freq_buf[2] = freqHex & 0xFF;
     37c:	70a0      	strb	r0, [r4, #2]
	AD_set_bytes(_AD_reg[AD5933_START_FREQ], freq_buf);
     37e:	4b0e      	ldr	r3, [pc, #56]	; (3b8 <AD_set_start_freq+0x90>)
     380:	885d      	ldrh	r5, [r3, #2]
     382:	0021      	movs	r1, r4
     384:	0028      	movs	r0, r5
     386:	4b0d      	ldr	r3, [pc, #52]	; (3bc <AD_set_start_freq+0x94>)
     388:	4798      	blx	r3
	return AD_get_bytes(_AD_reg[AD5933_START_FREQ], freq_buf);
     38a:	0021      	movs	r1, r4
     38c:	0028      	movs	r0, r5
     38e:	4b0c      	ldr	r3, [pc, #48]	; (3c0 <AD_set_start_freq+0x98>)
     390:	4798      	blx	r3
     392:	e7df      	b.n	354 <AD_set_start_freq+0x2c>
     394:	20000044 	.word	0x20000044
     398:	0000352d 	.word	0x0000352d
     39c:	410e8480 	.word	0x410e8480
     3a0:	00002331 	.word	0x00002331
     3a4:	41a00000 	.word	0x41a00000
     3a8:	00002999 	.word	0x00002999
     3ac:	000022f5 	.word	0x000022f5
     3b0:	00ffffff 	.word	0x00ffffff
     3b4:	414fff68 	.word	0x414fff68
     3b8:	0000392c 	.word	0x0000392c
     3bc:	000001e1 	.word	0x000001e1
     3c0:	00000115 	.word	0x00000115

000003c4 <AD_set_increment_freq>:

uint8_t AD_set_increment_freq(uint32_t increment) {
     3c4:	b510      	push	{r4, lr}
     3c6:	b082      	sub	sp, #8
	uint32_t freqHex;
	if (clock_ext) {
     3c8:	4b16      	ldr	r3, [pc, #88]	; (424 <AD_set_increment_freq+0x60>)
     3ca:	791b      	ldrb	r3, [r3, #4]
     3cc:	2b00      	cmp	r3, #0
     3ce:	d011      	beq.n	3f4 <AD_set_increment_freq+0x30>
		freqHex = (increment/(ext_clock_speed/4.0))*pow(2, 27);
     3d0:	4b15      	ldr	r3, [pc, #84]	; (428 <AD_set_increment_freq+0x64>)
     3d2:	4798      	blx	r3
     3d4:	2200      	movs	r2, #0
     3d6:	4b15      	ldr	r3, [pc, #84]	; (42c <AD_set_increment_freq+0x68>)
     3d8:	4c15      	ldr	r4, [pc, #84]	; (430 <AD_set_increment_freq+0x6c>)
     3da:	47a0      	blx	r4
     3dc:	2200      	movs	r2, #0
     3de:	4b15      	ldr	r3, [pc, #84]	; (434 <AD_set_increment_freq+0x70>)
     3e0:	4c15      	ldr	r4, [pc, #84]	; (438 <AD_set_increment_freq+0x74>)
     3e2:	47a0      	blx	r4
     3e4:	4b15      	ldr	r3, [pc, #84]	; (43c <AD_set_increment_freq+0x78>)
     3e6:	4798      	blx	r3
		} else {
		freqHex = (increment/(clock_speed/4.0))*pow(2, 27);
	}
	if (freqHex > 0xFFFFFF) return 255;
     3e8:	4b15      	ldr	r3, [pc, #84]	; (440 <AD_set_increment_freq+0x7c>)
     3ea:	4298      	cmp	r0, r3
     3ec:	d90f      	bls.n	40e <AD_set_increment_freq+0x4a>
     3ee:	20ff      	movs	r0, #255	; 0xff
	freq_buf[0] = (freqHex >> 16) & 0xFF;
	freq_buf[1] = (freqHex >> 8) & 0xFF;
	freq_buf[2] = freqHex & 0xFF;
	
	return AD_set_bytes(_AD_reg[AD5933_FREQ_INC], freq_buf);
}
     3f0:	b002      	add	sp, #8
     3f2:	bd10      	pop	{r4, pc}
		freqHex = (increment/(clock_speed/4.0))*pow(2, 27);
     3f4:	4b0c      	ldr	r3, [pc, #48]	; (428 <AD_set_increment_freq+0x64>)
     3f6:	4798      	blx	r3
     3f8:	2200      	movs	r2, #0
     3fa:	4b12      	ldr	r3, [pc, #72]	; (444 <AD_set_increment_freq+0x80>)
     3fc:	4c0c      	ldr	r4, [pc, #48]	; (430 <AD_set_increment_freq+0x6c>)
     3fe:	47a0      	blx	r4
     400:	2200      	movs	r2, #0
     402:	4b0c      	ldr	r3, [pc, #48]	; (434 <AD_set_increment_freq+0x70>)
     404:	4c0c      	ldr	r4, [pc, #48]	; (438 <AD_set_increment_freq+0x74>)
     406:	47a0      	blx	r4
     408:	4b0c      	ldr	r3, [pc, #48]	; (43c <AD_set_increment_freq+0x78>)
     40a:	4798      	blx	r3
     40c:	e7ec      	b.n	3e8 <AD_set_increment_freq+0x24>
	freq_buf[0] = (freqHex >> 16) & 0xFF;
     40e:	0c03      	lsrs	r3, r0, #16
     410:	a901      	add	r1, sp, #4
     412:	700b      	strb	r3, [r1, #0]
	freq_buf[1] = (freqHex >> 8) & 0xFF;
     414:	0a03      	lsrs	r3, r0, #8
     416:	704b      	strb	r3, [r1, #1]
	freq_buf[2] = freqHex & 0xFF;
     418:	7088      	strb	r0, [r1, #2]
	return AD_set_bytes(_AD_reg[AD5933_FREQ_INC], freq_buf);
     41a:	4b0b      	ldr	r3, [pc, #44]	; (448 <AD_set_increment_freq+0x84>)
     41c:	6858      	ldr	r0, [r3, #4]
     41e:	4b0b      	ldr	r3, [pc, #44]	; (44c <AD_set_increment_freq+0x88>)
     420:	4798      	blx	r3
     422:	e7e5      	b.n	3f0 <AD_set_increment_freq+0x2c>
     424:	20000044 	.word	0x20000044
     428:	0000352d 	.word	0x0000352d
     42c:	410e8480 	.word	0x410e8480
     430:	00002331 	.word	0x00002331
     434:	41a00000 	.word	0x41a00000
     438:	00002999 	.word	0x00002999
     43c:	000022f5 	.word	0x000022f5
     440:	00ffffff 	.word	0x00ffffff
     444:	414fff68 	.word	0x414fff68
     448:	0000392c 	.word	0x0000392c
     44c:	000001e1 	.word	0x000001e1

00000450 <AD_set_n_increments>:

uint8_t AD_set_n_increments(uint32_t n) {
     450:	b500      	push	{lr}
     452:	b083      	sub	sp, #12
	if (n > 511) return 255;
     454:	4b07      	ldr	r3, [pc, #28]	; (474 <AD_set_n_increments+0x24>)
     456:	4298      	cmp	r0, r3
     458:	d902      	bls.n	460 <AD_set_n_increments+0x10>
     45a:	20ff      	movs	r0, #255	; 0xff
	uint8_t val[2];
	val[0] = (n >> 8) & 0xFF;
	val[1] = n & 0xFF;
	
	return AD_set_bytes(_AD_reg[AD5933_N_INC], val);
}
     45c:	b003      	add	sp, #12
     45e:	bd00      	pop	{pc}
	val[0] = (n >> 8) & 0xFF;
     460:	0a03      	lsrs	r3, r0, #8
     462:	a901      	add	r1, sp, #4
     464:	700b      	strb	r3, [r1, #0]
	val[1] = n & 0xFF;
     466:	7048      	strb	r0, [r1, #1]
	return AD_set_bytes(_AD_reg[AD5933_N_INC], val);
     468:	4b03      	ldr	r3, [pc, #12]	; (478 <AD_set_n_increments+0x28>)
     46a:	88d8      	ldrh	r0, [r3, #6]
     46c:	4b03      	ldr	r3, [pc, #12]	; (47c <AD_set_n_increments+0x2c>)
     46e:	4798      	blx	r3
     470:	e7f4      	b.n	45c <AD_set_n_increments+0xc>
     472:	46c0      	nop			; (mov r8, r8)
     474:	000001ff 	.word	0x000001ff
     478:	0000392c 	.word	0x0000392c
     47c:	000001e1 	.word	0x000001e1

00000480 <AD_set_PGA_gain>:

uint8_t AD_set_PGA_gain(uint8_t gain) {
     480:	b510      	push	{r4, lr}
     482:	b082      	sub	sp, #8
     484:	0004      	movs	r4, r0
	uint8_t val[2];
	if ((ret = AD_get_bytes(_AD_reg[AD5933_CTRL], val)) != I2C_OK) return ret;
     486:	a901      	add	r1, sp, #4
     488:	4b0e      	ldr	r3, [pc, #56]	; (4c4 <AD_set_PGA_gain+0x44>)
     48a:	6818      	ldr	r0, [r3, #0]
     48c:	4b0e      	ldr	r3, [pc, #56]	; (4c8 <AD_set_PGA_gain+0x48>)
     48e:	4798      	blx	r3
     490:	4a0e      	ldr	r2, [pc, #56]	; (4cc <AD_set_PGA_gain+0x4c>)
     492:	7010      	strb	r0, [r2, #0]
     494:	2800      	cmp	r0, #0
     496:	d111      	bne.n	4bc <AD_set_PGA_gain+0x3c>
	
	val[0] &= 0xFE;
     498:	aa01      	add	r2, sp, #4
     49a:	7813      	ldrb	r3, [r2, #0]
     49c:	2101      	movs	r1, #1
     49e:	438b      	bics	r3, r1
     4a0:	7013      	strb	r3, [r2, #0]
	
	switch (gain) {
     4a2:	2c00      	cmp	r4, #0
     4a4:	d005      	beq.n	4b2 <AD_set_PGA_gain+0x32>
     4a6:	2c01      	cmp	r4, #1
     4a8:	d10a      	bne.n	4c0 <AD_set_PGA_gain+0x40>
		case CTRL_PGA_GAIN_X1:
			val[0] |= CTRL_PGA_GAIN_X1;
     4aa:	2201      	movs	r2, #1
     4ac:	4313      	orrs	r3, r2
     4ae:	aa01      	add	r2, sp, #4
     4b0:	7013      	strb	r3, [r2, #0]
			break;		
		default:
			return 255;
	}
	
	return AD_set_bytes(_AD_reg[AD5933_CTRL], val);
     4b2:	a901      	add	r1, sp, #4
     4b4:	4b03      	ldr	r3, [pc, #12]	; (4c4 <AD_set_PGA_gain+0x44>)
     4b6:	6818      	ldr	r0, [r3, #0]
     4b8:	4b05      	ldr	r3, [pc, #20]	; (4d0 <AD_set_PGA_gain+0x50>)
     4ba:	4798      	blx	r3
}
     4bc:	b002      	add	sp, #8
     4be:	bd10      	pop	{r4, pc}
			return 255;
     4c0:	20ff      	movs	r0, #255	; 0xff
     4c2:	e7fb      	b.n	4bc <AD_set_PGA_gain+0x3c>
     4c4:	0000392c 	.word	0x0000392c
     4c8:	00000115 	.word	0x00000115
     4cc:	20000072 	.word	0x20000072
     4d0:	000001e1 	.word	0x000001e1

000004d4 <AD_set_range>:

uint8_t AD_set_range(uint8_t range) {
     4d4:	b510      	push	{r4, lr}
     4d6:	b082      	sub	sp, #8
     4d8:	0004      	movs	r4, r0
	uint8_t val[2];
	if ((ret = AD_get_bytes(_AD_reg[AD5933_CTRL], val)) != I2C_OK) return ret;
     4da:	a901      	add	r1, sp, #4
     4dc:	4b13      	ldr	r3, [pc, #76]	; (52c <AD_set_range+0x58>)
     4de:	6818      	ldr	r0, [r3, #0]
     4e0:	4b13      	ldr	r3, [pc, #76]	; (530 <AD_set_range+0x5c>)
     4e2:	4798      	blx	r3
     4e4:	4a13      	ldr	r2, [pc, #76]	; (534 <AD_set_range+0x60>)
     4e6:	7010      	strb	r0, [r2, #0]
     4e8:	2800      	cmp	r0, #0
     4ea:	d118      	bne.n	51e <AD_set_range+0x4a>
	
	val[0] &= 0xF9;
     4ec:	aa01      	add	r2, sp, #4
     4ee:	7813      	ldrb	r3, [r2, #0]
     4f0:	2106      	movs	r1, #6
     4f2:	438b      	bics	r3, r1
     4f4:	7013      	strb	r3, [r2, #0]
	
	switch (range) {
     4f6:	2c04      	cmp	r4, #4
     4f8:	d013      	beq.n	522 <AD_set_range+0x4e>
     4fa:	2c06      	cmp	r4, #6
     4fc:	d006      	beq.n	50c <AD_set_range+0x38>
     4fe:	2c00      	cmp	r4, #0
     500:	d008      	beq.n	514 <AD_set_range+0x40>
			break;
		case CTRL_OUTPUT_RANGE_3:
			val[0] |= CTRL_OUTPUT_RANGE_3; // 400mv p-p
			break;
		default:
			val[0] |= CTRL_OUTPUT_RANGE_4; // 200mv p-p
     502:	2202      	movs	r2, #2
     504:	4313      	orrs	r3, r2
     506:	aa01      	add	r2, sp, #4
     508:	7013      	strb	r3, [r2, #0]
     50a:	e003      	b.n	514 <AD_set_range+0x40>
			val[0] |= CTRL_OUTPUT_RANGE_2; // 1v p-p
     50c:	2206      	movs	r2, #6
     50e:	4313      	orrs	r3, r2
     510:	aa01      	add	r2, sp, #4
     512:	7013      	strb	r3, [r2, #0]
	}
	
	return AD_set_bytes(_AD_reg[AD5933_CTRL], val);
     514:	a901      	add	r1, sp, #4
     516:	4b05      	ldr	r3, [pc, #20]	; (52c <AD_set_range+0x58>)
     518:	6818      	ldr	r0, [r3, #0]
     51a:	4b07      	ldr	r3, [pc, #28]	; (538 <AD_set_range+0x64>)
     51c:	4798      	blx	r3
}
     51e:	b002      	add	sp, #8
     520:	bd10      	pop	{r4, pc}
			val[0] |= CTRL_OUTPUT_RANGE_3; // 400mv p-p
     522:	2204      	movs	r2, #4
     524:	4313      	orrs	r3, r2
     526:	aa01      	add	r2, sp, #4
     528:	7013      	strb	r3, [r2, #0]
			break;
     52a:	e7f3      	b.n	514 <AD_set_range+0x40>
     52c:	0000392c 	.word	0x0000392c
     530:	00000115 	.word	0x00000115
     534:	20000072 	.word	0x20000072
     538:	000001e1 	.word	0x000001e1

0000053c <AD_set_power_mode>:
													 // what if it isn't how do we want to handle this here? TODO: test
	
	return AD_set_power_mode(POWER_STANDBY);
}

uint8_t AD_set_power_mode(uint8_t level) {
     53c:	b510      	push	{r4, lr}
	switch(level) {
     53e:	28a0      	cmp	r0, #160	; 0xa0
     540:	d00c      	beq.n	55c <AD_set_power_mode+0x20>
     542:	28b0      	cmp	r0, #176	; 0xb0
     544:	d006      	beq.n	554 <AD_set_power_mode+0x18>
     546:	2800      	cmp	r0, #0
     548:	d001      	beq.n	54e <AD_set_power_mode+0x12>
		case POWER_STANDBY:
			return AD_set_control_mode(CTRL_STANDBY_MODE);
		case POWER_DOWN:
			return AD_set_control_mode(CTRL_POWER_DOWN_MODE);
		default:
			return 255;
     54a:	20ff      	movs	r0, #255	; 0xff
     54c:	e001      	b.n	552 <AD_set_power_mode+0x16>
			return AD_set_control_mode(CTRL_NO_OPERATION);
     54e:	4b05      	ldr	r3, [pc, #20]	; (564 <AD_set_power_mode+0x28>)
     550:	4798      	blx	r3
	}
     552:	bd10      	pop	{r4, pc}
			return AD_set_control_mode(CTRL_STANDBY_MODE);
     554:	20b0      	movs	r0, #176	; 0xb0
     556:	4b03      	ldr	r3, [pc, #12]	; (564 <AD_set_power_mode+0x28>)
     558:	4798      	blx	r3
     55a:	e7fa      	b.n	552 <AD_set_power_mode+0x16>
			return AD_set_control_mode(CTRL_POWER_DOWN_MODE);
     55c:	20a0      	movs	r0, #160	; 0xa0
     55e:	4b01      	ldr	r3, [pc, #4]	; (564 <AD_set_power_mode+0x28>)
     560:	4798      	blx	r3
     562:	e7f6      	b.n	552 <AD_set_power_mode+0x16>
     564:	00000269 	.word	0x00000269

00000568 <AD_get_complex_data>:
uint8_t AD_get_complex_data(uint8_t *real, uint8_t *img) {
     568:	b530      	push	{r4, r5, lr}
     56a:	b083      	sub	sp, #12
     56c:	0004      	movs	r4, r0
     56e:	000d      	movs	r5, r1
	if ((ret = AD_set_power_mode(POWER_STANDBY)) != I2C_OK) return ret;
     570:	20b0      	movs	r0, #176	; 0xb0
     572:	4b2f      	ldr	r3, [pc, #188]	; (630 <AD_get_complex_data+0xc8>)
     574:	4798      	blx	r3
     576:	1e03      	subs	r3, r0, #0
     578:	4a2e      	ldr	r2, [pc, #184]	; (634 <AD_get_complex_data+0xcc>)
     57a:	7010      	strb	r0, [r2, #0]
     57c:	d002      	beq.n	584 <AD_get_complex_data+0x1c>
}
     57e:	0018      	movs	r0, r3
     580:	b003      	add	sp, #12
     582:	bd30      	pop	{r4, r5, pc}
	delay_us(500);
     584:	20fa      	movs	r0, #250	; 0xfa
     586:	0040      	lsls	r0, r0, #1
     588:	4b2b      	ldr	r3, [pc, #172]	; (638 <AD_get_complex_data+0xd0>)
     58a:	4798      	blx	r3
	if ((ret = AD_set_control_mode(CTRL_INIT_START_FREQ)) != I2C_OK) return ret;
     58c:	2010      	movs	r0, #16
     58e:	4b2b      	ldr	r3, [pc, #172]	; (63c <AD_get_complex_data+0xd4>)
     590:	4798      	blx	r3
     592:	1e03      	subs	r3, r0, #0
     594:	4a27      	ldr	r2, [pc, #156]	; (634 <AD_get_complex_data+0xcc>)
     596:	7010      	strb	r0, [r2, #0]
     598:	d1f1      	bne.n	57e <AD_get_complex_data+0x16>
	delay_us(500);
     59a:	20fa      	movs	r0, #250	; 0xfa
     59c:	0040      	lsls	r0, r0, #1
     59e:	4b26      	ldr	r3, [pc, #152]	; (638 <AD_get_complex_data+0xd0>)
     5a0:	4798      	blx	r3
	if ((ret = AD_set_control_mode(CTRL_START_FREQ_SWEEP)) != I2C_OK) return ret;
     5a2:	2020      	movs	r0, #32
     5a4:	4b25      	ldr	r3, [pc, #148]	; (63c <AD_get_complex_data+0xd4>)
     5a6:	4798      	blx	r3
     5a8:	1e03      	subs	r3, r0, #0
     5aa:	4a22      	ldr	r2, [pc, #136]	; (634 <AD_get_complex_data+0xcc>)
     5ac:	7010      	strb	r0, [r2, #0]
     5ae:	d1e6      	bne.n	57e <AD_get_complex_data+0x16>
	uint8_t status_reg = 0;
     5b0:	2200      	movs	r2, #0
     5b2:	466b      	mov	r3, sp
     5b4:	71da      	strb	r2, [r3, #7]
		if ((ret = AD_get_bytes(_AD_reg[AD5933_STAT], &status_reg)) != I2C_OK) return ret; // can we save cycles by not pointing?
     5b6:	4b22      	ldr	r3, [pc, #136]	; (640 <AD_get_complex_data+0xd8>)
     5b8:	8958      	ldrh	r0, [r3, #10]
     5ba:	466b      	mov	r3, sp
     5bc:	1dd9      	adds	r1, r3, #7
     5be:	4b21      	ldr	r3, [pc, #132]	; (644 <AD_get_complex_data+0xdc>)
     5c0:	4798      	blx	r3
     5c2:	1e03      	subs	r3, r0, #0
     5c4:	4a1b      	ldr	r2, [pc, #108]	; (634 <AD_get_complex_data+0xcc>)
     5c6:	7010      	strb	r0, [r2, #0]
     5c8:	d1d9      	bne.n	57e <AD_get_complex_data+0x16>
	} while((status_reg & STATUS_DATA_VALID) != STATUS_DATA_VALID);
     5ca:	466b      	mov	r3, sp
     5cc:	3307      	adds	r3, #7
     5ce:	781b      	ldrb	r3, [r3, #0]
     5d0:	079b      	lsls	r3, r3, #30
     5d2:	d5f0      	bpl.n	5b6 <AD_get_complex_data+0x4e>
	if ((ret = AD_get_bytes(_AD_reg[AD5933_REAL], real)) != I2C_OK) return ret;
     5d4:	4b1a      	ldr	r3, [pc, #104]	; (640 <AD_get_complex_data+0xd8>)
     5d6:	89d8      	ldrh	r0, [r3, #14]
     5d8:	0021      	movs	r1, r4
     5da:	4b1a      	ldr	r3, [pc, #104]	; (644 <AD_get_complex_data+0xdc>)
     5dc:	4798      	blx	r3
     5de:	1e03      	subs	r3, r0, #0
     5e0:	4a14      	ldr	r2, [pc, #80]	; (634 <AD_get_complex_data+0xcc>)
     5e2:	7010      	strb	r0, [r2, #0]
     5e4:	d1cb      	bne.n	57e <AD_get_complex_data+0x16>
	if ((ret = AD_get_bytes(_AD_reg[AD5933_IMGY], img))  != I2C_OK) return ret;
     5e6:	0029      	movs	r1, r5
     5e8:	4b15      	ldr	r3, [pc, #84]	; (640 <AD_get_complex_data+0xd8>)
     5ea:	6918      	ldr	r0, [r3, #16]
     5ec:	4b15      	ldr	r3, [pc, #84]	; (644 <AD_get_complex_data+0xdc>)
     5ee:	4798      	blx	r3
     5f0:	1e03      	subs	r3, r0, #0
     5f2:	4a10      	ldr	r2, [pc, #64]	; (634 <AD_get_complex_data+0xcc>)
     5f4:	7010      	strb	r0, [r2, #0]
     5f6:	d1c2      	bne.n	57e <AD_get_complex_data+0x16>
	if ((ret = AD_set_control_mode(CTRL_INCREMENT_FREQ)) != I2C_OK) return ret;
     5f8:	2030      	movs	r0, #48	; 0x30
     5fa:	4b10      	ldr	r3, [pc, #64]	; (63c <AD_get_complex_data+0xd4>)
     5fc:	4798      	blx	r3
     5fe:	1e03      	subs	r3, r0, #0
     600:	4a0c      	ldr	r2, [pc, #48]	; (634 <AD_get_complex_data+0xcc>)
     602:	7010      	strb	r0, [r2, #0]
     604:	d1bb      	bne.n	57e <AD_get_complex_data+0x16>
		if ((ret = AD_get_bytes(_AD_reg[AD5933_STAT], &status_reg)) != I2C_OK) return ret;
     606:	4b0e      	ldr	r3, [pc, #56]	; (640 <AD_get_complex_data+0xd8>)
     608:	8958      	ldrh	r0, [r3, #10]
     60a:	466b      	mov	r3, sp
     60c:	1dd9      	adds	r1, r3, #7
     60e:	4b0d      	ldr	r3, [pc, #52]	; (644 <AD_get_complex_data+0xdc>)
     610:	4798      	blx	r3
     612:	1e03      	subs	r3, r0, #0
     614:	4a07      	ldr	r2, [pc, #28]	; (634 <AD_get_complex_data+0xcc>)
     616:	7010      	strb	r0, [r2, #0]
     618:	d1b1      	bne.n	57e <AD_get_complex_data+0x16>
	} while ((status_reg & STATUS_SWEEP_DONE) != STATUS_SWEEP_DONE); // sweep should be done as we have no increments expected
     61a:	466b      	mov	r3, sp
     61c:	3307      	adds	r3, #7
     61e:	781b      	ldrb	r3, [r3, #0]
     620:	075b      	lsls	r3, r3, #29
     622:	d5f0      	bpl.n	606 <AD_get_complex_data+0x9e>
	return AD_set_power_mode(POWER_STANDBY);
     624:	20b0      	movs	r0, #176	; 0xb0
     626:	4b02      	ldr	r3, [pc, #8]	; (630 <AD_get_complex_data+0xc8>)
     628:	4798      	blx	r3
     62a:	0003      	movs	r3, r0
     62c:	e7a7      	b.n	57e <AD_get_complex_data+0x16>
     62e:	46c0      	nop			; (mov r8, r8)
     630:	0000053d 	.word	0x0000053d
     634:	20000072 	.word	0x20000072
     638:	00000a41 	.word	0x00000a41
     63c:	00000269 	.word	0x00000269
     640:	0000392c 	.word	0x0000392c
     644:	00000115 	.word	0x00000115

00000648 <atmel_start_init>:

/**
 * Initializes MCU, drivers and middleware in the project
 **/
void atmel_start_init(void)
{
     648:	b510      	push	{r4, lr}
	system_init();
     64a:	4b01      	ldr	r3, [pc, #4]	; (650 <atmel_start_init+0x8>)
     64c:	4798      	blx	r3
}
     64e:	bd10      	pop	{r4, pc}
     650:	000007f1 	.word	0x000007f1

00000654 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
     654:	e7fe      	b.n	654 <Dummy_Handler>
	...

00000658 <Reset_Handler>:
{
     658:	b510      	push	{r4, lr}
        if (pSrc != pDest) {
     65a:	4a12      	ldr	r2, [pc, #72]	; (6a4 <Reset_Handler+0x4c>)
     65c:	4b12      	ldr	r3, [pc, #72]	; (6a8 <Reset_Handler+0x50>)
     65e:	429a      	cmp	r2, r3
     660:	d009      	beq.n	676 <Reset_Handler+0x1e>
     662:	4b11      	ldr	r3, [pc, #68]	; (6a8 <Reset_Handler+0x50>)
     664:	4a0f      	ldr	r2, [pc, #60]	; (6a4 <Reset_Handler+0x4c>)
     666:	e003      	b.n	670 <Reset_Handler+0x18>
                        *pDest++ = *pSrc++;
     668:	6811      	ldr	r1, [r2, #0]
     66a:	6019      	str	r1, [r3, #0]
     66c:	3304      	adds	r3, #4
     66e:	3204      	adds	r2, #4
                for (; pDest < &_erelocate;) {
     670:	490e      	ldr	r1, [pc, #56]	; (6ac <Reset_Handler+0x54>)
     672:	428b      	cmp	r3, r1
     674:	d3f8      	bcc.n	668 <Reset_Handler+0x10>
                        *pDest++ = *pSrc++;
     676:	4b0e      	ldr	r3, [pc, #56]	; (6b0 <Reset_Handler+0x58>)
     678:	e002      	b.n	680 <Reset_Handler+0x28>
                *pDest++ = 0;
     67a:	2200      	movs	r2, #0
     67c:	601a      	str	r2, [r3, #0]
     67e:	3304      	adds	r3, #4
        for (pDest = &_szero; pDest < &_ezero;) {
     680:	4a0c      	ldr	r2, [pc, #48]	; (6b4 <Reset_Handler+0x5c>)
     682:	4293      	cmp	r3, r2
     684:	d3f9      	bcc.n	67a <Reset_Handler+0x22>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
     686:	4a0c      	ldr	r2, [pc, #48]	; (6b8 <Reset_Handler+0x60>)
     688:	21ff      	movs	r1, #255	; 0xff
     68a:	4b0c      	ldr	r3, [pc, #48]	; (6bc <Reset_Handler+0x64>)
     68c:	438b      	bics	r3, r1
     68e:	6093      	str	r3, [r2, #8]
        NVMCTRL->CTRLB.bit.MANW = 1;
     690:	4a0b      	ldr	r2, [pc, #44]	; (6c0 <Reset_Handler+0x68>)
     692:	6851      	ldr	r1, [r2, #4]
     694:	2380      	movs	r3, #128	; 0x80
     696:	430b      	orrs	r3, r1
     698:	6053      	str	r3, [r2, #4]
        __libc_init_array();
     69a:	4b0a      	ldr	r3, [pc, #40]	; (6c4 <Reset_Handler+0x6c>)
     69c:	4798      	blx	r3
        main();
     69e:	4b0a      	ldr	r3, [pc, #40]	; (6c8 <Reset_Handler+0x70>)
     6a0:	4798      	blx	r3
     6a2:	e7fe      	b.n	6a2 <Reset_Handler+0x4a>
     6a4:	00003b54 	.word	0x00003b54
     6a8:	20000000 	.word	0x20000000
     6ac:	20000028 	.word	0x20000028
     6b0:	20000028 	.word	0x20000028
     6b4:	200000c0 	.word	0x200000c0
     6b8:	e000ed00 	.word	0xe000ed00
     6bc:	00000000 	.word	0x00000000
     6c0:	41004000 	.word	0x41004000
     6c4:	00003855 	.word	0x00003855
     6c8:	0000189d 	.word	0x0000189d

000006cc <ADC_0_PORT_init>:
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = ~data;
}

static inline void hri_port_clear_DIR_reg(const void *const hw, uint8_t submodule_index, hri_port_dir_reg_t mask)
{
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     6cc:	2280      	movs	r2, #128	; 0x80
     6ce:	23c0      	movs	r3, #192	; 0xc0
     6d0:	05db      	lsls	r3, r3, #23
     6d2:	605a      	str	r2, [r3, #4]

static inline void hri_port_write_WRCONFIG_reg(const void *const hw, uint8_t submodule_index,
                                               hri_port_wrconfig_reg_t data)
{
	PORT_CRITICAL_SECTION_ENTER();
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     6d4:	4a0a      	ldr	r2, [pc, #40]	; (700 <ADC_0_PORT_init+0x34>)
     6d6:	4b0b      	ldr	r3, [pc, #44]	; (704 <ADC_0_PORT_init+0x38>)
     6d8:	6293      	str	r3, [r2, #40]	; 0x28
     6da:	23c0      	movs	r3, #192	; 0xc0
     6dc:	061b      	lsls	r3, r3, #24
     6de:	6293      	str	r3, [r2, #40]	; 0x28
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     6e0:	2147      	movs	r1, #71	; 0x47
     6e2:	5c53      	ldrb	r3, [r2, r1]
	tmp &= ~PORT_PINCFG_PMUXEN;
     6e4:	2001      	movs	r0, #1
     6e6:	4383      	bics	r3, r0
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     6e8:	4303      	orrs	r3, r0
     6ea:	b2db      	uxtb	r3, r3
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     6ec:	5453      	strb	r3, [r2, r1]
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     6ee:	3914      	subs	r1, #20
     6f0:	5c53      	ldrb	r3, [r2, r1]
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     6f2:	200f      	movs	r0, #15
     6f4:	4003      	ands	r3, r0
	tmp |= PORT_PMUX_PMUXO(data);
     6f6:	2010      	movs	r0, #16
     6f8:	4303      	orrs	r3, r0
     6fa:	b2db      	uxtb	r3, r3
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     6fc:	5453      	strb	r3, [r2, r1]

	// Disable digital pin circuitry
	gpio_set_pin_direction(EMG_ADC, GPIO_DIRECTION_OFF);

	gpio_set_pin_function(EMG_ADC, PINMUX_PA07B_ADC_AIN7);
}
     6fe:	4770      	bx	lr
     700:	40002800 	.word	0x40002800
     704:	40000080 	.word	0x40000080

00000708 <ADC_0_CLOCK_init>:
}

static inline void hri_mclk_set_APBDMASK_ADC_bit(const void *const hw)
{
	MCLK_CRITICAL_SECTION_ENTER();
	((Mclk *)hw)->APBDMASK.reg |= MCLK_APBDMASK_ADC;
     708:	4a04      	ldr	r2, [pc, #16]	; (71c <ADC_0_CLOCK_init+0x14>)
     70a:	6a13      	ldr	r3, [r2, #32]
     70c:	2108      	movs	r1, #8
     70e:	430b      	orrs	r3, r1
     710:	6213      	str	r3, [r2, #32]
}

static inline void hri_gclk_write_PCHCTRL_reg(const void *const hw, uint8_t index, hri_gclk_pchctrl_reg_t data)
{
	GCLK_CRITICAL_SECTION_ENTER();
	((Gclk *)hw)->PCHCTRL[index].reg = data;
     712:	3138      	adds	r1, #56	; 0x38
     714:	23f8      	movs	r3, #248	; 0xf8
     716:	4a02      	ldr	r2, [pc, #8]	; (720 <ADC_0_CLOCK_init+0x18>)
     718:	50d1      	str	r1, [r2, r3]

void ADC_0_CLOCK_init(void)
{
	hri_mclk_set_APBDMASK_ADC_bit(MCLK);
	hri_gclk_write_PCHCTRL_reg(GCLK, ADC_GCLK_ID, CONF_GCLK_ADC_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
}
     71a:	4770      	bx	lr
     71c:	40000400 	.word	0x40000400
     720:	40001800 	.word	0x40001800

00000724 <ADC_0_init>:

void ADC_0_init(void)
{
     724:	b510      	push	{r4, lr}
	ADC_0_CLOCK_init();
     726:	4b05      	ldr	r3, [pc, #20]	; (73c <ADC_0_init+0x18>)
     728:	4798      	blx	r3
	ADC_0_PORT_init();
     72a:	4b05      	ldr	r3, [pc, #20]	; (740 <ADC_0_init+0x1c>)
     72c:	4798      	blx	r3
	adc_sync_init(&ADC_0, ADC, (void *)NULL);
     72e:	2200      	movs	r2, #0
     730:	4904      	ldr	r1, [pc, #16]	; (744 <ADC_0_init+0x20>)
     732:	4805      	ldr	r0, [pc, #20]	; (748 <ADC_0_init+0x24>)
     734:	4b05      	ldr	r3, [pc, #20]	; (74c <ADC_0_init+0x28>)
     736:	4798      	blx	r3
}
     738:	bd10      	pop	{r4, pc}
     73a:	46c0      	nop			; (mov r8, r8)
     73c:	00000709 	.word	0x00000709
     740:	000006cd 	.word	0x000006cd
     744:	43000c00 	.word	0x43000c00
     748:	20000078 	.word	0x20000078
     74c:	0000092d 	.word	0x0000092d

00000750 <I2C_MST_PORT_init>:

void I2C_MST_PORT_init(void)
{
     750:	b570      	push	{r4, r5, r6, lr}
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     752:	4b13      	ldr	r3, [pc, #76]	; (7a0 <I2C_MST_PORT_init+0x50>)
     754:	2050      	movs	r0, #80	; 0x50
     756:	5c19      	ldrb	r1, [r3, r0]
     758:	2204      	movs	r2, #4
     75a:	4391      	bics	r1, r2
     75c:	5419      	strb	r1, [r3, r0]
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     75e:	5c19      	ldrb	r1, [r3, r0]
	tmp &= ~PORT_PINCFG_PMUXEN;
     760:	2501      	movs	r5, #1
     762:	43a9      	bics	r1, r5
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     764:	2401      	movs	r4, #1
     766:	4321      	orrs	r1, r4
     768:	b2c9      	uxtb	r1, r1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     76a:	5419      	strb	r1, [r3, r0]
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     76c:	3818      	subs	r0, #24
     76e:	5c19      	ldrb	r1, [r3, r0]
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     770:	260f      	movs	r6, #15
     772:	43b1      	bics	r1, r6
	tmp |= PORT_PMUX_PMUXE(data);
     774:	2602      	movs	r6, #2
     776:	4331      	orrs	r1, r6
     778:	b2c9      	uxtb	r1, r1
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     77a:	5419      	strb	r1, [r3, r0]
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     77c:	2151      	movs	r1, #81	; 0x51
     77e:	5c5e      	ldrb	r6, [r3, r1]
     780:	4396      	bics	r6, r2
     782:	545e      	strb	r6, [r3, r1]
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     784:	5c5a      	ldrb	r2, [r3, r1]
	tmp &= ~PORT_PINCFG_PMUXEN;
     786:	43aa      	bics	r2, r5
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     788:	4322      	orrs	r2, r4
     78a:	b2d2      	uxtb	r2, r2
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     78c:	545a      	strb	r2, [r3, r1]
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     78e:	5c1a      	ldrb	r2, [r3, r0]
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     790:	3942      	subs	r1, #66	; 0x42
     792:	400a      	ands	r2, r1
	tmp |= PORT_PMUX_PMUXO(data);
     794:	2120      	movs	r1, #32
     796:	430a      	orrs	r2, r1
     798:	b2d2      	uxtb	r2, r2
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     79a:	541a      	strb	r2, [r3, r0]
	                       // <GPIO_PULL_UP"> Pull-up
	                       // <GPIO_PULL_DOWN"> Pull-down
	                       GPIO_PULL_OFF);

	gpio_set_pin_function(I2C_SCL, PINMUX_PA17C_SERCOM1_PAD1);
}
     79c:	bd70      	pop	{r4, r5, r6, pc}
     79e:	46c0      	nop			; (mov r8, r8)
     7a0:	40002800 	.word	0x40002800

000007a4 <I2C_MST_CLOCK_init>:
     7a4:	4b06      	ldr	r3, [pc, #24]	; (7c0 <I2C_MST_CLOCK_init+0x1c>)
     7a6:	2142      	movs	r1, #66	; 0x42
     7a8:	22cc      	movs	r2, #204	; 0xcc
     7aa:	5099      	str	r1, [r3, r2]
     7ac:	3101      	adds	r1, #1
     7ae:	3a08      	subs	r2, #8
     7b0:	5099      	str	r1, [r3, r2]
	((Mclk *)hw)->APBCMASK.reg |= MCLK_APBCMASK_SERCOM1;
     7b2:	4a04      	ldr	r2, [pc, #16]	; (7c4 <I2C_MST_CLOCK_init+0x20>)
     7b4:	69d3      	ldr	r3, [r2, #28]
     7b6:	3941      	subs	r1, #65	; 0x41
     7b8:	430b      	orrs	r3, r1
     7ba:	61d3      	str	r3, [r2, #28]
{
	hri_gclk_write_PCHCTRL_reg(GCLK, SERCOM1_GCLK_ID_CORE, CONF_GCLK_SERCOM1_CORE_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
	hri_gclk_write_PCHCTRL_reg(GCLK, SERCOM1_GCLK_ID_SLOW, CONF_GCLK_SERCOM1_SLOW_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));

	hri_mclk_set_APBCMASK_SERCOM1_bit(MCLK);
}
     7bc:	4770      	bx	lr
     7be:	46c0      	nop			; (mov r8, r8)
     7c0:	40001800 	.word	0x40001800
     7c4:	40000400 	.word	0x40000400

000007c8 <I2C_MST_init>:

void I2C_MST_init(void)
{
     7c8:	b510      	push	{r4, lr}
	I2C_MST_CLOCK_init();
     7ca:	4b04      	ldr	r3, [pc, #16]	; (7dc <I2C_MST_init+0x14>)
     7cc:	4798      	blx	r3
	i2c_m_sync_init(&I2C_MST, SERCOM1);
     7ce:	4904      	ldr	r1, [pc, #16]	; (7e0 <I2C_MST_init+0x18>)
     7d0:	4804      	ldr	r0, [pc, #16]	; (7e4 <I2C_MST_init+0x1c>)
     7d2:	4b05      	ldr	r3, [pc, #20]	; (7e8 <I2C_MST_init+0x20>)
     7d4:	4798      	blx	r3
	I2C_MST_PORT_init();
     7d6:	4b05      	ldr	r3, [pc, #20]	; (7ec <I2C_MST_init+0x24>)
     7d8:	4798      	blx	r3
}
     7da:	bd10      	pop	{r4, pc}
     7dc:	000007a5 	.word	0x000007a5
     7e0:	42000400 	.word	0x42000400
     7e4:	2000007c 	.word	0x2000007c
     7e8:	00000ac9 	.word	0x00000ac9
     7ec:	00000751 	.word	0x00000751

000007f0 <system_init>:

void system_init(void)
{
     7f0:	b570      	push	{r4, r5, r6, lr}
 * Currently the following initialization functions are supported:
 *  - System clock initialization
 */
static inline void init_mcu(void)
{
	_init_chip();
     7f2:	4b42      	ldr	r3, [pc, #264]	; (8fc <system_init+0x10c>)
     7f4:	4798      	blx	r3
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     7f6:	4b42      	ldr	r3, [pc, #264]	; (900 <system_init+0x110>)
     7f8:	2248      	movs	r2, #72	; 0x48
     7fa:	5c99      	ldrb	r1, [r3, r2]
     7fc:	2604      	movs	r6, #4
     7fe:	43b1      	bics	r1, r6
     800:	5499      	strb	r1, [r3, r2]
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     802:	5c98      	ldrb	r0, [r3, r2]
	tmp &= ~PORT_PINCFG_PMUXEN;
     804:	2101      	movs	r1, #1
     806:	4388      	bics	r0, r1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     808:	5498      	strb	r0, [r3, r2]
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     80a:	3201      	adds	r2, #1
     80c:	5c98      	ldrb	r0, [r3, r2]
     80e:	43b0      	bics	r0, r6
     810:	5498      	strb	r0, [r3, r2]
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     812:	5c98      	ldrb	r0, [r3, r2]
	tmp &= ~PORT_PINCFG_PMUXEN;
     814:	4388      	bics	r0, r1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     816:	5498      	strb	r0, [r3, r2]
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     818:	22c0      	movs	r2, #192	; 0xc0
     81a:	05d2      	lsls	r2, r2, #23
     81c:	2080      	movs	r0, #128	; 0x80
     81e:	00c0      	lsls	r0, r0, #3
     820:	6090      	str	r0, [r2, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     822:	4c38      	ldr	r4, [pc, #224]	; (904 <system_init+0x114>)
     824:	629c      	str	r4, [r3, #40]	; 0x28
     826:	24c0      	movs	r4, #192	; 0xc0
     828:	0624      	lsls	r4, r4, #24
     82a:	629c      	str	r4, [r3, #40]	; 0x28
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     82c:	6150      	str	r0, [r2, #20]
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     82e:	254a      	movs	r5, #74	; 0x4a
     830:	5d58      	ldrb	r0, [r3, r5]
     832:	43b0      	bics	r0, r6
     834:	5558      	strb	r0, [r3, r5]
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     836:	5d58      	ldrb	r0, [r3, r5]
	tmp &= ~PORT_PINCFG_PMUXEN;
     838:	4388      	bics	r0, r1
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     83a:	2601      	movs	r6, #1
     83c:	4330      	orrs	r0, r6
     83e:	b2c0      	uxtb	r0, r0
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     840:	5558      	strb	r0, [r3, r5]
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     842:	3d15      	subs	r5, #21
     844:	5d58      	ldrb	r0, [r3, r5]
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     846:	260f      	movs	r6, #15
     848:	43b0      	bics	r0, r6
	tmp |= PORT_PMUX_PMUXE(data);
     84a:	2607      	movs	r6, #7
     84c:	4330      	orrs	r0, r6
     84e:	b2c0      	uxtb	r0, r0
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     850:	5558      	strb	r0, [r3, r5]
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
     852:	2080      	movs	r0, #128	; 0x80
     854:	0100      	lsls	r0, r0, #4
     856:	6190      	str	r0, [r2, #24]
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     858:	6090      	str	r0, [r2, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     85a:	482b      	ldr	r0, [pc, #172]	; (908 <system_init+0x118>)
     85c:	6298      	str	r0, [r3, #40]	; 0x28
     85e:	629c      	str	r4, [r3, #40]	; 0x28
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     860:	3516      	adds	r5, #22
     862:	5d58      	ldrb	r0, [r3, r5]
	tmp &= ~PORT_PINCFG_PMUXEN;
     864:	4388      	bics	r0, r1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     866:	5558      	strb	r0, [r3, r5]
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
     868:	2080      	movs	r0, #128	; 0x80
     86a:	01c0      	lsls	r0, r0, #7
     86c:	6190      	str	r0, [r2, #24]
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     86e:	6090      	str	r0, [r2, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     870:	4826      	ldr	r0, [pc, #152]	; (90c <system_init+0x11c>)
     872:	6298      	str	r0, [r3, #40]	; 0x28
     874:	629c      	str	r4, [r3, #40]	; 0x28
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     876:	3503      	adds	r5, #3
     878:	5d58      	ldrb	r0, [r3, r5]
	tmp &= ~PORT_PINCFG_PMUXEN;
     87a:	4388      	bics	r0, r1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     87c:	5558      	strb	r0, [r3, r5]
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
     87e:	2080      	movs	r0, #128	; 0x80
     880:	0200      	lsls	r0, r0, #8
     882:	6190      	str	r0, [r2, #24]
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     884:	6090      	str	r0, [r2, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     886:	4822      	ldr	r0, [pc, #136]	; (910 <system_init+0x120>)
     888:	6298      	str	r0, [r3, #40]	; 0x28
     88a:	629c      	str	r4, [r3, #40]	; 0x28
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     88c:	244f      	movs	r4, #79	; 0x4f
     88e:	5d18      	ldrb	r0, [r3, r4]
	tmp &= ~PORT_PINCFG_PMUXEN;
     890:	4388      	bics	r0, r1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     892:	5518      	strb	r0, [r3, r4]
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     894:	2080      	movs	r0, #128	; 0x80
     896:	03c0      	lsls	r0, r0, #15
     898:	6150      	str	r0, [r2, #20]
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     89a:	6090      	str	r0, [r2, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     89c:	2080      	movs	r0, #128	; 0x80
     89e:	05c0      	lsls	r0, r0, #23
     8a0:	6298      	str	r0, [r3, #40]	; 0x28
     8a2:	4c1c      	ldr	r4, [pc, #112]	; (914 <system_init+0x124>)
     8a4:	629c      	str	r4, [r3, #40]	; 0x28
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     8a6:	3508      	adds	r5, #8
     8a8:	5d5c      	ldrb	r4, [r3, r5]
	tmp &= ~PORT_PINCFG_PMUXEN;
     8aa:	438c      	bics	r4, r1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     8ac:	555c      	strb	r4, [r3, r5]
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     8ae:	2480      	movs	r4, #128	; 0x80
     8b0:	0424      	lsls	r4, r4, #16
     8b2:	6154      	str	r4, [r2, #20]
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     8b4:	6094      	str	r4, [r2, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     8b6:	6298      	str	r0, [r3, #40]	; 0x28
     8b8:	4c17      	ldr	r4, [pc, #92]	; (918 <system_init+0x128>)
     8ba:	629c      	str	r4, [r3, #40]	; 0x28
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     8bc:	3501      	adds	r5, #1
     8be:	5d5c      	ldrb	r4, [r3, r5]
	tmp &= ~PORT_PINCFG_PMUXEN;
     8c0:	438c      	bics	r4, r1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     8c2:	555c      	strb	r4, [r3, r5]
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     8c4:	2480      	movs	r4, #128	; 0x80
     8c6:	0464      	lsls	r4, r4, #17
     8c8:	6154      	str	r4, [r2, #20]
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     8ca:	6094      	str	r4, [r2, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     8cc:	6298      	str	r0, [r3, #40]	; 0x28
     8ce:	4c13      	ldr	r4, [pc, #76]	; (91c <system_init+0x12c>)
     8d0:	629c      	str	r4, [r3, #40]	; 0x28
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     8d2:	3501      	adds	r5, #1
     8d4:	5d5c      	ldrb	r4, [r3, r5]
	tmp &= ~PORT_PINCFG_PMUXEN;
     8d6:	438c      	bics	r4, r1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     8d8:	555c      	strb	r4, [r3, r5]
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     8da:	2480      	movs	r4, #128	; 0x80
     8dc:	04a4      	lsls	r4, r4, #18
     8de:	6154      	str	r4, [r2, #20]
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     8e0:	6094      	str	r4, [r2, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     8e2:	6298      	str	r0, [r3, #40]	; 0x28
     8e4:	4a0e      	ldr	r2, [pc, #56]	; (920 <system_init+0x130>)
     8e6:	629a      	str	r2, [r3, #40]	; 0x28
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     8e8:	2059      	movs	r0, #89	; 0x59
     8ea:	5c1a      	ldrb	r2, [r3, r0]
	tmp &= ~PORT_PINCFG_PMUXEN;
     8ec:	438a      	bics	r2, r1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     8ee:	541a      	strb	r2, [r3, r0]
	// Set pin direction to output
	gpio_set_pin_direction(SW_IMP, GPIO_DIRECTION_OUT);

	gpio_set_pin_function(SW_IMP, GPIO_PIN_FUNCTION_OFF);

	ADC_0_init();
     8f0:	4b0c      	ldr	r3, [pc, #48]	; (924 <system_init+0x134>)
     8f2:	4798      	blx	r3

	I2C_MST_init();
     8f4:	4b0c      	ldr	r3, [pc, #48]	; (928 <system_init+0x138>)
     8f6:	4798      	blx	r3
}
     8f8:	bd70      	pop	{r4, r5, r6, pc}
     8fa:	46c0      	nop			; (mov r8, r8)
     8fc:	00000e71 	.word	0x00000e71
     900:	40002800 	.word	0x40002800
     904:	40000400 	.word	0x40000400
     908:	40000800 	.word	0x40000800
     90c:	40004000 	.word	0x40004000
     910:	40008000 	.word	0x40008000
     914:	c0000040 	.word	0xc0000040
     918:	c0000080 	.word	0xc0000080
     91c:	c0000100 	.word	0xc0000100
     920:	c0000200 	.word	0xc0000200
     924:	00000725 	.word	0x00000725
     928:	000007c9 	.word	0x000007c9

0000092c <adc_sync_init>:

/**
 * \brief Initialize ADC
 */
int32_t adc_sync_init(struct adc_sync_descriptor *const descr, void *const hw, void *const func)
{
     92c:	b570      	push	{r4, r5, r6, lr}
     92e:	0004      	movs	r4, r0
     930:	000d      	movs	r5, r1
	ASSERT(descr && hw);
     932:	2800      	cmp	r0, #0
     934:	d00d      	beq.n	952 <adc_sync_init+0x26>
     936:	2900      	cmp	r1, #0
     938:	d009      	beq.n	94e <adc_sync_init+0x22>
     93a:	2001      	movs	r0, #1
     93c:	2239      	movs	r2, #57	; 0x39
     93e:	4906      	ldr	r1, [pc, #24]	; (958 <adc_sync_init+0x2c>)
     940:	4b06      	ldr	r3, [pc, #24]	; (95c <adc_sync_init+0x30>)
     942:	4798      	blx	r3

	return _adc_sync_init(&descr->device, hw);
     944:	0029      	movs	r1, r5
     946:	0020      	movs	r0, r4
     948:	4b05      	ldr	r3, [pc, #20]	; (960 <adc_sync_init+0x34>)
     94a:	4798      	blx	r3
}
     94c:	bd70      	pop	{r4, r5, r6, pc}
	ASSERT(descr && hw);
     94e:	2000      	movs	r0, #0
     950:	e7f4      	b.n	93c <adc_sync_init+0x10>
     952:	2000      	movs	r0, #0
     954:	e7f2      	b.n	93c <adc_sync_init+0x10>
     956:	46c0      	nop			; (mov r8, r8)
     958:	00003940 	.word	0x00003940
     95c:	00000c31 	.word	0x00000c31
     960:	00000dc5 	.word	0x00000dc5

00000964 <adc_sync_enable_channel>:

/**
 * \brief Enable ADC
 */
int32_t adc_sync_enable_channel(struct adc_sync_descriptor *const descr, const uint8_t channel)
{
     964:	b570      	push	{r4, r5, r6, lr}
     966:	0004      	movs	r4, r0
     968:	000d      	movs	r5, r1
	ASSERT(descr);
     96a:	1e43      	subs	r3, r0, #1
     96c:	4198      	sbcs	r0, r3
     96e:	b2c0      	uxtb	r0, r0
     970:	224e      	movs	r2, #78	; 0x4e
     972:	4904      	ldr	r1, [pc, #16]	; (984 <adc_sync_enable_channel+0x20>)
     974:	4b04      	ldr	r3, [pc, #16]	; (988 <adc_sync_enable_channel+0x24>)
     976:	4798      	blx	r3
	_adc_sync_enable_channel(&descr->device, channel);
     978:	0029      	movs	r1, r5
     97a:	0020      	movs	r0, r4
     97c:	4b03      	ldr	r3, [pc, #12]	; (98c <adc_sync_enable_channel+0x28>)
     97e:	4798      	blx	r3

	return ERR_NONE;
}
     980:	2000      	movs	r0, #0
     982:	bd70      	pop	{r4, r5, r6, pc}
     984:	00003940 	.word	0x00003940
     988:	00000c31 	.word	0x00000c31
     98c:	00000dfd 	.word	0x00000dfd

00000990 <adc_sync_read_channel>:
/*
 * \brief Read data from ADC
 */
int32_t adc_sync_read_channel(struct adc_sync_descriptor *const descr, const uint8_t channel, uint8_t *const buffer,
                              const uint16_t length)
{
     990:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     992:	46ce      	mov	lr, r9
     994:	4647      	mov	r7, r8
     996:	b580      	push	{r7, lr}
     998:	0006      	movs	r6, r0
     99a:	000d      	movs	r5, r1
     99c:	4690      	mov	r8, r2
     99e:	4699      	mov	r9, r3
	uint8_t  data_size;
	uint16_t offset = 0;

	ASSERT(descr && buffer && length);
     9a0:	2800      	cmp	r0, #0
     9a2:	d01a      	beq.n	9da <adc_sync_read_channel+0x4a>
     9a4:	2a00      	cmp	r2, #0
     9a6:	d01a      	beq.n	9de <adc_sync_read_channel+0x4e>
     9a8:	464b      	mov	r3, r9
     9aa:	2b00      	cmp	r3, #0
     9ac:	d119      	bne.n	9e2 <adc_sync_read_channel+0x52>
     9ae:	2000      	movs	r0, #0
     9b0:	2267      	movs	r2, #103	; 0x67
     9b2:	491c      	ldr	r1, [pc, #112]	; (a24 <adc_sync_read_channel+0x94>)
     9b4:	4f1c      	ldr	r7, [pc, #112]	; (a28 <adc_sync_read_channel+0x98>)
     9b6:	47b8      	blx	r7
	data_size = _adc_sync_get_data_size(&descr->device);
     9b8:	0034      	movs	r4, r6
     9ba:	0030      	movs	r0, r6
     9bc:	4b1b      	ldr	r3, [pc, #108]	; (a2c <adc_sync_read_channel+0x9c>)
     9be:	4798      	blx	r3
     9c0:	0001      	movs	r1, r0
     9c2:	0006      	movs	r6, r0
	ASSERT(!(length % data_size));
     9c4:	4648      	mov	r0, r9
     9c6:	4b1a      	ldr	r3, [pc, #104]	; (a30 <adc_sync_read_channel+0xa0>)
     9c8:	4798      	blx	r3
     9ca:	4248      	negs	r0, r1
     9cc:	4148      	adcs	r0, r1
     9ce:	b2c0      	uxtb	r0, r0
     9d0:	2269      	movs	r2, #105	; 0x69
     9d2:	4914      	ldr	r1, [pc, #80]	; (a24 <adc_sync_read_channel+0x94>)
     9d4:	47b8      	blx	r7
	uint16_t offset = 0;
     9d6:	2700      	movs	r7, #0
     9d8:	e009      	b.n	9ee <adc_sync_read_channel+0x5e>
	ASSERT(descr && buffer && length);
     9da:	2000      	movs	r0, #0
     9dc:	e7e8      	b.n	9b0 <adc_sync_read_channel+0x20>
     9de:	2000      	movs	r0, #0
     9e0:	e7e6      	b.n	9b0 <adc_sync_read_channel+0x20>
     9e2:	2001      	movs	r0, #1
     9e4:	e7e4      	b.n	9b0 <adc_sync_read_channel+0x20>
		result         = _adc_sync_read_channel_data(&descr->device, channel);
		buffer[offset] = result;
		if (1 < data_size) {
			buffer[offset + 1] = result >> 8;
		}
		offset += data_size;
     9e6:	19bf      	adds	r7, r7, r6
     9e8:	b2bf      	uxth	r7, r7
	} while (offset < length);
     9ea:	45b9      	cmp	r9, r7
     9ec:	d915      	bls.n	a1a <adc_sync_read_channel+0x8a>
		_adc_sync_convert(&descr->device);
     9ee:	0020      	movs	r0, r4
     9f0:	4b10      	ldr	r3, [pc, #64]	; (a34 <adc_sync_read_channel+0xa4>)
     9f2:	4798      	blx	r3
		while (!_adc_sync_is_channel_conversion_done(&descr->device, channel))
     9f4:	0029      	movs	r1, r5
     9f6:	0020      	movs	r0, r4
     9f8:	4b0f      	ldr	r3, [pc, #60]	; (a38 <adc_sync_read_channel+0xa8>)
     9fa:	4798      	blx	r3
     9fc:	2800      	cmp	r0, #0
     9fe:	d0f9      	beq.n	9f4 <adc_sync_read_channel+0x64>
		result         = _adc_sync_read_channel_data(&descr->device, channel);
     a00:	0029      	movs	r1, r5
     a02:	0020      	movs	r0, r4
     a04:	4b0d      	ldr	r3, [pc, #52]	; (a3c <adc_sync_read_channel+0xac>)
     a06:	4798      	blx	r3
		buffer[offset] = result;
     a08:	4643      	mov	r3, r8
     a0a:	55d8      	strb	r0, [r3, r7]
		if (1 < data_size) {
     a0c:	2e01      	cmp	r6, #1
     a0e:	d9ea      	bls.n	9e6 <adc_sync_read_channel+0x56>
			buffer[offset + 1] = result >> 8;
     a10:	1c7b      	adds	r3, r7, #1
     a12:	0a00      	lsrs	r0, r0, #8
     a14:	4642      	mov	r2, r8
     a16:	54d0      	strb	r0, [r2, r3]
     a18:	e7e5      	b.n	9e6 <adc_sync_read_channel+0x56>

	return offset;
}
     a1a:	0038      	movs	r0, r7
     a1c:	bc0c      	pop	{r2, r3}
     a1e:	4690      	mov	r8, r2
     a20:	4699      	mov	r9, r3
     a22:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     a24:	00003940 	.word	0x00003940
     a28:	00000c31 	.word	0x00000c31
     a2c:	00000e11 	.word	0x00000e11
     a30:	000022e9 	.word	0x000022e9
     a34:	00000e31 	.word	0x00000e31
     a38:	00000e27 	.word	0x00000e27
     a3c:	00000e45 	.word	0x00000e45

00000a40 <delay_us>:

/**
 * \brief Perform delay in us
 */
void delay_us(const uint16_t us)
{
     a40:	b510      	push	{r4, lr}
	_delay_cycles(hardware, _get_cycles_for_us(us));
     a42:	4b04      	ldr	r3, [pc, #16]	; (a54 <delay_us+0x14>)
     a44:	681c      	ldr	r4, [r3, #0]
     a46:	4b04      	ldr	r3, [pc, #16]	; (a58 <delay_us+0x18>)
     a48:	4798      	blx	r3
     a4a:	0001      	movs	r1, r0
     a4c:	0020      	movs	r0, r4
     a4e:	4b03      	ldr	r3, [pc, #12]	; (a5c <delay_us+0x1c>)
     a50:	4798      	blx	r3
}
     a52:	bd10      	pop	{r4, pc}
     a54:	2000004c 	.word	0x2000004c
     a58:	00000e4d 	.word	0x00000e4d
     a5c:	00000e69 	.word	0x00000e69

00000a60 <i2c_m_sync_write>:

/**
 * \brief Sync version of I2C I/O write
 */
static int32_t i2c_m_sync_write(struct io_descriptor *io, const uint8_t *buf, const uint16_t n)
{
     a60:	b510      	push	{r4, lr}
     a62:	b084      	sub	sp, #16
	struct i2c_m_sync_desc *i2c = CONTAINER_OF(io, struct i2c_m_sync_desc, io);
	struct _i2c_m_msg       msg;
	int32_t                 ret;

	msg.addr   = i2c->slave_addr;
     a64:	3814      	subs	r0, #20
     a66:	8b84      	ldrh	r4, [r0, #28]
     a68:	ab01      	add	r3, sp, #4
     a6a:	801c      	strh	r4, [r3, #0]
	msg.len    = n;
     a6c:	0014      	movs	r4, r2
     a6e:	9202      	str	r2, [sp, #8]
	msg.flags  = I2C_M_STOP;
     a70:	4a06      	ldr	r2, [pc, #24]	; (a8c <i2c_m_sync_write+0x2c>)
     a72:	805a      	strh	r2, [r3, #2]
	msg.buffer = (uint8_t *)buf;
     a74:	9103      	str	r1, [sp, #12]

	ret = _i2c_m_sync_transfer(&i2c->device, &msg);
     a76:	0019      	movs	r1, r3
     a78:	4b05      	ldr	r3, [pc, #20]	; (a90 <i2c_m_sync_write+0x30>)
     a7a:	4798      	blx	r3

	if (ret) {
     a7c:	2800      	cmp	r0, #0
     a7e:	d102      	bne.n	a86 <i2c_m_sync_write+0x26>
		return ret;
	}

	return n;
}
     a80:	0020      	movs	r0, r4
     a82:	b004      	add	sp, #16
     a84:	bd10      	pop	{r4, pc}
		return ret;
     a86:	0004      	movs	r4, r0
     a88:	e7fa      	b.n	a80 <i2c_m_sync_write+0x20>
     a8a:	46c0      	nop			; (mov r8, r8)
     a8c:	ffff8000 	.word	0xffff8000
     a90:	000014b1 	.word	0x000014b1

00000a94 <i2c_m_sync_read>:
{
     a94:	b510      	push	{r4, lr}
     a96:	b084      	sub	sp, #16
	msg.addr   = i2c->slave_addr;
     a98:	3814      	subs	r0, #20
     a9a:	8b84      	ldrh	r4, [r0, #28]
     a9c:	ab01      	add	r3, sp, #4
     a9e:	801c      	strh	r4, [r3, #0]
	msg.len    = n;
     aa0:	0014      	movs	r4, r2
     aa2:	9202      	str	r2, [sp, #8]
	msg.flags  = I2C_M_STOP | I2C_M_RD;
     aa4:	4a06      	ldr	r2, [pc, #24]	; (ac0 <i2c_m_sync_read+0x2c>)
     aa6:	805a      	strh	r2, [r3, #2]
	msg.buffer = buf;
     aa8:	9103      	str	r1, [sp, #12]
	ret = _i2c_m_sync_transfer(&i2c->device, &msg);
     aaa:	0019      	movs	r1, r3
     aac:	4b05      	ldr	r3, [pc, #20]	; (ac4 <i2c_m_sync_read+0x30>)
     aae:	4798      	blx	r3
	if (ret) {
     ab0:	2800      	cmp	r0, #0
     ab2:	d102      	bne.n	aba <i2c_m_sync_read+0x26>
}
     ab4:	0020      	movs	r0, r4
     ab6:	b004      	add	sp, #16
     ab8:	bd10      	pop	{r4, pc}
		return ret;
     aba:	0004      	movs	r4, r0
     abc:	e7fa      	b.n	ab4 <i2c_m_sync_read+0x20>
     abe:	46c0      	nop			; (mov r8, r8)
     ac0:	ffff8001 	.word	0xffff8001
     ac4:	000014b1 	.word	0x000014b1

00000ac8 <i2c_m_sync_init>:

/**
 * \brief Sync version of i2c initialize
 */
int32_t i2c_m_sync_init(struct i2c_m_sync_desc *i2c, void *hw)
{
     ac8:	b570      	push	{r4, r5, r6, lr}
     aca:	0004      	movs	r4, r0
     acc:	000d      	movs	r5, r1
	int32_t init_status;
	ASSERT(i2c);
     ace:	1e43      	subs	r3, r0, #1
     ad0:	4198      	sbcs	r0, r3
     ad2:	b2c0      	uxtb	r0, r0
     ad4:	225e      	movs	r2, #94	; 0x5e
     ad6:	4907      	ldr	r1, [pc, #28]	; (af4 <i2c_m_sync_init+0x2c>)
     ad8:	4b07      	ldr	r3, [pc, #28]	; (af8 <i2c_m_sync_init+0x30>)
     ada:	4798      	blx	r3

	init_status = _i2c_m_sync_init(&i2c->device, hw);
     adc:	0029      	movs	r1, r5
     ade:	0020      	movs	r0, r4
     ae0:	4b06      	ldr	r3, [pc, #24]	; (afc <i2c_m_sync_init+0x34>)
     ae2:	4798      	blx	r3
	if (init_status) {
     ae4:	2800      	cmp	r0, #0
     ae6:	d103      	bne.n	af0 <i2c_m_sync_init+0x28>
		return init_status;
	}

	/* Init I/O */
	i2c->io.read  = i2c_m_sync_read;
     ae8:	4b05      	ldr	r3, [pc, #20]	; (b00 <i2c_m_sync_init+0x38>)
     aea:	61a3      	str	r3, [r4, #24]
	i2c->io.write = i2c_m_sync_write;
     aec:	4b05      	ldr	r3, [pc, #20]	; (b04 <i2c_m_sync_init+0x3c>)
     aee:	6163      	str	r3, [r4, #20]

	return ERR_NONE;
}
     af0:	bd70      	pop	{r4, r5, r6, pc}
     af2:	46c0      	nop			; (mov r8, r8)
     af4:	0000395c 	.word	0x0000395c
     af8:	00000c31 	.word	0x00000c31
     afc:	00001401 	.word	0x00001401
     b00:	00000a95 	.word	0x00000a95
     b04:	00000a61 	.word	0x00000a61

00000b08 <i2c_m_sync_enable>:

/**
 * \brief Sync version of i2c enable
 */
int32_t i2c_m_sync_enable(struct i2c_m_sync_desc *i2c)
{
     b08:	b510      	push	{r4, lr}
	return _i2c_m_sync_enable(&i2c->device);
     b0a:	4b01      	ldr	r3, [pc, #4]	; (b10 <i2c_m_sync_enable+0x8>)
     b0c:	4798      	blx	r3
}
     b0e:	bd10      	pop	{r4, pc}
     b10:	00001431 	.word	0x00001431

00000b14 <i2c_m_sync_set_slaveaddr>:
/**
 * \brief Sync version of i2c set slave address
 */
int32_t i2c_m_sync_set_slaveaddr(struct i2c_m_sync_desc *i2c, int16_t addr, int32_t addr_len)
{
	return i2c->slave_addr = (addr & 0x3ff) | (addr_len & I2C_M_TEN);
     b14:	0589      	lsls	r1, r1, #22
     b16:	0d89      	lsrs	r1, r1, #22
     b18:	2380      	movs	r3, #128	; 0x80
     b1a:	00db      	lsls	r3, r3, #3
     b1c:	401a      	ands	r2, r3
     b1e:	430a      	orrs	r2, r1
     b20:	8382      	strh	r2, [r0, #28]
}
     b22:	0010      	movs	r0, r2
     b24:	4770      	bx	lr
	...

00000b28 <i2c_m_sync_cmd_write>:

/**
 * \brief Sync version of i2c write command
 */
int32_t i2c_m_sync_cmd_write(struct i2c_m_sync_desc *i2c, uint8_t reg, uint8_t *buffer, uint8_t length)
{
     b28:	b570      	push	{r4, r5, r6, lr}
     b2a:	b086      	sub	sp, #24
     b2c:	0004      	movs	r4, r0
     b2e:	0016      	movs	r6, r2
     b30:	001d      	movs	r5, r3
     b32:	466b      	mov	r3, sp
     b34:	71d9      	strb	r1, [r3, #7]
     b36:	3307      	adds	r3, #7
	struct _i2c_m_msg msg;
	int32_t           ret;

	msg.addr   = i2c->slave_addr;
     b38:	8b82      	ldrh	r2, [r0, #28]
     b3a:	a903      	add	r1, sp, #12
     b3c:	800a      	strh	r2, [r1, #0]
	msg.len    = 1;
     b3e:	2201      	movs	r2, #1
     b40:	604a      	str	r2, [r1, #4]
	msg.flags  = 0;
     b42:	2200      	movs	r2, #0
     b44:	804a      	strh	r2, [r1, #2]
	msg.buffer = &reg;
     b46:	608b      	str	r3, [r1, #8]

	ret = _i2c_m_sync_transfer(&i2c->device, &msg);
     b48:	4b07      	ldr	r3, [pc, #28]	; (b68 <i2c_m_sync_cmd_write+0x40>)
     b4a:	4798      	blx	r3

	if (ret != 0) {
     b4c:	2800      	cmp	r0, #0
     b4e:	d001      	beq.n	b54 <i2c_m_sync_cmd_write+0x2c>
		/* error occurred */
		return ret;
	}

	return ERR_NONE;
}
     b50:	b006      	add	sp, #24
     b52:	bd70      	pop	{r4, r5, r6, pc}
	msg.flags  = I2C_M_STOP;
     b54:	a903      	add	r1, sp, #12
     b56:	4b05      	ldr	r3, [pc, #20]	; (b6c <i2c_m_sync_cmd_write+0x44>)
     b58:	804b      	strh	r3, [r1, #2]
	msg.buffer = buffer;
     b5a:	608e      	str	r6, [r1, #8]
	msg.len    = length;
     b5c:	604d      	str	r5, [r1, #4]
	ret = _i2c_m_sync_transfer(&i2c->device, &msg);
     b5e:	0020      	movs	r0, r4
     b60:	4b01      	ldr	r3, [pc, #4]	; (b68 <i2c_m_sync_cmd_write+0x40>)
     b62:	4798      	blx	r3
     b64:	e7f4      	b.n	b50 <i2c_m_sync_cmd_write+0x28>
     b66:	46c0      	nop			; (mov r8, r8)
     b68:	000014b1 	.word	0x000014b1
     b6c:	ffff8000 	.word	0xffff8000

00000b70 <i2c_m_sync_cmd_read>:

/**
 * \brief Sync version of i2c read command
 */
int32_t i2c_m_sync_cmd_read(struct i2c_m_sync_desc *i2c, uint8_t reg, uint8_t *buffer, uint8_t length)
{
     b70:	b570      	push	{r4, r5, r6, lr}
     b72:	b086      	sub	sp, #24
     b74:	0004      	movs	r4, r0
     b76:	0016      	movs	r6, r2
     b78:	001d      	movs	r5, r3
     b7a:	466b      	mov	r3, sp
     b7c:	71d9      	strb	r1, [r3, #7]
     b7e:	3307      	adds	r3, #7
	struct _i2c_m_msg msg;
	int32_t           ret;

	msg.addr   = i2c->slave_addr;
     b80:	8b82      	ldrh	r2, [r0, #28]
     b82:	a903      	add	r1, sp, #12
     b84:	800a      	strh	r2, [r1, #0]
	msg.len    = 1;
     b86:	2201      	movs	r2, #1
     b88:	604a      	str	r2, [r1, #4]
	msg.flags  = 0;
     b8a:	2200      	movs	r2, #0
     b8c:	804a      	strh	r2, [r1, #2]
	msg.buffer = &reg;
     b8e:	608b      	str	r3, [r1, #8]

	ret = _i2c_m_sync_transfer(&i2c->device, &msg);
     b90:	4b07      	ldr	r3, [pc, #28]	; (bb0 <i2c_m_sync_cmd_read+0x40>)
     b92:	4798      	blx	r3

	if (ret != 0) {
     b94:	2800      	cmp	r0, #0
     b96:	d001      	beq.n	b9c <i2c_m_sync_cmd_read+0x2c>
		/* error occurred */
		return ret;
	}

	return ERR_NONE;
}
     b98:	b006      	add	sp, #24
     b9a:	bd70      	pop	{r4, r5, r6, pc}
	msg.flags  = I2C_M_STOP | I2C_M_RD;
     b9c:	a903      	add	r1, sp, #12
     b9e:	4b05      	ldr	r3, [pc, #20]	; (bb4 <i2c_m_sync_cmd_read+0x44>)
     ba0:	804b      	strh	r3, [r1, #2]
	msg.buffer = buffer;
     ba2:	608e      	str	r6, [r1, #8]
	msg.len    = length;
     ba4:	604d      	str	r5, [r1, #4]
	ret = _i2c_m_sync_transfer(&i2c->device, &msg);
     ba6:	0020      	movs	r0, r4
     ba8:	4b01      	ldr	r3, [pc, #4]	; (bb0 <i2c_m_sync_cmd_read+0x40>)
     baa:	4798      	blx	r3
     bac:	e7f4      	b.n	b98 <i2c_m_sync_cmd_read+0x28>
     bae:	46c0      	nop			; (mov r8, r8)
     bb0:	000014b1 	.word	0x000014b1
     bb4:	ffff8001 	.word	0xffff8001

00000bb8 <i2c_m_sync_get_io_descriptor>:
/**
 * \brief Retrieve I/O descriptor
 */
int32_t i2c_m_sync_get_io_descriptor(struct i2c_m_sync_desc *const i2c, struct io_descriptor **io)
{
	*io = &i2c->io;
     bb8:	3014      	adds	r0, #20
     bba:	6008      	str	r0, [r1, #0]
	return ERR_NONE;
}
     bbc:	2000      	movs	r0, #0
     bbe:	4770      	bx	lr

00000bc0 <io_write>:

/**
 * \brief I/O write interface
 */
int32_t io_write(struct io_descriptor *const io_descr, const uint8_t *const buf, const uint16_t length)
{
     bc0:	b570      	push	{r4, r5, r6, lr}
     bc2:	0004      	movs	r4, r0
     bc4:	000d      	movs	r5, r1
     bc6:	0016      	movs	r6, r2
	ASSERT(io_descr && buf);
     bc8:	2800      	cmp	r0, #0
     bca:	d00e      	beq.n	bea <io_write+0x2a>
     bcc:	2900      	cmp	r1, #0
     bce:	d00a      	beq.n	be6 <io_write+0x26>
     bd0:	2001      	movs	r0, #1
     bd2:	2234      	movs	r2, #52	; 0x34
     bd4:	4906      	ldr	r1, [pc, #24]	; (bf0 <io_write+0x30>)
     bd6:	4b07      	ldr	r3, [pc, #28]	; (bf4 <io_write+0x34>)
     bd8:	4798      	blx	r3
	return io_descr->write(io_descr, buf, length);
     bda:	6823      	ldr	r3, [r4, #0]
     bdc:	0032      	movs	r2, r6
     bde:	0029      	movs	r1, r5
     be0:	0020      	movs	r0, r4
     be2:	4798      	blx	r3
}
     be4:	bd70      	pop	{r4, r5, r6, pc}
	ASSERT(io_descr && buf);
     be6:	2000      	movs	r0, #0
     be8:	e7f3      	b.n	bd2 <io_write+0x12>
     bea:	2000      	movs	r0, #0
     bec:	e7f1      	b.n	bd2 <io_write+0x12>
     bee:	46c0      	nop			; (mov r8, r8)
     bf0:	00003978 	.word	0x00003978
     bf4:	00000c31 	.word	0x00000c31

00000bf8 <io_read>:

/**
 * \brief I/O read interface
 */
int32_t io_read(struct io_descriptor *const io_descr, uint8_t *const buf, const uint16_t length)
{
     bf8:	b570      	push	{r4, r5, r6, lr}
     bfa:	0004      	movs	r4, r0
     bfc:	000d      	movs	r5, r1
     bfe:	0016      	movs	r6, r2
	ASSERT(io_descr && buf);
     c00:	2800      	cmp	r0, #0
     c02:	d00e      	beq.n	c22 <io_read+0x2a>
     c04:	2900      	cmp	r1, #0
     c06:	d00a      	beq.n	c1e <io_read+0x26>
     c08:	2001      	movs	r0, #1
     c0a:	223d      	movs	r2, #61	; 0x3d
     c0c:	4906      	ldr	r1, [pc, #24]	; (c28 <io_read+0x30>)
     c0e:	4b07      	ldr	r3, [pc, #28]	; (c2c <io_read+0x34>)
     c10:	4798      	blx	r3
	return io_descr->read(io_descr, buf, length);
     c12:	6863      	ldr	r3, [r4, #4]
     c14:	0032      	movs	r2, r6
     c16:	0029      	movs	r1, r5
     c18:	0020      	movs	r0, r4
     c1a:	4798      	blx	r3
}
     c1c:	bd70      	pop	{r4, r5, r6, pc}
	ASSERT(io_descr && buf);
     c1e:	2000      	movs	r0, #0
     c20:	e7f3      	b.n	c0a <io_read+0x12>
     c22:	2000      	movs	r0, #0
     c24:	e7f1      	b.n	c0a <io_read+0x12>
     c26:	46c0      	nop			; (mov r8, r8)
     c28:	00003978 	.word	0x00003978
     c2c:	00000c31 	.word	0x00000c31

00000c30 <assert>:
/**
 * \brief Assert function
 */
void assert(const bool condition, const char *const file, const int line)
{
	if (!(condition)) {
     c30:	2800      	cmp	r0, #0
     c32:	d100      	bne.n	c36 <assert+0x6>
		__asm("BKPT #0");
     c34:	be00      	bkpt	0x0000
	}
	(void)file;
	(void)line;
}
     c36:	4770      	bx	lr

00000c38 <_adc_get_hardware_index>:
static uint8_t _adc_get_hardware_index(const void *const hw)
{

	(void)hw;
	return 0;
}
     c38:	2000      	movs	r0, #0
     c3a:	4770      	bx	lr

00000c3c <_adc_get_regs>:
/** \brief Return the pointer to register settings of specific ADC
 *  \param[in] hw_addr The hardware register base address.
 *  \return Pointer to register settings of specific ADC.
 */
static uint8_t _adc_get_regs(const uint32_t hw_addr)
{
     c3c:	b510      	push	{r4, lr}
	uint8_t n = _adc_get_hardware_index((const void *)hw_addr);
     c3e:	4b0b      	ldr	r3, [pc, #44]	; (c6c <_adc_get_regs+0x30>)
     c40:	4798      	blx	r3
     c42:	0002      	movs	r2, r0
	uint8_t i;

	for (i = 0; i < sizeof(_adcs) / sizeof(struct adc_configuration); i++) {
     c44:	2000      	movs	r0, #0
     c46:	2800      	cmp	r0, #0
     c48:	d006      	beq.n	c58 <_adc_get_regs+0x1c>
		if (_adcs[i].number == n) {
			return i;
		}
	}

	ASSERT(false);
     c4a:	228c      	movs	r2, #140	; 0x8c
     c4c:	4908      	ldr	r1, [pc, #32]	; (c70 <_adc_get_regs+0x34>)
     c4e:	2000      	movs	r0, #0
     c50:	4b08      	ldr	r3, [pc, #32]	; (c74 <_adc_get_regs+0x38>)
     c52:	4798      	blx	r3
	return 0;
     c54:	2000      	movs	r0, #0
}
     c56:	bd10      	pop	{r4, pc}
		if (_adcs[i].number == n) {
     c58:	00c3      	lsls	r3, r0, #3
     c5a:	1a1b      	subs	r3, r3, r0
     c5c:	0099      	lsls	r1, r3, #2
     c5e:	4b06      	ldr	r3, [pc, #24]	; (c78 <_adc_get_regs+0x3c>)
     c60:	5ccb      	ldrb	r3, [r1, r3]
     c62:	429a      	cmp	r2, r3
     c64:	d0f7      	beq.n	c56 <_adc_get_regs+0x1a>
	for (i = 0; i < sizeof(_adcs) / sizeof(struct adc_configuration); i++) {
     c66:	3001      	adds	r0, #1
     c68:	b2c0      	uxtb	r0, r0
     c6a:	e7ec      	b.n	c46 <_adc_get_regs+0xa>
     c6c:	00000c39 	.word	0x00000c39
     c70:	000039a8 	.word	0x000039a8
     c74:	00000c31 	.word	0x00000c31
     c78:	0000398c 	.word	0x0000398c

00000c7c <_adc_init>:
 *
 * \param[in] hw The pointer to hardware instance
 * \param[in] i The number of hardware instance
 */
static int32_t _adc_init(void *const hw, const uint8_t i)
{
     c7c:	b570      	push	{r4, r5, r6, lr}
     c7e:	0004      	movs	r4, r0
     c80:	000d      	movs	r5, r1
	uint16_t calib_reg = 0;
	calib_reg          = ADC_CALIB_BIASREFBUF((*(uint32_t *)ADC_FUSES_BIASREFBUF_ADDR >> ADC_FUSES_BIASREFBUF_Pos))
     c82:	4b4b      	ldr	r3, [pc, #300]	; (db0 <_adc_init+0x134>)
     c84:	681b      	ldr	r3, [r3, #0]
     c86:	021e      	lsls	r6, r3, #8
     c88:	22e0      	movs	r2, #224	; 0xe0
     c8a:	00d2      	lsls	r2, r2, #3
     c8c:	4032      	ands	r2, r6
	            | ADC_CALIB_BIASCOMP((*(uint32_t *)ADC_FUSES_BIASCOMP_ADDR >> ADC_FUSES_BIASCOMP_Pos));
     c8e:	08db      	lsrs	r3, r3, #3
     c90:	2607      	movs	r6, #7
     c92:	401e      	ands	r6, r3
	calib_reg          = ADC_CALIB_BIASREFBUF((*(uint32_t *)ADC_FUSES_BIASREFBUF_ADDR >> ADC_FUSES_BIASREFBUF_Pos))
     c94:	4316      	orrs	r6, r2

	ASSERT(hw == ADC);
     c96:	4b47      	ldr	r3, [pc, #284]	; (db4 <_adc_init+0x138>)
     c98:	18c0      	adds	r0, r0, r3
     c9a:	4243      	negs	r3, r0
     c9c:	4158      	adcs	r0, r3
     c9e:	b2c0      	uxtb	r0, r0
     ca0:	22ad      	movs	r2, #173	; 0xad
     ca2:	4945      	ldr	r1, [pc, #276]	; (db8 <_adc_init+0x13c>)
     ca4:	4b45      	ldr	r3, [pc, #276]	; (dbc <_adc_init+0x140>)
     ca6:	4798      	blx	r3
	};
}

static inline bool hri_adc_is_syncing(const void *const hw, hri_adc_syncbusy_reg_t reg)
{
	return ((Adc *)hw)->SYNCBUSY.reg & reg;
     ca8:	8c23      	ldrh	r3, [r4, #32]

	if (!hri_adc_is_syncing(hw, ADC_SYNCBUSY_SWRST)) {
     caa:	07db      	lsls	r3, r3, #31
     cac:	d414      	bmi.n	cd8 <_adc_init+0x5c>
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
     cae:	8c23      	ldrh	r3, [r4, #32]
     cb0:	079b      	lsls	r3, r3, #30
     cb2:	d1fc      	bne.n	cae <_adc_init+0x32>

static inline hri_adc_ctrla_reg_t hri_adc_get_CTRLA_reg(const void *const hw, hri_adc_ctrla_reg_t mask)
{
	uint8_t tmp;
	hri_adc_wait_for_sync(hw, ADC_SYNCBUSY_SWRST | ADC_SYNCBUSY_ENABLE);
	tmp = ((Adc *)hw)->CTRLA.reg;
     cb4:	7823      	ldrb	r3, [r4, #0]
		if (hri_adc_get_CTRLA_reg(hw, ADC_CTRLA_ENABLE)) {
     cb6:	079b      	lsls	r3, r3, #30
     cb8:	d509      	bpl.n	cce <_adc_init+0x52>
	((Adc *)hw)->CTRLA.reg &= ~ADC_CTRLA_ENABLE;
     cba:	7823      	ldrb	r3, [r4, #0]
     cbc:	2202      	movs	r2, #2
     cbe:	4393      	bics	r3, r2
     cc0:	7023      	strb	r3, [r4, #0]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
     cc2:	8c23      	ldrh	r3, [r4, #32]
     cc4:	079b      	lsls	r3, r3, #30
     cc6:	d1fc      	bne.n	cc2 <_adc_init+0x46>
     cc8:	8c23      	ldrh	r3, [r4, #32]
     cca:	079b      	lsls	r3, r3, #30
     ccc:	d4fc      	bmi.n	cc8 <_adc_init+0x4c>
}

static inline void hri_adc_write_CTRLA_reg(const void *const hw, hri_adc_ctrla_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->CTRLA.reg = data;
     cce:	2301      	movs	r3, #1
     cd0:	7023      	strb	r3, [r4, #0]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
     cd2:	8c23      	ldrh	r3, [r4, #32]
     cd4:	079b      	lsls	r3, r3, #30
     cd6:	d1fc      	bne.n	cd2 <_adc_init+0x56>
     cd8:	8c23      	ldrh	r3, [r4, #32]
     cda:	07db      	lsls	r3, r3, #31
     cdc:	d4fc      	bmi.n	cd8 <_adc_init+0x5c>
}

static inline void hri_adc_write_CALIB_reg(const void *const hw, hri_adc_calib_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->CALIB.reg = data;
     cde:	85a6      	strh	r6, [r4, #44]	; 0x2c
		hri_adc_write_CTRLA_reg(hw, ADC_CTRLA_SWRST);
	}
	hri_adc_wait_for_sync(hw, ADC_SYNCBUSY_SWRST);

	hri_adc_write_CALIB_reg(hw, calib_reg);
	hri_adc_write_CTRLB_reg(hw, _adcs[i].ctrl_b);
     ce0:	00ea      	lsls	r2, r5, #3
     ce2:	1b52      	subs	r2, r2, r5
     ce4:	0091      	lsls	r1, r2, #2
     ce6:	4b36      	ldr	r3, [pc, #216]	; (dc0 <_adc_init+0x144>)
     ce8:	185b      	adds	r3, r3, r1
     cea:	789a      	ldrb	r2, [r3, #2]
	((Adc *)hw)->CTRLB.reg = data;
     cec:	7062      	strb	r2, [r4, #1]
	hri_adc_write_REFCTRL_reg(hw, _adcs[i].ref_ctrl);
     cee:	78da      	ldrb	r2, [r3, #3]
	((Adc *)hw)->REFCTRL.reg = data;
     cf0:	70a2      	strb	r2, [r4, #2]
	hri_adc_write_EVCTRL_reg(hw, _adcs[i].ev_ctrl);
     cf2:	791a      	ldrb	r2, [r3, #4]
	((Adc *)hw)->EVCTRL.reg = data;
     cf4:	70e2      	strb	r2, [r4, #3]
	hri_adc_write_INPUTCTRL_reg(hw, _adcs[i].input_ctrl);
     cf6:	88db      	ldrh	r3, [r3, #6]
	((Adc *)hw)->INPUTCTRL.reg = data;
     cf8:	8123      	strh	r3, [r4, #8]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
     cfa:	8c23      	ldrh	r3, [r4, #32]
     cfc:	055b      	lsls	r3, r3, #21
     cfe:	d1fc      	bne.n	cfa <_adc_init+0x7e>
	hri_adc_write_CTRLC_reg(hw, _adcs[i].ctrl_c);
     d00:	00eb      	lsls	r3, r5, #3
     d02:	1b5b      	subs	r3, r3, r5
     d04:	009a      	lsls	r2, r3, #2
     d06:	4b2e      	ldr	r3, [pc, #184]	; (dc0 <_adc_init+0x144>)
     d08:	189b      	adds	r3, r3, r2
     d0a:	891b      	ldrh	r3, [r3, #8]
	((Adc *)hw)->CTRLC.reg = data;
     d0c:	8163      	strh	r3, [r4, #10]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
     d0e:	8c23      	ldrh	r3, [r4, #32]
     d10:	055b      	lsls	r3, r3, #21
     d12:	d1fc      	bne.n	d0e <_adc_init+0x92>
	hri_adc_write_AVGCTRL_reg(hw, _adcs[i].avg_ctrl);
     d14:	00eb      	lsls	r3, r5, #3
     d16:	1b5b      	subs	r3, r3, r5
     d18:	009a      	lsls	r2, r3, #2
     d1a:	4b29      	ldr	r3, [pc, #164]	; (dc0 <_adc_init+0x144>)
     d1c:	189b      	adds	r3, r3, r2
     d1e:	7a9b      	ldrb	r3, [r3, #10]
	((Adc *)hw)->AVGCTRL.reg = data;
     d20:	7323      	strb	r3, [r4, #12]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
     d22:	8c23      	ldrh	r3, [r4, #32]
     d24:	055b      	lsls	r3, r3, #21
     d26:	d1fc      	bne.n	d22 <_adc_init+0xa6>
	hri_adc_write_SAMPCTRL_reg(hw, _adcs[i].samp_ctrl);
     d28:	00eb      	lsls	r3, r5, #3
     d2a:	1b5b      	subs	r3, r3, r5
     d2c:	009a      	lsls	r2, r3, #2
     d2e:	4b24      	ldr	r3, [pc, #144]	; (dc0 <_adc_init+0x144>)
     d30:	189b      	adds	r3, r3, r2
     d32:	7adb      	ldrb	r3, [r3, #11]
	((Adc *)hw)->SAMPCTRL.reg = data;
     d34:	7363      	strb	r3, [r4, #13]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
     d36:	8c23      	ldrh	r3, [r4, #32]
     d38:	055b      	lsls	r3, r3, #21
     d3a:	d1fc      	bne.n	d36 <_adc_init+0xba>
	hri_adc_write_WINLT_reg(hw, _adcs[i].win_lt);
     d3c:	00eb      	lsls	r3, r5, #3
     d3e:	1b5b      	subs	r3, r3, r5
     d40:	009a      	lsls	r2, r3, #2
     d42:	4b1f      	ldr	r3, [pc, #124]	; (dc0 <_adc_init+0x144>)
     d44:	189b      	adds	r3, r3, r2
     d46:	899b      	ldrh	r3, [r3, #12]
	((Adc *)hw)->WINLT.reg = data;
     d48:	81e3      	strh	r3, [r4, #14]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
     d4a:	8c23      	ldrh	r3, [r4, #32]
     d4c:	065b      	lsls	r3, r3, #25
     d4e:	d4fc      	bmi.n	d4a <_adc_init+0xce>
	hri_adc_write_WINUT_reg(hw, _adcs[i].win_ut);
     d50:	00eb      	lsls	r3, r5, #3
     d52:	1b5b      	subs	r3, r3, r5
     d54:	009a      	lsls	r2, r3, #2
     d56:	4b1a      	ldr	r3, [pc, #104]	; (dc0 <_adc_init+0x144>)
     d58:	189b      	adds	r3, r3, r2
     d5a:	89db      	ldrh	r3, [r3, #14]
	((Adc *)hw)->WINUT.reg = data;
     d5c:	8223      	strh	r3, [r4, #16]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
     d5e:	8c23      	ldrh	r3, [r4, #32]
     d60:	061b      	lsls	r3, r3, #24
     d62:	d4fc      	bmi.n	d5e <_adc_init+0xe2>
	hri_adc_write_GAINCORR_reg(hw, _adcs[i].gain_corr);
     d64:	00eb      	lsls	r3, r5, #3
     d66:	1b5b      	subs	r3, r3, r5
     d68:	009a      	lsls	r2, r3, #2
     d6a:	4b15      	ldr	r3, [pc, #84]	; (dc0 <_adc_init+0x144>)
     d6c:	189b      	adds	r3, r3, r2
     d6e:	8a1b      	ldrh	r3, [r3, #16]
	((Adc *)hw)->GAINCORR.reg = data;
     d70:	8263      	strh	r3, [r4, #18]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
     d72:	8c23      	ldrh	r3, [r4, #32]
     d74:	05db      	lsls	r3, r3, #23
     d76:	d4fc      	bmi.n	d72 <_adc_init+0xf6>
	hri_adc_write_OFFSETCORR_reg(hw, _adcs[i].offset_corr);
     d78:	00eb      	lsls	r3, r5, #3
     d7a:	1b5b      	subs	r3, r3, r5
     d7c:	009a      	lsls	r2, r3, #2
     d7e:	4b10      	ldr	r3, [pc, #64]	; (dc0 <_adc_init+0x144>)
     d80:	189b      	adds	r3, r3, r2
     d82:	8a5b      	ldrh	r3, [r3, #18]
	((Adc *)hw)->OFFSETCORR.reg = data;
     d84:	82a3      	strh	r3, [r4, #20]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
     d86:	8c23      	ldrh	r3, [r4, #32]
     d88:	059b      	lsls	r3, r3, #22
     d8a:	d4fc      	bmi.n	d86 <_adc_init+0x10a>
	hri_adc_write_DBGCTRL_reg(hw, _adcs[i].dbg_ctrl);
     d8c:	4a0c      	ldr	r2, [pc, #48]	; (dc0 <_adc_init+0x144>)
     d8e:	00eb      	lsls	r3, r5, #3
     d90:	1b58      	subs	r0, r3, r5
     d92:	0081      	lsls	r1, r0, #2
     d94:	0008      	movs	r0, r1
     d96:	1851      	adds	r1, r2, r1
     d98:	7d09      	ldrb	r1, [r1, #20]
	((Adc *)hw)->DBGCTRL.reg = data;
     d9a:	7721      	strb	r1, [r4, #28]
	((Adc *)hw)->SEQCTRL.reg = data;
     d9c:	2100      	movs	r1, #0
     d9e:	62a1      	str	r1, [r4, #40]	; 0x28
	hri_adc_write_SEQCTRL_reg(hw, _adcs[i].seq_ctrl);
	hri_adc_write_CTRLA_reg(hw, _adcs[i].ctrl_a);
     da0:	1812      	adds	r2, r2, r0
     da2:	7853      	ldrb	r3, [r2, #1]
	((Adc *)hw)->CTRLA.reg = data;
     da4:	7023      	strb	r3, [r4, #0]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
     da6:	8c23      	ldrh	r3, [r4, #32]
     da8:	079b      	lsls	r3, r3, #30
     daa:	d1fc      	bne.n	da6 <_adc_init+0x12a>

	return ERR_NONE;
}
     dac:	2000      	movs	r0, #0
     dae:	bd70      	pop	{r4, r5, r6, pc}
     db0:	00806020 	.word	0x00806020
     db4:	bcfff400 	.word	0xbcfff400
     db8:	000039a8 	.word	0x000039a8
     dbc:	00000c31 	.word	0x00000c31
     dc0:	0000398c 	.word	0x0000398c

00000dc4 <_adc_sync_init>:

/**
 * \brief Initialize ADC
 */
int32_t _adc_sync_init(struct _adc_sync_device *const device, void *const hw)
{
     dc4:	b570      	push	{r4, r5, r6, lr}
     dc6:	0005      	movs	r5, r0
     dc8:	000c      	movs	r4, r1
	ASSERT(device);
     dca:	1e43      	subs	r3, r0, #1
     dcc:	4198      	sbcs	r0, r3
     dce:	b2c0      	uxtb	r0, r0
     dd0:	22db      	movs	r2, #219	; 0xdb
     dd2:	4906      	ldr	r1, [pc, #24]	; (dec <_adc_sync_init+0x28>)
     dd4:	4b06      	ldr	r3, [pc, #24]	; (df0 <_adc_sync_init+0x2c>)
     dd6:	4798      	blx	r3

	device->hw = hw;
     dd8:	602c      	str	r4, [r5, #0]

	return _adc_init(hw, _adc_get_regs((uint32_t)hw));
     dda:	0020      	movs	r0, r4
     ddc:	4b05      	ldr	r3, [pc, #20]	; (df4 <_adc_sync_init+0x30>)
     dde:	4798      	blx	r3
     de0:	0001      	movs	r1, r0
     de2:	0020      	movs	r0, r4
     de4:	4b04      	ldr	r3, [pc, #16]	; (df8 <_adc_sync_init+0x34>)
     de6:	4798      	blx	r3
}
     de8:	bd70      	pop	{r4, r5, r6, pc}
     dea:	46c0      	nop			; (mov r8, r8)
     dec:	000039a8 	.word	0x000039a8
     df0:	00000c31 	.word	0x00000c31
     df4:	00000c3d 	.word	0x00000c3d
     df8:	00000c7d 	.word	0x00000c7d

00000dfc <_adc_sync_enable_channel>:
 */
void _adc_sync_enable_channel(struct _adc_sync_device *const device, const uint8_t channel)
{
	(void)channel;

	hri_adc_set_CTRLA_ENABLE_bit(device->hw);
     dfc:	6802      	ldr	r2, [r0, #0]
	((Adc *)hw)->CTRLA.reg |= ADC_CTRLA_ENABLE;
     dfe:	7813      	ldrb	r3, [r2, #0]
     e00:	2102      	movs	r1, #2
     e02:	430b      	orrs	r3, r1
     e04:	b2db      	uxtb	r3, r3
     e06:	7013      	strb	r3, [r2, #0]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
     e08:	8c13      	ldrh	r3, [r2, #32]
     e0a:	079b      	lsls	r3, r3, #30
     e0c:	d1fc      	bne.n	e08 <_adc_sync_enable_channel+0xc>
}
     e0e:	4770      	bx	lr

00000e10 <_adc_sync_get_data_size>:
/**
 * \brief Retrieve ADC conversion data size
 */
uint8_t _adc_sync_get_data_size(const struct _adc_sync_device *const device)
{
	return hri_adc_read_CTRLC_RESSEL_bf(device->hw) == ADC_CTRLC_RESSEL_8BIT_Val ? 1 : 2;
     e10:	6803      	ldr	r3, [r0, #0]
	tmp = ((Adc *)hw)->CTRLC.reg;
     e12:	895a      	ldrh	r2, [r3, #10]
	tmp = (tmp & ADC_CTRLC_RESSEL_Msk) >> ADC_CTRLC_RESSEL_Pos;
     e14:	0912      	lsrs	r2, r2, #4
     e16:	2303      	movs	r3, #3
     e18:	4013      	ands	r3, r2
     e1a:	2b03      	cmp	r3, #3
     e1c:	d001      	beq.n	e22 <_adc_sync_get_data_size+0x12>
     e1e:	2002      	movs	r0, #2
}
     e20:	4770      	bx	lr
	return hri_adc_read_CTRLC_RESSEL_bf(device->hw) == ADC_CTRLC_RESSEL_8BIT_Val ? 1 : 2;
     e22:	2001      	movs	r0, #1
     e24:	e7fc      	b.n	e20 <_adc_sync_get_data_size+0x10>

00000e26 <_adc_sync_is_channel_conversion_done>:
 */
bool _adc_sync_is_channel_conversion_done(const struct _adc_sync_device *const device, const uint8_t channel)
{
	(void)channel;

	return hri_adc_get_interrupt_RESRDY_bit(device->hw);
     e26:	6803      	ldr	r3, [r0, #0]
	return (((Adc *)hw)->INTFLAG.reg & ADC_INTFLAG_RESRDY) >> ADC_INTFLAG_RESRDY_Pos;
     e28:	7998      	ldrb	r0, [r3, #6]
     e2a:	2301      	movs	r3, #1
     e2c:	4018      	ands	r0, r3
}
     e2e:	4770      	bx	lr

00000e30 <_adc_sync_convert>:
/**
 * \brief Make conversion
 */
void _adc_sync_convert(struct _adc_sync_device *const device)
{
	hri_adc_set_SWTRIG_START_bit(device->hw);
     e30:	6802      	ldr	r2, [r0, #0]
	((Adc *)hw)->SWTRIG.reg |= ADC_SWTRIG_START;
     e32:	7e13      	ldrb	r3, [r2, #24]
     e34:	2102      	movs	r1, #2
     e36:	430b      	orrs	r3, r1
     e38:	b2db      	uxtb	r3, r3
     e3a:	7613      	strb	r3, [r2, #24]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
     e3c:	8c13      	ldrh	r3, [r2, #32]
     e3e:	055b      	lsls	r3, r3, #21
     e40:	d1fc      	bne.n	e3c <_adc_sync_convert+0xc>
}
     e42:	4770      	bx	lr

00000e44 <_adc_sync_read_channel_data>:
 */
uint16_t _adc_sync_read_channel_data(const struct _adc_sync_device *const device, const uint8_t channel)
{
	(void)channel;

	return hri_adc_read_RESULT_reg(device->hw);
     e44:	6803      	ldr	r3, [r0, #0]
	return ((Adc *)hw)->RESULT.reg;
     e46:	8c98      	ldrh	r0, [r3, #36]	; 0x24
     e48:	b280      	uxth	r0, r0
}
     e4a:	4770      	bx	lr

00000e4c <_get_cycles_for_us>:

/**
 * \brief Retrieve the amount of cycles to delay for the given amount of us
 */
uint32_t _get_cycles_for_us(const uint16_t us)
{
     e4c:	b510      	push	{r4, lr}
     e4e:	0003      	movs	r3, r0
		return (us * (freq / 10000) + 299) / 300;
     e50:	20c8      	movs	r0, #200	; 0xc8
     e52:	0080      	lsls	r0, r0, #2
     e54:	4358      	muls	r0, r3
     e56:	302c      	adds	r0, #44	; 0x2c
     e58:	30ff      	adds	r0, #255	; 0xff
     e5a:	2196      	movs	r1, #150	; 0x96
     e5c:	0049      	lsls	r1, r1, #1
     e5e:	4b01      	ldr	r3, [pc, #4]	; (e64 <_get_cycles_for_us+0x18>)
     e60:	4798      	blx	r3
	return _get_cycles_for_us_internal(us, CONF_CPU_FREQUENCY, CPU_FREQ_POWER);
}
     e62:	bd10      	pop	{r4, pc}
     e64:	00002009 	.word	0x00002009

00000e68 <_delay_cycles>:
{
#ifndef _UNIT_TEST_
	(void)hw;
	(void)cycles;
#if defined __GNUC__
	__asm(".syntax unified\n"
     e68:	3901      	subs	r1, #1
     e6a:	d8fd      	bhi.n	e68 <_delay_cycles>
	__asm("__delay:\n"
	      "subs r1, r1, #1\n"
	      "bhi __delay\n");
#endif
#endif
}
     e6c:	4770      	bx	lr
	...

00000e70 <_init_chip>:

/**
 * \brief Initialize the hardware abstraction layer
 */
void _init_chip(void)
{
     e70:	b510      	push	{r4, lr}
}

static inline void hri_nvmctrl_set_CTRLB_RWS_bf(const void *const hw, hri_nvmctrl_ctrlb_reg_t mask)
{
	NVMCTRL_CRITICAL_SECTION_ENTER();
	((Nvmctrl *)hw)->CTRLB.reg |= NVMCTRL_CTRLB_RWS(mask);
     e72:	4b0a      	ldr	r3, [pc, #40]	; (e9c <_init_chip+0x2c>)
     e74:	685a      	ldr	r2, [r3, #4]
     e76:	605a      	str	r2, [r3, #4]
	hri_nvmctrl_set_CTRLB_RWS_bf(NVMCTRL, CONF_NVM_WAIT_STATE);

	_set_performance_level(2);
     e78:	2002      	movs	r0, #2
     e7a:	4b09      	ldr	r3, [pc, #36]	; (ea0 <_init_chip+0x30>)
     e7c:	4798      	blx	r3

	_osc32kctrl_init_sources();
     e7e:	4b09      	ldr	r3, [pc, #36]	; (ea4 <_init_chip+0x34>)
     e80:	4798      	blx	r3
	_oscctrl_init_sources();
     e82:	4b09      	ldr	r3, [pc, #36]	; (ea8 <_init_chip+0x38>)
     e84:	4798      	blx	r3
	_mclk_init();
     e86:	4b09      	ldr	r3, [pc, #36]	; (eac <_init_chip+0x3c>)
     e88:	4798      	blx	r3
#if _GCLK_INIT_1ST
	_gclk_init_generators_by_fref(_GCLK_INIT_1ST);
     e8a:	2002      	movs	r0, #2
     e8c:	4c08      	ldr	r4, [pc, #32]	; (eb0 <_init_chip+0x40>)
     e8e:	47a0      	blx	r4
#endif
	_oscctrl_init_referenced_generators();
     e90:	4b08      	ldr	r3, [pc, #32]	; (eb4 <_init_chip+0x44>)
     e92:	4798      	blx	r3
	_gclk_init_generators_by_fref(_GCLK_INIT_LAST);
     e94:	20fd      	movs	r0, #253	; 0xfd
     e96:	47a0      	blx	r4
#endif

#if (CONF_PORT_EVCTRL_PORT_0 | CONF_PORT_EVCTRL_PORT_1 | CONF_PORT_EVCTRL_PORT_2 | CONF_PORT_EVCTRL_PORT_3)
	_port_event_init();
#endif
}
     e98:	bd10      	pop	{r4, pc}
     e9a:	46c0      	nop			; (mov r8, r8)
     e9c:	41004000 	.word	0x41004000
     ea0:	0000102d 	.word	0x0000102d
     ea4:	00000f39 	.word	0x00000f39
     ea8:	00000f55 	.word	0x00000f55
     eac:	00000f25 	.word	0x00000f25
     eb0:	00000eb9 	.word	0x00000eb9
     eb4:	00000f8d 	.word	0x00000f8d

00000eb8 <_gclk_init_generators_by_fref>:

void _gclk_init_generators_by_fref(uint32_t bm)
{

#if CONF_GCLK_GENERATOR_0_CONFIG == 1
	if (bm & (1ul << 0)) {
     eb8:	07c3      	lsls	r3, r0, #31
     eba:	d507      	bpl.n	ecc <_gclk_init_generators_by_fref+0x14>
	((Gclk *)hw)->GENCTRL[index].reg = data;
     ebc:	4a13      	ldr	r2, [pc, #76]	; (f0c <_gclk_init_generators_by_fref+0x54>)
     ebe:	4b14      	ldr	r3, [pc, #80]	; (f10 <_gclk_init_generators_by_fref+0x58>)
     ec0:	621a      	str	r2, [r3, #32]
	while (((Gclk *)hw)->SYNCBUSY.reg & reg) {
     ec2:	4b13      	ldr	r3, [pc, #76]	; (f10 <_gclk_init_generators_by_fref+0x58>)
     ec4:	685a      	ldr	r2, [r3, #4]
     ec6:	4b13      	ldr	r3, [pc, #76]	; (f14 <_gclk_init_generators_by_fref+0x5c>)
     ec8:	421a      	tst	r2, r3
     eca:	d1fa      	bne.n	ec2 <_gclk_init_generators_by_fref+0xa>
		        | (CONF_GCLK_GENERATOR_0_CONFIG << GCLK_GENCTRL_GENEN_Pos) | CONF_GCLK_GEN_0_SOURCE);
	}
#endif

#if CONF_GCLK_GENERATOR_1_CONFIG == 1
	if (bm & (1ul << 1)) {
     ecc:	0783      	lsls	r3, r0, #30
     ece:	d507      	bpl.n	ee0 <_gclk_init_generators_by_fref+0x28>
	((Gclk *)hw)->GENCTRL[index].reg = data;
     ed0:	4a11      	ldr	r2, [pc, #68]	; (f18 <_gclk_init_generators_by_fref+0x60>)
     ed2:	4b0f      	ldr	r3, [pc, #60]	; (f10 <_gclk_init_generators_by_fref+0x58>)
     ed4:	625a      	str	r2, [r3, #36]	; 0x24
	while (((Gclk *)hw)->SYNCBUSY.reg & reg) {
     ed6:	4b0e      	ldr	r3, [pc, #56]	; (f10 <_gclk_init_generators_by_fref+0x58>)
     ed8:	685a      	ldr	r2, [r3, #4]
     eda:	4b0e      	ldr	r3, [pc, #56]	; (f14 <_gclk_init_generators_by_fref+0x5c>)
     edc:	421a      	tst	r2, r3
     ede:	d1fa      	bne.n	ed6 <_gclk_init_generators_by_fref+0x1e>
		        | (CONF_GCLK_GENERATOR_1_CONFIG << GCLK_GENCTRL_GENEN_Pos) | CONF_GCLK_GEN_1_SOURCE);
	}
#endif

#if CONF_GCLK_GENERATOR_2_CONFIG == 1
	if (bm & (1ul << 2)) {
     ee0:	0743      	lsls	r3, r0, #29
     ee2:	d507      	bpl.n	ef4 <_gclk_init_generators_by_fref+0x3c>
	((Gclk *)hw)->GENCTRL[index].reg = data;
     ee4:	4a0d      	ldr	r2, [pc, #52]	; (f1c <_gclk_init_generators_by_fref+0x64>)
     ee6:	4b0a      	ldr	r3, [pc, #40]	; (f10 <_gclk_init_generators_by_fref+0x58>)
     ee8:	629a      	str	r2, [r3, #40]	; 0x28
	while (((Gclk *)hw)->SYNCBUSY.reg & reg) {
     eea:	4b09      	ldr	r3, [pc, #36]	; (f10 <_gclk_init_generators_by_fref+0x58>)
     eec:	685a      	ldr	r2, [r3, #4]
     eee:	4b09      	ldr	r3, [pc, #36]	; (f14 <_gclk_init_generators_by_fref+0x5c>)
     ef0:	421a      	tst	r2, r3
     ef2:	d1fa      	bne.n	eea <_gclk_init_generators_by_fref+0x32>
		        | (CONF_GCLK_GENERATOR_3_CONFIG << GCLK_GENCTRL_GENEN_Pos) | CONF_GCLK_GEN_3_SOURCE);
	}
#endif

#if CONF_GCLK_GENERATOR_4_CONFIG == 1
	if (bm & (1ul << 4)) {
     ef4:	06c3      	lsls	r3, r0, #27
     ef6:	d507      	bpl.n	f08 <_gclk_init_generators_by_fref+0x50>
	((Gclk *)hw)->GENCTRL[index].reg = data;
     ef8:	4a09      	ldr	r2, [pc, #36]	; (f20 <_gclk_init_generators_by_fref+0x68>)
     efa:	4b05      	ldr	r3, [pc, #20]	; (f10 <_gclk_init_generators_by_fref+0x58>)
     efc:	631a      	str	r2, [r3, #48]	; 0x30
	while (((Gclk *)hw)->SYNCBUSY.reg & reg) {
     efe:	4b04      	ldr	r3, [pc, #16]	; (f10 <_gclk_init_generators_by_fref+0x58>)
     f00:	685a      	ldr	r2, [r3, #4]
     f02:	4b04      	ldr	r3, [pc, #16]	; (f14 <_gclk_init_generators_by_fref+0x5c>)
     f04:	421a      	tst	r2, r3
     f06:	d1fa      	bne.n	efe <_gclk_init_generators_by_fref+0x46>
		        | (CONF_GCLK_GEN_8_DIVSEL << GCLK_GENCTRL_DIVSEL_Pos) | (CONF_GCLK_GEN_8_OE << GCLK_GENCTRL_OE_Pos)
		        | (CONF_GCLK_GEN_8_OOV << GCLK_GENCTRL_OOV_Pos) | (CONF_GCLK_GEN_8_IDC << GCLK_GENCTRL_IDC_Pos)
		        | (CONF_GCLK_GENERATOR_8_CONFIG << GCLK_GENCTRL_GENEN_Pos) | CONF_GCLK_GEN_8_SOURCE);
	}
#endif
}
     f08:	4770      	bx	lr
     f0a:	46c0      	nop			; (mov r8, r8)
     f0c:	00010106 	.word	0x00010106
     f10:	40001800 	.word	0x40001800
     f14:	000007fd 	.word	0x000007fd
     f18:	00010103 	.word	0x00010103
     f1c:	00020106 	.word	0x00020106
     f20:	00080906 	.word	0x00080906

00000f24 <_mclk_init>:
	((Mclk *)hw)->BUPDIV.reg = data;
     f24:	4b03      	ldr	r3, [pc, #12]	; (f34 <_mclk_init+0x10>)
     f26:	2208      	movs	r2, #8
     f28:	719a      	strb	r2, [r3, #6]
	((Mclk *)hw)->LPDIV.reg = data;
     f2a:	3a04      	subs	r2, #4
     f2c:	715a      	strb	r2, [r3, #5]
	((Mclk *)hw)->CPUDIV.reg = data;
     f2e:	3a03      	subs	r2, #3
     f30:	711a      	strb	r2, [r3, #4]
{
	void *hw = (void *)MCLK;
	hri_mclk_write_BUPDIV_reg(hw, MCLK_BUPDIV_BUPDIV(CONF_MCLK_BUPDIV));
	hri_mclk_write_LPDIV_reg(hw, MCLK_LPDIV_LPDIV(CONF_MCLK_LPDIV));
	hri_mclk_write_CPUDIV_reg(hw, MCLK_CPUDIV_CPUDIV(CONF_MCLK_CPUDIV));
}
     f32:	4770      	bx	lr
     f34:	40000400 	.word	0x40000400

00000f38 <_osc32kctrl_init_sources>:
}

static inline hri_osc32kctrl_osculp32k_reg_t hri_osc32kctrl_read_OSCULP32K_CALIB_bf(const void *const hw)
{
	uint32_t tmp;
	tmp = ((Osc32kctrl *)hw)->OSCULP32K.reg;
     f38:	4a05      	ldr	r2, [pc, #20]	; (f50 <_osc32kctrl_init_sources+0x18>)
     f3a:	69d3      	ldr	r3, [r2, #28]
	tmp = (tmp & OSC32KCTRL_OSCULP32K_CALIB_Msk) >> OSC32KCTRL_OSCULP32K_CALIB_Pos;
     f3c:	0a1b      	lsrs	r3, r3, #8
	calib = hri_osc32kctrl_read_OSCULP32K_CALIB_bf(hw);
	hri_osc32kctrl_write_OSCULP32K_reg(hw,
#if CONF_OSC32K_CALIB_ENABLE == 1
	                                   OSC32KCTRL_OSCULP32K_CALIB(CONF_OSC32K_CALIB)
#else
	                                   OSC32KCTRL_OSCULP32K_CALIB(calib)
     f3e:	021b      	lsls	r3, r3, #8
     f40:	21f8      	movs	r1, #248	; 0xf8
     f42:	0149      	lsls	r1, r1, #5
     f44:	400b      	ands	r3, r1
}

static inline void hri_osc32kctrl_write_OSCULP32K_reg(const void *const hw, hri_osc32kctrl_osculp32k_reg_t data)
{
	OSC32KCTRL_CRITICAL_SECTION_ENTER();
	((Osc32kctrl *)hw)->OSCULP32K.reg = data;
     f46:	61d3      	str	r3, [r2, #28]
	((Osc32kctrl *)hw)->RTCCTRL.reg = data;
     f48:	2301      	movs	r3, #1
     f4a:	6113      	str	r3, [r2, #16]
		;
#endif
#endif
	hri_osc32kctrl_write_RTCCTRL_reg(hw, OSC32KCTRL_RTCCTRL_RTCSEL(CONF_RTCCTRL));
	(void)calib;
}
     f4c:	4770      	bx	lr
     f4e:	46c0      	nop			; (mov r8, r8)
     f50:	40001000 	.word	0x40001000

00000f54 <_oscctrl_init_sources>:
}

static inline void hri_oscctrl_write_OSC16MCTRL_reg(const void *const hw, hri_oscctrl_osc16mctrl_reg_t data)
{
	OSCCTRL_CRITICAL_SECTION_ENTER();
	((Oscctrl *)hw)->OSC16MCTRL.reg = data;
     f54:	2286      	movs	r2, #134	; 0x86
     f56:	4b0c      	ldr	r3, [pc, #48]	; (f88 <_oscctrl_init_sources+0x34>)
     f58:	751a      	strb	r2, [r3, #20]
	while (((Oscctrl *)hw)->DPLLSYNCBUSY.reg & reg) {
     f5a:	2338      	movs	r3, #56	; 0x38
     f5c:	4a0a      	ldr	r2, [pc, #40]	; (f88 <_oscctrl_init_sources+0x34>)
     f5e:	5cd3      	ldrb	r3, [r2, r3]
     f60:	079b      	lsls	r3, r3, #30
     f62:	d4fa      	bmi.n	f5a <_oscctrl_init_sources+0x6>
	return (((Oscctrl *)hw)->STATUS.reg & OSCCTRL_STATUS_OSC16MRDY) >> OSCCTRL_STATUS_OSC16MRDY_Pos;
     f64:	4b08      	ldr	r3, [pc, #32]	; (f88 <_oscctrl_init_sources+0x34>)
     f66:	68db      	ldr	r3, [r3, #12]
#endif
#endif

#if CONF_OSC16M_CONFIG == 1
#if CONF_OSC16M_ENABLE == 1
	while (!hri_oscctrl_get_STATUS_OSC16MRDY_bit(hw))
     f68:	06db      	lsls	r3, r3, #27
     f6a:	d5fb      	bpl.n	f64 <_oscctrl_init_sources+0x10>
	((Oscctrl *)hw)->OSC16MCTRL.reg |= OSCCTRL_OSC16MCTRL_ONDEMAND;
     f6c:	4a06      	ldr	r2, [pc, #24]	; (f88 <_oscctrl_init_sources+0x34>)
     f6e:	7d13      	ldrb	r3, [r2, #20]
     f70:	2180      	movs	r1, #128	; 0x80
     f72:	4249      	negs	r1, r1
     f74:	430b      	orrs	r3, r1
     f76:	b2db      	uxtb	r3, r3
     f78:	7513      	strb	r3, [r2, #20]
	while (((Oscctrl *)hw)->DPLLSYNCBUSY.reg & reg) {
     f7a:	2338      	movs	r3, #56	; 0x38
     f7c:	4a02      	ldr	r2, [pc, #8]	; (f88 <_oscctrl_init_sources+0x34>)
     f7e:	5cd2      	ldrb	r2, [r2, r3]
     f80:	3b2a      	subs	r3, #42	; 0x2a
     f82:	421a      	tst	r2, r3
     f84:	d1f9      	bne.n	f7a <_oscctrl_init_sources+0x26>
#if CONF_OSC16M_ONDEMAND == 1
	hri_oscctrl_set_OSC16MCTRL_ONDEMAND_bit(hw);
#endif
#endif
	(void)hw;
}
     f86:	4770      	bx	lr
     f88:	40000c00 	.word	0x40000c00

00000f8c <_oscctrl_init_referenced_generators>:
#if CONF_DFLL_CONFIG == 1
#if CONF_DFLL_OVERWRITE_CALIBRATION == 0
#define NVM_DFLL_COARSE_POS 26
#define NVM_DFLL_COARSE_SIZE 6
	uint32_t coarse;
	coarse = *((uint32_t *)(NVMCTRL_OTP5)) >> NVM_DFLL_COARSE_POS;
     f8c:	4b23      	ldr	r3, [pc, #140]	; (101c <_oscctrl_init_referenced_generators+0x90>)
     f8e:	6819      	ldr	r1, [r3, #0]
     f90:	0e89      	lsrs	r1, r1, #26
	((Gclk *)hw)->PCHCTRL[index].reg = data;
     f92:	2041      	movs	r0, #65	; 0x41
     f94:	2380      	movs	r3, #128	; 0x80
     f96:	4a22      	ldr	r2, [pc, #136]	; (1020 <_oscctrl_init_referenced_generators+0x94>)
     f98:	50d0      	str	r0, [r2, r3]
}

static inline void hri_oscctrl_write_DFLLCTRL_reg(const void *const hw, hri_oscctrl_dfllctrl_reg_t data)
{
	OSCCTRL_CRITICAL_SECTION_ENTER();
	((Oscctrl *)hw)->DFLLCTRL.reg = data;
     f9a:	2202      	movs	r2, #2
     f9c:	4b21      	ldr	r3, [pc, #132]	; (1024 <_oscctrl_init_referenced_generators+0x98>)
     f9e:	831a      	strh	r2, [r3, #24]
	while (((Oscctrl *)hw)->DPLLSYNCBUSY.reg & reg) {
     fa0:	2338      	movs	r3, #56	; 0x38
     fa2:	4a20      	ldr	r2, [pc, #128]	; (1024 <_oscctrl_init_referenced_generators+0x98>)
     fa4:	5cd3      	ldrb	r3, [r2, r3]
     fa6:	079b      	lsls	r3, r3, #30
     fa8:	d4fa      	bmi.n	fa0 <_oscctrl_init_referenced_generators+0x14>
	return (((Oscctrl *)hw)->STATUS.reg & OSCCTRL_STATUS_DFLLRDY) >> OSCCTRL_STATUS_DFLLRDY_Pos;
     faa:	4b1e      	ldr	r3, [pc, #120]	; (1024 <_oscctrl_init_referenced_generators+0x98>)
     fac:	68db      	ldr	r3, [r3, #12]
#endif
#if CONF_DFLL_USBCRM != 1 && CONF_DFLL_MODE != 0
	hri_gclk_write_PCHCTRL_reg(GCLK, 0, (1 << GCLK_PCHCTRL_CHEN_Pos) | GCLK_PCHCTRL_GEN(CONF_DFLL_GCLK));
#endif
	hri_oscctrl_write_DFLLCTRL_reg(hw, OSCCTRL_DFLLCTRL_ENABLE);
	while (!hri_oscctrl_get_STATUS_DFLLRDY_bit(hw))
     fae:	05db      	lsls	r3, r3, #23
     fb0:	d5fb      	bpl.n	faa <_oscctrl_init_referenced_generators+0x1e>
}

static inline void hri_oscctrl_write_DFLLMUL_reg(const void *const hw, hri_oscctrl_dfllmul_reg_t data)
{
	OSCCTRL_CRITICAL_SECTION_ENTER();
	((Oscctrl *)hw)->DFLLMUL.reg = data;
     fb2:	4a1d      	ldr	r2, [pc, #116]	; (1028 <_oscctrl_init_referenced_generators+0x9c>)
     fb4:	4b1b      	ldr	r3, [pc, #108]	; (1024 <_oscctrl_init_referenced_generators+0x98>)
     fb6:	621a      	str	r2, [r3, #32]
	return (((Oscctrl *)hw)->STATUS.reg & OSCCTRL_STATUS_DFLLRDY) >> OSCCTRL_STATUS_DFLLRDY_Pos;
     fb8:	4b1a      	ldr	r3, [pc, #104]	; (1024 <_oscctrl_init_referenced_generators+0x98>)
     fba:	68db      	ldr	r3, [r3, #12]
		;
	hri_oscctrl_write_DFLLMUL_reg(hw,
	                              OSCCTRL_DFLLMUL_CSTEP(CONF_DFLL_CSTEP) | OSCCTRL_DFLLMUL_FSTEP(CONF_DFLL_FSTEP)
	                                  | OSCCTRL_DFLLMUL_MUL(CONF_DFLL_MUL));
	while (!hri_oscctrl_get_STATUS_DFLLRDY_bit(hw))
     fbc:	05db      	lsls	r3, r3, #23
     fbe:	d5fb      	bpl.n	fb8 <_oscctrl_init_referenced_generators+0x2c>
		;

#if CONF_DFLL_OVERWRITE_CALIBRATION == 0
	/* FINE is set to fixed value, which defined by DFLL48M Characteristics */
	hri_oscctrl_write_DFLLVAL_reg(hw, OSCCTRL_DFLLVAL_COARSE(coarse) | OSCCTRL_DFLLVAL_FINE(512));
     fc0:	0289      	lsls	r1, r1, #10
     fc2:	2380      	movs	r3, #128	; 0x80
     fc4:	009b      	lsls	r3, r3, #2
     fc6:	430b      	orrs	r3, r1
	((Oscctrl *)hw)->DFLLVAL.reg = data;
     fc8:	4a16      	ldr	r2, [pc, #88]	; (1024 <_oscctrl_init_referenced_generators+0x98>)
     fca:	61d3      	str	r3, [r2, #28]
	((Oscctrl *)hw)->DFLLCTRL.reg = data;
     fcc:	2306      	movs	r3, #6
     fce:	8313      	strh	r3, [r2, #24]
	while (((Oscctrl *)hw)->DPLLSYNCBUSY.reg & reg) {
     fd0:	2338      	movs	r3, #56	; 0x38
     fd2:	4a14      	ldr	r2, [pc, #80]	; (1024 <_oscctrl_init_referenced_generators+0x98>)
     fd4:	5cd3      	ldrb	r3, [r2, r3]
     fd6:	079b      	lsls	r3, r3, #30
     fd8:	d4fa      	bmi.n	fd0 <_oscctrl_init_referenced_generators+0x44>
	tmp = ((Oscctrl *)hw)->DFLLCTRL.reg;
     fda:	8b13      	ldrh	r3, [r2, #24]
	                                    | (CONF_DPLL_RUNSTDBY << OSCCTRL_DPLLCTRLA_RUNSTDBY_Pos)
	                                    | (CONF_DPLL_ENABLE << OSCCTRL_DPLLCTRLA_ENABLE_Pos));
#endif

#if CONF_DFLL_CONFIG == 1
	if (hri_oscctrl_get_DFLLCTRL_MODE_bit(hw)) {
     fdc:	075b      	lsls	r3, r3, #29
     fde:	d517      	bpl.n	1010 <_oscctrl_init_referenced_generators+0x84>
	tmp = ((Oscctrl *)hw)->STATUS.reg;
     fe0:	4b10      	ldr	r3, [pc, #64]	; (1024 <_oscctrl_init_referenced_generators+0x98>)
     fe2:	68db      	ldr	r3, [r3, #12]
	tmp &= mask;
     fe4:	2290      	movs	r2, #144	; 0x90
     fe6:	0112      	lsls	r2, r2, #4
     fe8:	4013      	ands	r3, r2
		hri_oscctrl_status_reg_t status_mask = OSCCTRL_STATUS_DFLLRDY | OSCCTRL_STATUS_DFLLLCKC;

		while (hri_oscctrl_get_STATUS_reg(hw, status_mask) != status_mask)
     fea:	4293      	cmp	r3, r2
     fec:	d1f8      	bne.n	fe0 <_oscctrl_init_referenced_generators+0x54>
	((Oscctrl *)hw)->DFLLCTRL.reg |= OSCCTRL_DFLLCTRL_ONDEMAND;
     fee:	4a0d      	ldr	r2, [pc, #52]	; (1024 <_oscctrl_init_referenced_generators+0x98>)
     ff0:	8b13      	ldrh	r3, [r2, #24]
     ff2:	2180      	movs	r1, #128	; 0x80
     ff4:	430b      	orrs	r3, r1
     ff6:	b29b      	uxth	r3, r3
     ff8:	8313      	strh	r3, [r2, #24]
	while (((Oscctrl *)hw)->DPLLSYNCBUSY.reg & reg) {
     ffa:	2338      	movs	r3, #56	; 0x38
     ffc:	4a09      	ldr	r2, [pc, #36]	; (1024 <_oscctrl_init_referenced_generators+0x98>)
     ffe:	5cd2      	ldrb	r2, [r2, r3]
    1000:	3b2a      	subs	r3, #42	; 0x2a
    1002:	421a      	tst	r2, r3
    1004:	d1f9      	bne.n	ffa <_oscctrl_init_referenced_generators+0x6e>
	return ((Gclk *)hw)->SYNCBUSY.reg;
    1006:	4b06      	ldr	r3, [pc, #24]	; (1020 <_oscctrl_init_referenced_generators+0x94>)
    1008:	685b      	ldr	r3, [r3, #4]
	hri_oscctrl_set_DPLLCTRLA_ONDEMAND_bit(hw);
#endif
#endif

#if CONF_DFLL_CONFIG == 1
	while (hri_gclk_read_SYNCBUSY_reg(GCLK))
    100a:	2b00      	cmp	r3, #0
    100c:	d1fb      	bne.n	1006 <_oscctrl_init_referenced_generators+0x7a>
		;
#endif
	(void)hw, (void)tmp;
}
    100e:	4770      	bx	lr
	return (((Oscctrl *)hw)->STATUS.reg & OSCCTRL_STATUS_DFLLRDY) >> OSCCTRL_STATUS_DFLLRDY_Pos;
    1010:	4b04      	ldr	r3, [pc, #16]	; (1024 <_oscctrl_init_referenced_generators+0x98>)
    1012:	68db      	ldr	r3, [r3, #12]
		while (!hri_oscctrl_get_STATUS_DFLLRDY_bit(hw))
    1014:	05db      	lsls	r3, r3, #23
    1016:	d5fb      	bpl.n	1010 <_oscctrl_init_referenced_generators+0x84>
    1018:	e7e9      	b.n	fee <_oscctrl_init_referenced_generators+0x62>
    101a:	46c0      	nop			; (mov r8, r8)
    101c:	00806020 	.word	0x00806020
    1020:	40001800 	.word	0x40001800
    1024:	40000c00 	.word	0x40000c00
    1028:	040105b9 	.word	0x040105b9

0000102c <_set_performance_level>:
}

static inline hri_pm_plcfg_reg_t hri_pm_get_PLCFG_PLSEL_bf(const void *const hw, hri_pm_plcfg_reg_t mask)
{
	uint8_t tmp;
	tmp = ((Pm *)hw)->PLCFG.reg;
    102c:	2380      	movs	r3, #128	; 0x80
    102e:	05db      	lsls	r3, r3, #23
    1030:	789b      	ldrb	r3, [r3, #2]
	tmp = (tmp & PM_PLCFG_PLSEL(mask)) >> PM_PLCFG_PLSEL_Pos;
    1032:	2203      	movs	r2, #3
    1034:	4013      	ands	r3, r2
/**
 * \brief Set performance level
 */
void _set_performance_level(const uint8_t level)
{
	if (hri_pm_get_PLCFG_PLSEL_bf(PM, PM_PLCFG_PLSEL_Msk) != level) {
    1036:	4298      	cmp	r0, r3
    1038:	d00e      	beq.n	1058 <_set_performance_level+0x2c>
	((Pm *)hw)->INTFLAG.reg = mask;
    103a:	2280      	movs	r2, #128	; 0x80
    103c:	05d2      	lsls	r2, r2, #23
    103e:	23ff      	movs	r3, #255	; 0xff
    1040:	7193      	strb	r3, [r2, #6]

static inline void hri_pm_write_PLCFG_PLSEL_bf(const void *const hw, hri_pm_plcfg_reg_t data)
{
	uint8_t tmp;
	PM_CRITICAL_SECTION_ENTER();
	tmp = ((Pm *)hw)->PLCFG.reg;
    1042:	7893      	ldrb	r3, [r2, #2]
	tmp &= ~PM_PLCFG_PLSEL_Msk;
    1044:	2103      	movs	r1, #3
    1046:	438b      	bics	r3, r1
	tmp |= PM_PLCFG_PLSEL(data);
    1048:	4008      	ands	r0, r1
    104a:	4318      	orrs	r0, r3
	((Pm *)hw)->PLCFG.reg = tmp;
    104c:	7090      	strb	r0, [r2, #2]
	return ((Pm *)hw)->INTFLAG.reg;
    104e:	2380      	movs	r3, #128	; 0x80
    1050:	05db      	lsls	r3, r3, #23
    1052:	799b      	ldrb	r3, [r3, #6]
		hri_pm_clear_INTFLAG_reg(PM, 0xFF);
		hri_pm_write_PLCFG_PLSEL_bf(PM, level);
		while (!hri_pm_read_INTFLAG_reg(PM))
    1054:	2b00      	cmp	r3, #0
    1056:	d0fa      	beq.n	104e <_set_performance_level+0x22>
			;
	}
}
    1058:	4770      	bx	lr
	...

0000105c <_sercom_get_hardware_index>:
static uint8_t _sercom_get_hardware_index(const void *const hw)
{
#ifdef _UNIT_TEST_
	return ((uint32_t)hw - (uint32_t)SERCOM0) / sizeof(Sercom);
#endif
	if ((uint32_t)SERCOM5 == (uint32_t)hw) {
    105c:	4b05      	ldr	r3, [pc, #20]	; (1074 <_sercom_get_hardware_index+0x18>)
    105e:	4298      	cmp	r0, r3
    1060:	d006      	beq.n	1070 <_sercom_get_hardware_index+0x14>
		return 5;
	}

	return ((uint32_t)hw - (uint32_t)SERCOM0) >> 10;
    1062:	23be      	movs	r3, #190	; 0xbe
    1064:	061b      	lsls	r3, r3, #24
    1066:	469c      	mov	ip, r3
    1068:	4460      	add	r0, ip
    106a:	0a80      	lsrs	r0, r0, #10
    106c:	b2c0      	uxtb	r0, r0
}
    106e:	4770      	bx	lr
		return 5;
    1070:	2005      	movs	r0, #5
    1072:	e7fc      	b.n	106e <_sercom_get_hardware_index+0x12>
    1074:	43000400 	.word	0x43000400

00001078 <_get_i2cm_index>:
 * \param[in] hw The pointer to hardware instance

 * \return The ordinal number of the given sercom hardware instance
 */
static int8_t _get_i2cm_index(const void *const hw)
{
    1078:	b510      	push	{r4, lr}
	uint8_t sercom_offset = _sercom_get_hardware_index(hw);
    107a:	4b0d      	ldr	r3, [pc, #52]	; (10b0 <_get_i2cm_index+0x38>)
    107c:	4798      	blx	r3
	uint8_t i;

	for (i = 0; i < ARRAY_SIZE(_i2cms); i++) {
    107e:	2300      	movs	r3, #0
    1080:	2b00      	cmp	r3, #0
    1082:	d007      	beq.n	1094 <_get_i2cm_index+0x1c>
		if (_i2cms[i].number == sercom_offset) {
			return i;
		}
	}

	ASSERT(false);
    1084:	4a0b      	ldr	r2, [pc, #44]	; (10b4 <_get_i2cm_index+0x3c>)
    1086:	490c      	ldr	r1, [pc, #48]	; (10b8 <_get_i2cm_index+0x40>)
    1088:	2000      	movs	r0, #0
    108a:	4b0c      	ldr	r3, [pc, #48]	; (10bc <_get_i2cm_index+0x44>)
    108c:	4798      	blx	r3
	return -1;
    108e:	2001      	movs	r0, #1
    1090:	4240      	negs	r0, r0
}
    1092:	bd10      	pop	{r4, pc}
		if (_i2cms[i].number == sercom_offset) {
    1094:	005a      	lsls	r2, r3, #1
    1096:	18d2      	adds	r2, r2, r3
    1098:	00d1      	lsls	r1, r2, #3
    109a:	4a09      	ldr	r2, [pc, #36]	; (10c0 <_get_i2cm_index+0x48>)
    109c:	1852      	adds	r2, r2, r1
    109e:	7d12      	ldrb	r2, [r2, #20]
    10a0:	4290      	cmp	r0, r2
    10a2:	d002      	beq.n	10aa <_get_i2cm_index+0x32>
	for (i = 0; i < ARRAY_SIZE(_i2cms); i++) {
    10a4:	3301      	adds	r3, #1
    10a6:	b2db      	uxtb	r3, r3
    10a8:	e7ea      	b.n	1080 <_get_i2cm_index+0x8>
			return i;
    10aa:	b258      	sxtb	r0, r3
    10ac:	e7f1      	b.n	1092 <_get_i2cm_index+0x1a>
    10ae:	46c0      	nop			; (mov r8, r8)
    10b0:	0000105d 	.word	0x0000105d
    10b4:	0000039b 	.word	0x0000039b
    10b8:	00003a10 	.word	0x00003a10
    10bc:	00000c31 	.word	0x00000c31
    10c0:	000039c0 	.word	0x000039c0

000010c4 <_i2c_m_sync_init_impl>:
	}
	return ERR_NONE;
}

static int32_t _i2c_m_sync_init_impl(struct _i2c_m_service *const service, void *const hw)
{
    10c4:	b570      	push	{r4, r5, r6, lr}
    10c6:	0005      	movs	r5, r0
    10c8:	000c      	movs	r4, r1
	uint8_t i = _get_i2cm_index(hw);
    10ca:	0008      	movs	r0, r1
    10cc:	4b2d      	ldr	r3, [pc, #180]	; (1184 <_i2c_m_sync_init_impl+0xc0>)
    10ce:	4798      	blx	r3
    10d0:	b2c0      	uxtb	r0, r0
	};
}

static inline bool hri_sercomi2cm_is_syncing(const void *const hw, hri_sercomi2cm_syncbusy_reg_t reg)
{
	return ((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg;
    10d2:	69e3      	ldr	r3, [r4, #28]

	if (!hri_sercomi2cm_is_syncing(hw, SERCOM_I2CM_SYNCBUSY_SWRST)) {
    10d4:	07db      	lsls	r3, r3, #31
    10d6:	d41d      	bmi.n	1114 <_i2c_m_sync_init_impl+0x50>
		uint32_t mode = _i2cms[i].ctrl_a & SERCOM_I2CM_CTRLA_MODE_Msk;
    10d8:	0043      	lsls	r3, r0, #1
    10da:	181b      	adds	r3, r3, r0
    10dc:	00da      	lsls	r2, r3, #3
    10de:	4b2a      	ldr	r3, [pc, #168]	; (1188 <_i2c_m_sync_init_impl+0xc4>)
    10e0:	189b      	adds	r3, r3, r2
    10e2:	699a      	ldr	r2, [r3, #24]
    10e4:	231c      	movs	r3, #28
    10e6:	401a      	ands	r2, r3
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    10e8:	69e3      	ldr	r3, [r4, #28]
    10ea:	079b      	lsls	r3, r3, #30
    10ec:	d1fc      	bne.n	10e8 <_i2c_m_sync_init_impl+0x24>
static inline hri_sercomi2cm_ctrla_reg_t hri_sercomi2cm_get_CTRLA_reg(const void *const          hw,
                                                                      hri_sercomi2cm_ctrla_reg_t mask)
{
	uint32_t tmp;
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SWRST | SERCOM_I2CM_SYNCBUSY_ENABLE);
	tmp = ((Sercom *)hw)->I2CM.CTRLA.reg;
    10ee:	6823      	ldr	r3, [r4, #0]
		if (hri_sercomi2cm_get_CTRLA_reg(hw, SERCOM_I2CM_CTRLA_ENABLE)) {
    10f0:	079b      	lsls	r3, r3, #30
    10f2:	d509      	bpl.n	1108 <_i2c_m_sync_init_impl+0x44>
	((Sercom *)hw)->I2CM.CTRLA.reg &= ~SERCOM_I2CM_CTRLA_ENABLE;
    10f4:	6823      	ldr	r3, [r4, #0]
    10f6:	2102      	movs	r1, #2
    10f8:	438b      	bics	r3, r1
    10fa:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    10fc:	69e3      	ldr	r3, [r4, #28]
    10fe:	079b      	lsls	r3, r3, #30
    1100:	d1fc      	bne.n	10fc <_i2c_m_sync_init_impl+0x38>
    1102:	69e3      	ldr	r3, [r4, #28]
    1104:	079b      	lsls	r3, r3, #30
    1106:	d4fc      	bmi.n	1102 <_i2c_m_sync_init_impl+0x3e>
			hri_sercomi2cm_clear_CTRLA_ENABLE_bit(hw);
			hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_ENABLE);
		}
		hri_sercomi2cm_write_CTRLA_reg(hw, SERCOM_I2CM_CTRLA_SWRST | mode);
    1108:	2301      	movs	r3, #1
    110a:	4313      	orrs	r3, r2
}

static inline void hri_sercomi2cm_write_CTRLA_reg(const void *const hw, hri_sercomi2cm_ctrla_reg_t data)
{
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->I2CM.CTRLA.reg = data;
    110c:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    110e:	69e3      	ldr	r3, [r4, #28]
    1110:	079b      	lsls	r3, r3, #30
    1112:	d1fc      	bne.n	110e <_i2c_m_sync_init_impl+0x4a>
    1114:	69e3      	ldr	r3, [r4, #28]
    1116:	07db      	lsls	r3, r3, #31
    1118:	d4fc      	bmi.n	1114 <_i2c_m_sync_init_impl+0x50>
	}
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SWRST);

	hri_sercomi2cm_write_CTRLA_reg(hw, _i2cms[i].ctrl_a);
    111a:	0043      	lsls	r3, r0, #1
    111c:	181b      	adds	r3, r3, r0
    111e:	00da      	lsls	r2, r3, #3
    1120:	4b19      	ldr	r3, [pc, #100]	; (1188 <_i2c_m_sync_init_impl+0xc4>)
    1122:	189b      	adds	r3, r3, r2
    1124:	699b      	ldr	r3, [r3, #24]
	((Sercom *)hw)->I2CM.CTRLA.reg = data;
    1126:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    1128:	69e3      	ldr	r3, [r4, #28]
    112a:	079b      	lsls	r3, r3, #30
    112c:	d1fc      	bne.n	1128 <_i2c_m_sync_init_impl+0x64>
	hri_sercomi2cm_write_CTRLB_reg(hw, _i2cms[i].ctrl_b);
    112e:	0043      	lsls	r3, r0, #1
    1130:	181b      	adds	r3, r3, r0
    1132:	00da      	lsls	r2, r3, #3
    1134:	4b14      	ldr	r3, [pc, #80]	; (1188 <_i2c_m_sync_init_impl+0xc4>)
    1136:	189b      	adds	r3, r3, r2
    1138:	69db      	ldr	r3, [r3, #28]
}

static inline void hri_sercomi2cm_write_CTRLB_reg(const void *const hw, hri_sercomi2cm_ctrlb_reg_t data)
{
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->I2CM.CTRLB.reg = data;
    113a:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    113c:	69e3      	ldr	r3, [r4, #28]
    113e:	075b      	lsls	r3, r3, #29
    1140:	d4fc      	bmi.n	113c <_i2c_m_sync_init_impl+0x78>
	hri_sercomi2cm_write_BAUD_reg(hw, _i2cms[i].baud);
    1142:	0042      	lsls	r2, r0, #1
    1144:	1812      	adds	r2, r2, r0
    1146:	00d1      	lsls	r1, r2, #3
    1148:	4b0f      	ldr	r3, [pc, #60]	; (1188 <_i2c_m_sync_init_impl+0xc4>)
    114a:	185b      	adds	r3, r3, r1
}

static inline void hri_sercomi2cm_write_BAUD_reg(const void *const hw, hri_sercomi2cm_baud_reg_t data)
{
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->I2CM.BAUD.reg = data;
    114c:	6a1a      	ldr	r2, [r3, #32]
    114e:	60e2      	str	r2, [r4, #12]

	service->mode = (_i2cms[i].ctrl_a & SERCOM_I2CM_CTRLA_SPEED_Msk) >> SERCOM_I2CM_CTRLA_SPEED_Pos;
    1150:	7eda      	ldrb	r2, [r3, #27]
    1152:	2303      	movs	r3, #3
    1154:	401a      	ands	r2, r3
    1156:	81aa      	strh	r2, [r5, #12]
	hri_sercomi2cm_write_ADDR_HS_bit(hw, service->mode < I2C_HS ? 0 : 1);
    1158:	3b02      	subs	r3, #2
    115a:	4293      	cmp	r3, r2
    115c:	419b      	sbcs	r3, r3
    115e:	425b      	negs	r3, r3

static inline void hri_sercomi2cm_write_ADDR_HS_bit(const void *const hw, bool value)
{
	uint32_t tmp;
	SERCOM_CRITICAL_SECTION_ENTER();
	tmp = ((Sercom *)hw)->I2CM.ADDR.reg;
    1160:	6a62      	ldr	r2, [r4, #36]	; 0x24
	tmp &= ~SERCOM_I2CM_ADDR_HS;
    1162:	490a      	ldr	r1, [pc, #40]	; (118c <_i2c_m_sync_init_impl+0xc8>)
    1164:	400a      	ands	r2, r1
	tmp |= value << SERCOM_I2CM_ADDR_HS_Pos;
    1166:	039b      	lsls	r3, r3, #14
    1168:	4313      	orrs	r3, r2
	((Sercom *)hw)->I2CM.ADDR.reg = tmp;
    116a:	6263      	str	r3, [r4, #36]	; 0x24
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    116c:	69e3      	ldr	r3, [r4, #28]
    116e:	075b      	lsls	r3, r3, #29
    1170:	d4fc      	bmi.n	116c <_i2c_m_sync_init_impl+0xa8>

	service->trise = _i2cms[i].trise;
    1172:	0043      	lsls	r3, r0, #1
    1174:	1818      	adds	r0, r3, r0
    1176:	00c2      	lsls	r2, r0, #3
    1178:	4b03      	ldr	r3, [pc, #12]	; (1188 <_i2c_m_sync_init_impl+0xc4>)
    117a:	189b      	adds	r3, r3, r2
    117c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
    117e:	81eb      	strh	r3, [r5, #14]

	return ERR_NONE;
}
    1180:	2000      	movs	r0, #0
    1182:	bd70      	pop	{r4, r5, r6, pc}
    1184:	00001079 	.word	0x00001079
    1188:	000039c0 	.word	0x000039c0
    118c:	ffffbfff 	.word	0xffffbfff

00001190 <_sercom_i2c_sync_send_address>:
{
    1190:	b570      	push	{r4, r5, r6, lr}
    1192:	0005      	movs	r5, r0
	void *             hw    = i2c_dev->hw;
    1194:	6904      	ldr	r4, [r0, #16]
	tmp = ((Sercom *)hw)->I2CM.CTRLA.reg;
    1196:	6823      	ldr	r3, [r4, #0]
	tmp = (tmp & SERCOM_I2CM_CTRLA_SCLSM) >> SERCOM_I2CM_CTRLA_SCLSM_Pos;
    1198:	0edb      	lsrs	r3, r3, #27
    119a:	2601      	movs	r6, #1
    119c:	401e      	ands	r6, r3
	ASSERT(i2c_dev);
    119e:	1e43      	subs	r3, r0, #1
    11a0:	4198      	sbcs	r0, r3
    11a2:	b2c0      	uxtb	r0, r0
    11a4:	4a8e      	ldr	r2, [pc, #568]	; (13e0 <_sercom_i2c_sync_send_address+0x250>)
    11a6:	498f      	ldr	r1, [pc, #572]	; (13e4 <_sercom_i2c_sync_send_address+0x254>)
    11a8:	4b8f      	ldr	r3, [pc, #572]	; (13e8 <_sercom_i2c_sync_send_address+0x258>)
    11aa:	4798      	blx	r3
	if (msg->len == 1 && sclsm) {
    11ac:	686b      	ldr	r3, [r5, #4]
    11ae:	2b01      	cmp	r3, #1
    11b0:	d04d      	beq.n	124e <_sercom_i2c_sync_send_address+0xbe>
	((Sercom *)hw)->I2CM.CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;
    11b2:	6863      	ldr	r3, [r4, #4]
    11b4:	4a8d      	ldr	r2, [pc, #564]	; (13ec <_sercom_i2c_sync_send_address+0x25c>)
    11b6:	4013      	ands	r3, r2
    11b8:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    11ba:	69e3      	ldr	r3, [r4, #28]
    11bc:	075b      	lsls	r3, r3, #29
    11be:	d4fc      	bmi.n	11ba <_sercom_i2c_sync_send_address+0x2a>
	if (msg->addr & I2C_M_TEN) {
    11c0:	882b      	ldrh	r3, [r5, #0]
    11c2:	055a      	lsls	r2, r3, #21
    11c4:	d54e      	bpl.n	1264 <_sercom_i2c_sync_send_address+0xd4>
		if (msg->flags & I2C_M_RD) {
    11c6:	886a      	ldrh	r2, [r5, #2]
    11c8:	07d2      	lsls	r2, r2, #31
    11ca:	d504      	bpl.n	11d6 <_sercom_i2c_sync_send_address+0x46>
			msg->flags |= I2C_M_TEN;
    11cc:	886a      	ldrh	r2, [r5, #2]
    11ce:	2180      	movs	r1, #128	; 0x80
    11d0:	00c9      	lsls	r1, r1, #3
    11d2:	430a      	orrs	r2, r1
    11d4:	806a      	strh	r2, [r5, #2]
		                              ((msg->addr & TEN_ADDR_MASK) << 1) | SERCOM_I2CM_ADDR_TENBITEN
    11d6:	005b      	lsls	r3, r3, #1
		                                  | (hri_sercomi2cm_read_ADDR_reg(hw) & SERCOM_I2CM_ADDR_HS));
    11d8:	4a85      	ldr	r2, [pc, #532]	; (13f0 <_sercom_i2c_sync_send_address+0x260>)
    11da:	401a      	ands	r2, r3
    11dc:	69e3      	ldr	r3, [r4, #28]
    11de:	075b      	lsls	r3, r3, #29
    11e0:	d4fc      	bmi.n	11dc <_sercom_i2c_sync_send_address+0x4c>
}

static inline hri_sercomi2cm_addr_reg_t hri_sercomi2cm_read_ADDR_reg(const void *const hw)
{
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SYSOP);
	return ((Sercom *)hw)->I2CM.ADDR.reg;
    11e2:	6a63      	ldr	r3, [r4, #36]	; 0x24
    11e4:	2180      	movs	r1, #128	; 0x80
    11e6:	01c9      	lsls	r1, r1, #7
    11e8:	400b      	ands	r3, r1
    11ea:	4313      	orrs	r3, r2
		hri_sercomi2cm_write_ADDR_reg(hw,
    11ec:	2280      	movs	r2, #128	; 0x80
    11ee:	0212      	lsls	r2, r2, #8
    11f0:	4313      	orrs	r3, r2
	((Sercom *)hw)->I2CM.ADDR.reg = data;
    11f2:	6263      	str	r3, [r4, #36]	; 0x24
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    11f4:	69e3      	ldr	r3, [r4, #28]
    11f6:	075b      	lsls	r3, r3, #29
    11f8:	d4fc      	bmi.n	11f4 <_sercom_i2c_sync_send_address+0x64>
	void *   hw      = i2c_dev->hw;
    11fa:	692e      	ldr	r6, [r5, #16]
	uint32_t timeout = 65535;
    11fc:	4a7d      	ldr	r2, [pc, #500]	; (13f4 <_sercom_i2c_sync_send_address+0x264>)
	return ((Sercom *)hw)->I2CM.INTFLAG.reg;
    11fe:	7e33      	ldrb	r3, [r6, #24]
    1200:	b2db      	uxtb	r3, r3
		*flags = hri_sercomi2cm_read_INTFLAG_reg(hw);
    1202:	0018      	movs	r0, r3
		if (timeout-- == 0) {
    1204:	1e51      	subs	r1, r2, #1
    1206:	2a00      	cmp	r2, #0
    1208:	d002      	beq.n	1210 <_sercom_i2c_sync_send_address+0x80>
    120a:	000a      	movs	r2, r1
	} while (!(*flags & MB_FLAG) && !(*flags & SB_FLAG));
    120c:	079b      	lsls	r3, r3, #30
    120e:	d0f6      	beq.n	11fe <_sercom_i2c_sync_send_address+0x6e>
	tmp = ((Sercom *)hw)->I2CM.CTRLA.reg;
    1210:	6823      	ldr	r3, [r4, #0]
	tmp = (tmp & SERCOM_I2CM_CTRLA_SCLSM) >> SERCOM_I2CM_CTRLA_SCLSM_Pos;
    1212:	0edb      	lsrs	r3, r3, #27
    1214:	2201      	movs	r2, #1
    1216:	401a      	ands	r2, r3
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    1218:	69e3      	ldr	r3, [r4, #28]
    121a:	075b      	lsls	r3, r3, #29
    121c:	d4fc      	bmi.n	1218 <_sercom_i2c_sync_send_address+0x88>
}

static inline hri_sercomi2cm_status_reg_t hri_sercomi2cm_read_STATUS_reg(const void *const hw)
{
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SYSOP);
	return ((Sercom *)hw)->I2CM.STATUS.reg;
    121e:	8b63      	ldrh	r3, [r4, #26]
    1220:	b29b      	uxth	r3, r3
	if (flags & MB_FLAG) {
    1222:	07c1      	lsls	r1, r0, #31
    1224:	d400      	bmi.n	1228 <_sercom_i2c_sync_send_address+0x98>
    1226:	e08f      	b.n	1348 <_sercom_i2c_sync_send_address+0x1b8>
		if (status & SERCOM_I2CM_STATUS_ARBLOST) {
    1228:	079a      	lsls	r2, r3, #30
    122a:	d52f      	bpl.n	128c <_sercom_i2c_sync_send_address+0xfc>
	((Sercom *)hw)->I2CM.INTFLAG.reg = SERCOM_I2CM_INTFLAG_MB;
    122c:	2201      	movs	r2, #1
    122e:	7622      	strb	r2, [r4, #24]
			msg->flags |= I2C_M_FAIL;
    1230:	886a      	ldrh	r2, [r5, #2]
    1232:	2180      	movs	r1, #128	; 0x80
    1234:	0149      	lsls	r1, r1, #5
    1236:	430a      	orrs	r2, r1
    1238:	806a      	strh	r2, [r5, #2]
			msg->flags &= ~I2C_M_BUSY;
    123a:	886a      	ldrh	r2, [r5, #2]
    123c:	496e      	ldr	r1, [pc, #440]	; (13f8 <_sercom_i2c_sync_send_address+0x268>)
    123e:	400a      	ands	r2, r1
    1240:	806a      	strh	r2, [r5, #2]
			if (status & SERCOM_I2CM_STATUS_BUSERR) {
    1242:	07db      	lsls	r3, r3, #31
    1244:	d400      	bmi.n	1248 <_sercom_i2c_sync_send_address+0xb8>
    1246:	e0c6      	b.n	13d6 <_sercom_i2c_sync_send_address+0x246>
				return I2C_ERR_BUS;
    1248:	2005      	movs	r0, #5
    124a:	4240      	negs	r0, r0
    124c:	e0a2      	b.n	1394 <_sercom_i2c_sync_send_address+0x204>
	if (msg->len == 1 && sclsm) {
    124e:	2e00      	cmp	r6, #0
    1250:	d0af      	beq.n	11b2 <_sercom_i2c_sync_send_address+0x22>
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
    1252:	6862      	ldr	r2, [r4, #4]
    1254:	2380      	movs	r3, #128	; 0x80
    1256:	02db      	lsls	r3, r3, #11
    1258:	4313      	orrs	r3, r2
    125a:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    125c:	69e3      	ldr	r3, [r4, #28]
    125e:	075b      	lsls	r3, r3, #29
    1260:	d4fc      	bmi.n	125c <_sercom_i2c_sync_send_address+0xcc>
    1262:	e7ad      	b.n	11c0 <_sercom_i2c_sync_send_address+0x30>
		                              ((msg->addr & SEVEN_ADDR_MASK) << 1) | (msg->flags & I2C_M_RD ? I2C_M_RD : 0x0)
    1264:	005b      	lsls	r3, r3, #1
    1266:	22ff      	movs	r2, #255	; 0xff
    1268:	4013      	ands	r3, r2
    126a:	886a      	ldrh	r2, [r5, #2]
    126c:	2101      	movs	r1, #1
    126e:	400a      	ands	r2, r1
    1270:	431a      	orrs	r2, r3
    1272:	69e3      	ldr	r3, [r4, #28]
    1274:	075b      	lsls	r3, r3, #29
    1276:	d4fc      	bmi.n	1272 <_sercom_i2c_sync_send_address+0xe2>
	return ((Sercom *)hw)->I2CM.ADDR.reg;
    1278:	6a63      	ldr	r3, [r4, #36]	; 0x24
		                                  | (hri_sercomi2cm_read_ADDR_reg(hw) & SERCOM_I2CM_ADDR_HS));
    127a:	2180      	movs	r1, #128	; 0x80
    127c:	01c9      	lsls	r1, r1, #7
    127e:	400b      	ands	r3, r1
		hri_sercomi2cm_write_ADDR_reg(hw,
    1280:	4313      	orrs	r3, r2
	((Sercom *)hw)->I2CM.ADDR.reg = data;
    1282:	6263      	str	r3, [r4, #36]	; 0x24
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    1284:	69e3      	ldr	r3, [r4, #28]
    1286:	075b      	lsls	r3, r3, #29
    1288:	d4fc      	bmi.n	1284 <_sercom_i2c_sync_send_address+0xf4>
    128a:	e7b6      	b.n	11fa <_sercom_i2c_sync_send_address+0x6a>
			if (status & SERCOM_I2CM_STATUS_RXNACK) {
    128c:	075b      	lsls	r3, r3, #29
    128e:	d41b      	bmi.n	12c8 <_sercom_i2c_sync_send_address+0x138>
			if (msg->flags & I2C_M_TEN) {
    1290:	886b      	ldrh	r3, [r5, #2]
    1292:	055b      	lsls	r3, r3, #21
    1294:	d534      	bpl.n	1300 <_sercom_i2c_sync_send_address+0x170>
				                              ((((msg->addr & TEN_ADDR_MASK) >> 8) | TEN_ADDR_FRAME) << 1) | I2C_M_RD
    1296:	882a      	ldrh	r2, [r5, #0]
    1298:	1212      	asrs	r2, r2, #8
    129a:	0052      	lsls	r2, r2, #1
				                                  | (hri_sercomi2cm_read_ADDR_reg(hw) & SERCOM_I2CM_ADDR_HS));
    129c:	2306      	movs	r3, #6
    129e:	401a      	ands	r2, r3
    12a0:	69e3      	ldr	r3, [r4, #28]
    12a2:	075b      	lsls	r3, r3, #29
    12a4:	d4fc      	bmi.n	12a0 <_sercom_i2c_sync_send_address+0x110>
	return ((Sercom *)hw)->I2CM.ADDR.reg;
    12a6:	6a63      	ldr	r3, [r4, #36]	; 0x24
    12a8:	2180      	movs	r1, #128	; 0x80
    12aa:	01c9      	lsls	r1, r1, #7
    12ac:	400b      	ands	r3, r1
    12ae:	4313      	orrs	r3, r2
				hri_sercomi2cm_write_ADDR_reg(hw,
    12b0:	22f1      	movs	r2, #241	; 0xf1
    12b2:	4313      	orrs	r3, r2
	((Sercom *)hw)->I2CM.ADDR.reg = data;
    12b4:	6263      	str	r3, [r4, #36]	; 0x24
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    12b6:	69e3      	ldr	r3, [r4, #28]
    12b8:	075b      	lsls	r3, r3, #29
    12ba:	d4fc      	bmi.n	12b6 <_sercom_i2c_sync_send_address+0x126>
				msg->flags &= ~I2C_M_TEN;
    12bc:	886b      	ldrh	r3, [r5, #2]
    12be:	4a4f      	ldr	r2, [pc, #316]	; (13fc <_sercom_i2c_sync_send_address+0x26c>)
    12c0:	4013      	ands	r3, r2
    12c2:	806b      	strh	r3, [r5, #2]
				return I2C_OK;
    12c4:	2000      	movs	r0, #0
    12c6:	e065      	b.n	1394 <_sercom_i2c_sync_send_address+0x204>
				if (msg->len > 0) {
    12c8:	686b      	ldr	r3, [r5, #4]
    12ca:	2b00      	cmp	r3, #0
    12cc:	dd04      	ble.n	12d8 <_sercom_i2c_sync_send_address+0x148>
					msg->flags |= I2C_M_FAIL;
    12ce:	886b      	ldrh	r3, [r5, #2]
    12d0:	2280      	movs	r2, #128	; 0x80
    12d2:	0152      	lsls	r2, r2, #5
    12d4:	4313      	orrs	r3, r2
    12d6:	806b      	strh	r3, [r5, #2]
				if (msg->flags & I2C_M_STOP) {
    12d8:	886b      	ldrh	r3, [r5, #2]
    12da:	b21b      	sxth	r3, r3
    12dc:	2b00      	cmp	r3, #0
    12de:	db06      	blt.n	12ee <_sercom_i2c_sync_send_address+0x15e>
				msg->flags &= ~I2C_M_BUSY;
    12e0:	886b      	ldrh	r3, [r5, #2]
    12e2:	4a45      	ldr	r2, [pc, #276]	; (13f8 <_sercom_i2c_sync_send_address+0x268>)
    12e4:	4013      	ands	r3, r2
    12e6:	806b      	strh	r3, [r5, #2]
				return I2C_NACK;
    12e8:	2002      	movs	r0, #2
    12ea:	4240      	negs	r0, r0
    12ec:	e052      	b.n	1394 <_sercom_i2c_sync_send_address+0x204>
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(mask);
    12ee:	6862      	ldr	r2, [r4, #4]
    12f0:	23c0      	movs	r3, #192	; 0xc0
    12f2:	029b      	lsls	r3, r3, #10
    12f4:	4313      	orrs	r3, r2
    12f6:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    12f8:	69e3      	ldr	r3, [r4, #28]
    12fa:	075b      	lsls	r3, r3, #29
    12fc:	d4fc      	bmi.n	12f8 <_sercom_i2c_sync_send_address+0x168>
    12fe:	e7ef      	b.n	12e0 <_sercom_i2c_sync_send_address+0x150>
			if (msg->len == 0) {
    1300:	6868      	ldr	r0, [r5, #4]
    1302:	2800      	cmp	r0, #0
    1304:	d111      	bne.n	132a <_sercom_i2c_sync_send_address+0x19a>
				if (msg->flags & I2C_M_STOP) {
    1306:	886b      	ldrh	r3, [r5, #2]
    1308:	b21b      	sxth	r3, r3
    130a:	2b00      	cmp	r3, #0
    130c:	db04      	blt.n	1318 <_sercom_i2c_sync_send_address+0x188>
				msg->flags &= ~I2C_M_BUSY;
    130e:	886b      	ldrh	r3, [r5, #2]
    1310:	4a39      	ldr	r2, [pc, #228]	; (13f8 <_sercom_i2c_sync_send_address+0x268>)
    1312:	4013      	ands	r3, r2
    1314:	806b      	strh	r3, [r5, #2]
    1316:	e03d      	b.n	1394 <_sercom_i2c_sync_send_address+0x204>
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(mask);
    1318:	6862      	ldr	r2, [r4, #4]
    131a:	23c0      	movs	r3, #192	; 0xc0
    131c:	029b      	lsls	r3, r3, #10
    131e:	4313      	orrs	r3, r2
    1320:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    1322:	69e3      	ldr	r3, [r4, #28]
    1324:	075b      	lsls	r3, r3, #29
    1326:	d4fc      	bmi.n	1322 <_sercom_i2c_sync_send_address+0x192>
    1328:	e7f1      	b.n	130e <_sercom_i2c_sync_send_address+0x17e>
				hri_sercomi2cm_write_DATA_reg(hw, *msg->buffer);
    132a:	68ab      	ldr	r3, [r5, #8]
    132c:	781a      	ldrb	r2, [r3, #0]
	((Sercom *)hw)->I2CM.DATA.reg = data;
    132e:	2328      	movs	r3, #40	; 0x28
    1330:	54e2      	strb	r2, [r4, r3]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    1332:	69e3      	ldr	r3, [r4, #28]
    1334:	075b      	lsls	r3, r3, #29
    1336:	d4fc      	bmi.n	1332 <_sercom_i2c_sync_send_address+0x1a2>
				msg->buffer++;
    1338:	68ab      	ldr	r3, [r5, #8]
    133a:	3301      	adds	r3, #1
    133c:	60ab      	str	r3, [r5, #8]
				msg->len--;
    133e:	686b      	ldr	r3, [r5, #4]
    1340:	3b01      	subs	r3, #1
    1342:	606b      	str	r3, [r5, #4]
			return I2C_OK;
    1344:	2000      	movs	r0, #0
    1346:	e025      	b.n	1394 <_sercom_i2c_sync_send_address+0x204>
	} else if (flags & SB_FLAG) {
    1348:	0781      	lsls	r1, r0, #30
    134a:	d547      	bpl.n	13dc <_sercom_i2c_sync_send_address+0x24c>
		if ((msg->len) && !(status & SERCOM_I2CM_STATUS_RXNACK)) {
    134c:	6869      	ldr	r1, [r5, #4]
    134e:	2900      	cmp	r1, #0
    1350:	d03c      	beq.n	13cc <_sercom_i2c_sync_send_address+0x23c>
    1352:	075b      	lsls	r3, r3, #29
    1354:	d43a      	bmi.n	13cc <_sercom_i2c_sync_send_address+0x23c>
			msg->len--;
    1356:	3901      	subs	r1, #1
    1358:	6069      	str	r1, [r5, #4]
			if ((msg->len == 0 && !sclsm) || (msg->len == 1 && sclsm)) {
    135a:	2900      	cmp	r1, #0
    135c:	d101      	bne.n	1362 <_sercom_i2c_sync_send_address+0x1d2>
    135e:	2a00      	cmp	r2, #0
    1360:	d01b      	beq.n	139a <_sercom_i2c_sync_send_address+0x20a>
    1362:	2901      	cmp	r1, #1
    1364:	d017      	beq.n	1396 <_sercom_i2c_sync_send_address+0x206>
			if (msg->len == 0) {
    1366:	686b      	ldr	r3, [r5, #4]
    1368:	2b00      	cmp	r3, #0
    136a:	d107      	bne.n	137c <_sercom_i2c_sync_send_address+0x1ec>
				if (msg->flags & I2C_M_STOP) {
    136c:	886b      	ldrh	r3, [r5, #2]
    136e:	b21b      	sxth	r3, r3
    1370:	2b00      	cmp	r3, #0
    1372:	db1b      	blt.n	13ac <_sercom_i2c_sync_send_address+0x21c>
				msg->flags &= ~I2C_M_BUSY;
    1374:	886b      	ldrh	r3, [r5, #2]
    1376:	4a20      	ldr	r2, [pc, #128]	; (13f8 <_sercom_i2c_sync_send_address+0x268>)
    1378:	4013      	ands	r3, r2
    137a:	806b      	strh	r3, [r5, #2]
			*msg->buffer++ = hri_sercomi2cm_read_DATA_reg(hw);
    137c:	68aa      	ldr	r2, [r5, #8]
    137e:	1c53      	adds	r3, r2, #1
    1380:	60ab      	str	r3, [r5, #8]
    1382:	69e3      	ldr	r3, [r4, #28]
    1384:	075b      	lsls	r3, r3, #29
    1386:	d4fc      	bmi.n	1382 <_sercom_i2c_sync_send_address+0x1f2>
	return ((Sercom *)hw)->I2CM.DATA.reg;
    1388:	2328      	movs	r3, #40	; 0x28
    138a:	5ce3      	ldrb	r3, [r4, r3]
    138c:	7013      	strb	r3, [r2, #0]
	((Sercom *)hw)->I2CM.INTFLAG.reg = SERCOM_I2CM_INTFLAG_SB;
    138e:	2302      	movs	r3, #2
    1390:	7623      	strb	r3, [r4, #24]
	return I2C_OK;
    1392:	2000      	movs	r0, #0
}
    1394:	bd70      	pop	{r4, r5, r6, pc}
			if ((msg->len == 0 && !sclsm) || (msg->len == 1 && sclsm)) {
    1396:	2a00      	cmp	r2, #0
    1398:	d0e5      	beq.n	1366 <_sercom_i2c_sync_send_address+0x1d6>
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
    139a:	6862      	ldr	r2, [r4, #4]
    139c:	2380      	movs	r3, #128	; 0x80
    139e:	02db      	lsls	r3, r3, #11
    13a0:	4313      	orrs	r3, r2
    13a2:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    13a4:	69e3      	ldr	r3, [r4, #28]
    13a6:	075b      	lsls	r3, r3, #29
    13a8:	d4fc      	bmi.n	13a4 <_sercom_i2c_sync_send_address+0x214>
    13aa:	e7dc      	b.n	1366 <_sercom_i2c_sync_send_address+0x1d6>
	((Sercom *)hw)->I2CM.CTRLB.reg &= ~SERCOM_I2CM_CTRLB_SMEN;
    13ac:	6863      	ldr	r3, [r4, #4]
    13ae:	4a12      	ldr	r2, [pc, #72]	; (13f8 <_sercom_i2c_sync_send_address+0x268>)
    13b0:	4013      	ands	r3, r2
    13b2:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    13b4:	69e3      	ldr	r3, [r4, #28]
    13b6:	075b      	lsls	r3, r3, #29
    13b8:	d4fc      	bmi.n	13b4 <_sercom_i2c_sync_send_address+0x224>
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(mask);
    13ba:	6862      	ldr	r2, [r4, #4]
    13bc:	23c0      	movs	r3, #192	; 0xc0
    13be:	029b      	lsls	r3, r3, #10
    13c0:	4313      	orrs	r3, r2
    13c2:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    13c4:	69e3      	ldr	r3, [r4, #28]
    13c6:	075b      	lsls	r3, r3, #29
    13c8:	d4fc      	bmi.n	13c4 <_sercom_i2c_sync_send_address+0x234>
    13ca:	e7d3      	b.n	1374 <_sercom_i2c_sync_send_address+0x1e4>
	((Sercom *)hw)->I2CM.INTFLAG.reg = SERCOM_I2CM_INTFLAG_SB;
    13cc:	2302      	movs	r3, #2
    13ce:	7623      	strb	r3, [r4, #24]
			return I2C_NACK;
    13d0:	2002      	movs	r0, #2
    13d2:	4240      	negs	r0, r0
    13d4:	e7de      	b.n	1394 <_sercom_i2c_sync_send_address+0x204>
			return I2C_ERR_BAD_ADDRESS;
    13d6:	2004      	movs	r0, #4
    13d8:	4240      	negs	r0, r0
    13da:	e7db      	b.n	1394 <_sercom_i2c_sync_send_address+0x204>
	return I2C_OK;
    13dc:	2000      	movs	r0, #0
	return _sercom_i2c_sync_analyse_flags(hw, flags, msg);
    13de:	e7d9      	b.n	1394 <_sercom_i2c_sync_send_address+0x204>
    13e0:	00000597 	.word	0x00000597
    13e4:	00003a10 	.word	0x00003a10
    13e8:	00000c31 	.word	0x00000c31
    13ec:	fffbffff 	.word	0xfffbffff
    13f0:	000007fe 	.word	0x000007fe
    13f4:	0000ffff 	.word	0x0000ffff
    13f8:	fffffeff 	.word	0xfffffeff
    13fc:	fffffbff 	.word	0xfffffbff

00001400 <_i2c_m_sync_init>:
{
    1400:	b570      	push	{r4, r5, r6, lr}
    1402:	0004      	movs	r4, r0
    1404:	000d      	movs	r5, r1
	ASSERT(i2c_dev);
    1406:	1e43      	subs	r3, r0, #1
    1408:	4198      	sbcs	r0, r3
    140a:	b2c0      	uxtb	r0, r0
    140c:	4a04      	ldr	r2, [pc, #16]	; (1420 <_i2c_m_sync_init+0x20>)
    140e:	4905      	ldr	r1, [pc, #20]	; (1424 <_i2c_m_sync_init+0x24>)
    1410:	4b05      	ldr	r3, [pc, #20]	; (1428 <_i2c_m_sync_init+0x28>)
    1412:	4798      	blx	r3
	i2c_dev->hw = hw;
    1414:	6125      	str	r5, [r4, #16]
	return _i2c_m_sync_init_impl(&i2c_dev->service, hw);
    1416:	0029      	movs	r1, r5
    1418:	0020      	movs	r0, r4
    141a:	4b04      	ldr	r3, [pc, #16]	; (142c <_i2c_m_sync_init+0x2c>)
    141c:	4798      	blx	r3
}
    141e:	bd70      	pop	{r4, r5, r6, pc}
    1420:	0000050a 	.word	0x0000050a
    1424:	00003a10 	.word	0x00003a10
    1428:	00000c31 	.word	0x00000c31
    142c:	000010c5 	.word	0x000010c5

00001430 <_i2c_m_sync_enable>:
{
    1430:	b570      	push	{r4, r5, r6, lr}
    1432:	0004      	movs	r4, r0
	ASSERT(i2c_dev);
    1434:	4d19      	ldr	r5, [pc, #100]	; (149c <_i2c_m_sync_enable+0x6c>)
    1436:	1e43      	subs	r3, r0, #1
    1438:	4198      	sbcs	r0, r3
    143a:	b2c0      	uxtb	r0, r0
    143c:	4a18      	ldr	r2, [pc, #96]	; (14a0 <_i2c_m_sync_enable+0x70>)
    143e:	0029      	movs	r1, r5
    1440:	4e18      	ldr	r6, [pc, #96]	; (14a4 <_i2c_m_sync_enable+0x74>)
    1442:	47b0      	blx	r6
	return _i2c_m_enable_implementation(i2c_dev->hw);
    1444:	6924      	ldr	r4, [r4, #16]
	ASSERT(hw);
    1446:	0020      	movs	r0, r4
    1448:	1e43      	subs	r3, r0, #1
    144a:	4198      	sbcs	r0, r3
    144c:	b2c0      	uxtb	r0, r0
    144e:	4a16      	ldr	r2, [pc, #88]	; (14a8 <_i2c_m_sync_enable+0x78>)
    1450:	0029      	movs	r1, r5
    1452:	47b0      	blx	r6
	((Sercom *)hw)->I2CM.CTRLA.reg |= SERCOM_I2CM_CTRLA_ENABLE;
    1454:	6823      	ldr	r3, [r4, #0]
    1456:	2202      	movs	r2, #2
    1458:	4313      	orrs	r3, r2
    145a:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    145c:	69e3      	ldr	r3, [r4, #28]
    145e:	079b      	lsls	r3, r3, #30
    1460:	d1fc      	bne.n	145c <_i2c_m_sync_enable+0x2c>
    1462:	2004      	movs	r0, #4
    1464:	4911      	ldr	r1, [pc, #68]	; (14ac <_i2c_m_sync_enable+0x7c>)
    1466:	69e3      	ldr	r3, [r4, #28]
    1468:	075b      	lsls	r3, r3, #29
    146a:	d4fc      	bmi.n	1466 <_i2c_m_sync_enable+0x36>
	return (((Sercom *)hw)->I2CM.STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE_Msk) >> SERCOM_I2CM_STATUS_BUSSTATE_Pos;
    146c:	8b62      	ldrh	r2, [r4, #26]
    146e:	0912      	lsrs	r2, r2, #4
    1470:	2303      	movs	r3, #3
    1472:	4013      	ands	r3, r2
	while (hri_sercomi2cm_read_STATUS_BUSSTATE_bf(hw) != I2C_IDLE) {
    1474:	2b01      	cmp	r3, #1
    1476:	d00b      	beq.n	1490 <_i2c_m_sync_enable+0x60>
		timeout--;
    1478:	3901      	subs	r1, #1
		if (timeout <= 0) {
    147a:	2900      	cmp	r1, #0
    147c:	dcf3      	bgt.n	1466 <_i2c_m_sync_enable+0x36>
			if (--timeout_attempt)
    147e:	3801      	subs	r0, #1
    1480:	2800      	cmp	r0, #0
    1482:	d007      	beq.n	1494 <_i2c_m_sync_enable+0x64>
}

static inline void hri_sercomi2cm_clear_STATUS_reg(const void *const hw, hri_sercomi2cm_status_reg_t mask)
{
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->I2CM.STATUS.reg = mask;
    1484:	2310      	movs	r3, #16
    1486:	8363      	strh	r3, [r4, #26]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    1488:	69e3      	ldr	r3, [r4, #28]
    148a:	075b      	lsls	r3, r3, #29
    148c:	d4fc      	bmi.n	1488 <_i2c_m_sync_enable+0x58>
    148e:	e7e9      	b.n	1464 <_i2c_m_sync_enable+0x34>
	return ERR_NONE;
    1490:	2000      	movs	r0, #0
}
    1492:	bd70      	pop	{r4, r5, r6, pc}
				return I2C_ERR_BUSY;
    1494:	2006      	movs	r0, #6
    1496:	4240      	negs	r0, r0
	return _i2c_m_enable_implementation(i2c_dev->hw);
    1498:	e7fb      	b.n	1492 <_i2c_m_sync_enable+0x62>
    149a:	46c0      	nop			; (mov r8, r8)
    149c:	00003a10 	.word	0x00003a10
    14a0:	00000527 	.word	0x00000527
    14a4:	00000c31 	.word	0x00000c31
    14a8:	000005f7 	.word	0x000005f7
    14ac:	0000ffff 	.word	0x0000ffff

000014b0 <_i2c_m_sync_transfer>:
{
    14b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    14b2:	0005      	movs	r5, r0
    14b4:	000e      	movs	r6, r1
	void *   hw = i2c_dev->hw;
    14b6:	6904      	ldr	r4, [r0, #16]
	ASSERT(i2c_dev);
    14b8:	1e43      	subs	r3, r0, #1
    14ba:	4198      	sbcs	r0, r3
    14bc:	b2c0      	uxtb	r0, r0
    14be:	4a92      	ldr	r2, [pc, #584]	; (1708 <_i2c_m_sync_transfer+0x258>)
    14c0:	4992      	ldr	r1, [pc, #584]	; (170c <_i2c_m_sync_transfer+0x25c>)
    14c2:	4f93      	ldr	r7, [pc, #588]	; (1710 <_i2c_m_sync_transfer+0x260>)
    14c4:	47b8      	blx	r7
	ASSERT(i2c_dev->hw);
    14c6:	6928      	ldr	r0, [r5, #16]
    14c8:	1e43      	subs	r3, r0, #1
    14ca:	4198      	sbcs	r0, r3
    14cc:	b2c0      	uxtb	r0, r0
    14ce:	4a91      	ldr	r2, [pc, #580]	; (1714 <_i2c_m_sync_transfer+0x264>)
    14d0:	498e      	ldr	r1, [pc, #568]	; (170c <_i2c_m_sync_transfer+0x25c>)
    14d2:	47b8      	blx	r7
	ASSERT(msg);
    14d4:	0030      	movs	r0, r6
    14d6:	1e43      	subs	r3, r0, #1
    14d8:	4198      	sbcs	r0, r3
    14da:	b2c0      	uxtb	r0, r0
    14dc:	4a8e      	ldr	r2, [pc, #568]	; (1718 <_i2c_m_sync_transfer+0x268>)
    14de:	498b      	ldr	r1, [pc, #556]	; (170c <_i2c_m_sync_transfer+0x25c>)
    14e0:	47b8      	blx	r7
	if (i2c_dev->service.msg.flags & I2C_M_BUSY) {
    14e2:	886b      	ldrh	r3, [r5, #2]
    14e4:	05db      	lsls	r3, r3, #23
    14e6:	d500      	bpl.n	14ea <_i2c_m_sync_transfer+0x3a>
    14e8:	e10b      	b.n	1702 <_i2c_m_sync_transfer+0x252>
	msg->flags |= I2C_M_BUSY;
    14ea:	8872      	ldrh	r2, [r6, #2]
    14ec:	2380      	movs	r3, #128	; 0x80
    14ee:	005b      	lsls	r3, r3, #1
    14f0:	469c      	mov	ip, r3
    14f2:	431a      	orrs	r2, r3
    14f4:	8072      	strh	r2, [r6, #2]
	i2c_dev->service.msg = *msg;
    14f6:	002a      	movs	r2, r5
    14f8:	0031      	movs	r1, r6
    14fa:	c989      	ldmia	r1!, {r0, r3, r7}
    14fc:	c289      	stmia	r2!, {r0, r3, r7}
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_SMEN;
    14fe:	6862      	ldr	r2, [r4, #4]
    1500:	4663      	mov	r3, ip
    1502:	4313      	orrs	r3, r2
    1504:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    1506:	69e3      	ldr	r3, [r4, #28]
    1508:	075b      	lsls	r3, r3, #29
    150a:	d4fc      	bmi.n	1506 <_i2c_m_sync_transfer+0x56>
	ret = _sercom_i2c_sync_send_address(i2c_dev);
    150c:	0028      	movs	r0, r5
    150e:	4b83      	ldr	r3, [pc, #524]	; (171c <_i2c_m_sync_transfer+0x26c>)
    1510:	4798      	blx	r3
	if (ret) {
    1512:	2800      	cmp	r0, #0
    1514:	d100      	bne.n	1518 <_i2c_m_sync_transfer+0x68>
    1516:	e09d      	b.n	1654 <_i2c_m_sync_transfer+0x1a4>
		i2c_dev->service.msg.flags &= ~I2C_M_BUSY;
    1518:	886b      	ldrh	r3, [r5, #2]
    151a:	4a81      	ldr	r2, [pc, #516]	; (1720 <_i2c_m_sync_transfer+0x270>)
    151c:	4013      	ands	r3, r2
    151e:	806b      	strh	r3, [r5, #2]
}
    1520:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			return I2C_ERR_BUS;
    1522:	2005      	movs	r0, #5
    1524:	4240      	negs	r0, r0
    1526:	e0a6      	b.n	1676 <_i2c_m_sync_transfer+0x1c6>
			if (msg->flags & I2C_M_STOP) {
    1528:	8873      	ldrh	r3, [r6, #2]
    152a:	b21b      	sxth	r3, r3
    152c:	2b00      	cmp	r3, #0
    152e:	db04      	blt.n	153a <_i2c_m_sync_transfer+0x8a>
			i2c_dev->service.msg.flags &= ~I2C_M_BUSY;
    1530:	886b      	ldrh	r3, [r5, #2]
    1532:	4a7b      	ldr	r2, [pc, #492]	; (1720 <_i2c_m_sync_transfer+0x270>)
    1534:	4013      	ands	r3, r2
    1536:	806b      	strh	r3, [r5, #2]
			return ret;
    1538:	e7f2      	b.n	1520 <_i2c_m_sync_transfer+0x70>
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(mask);
    153a:	6862      	ldr	r2, [r4, #4]
    153c:	23c0      	movs	r3, #192	; 0xc0
    153e:	029b      	lsls	r3, r3, #10
    1540:	4313      	orrs	r3, r2
    1542:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    1544:	69e3      	ldr	r3, [r4, #28]
    1546:	075b      	lsls	r3, r3, #29
    1548:	d4fc      	bmi.n	1544 <_i2c_m_sync_transfer+0x94>
    154a:	e7f1      	b.n	1530 <_i2c_m_sync_transfer+0x80>
			if (status & SERCOM_I2CM_STATUS_RXNACK) {
    154c:	0753      	lsls	r3, r2, #29
    154e:	d41b      	bmi.n	1588 <_i2c_m_sync_transfer+0xd8>
			if (msg->flags & I2C_M_TEN) {
    1550:	886b      	ldrh	r3, [r5, #2]
    1552:	055b      	lsls	r3, r3, #21
    1554:	d534      	bpl.n	15c0 <_i2c_m_sync_transfer+0x110>
				                              ((((msg->addr & TEN_ADDR_MASK) >> 8) | TEN_ADDR_FRAME) << 1) | I2C_M_RD
    1556:	882a      	ldrh	r2, [r5, #0]
    1558:	1212      	asrs	r2, r2, #8
    155a:	0052      	lsls	r2, r2, #1
				                                  | (hri_sercomi2cm_read_ADDR_reg(hw) & SERCOM_I2CM_ADDR_HS));
    155c:	2306      	movs	r3, #6
    155e:	401a      	ands	r2, r3
    1560:	69e3      	ldr	r3, [r4, #28]
    1562:	075b      	lsls	r3, r3, #29
    1564:	d4fc      	bmi.n	1560 <_i2c_m_sync_transfer+0xb0>
	return ((Sercom *)hw)->I2CM.ADDR.reg;
    1566:	6a63      	ldr	r3, [r4, #36]	; 0x24
    1568:	2180      	movs	r1, #128	; 0x80
    156a:	01c9      	lsls	r1, r1, #7
    156c:	400b      	ands	r3, r1
    156e:	4313      	orrs	r3, r2
				hri_sercomi2cm_write_ADDR_reg(hw,
    1570:	22f1      	movs	r2, #241	; 0xf1
    1572:	4313      	orrs	r3, r2
	((Sercom *)hw)->I2CM.ADDR.reg = data;
    1574:	6263      	str	r3, [r4, #36]	; 0x24
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    1576:	69e3      	ldr	r3, [r4, #28]
    1578:	075b      	lsls	r3, r3, #29
    157a:	d4fc      	bmi.n	1576 <_i2c_m_sync_transfer+0xc6>
				msg->flags &= ~I2C_M_TEN;
    157c:	886b      	ldrh	r3, [r5, #2]
    157e:	4a69      	ldr	r2, [pc, #420]	; (1724 <_i2c_m_sync_transfer+0x274>)
    1580:	4013      	ands	r3, r2
    1582:	806b      	strh	r3, [r5, #2]
				return I2C_OK;
    1584:	2000      	movs	r0, #0
    1586:	e065      	b.n	1654 <_i2c_m_sync_transfer+0x1a4>
				if (msg->len > 0) {
    1588:	686b      	ldr	r3, [r5, #4]
    158a:	2b00      	cmp	r3, #0
    158c:	dd04      	ble.n	1598 <_i2c_m_sync_transfer+0xe8>
					msg->flags |= I2C_M_FAIL;
    158e:	886b      	ldrh	r3, [r5, #2]
    1590:	2280      	movs	r2, #128	; 0x80
    1592:	0152      	lsls	r2, r2, #5
    1594:	4313      	orrs	r3, r2
    1596:	806b      	strh	r3, [r5, #2]
				if (msg->flags & I2C_M_STOP) {
    1598:	886b      	ldrh	r3, [r5, #2]
    159a:	b21b      	sxth	r3, r3
    159c:	2b00      	cmp	r3, #0
    159e:	db06      	blt.n	15ae <_i2c_m_sync_transfer+0xfe>
				msg->flags &= ~I2C_M_BUSY;
    15a0:	886b      	ldrh	r3, [r5, #2]
    15a2:	4a5f      	ldr	r2, [pc, #380]	; (1720 <_i2c_m_sync_transfer+0x270>)
    15a4:	4013      	ands	r3, r2
    15a6:	806b      	strh	r3, [r5, #2]
				return I2C_NACK;
    15a8:	2002      	movs	r0, #2
    15aa:	4240      	negs	r0, r0
    15ac:	e052      	b.n	1654 <_i2c_m_sync_transfer+0x1a4>
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(mask);
    15ae:	6862      	ldr	r2, [r4, #4]
    15b0:	23c0      	movs	r3, #192	; 0xc0
    15b2:	029b      	lsls	r3, r3, #10
    15b4:	4313      	orrs	r3, r2
    15b6:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    15b8:	69e3      	ldr	r3, [r4, #28]
    15ba:	075b      	lsls	r3, r3, #29
    15bc:	d4fc      	bmi.n	15b8 <_i2c_m_sync_transfer+0x108>
    15be:	e7ef      	b.n	15a0 <_i2c_m_sync_transfer+0xf0>
			if (msg->len == 0) {
    15c0:	6868      	ldr	r0, [r5, #4]
    15c2:	2800      	cmp	r0, #0
    15c4:	d111      	bne.n	15ea <_i2c_m_sync_transfer+0x13a>
				if (msg->flags & I2C_M_STOP) {
    15c6:	886b      	ldrh	r3, [r5, #2]
    15c8:	b21b      	sxth	r3, r3
    15ca:	2b00      	cmp	r3, #0
    15cc:	db04      	blt.n	15d8 <_i2c_m_sync_transfer+0x128>
				msg->flags &= ~I2C_M_BUSY;
    15ce:	886b      	ldrh	r3, [r5, #2]
    15d0:	4a53      	ldr	r2, [pc, #332]	; (1720 <_i2c_m_sync_transfer+0x270>)
    15d2:	4013      	ands	r3, r2
    15d4:	806b      	strh	r3, [r5, #2]
    15d6:	e03d      	b.n	1654 <_i2c_m_sync_transfer+0x1a4>
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(mask);
    15d8:	6862      	ldr	r2, [r4, #4]
    15da:	23c0      	movs	r3, #192	; 0xc0
    15dc:	029b      	lsls	r3, r3, #10
    15de:	4313      	orrs	r3, r2
    15e0:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    15e2:	69e3      	ldr	r3, [r4, #28]
    15e4:	075b      	lsls	r3, r3, #29
    15e6:	d4fc      	bmi.n	15e2 <_i2c_m_sync_transfer+0x132>
    15e8:	e7f1      	b.n	15ce <_i2c_m_sync_transfer+0x11e>
				hri_sercomi2cm_write_DATA_reg(hw, *msg->buffer);
    15ea:	68ab      	ldr	r3, [r5, #8]
    15ec:	781a      	ldrb	r2, [r3, #0]
	((Sercom *)hw)->I2CM.DATA.reg = data;
    15ee:	2328      	movs	r3, #40	; 0x28
    15f0:	54e2      	strb	r2, [r4, r3]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    15f2:	69e3      	ldr	r3, [r4, #28]
    15f4:	075b      	lsls	r3, r3, #29
    15f6:	d4fc      	bmi.n	15f2 <_i2c_m_sync_transfer+0x142>
				msg->buffer++;
    15f8:	68ab      	ldr	r3, [r5, #8]
    15fa:	3301      	adds	r3, #1
    15fc:	60ab      	str	r3, [r5, #8]
				msg->len--;
    15fe:	686b      	ldr	r3, [r5, #4]
    1600:	3b01      	subs	r3, #1
    1602:	606b      	str	r3, [r5, #4]
			return I2C_OK;
    1604:	2000      	movs	r0, #0
    1606:	e025      	b.n	1654 <_i2c_m_sync_transfer+0x1a4>
	} else if (flags & SB_FLAG) {
    1608:	07bb      	lsls	r3, r7, #30
    160a:	d578      	bpl.n	16fe <_i2c_m_sync_transfer+0x24e>
		if ((msg->len) && !(status & SERCOM_I2CM_STATUS_RXNACK)) {
    160c:	686b      	ldr	r3, [r5, #4]
    160e:	2b00      	cmp	r3, #0
    1610:	d06d      	beq.n	16ee <_i2c_m_sync_transfer+0x23e>
    1612:	0752      	lsls	r2, r2, #29
    1614:	d46b      	bmi.n	16ee <_i2c_m_sync_transfer+0x23e>
			msg->len--;
    1616:	3b01      	subs	r3, #1
    1618:	606b      	str	r3, [r5, #4]
			if ((msg->len == 0 && !sclsm) || (msg->len == 1 && sclsm)) {
    161a:	2b00      	cmp	r3, #0
    161c:	d101      	bne.n	1622 <_i2c_m_sync_transfer+0x172>
    161e:	2900      	cmp	r1, #0
    1620:	d04c      	beq.n	16bc <_i2c_m_sync_transfer+0x20c>
    1622:	2b01      	cmp	r3, #1
    1624:	d048      	beq.n	16b8 <_i2c_m_sync_transfer+0x208>
			if (msg->len == 0) {
    1626:	686b      	ldr	r3, [r5, #4]
    1628:	2b00      	cmp	r3, #0
    162a:	d107      	bne.n	163c <_i2c_m_sync_transfer+0x18c>
				if (msg->flags & I2C_M_STOP) {
    162c:	886b      	ldrh	r3, [r5, #2]
    162e:	b21b      	sxth	r3, r3
    1630:	2b00      	cmp	r3, #0
    1632:	db4c      	blt.n	16ce <_i2c_m_sync_transfer+0x21e>
				msg->flags &= ~I2C_M_BUSY;
    1634:	886b      	ldrh	r3, [r5, #2]
    1636:	4a3a      	ldr	r2, [pc, #232]	; (1720 <_i2c_m_sync_transfer+0x270>)
    1638:	4013      	ands	r3, r2
    163a:	806b      	strh	r3, [r5, #2]
			*msg->buffer++ = hri_sercomi2cm_read_DATA_reg(hw);
    163c:	68aa      	ldr	r2, [r5, #8]
    163e:	1c53      	adds	r3, r2, #1
    1640:	60ab      	str	r3, [r5, #8]
    1642:	69e3      	ldr	r3, [r4, #28]
    1644:	075b      	lsls	r3, r3, #29
    1646:	d4fc      	bmi.n	1642 <_i2c_m_sync_transfer+0x192>
	return ((Sercom *)hw)->I2CM.DATA.reg;
    1648:	2328      	movs	r3, #40	; 0x28
    164a:	5ce3      	ldrb	r3, [r4, r3]
    164c:	7013      	strb	r3, [r2, #0]
	((Sercom *)hw)->I2CM.INTFLAG.reg = SERCOM_I2CM_INTFLAG_SB;
    164e:	2302      	movs	r3, #2
    1650:	7623      	strb	r3, [r4, #24]
	return I2C_OK;
    1652:	2000      	movs	r0, #0
	while (i2c_dev->service.msg.flags & I2C_M_BUSY) {
    1654:	886b      	ldrh	r3, [r5, #2]
    1656:	05db      	lsls	r3, r3, #23
    1658:	d400      	bmi.n	165c <_i2c_m_sync_transfer+0x1ac>
    165a:	e761      	b.n	1520 <_i2c_m_sync_transfer+0x70>
	void *   hw      = i2c_dev->hw;
    165c:	6928      	ldr	r0, [r5, #16]
	uint32_t timeout = 65535;
    165e:	4a32      	ldr	r2, [pc, #200]	; (1728 <_i2c_m_sync_transfer+0x278>)
	return ((Sercom *)hw)->I2CM.INTFLAG.reg;
    1660:	7e03      	ldrb	r3, [r0, #24]
    1662:	b2db      	uxtb	r3, r3
		*flags = hri_sercomi2cm_read_INTFLAG_reg(hw);
    1664:	001f      	movs	r7, r3
		if (timeout-- == 0) {
    1666:	1e51      	subs	r1, r2, #1
    1668:	2a00      	cmp	r2, #0
    166a:	d100      	bne.n	166e <_i2c_m_sync_transfer+0x1be>
    166c:	e759      	b.n	1522 <_i2c_m_sync_transfer+0x72>
    166e:	000a      	movs	r2, r1
	} while (!(*flags & MB_FLAG) && !(*flags & SB_FLAG));
    1670:	079b      	lsls	r3, r3, #30
    1672:	d0f5      	beq.n	1660 <_i2c_m_sync_transfer+0x1b0>
	return I2C_OK;
    1674:	2000      	movs	r0, #0
		if (ret) {
    1676:	2800      	cmp	r0, #0
    1678:	d000      	beq.n	167c <_i2c_m_sync_transfer+0x1cc>
    167a:	e755      	b.n	1528 <_i2c_m_sync_transfer+0x78>
	tmp = ((Sercom *)hw)->I2CM.CTRLA.reg;
    167c:	6823      	ldr	r3, [r4, #0]
	tmp = (tmp & SERCOM_I2CM_CTRLA_SCLSM) >> SERCOM_I2CM_CTRLA_SCLSM_Pos;
    167e:	0edb      	lsrs	r3, r3, #27
    1680:	2101      	movs	r1, #1
    1682:	4019      	ands	r1, r3
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    1684:	69e3      	ldr	r3, [r4, #28]
    1686:	075b      	lsls	r3, r3, #29
    1688:	d4fc      	bmi.n	1684 <_i2c_m_sync_transfer+0x1d4>
	return ((Sercom *)hw)->I2CM.STATUS.reg;
    168a:	8b62      	ldrh	r2, [r4, #26]
    168c:	b292      	uxth	r2, r2
	if (flags & MB_FLAG) {
    168e:	07fb      	lsls	r3, r7, #31
    1690:	d5ba      	bpl.n	1608 <_i2c_m_sync_transfer+0x158>
		if (status & SERCOM_I2CM_STATUS_ARBLOST) {
    1692:	0793      	lsls	r3, r2, #30
    1694:	d400      	bmi.n	1698 <_i2c_m_sync_transfer+0x1e8>
    1696:	e759      	b.n	154c <_i2c_m_sync_transfer+0x9c>
	((Sercom *)hw)->I2CM.INTFLAG.reg = SERCOM_I2CM_INTFLAG_MB;
    1698:	2301      	movs	r3, #1
    169a:	7623      	strb	r3, [r4, #24]
			msg->flags |= I2C_M_FAIL;
    169c:	886b      	ldrh	r3, [r5, #2]
    169e:	2180      	movs	r1, #128	; 0x80
    16a0:	0149      	lsls	r1, r1, #5
    16a2:	430b      	orrs	r3, r1
    16a4:	806b      	strh	r3, [r5, #2]
			msg->flags &= ~I2C_M_BUSY;
    16a6:	886b      	ldrh	r3, [r5, #2]
    16a8:	491d      	ldr	r1, [pc, #116]	; (1720 <_i2c_m_sync_transfer+0x270>)
    16aa:	400b      	ands	r3, r1
    16ac:	806b      	strh	r3, [r5, #2]
			if (status & SERCOM_I2CM_STATUS_BUSERR) {
    16ae:	07d3      	lsls	r3, r2, #31
    16b0:	d522      	bpl.n	16f8 <_i2c_m_sync_transfer+0x248>
				return I2C_ERR_BUS;
    16b2:	2005      	movs	r0, #5
    16b4:	4240      	negs	r0, r0
    16b6:	e7cd      	b.n	1654 <_i2c_m_sync_transfer+0x1a4>
			if ((msg->len == 0 && !sclsm) || (msg->len == 1 && sclsm)) {
    16b8:	2900      	cmp	r1, #0
    16ba:	d0b4      	beq.n	1626 <_i2c_m_sync_transfer+0x176>
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
    16bc:	6862      	ldr	r2, [r4, #4]
    16be:	2380      	movs	r3, #128	; 0x80
    16c0:	02db      	lsls	r3, r3, #11
    16c2:	4313      	orrs	r3, r2
    16c4:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    16c6:	69e3      	ldr	r3, [r4, #28]
    16c8:	075b      	lsls	r3, r3, #29
    16ca:	d4fc      	bmi.n	16c6 <_i2c_m_sync_transfer+0x216>
    16cc:	e7ab      	b.n	1626 <_i2c_m_sync_transfer+0x176>
	((Sercom *)hw)->I2CM.CTRLB.reg &= ~SERCOM_I2CM_CTRLB_SMEN;
    16ce:	6863      	ldr	r3, [r4, #4]
    16d0:	4a13      	ldr	r2, [pc, #76]	; (1720 <_i2c_m_sync_transfer+0x270>)
    16d2:	4013      	ands	r3, r2
    16d4:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    16d6:	69e3      	ldr	r3, [r4, #28]
    16d8:	075b      	lsls	r3, r3, #29
    16da:	d4fc      	bmi.n	16d6 <_i2c_m_sync_transfer+0x226>
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(mask);
    16dc:	6862      	ldr	r2, [r4, #4]
    16de:	23c0      	movs	r3, #192	; 0xc0
    16e0:	029b      	lsls	r3, r3, #10
    16e2:	4313      	orrs	r3, r2
    16e4:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    16e6:	69e3      	ldr	r3, [r4, #28]
    16e8:	075b      	lsls	r3, r3, #29
    16ea:	d4fc      	bmi.n	16e6 <_i2c_m_sync_transfer+0x236>
    16ec:	e7a2      	b.n	1634 <_i2c_m_sync_transfer+0x184>
	((Sercom *)hw)->I2CM.INTFLAG.reg = SERCOM_I2CM_INTFLAG_SB;
    16ee:	2302      	movs	r3, #2
    16f0:	7623      	strb	r3, [r4, #24]
			return I2C_NACK;
    16f2:	2002      	movs	r0, #2
    16f4:	4240      	negs	r0, r0
    16f6:	e7ad      	b.n	1654 <_i2c_m_sync_transfer+0x1a4>
			return I2C_ERR_BAD_ADDRESS;
    16f8:	2004      	movs	r0, #4
    16fa:	4240      	negs	r0, r0
    16fc:	e7aa      	b.n	1654 <_i2c_m_sync_transfer+0x1a4>
	return I2C_OK;
    16fe:	2000      	movs	r0, #0
    1700:	e7a8      	b.n	1654 <_i2c_m_sync_transfer+0x1a4>
		return I2C_ERR_BUSY;
    1702:	2006      	movs	r0, #6
    1704:	4240      	negs	r0, r0
    1706:	e70b      	b.n	1520 <_i2c_m_sync_transfer+0x70>
    1708:	000005c2 	.word	0x000005c2
    170c:	00003a10 	.word	0x00003a10
    1710:	00000c31 	.word	0x00000c31
    1714:	000005c3 	.word	0x000005c3
    1718:	000005c4 	.word	0x000005c4
    171c:	00001191 	.word	0x00001191
    1720:	fffffeff 	.word	0xfffffeff
    1724:	fffffbff 	.word	0xfffffbff
    1728:	0000ffff 	.word	0x0000ffff

0000172c <i2c_init>:
			read_rdy[0] = 1;
		}
	}
}

static void i2c_init(void) {
    172c:	b530      	push	{r4, r5, lr}
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    172e:	4b20      	ldr	r3, [pc, #128]	; (17b0 <i2c_init+0x84>)
    1730:	2248      	movs	r2, #72	; 0x48
    1732:	5c99      	ldrb	r1, [r3, r2]
	tmp &= ~PORT_PINCFG_PMUXEN;
    1734:	2401      	movs	r4, #1
    1736:	43a1      	bics	r1, r4
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
    1738:	2501      	movs	r5, #1
    173a:	4329      	orrs	r1, r5
    173c:	b2c9      	uxtb	r1, r1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    173e:	5499      	strb	r1, [r3, r2]
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
    1740:	2034      	movs	r0, #52	; 0x34
    1742:	5c19      	ldrb	r1, [r3, r0]
	tmp &= ~PORT_PMUX_PMUXE_Msk;
    1744:	3a39      	subs	r2, #57	; 0x39
    1746:	4391      	bics	r1, r2
	tmp |= PORT_PMUX_PMUXE(data);
    1748:	2202      	movs	r2, #2
    174a:	4311      	orrs	r1, r2
    174c:	b2c9      	uxtb	r1, r1
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
    174e:	5419      	strb	r1, [r3, r0]
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    1750:	2149      	movs	r1, #73	; 0x49
    1752:	5c5a      	ldrb	r2, [r3, r1]
	tmp &= ~PORT_PINCFG_PMUXEN;
    1754:	43a2      	bics	r2, r4
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
    1756:	432a      	orrs	r2, r5
    1758:	b2d2      	uxtb	r2, r2
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    175a:	545a      	strb	r2, [r3, r1]
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
    175c:	5c1a      	ldrb	r2, [r3, r0]
	tmp &= ~PORT_PMUX_PMUXO_Msk;
    175e:	393a      	subs	r1, #58	; 0x3a
    1760:	400a      	ands	r2, r1
	tmp |= PORT_PMUX_PMUXO(data);
    1762:	2120      	movs	r1, #32
    1764:	430a      	orrs	r2, r1
    1766:	b2d2      	uxtb	r2, r2
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
    1768:	541a      	strb	r2, [r3, r0]
	((Gclk *)hw)->PCHCTRL[index].reg = data;
    176a:	4b12      	ldr	r3, [pc, #72]	; (17b4 <i2c_init+0x88>)
    176c:	2142      	movs	r1, #66	; 0x42
    176e:	22c8      	movs	r2, #200	; 0xc8
    1770:	5099      	str	r1, [r3, r2]
    1772:	3101      	adds	r1, #1
    1774:	3a04      	subs	r2, #4
    1776:	5099      	str	r1, [r3, r2]
	((Mclk *)hw)->APBCMASK.reg |= MCLK_APBCMASK_SERCOM0;
    1778:	4a0f      	ldr	r2, [pc, #60]	; (17b8 <i2c_init+0x8c>)
    177a:	69d3      	ldr	r3, [r2, #28]
    177c:	431c      	orrs	r4, r3
    177e:	61d4      	str	r4, [r2, #28]
	hri_gclk_write_PCHCTRL_reg(GCLK, SERCOM0_GCLK_ID_CORE, GCLK_PCHCTRL_GEN_GCLK2_Val | (1 << GCLK_PCHCTRL_CHEN_Pos));
	hri_gclk_write_PCHCTRL_reg(GCLK, SERCOM0_GCLK_ID_SLOW, GCLK_PCHCTRL_GEN_GCLK3_Val | (1 << GCLK_PCHCTRL_CHEN_Pos));
	
	hri_mclk_set_APBCMASK_SERCOM0_bit(MCLK);

	I2C_SERCOM->I2CS.ADDR.reg = I2C_BASE_ADDRESS;
    1780:	2384      	movs	r3, #132	; 0x84
    1782:	05db      	lsls	r3, r3, #23
    1784:	2212      	movs	r2, #18
    1786:	625a      	str	r2, [r3, #36]	; 0x24
	I2C_SERCOM->I2CS.CTRLB.reg = SERCOM_I2CS_CTRLB_SMEN;
    1788:	32ee      	adds	r2, #238	; 0xee
    178a:	605a      	str	r2, [r3, #4]

	I2C_SERCOM->I2CS.INTENSET.reg = SERCOM_I2CS_INTENSET_PREC | SERCOM_I2CS_INTENSET_AMATCH |
    178c:	3af9      	subs	r2, #249	; 0xf9
    178e:	759a      	strb	r2, [r3, #22]
	SERCOM_I2CS_INTENSET_DRDY;
	
	I2C_SERCOM->I2CS.CTRLA.reg = SERCOM_I2CS_CTRLA_SDAHOLD(0x02) |  SERCOM_I2CS_CTRLA_MODE(0x04); // set SDAHOLD to 300-600ns and set to slave mode
    1790:	4a0a      	ldr	r2, [pc, #40]	; (17bc <i2c_init+0x90>)
    1792:	601a      	str	r2, [r3, #0]
	
	I2C_SERCOM->I2CS.CTRLA.reg |= SERCOM_I2CS_CTRLA_ENABLE;
    1794:	681a      	ldr	r2, [r3, #0]
    1796:	3941      	subs	r1, #65	; 0x41
    1798:	430a      	orrs	r2, r1
    179a:	601a      	str	r2, [r3, #0]
	
	while((I2C_SERCOM->I2CS.SYNCBUSY.reg & SERCOM_I2CS_SYNCBUSY_ENABLE));
    179c:	2384      	movs	r3, #132	; 0x84
    179e:	05db      	lsls	r3, r3, #23
    17a0:	69db      	ldr	r3, [r3, #28]
    17a2:	079b      	lsls	r3, r3, #30
    17a4:	d4fa      	bmi.n	179c <i2c_init+0x70>
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    17a6:	2280      	movs	r2, #128	; 0x80
    17a8:	0052      	lsls	r2, r2, #1
    17aa:	4b05      	ldr	r3, [pc, #20]	; (17c0 <i2c_init+0x94>)
    17ac:	601a      	str	r2, [r3, #0]

	NVIC_EnableIRQ(I2C_SERCOM_IRQ);
}
    17ae:	bd30      	pop	{r4, r5, pc}
    17b0:	40002800 	.word	0x40002800
    17b4:	40001800 	.word	0x40001800
    17b8:	40000400 	.word	0x40000400
    17bc:	00200010 	.word	0x00200010
    17c0:	e000e100 	.word	0xe000e100

000017c4 <SysTick_Handler>:
void SysTick_Handler() {
    17c4:	b510      	push	{r4, lr}
	led_0_counter++;
    17c6:	4b31      	ldr	r3, [pc, #196]	; (188c <SysTick_Handler+0xc8>)
    17c8:	681a      	ldr	r2, [r3, #0]
    17ca:	1c50      	adds	r0, r2, #1
    17cc:	6018      	str	r0, [r3, #0]
	emg_counter++;
    17ce:	685a      	ldr	r2, [r3, #4]
    17d0:	1c54      	adds	r4, r2, #1
    17d2:	605c      	str	r4, [r3, #4]
	if (ad5933_enabled) {
    17d4:	4b2e      	ldr	r3, [pc, #184]	; (1890 <SysTick_Handler+0xcc>)
    17d6:	781b      	ldrb	r3, [r3, #0]
    17d8:	2b00      	cmp	r3, #0
    17da:	d04c      	beq.n	1876 <SysTick_Handler+0xb2>
		imp_counter++;
    17dc:	4a2b      	ldr	r2, [pc, #172]	; (188c <SysTick_Handler+0xc8>)
    17de:	6893      	ldr	r3, [r2, #8]
    17e0:	3301      	adds	r3, #1
    17e2:	6093      	str	r3, [r2, #8]
	if (max30205_enabled) {
    17e4:	4b2a      	ldr	r3, [pc, #168]	; (1890 <SysTick_Handler+0xcc>)
    17e6:	785b      	ldrb	r3, [r3, #1]
    17e8:	2b00      	cmp	r3, #0
    17ea:	d049      	beq.n	1880 <SysTick_Handler+0xbc>
		temp_counter++;
    17ec:	4a27      	ldr	r2, [pc, #156]	; (188c <SysTick_Handler+0xc8>)
    17ee:	6913      	ldr	r3, [r2, #16]
    17f0:	3301      	adds	r3, #1
    17f2:	6113      	str	r3, [r2, #16]
	if (led_0_counter % 10001 == 0){
    17f4:	4927      	ldr	r1, [pc, #156]	; (1894 <SysTick_Handler+0xd0>)
    17f6:	4b28      	ldr	r3, [pc, #160]	; (1898 <SysTick_Handler+0xd4>)
    17f8:	4798      	blx	r3
    17fa:	2900      	cmp	r1, #0
    17fc:	d102      	bne.n	1804 <SysTick_Handler+0x40>
		led_0_counter = 1;
    17fe:	2201      	movs	r2, #1
    1800:	4b22      	ldr	r3, [pc, #136]	; (188c <SysTick_Handler+0xc8>)
    1802:	601a      	str	r2, [r3, #0]
	if (led_1_counter % 10001 == 0) {
    1804:	4b21      	ldr	r3, [pc, #132]	; (188c <SysTick_Handler+0xc8>)
    1806:	68d8      	ldr	r0, [r3, #12]
    1808:	4922      	ldr	r1, [pc, #136]	; (1894 <SysTick_Handler+0xd0>)
    180a:	4b23      	ldr	r3, [pc, #140]	; (1898 <SysTick_Handler+0xd4>)
    180c:	4798      	blx	r3
    180e:	2900      	cmp	r1, #0
    1810:	d102      	bne.n	1818 <SysTick_Handler+0x54>
		led_1_counter = 1;
    1812:	2201      	movs	r2, #1
    1814:	4b1d      	ldr	r3, [pc, #116]	; (188c <SysTick_Handler+0xc8>)
    1816:	60da      	str	r2, [r3, #12]
	if (led_2_counter % 10001 == 0) {
    1818:	4b1c      	ldr	r3, [pc, #112]	; (188c <SysTick_Handler+0xc8>)
    181a:	6958      	ldr	r0, [r3, #20]
    181c:	491d      	ldr	r1, [pc, #116]	; (1894 <SysTick_Handler+0xd0>)
    181e:	4b1e      	ldr	r3, [pc, #120]	; (1898 <SysTick_Handler+0xd4>)
    1820:	4798      	blx	r3
    1822:	2900      	cmp	r1, #0
    1824:	d102      	bne.n	182c <SysTick_Handler+0x68>
		led_2_counter = 1;
    1826:	2201      	movs	r2, #1
    1828:	4b18      	ldr	r3, [pc, #96]	; (188c <SysTick_Handler+0xc8>)
    182a:	615a      	str	r2, [r3, #20]
	if (emg_counter % emg_period_ms == 0) {
    182c:	4b17      	ldr	r3, [pc, #92]	; (188c <SysTick_Handler+0xc8>)
    182e:	8b19      	ldrh	r1, [r3, #24]
    1830:	0020      	movs	r0, r4
    1832:	4b19      	ldr	r3, [pc, #100]	; (1898 <SysTick_Handler+0xd4>)
    1834:	4798      	blx	r3
    1836:	2900      	cmp	r1, #0
    1838:	d104      	bne.n	1844 <SysTick_Handler+0x80>
		emg_counter = 1;
    183a:	2301      	movs	r3, #1
    183c:	4a13      	ldr	r2, [pc, #76]	; (188c <SysTick_Handler+0xc8>)
    183e:	6053      	str	r3, [r2, #4]
		do_emg = true;
    1840:	4a13      	ldr	r2, [pc, #76]	; (1890 <SysTick_Handler+0xcc>)
    1842:	7093      	strb	r3, [r2, #2]
	if (imp_counter % imp_period_ms == 0) {
    1844:	4b11      	ldr	r3, [pc, #68]	; (188c <SysTick_Handler+0xc8>)
    1846:	6898      	ldr	r0, [r3, #8]
    1848:	69d9      	ldr	r1, [r3, #28]
    184a:	4b13      	ldr	r3, [pc, #76]	; (1898 <SysTick_Handler+0xd4>)
    184c:	4798      	blx	r3
    184e:	2900      	cmp	r1, #0
    1850:	d104      	bne.n	185c <SysTick_Handler+0x98>
		imp_counter = 1;
    1852:	2301      	movs	r3, #1
    1854:	4a0d      	ldr	r2, [pc, #52]	; (188c <SysTick_Handler+0xc8>)
    1856:	6093      	str	r3, [r2, #8]
		do_imp = true;
    1858:	4a0d      	ldr	r2, [pc, #52]	; (1890 <SysTick_Handler+0xcc>)
    185a:	70d3      	strb	r3, [r2, #3]
	if (temp_counter % temp_period_ms == 0) {
    185c:	4b0b      	ldr	r3, [pc, #44]	; (188c <SysTick_Handler+0xc8>)
    185e:	6918      	ldr	r0, [r3, #16]
    1860:	6a19      	ldr	r1, [r3, #32]
    1862:	4b0d      	ldr	r3, [pc, #52]	; (1898 <SysTick_Handler+0xd4>)
    1864:	4798      	blx	r3
    1866:	2900      	cmp	r1, #0
    1868:	d104      	bne.n	1874 <SysTick_Handler+0xb0>
		temp_counter = 1;
    186a:	2301      	movs	r3, #1
    186c:	4a07      	ldr	r2, [pc, #28]	; (188c <SysTick_Handler+0xc8>)
    186e:	6113      	str	r3, [r2, #16]
		do_temp = true;
    1870:	4a07      	ldr	r2, [pc, #28]	; (1890 <SysTick_Handler+0xcc>)
    1872:	7113      	strb	r3, [r2, #4]
}
    1874:	bd10      	pop	{r4, pc}
		led_1_counter++;
    1876:	4a05      	ldr	r2, [pc, #20]	; (188c <SysTick_Handler+0xc8>)
    1878:	68d3      	ldr	r3, [r2, #12]
    187a:	3301      	adds	r3, #1
    187c:	60d3      	str	r3, [r2, #12]
    187e:	e7b1      	b.n	17e4 <SysTick_Handler+0x20>
		led_2_counter++;
    1880:	4a02      	ldr	r2, [pc, #8]	; (188c <SysTick_Handler+0xc8>)
    1882:	6953      	ldr	r3, [r2, #20]
    1884:	3301      	adds	r3, #1
    1886:	6153      	str	r3, [r2, #20]
    1888:	e7b4      	b.n	17f4 <SysTick_Handler+0x30>
    188a:	46c0      	nop			; (mov r8, r8)
    188c:	20000000 	.word	0x20000000
    1890:	20000050 	.word	0x20000050
    1894:	00002711 	.word	0x00002711
    1898:	00002115 	.word	0x00002115

0000189c <main>:
int main(void) {
    189c:	b570      	push	{r4, r5, r6, lr}
	atmel_start_init();
    189e:	4bb3      	ldr	r3, [pc, #716]	; (1b6c <main+0x2d0>)
    18a0:	4798      	blx	r3
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
    18a2:	49b3      	ldr	r1, [pc, #716]	; (1b70 <main+0x2d4>)
    18a4:	4bb3      	ldr	r3, [pc, #716]	; (1b74 <main+0x2d8>)
    18a6:	604b      	str	r3, [r1, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
    18a8:	48b3      	ldr	r0, [pc, #716]	; (1b78 <main+0x2dc>)
    18aa:	6a03      	ldr	r3, [r0, #32]
    18ac:	021b      	lsls	r3, r3, #8
    18ae:	0a1b      	lsrs	r3, r3, #8
    18b0:	22c0      	movs	r2, #192	; 0xc0
    18b2:	0612      	lsls	r2, r2, #24
    18b4:	4313      	orrs	r3, r2
    18b6:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
    18b8:	2200      	movs	r2, #0
    18ba:	608a      	str	r2, [r1, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
    18bc:	2307      	movs	r3, #7
    18be:	600b      	str	r3, [r1, #0]
		imp_counter = 50000;
    18c0:	4bae      	ldr	r3, [pc, #696]	; (1b7c <main+0x2e0>)
    18c2:	49af      	ldr	r1, [pc, #700]	; (1b80 <main+0x2e4>)
    18c4:	6099      	str	r1, [r3, #8]
		temp_counter = 50000;
    18c6:	6119      	str	r1, [r3, #16]
	imp.imp_1_real[0] = 100;
    18c8:	4bae      	ldr	r3, [pc, #696]	; (1b84 <main+0x2e8>)
    18ca:	2164      	movs	r1, #100	; 0x64
    18cc:	7019      	strb	r1, [r3, #0]
	imp.imp_1_real[1] = 0; // 100
    18ce:	705a      	strb	r2, [r3, #1]
	imp.imp_1_img[0] = 150;
    18d0:	3132      	adds	r1, #50	; 0x32
    18d2:	7099      	strb	r1, [r3, #2]
	imp.imp_1_img[1] = 0;  // 150
    18d4:	70da      	strb	r2, [r3, #3]
	imp.imp_2_real[0] = 200;
    18d6:	3132      	adds	r1, #50	; 0x32
    18d8:	7119      	strb	r1, [r3, #4]
	imp.imp_2_real[1] = 0; // 200
    18da:	715a      	strb	r2, [r3, #5]
	imp.imp_2_img[0] = 250;
    18dc:	3132      	adds	r1, #50	; 0x32
    18de:	7199      	strb	r1, [r3, #6]
	imp.imp_2_img[1] = 0; // 250
    18e0:	71da      	strb	r2, [r3, #7]
	i2c_init();
    18e2:	4ba9      	ldr	r3, [pc, #676]	; (1b88 <main+0x2ec>)
    18e4:	4798      	blx	r3
	i2c_m_sync_enable(&I2C_MST);
    18e6:	48a9      	ldr	r0, [pc, #676]	; (1b8c <main+0x2f0>)
    18e8:	4ba9      	ldr	r3, [pc, #676]	; (1b90 <main+0x2f4>)
    18ea:	4798      	blx	r3
		if (AD_scan() == I2C_OK) {
    18ec:	4ba9      	ldr	r3, [pc, #676]	; (1b94 <main+0x2f8>)
    18ee:	4798      	blx	r3
    18f0:	2800      	cmp	r0, #0
    18f2:	d150      	bne.n	1996 <main+0xfa>
			if ((	AD_reset() ||
    18f4:	4ba8      	ldr	r3, [pc, #672]	; (1b98 <main+0x2fc>)
    18f6:	4798      	blx	r3
			AD_set_range(CTRL_OUTPUT_RANGE_2) ||
    18f8:	2800      	cmp	r0, #0
    18fa:	d135      	bne.n	1968 <main+0xcc>
			AD_set_clock_external() ||
    18fc:	4ba7      	ldr	r3, [pc, #668]	; (1b9c <main+0x300>)
    18fe:	4798      	blx	r3
			if ((	AD_reset() ||
    1900:	2800      	cmp	r0, #0
    1902:	d133      	bne.n	196c <main+0xd0>
			AD_set_start_freq(AD5933_FREQUENCY_MAIN) ||
    1904:	20fa      	movs	r0, #250	; 0xfa
    1906:	0080      	lsls	r0, r0, #2
    1908:	4ba5      	ldr	r3, [pc, #660]	; (1ba0 <main+0x304>)
    190a:	4798      	blx	r3
			AD_set_clock_external() ||
    190c:	2800      	cmp	r0, #0
    190e:	d12f      	bne.n	1970 <main+0xd4>
			AD_set_increment_freq(0) ||
    1910:	4ba4      	ldr	r3, [pc, #656]	; (1ba4 <main+0x308>)
    1912:	4798      	blx	r3
			AD_set_start_freq(AD5933_FREQUENCY_MAIN) ||
    1914:	2800      	cmp	r0, #0
    1916:	d12d      	bne.n	1974 <main+0xd8>
			AD_set_n_increments(0) ||
    1918:	4ba3      	ldr	r3, [pc, #652]	; (1ba8 <main+0x30c>)
    191a:	4798      	blx	r3
			AD_set_increment_freq(0) ||
    191c:	2800      	cmp	r0, #0
    191e:	d12b      	bne.n	1978 <main+0xdc>
			AD_set_settling_cycles(500) ||
    1920:	30f5      	adds	r0, #245	; 0xf5
    1922:	30ff      	adds	r0, #255	; 0xff
    1924:	4ba1      	ldr	r3, [pc, #644]	; (1bac <main+0x310>)
    1926:	4798      	blx	r3
			AD_set_n_increments(0) ||
    1928:	2800      	cmp	r0, #0
    192a:	d127      	bne.n	197c <main+0xe0>
			AD_set_range(CTRL_OUTPUT_RANGE_2) ||
    192c:	3006      	adds	r0, #6
    192e:	4ba0      	ldr	r3, [pc, #640]	; (1bb0 <main+0x314>)
    1930:	4798      	blx	r3
			AD_set_settling_cycles(500) ||
    1932:	2800      	cmp	r0, #0
    1934:	d124      	bne.n	1980 <main+0xe4>
			AD_set_PGA_gain(CTRL_PGA_GAIN_X1))
    1936:	3001      	adds	r0, #1
    1938:	4b9e      	ldr	r3, [pc, #632]	; (1bb4 <main+0x318>)
    193a:	4798      	blx	r3
			AD_set_range(CTRL_OUTPUT_RANGE_2) ||
    193c:	2800      	cmp	r0, #0
    193e:	d121      	bne.n	1984 <main+0xe8>
    1940:	2300      	movs	r3, #0
			if ((	AD_reset() ||
    1942:	2b00      	cmp	r3, #0
    1944:	d020      	beq.n	1988 <main+0xec>
				ad5933_enabled = false;
    1946:	2200      	movs	r2, #0
    1948:	4b9b      	ldr	r3, [pc, #620]	; (1bb8 <main+0x31c>)
    194a:	701a      	strb	r2, [r3, #0]
		if (MAX_scan() == I2C_OK) {
    194c:	4b9b      	ldr	r3, [pc, #620]	; (1bbc <main+0x320>)
    194e:	4798      	blx	r3
    1950:	2800      	cmp	r0, #0
    1952:	d124      	bne.n	199e <main+0x102>
			MAX_begin();
    1954:	4b9a      	ldr	r3, [pc, #616]	; (1bc0 <main+0x324>)
    1956:	4798      	blx	r3
			max30205_enabled = true;
    1958:	2201      	movs	r2, #1
    195a:	4b97      	ldr	r3, [pc, #604]	; (1bb8 <main+0x31c>)
    195c:	705a      	strb	r2, [r3, #1]
	adc_sync_enable_channel(&ADC_0, 0);
    195e:	2100      	movs	r1, #0
    1960:	4898      	ldr	r0, [pc, #608]	; (1bc4 <main+0x328>)
    1962:	4b99      	ldr	r3, [pc, #612]	; (1bc8 <main+0x32c>)
    1964:	4798      	blx	r3
    1966:	e044      	b.n	19f2 <main+0x156>
			AD_set_range(CTRL_OUTPUT_RANGE_2) ||
    1968:	2301      	movs	r3, #1
    196a:	e7ea      	b.n	1942 <main+0xa6>
    196c:	2301      	movs	r3, #1
    196e:	e7e8      	b.n	1942 <main+0xa6>
    1970:	2301      	movs	r3, #1
    1972:	e7e6      	b.n	1942 <main+0xa6>
    1974:	2301      	movs	r3, #1
    1976:	e7e4      	b.n	1942 <main+0xa6>
    1978:	2301      	movs	r3, #1
    197a:	e7e2      	b.n	1942 <main+0xa6>
    197c:	2301      	movs	r3, #1
    197e:	e7e0      	b.n	1942 <main+0xa6>
    1980:	2301      	movs	r3, #1
    1982:	e7de      	b.n	1942 <main+0xa6>
    1984:	2301      	movs	r3, #1
    1986:	e7dc      	b.n	1942 <main+0xa6>
				AD_set_power_mode(POWER_STANDBY);
    1988:	20b0      	movs	r0, #176	; 0xb0
    198a:	4b90      	ldr	r3, [pc, #576]	; (1bcc <main+0x330>)
    198c:	4798      	blx	r3
				ad5933_enabled = true;
    198e:	2201      	movs	r2, #1
    1990:	4b89      	ldr	r3, [pc, #548]	; (1bb8 <main+0x31c>)
    1992:	701a      	strb	r2, [r3, #0]
    1994:	e7da      	b.n	194c <main+0xb0>
			ad5933_enabled = false;
    1996:	2200      	movs	r2, #0
    1998:	4b87      	ldr	r3, [pc, #540]	; (1bb8 <main+0x31c>)
    199a:	701a      	strb	r2, [r3, #0]
    199c:	e7d6      	b.n	194c <main+0xb0>
			max30205_enabled = false;
    199e:	2200      	movs	r2, #0
    19a0:	4b85      	ldr	r3, [pc, #532]	; (1bb8 <main+0x31c>)
    19a2:	705a      	strb	r2, [r3, #1]
    19a4:	e7db      	b.n	195e <main+0xc2>
				emg_past4[b] = emg_past3[b];
    19a6:	4a8a      	ldr	r2, [pc, #552]	; (1bd0 <main+0x334>)
    19a8:	5cd0      	ldrb	r0, [r2, r3]
    19aa:	498a      	ldr	r1, [pc, #552]	; (1bd4 <main+0x338>)
    19ac:	54c8      	strb	r0, [r1, r3]
				emg_past3[b] = emg_past2[b];
    19ae:	498a      	ldr	r1, [pc, #552]	; (1bd8 <main+0x33c>)
    19b0:	5cc8      	ldrb	r0, [r1, r3]
    19b2:	54d0      	strb	r0, [r2, r3]
				emg_past2[b] = emg_past[b];
    19b4:	4a89      	ldr	r2, [pc, #548]	; (1bdc <main+0x340>)
    19b6:	5cd0      	ldrb	r0, [r2, r3]
    19b8:	54c8      	strb	r0, [r1, r3]
				emg_past[b] = emg[b];
    19ba:	4989      	ldr	r1, [pc, #548]	; (1be0 <main+0x344>)
    19bc:	5cc9      	ldrb	r1, [r1, r3]
    19be:	54d1      	strb	r1, [r2, r3]
			for (uint8_t b = 0; b < 2; b++) {
    19c0:	3301      	adds	r3, #1
    19c2:	b2db      	uxtb	r3, r3
    19c4:	2b01      	cmp	r3, #1
    19c6:	d9ee      	bls.n	19a6 <main+0x10a>
			adc_sync_read_channel(&ADC_0, 0, emg, 2);
    19c8:	2302      	movs	r3, #2
    19ca:	4a85      	ldr	r2, [pc, #532]	; (1be0 <main+0x344>)
    19cc:	2100      	movs	r1, #0
    19ce:	487d      	ldr	r0, [pc, #500]	; (1bc4 <main+0x328>)
    19d0:	4c84      	ldr	r4, [pc, #528]	; (1be4 <main+0x348>)
    19d2:	47a0      	blx	r4
			do_emg = false;
    19d4:	2200      	movs	r2, #0
    19d6:	4b78      	ldr	r3, [pc, #480]	; (1bb8 <main+0x31c>)
    19d8:	709a      	strb	r2, [r3, #2]
		if (do_imp) {
    19da:	4b77      	ldr	r3, [pc, #476]	; (1bb8 <main+0x31c>)
    19dc:	78dd      	ldrb	r5, [r3, #3]
    19de:	2d00      	cmp	r5, #0
    19e0:	d10d      	bne.n	19fe <main+0x162>
		if (do_temp) {
    19e2:	4b75      	ldr	r3, [pc, #468]	; (1bb8 <main+0x31c>)
    19e4:	791b      	ldrb	r3, [r3, #4]
    19e6:	2b00      	cmp	r3, #0
    19e8:	d15b      	bne.n	1aa2 <main+0x206>
		if (req_read) {
    19ea:	4b73      	ldr	r3, [pc, #460]	; (1bb8 <main+0x31c>)
    19ec:	7a9c      	ldrb	r4, [r3, #10]
    19ee:	2c00      	cmp	r4, #0
    19f0:	d15f      	bne.n	1ab2 <main+0x216>
		if (do_emg) {
    19f2:	4b71      	ldr	r3, [pc, #452]	; (1bb8 <main+0x31c>)
    19f4:	789b      	ldrb	r3, [r3, #2]
    19f6:	2b00      	cmp	r3, #0
    19f8:	d0ef      	beq.n	19da <main+0x13e>
    19fa:	2300      	movs	r3, #0
    19fc:	e7e2      	b.n	19c4 <main+0x128>
			i2c_m_sync_set_slaveaddr(&I2C_MST, AD5933_ADDR, I2C_M_SEVEN);
    19fe:	2280      	movs	r2, #128	; 0x80
    1a00:	0112      	lsls	r2, r2, #4
    1a02:	210d      	movs	r1, #13
    1a04:	4861      	ldr	r0, [pc, #388]	; (1b8c <main+0x2f0>)
    1a06:	4b78      	ldr	r3, [pc, #480]	; (1be8 <main+0x34c>)
    1a08:	4798      	blx	r3
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    1a0a:	23c0      	movs	r3, #192	; 0xc0
    1a0c:	05db      	lsls	r3, r3, #23
    1a0e:	2280      	movs	r2, #128	; 0x80
    1a10:	03d2      	lsls	r2, r2, #15
    1a12:	619a      	str	r2, [r3, #24]
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    1a14:	2280      	movs	r2, #128	; 0x80
    1a16:	0412      	lsls	r2, r2, #16
    1a18:	615a      	str	r2, [r3, #20]
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    1a1a:	2280      	movs	r2, #128	; 0x80
    1a1c:	0452      	lsls	r2, r2, #17
    1a1e:	619a      	str	r2, [r3, #24]
    1a20:	2280      	movs	r2, #128	; 0x80
    1a22:	0492      	lsls	r2, r2, #18
    1a24:	619a      	str	r2, [r3, #24]
			delay_us(500);
    1a26:	20fa      	movs	r0, #250	; 0xfa
    1a28:	0040      	lsls	r0, r0, #1
    1a2a:	4b70      	ldr	r3, [pc, #448]	; (1bec <main+0x350>)
    1a2c:	4798      	blx	r3
			bool ad_res = false;
    1a2e:	2400      	movs	r4, #0
			while (!ad_res) {
    1a30:	2c00      	cmp	r4, #0
    1a32:	d107      	bne.n	1a44 <main+0x1a8>
				if (AD_get_complex_data(imp.imp_1_real, imp.imp_1_img) == I2C_OK) ad_res = true;
    1a34:	496e      	ldr	r1, [pc, #440]	; (1bf0 <main+0x354>)
    1a36:	1e88      	subs	r0, r1, #2
    1a38:	4b6e      	ldr	r3, [pc, #440]	; (1bf4 <main+0x358>)
    1a3a:	4798      	blx	r3
    1a3c:	2800      	cmp	r0, #0
    1a3e:	d1f7      	bne.n	1a30 <main+0x194>
    1a40:	002c      	movs	r4, r5
    1a42:	e7f5      	b.n	1a30 <main+0x194>
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    1a44:	23c0      	movs	r3, #192	; 0xc0
    1a46:	05db      	lsls	r3, r3, #23
    1a48:	2280      	movs	r2, #128	; 0x80
    1a4a:	03d2      	lsls	r2, r2, #15
    1a4c:	615a      	str	r2, [r3, #20]
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    1a4e:	2280      	movs	r2, #128	; 0x80
    1a50:	0412      	lsls	r2, r2, #16
    1a52:	619a      	str	r2, [r3, #24]
    1a54:	2280      	movs	r2, #128	; 0x80
    1a56:	0452      	lsls	r2, r2, #17
    1a58:	619a      	str	r2, [r3, #24]
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    1a5a:	2280      	movs	r2, #128	; 0x80
    1a5c:	0492      	lsls	r2, r2, #18
    1a5e:	615a      	str	r2, [r3, #20]
			delay_us(500);
    1a60:	20fa      	movs	r0, #250	; 0xfa
    1a62:	0040      	lsls	r0, r0, #1
    1a64:	4b61      	ldr	r3, [pc, #388]	; (1bec <main+0x350>)
    1a66:	4798      	blx	r3
			ad_res = false;
    1a68:	2500      	movs	r5, #0
			while (!ad_res) {
    1a6a:	2d00      	cmp	r5, #0
    1a6c:	d107      	bne.n	1a7e <main+0x1e2>
				if (AD_get_complex_data(imp.imp_2_real, imp.imp_2_img) == I2C_OK) ad_res = true;
    1a6e:	4962      	ldr	r1, [pc, #392]	; (1bf8 <main+0x35c>)
    1a70:	1e88      	subs	r0, r1, #2
    1a72:	4b60      	ldr	r3, [pc, #384]	; (1bf4 <main+0x358>)
    1a74:	4798      	blx	r3
    1a76:	2800      	cmp	r0, #0
    1a78:	d1f7      	bne.n	1a6a <main+0x1ce>
    1a7a:	0025      	movs	r5, r4
    1a7c:	e7f5      	b.n	1a6a <main+0x1ce>
    1a7e:	23c0      	movs	r3, #192	; 0xc0
    1a80:	05db      	lsls	r3, r3, #23
    1a82:	2280      	movs	r2, #128	; 0x80
    1a84:	0452      	lsls	r2, r2, #17
    1a86:	615a      	str	r2, [r3, #20]
    1a88:	2280      	movs	r2, #128	; 0x80
    1a8a:	03d2      	lsls	r2, r2, #15
    1a8c:	615a      	str	r2, [r3, #20]
    1a8e:	2280      	movs	r2, #128	; 0x80
    1a90:	0412      	lsls	r2, r2, #16
    1a92:	615a      	str	r2, [r3, #20]
    1a94:	2280      	movs	r2, #128	; 0x80
    1a96:	0492      	lsls	r2, r2, #18
    1a98:	615a      	str	r2, [r3, #20]
			do_imp = false;
    1a9a:	2200      	movs	r2, #0
    1a9c:	4b46      	ldr	r3, [pc, #280]	; (1bb8 <main+0x31c>)
    1a9e:	70da      	strb	r2, [r3, #3]
    1aa0:	e79f      	b.n	19e2 <main+0x146>
			MAX_get_temperature(temp);
    1aa2:	4c45      	ldr	r4, [pc, #276]	; (1bb8 <main+0x31c>)
    1aa4:	0020      	movs	r0, r4
    1aa6:	3008      	adds	r0, #8
    1aa8:	4b54      	ldr	r3, [pc, #336]	; (1bfc <main+0x360>)
    1aaa:	4798      	blx	r3
			do_temp = false;
    1aac:	2300      	movs	r3, #0
    1aae:	7123      	strb	r3, [r4, #4]
    1ab0:	e79b      	b.n	19ea <main+0x14e>
			req_read = false;
    1ab2:	2200      	movs	r2, #0
    1ab4:	729a      	strb	r2, [r3, #10]
			i2c_m_sync_set_slaveaddr(&I2C_MST, AD5933_ADDR, I2C_M_SEVEN);
    1ab6:	2280      	movs	r2, #128	; 0x80
    1ab8:	0112      	lsls	r2, r2, #4
    1aba:	210d      	movs	r1, #13
    1abc:	4833      	ldr	r0, [pc, #204]	; (1b8c <main+0x2f0>)
    1abe:	4b4a      	ldr	r3, [pc, #296]	; (1be8 <main+0x34c>)
    1ac0:	4798      	blx	r3
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    1ac2:	23c0      	movs	r3, #192	; 0xc0
    1ac4:	05db      	lsls	r3, r3, #23
    1ac6:	2280      	movs	r2, #128	; 0x80
    1ac8:	03d2      	lsls	r2, r2, #15
    1aca:	619a      	str	r2, [r3, #24]
    1acc:	2280      	movs	r2, #128	; 0x80
    1ace:	0412      	lsls	r2, r2, #16
    1ad0:	619a      	str	r2, [r3, #24]
    1ad2:	2280      	movs	r2, #128	; 0x80
    1ad4:	0452      	lsls	r2, r2, #17
    1ad6:	619a      	str	r2, [r3, #24]
    1ad8:	2280      	movs	r2, #128	; 0x80
    1ada:	0492      	lsls	r2, r2, #18
    1adc:	619a      	str	r2, [r3, #24]
			delay_us(50000);
    1ade:	4828      	ldr	r0, [pc, #160]	; (1b80 <main+0x2e4>)
    1ae0:	4b42      	ldr	r3, [pc, #264]	; (1bec <main+0x350>)
    1ae2:	4798      	blx	r3
			bool ad_res = false;
    1ae4:	2500      	movs	r5, #0
			while (!ad_res) {
    1ae6:	2d00      	cmp	r5, #0
    1ae8:	d107      	bne.n	1afa <main+0x25e>
				if (AD_get_complex_data(imp.imp_1_real, imp.imp_1_img) == I2C_OK) ad_res = true;
    1aea:	4941      	ldr	r1, [pc, #260]	; (1bf0 <main+0x354>)
    1aec:	1e88      	subs	r0, r1, #2
    1aee:	4b41      	ldr	r3, [pc, #260]	; (1bf4 <main+0x358>)
    1af0:	4798      	blx	r3
    1af2:	2800      	cmp	r0, #0
    1af4:	d1f7      	bne.n	1ae6 <main+0x24a>
    1af6:	0025      	movs	r5, r4
    1af8:	e7f5      	b.n	1ae6 <main+0x24a>
    1afa:	23c0      	movs	r3, #192	; 0xc0
    1afc:	05db      	lsls	r3, r3, #23
    1afe:	2280      	movs	r2, #128	; 0x80
    1b00:	03d2      	lsls	r2, r2, #15
    1b02:	619a      	str	r2, [r3, #24]
    1b04:	2280      	movs	r2, #128	; 0x80
    1b06:	0412      	lsls	r2, r2, #16
    1b08:	619a      	str	r2, [r3, #24]
    1b0a:	2280      	movs	r2, #128	; 0x80
    1b0c:	0452      	lsls	r2, r2, #17
    1b0e:	619a      	str	r2, [r3, #24]
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    1b10:	2280      	movs	r2, #128	; 0x80
    1b12:	0492      	lsls	r2, r2, #18
    1b14:	615a      	str	r2, [r3, #20]
			delay_us(50000);
    1b16:	481a      	ldr	r0, [pc, #104]	; (1b80 <main+0x2e4>)
    1b18:	4b34      	ldr	r3, [pc, #208]	; (1bec <main+0x350>)
    1b1a:	4798      	blx	r3
			ad_res = false;
    1b1c:	2400      	movs	r4, #0
			while (!ad_res) {
    1b1e:	2c00      	cmp	r4, #0
    1b20:	d107      	bne.n	1b32 <main+0x296>
				if (AD_get_complex_data(imp.imp_2_real, imp.imp_2_img) == I2C_OK) ad_res = true;
    1b22:	4935      	ldr	r1, [pc, #212]	; (1bf8 <main+0x35c>)
    1b24:	1e88      	subs	r0, r1, #2
    1b26:	4b33      	ldr	r3, [pc, #204]	; (1bf4 <main+0x358>)
    1b28:	4798      	blx	r3
    1b2a:	2800      	cmp	r0, #0
    1b2c:	d1f7      	bne.n	1b1e <main+0x282>
    1b2e:	002c      	movs	r4, r5
    1b30:	e7f5      	b.n	1b1e <main+0x282>
    1b32:	23c0      	movs	r3, #192	; 0xc0
    1b34:	05db      	lsls	r3, r3, #23
    1b36:	2280      	movs	r2, #128	; 0x80
    1b38:	0452      	lsls	r2, r2, #17
    1b3a:	615a      	str	r2, [r3, #20]
    1b3c:	2280      	movs	r2, #128	; 0x80
    1b3e:	03d2      	lsls	r2, r2, #15
    1b40:	615a      	str	r2, [r3, #20]
    1b42:	2280      	movs	r2, #128	; 0x80
    1b44:	0412      	lsls	r2, r2, #16
    1b46:	615a      	str	r2, [r3, #20]
    1b48:	2280      	movs	r2, #128	; 0x80
    1b4a:	0492      	lsls	r2, r2, #18
    1b4c:	615a      	str	r2, [r3, #20]
			do_imp = false;
    1b4e:	4c1a      	ldr	r4, [pc, #104]	; (1bb8 <main+0x31c>)
    1b50:	2500      	movs	r5, #0
    1b52:	70e5      	strb	r5, [r4, #3]
			delay_us(5000);
    1b54:	482a      	ldr	r0, [pc, #168]	; (1c00 <main+0x364>)
    1b56:	4b25      	ldr	r3, [pc, #148]	; (1bec <main+0x350>)
    1b58:	4798      	blx	r3
			MAX_get_temperature(temp);
    1b5a:	0020      	movs	r0, r4
    1b5c:	3008      	adds	r0, #8
    1b5e:	4b27      	ldr	r3, [pc, #156]	; (1bfc <main+0x360>)
    1b60:	4798      	blx	r3
			do_temp = false;
    1b62:	7125      	strb	r5, [r4, #4]
			read_rdy[0] = 1;
    1b64:	2301      	movs	r3, #1
    1b66:	7323      	strb	r3, [r4, #12]
    1b68:	e743      	b.n	19f2 <main+0x156>
    1b6a:	46c0      	nop			; (mov r8, r8)
    1b6c:	00000649 	.word	0x00000649
    1b70:	e000e010 	.word	0xe000e010
    1b74:	0000031f 	.word	0x0000031f
    1b78:	e000ed00 	.word	0xe000ed00
    1b7c:	20000000 	.word	0x20000000
    1b80:	0000c350 	.word	0x0000c350
    1b84:	200000b8 	.word	0x200000b8
    1b88:	0000172d 	.word	0x0000172d
    1b8c:	2000007c 	.word	0x2000007c
    1b90:	00000b09 	.word	0x00000b09
    1b94:	0000016d 	.word	0x0000016d
    1b98:	00000229 	.word	0x00000229
    1b9c:	000002ad 	.word	0x000002ad
    1ba0:	00000329 	.word	0x00000329
    1ba4:	000003c5 	.word	0x000003c5
    1ba8:	00000451 	.word	0x00000451
    1bac:	000002f1 	.word	0x000002f1
    1bb0:	000004d5 	.word	0x000004d5
    1bb4:	00000481 	.word	0x00000481
    1bb8:	20000050 	.word	0x20000050
    1bbc:	00001f55 	.word	0x00001f55
    1bc0:	00001fa1 	.word	0x00001fa1
    1bc4:	20000078 	.word	0x20000078
    1bc8:	00000965 	.word	0x00000965
    1bcc:	0000053d 	.word	0x0000053d
    1bd0:	200000b0 	.word	0x200000b0
    1bd4:	2000009c 	.word	0x2000009c
    1bd8:	200000a0 	.word	0x200000a0
    1bdc:	200000b4 	.word	0x200000b4
    1be0:	200000a8 	.word	0x200000a8
    1be4:	00000991 	.word	0x00000991
    1be8:	00000b15 	.word	0x00000b15
    1bec:	00000a41 	.word	0x00000a41
    1bf0:	200000ba 	.word	0x200000ba
    1bf4:	00000569 	.word	0x00000569
    1bf8:	200000be 	.word	0x200000be
    1bfc:	00001fd9 	.word	0x00001fd9
    1c00:	00001388 	.word	0x00001388

00001c04 <i2c_process_cmd_chr>:
	}
	
}

// assume we are using a repeated start method for i2c, the master will send us a char with a register address (the enum of our registers), we store this, then on request kick out the expected result
void i2c_process_cmd_chr() {
    1c04:	b570      	push	{r4, r5, r6, lr}
	switch (cmd_chr) {
    1c06:	4a48      	ldr	r2, [pc, #288]	; (1d28 <i2c_process_cmd_chr+0x124>)
    1c08:	2324      	movs	r3, #36	; 0x24
    1c0a:	5cd1      	ldrb	r1, [r2, r3]
    1c0c:	290d      	cmp	r1, #13
    1c0e:	d80a      	bhi.n	1c26 <i2c_process_cmd_chr+0x22>
    1c10:	008b      	lsls	r3, r1, #2
    1c12:	4a46      	ldr	r2, [pc, #280]	; (1d2c <i2c_process_cmd_chr+0x128>)
    1c14:	58d3      	ldr	r3, [r2, r3]
    1c16:	469f      	mov	pc, r3
		case EMG:
		tx_buffer = (uint8_t *)emg_past4;	//TODO: check if this is at all the right way to assign a buffer
    1c18:	4a45      	ldr	r2, [pc, #276]	; (1d30 <i2c_process_cmd_chr+0x12c>)
    1c1a:	4b46      	ldr	r3, [pc, #280]	; (1d34 <i2c_process_cmd_chr+0x130>)
    1c1c:	601a      	str	r2, [r3, #0]
		tx_buffer_len = 2;
    1c1e:	2102      	movs	r1, #2
    1c20:	2325      	movs	r3, #37	; 0x25
    1c22:	4a41      	ldr	r2, [pc, #260]	; (1d28 <i2c_process_cmd_chr+0x124>)
    1c24:	54d1      	strb	r1, [r2, r3]
		break;
		default:
		// nothing here
		break;
	}
    1c26:	bd70      	pop	{r4, r5, r6, pc}
		tx_buffer = (uint8_t *)imp.imp_1_real;
    1c28:	4a43      	ldr	r2, [pc, #268]	; (1d38 <i2c_process_cmd_chr+0x134>)
    1c2a:	4b42      	ldr	r3, [pc, #264]	; (1d34 <i2c_process_cmd_chr+0x130>)
    1c2c:	601a      	str	r2, [r3, #0]
		tx_buffer_len = 2;
    1c2e:	2102      	movs	r1, #2
    1c30:	2325      	movs	r3, #37	; 0x25
    1c32:	4a3d      	ldr	r2, [pc, #244]	; (1d28 <i2c_process_cmd_chr+0x124>)
    1c34:	54d1      	strb	r1, [r2, r3]
		break;
    1c36:	e7f6      	b.n	1c26 <i2c_process_cmd_chr+0x22>
		tx_buffer = (uint8_t *)imp.imp_1_img;
    1c38:	4a40      	ldr	r2, [pc, #256]	; (1d3c <i2c_process_cmd_chr+0x138>)
    1c3a:	4b3e      	ldr	r3, [pc, #248]	; (1d34 <i2c_process_cmd_chr+0x130>)
    1c3c:	601a      	str	r2, [r3, #0]
		tx_buffer_len = 2;
    1c3e:	2102      	movs	r1, #2
    1c40:	2325      	movs	r3, #37	; 0x25
    1c42:	4a39      	ldr	r2, [pc, #228]	; (1d28 <i2c_process_cmd_chr+0x124>)
    1c44:	54d1      	strb	r1, [r2, r3]
		break;
    1c46:	e7ee      	b.n	1c26 <i2c_process_cmd_chr+0x22>
		tx_buffer = (uint8_t *)imp.imp_2_real;
    1c48:	4a3d      	ldr	r2, [pc, #244]	; (1d40 <i2c_process_cmd_chr+0x13c>)
    1c4a:	4b3a      	ldr	r3, [pc, #232]	; (1d34 <i2c_process_cmd_chr+0x130>)
    1c4c:	601a      	str	r2, [r3, #0]
		tx_buffer_len = 2;
    1c4e:	2102      	movs	r1, #2
    1c50:	2325      	movs	r3, #37	; 0x25
    1c52:	4a35      	ldr	r2, [pc, #212]	; (1d28 <i2c_process_cmd_chr+0x124>)
    1c54:	54d1      	strb	r1, [r2, r3]
		break;
    1c56:	e7e6      	b.n	1c26 <i2c_process_cmd_chr+0x22>
		tx_buffer = (uint8_t *)imp.imp_2_img;
    1c58:	4a3a      	ldr	r2, [pc, #232]	; (1d44 <i2c_process_cmd_chr+0x140>)
    1c5a:	4b36      	ldr	r3, [pc, #216]	; (1d34 <i2c_process_cmd_chr+0x130>)
    1c5c:	601a      	str	r2, [r3, #0]
		tx_buffer_len = 2;
    1c5e:	2102      	movs	r1, #2
    1c60:	2325      	movs	r3, #37	; 0x25
    1c62:	4a31      	ldr	r2, [pc, #196]	; (1d28 <i2c_process_cmd_chr+0x124>)
    1c64:	54d1      	strb	r1, [r2, r3]
		break;
    1c66:	e7de      	b.n	1c26 <i2c_process_cmd_chr+0x22>
		tx_buffer = (uint8_t *)imp.imp_all;
    1c68:	4a33      	ldr	r2, [pc, #204]	; (1d38 <i2c_process_cmd_chr+0x134>)
    1c6a:	4b32      	ldr	r3, [pc, #200]	; (1d34 <i2c_process_cmd_chr+0x130>)
    1c6c:	601a      	str	r2, [r3, #0]
		tx_buffer_len = 8;
    1c6e:	2108      	movs	r1, #8
    1c70:	2325      	movs	r3, #37	; 0x25
    1c72:	4a2d      	ldr	r2, [pc, #180]	; (1d28 <i2c_process_cmd_chr+0x124>)
    1c74:	54d1      	strb	r1, [r2, r3]
		read_rdy[0] = 0;
    1c76:	2200      	movs	r2, #0
    1c78:	4b33      	ldr	r3, [pc, #204]	; (1d48 <i2c_process_cmd_chr+0x144>)
    1c7a:	731a      	strb	r2, [r3, #12]
		break;
    1c7c:	e7d3      	b.n	1c26 <i2c_process_cmd_chr+0x22>
		tx_buffer = (uint8_t *)temp;
    1c7e:	4b32      	ldr	r3, [pc, #200]	; (1d48 <i2c_process_cmd_chr+0x144>)
    1c80:	3308      	adds	r3, #8
    1c82:	4a2c      	ldr	r2, [pc, #176]	; (1d34 <i2c_process_cmd_chr+0x130>)
    1c84:	6013      	str	r3, [r2, #0]
		tx_buffer_len = 2;
    1c86:	2102      	movs	r1, #2
    1c88:	2325      	movs	r3, #37	; 0x25
    1c8a:	4a27      	ldr	r2, [pc, #156]	; (1d28 <i2c_process_cmd_chr+0x124>)
    1c8c:	54d1      	strb	r1, [r2, r3]
		break;
    1c8e:	e7ca      	b.n	1c26 <i2c_process_cmd_chr+0x22>
		utoa(emg_period_ms, (char*)temporary_buffer, 10);
    1c90:	4c2d      	ldr	r4, [pc, #180]	; (1d48 <i2c_process_cmd_chr+0x144>)
    1c92:	3410      	adds	r4, #16
    1c94:	4d24      	ldr	r5, [pc, #144]	; (1d28 <i2c_process_cmd_chr+0x124>)
    1c96:	8b28      	ldrh	r0, [r5, #24]
    1c98:	220a      	movs	r2, #10
    1c9a:	0021      	movs	r1, r4
    1c9c:	4b2b      	ldr	r3, [pc, #172]	; (1d4c <i2c_process_cmd_chr+0x148>)
    1c9e:	4798      	blx	r3
		tx_buffer = (uint8_t *)temporary_buffer;
    1ca0:	4b24      	ldr	r3, [pc, #144]	; (1d34 <i2c_process_cmd_chr+0x130>)
    1ca2:	601c      	str	r4, [r3, #0]
		tx_buffer_len = 4;
    1ca4:	2204      	movs	r2, #4
    1ca6:	2325      	movs	r3, #37	; 0x25
    1ca8:	54ea      	strb	r2, [r5, r3]
		break;
    1caa:	e7bc      	b.n	1c26 <i2c_process_cmd_chr+0x22>
		utoa(imp_period_ms, (char*)temporary_buffer, 10);
    1cac:	4c26      	ldr	r4, [pc, #152]	; (1d48 <i2c_process_cmd_chr+0x144>)
    1cae:	3410      	adds	r4, #16
    1cb0:	4d1d      	ldr	r5, [pc, #116]	; (1d28 <i2c_process_cmd_chr+0x124>)
    1cb2:	220a      	movs	r2, #10
    1cb4:	0021      	movs	r1, r4
    1cb6:	69e8      	ldr	r0, [r5, #28]
    1cb8:	4b24      	ldr	r3, [pc, #144]	; (1d4c <i2c_process_cmd_chr+0x148>)
    1cba:	4798      	blx	r3
		tx_buffer = (uint8_t *)temporary_buffer;
    1cbc:	4b1d      	ldr	r3, [pc, #116]	; (1d34 <i2c_process_cmd_chr+0x130>)
    1cbe:	601c      	str	r4, [r3, #0]
		tx_buffer_len = 4;
    1cc0:	2204      	movs	r2, #4
    1cc2:	2325      	movs	r3, #37	; 0x25
    1cc4:	54ea      	strb	r2, [r5, r3]
		break;
    1cc6:	e7ae      	b.n	1c26 <i2c_process_cmd_chr+0x22>
		utoa(temp_period_ms, (char*)temporary_buffer, 10);
    1cc8:	4c1f      	ldr	r4, [pc, #124]	; (1d48 <i2c_process_cmd_chr+0x144>)
    1cca:	3410      	adds	r4, #16
    1ccc:	4d16      	ldr	r5, [pc, #88]	; (1d28 <i2c_process_cmd_chr+0x124>)
    1cce:	220a      	movs	r2, #10
    1cd0:	0021      	movs	r1, r4
    1cd2:	6a28      	ldr	r0, [r5, #32]
    1cd4:	4b1d      	ldr	r3, [pc, #116]	; (1d4c <i2c_process_cmd_chr+0x148>)
    1cd6:	4798      	blx	r3
		tx_buffer = (uint8_t *)temporary_buffer;
    1cd8:	4b16      	ldr	r3, [pc, #88]	; (1d34 <i2c_process_cmd_chr+0x130>)
    1cda:	601c      	str	r4, [r3, #0]
		tx_buffer_len = 4;
    1cdc:	2204      	movs	r2, #4
    1cde:	2325      	movs	r3, #37	; 0x25
    1ce0:	54ea      	strb	r2, [r5, r3]
		break;
    1ce2:	e7a0      	b.n	1c26 <i2c_process_cmd_chr+0x22>
		read_rdy[0] = 0;
    1ce4:	4b18      	ldr	r3, [pc, #96]	; (1d48 <i2c_process_cmd_chr+0x144>)
    1ce6:	2200      	movs	r2, #0
    1ce8:	731a      	strb	r2, [r3, #12]
		req_read = true;
    1cea:	3201      	adds	r2, #1
    1cec:	729a      	strb	r2, [r3, #10]
		break;
    1cee:	e79a      	b.n	1c26 <i2c_process_cmd_chr+0x22>
		tx_buffer = (uint8_t *)read_rdy;
    1cf0:	4b15      	ldr	r3, [pc, #84]	; (1d48 <i2c_process_cmd_chr+0x144>)
    1cf2:	330c      	adds	r3, #12
    1cf4:	4a0f      	ldr	r2, [pc, #60]	; (1d34 <i2c_process_cmd_chr+0x130>)
    1cf6:	6013      	str	r3, [r2, #0]
		tx_buffer_len = 1;
    1cf8:	2101      	movs	r1, #1
    1cfa:	2325      	movs	r3, #37	; 0x25
    1cfc:	4a0a      	ldr	r2, [pc, #40]	; (1d28 <i2c_process_cmd_chr+0x124>)
    1cfe:	54d1      	strb	r1, [r2, r3]
		break;
    1d00:	e791      	b.n	1c26 <i2c_process_cmd_chr+0x22>
		max30205_enabled = false;
    1d02:	4b11      	ldr	r3, [pc, #68]	; (1d48 <i2c_process_cmd_chr+0x144>)
    1d04:	2200      	movs	r2, #0
    1d06:	705a      	strb	r2, [r3, #1]
		ad5933_enabled = false;
    1d08:	701a      	strb	r2, [r3, #0]
		imp_counter = 1;
    1d0a:	4b07      	ldr	r3, [pc, #28]	; (1d28 <i2c_process_cmd_chr+0x124>)
    1d0c:	3201      	adds	r2, #1
    1d0e:	609a      	str	r2, [r3, #8]
		temp_counter = 1;
    1d10:	611a      	str	r2, [r3, #16]
		break;
    1d12:	e788      	b.n	1c26 <i2c_process_cmd_chr+0x22>
		max30205_enabled = true;
    1d14:	4b0c      	ldr	r3, [pc, #48]	; (1d48 <i2c_process_cmd_chr+0x144>)
    1d16:	2201      	movs	r2, #1
    1d18:	705a      	strb	r2, [r3, #1]
		ad5933_enabled = true;
    1d1a:	701a      	strb	r2, [r3, #0]
			imp_counter = 50000;
    1d1c:	4b02      	ldr	r3, [pc, #8]	; (1d28 <i2c_process_cmd_chr+0x124>)
    1d1e:	4a0c      	ldr	r2, [pc, #48]	; (1d50 <i2c_process_cmd_chr+0x14c>)
    1d20:	609a      	str	r2, [r3, #8]
			temp_counter = 50000;
    1d22:	611a      	str	r2, [r3, #16]
    1d24:	e77f      	b.n	1c26 <i2c_process_cmd_chr+0x22>
    1d26:	46c0      	nop			; (mov r8, r8)
    1d28:	20000000 	.word	0x20000000
    1d2c:	00003a2c 	.word	0x00003a2c
    1d30:	2000009c 	.word	0x2000009c
    1d34:	200000ac 	.word	0x200000ac
    1d38:	200000b8 	.word	0x200000b8
    1d3c:	200000ba 	.word	0x200000ba
    1d40:	200000bc 	.word	0x200000bc
    1d44:	200000be 	.word	0x200000be
    1d48:	20000050 	.word	0x20000050
    1d4c:	00003911 	.word	0x00003911
    1d50:	0000c350 	.word	0x0000c350

00001d54 <SERCOM0_Handler>:
void I2C_SERCOM_IRQ_HANDLER(void) {
    1d54:	b510      	push	{r4, lr}
	int flags = I2C_SERCOM->I2CS.INTFLAG.reg;
    1d56:	2384      	movs	r3, #132	; 0x84
    1d58:	05db      	lsls	r3, r3, #23
    1d5a:	7e1b      	ldrb	r3, [r3, #24]
    1d5c:	b2db      	uxtb	r3, r3
	if (flags & SERCOM_I2CS_INTFLAG_AMATCH)
    1d5e:	079a      	lsls	r2, r3, #30
    1d60:	d50e      	bpl.n	1d80 <SERCOM0_Handler+0x2c>
		I2C_SERCOM->I2CS.CTRLB.bit.ACKACT = 0;
    1d62:	2284      	movs	r2, #132	; 0x84
    1d64:	05d2      	lsls	r2, r2, #23
    1d66:	6850      	ldr	r0, [r2, #4]
    1d68:	4970      	ldr	r1, [pc, #448]	; (1f2c <SERCOM0_Handler+0x1d8>)
    1d6a:	4001      	ands	r1, r0
    1d6c:	6051      	str	r1, [r2, #4]
		I2C_SERCOM->I2CS.CTRLB.bit.CMD = 0x3;
    1d6e:	6850      	ldr	r0, [r2, #4]
    1d70:	21c0      	movs	r1, #192	; 0xc0
    1d72:	0289      	lsls	r1, r1, #10
    1d74:	4301      	orrs	r1, r0
    1d76:	6051      	str	r1, [r2, #4]
		I2C_SERCOM->I2CS.INTFLAG.bit.AMATCH = 1; // clear amatch
    1d78:	7e11      	ldrb	r1, [r2, #24]
    1d7a:	2002      	movs	r0, #2
    1d7c:	4301      	orrs	r1, r0
    1d7e:	7611      	strb	r1, [r2, #24]
	if (flags & SERCOM_I2CS_INTFLAG_DRDY)
    1d80:	075a      	lsls	r2, r3, #29
    1d82:	d521      	bpl.n	1dc8 <SERCOM0_Handler+0x74>
		if (I2C_SERCOM->I2CS.STATUS.reg & SERCOM_I2CS_STATUS_DIR) {
    1d84:	2284      	movs	r2, #132	; 0x84
    1d86:	05d2      	lsls	r2, r2, #23
    1d88:	8b52      	ldrh	r2, [r2, #26]
    1d8a:	0712      	lsls	r2, r2, #28
    1d8c:	d55b      	bpl.n	1e46 <SERCOM0_Handler+0xf2>
			if (i2c_idx == tx_buffer_len-1)	{
    1d8e:	4a68      	ldr	r2, [pc, #416]	; (1f30 <SERCOM0_Handler+0x1dc>)
    1d90:	7e12      	ldrb	r2, [r2, #24]
    1d92:	2125      	movs	r1, #37	; 0x25
    1d94:	4867      	ldr	r0, [pc, #412]	; (1f34 <SERCOM0_Handler+0x1e0>)
    1d96:	5c41      	ldrb	r1, [r0, r1]
    1d98:	3901      	subs	r1, #1
    1d9a:	428a      	cmp	r2, r1
    1d9c:	d041      	beq.n	1e22 <SERCOM0_Handler+0xce>
				I2C_SERCOM->I2CS.DATA.reg = tx_buffer[i2c_idx++];
    1d9e:	4966      	ldr	r1, [pc, #408]	; (1f38 <SERCOM0_Handler+0x1e4>)
    1da0:	6809      	ldr	r1, [r1, #0]
    1da2:	1c54      	adds	r4, r2, #1
    1da4:	4862      	ldr	r0, [pc, #392]	; (1f30 <SERCOM0_Handler+0x1dc>)
    1da6:	7604      	strb	r4, [r0, #24]
    1da8:	5c88      	ldrb	r0, [r1, r2]
    1daa:	2184      	movs	r1, #132	; 0x84
    1dac:	05c9      	lsls	r1, r1, #23
    1dae:	2228      	movs	r2, #40	; 0x28
    1db0:	5488      	strb	r0, [r1, r2]
				I2C_SERCOM->I2CS.CTRLB.bit.CMD = 0x3;
    1db2:	6848      	ldr	r0, [r1, #4]
    1db4:	22c0      	movs	r2, #192	; 0xc0
    1db6:	0292      	lsls	r2, r2, #10
    1db8:	4302      	orrs	r2, r0
    1dba:	604a      	str	r2, [r1, #4]
		I2C_SERCOM->I2CS.INTFLAG.bit.DRDY = 1;
    1dbc:	2184      	movs	r1, #132	; 0x84
    1dbe:	05c9      	lsls	r1, r1, #23
    1dc0:	7e0a      	ldrb	r2, [r1, #24]
    1dc2:	2004      	movs	r0, #4
    1dc4:	4302      	orrs	r2, r0
    1dc6:	760a      	strb	r2, [r1, #24]
	if (flags & SERCOM_I2CS_INTFLAG_PREC)
    1dc8:	07db      	lsls	r3, r3, #31
    1dca:	d400      	bmi.n	1dce <SERCOM0_Handler+0x7a>
    1dcc:	e0ad      	b.n	1f2a <SERCOM0_Handler+0x1d6>
		I2C_SERCOM->I2CS.INTFLAG.bit.PREC = 1;
    1dce:	2384      	movs	r3, #132	; 0x84
    1dd0:	05db      	lsls	r3, r3, #23
    1dd2:	7e1a      	ldrb	r2, [r3, #24]
    1dd4:	2101      	movs	r1, #1
    1dd6:	430a      	orrs	r2, r1
    1dd8:	761a      	strb	r2, [r3, #24]
		if (!I2C_SERCOM->I2CS.STATUS.bit.DIR) {
    1dda:	8b5b      	ldrh	r3, [r3, #26]
    1ddc:	071b      	lsls	r3, r3, #28
    1dde:	d500      	bpl.n	1de2 <SERCOM0_Handler+0x8e>
    1de0:	e09c      	b.n	1f1c <SERCOM0_Handler+0x1c8>
			rx_buffer[i2c_idx++] = I2C_SERCOM->I2CS.DATA.reg;
    1de2:	4b53      	ldr	r3, [pc, #332]	; (1f30 <SERCOM0_Handler+0x1dc>)
    1de4:	7e1a      	ldrb	r2, [r3, #24]
    1de6:	1c51      	adds	r1, r2, #1
    1de8:	7619      	strb	r1, [r3, #24]
    1dea:	2128      	movs	r1, #40	; 0x28
    1dec:	2084      	movs	r0, #132	; 0x84
    1dee:	05c0      	lsls	r0, r0, #23
    1df0:	5c41      	ldrb	r1, [r0, r1]
    1df2:	189b      	adds	r3, r3, r2
    1df4:	7719      	strb	r1, [r3, #28]
			if (cmd_chr == 255) {
    1df6:	2324      	movs	r3, #36	; 0x24
    1df8:	4a4e      	ldr	r2, [pc, #312]	; (1f34 <SERCOM0_Handler+0x1e0>)
    1dfa:	5cd3      	ldrb	r3, [r2, r3]
    1dfc:	2bff      	cmp	r3, #255	; 0xff
    1dfe:	d047      	beq.n	1e90 <SERCOM0_Handler+0x13c>
				uint16_t v = rx_buffer[1] << 8 | rx_buffer[0];
    1e00:	484b      	ldr	r0, [pc, #300]	; (1f30 <SERCOM0_Handler+0x1dc>)
    1e02:	7f41      	ldrb	r1, [r0, #29]
    1e04:	0209      	lsls	r1, r1, #8
    1e06:	7f02      	ldrb	r2, [r0, #28]
    1e08:	430a      	orrs	r2, r1
				if (v > 9999) v = 9999;
    1e0a:	494c      	ldr	r1, [pc, #304]	; (1f3c <SERCOM0_Handler+0x1e8>)
    1e0c:	428a      	cmp	r2, r1
    1e0e:	d900      	bls.n	1e12 <SERCOM0_Handler+0xbe>
    1e10:	000a      	movs	r2, r1
				switch (cmd_chr) {
    1e12:	3b07      	subs	r3, #7
    1e14:	b2d9      	uxtb	r1, r3
    1e16:	2909      	cmp	r1, #9
    1e18:	d843      	bhi.n	1ea2 <SERCOM0_Handler+0x14e>
    1e1a:	008b      	lsls	r3, r1, #2
    1e1c:	4948      	ldr	r1, [pc, #288]	; (1f40 <SERCOM0_Handler+0x1ec>)
    1e1e:	58cb      	ldr	r3, [r1, r3]
    1e20:	469f      	mov	pc, r3
				I2C_SERCOM->I2CS.DATA.reg = tx_buffer[i2c_idx++];
    1e22:	4945      	ldr	r1, [pc, #276]	; (1f38 <SERCOM0_Handler+0x1e4>)
    1e24:	6809      	ldr	r1, [r1, #0]
    1e26:	1c54      	adds	r4, r2, #1
    1e28:	4841      	ldr	r0, [pc, #260]	; (1f30 <SERCOM0_Handler+0x1dc>)
    1e2a:	7604      	strb	r4, [r0, #24]
    1e2c:	5c89      	ldrb	r1, [r1, r2]
    1e2e:	2084      	movs	r0, #132	; 0x84
    1e30:	05c0      	lsls	r0, r0, #23
    1e32:	2228      	movs	r2, #40	; 0x28
    1e34:	5481      	strb	r1, [r0, r2]
				I2C_SERCOM->I2CS.CTRLB.bit.CMD = 0x2;
    1e36:	6841      	ldr	r1, [r0, #4]
    1e38:	4a42      	ldr	r2, [pc, #264]	; (1f44 <SERCOM0_Handler+0x1f0>)
    1e3a:	4011      	ands	r1, r2
    1e3c:	2280      	movs	r2, #128	; 0x80
    1e3e:	0292      	lsls	r2, r2, #10
    1e40:	430a      	orrs	r2, r1
    1e42:	6042      	str	r2, [r0, #4]
    1e44:	e7ba      	b.n	1dbc <SERCOM0_Handler+0x68>
			if (i2c_idx == RX_BUFFER_LEN-1) {
    1e46:	4a3a      	ldr	r2, [pc, #232]	; (1f30 <SERCOM0_Handler+0x1dc>)
    1e48:	7e10      	ldrb	r0, [r2, #24]
    1e4a:	2801      	cmp	r0, #1
    1e4c:	d012      	beq.n	1e74 <SERCOM0_Handler+0x120>
				rx_buffer[i2c_idx++] = I2C_SERCOM->I2CS.DATA.reg;
    1e4e:	4938      	ldr	r1, [pc, #224]	; (1f30 <SERCOM0_Handler+0x1dc>)
    1e50:	1c42      	adds	r2, r0, #1
    1e52:	760a      	strb	r2, [r1, #24]
    1e54:	2284      	movs	r2, #132	; 0x84
    1e56:	05d2      	lsls	r2, r2, #23
    1e58:	2428      	movs	r4, #40	; 0x28
    1e5a:	5d14      	ldrb	r4, [r2, r4]
    1e5c:	1809      	adds	r1, r1, r0
    1e5e:	770c      	strb	r4, [r1, #28]
				I2C_SERCOM->I2CS.CTRLB.bit.ACKACT = 0;
    1e60:	6850      	ldr	r0, [r2, #4]
    1e62:	4932      	ldr	r1, [pc, #200]	; (1f2c <SERCOM0_Handler+0x1d8>)
    1e64:	4001      	ands	r1, r0
    1e66:	6051      	str	r1, [r2, #4]
				I2C_SERCOM->I2CS.CTRLB.bit.CMD = 0x3;
    1e68:	6850      	ldr	r0, [r2, #4]
    1e6a:	21c0      	movs	r1, #192	; 0xc0
    1e6c:	0289      	lsls	r1, r1, #10
    1e6e:	4301      	orrs	r1, r0
    1e70:	6051      	str	r1, [r2, #4]
    1e72:	e7a3      	b.n	1dbc <SERCOM0_Handler+0x68>
				I2C_SERCOM->I2CS.CTRLB.bit.ACKACT = 0;
    1e74:	2284      	movs	r2, #132	; 0x84
    1e76:	05d2      	lsls	r2, r2, #23
    1e78:	6850      	ldr	r0, [r2, #4]
    1e7a:	492c      	ldr	r1, [pc, #176]	; (1f2c <SERCOM0_Handler+0x1d8>)
    1e7c:	4001      	ands	r1, r0
    1e7e:	6051      	str	r1, [r2, #4]
				I2C_SERCOM->I2CS.CTRLB.bit.CMD = 0x2;
    1e80:	6850      	ldr	r0, [r2, #4]
    1e82:	4930      	ldr	r1, [pc, #192]	; (1f44 <SERCOM0_Handler+0x1f0>)
    1e84:	4008      	ands	r0, r1
    1e86:	2180      	movs	r1, #128	; 0x80
    1e88:	0289      	lsls	r1, r1, #10
    1e8a:	4301      	orrs	r1, r0
    1e8c:	6051      	str	r1, [r2, #4]
    1e8e:	e795      	b.n	1dbc <SERCOM0_Handler+0x68>
				cmd_chr = rx_buffer[0];
    1e90:	4b27      	ldr	r3, [pc, #156]	; (1f30 <SERCOM0_Handler+0x1dc>)
    1e92:	7f19      	ldrb	r1, [r3, #28]
    1e94:	2324      	movs	r3, #36	; 0x24
    1e96:	54d1      	strb	r1, [r2, r3]
				i2c_process_cmd_chr();
    1e98:	4b2b      	ldr	r3, [pc, #172]	; (1f48 <SERCOM0_Handler+0x1f4>)
    1e9a:	4798      	blx	r3
    1e9c:	e042      	b.n	1f24 <SERCOM0_Handler+0x1d0>
					emg_period_ms = v;
    1e9e:	4b25      	ldr	r3, [pc, #148]	; (1f34 <SERCOM0_Handler+0x1e0>)
    1ea0:	831a      	strh	r2, [r3, #24]
				cmd_chr = 255; //reset command so we expect the new one
    1ea2:	21ff      	movs	r1, #255	; 0xff
    1ea4:	2324      	movs	r3, #36	; 0x24
    1ea6:	4a23      	ldr	r2, [pc, #140]	; (1f34 <SERCOM0_Handler+0x1e0>)
    1ea8:	54d1      	strb	r1, [r2, r3]
    1eaa:	e03b      	b.n	1f24 <SERCOM0_Handler+0x1d0>
					imp_period_ms = v;
    1eac:	4b21      	ldr	r3, [pc, #132]	; (1f34 <SERCOM0_Handler+0x1e0>)
    1eae:	61da      	str	r2, [r3, #28]
					break;
    1eb0:	e7f7      	b.n	1ea2 <SERCOM0_Handler+0x14e>
					temp_period_ms = v;
    1eb2:	4b20      	ldr	r3, [pc, #128]	; (1f34 <SERCOM0_Handler+0x1e0>)
    1eb4:	621a      	str	r2, [r3, #32]
					break;
    1eb6:	e7f4      	b.n	1ea2 <SERCOM0_Handler+0x14e>
					if (v==1) {
    1eb8:	2a01      	cmp	r2, #1
    1eba:	d009      	beq.n	1ed0 <SERCOM0_Handler+0x17c>
						} else if (v==2) {
    1ebc:	2a02      	cmp	r2, #2
    1ebe:	d00b      	beq.n	1ed8 <SERCOM0_Handler+0x184>
						} else if (v==3) {
    1ec0:	2a03      	cmp	r2, #3
    1ec2:	d00d      	beq.n	1ee0 <SERCOM0_Handler+0x18c>
						} else if (v==4) {
    1ec4:	2a04      	cmp	r2, #4
    1ec6:	d1ec      	bne.n	1ea2 <SERCOM0_Handler+0x14e>
						AD_set_range(CTRL_OUTPUT_RANGE_4);
    1ec8:	2002      	movs	r0, #2
    1eca:	4b20      	ldr	r3, [pc, #128]	; (1f4c <SERCOM0_Handler+0x1f8>)
    1ecc:	4798      	blx	r3
    1ece:	e7e8      	b.n	1ea2 <SERCOM0_Handler+0x14e>
						AD_set_range(CTRL_OUTPUT_RANGE_1);
    1ed0:	2000      	movs	r0, #0
    1ed2:	4b1e      	ldr	r3, [pc, #120]	; (1f4c <SERCOM0_Handler+0x1f8>)
    1ed4:	4798      	blx	r3
    1ed6:	e7e4      	b.n	1ea2 <SERCOM0_Handler+0x14e>
						AD_set_range(CTRL_OUTPUT_RANGE_2);
    1ed8:	2006      	movs	r0, #6
    1eda:	4b1c      	ldr	r3, [pc, #112]	; (1f4c <SERCOM0_Handler+0x1f8>)
    1edc:	4798      	blx	r3
    1ede:	e7e0      	b.n	1ea2 <SERCOM0_Handler+0x14e>
						AD_set_range(CTRL_OUTPUT_RANGE_3);
    1ee0:	2004      	movs	r0, #4
    1ee2:	4b1a      	ldr	r3, [pc, #104]	; (1f4c <SERCOM0_Handler+0x1f8>)
    1ee4:	4798      	blx	r3
    1ee6:	e7dc      	b.n	1ea2 <SERCOM0_Handler+0x14e>
					if (v==1) {
    1ee8:	2a01      	cmp	r2, #1
    1eea:	d005      	beq.n	1ef8 <SERCOM0_Handler+0x1a4>
						} else if (v==5) {
    1eec:	2a05      	cmp	r2, #5
    1eee:	d1d8      	bne.n	1ea2 <SERCOM0_Handler+0x14e>
						AD_set_PGA_gain(CTRL_PGA_GAIN_X5);
    1ef0:	2000      	movs	r0, #0
    1ef2:	4b17      	ldr	r3, [pc, #92]	; (1f50 <SERCOM0_Handler+0x1fc>)
    1ef4:	4798      	blx	r3
    1ef6:	e7d4      	b.n	1ea2 <SERCOM0_Handler+0x14e>
						AD_set_PGA_gain(CTRL_PGA_GAIN_X1);
    1ef8:	2001      	movs	r0, #1
    1efa:	4b15      	ldr	r3, [pc, #84]	; (1f50 <SERCOM0_Handler+0x1fc>)
    1efc:	4798      	blx	r3
    1efe:	e7d0      	b.n	1ea2 <SERCOM0_Handler+0x14e>
					if (v==0) {
    1f00:	2a00      	cmp	r2, #0
    1f02:	d105      	bne.n	1f10 <SERCOM0_Handler+0x1bc>
    1f04:	2280      	movs	r2, #128	; 0x80
    1f06:	0452      	lsls	r2, r2, #17
    1f08:	23c0      	movs	r3, #192	; 0xc0
    1f0a:	05db      	lsls	r3, r3, #23
    1f0c:	615a      	str	r2, [r3, #20]
    1f0e:	e7c8      	b.n	1ea2 <SERCOM0_Handler+0x14e>
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    1f10:	2280      	movs	r2, #128	; 0x80
    1f12:	0452      	lsls	r2, r2, #17
    1f14:	23c0      	movs	r3, #192	; 0xc0
    1f16:	05db      	lsls	r3, r3, #23
    1f18:	619a      	str	r2, [r3, #24]
    1f1a:	e7c2      	b.n	1ea2 <SERCOM0_Handler+0x14e>
			cmd_chr = 255;
    1f1c:	21ff      	movs	r1, #255	; 0xff
    1f1e:	2324      	movs	r3, #36	; 0x24
    1f20:	4a04      	ldr	r2, [pc, #16]	; (1f34 <SERCOM0_Handler+0x1e0>)
    1f22:	54d1      	strb	r1, [r2, r3]
		i2c_idx = 0;
    1f24:	2200      	movs	r2, #0
    1f26:	4b02      	ldr	r3, [pc, #8]	; (1f30 <SERCOM0_Handler+0x1dc>)
    1f28:	761a      	strb	r2, [r3, #24]
}
    1f2a:	bd10      	pop	{r4, pc}
    1f2c:	fffbffff 	.word	0xfffbffff
    1f30:	20000050 	.word	0x20000050
    1f34:	20000000 	.word	0x20000000
    1f38:	200000ac 	.word	0x200000ac
    1f3c:	0000270f 	.word	0x0000270f
    1f40:	00003a64 	.word	0x00003a64
    1f44:	fffcffff 	.word	0xfffcffff
    1f48:	00001c05 	.word	0x00001c05
    1f4c:	000004d5 	.word	0x000004d5
    1f50:	00000481 	.word	0x00000481

00001f54 <MAX_scan>:
#include "MAX30205.h"

uint8_t MAX_scan(void) {
    1f54:	b510      	push	{r4, lr}
    1f56:	b082      	sub	sp, #8
	i2c_m_sync_set_slaveaddr(&I2C_MST, MAX30205_ADDR, I2C_M_SEVEN);
    1f58:	4c0e      	ldr	r4, [pc, #56]	; (1f94 <MAX_scan+0x40>)
    1f5a:	2280      	movs	r2, #128	; 0x80
    1f5c:	0112      	lsls	r2, r2, #4
    1f5e:	2148      	movs	r1, #72	; 0x48
    1f60:	0020      	movs	r0, r4
    1f62:	4b0d      	ldr	r3, [pc, #52]	; (1f98 <MAX_scan+0x44>)
    1f64:	4798      	blx	r3
	uint8_t reg_buf[2];
	uint8_t ret = i2c_m_sync_cmd_read(&I2C_MST, MAX30205_HYST, reg_buf, MAX30205_REG_LEN);
    1f66:	2302      	movs	r3, #2
    1f68:	aa01      	add	r2, sp, #4
    1f6a:	2102      	movs	r1, #2
    1f6c:	0020      	movs	r0, r4
    1f6e:	4c0b      	ldr	r4, [pc, #44]	; (1f9c <MAX_scan+0x48>)
    1f70:	47a0      	blx	r4
    1f72:	b2c0      	uxtb	r0, r0
	if (ret==0) {
    1f74:	2800      	cmp	r0, #0
    1f76:	d10a      	bne.n	1f8e <MAX_scan+0x3a>
		if((reg_buf[0] << 8 | reg_buf[1])==0x4B00) {
    1f78:	aa01      	add	r2, sp, #4
    1f7a:	7813      	ldrb	r3, [r2, #0]
    1f7c:	021b      	lsls	r3, r3, #8
    1f7e:	7852      	ldrb	r2, [r2, #1]
    1f80:	4313      	orrs	r3, r2
    1f82:	2296      	movs	r2, #150	; 0x96
    1f84:	01d2      	lsls	r2, r2, #7
    1f86:	4293      	cmp	r3, r2
    1f88:	d002      	beq.n	1f90 <MAX_scan+0x3c>
			return 0;
		}
	}
	return 1;
    1f8a:	3001      	adds	r0, #1
    1f8c:	e000      	b.n	1f90 <MAX_scan+0x3c>
    1f8e:	2001      	movs	r0, #1
}
    1f90:	b002      	add	sp, #8
    1f92:	bd10      	pop	{r4, pc}
    1f94:	2000007c 	.word	0x2000007c
    1f98:	00000b15 	.word	0x00000b15
    1f9c:	00000b71 	.word	0x00000b71

00001fa0 <MAX_begin>:

uint8_t MAX_begin(void) {
    1fa0:	b530      	push	{r4, r5, lr}
    1fa2:	b083      	sub	sp, #12
	uint8_t reg_buf[2] = {0x0, 0x0};
    1fa4:	ac01      	add	r4, sp, #4
    1fa6:	2300      	movs	r3, #0
    1fa8:	7023      	strb	r3, [r4, #0]
    1faa:	7063      	strb	r3, [r4, #1]
	i2c_m_sync_set_slaveaddr(&I2C_MST, MAX30205_ADDR, I2C_M_SEVEN);
    1fac:	4d07      	ldr	r5, [pc, #28]	; (1fcc <MAX_begin+0x2c>)
    1fae:	2280      	movs	r2, #128	; 0x80
    1fb0:	0112      	lsls	r2, r2, #4
    1fb2:	2148      	movs	r1, #72	; 0x48
    1fb4:	0028      	movs	r0, r5
    1fb6:	4b06      	ldr	r3, [pc, #24]	; (1fd0 <MAX_begin+0x30>)
    1fb8:	4798      	blx	r3
	return i2c_m_sync_cmd_write(&I2C_MST, MAX30205_CONF, reg_buf, MAX30205_REG_LEN);
    1fba:	2302      	movs	r3, #2
    1fbc:	0022      	movs	r2, r4
    1fbe:	2101      	movs	r1, #1
    1fc0:	0028      	movs	r0, r5
    1fc2:	4c04      	ldr	r4, [pc, #16]	; (1fd4 <MAX_begin+0x34>)
    1fc4:	47a0      	blx	r4
    1fc6:	b2c0      	uxtb	r0, r0
}
    1fc8:	b003      	add	sp, #12
    1fca:	bd30      	pop	{r4, r5, pc}
    1fcc:	2000007c 	.word	0x2000007c
    1fd0:	00000b15 	.word	0x00000b15
    1fd4:	00000b29 	.word	0x00000b29

00001fd8 <MAX_get_temperature>:

uint8_t MAX_get_temperature(uint8_t *buf) {
    1fd8:	b570      	push	{r4, r5, r6, lr}
    1fda:	0005      	movs	r5, r0
	i2c_m_sync_set_slaveaddr(&I2C_MST, MAX30205_ADDR, I2C_M_SEVEN);
    1fdc:	4c07      	ldr	r4, [pc, #28]	; (1ffc <MAX_get_temperature+0x24>)
    1fde:	2280      	movs	r2, #128	; 0x80
    1fe0:	0112      	lsls	r2, r2, #4
    1fe2:	2148      	movs	r1, #72	; 0x48
    1fe4:	0020      	movs	r0, r4
    1fe6:	4b06      	ldr	r3, [pc, #24]	; (2000 <STACK_SIZE>)
    1fe8:	4798      	blx	r3
	return i2c_m_sync_cmd_read(&I2C_MST, MAX30205_TEMP, buf, MAX30205_REG_LEN);
    1fea:	2302      	movs	r3, #2
    1fec:	002a      	movs	r2, r5
    1fee:	2100      	movs	r1, #0
    1ff0:	0020      	movs	r0, r4
    1ff2:	4c04      	ldr	r4, [pc, #16]	; (2004 <STACK_SIZE+0x4>)
    1ff4:	47a0      	blx	r4
    1ff6:	b2c0      	uxtb	r0, r0
    1ff8:	bd70      	pop	{r4, r5, r6, pc}
    1ffa:	46c0      	nop			; (mov r8, r8)
    1ffc:	2000007c 	.word	0x2000007c
    2000:	00000b15 	.word	0x00000b15
    2004:	00000b71 	.word	0x00000b71

00002008 <__udivsi3>:
    2008:	2200      	movs	r2, #0
    200a:	0843      	lsrs	r3, r0, #1
    200c:	428b      	cmp	r3, r1
    200e:	d374      	bcc.n	20fa <__udivsi3+0xf2>
    2010:	0903      	lsrs	r3, r0, #4
    2012:	428b      	cmp	r3, r1
    2014:	d35f      	bcc.n	20d6 <__udivsi3+0xce>
    2016:	0a03      	lsrs	r3, r0, #8
    2018:	428b      	cmp	r3, r1
    201a:	d344      	bcc.n	20a6 <__udivsi3+0x9e>
    201c:	0b03      	lsrs	r3, r0, #12
    201e:	428b      	cmp	r3, r1
    2020:	d328      	bcc.n	2074 <__udivsi3+0x6c>
    2022:	0c03      	lsrs	r3, r0, #16
    2024:	428b      	cmp	r3, r1
    2026:	d30d      	bcc.n	2044 <__udivsi3+0x3c>
    2028:	22ff      	movs	r2, #255	; 0xff
    202a:	0209      	lsls	r1, r1, #8
    202c:	ba12      	rev	r2, r2
    202e:	0c03      	lsrs	r3, r0, #16
    2030:	428b      	cmp	r3, r1
    2032:	d302      	bcc.n	203a <__udivsi3+0x32>
    2034:	1212      	asrs	r2, r2, #8
    2036:	0209      	lsls	r1, r1, #8
    2038:	d065      	beq.n	2106 <__udivsi3+0xfe>
    203a:	0b03      	lsrs	r3, r0, #12
    203c:	428b      	cmp	r3, r1
    203e:	d319      	bcc.n	2074 <__udivsi3+0x6c>
    2040:	e000      	b.n	2044 <__udivsi3+0x3c>
    2042:	0a09      	lsrs	r1, r1, #8
    2044:	0bc3      	lsrs	r3, r0, #15
    2046:	428b      	cmp	r3, r1
    2048:	d301      	bcc.n	204e <__udivsi3+0x46>
    204a:	03cb      	lsls	r3, r1, #15
    204c:	1ac0      	subs	r0, r0, r3
    204e:	4152      	adcs	r2, r2
    2050:	0b83      	lsrs	r3, r0, #14
    2052:	428b      	cmp	r3, r1
    2054:	d301      	bcc.n	205a <__udivsi3+0x52>
    2056:	038b      	lsls	r3, r1, #14
    2058:	1ac0      	subs	r0, r0, r3
    205a:	4152      	adcs	r2, r2
    205c:	0b43      	lsrs	r3, r0, #13
    205e:	428b      	cmp	r3, r1
    2060:	d301      	bcc.n	2066 <__udivsi3+0x5e>
    2062:	034b      	lsls	r3, r1, #13
    2064:	1ac0      	subs	r0, r0, r3
    2066:	4152      	adcs	r2, r2
    2068:	0b03      	lsrs	r3, r0, #12
    206a:	428b      	cmp	r3, r1
    206c:	d301      	bcc.n	2072 <__udivsi3+0x6a>
    206e:	030b      	lsls	r3, r1, #12
    2070:	1ac0      	subs	r0, r0, r3
    2072:	4152      	adcs	r2, r2
    2074:	0ac3      	lsrs	r3, r0, #11
    2076:	428b      	cmp	r3, r1
    2078:	d301      	bcc.n	207e <__udivsi3+0x76>
    207a:	02cb      	lsls	r3, r1, #11
    207c:	1ac0      	subs	r0, r0, r3
    207e:	4152      	adcs	r2, r2
    2080:	0a83      	lsrs	r3, r0, #10
    2082:	428b      	cmp	r3, r1
    2084:	d301      	bcc.n	208a <__udivsi3+0x82>
    2086:	028b      	lsls	r3, r1, #10
    2088:	1ac0      	subs	r0, r0, r3
    208a:	4152      	adcs	r2, r2
    208c:	0a43      	lsrs	r3, r0, #9
    208e:	428b      	cmp	r3, r1
    2090:	d301      	bcc.n	2096 <__udivsi3+0x8e>
    2092:	024b      	lsls	r3, r1, #9
    2094:	1ac0      	subs	r0, r0, r3
    2096:	4152      	adcs	r2, r2
    2098:	0a03      	lsrs	r3, r0, #8
    209a:	428b      	cmp	r3, r1
    209c:	d301      	bcc.n	20a2 <__udivsi3+0x9a>
    209e:	020b      	lsls	r3, r1, #8
    20a0:	1ac0      	subs	r0, r0, r3
    20a2:	4152      	adcs	r2, r2
    20a4:	d2cd      	bcs.n	2042 <__udivsi3+0x3a>
    20a6:	09c3      	lsrs	r3, r0, #7
    20a8:	428b      	cmp	r3, r1
    20aa:	d301      	bcc.n	20b0 <__udivsi3+0xa8>
    20ac:	01cb      	lsls	r3, r1, #7
    20ae:	1ac0      	subs	r0, r0, r3
    20b0:	4152      	adcs	r2, r2
    20b2:	0983      	lsrs	r3, r0, #6
    20b4:	428b      	cmp	r3, r1
    20b6:	d301      	bcc.n	20bc <__udivsi3+0xb4>
    20b8:	018b      	lsls	r3, r1, #6
    20ba:	1ac0      	subs	r0, r0, r3
    20bc:	4152      	adcs	r2, r2
    20be:	0943      	lsrs	r3, r0, #5
    20c0:	428b      	cmp	r3, r1
    20c2:	d301      	bcc.n	20c8 <__udivsi3+0xc0>
    20c4:	014b      	lsls	r3, r1, #5
    20c6:	1ac0      	subs	r0, r0, r3
    20c8:	4152      	adcs	r2, r2
    20ca:	0903      	lsrs	r3, r0, #4
    20cc:	428b      	cmp	r3, r1
    20ce:	d301      	bcc.n	20d4 <__udivsi3+0xcc>
    20d0:	010b      	lsls	r3, r1, #4
    20d2:	1ac0      	subs	r0, r0, r3
    20d4:	4152      	adcs	r2, r2
    20d6:	08c3      	lsrs	r3, r0, #3
    20d8:	428b      	cmp	r3, r1
    20da:	d301      	bcc.n	20e0 <__udivsi3+0xd8>
    20dc:	00cb      	lsls	r3, r1, #3
    20de:	1ac0      	subs	r0, r0, r3
    20e0:	4152      	adcs	r2, r2
    20e2:	0883      	lsrs	r3, r0, #2
    20e4:	428b      	cmp	r3, r1
    20e6:	d301      	bcc.n	20ec <__udivsi3+0xe4>
    20e8:	008b      	lsls	r3, r1, #2
    20ea:	1ac0      	subs	r0, r0, r3
    20ec:	4152      	adcs	r2, r2
    20ee:	0843      	lsrs	r3, r0, #1
    20f0:	428b      	cmp	r3, r1
    20f2:	d301      	bcc.n	20f8 <__udivsi3+0xf0>
    20f4:	004b      	lsls	r3, r1, #1
    20f6:	1ac0      	subs	r0, r0, r3
    20f8:	4152      	adcs	r2, r2
    20fa:	1a41      	subs	r1, r0, r1
    20fc:	d200      	bcs.n	2100 <__udivsi3+0xf8>
    20fe:	4601      	mov	r1, r0
    2100:	4152      	adcs	r2, r2
    2102:	4610      	mov	r0, r2
    2104:	4770      	bx	lr
    2106:	e7ff      	b.n	2108 <__udivsi3+0x100>
    2108:	b501      	push	{r0, lr}
    210a:	2000      	movs	r0, #0
    210c:	f000 f8f0 	bl	22f0 <__aeabi_idiv0>
    2110:	bd02      	pop	{r1, pc}
    2112:	46c0      	nop			; (mov r8, r8)

00002114 <__aeabi_uidivmod>:
    2114:	2900      	cmp	r1, #0
    2116:	d0f7      	beq.n	2108 <__udivsi3+0x100>
    2118:	e776      	b.n	2008 <__udivsi3>
    211a:	4770      	bx	lr

0000211c <__divsi3>:
    211c:	4603      	mov	r3, r0
    211e:	430b      	orrs	r3, r1
    2120:	d47f      	bmi.n	2222 <__divsi3+0x106>
    2122:	2200      	movs	r2, #0
    2124:	0843      	lsrs	r3, r0, #1
    2126:	428b      	cmp	r3, r1
    2128:	d374      	bcc.n	2214 <__divsi3+0xf8>
    212a:	0903      	lsrs	r3, r0, #4
    212c:	428b      	cmp	r3, r1
    212e:	d35f      	bcc.n	21f0 <__divsi3+0xd4>
    2130:	0a03      	lsrs	r3, r0, #8
    2132:	428b      	cmp	r3, r1
    2134:	d344      	bcc.n	21c0 <__divsi3+0xa4>
    2136:	0b03      	lsrs	r3, r0, #12
    2138:	428b      	cmp	r3, r1
    213a:	d328      	bcc.n	218e <__divsi3+0x72>
    213c:	0c03      	lsrs	r3, r0, #16
    213e:	428b      	cmp	r3, r1
    2140:	d30d      	bcc.n	215e <__divsi3+0x42>
    2142:	22ff      	movs	r2, #255	; 0xff
    2144:	0209      	lsls	r1, r1, #8
    2146:	ba12      	rev	r2, r2
    2148:	0c03      	lsrs	r3, r0, #16
    214a:	428b      	cmp	r3, r1
    214c:	d302      	bcc.n	2154 <__divsi3+0x38>
    214e:	1212      	asrs	r2, r2, #8
    2150:	0209      	lsls	r1, r1, #8
    2152:	d065      	beq.n	2220 <__divsi3+0x104>
    2154:	0b03      	lsrs	r3, r0, #12
    2156:	428b      	cmp	r3, r1
    2158:	d319      	bcc.n	218e <__divsi3+0x72>
    215a:	e000      	b.n	215e <__divsi3+0x42>
    215c:	0a09      	lsrs	r1, r1, #8
    215e:	0bc3      	lsrs	r3, r0, #15
    2160:	428b      	cmp	r3, r1
    2162:	d301      	bcc.n	2168 <__divsi3+0x4c>
    2164:	03cb      	lsls	r3, r1, #15
    2166:	1ac0      	subs	r0, r0, r3
    2168:	4152      	adcs	r2, r2
    216a:	0b83      	lsrs	r3, r0, #14
    216c:	428b      	cmp	r3, r1
    216e:	d301      	bcc.n	2174 <__divsi3+0x58>
    2170:	038b      	lsls	r3, r1, #14
    2172:	1ac0      	subs	r0, r0, r3
    2174:	4152      	adcs	r2, r2
    2176:	0b43      	lsrs	r3, r0, #13
    2178:	428b      	cmp	r3, r1
    217a:	d301      	bcc.n	2180 <__divsi3+0x64>
    217c:	034b      	lsls	r3, r1, #13
    217e:	1ac0      	subs	r0, r0, r3
    2180:	4152      	adcs	r2, r2
    2182:	0b03      	lsrs	r3, r0, #12
    2184:	428b      	cmp	r3, r1
    2186:	d301      	bcc.n	218c <__divsi3+0x70>
    2188:	030b      	lsls	r3, r1, #12
    218a:	1ac0      	subs	r0, r0, r3
    218c:	4152      	adcs	r2, r2
    218e:	0ac3      	lsrs	r3, r0, #11
    2190:	428b      	cmp	r3, r1
    2192:	d301      	bcc.n	2198 <__divsi3+0x7c>
    2194:	02cb      	lsls	r3, r1, #11
    2196:	1ac0      	subs	r0, r0, r3
    2198:	4152      	adcs	r2, r2
    219a:	0a83      	lsrs	r3, r0, #10
    219c:	428b      	cmp	r3, r1
    219e:	d301      	bcc.n	21a4 <__divsi3+0x88>
    21a0:	028b      	lsls	r3, r1, #10
    21a2:	1ac0      	subs	r0, r0, r3
    21a4:	4152      	adcs	r2, r2
    21a6:	0a43      	lsrs	r3, r0, #9
    21a8:	428b      	cmp	r3, r1
    21aa:	d301      	bcc.n	21b0 <__divsi3+0x94>
    21ac:	024b      	lsls	r3, r1, #9
    21ae:	1ac0      	subs	r0, r0, r3
    21b0:	4152      	adcs	r2, r2
    21b2:	0a03      	lsrs	r3, r0, #8
    21b4:	428b      	cmp	r3, r1
    21b6:	d301      	bcc.n	21bc <__divsi3+0xa0>
    21b8:	020b      	lsls	r3, r1, #8
    21ba:	1ac0      	subs	r0, r0, r3
    21bc:	4152      	adcs	r2, r2
    21be:	d2cd      	bcs.n	215c <__divsi3+0x40>
    21c0:	09c3      	lsrs	r3, r0, #7
    21c2:	428b      	cmp	r3, r1
    21c4:	d301      	bcc.n	21ca <__divsi3+0xae>
    21c6:	01cb      	lsls	r3, r1, #7
    21c8:	1ac0      	subs	r0, r0, r3
    21ca:	4152      	adcs	r2, r2
    21cc:	0983      	lsrs	r3, r0, #6
    21ce:	428b      	cmp	r3, r1
    21d0:	d301      	bcc.n	21d6 <__divsi3+0xba>
    21d2:	018b      	lsls	r3, r1, #6
    21d4:	1ac0      	subs	r0, r0, r3
    21d6:	4152      	adcs	r2, r2
    21d8:	0943      	lsrs	r3, r0, #5
    21da:	428b      	cmp	r3, r1
    21dc:	d301      	bcc.n	21e2 <__divsi3+0xc6>
    21de:	014b      	lsls	r3, r1, #5
    21e0:	1ac0      	subs	r0, r0, r3
    21e2:	4152      	adcs	r2, r2
    21e4:	0903      	lsrs	r3, r0, #4
    21e6:	428b      	cmp	r3, r1
    21e8:	d301      	bcc.n	21ee <__divsi3+0xd2>
    21ea:	010b      	lsls	r3, r1, #4
    21ec:	1ac0      	subs	r0, r0, r3
    21ee:	4152      	adcs	r2, r2
    21f0:	08c3      	lsrs	r3, r0, #3
    21f2:	428b      	cmp	r3, r1
    21f4:	d301      	bcc.n	21fa <__divsi3+0xde>
    21f6:	00cb      	lsls	r3, r1, #3
    21f8:	1ac0      	subs	r0, r0, r3
    21fa:	4152      	adcs	r2, r2
    21fc:	0883      	lsrs	r3, r0, #2
    21fe:	428b      	cmp	r3, r1
    2200:	d301      	bcc.n	2206 <__divsi3+0xea>
    2202:	008b      	lsls	r3, r1, #2
    2204:	1ac0      	subs	r0, r0, r3
    2206:	4152      	adcs	r2, r2
    2208:	0843      	lsrs	r3, r0, #1
    220a:	428b      	cmp	r3, r1
    220c:	d301      	bcc.n	2212 <__divsi3+0xf6>
    220e:	004b      	lsls	r3, r1, #1
    2210:	1ac0      	subs	r0, r0, r3
    2212:	4152      	adcs	r2, r2
    2214:	1a41      	subs	r1, r0, r1
    2216:	d200      	bcs.n	221a <__divsi3+0xfe>
    2218:	4601      	mov	r1, r0
    221a:	4152      	adcs	r2, r2
    221c:	4610      	mov	r0, r2
    221e:	4770      	bx	lr
    2220:	e05d      	b.n	22de <__divsi3+0x1c2>
    2222:	0fca      	lsrs	r2, r1, #31
    2224:	d000      	beq.n	2228 <__divsi3+0x10c>
    2226:	4249      	negs	r1, r1
    2228:	1003      	asrs	r3, r0, #32
    222a:	d300      	bcc.n	222e <__divsi3+0x112>
    222c:	4240      	negs	r0, r0
    222e:	4053      	eors	r3, r2
    2230:	2200      	movs	r2, #0
    2232:	469c      	mov	ip, r3
    2234:	0903      	lsrs	r3, r0, #4
    2236:	428b      	cmp	r3, r1
    2238:	d32d      	bcc.n	2296 <__divsi3+0x17a>
    223a:	0a03      	lsrs	r3, r0, #8
    223c:	428b      	cmp	r3, r1
    223e:	d312      	bcc.n	2266 <__divsi3+0x14a>
    2240:	22fc      	movs	r2, #252	; 0xfc
    2242:	0189      	lsls	r1, r1, #6
    2244:	ba12      	rev	r2, r2
    2246:	0a03      	lsrs	r3, r0, #8
    2248:	428b      	cmp	r3, r1
    224a:	d30c      	bcc.n	2266 <__divsi3+0x14a>
    224c:	0189      	lsls	r1, r1, #6
    224e:	1192      	asrs	r2, r2, #6
    2250:	428b      	cmp	r3, r1
    2252:	d308      	bcc.n	2266 <__divsi3+0x14a>
    2254:	0189      	lsls	r1, r1, #6
    2256:	1192      	asrs	r2, r2, #6
    2258:	428b      	cmp	r3, r1
    225a:	d304      	bcc.n	2266 <__divsi3+0x14a>
    225c:	0189      	lsls	r1, r1, #6
    225e:	d03a      	beq.n	22d6 <__divsi3+0x1ba>
    2260:	1192      	asrs	r2, r2, #6
    2262:	e000      	b.n	2266 <__divsi3+0x14a>
    2264:	0989      	lsrs	r1, r1, #6
    2266:	09c3      	lsrs	r3, r0, #7
    2268:	428b      	cmp	r3, r1
    226a:	d301      	bcc.n	2270 <__divsi3+0x154>
    226c:	01cb      	lsls	r3, r1, #7
    226e:	1ac0      	subs	r0, r0, r3
    2270:	4152      	adcs	r2, r2
    2272:	0983      	lsrs	r3, r0, #6
    2274:	428b      	cmp	r3, r1
    2276:	d301      	bcc.n	227c <__divsi3+0x160>
    2278:	018b      	lsls	r3, r1, #6
    227a:	1ac0      	subs	r0, r0, r3
    227c:	4152      	adcs	r2, r2
    227e:	0943      	lsrs	r3, r0, #5
    2280:	428b      	cmp	r3, r1
    2282:	d301      	bcc.n	2288 <__divsi3+0x16c>
    2284:	014b      	lsls	r3, r1, #5
    2286:	1ac0      	subs	r0, r0, r3
    2288:	4152      	adcs	r2, r2
    228a:	0903      	lsrs	r3, r0, #4
    228c:	428b      	cmp	r3, r1
    228e:	d301      	bcc.n	2294 <__divsi3+0x178>
    2290:	010b      	lsls	r3, r1, #4
    2292:	1ac0      	subs	r0, r0, r3
    2294:	4152      	adcs	r2, r2
    2296:	08c3      	lsrs	r3, r0, #3
    2298:	428b      	cmp	r3, r1
    229a:	d301      	bcc.n	22a0 <__divsi3+0x184>
    229c:	00cb      	lsls	r3, r1, #3
    229e:	1ac0      	subs	r0, r0, r3
    22a0:	4152      	adcs	r2, r2
    22a2:	0883      	lsrs	r3, r0, #2
    22a4:	428b      	cmp	r3, r1
    22a6:	d301      	bcc.n	22ac <__divsi3+0x190>
    22a8:	008b      	lsls	r3, r1, #2
    22aa:	1ac0      	subs	r0, r0, r3
    22ac:	4152      	adcs	r2, r2
    22ae:	d2d9      	bcs.n	2264 <__divsi3+0x148>
    22b0:	0843      	lsrs	r3, r0, #1
    22b2:	428b      	cmp	r3, r1
    22b4:	d301      	bcc.n	22ba <__divsi3+0x19e>
    22b6:	004b      	lsls	r3, r1, #1
    22b8:	1ac0      	subs	r0, r0, r3
    22ba:	4152      	adcs	r2, r2
    22bc:	1a41      	subs	r1, r0, r1
    22be:	d200      	bcs.n	22c2 <__divsi3+0x1a6>
    22c0:	4601      	mov	r1, r0
    22c2:	4663      	mov	r3, ip
    22c4:	4152      	adcs	r2, r2
    22c6:	105b      	asrs	r3, r3, #1
    22c8:	4610      	mov	r0, r2
    22ca:	d301      	bcc.n	22d0 <__divsi3+0x1b4>
    22cc:	4240      	negs	r0, r0
    22ce:	2b00      	cmp	r3, #0
    22d0:	d500      	bpl.n	22d4 <__divsi3+0x1b8>
    22d2:	4249      	negs	r1, r1
    22d4:	4770      	bx	lr
    22d6:	4663      	mov	r3, ip
    22d8:	105b      	asrs	r3, r3, #1
    22da:	d300      	bcc.n	22de <__divsi3+0x1c2>
    22dc:	4240      	negs	r0, r0
    22de:	b501      	push	{r0, lr}
    22e0:	2000      	movs	r0, #0
    22e2:	f000 f805 	bl	22f0 <__aeabi_idiv0>
    22e6:	bd02      	pop	{r1, pc}

000022e8 <__aeabi_idivmod>:
    22e8:	2900      	cmp	r1, #0
    22ea:	d0f8      	beq.n	22de <__divsi3+0x1c2>
    22ec:	e716      	b.n	211c <__divsi3>
    22ee:	4770      	bx	lr

000022f0 <__aeabi_idiv0>:
    22f0:	4770      	bx	lr
    22f2:	46c0      	nop			; (mov r8, r8)

000022f4 <__aeabi_d2uiz>:
    22f4:	b570      	push	{r4, r5, r6, lr}
    22f6:	2200      	movs	r2, #0
    22f8:	4b0c      	ldr	r3, [pc, #48]	; (232c <__aeabi_d2uiz+0x38>)
    22fa:	0004      	movs	r4, r0
    22fc:	000d      	movs	r5, r1
    22fe:	f001 f981 	bl	3604 <__aeabi_dcmpge>
    2302:	2800      	cmp	r0, #0
    2304:	d104      	bne.n	2310 <__aeabi_d2uiz+0x1c>
    2306:	0020      	movs	r0, r4
    2308:	0029      	movs	r1, r5
    230a:	f001 f8db 	bl	34c4 <__aeabi_d2iz>
    230e:	bd70      	pop	{r4, r5, r6, pc}
    2310:	4b06      	ldr	r3, [pc, #24]	; (232c <__aeabi_d2uiz+0x38>)
    2312:	2200      	movs	r2, #0
    2314:	0020      	movs	r0, r4
    2316:	0029      	movs	r1, r5
    2318:	f000 fdbe 	bl	2e98 <__aeabi_dsub>
    231c:	f001 f8d2 	bl	34c4 <__aeabi_d2iz>
    2320:	2380      	movs	r3, #128	; 0x80
    2322:	061b      	lsls	r3, r3, #24
    2324:	469c      	mov	ip, r3
    2326:	4460      	add	r0, ip
    2328:	e7f1      	b.n	230e <__aeabi_d2uiz+0x1a>
    232a:	46c0      	nop			; (mov r8, r8)
    232c:	41e00000 	.word	0x41e00000

00002330 <__aeabi_ddiv>:
    2330:	b5f0      	push	{r4, r5, r6, r7, lr}
    2332:	4657      	mov	r7, sl
    2334:	4645      	mov	r5, r8
    2336:	46de      	mov	lr, fp
    2338:	464e      	mov	r6, r9
    233a:	b5e0      	push	{r5, r6, r7, lr}
    233c:	004c      	lsls	r4, r1, #1
    233e:	030e      	lsls	r6, r1, #12
    2340:	b087      	sub	sp, #28
    2342:	4683      	mov	fp, r0
    2344:	4692      	mov	sl, r2
    2346:	001d      	movs	r5, r3
    2348:	4680      	mov	r8, r0
    234a:	0b36      	lsrs	r6, r6, #12
    234c:	0d64      	lsrs	r4, r4, #21
    234e:	0fcf      	lsrs	r7, r1, #31
    2350:	2c00      	cmp	r4, #0
    2352:	d04f      	beq.n	23f4 <__aeabi_ddiv+0xc4>
    2354:	4b6f      	ldr	r3, [pc, #444]	; (2514 <__aeabi_ddiv+0x1e4>)
    2356:	429c      	cmp	r4, r3
    2358:	d035      	beq.n	23c6 <__aeabi_ddiv+0x96>
    235a:	2380      	movs	r3, #128	; 0x80
    235c:	0f42      	lsrs	r2, r0, #29
    235e:	041b      	lsls	r3, r3, #16
    2360:	00f6      	lsls	r6, r6, #3
    2362:	4313      	orrs	r3, r2
    2364:	4333      	orrs	r3, r6
    2366:	4699      	mov	r9, r3
    2368:	00c3      	lsls	r3, r0, #3
    236a:	4698      	mov	r8, r3
    236c:	4b6a      	ldr	r3, [pc, #424]	; (2518 <__aeabi_ddiv+0x1e8>)
    236e:	2600      	movs	r6, #0
    2370:	469c      	mov	ip, r3
    2372:	2300      	movs	r3, #0
    2374:	4464      	add	r4, ip
    2376:	9303      	str	r3, [sp, #12]
    2378:	032b      	lsls	r3, r5, #12
    237a:	0b1b      	lsrs	r3, r3, #12
    237c:	469b      	mov	fp, r3
    237e:	006b      	lsls	r3, r5, #1
    2380:	0fed      	lsrs	r5, r5, #31
    2382:	4650      	mov	r0, sl
    2384:	0d5b      	lsrs	r3, r3, #21
    2386:	9501      	str	r5, [sp, #4]
    2388:	d05e      	beq.n	2448 <__aeabi_ddiv+0x118>
    238a:	4a62      	ldr	r2, [pc, #392]	; (2514 <__aeabi_ddiv+0x1e4>)
    238c:	4293      	cmp	r3, r2
    238e:	d053      	beq.n	2438 <__aeabi_ddiv+0x108>
    2390:	465a      	mov	r2, fp
    2392:	00d1      	lsls	r1, r2, #3
    2394:	2280      	movs	r2, #128	; 0x80
    2396:	0f40      	lsrs	r0, r0, #29
    2398:	0412      	lsls	r2, r2, #16
    239a:	4302      	orrs	r2, r0
    239c:	430a      	orrs	r2, r1
    239e:	4693      	mov	fp, r2
    23a0:	4652      	mov	r2, sl
    23a2:	00d1      	lsls	r1, r2, #3
    23a4:	4a5c      	ldr	r2, [pc, #368]	; (2518 <__aeabi_ddiv+0x1e8>)
    23a6:	4694      	mov	ip, r2
    23a8:	2200      	movs	r2, #0
    23aa:	4463      	add	r3, ip
    23ac:	0038      	movs	r0, r7
    23ae:	4068      	eors	r0, r5
    23b0:	4684      	mov	ip, r0
    23b2:	9002      	str	r0, [sp, #8]
    23b4:	1ae4      	subs	r4, r4, r3
    23b6:	4316      	orrs	r6, r2
    23b8:	2e0f      	cmp	r6, #15
    23ba:	d900      	bls.n	23be <__aeabi_ddiv+0x8e>
    23bc:	e0b4      	b.n	2528 <__aeabi_ddiv+0x1f8>
    23be:	4b57      	ldr	r3, [pc, #348]	; (251c <__aeabi_ddiv+0x1ec>)
    23c0:	00b6      	lsls	r6, r6, #2
    23c2:	599b      	ldr	r3, [r3, r6]
    23c4:	469f      	mov	pc, r3
    23c6:	0003      	movs	r3, r0
    23c8:	4333      	orrs	r3, r6
    23ca:	4699      	mov	r9, r3
    23cc:	d16c      	bne.n	24a8 <__aeabi_ddiv+0x178>
    23ce:	2300      	movs	r3, #0
    23d0:	4698      	mov	r8, r3
    23d2:	3302      	adds	r3, #2
    23d4:	2608      	movs	r6, #8
    23d6:	9303      	str	r3, [sp, #12]
    23d8:	e7ce      	b.n	2378 <__aeabi_ddiv+0x48>
    23da:	46cb      	mov	fp, r9
    23dc:	4641      	mov	r1, r8
    23de:	9a03      	ldr	r2, [sp, #12]
    23e0:	9701      	str	r7, [sp, #4]
    23e2:	2a02      	cmp	r2, #2
    23e4:	d165      	bne.n	24b2 <__aeabi_ddiv+0x182>
    23e6:	9b01      	ldr	r3, [sp, #4]
    23e8:	4c4a      	ldr	r4, [pc, #296]	; (2514 <__aeabi_ddiv+0x1e4>)
    23ea:	469c      	mov	ip, r3
    23ec:	2300      	movs	r3, #0
    23ee:	2200      	movs	r2, #0
    23f0:	4698      	mov	r8, r3
    23f2:	e06b      	b.n	24cc <__aeabi_ddiv+0x19c>
    23f4:	0003      	movs	r3, r0
    23f6:	4333      	orrs	r3, r6
    23f8:	4699      	mov	r9, r3
    23fa:	d04e      	beq.n	249a <__aeabi_ddiv+0x16a>
    23fc:	2e00      	cmp	r6, #0
    23fe:	d100      	bne.n	2402 <__aeabi_ddiv+0xd2>
    2400:	e1bc      	b.n	277c <__aeabi_ddiv+0x44c>
    2402:	0030      	movs	r0, r6
    2404:	f001 f908 	bl	3618 <__clzsi2>
    2408:	0003      	movs	r3, r0
    240a:	3b0b      	subs	r3, #11
    240c:	2b1c      	cmp	r3, #28
    240e:	dd00      	ble.n	2412 <__aeabi_ddiv+0xe2>
    2410:	e1ac      	b.n	276c <__aeabi_ddiv+0x43c>
    2412:	221d      	movs	r2, #29
    2414:	1ad3      	subs	r3, r2, r3
    2416:	465a      	mov	r2, fp
    2418:	0001      	movs	r1, r0
    241a:	40da      	lsrs	r2, r3
    241c:	3908      	subs	r1, #8
    241e:	408e      	lsls	r6, r1
    2420:	0013      	movs	r3, r2
    2422:	4333      	orrs	r3, r6
    2424:	4699      	mov	r9, r3
    2426:	465b      	mov	r3, fp
    2428:	408b      	lsls	r3, r1
    242a:	4698      	mov	r8, r3
    242c:	2300      	movs	r3, #0
    242e:	4c3c      	ldr	r4, [pc, #240]	; (2520 <__aeabi_ddiv+0x1f0>)
    2430:	2600      	movs	r6, #0
    2432:	1a24      	subs	r4, r4, r0
    2434:	9303      	str	r3, [sp, #12]
    2436:	e79f      	b.n	2378 <__aeabi_ddiv+0x48>
    2438:	4651      	mov	r1, sl
    243a:	465a      	mov	r2, fp
    243c:	4311      	orrs	r1, r2
    243e:	d129      	bne.n	2494 <__aeabi_ddiv+0x164>
    2440:	2200      	movs	r2, #0
    2442:	4693      	mov	fp, r2
    2444:	3202      	adds	r2, #2
    2446:	e7b1      	b.n	23ac <__aeabi_ddiv+0x7c>
    2448:	4659      	mov	r1, fp
    244a:	4301      	orrs	r1, r0
    244c:	d01e      	beq.n	248c <__aeabi_ddiv+0x15c>
    244e:	465b      	mov	r3, fp
    2450:	2b00      	cmp	r3, #0
    2452:	d100      	bne.n	2456 <__aeabi_ddiv+0x126>
    2454:	e19e      	b.n	2794 <__aeabi_ddiv+0x464>
    2456:	4658      	mov	r0, fp
    2458:	f001 f8de 	bl	3618 <__clzsi2>
    245c:	0003      	movs	r3, r0
    245e:	3b0b      	subs	r3, #11
    2460:	2b1c      	cmp	r3, #28
    2462:	dd00      	ble.n	2466 <__aeabi_ddiv+0x136>
    2464:	e18f      	b.n	2786 <__aeabi_ddiv+0x456>
    2466:	0002      	movs	r2, r0
    2468:	4659      	mov	r1, fp
    246a:	3a08      	subs	r2, #8
    246c:	4091      	lsls	r1, r2
    246e:	468b      	mov	fp, r1
    2470:	211d      	movs	r1, #29
    2472:	1acb      	subs	r3, r1, r3
    2474:	4651      	mov	r1, sl
    2476:	40d9      	lsrs	r1, r3
    2478:	000b      	movs	r3, r1
    247a:	4659      	mov	r1, fp
    247c:	430b      	orrs	r3, r1
    247e:	4651      	mov	r1, sl
    2480:	469b      	mov	fp, r3
    2482:	4091      	lsls	r1, r2
    2484:	4b26      	ldr	r3, [pc, #152]	; (2520 <__aeabi_ddiv+0x1f0>)
    2486:	2200      	movs	r2, #0
    2488:	1a1b      	subs	r3, r3, r0
    248a:	e78f      	b.n	23ac <__aeabi_ddiv+0x7c>
    248c:	2300      	movs	r3, #0
    248e:	2201      	movs	r2, #1
    2490:	469b      	mov	fp, r3
    2492:	e78b      	b.n	23ac <__aeabi_ddiv+0x7c>
    2494:	4651      	mov	r1, sl
    2496:	2203      	movs	r2, #3
    2498:	e788      	b.n	23ac <__aeabi_ddiv+0x7c>
    249a:	2300      	movs	r3, #0
    249c:	4698      	mov	r8, r3
    249e:	3301      	adds	r3, #1
    24a0:	2604      	movs	r6, #4
    24a2:	2400      	movs	r4, #0
    24a4:	9303      	str	r3, [sp, #12]
    24a6:	e767      	b.n	2378 <__aeabi_ddiv+0x48>
    24a8:	2303      	movs	r3, #3
    24aa:	46b1      	mov	r9, r6
    24ac:	9303      	str	r3, [sp, #12]
    24ae:	260c      	movs	r6, #12
    24b0:	e762      	b.n	2378 <__aeabi_ddiv+0x48>
    24b2:	2a03      	cmp	r2, #3
    24b4:	d100      	bne.n	24b8 <__aeabi_ddiv+0x188>
    24b6:	e25c      	b.n	2972 <__aeabi_ddiv+0x642>
    24b8:	9b01      	ldr	r3, [sp, #4]
    24ba:	2a01      	cmp	r2, #1
    24bc:	d000      	beq.n	24c0 <__aeabi_ddiv+0x190>
    24be:	e1e4      	b.n	288a <__aeabi_ddiv+0x55a>
    24c0:	4013      	ands	r3, r2
    24c2:	469c      	mov	ip, r3
    24c4:	2300      	movs	r3, #0
    24c6:	2400      	movs	r4, #0
    24c8:	2200      	movs	r2, #0
    24ca:	4698      	mov	r8, r3
    24cc:	2100      	movs	r1, #0
    24ce:	0312      	lsls	r2, r2, #12
    24d0:	0b13      	lsrs	r3, r2, #12
    24d2:	0d0a      	lsrs	r2, r1, #20
    24d4:	0512      	lsls	r2, r2, #20
    24d6:	431a      	orrs	r2, r3
    24d8:	0523      	lsls	r3, r4, #20
    24da:	4c12      	ldr	r4, [pc, #72]	; (2524 <__aeabi_ddiv+0x1f4>)
    24dc:	4640      	mov	r0, r8
    24de:	4022      	ands	r2, r4
    24e0:	4313      	orrs	r3, r2
    24e2:	4662      	mov	r2, ip
    24e4:	005b      	lsls	r3, r3, #1
    24e6:	07d2      	lsls	r2, r2, #31
    24e8:	085b      	lsrs	r3, r3, #1
    24ea:	4313      	orrs	r3, r2
    24ec:	0019      	movs	r1, r3
    24ee:	b007      	add	sp, #28
    24f0:	bc3c      	pop	{r2, r3, r4, r5}
    24f2:	4690      	mov	r8, r2
    24f4:	4699      	mov	r9, r3
    24f6:	46a2      	mov	sl, r4
    24f8:	46ab      	mov	fp, r5
    24fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
    24fc:	2300      	movs	r3, #0
    24fe:	2280      	movs	r2, #128	; 0x80
    2500:	469c      	mov	ip, r3
    2502:	0312      	lsls	r2, r2, #12
    2504:	4698      	mov	r8, r3
    2506:	4c03      	ldr	r4, [pc, #12]	; (2514 <__aeabi_ddiv+0x1e4>)
    2508:	e7e0      	b.n	24cc <__aeabi_ddiv+0x19c>
    250a:	2300      	movs	r3, #0
    250c:	4c01      	ldr	r4, [pc, #4]	; (2514 <__aeabi_ddiv+0x1e4>)
    250e:	2200      	movs	r2, #0
    2510:	4698      	mov	r8, r3
    2512:	e7db      	b.n	24cc <__aeabi_ddiv+0x19c>
    2514:	000007ff 	.word	0x000007ff
    2518:	fffffc01 	.word	0xfffffc01
    251c:	00003a8c 	.word	0x00003a8c
    2520:	fffffc0d 	.word	0xfffffc0d
    2524:	800fffff 	.word	0x800fffff
    2528:	45d9      	cmp	r9, fp
    252a:	d900      	bls.n	252e <__aeabi_ddiv+0x1fe>
    252c:	e139      	b.n	27a2 <__aeabi_ddiv+0x472>
    252e:	d100      	bne.n	2532 <__aeabi_ddiv+0x202>
    2530:	e134      	b.n	279c <__aeabi_ddiv+0x46c>
    2532:	2300      	movs	r3, #0
    2534:	4646      	mov	r6, r8
    2536:	464d      	mov	r5, r9
    2538:	469a      	mov	sl, r3
    253a:	3c01      	subs	r4, #1
    253c:	465b      	mov	r3, fp
    253e:	0e0a      	lsrs	r2, r1, #24
    2540:	021b      	lsls	r3, r3, #8
    2542:	431a      	orrs	r2, r3
    2544:	020b      	lsls	r3, r1, #8
    2546:	0c17      	lsrs	r7, r2, #16
    2548:	9303      	str	r3, [sp, #12]
    254a:	0413      	lsls	r3, r2, #16
    254c:	0c1b      	lsrs	r3, r3, #16
    254e:	0039      	movs	r1, r7
    2550:	0028      	movs	r0, r5
    2552:	4690      	mov	r8, r2
    2554:	9301      	str	r3, [sp, #4]
    2556:	f7ff fd57 	bl	2008 <__udivsi3>
    255a:	0002      	movs	r2, r0
    255c:	9b01      	ldr	r3, [sp, #4]
    255e:	4683      	mov	fp, r0
    2560:	435a      	muls	r2, r3
    2562:	0028      	movs	r0, r5
    2564:	0039      	movs	r1, r7
    2566:	4691      	mov	r9, r2
    2568:	f7ff fdd4 	bl	2114 <__aeabi_uidivmod>
    256c:	0c35      	lsrs	r5, r6, #16
    256e:	0409      	lsls	r1, r1, #16
    2570:	430d      	orrs	r5, r1
    2572:	45a9      	cmp	r9, r5
    2574:	d90d      	bls.n	2592 <__aeabi_ddiv+0x262>
    2576:	465b      	mov	r3, fp
    2578:	4445      	add	r5, r8
    257a:	3b01      	subs	r3, #1
    257c:	45a8      	cmp	r8, r5
    257e:	d900      	bls.n	2582 <__aeabi_ddiv+0x252>
    2580:	e13a      	b.n	27f8 <__aeabi_ddiv+0x4c8>
    2582:	45a9      	cmp	r9, r5
    2584:	d800      	bhi.n	2588 <__aeabi_ddiv+0x258>
    2586:	e137      	b.n	27f8 <__aeabi_ddiv+0x4c8>
    2588:	2302      	movs	r3, #2
    258a:	425b      	negs	r3, r3
    258c:	469c      	mov	ip, r3
    258e:	4445      	add	r5, r8
    2590:	44e3      	add	fp, ip
    2592:	464b      	mov	r3, r9
    2594:	1aeb      	subs	r3, r5, r3
    2596:	0039      	movs	r1, r7
    2598:	0018      	movs	r0, r3
    259a:	9304      	str	r3, [sp, #16]
    259c:	f7ff fd34 	bl	2008 <__udivsi3>
    25a0:	9b01      	ldr	r3, [sp, #4]
    25a2:	0005      	movs	r5, r0
    25a4:	4343      	muls	r3, r0
    25a6:	0039      	movs	r1, r7
    25a8:	9804      	ldr	r0, [sp, #16]
    25aa:	4699      	mov	r9, r3
    25ac:	f7ff fdb2 	bl	2114 <__aeabi_uidivmod>
    25b0:	0433      	lsls	r3, r6, #16
    25b2:	0409      	lsls	r1, r1, #16
    25b4:	0c1b      	lsrs	r3, r3, #16
    25b6:	430b      	orrs	r3, r1
    25b8:	4599      	cmp	r9, r3
    25ba:	d909      	bls.n	25d0 <__aeabi_ddiv+0x2a0>
    25bc:	4443      	add	r3, r8
    25be:	1e6a      	subs	r2, r5, #1
    25c0:	4598      	cmp	r8, r3
    25c2:	d900      	bls.n	25c6 <__aeabi_ddiv+0x296>
    25c4:	e11a      	b.n	27fc <__aeabi_ddiv+0x4cc>
    25c6:	4599      	cmp	r9, r3
    25c8:	d800      	bhi.n	25cc <__aeabi_ddiv+0x29c>
    25ca:	e117      	b.n	27fc <__aeabi_ddiv+0x4cc>
    25cc:	3d02      	subs	r5, #2
    25ce:	4443      	add	r3, r8
    25d0:	464a      	mov	r2, r9
    25d2:	1a9b      	subs	r3, r3, r2
    25d4:	465a      	mov	r2, fp
    25d6:	0412      	lsls	r2, r2, #16
    25d8:	432a      	orrs	r2, r5
    25da:	9903      	ldr	r1, [sp, #12]
    25dc:	4693      	mov	fp, r2
    25de:	0c10      	lsrs	r0, r2, #16
    25e0:	0c0a      	lsrs	r2, r1, #16
    25e2:	4691      	mov	r9, r2
    25e4:	0409      	lsls	r1, r1, #16
    25e6:	465a      	mov	r2, fp
    25e8:	0c09      	lsrs	r1, r1, #16
    25ea:	464e      	mov	r6, r9
    25ec:	000d      	movs	r5, r1
    25ee:	0412      	lsls	r2, r2, #16
    25f0:	0c12      	lsrs	r2, r2, #16
    25f2:	4345      	muls	r5, r0
    25f4:	9105      	str	r1, [sp, #20]
    25f6:	4351      	muls	r1, r2
    25f8:	4372      	muls	r2, r6
    25fa:	4370      	muls	r0, r6
    25fc:	1952      	adds	r2, r2, r5
    25fe:	0c0e      	lsrs	r6, r1, #16
    2600:	18b2      	adds	r2, r6, r2
    2602:	4295      	cmp	r5, r2
    2604:	d903      	bls.n	260e <__aeabi_ddiv+0x2de>
    2606:	2580      	movs	r5, #128	; 0x80
    2608:	026d      	lsls	r5, r5, #9
    260a:	46ac      	mov	ip, r5
    260c:	4460      	add	r0, ip
    260e:	0c15      	lsrs	r5, r2, #16
    2610:	0409      	lsls	r1, r1, #16
    2612:	0412      	lsls	r2, r2, #16
    2614:	0c09      	lsrs	r1, r1, #16
    2616:	1828      	adds	r0, r5, r0
    2618:	1852      	adds	r2, r2, r1
    261a:	4283      	cmp	r3, r0
    261c:	d200      	bcs.n	2620 <__aeabi_ddiv+0x2f0>
    261e:	e0ce      	b.n	27be <__aeabi_ddiv+0x48e>
    2620:	d100      	bne.n	2624 <__aeabi_ddiv+0x2f4>
    2622:	e0c8      	b.n	27b6 <__aeabi_ddiv+0x486>
    2624:	1a1d      	subs	r5, r3, r0
    2626:	4653      	mov	r3, sl
    2628:	1a9e      	subs	r6, r3, r2
    262a:	45b2      	cmp	sl, r6
    262c:	4192      	sbcs	r2, r2
    262e:	4252      	negs	r2, r2
    2630:	1aab      	subs	r3, r5, r2
    2632:	469a      	mov	sl, r3
    2634:	4598      	cmp	r8, r3
    2636:	d100      	bne.n	263a <__aeabi_ddiv+0x30a>
    2638:	e117      	b.n	286a <__aeabi_ddiv+0x53a>
    263a:	0039      	movs	r1, r7
    263c:	0018      	movs	r0, r3
    263e:	f7ff fce3 	bl	2008 <__udivsi3>
    2642:	9b01      	ldr	r3, [sp, #4]
    2644:	0005      	movs	r5, r0
    2646:	4343      	muls	r3, r0
    2648:	0039      	movs	r1, r7
    264a:	4650      	mov	r0, sl
    264c:	9304      	str	r3, [sp, #16]
    264e:	f7ff fd61 	bl	2114 <__aeabi_uidivmod>
    2652:	9804      	ldr	r0, [sp, #16]
    2654:	040b      	lsls	r3, r1, #16
    2656:	0c31      	lsrs	r1, r6, #16
    2658:	4319      	orrs	r1, r3
    265a:	4288      	cmp	r0, r1
    265c:	d909      	bls.n	2672 <__aeabi_ddiv+0x342>
    265e:	4441      	add	r1, r8
    2660:	1e6b      	subs	r3, r5, #1
    2662:	4588      	cmp	r8, r1
    2664:	d900      	bls.n	2668 <__aeabi_ddiv+0x338>
    2666:	e107      	b.n	2878 <__aeabi_ddiv+0x548>
    2668:	4288      	cmp	r0, r1
    266a:	d800      	bhi.n	266e <__aeabi_ddiv+0x33e>
    266c:	e104      	b.n	2878 <__aeabi_ddiv+0x548>
    266e:	3d02      	subs	r5, #2
    2670:	4441      	add	r1, r8
    2672:	9b04      	ldr	r3, [sp, #16]
    2674:	1acb      	subs	r3, r1, r3
    2676:	0018      	movs	r0, r3
    2678:	0039      	movs	r1, r7
    267a:	9304      	str	r3, [sp, #16]
    267c:	f7ff fcc4 	bl	2008 <__udivsi3>
    2680:	9b01      	ldr	r3, [sp, #4]
    2682:	4682      	mov	sl, r0
    2684:	4343      	muls	r3, r0
    2686:	0039      	movs	r1, r7
    2688:	9804      	ldr	r0, [sp, #16]
    268a:	9301      	str	r3, [sp, #4]
    268c:	f7ff fd42 	bl	2114 <__aeabi_uidivmod>
    2690:	9801      	ldr	r0, [sp, #4]
    2692:	040b      	lsls	r3, r1, #16
    2694:	0431      	lsls	r1, r6, #16
    2696:	0c09      	lsrs	r1, r1, #16
    2698:	4319      	orrs	r1, r3
    269a:	4288      	cmp	r0, r1
    269c:	d90d      	bls.n	26ba <__aeabi_ddiv+0x38a>
    269e:	4653      	mov	r3, sl
    26a0:	4441      	add	r1, r8
    26a2:	3b01      	subs	r3, #1
    26a4:	4588      	cmp	r8, r1
    26a6:	d900      	bls.n	26aa <__aeabi_ddiv+0x37a>
    26a8:	e0e8      	b.n	287c <__aeabi_ddiv+0x54c>
    26aa:	4288      	cmp	r0, r1
    26ac:	d800      	bhi.n	26b0 <__aeabi_ddiv+0x380>
    26ae:	e0e5      	b.n	287c <__aeabi_ddiv+0x54c>
    26b0:	2302      	movs	r3, #2
    26b2:	425b      	negs	r3, r3
    26b4:	469c      	mov	ip, r3
    26b6:	4441      	add	r1, r8
    26b8:	44e2      	add	sl, ip
    26ba:	9b01      	ldr	r3, [sp, #4]
    26bc:	042d      	lsls	r5, r5, #16
    26be:	1ace      	subs	r6, r1, r3
    26c0:	4651      	mov	r1, sl
    26c2:	4329      	orrs	r1, r5
    26c4:	9d05      	ldr	r5, [sp, #20]
    26c6:	464f      	mov	r7, r9
    26c8:	002a      	movs	r2, r5
    26ca:	040b      	lsls	r3, r1, #16
    26cc:	0c08      	lsrs	r0, r1, #16
    26ce:	0c1b      	lsrs	r3, r3, #16
    26d0:	435a      	muls	r2, r3
    26d2:	4345      	muls	r5, r0
    26d4:	437b      	muls	r3, r7
    26d6:	4378      	muls	r0, r7
    26d8:	195b      	adds	r3, r3, r5
    26da:	0c17      	lsrs	r7, r2, #16
    26dc:	18fb      	adds	r3, r7, r3
    26de:	429d      	cmp	r5, r3
    26e0:	d903      	bls.n	26ea <__aeabi_ddiv+0x3ba>
    26e2:	2580      	movs	r5, #128	; 0x80
    26e4:	026d      	lsls	r5, r5, #9
    26e6:	46ac      	mov	ip, r5
    26e8:	4460      	add	r0, ip
    26ea:	0c1d      	lsrs	r5, r3, #16
    26ec:	0412      	lsls	r2, r2, #16
    26ee:	041b      	lsls	r3, r3, #16
    26f0:	0c12      	lsrs	r2, r2, #16
    26f2:	1828      	adds	r0, r5, r0
    26f4:	189b      	adds	r3, r3, r2
    26f6:	4286      	cmp	r6, r0
    26f8:	d200      	bcs.n	26fc <__aeabi_ddiv+0x3cc>
    26fa:	e093      	b.n	2824 <__aeabi_ddiv+0x4f4>
    26fc:	d100      	bne.n	2700 <__aeabi_ddiv+0x3d0>
    26fe:	e08e      	b.n	281e <__aeabi_ddiv+0x4ee>
    2700:	2301      	movs	r3, #1
    2702:	4319      	orrs	r1, r3
    2704:	4ba0      	ldr	r3, [pc, #640]	; (2988 <__aeabi_ddiv+0x658>)
    2706:	18e3      	adds	r3, r4, r3
    2708:	2b00      	cmp	r3, #0
    270a:	dc00      	bgt.n	270e <__aeabi_ddiv+0x3de>
    270c:	e099      	b.n	2842 <__aeabi_ddiv+0x512>
    270e:	074a      	lsls	r2, r1, #29
    2710:	d000      	beq.n	2714 <__aeabi_ddiv+0x3e4>
    2712:	e09e      	b.n	2852 <__aeabi_ddiv+0x522>
    2714:	465a      	mov	r2, fp
    2716:	01d2      	lsls	r2, r2, #7
    2718:	d506      	bpl.n	2728 <__aeabi_ddiv+0x3f8>
    271a:	465a      	mov	r2, fp
    271c:	4b9b      	ldr	r3, [pc, #620]	; (298c <__aeabi_ddiv+0x65c>)
    271e:	401a      	ands	r2, r3
    2720:	2380      	movs	r3, #128	; 0x80
    2722:	4693      	mov	fp, r2
    2724:	00db      	lsls	r3, r3, #3
    2726:	18e3      	adds	r3, r4, r3
    2728:	4a99      	ldr	r2, [pc, #612]	; (2990 <__aeabi_ddiv+0x660>)
    272a:	4293      	cmp	r3, r2
    272c:	dd68      	ble.n	2800 <__aeabi_ddiv+0x4d0>
    272e:	2301      	movs	r3, #1
    2730:	9a02      	ldr	r2, [sp, #8]
    2732:	4c98      	ldr	r4, [pc, #608]	; (2994 <__aeabi_ddiv+0x664>)
    2734:	401a      	ands	r2, r3
    2736:	2300      	movs	r3, #0
    2738:	4694      	mov	ip, r2
    273a:	4698      	mov	r8, r3
    273c:	2200      	movs	r2, #0
    273e:	e6c5      	b.n	24cc <__aeabi_ddiv+0x19c>
    2740:	2280      	movs	r2, #128	; 0x80
    2742:	464b      	mov	r3, r9
    2744:	0312      	lsls	r2, r2, #12
    2746:	4213      	tst	r3, r2
    2748:	d00a      	beq.n	2760 <__aeabi_ddiv+0x430>
    274a:	465b      	mov	r3, fp
    274c:	4213      	tst	r3, r2
    274e:	d106      	bne.n	275e <__aeabi_ddiv+0x42e>
    2750:	431a      	orrs	r2, r3
    2752:	0312      	lsls	r2, r2, #12
    2754:	0b12      	lsrs	r2, r2, #12
    2756:	46ac      	mov	ip, r5
    2758:	4688      	mov	r8, r1
    275a:	4c8e      	ldr	r4, [pc, #568]	; (2994 <__aeabi_ddiv+0x664>)
    275c:	e6b6      	b.n	24cc <__aeabi_ddiv+0x19c>
    275e:	464b      	mov	r3, r9
    2760:	431a      	orrs	r2, r3
    2762:	0312      	lsls	r2, r2, #12
    2764:	0b12      	lsrs	r2, r2, #12
    2766:	46bc      	mov	ip, r7
    2768:	4c8a      	ldr	r4, [pc, #552]	; (2994 <__aeabi_ddiv+0x664>)
    276a:	e6af      	b.n	24cc <__aeabi_ddiv+0x19c>
    276c:	0003      	movs	r3, r0
    276e:	465a      	mov	r2, fp
    2770:	3b28      	subs	r3, #40	; 0x28
    2772:	409a      	lsls	r2, r3
    2774:	2300      	movs	r3, #0
    2776:	4691      	mov	r9, r2
    2778:	4698      	mov	r8, r3
    277a:	e657      	b.n	242c <__aeabi_ddiv+0xfc>
    277c:	4658      	mov	r0, fp
    277e:	f000 ff4b 	bl	3618 <__clzsi2>
    2782:	3020      	adds	r0, #32
    2784:	e640      	b.n	2408 <__aeabi_ddiv+0xd8>
    2786:	0003      	movs	r3, r0
    2788:	4652      	mov	r2, sl
    278a:	3b28      	subs	r3, #40	; 0x28
    278c:	409a      	lsls	r2, r3
    278e:	2100      	movs	r1, #0
    2790:	4693      	mov	fp, r2
    2792:	e677      	b.n	2484 <__aeabi_ddiv+0x154>
    2794:	f000 ff40 	bl	3618 <__clzsi2>
    2798:	3020      	adds	r0, #32
    279a:	e65f      	b.n	245c <__aeabi_ddiv+0x12c>
    279c:	4588      	cmp	r8, r1
    279e:	d200      	bcs.n	27a2 <__aeabi_ddiv+0x472>
    27a0:	e6c7      	b.n	2532 <__aeabi_ddiv+0x202>
    27a2:	464b      	mov	r3, r9
    27a4:	07de      	lsls	r6, r3, #31
    27a6:	085d      	lsrs	r5, r3, #1
    27a8:	4643      	mov	r3, r8
    27aa:	085b      	lsrs	r3, r3, #1
    27ac:	431e      	orrs	r6, r3
    27ae:	4643      	mov	r3, r8
    27b0:	07db      	lsls	r3, r3, #31
    27b2:	469a      	mov	sl, r3
    27b4:	e6c2      	b.n	253c <__aeabi_ddiv+0x20c>
    27b6:	2500      	movs	r5, #0
    27b8:	4592      	cmp	sl, r2
    27ba:	d300      	bcc.n	27be <__aeabi_ddiv+0x48e>
    27bc:	e733      	b.n	2626 <__aeabi_ddiv+0x2f6>
    27be:	9e03      	ldr	r6, [sp, #12]
    27c0:	4659      	mov	r1, fp
    27c2:	46b4      	mov	ip, r6
    27c4:	44e2      	add	sl, ip
    27c6:	45b2      	cmp	sl, r6
    27c8:	41ad      	sbcs	r5, r5
    27ca:	426d      	negs	r5, r5
    27cc:	4445      	add	r5, r8
    27ce:	18eb      	adds	r3, r5, r3
    27d0:	3901      	subs	r1, #1
    27d2:	4598      	cmp	r8, r3
    27d4:	d207      	bcs.n	27e6 <__aeabi_ddiv+0x4b6>
    27d6:	4298      	cmp	r0, r3
    27d8:	d900      	bls.n	27dc <__aeabi_ddiv+0x4ac>
    27da:	e07f      	b.n	28dc <__aeabi_ddiv+0x5ac>
    27dc:	d100      	bne.n	27e0 <__aeabi_ddiv+0x4b0>
    27de:	e0bc      	b.n	295a <__aeabi_ddiv+0x62a>
    27e0:	1a1d      	subs	r5, r3, r0
    27e2:	468b      	mov	fp, r1
    27e4:	e71f      	b.n	2626 <__aeabi_ddiv+0x2f6>
    27e6:	4598      	cmp	r8, r3
    27e8:	d1fa      	bne.n	27e0 <__aeabi_ddiv+0x4b0>
    27ea:	9d03      	ldr	r5, [sp, #12]
    27ec:	4555      	cmp	r5, sl
    27ee:	d9f2      	bls.n	27d6 <__aeabi_ddiv+0x4a6>
    27f0:	4643      	mov	r3, r8
    27f2:	468b      	mov	fp, r1
    27f4:	1a1d      	subs	r5, r3, r0
    27f6:	e716      	b.n	2626 <__aeabi_ddiv+0x2f6>
    27f8:	469b      	mov	fp, r3
    27fa:	e6ca      	b.n	2592 <__aeabi_ddiv+0x262>
    27fc:	0015      	movs	r5, r2
    27fe:	e6e7      	b.n	25d0 <__aeabi_ddiv+0x2a0>
    2800:	465a      	mov	r2, fp
    2802:	08c9      	lsrs	r1, r1, #3
    2804:	0752      	lsls	r2, r2, #29
    2806:	430a      	orrs	r2, r1
    2808:	055b      	lsls	r3, r3, #21
    280a:	4690      	mov	r8, r2
    280c:	0d5c      	lsrs	r4, r3, #21
    280e:	465a      	mov	r2, fp
    2810:	2301      	movs	r3, #1
    2812:	9902      	ldr	r1, [sp, #8]
    2814:	0252      	lsls	r2, r2, #9
    2816:	4019      	ands	r1, r3
    2818:	0b12      	lsrs	r2, r2, #12
    281a:	468c      	mov	ip, r1
    281c:	e656      	b.n	24cc <__aeabi_ddiv+0x19c>
    281e:	2b00      	cmp	r3, #0
    2820:	d100      	bne.n	2824 <__aeabi_ddiv+0x4f4>
    2822:	e76f      	b.n	2704 <__aeabi_ddiv+0x3d4>
    2824:	4446      	add	r6, r8
    2826:	1e4a      	subs	r2, r1, #1
    2828:	45b0      	cmp	r8, r6
    282a:	d929      	bls.n	2880 <__aeabi_ddiv+0x550>
    282c:	0011      	movs	r1, r2
    282e:	4286      	cmp	r6, r0
    2830:	d000      	beq.n	2834 <__aeabi_ddiv+0x504>
    2832:	e765      	b.n	2700 <__aeabi_ddiv+0x3d0>
    2834:	9a03      	ldr	r2, [sp, #12]
    2836:	4293      	cmp	r3, r2
    2838:	d000      	beq.n	283c <__aeabi_ddiv+0x50c>
    283a:	e761      	b.n	2700 <__aeabi_ddiv+0x3d0>
    283c:	e762      	b.n	2704 <__aeabi_ddiv+0x3d4>
    283e:	2101      	movs	r1, #1
    2840:	4249      	negs	r1, r1
    2842:	2001      	movs	r0, #1
    2844:	1ac2      	subs	r2, r0, r3
    2846:	2a38      	cmp	r2, #56	; 0x38
    2848:	dd21      	ble.n	288e <__aeabi_ddiv+0x55e>
    284a:	9b02      	ldr	r3, [sp, #8]
    284c:	4003      	ands	r3, r0
    284e:	469c      	mov	ip, r3
    2850:	e638      	b.n	24c4 <__aeabi_ddiv+0x194>
    2852:	220f      	movs	r2, #15
    2854:	400a      	ands	r2, r1
    2856:	2a04      	cmp	r2, #4
    2858:	d100      	bne.n	285c <__aeabi_ddiv+0x52c>
    285a:	e75b      	b.n	2714 <__aeabi_ddiv+0x3e4>
    285c:	000a      	movs	r2, r1
    285e:	1d11      	adds	r1, r2, #4
    2860:	4291      	cmp	r1, r2
    2862:	4192      	sbcs	r2, r2
    2864:	4252      	negs	r2, r2
    2866:	4493      	add	fp, r2
    2868:	e754      	b.n	2714 <__aeabi_ddiv+0x3e4>
    286a:	4b47      	ldr	r3, [pc, #284]	; (2988 <__aeabi_ddiv+0x658>)
    286c:	18e3      	adds	r3, r4, r3
    286e:	2b00      	cmp	r3, #0
    2870:	dde5      	ble.n	283e <__aeabi_ddiv+0x50e>
    2872:	2201      	movs	r2, #1
    2874:	4252      	negs	r2, r2
    2876:	e7f2      	b.n	285e <__aeabi_ddiv+0x52e>
    2878:	001d      	movs	r5, r3
    287a:	e6fa      	b.n	2672 <__aeabi_ddiv+0x342>
    287c:	469a      	mov	sl, r3
    287e:	e71c      	b.n	26ba <__aeabi_ddiv+0x38a>
    2880:	42b0      	cmp	r0, r6
    2882:	d839      	bhi.n	28f8 <__aeabi_ddiv+0x5c8>
    2884:	d06e      	beq.n	2964 <__aeabi_ddiv+0x634>
    2886:	0011      	movs	r1, r2
    2888:	e73a      	b.n	2700 <__aeabi_ddiv+0x3d0>
    288a:	9302      	str	r3, [sp, #8]
    288c:	e73a      	b.n	2704 <__aeabi_ddiv+0x3d4>
    288e:	2a1f      	cmp	r2, #31
    2890:	dc3c      	bgt.n	290c <__aeabi_ddiv+0x5dc>
    2892:	2320      	movs	r3, #32
    2894:	1a9b      	subs	r3, r3, r2
    2896:	000c      	movs	r4, r1
    2898:	4658      	mov	r0, fp
    289a:	4099      	lsls	r1, r3
    289c:	4098      	lsls	r0, r3
    289e:	1e4b      	subs	r3, r1, #1
    28a0:	4199      	sbcs	r1, r3
    28a2:	465b      	mov	r3, fp
    28a4:	40d4      	lsrs	r4, r2
    28a6:	40d3      	lsrs	r3, r2
    28a8:	4320      	orrs	r0, r4
    28aa:	4308      	orrs	r0, r1
    28ac:	001a      	movs	r2, r3
    28ae:	0743      	lsls	r3, r0, #29
    28b0:	d009      	beq.n	28c6 <__aeabi_ddiv+0x596>
    28b2:	230f      	movs	r3, #15
    28b4:	4003      	ands	r3, r0
    28b6:	2b04      	cmp	r3, #4
    28b8:	d005      	beq.n	28c6 <__aeabi_ddiv+0x596>
    28ba:	0001      	movs	r1, r0
    28bc:	1d08      	adds	r0, r1, #4
    28be:	4288      	cmp	r0, r1
    28c0:	419b      	sbcs	r3, r3
    28c2:	425b      	negs	r3, r3
    28c4:	18d2      	adds	r2, r2, r3
    28c6:	0213      	lsls	r3, r2, #8
    28c8:	d53a      	bpl.n	2940 <__aeabi_ddiv+0x610>
    28ca:	2301      	movs	r3, #1
    28cc:	9a02      	ldr	r2, [sp, #8]
    28ce:	2401      	movs	r4, #1
    28d0:	401a      	ands	r2, r3
    28d2:	2300      	movs	r3, #0
    28d4:	4694      	mov	ip, r2
    28d6:	4698      	mov	r8, r3
    28d8:	2200      	movs	r2, #0
    28da:	e5f7      	b.n	24cc <__aeabi_ddiv+0x19c>
    28dc:	2102      	movs	r1, #2
    28de:	4249      	negs	r1, r1
    28e0:	468c      	mov	ip, r1
    28e2:	9d03      	ldr	r5, [sp, #12]
    28e4:	44e3      	add	fp, ip
    28e6:	46ac      	mov	ip, r5
    28e8:	44e2      	add	sl, ip
    28ea:	45aa      	cmp	sl, r5
    28ec:	41ad      	sbcs	r5, r5
    28ee:	426d      	negs	r5, r5
    28f0:	4445      	add	r5, r8
    28f2:	18ed      	adds	r5, r5, r3
    28f4:	1a2d      	subs	r5, r5, r0
    28f6:	e696      	b.n	2626 <__aeabi_ddiv+0x2f6>
    28f8:	1e8a      	subs	r2, r1, #2
    28fa:	9903      	ldr	r1, [sp, #12]
    28fc:	004d      	lsls	r5, r1, #1
    28fe:	428d      	cmp	r5, r1
    2900:	4189      	sbcs	r1, r1
    2902:	4249      	negs	r1, r1
    2904:	4441      	add	r1, r8
    2906:	1876      	adds	r6, r6, r1
    2908:	9503      	str	r5, [sp, #12]
    290a:	e78f      	b.n	282c <__aeabi_ddiv+0x4fc>
    290c:	201f      	movs	r0, #31
    290e:	4240      	negs	r0, r0
    2910:	1ac3      	subs	r3, r0, r3
    2912:	4658      	mov	r0, fp
    2914:	40d8      	lsrs	r0, r3
    2916:	0003      	movs	r3, r0
    2918:	2a20      	cmp	r2, #32
    291a:	d028      	beq.n	296e <__aeabi_ddiv+0x63e>
    291c:	2040      	movs	r0, #64	; 0x40
    291e:	465d      	mov	r5, fp
    2920:	1a82      	subs	r2, r0, r2
    2922:	4095      	lsls	r5, r2
    2924:	4329      	orrs	r1, r5
    2926:	1e4a      	subs	r2, r1, #1
    2928:	4191      	sbcs	r1, r2
    292a:	4319      	orrs	r1, r3
    292c:	2307      	movs	r3, #7
    292e:	2200      	movs	r2, #0
    2930:	400b      	ands	r3, r1
    2932:	d009      	beq.n	2948 <__aeabi_ddiv+0x618>
    2934:	230f      	movs	r3, #15
    2936:	2200      	movs	r2, #0
    2938:	400b      	ands	r3, r1
    293a:	0008      	movs	r0, r1
    293c:	2b04      	cmp	r3, #4
    293e:	d1bd      	bne.n	28bc <__aeabi_ddiv+0x58c>
    2940:	0001      	movs	r1, r0
    2942:	0753      	lsls	r3, r2, #29
    2944:	0252      	lsls	r2, r2, #9
    2946:	0b12      	lsrs	r2, r2, #12
    2948:	08c9      	lsrs	r1, r1, #3
    294a:	4319      	orrs	r1, r3
    294c:	2301      	movs	r3, #1
    294e:	4688      	mov	r8, r1
    2950:	9902      	ldr	r1, [sp, #8]
    2952:	2400      	movs	r4, #0
    2954:	4019      	ands	r1, r3
    2956:	468c      	mov	ip, r1
    2958:	e5b8      	b.n	24cc <__aeabi_ddiv+0x19c>
    295a:	4552      	cmp	r2, sl
    295c:	d8be      	bhi.n	28dc <__aeabi_ddiv+0x5ac>
    295e:	468b      	mov	fp, r1
    2960:	2500      	movs	r5, #0
    2962:	e660      	b.n	2626 <__aeabi_ddiv+0x2f6>
    2964:	9d03      	ldr	r5, [sp, #12]
    2966:	429d      	cmp	r5, r3
    2968:	d3c6      	bcc.n	28f8 <__aeabi_ddiv+0x5c8>
    296a:	0011      	movs	r1, r2
    296c:	e762      	b.n	2834 <__aeabi_ddiv+0x504>
    296e:	2500      	movs	r5, #0
    2970:	e7d8      	b.n	2924 <__aeabi_ddiv+0x5f4>
    2972:	2280      	movs	r2, #128	; 0x80
    2974:	465b      	mov	r3, fp
    2976:	0312      	lsls	r2, r2, #12
    2978:	431a      	orrs	r2, r3
    297a:	9b01      	ldr	r3, [sp, #4]
    297c:	0312      	lsls	r2, r2, #12
    297e:	0b12      	lsrs	r2, r2, #12
    2980:	469c      	mov	ip, r3
    2982:	4688      	mov	r8, r1
    2984:	4c03      	ldr	r4, [pc, #12]	; (2994 <__aeabi_ddiv+0x664>)
    2986:	e5a1      	b.n	24cc <__aeabi_ddiv+0x19c>
    2988:	000003ff 	.word	0x000003ff
    298c:	feffffff 	.word	0xfeffffff
    2990:	000007fe 	.word	0x000007fe
    2994:	000007ff 	.word	0x000007ff

00002998 <__aeabi_dmul>:
    2998:	b5f0      	push	{r4, r5, r6, r7, lr}
    299a:	4657      	mov	r7, sl
    299c:	4645      	mov	r5, r8
    299e:	46de      	mov	lr, fp
    29a0:	464e      	mov	r6, r9
    29a2:	b5e0      	push	{r5, r6, r7, lr}
    29a4:	030c      	lsls	r4, r1, #12
    29a6:	4698      	mov	r8, r3
    29a8:	004e      	lsls	r6, r1, #1
    29aa:	0b23      	lsrs	r3, r4, #12
    29ac:	b087      	sub	sp, #28
    29ae:	0007      	movs	r7, r0
    29b0:	4692      	mov	sl, r2
    29b2:	469b      	mov	fp, r3
    29b4:	0d76      	lsrs	r6, r6, #21
    29b6:	0fcd      	lsrs	r5, r1, #31
    29b8:	2e00      	cmp	r6, #0
    29ba:	d06b      	beq.n	2a94 <__aeabi_dmul+0xfc>
    29bc:	4b6d      	ldr	r3, [pc, #436]	; (2b74 <__aeabi_dmul+0x1dc>)
    29be:	429e      	cmp	r6, r3
    29c0:	d035      	beq.n	2a2e <__aeabi_dmul+0x96>
    29c2:	2480      	movs	r4, #128	; 0x80
    29c4:	465b      	mov	r3, fp
    29c6:	0f42      	lsrs	r2, r0, #29
    29c8:	0424      	lsls	r4, r4, #16
    29ca:	00db      	lsls	r3, r3, #3
    29cc:	4314      	orrs	r4, r2
    29ce:	431c      	orrs	r4, r3
    29d0:	00c3      	lsls	r3, r0, #3
    29d2:	4699      	mov	r9, r3
    29d4:	4b68      	ldr	r3, [pc, #416]	; (2b78 <__aeabi_dmul+0x1e0>)
    29d6:	46a3      	mov	fp, r4
    29d8:	469c      	mov	ip, r3
    29da:	2300      	movs	r3, #0
    29dc:	2700      	movs	r7, #0
    29de:	4466      	add	r6, ip
    29e0:	9302      	str	r3, [sp, #8]
    29e2:	4643      	mov	r3, r8
    29e4:	031c      	lsls	r4, r3, #12
    29e6:	005a      	lsls	r2, r3, #1
    29e8:	0fdb      	lsrs	r3, r3, #31
    29ea:	4650      	mov	r0, sl
    29ec:	0b24      	lsrs	r4, r4, #12
    29ee:	0d52      	lsrs	r2, r2, #21
    29f0:	4698      	mov	r8, r3
    29f2:	d100      	bne.n	29f6 <__aeabi_dmul+0x5e>
    29f4:	e076      	b.n	2ae4 <__aeabi_dmul+0x14c>
    29f6:	4b5f      	ldr	r3, [pc, #380]	; (2b74 <__aeabi_dmul+0x1dc>)
    29f8:	429a      	cmp	r2, r3
    29fa:	d06d      	beq.n	2ad8 <__aeabi_dmul+0x140>
    29fc:	2380      	movs	r3, #128	; 0x80
    29fe:	0f41      	lsrs	r1, r0, #29
    2a00:	041b      	lsls	r3, r3, #16
    2a02:	430b      	orrs	r3, r1
    2a04:	495c      	ldr	r1, [pc, #368]	; (2b78 <__aeabi_dmul+0x1e0>)
    2a06:	00e4      	lsls	r4, r4, #3
    2a08:	468c      	mov	ip, r1
    2a0a:	431c      	orrs	r4, r3
    2a0c:	00c3      	lsls	r3, r0, #3
    2a0e:	2000      	movs	r0, #0
    2a10:	4462      	add	r2, ip
    2a12:	4641      	mov	r1, r8
    2a14:	18b6      	adds	r6, r6, r2
    2a16:	4069      	eors	r1, r5
    2a18:	1c72      	adds	r2, r6, #1
    2a1a:	9101      	str	r1, [sp, #4]
    2a1c:	4694      	mov	ip, r2
    2a1e:	4307      	orrs	r7, r0
    2a20:	2f0f      	cmp	r7, #15
    2a22:	d900      	bls.n	2a26 <__aeabi_dmul+0x8e>
    2a24:	e0b0      	b.n	2b88 <__aeabi_dmul+0x1f0>
    2a26:	4a55      	ldr	r2, [pc, #340]	; (2b7c <__aeabi_dmul+0x1e4>)
    2a28:	00bf      	lsls	r7, r7, #2
    2a2a:	59d2      	ldr	r2, [r2, r7]
    2a2c:	4697      	mov	pc, r2
    2a2e:	465b      	mov	r3, fp
    2a30:	4303      	orrs	r3, r0
    2a32:	4699      	mov	r9, r3
    2a34:	d000      	beq.n	2a38 <__aeabi_dmul+0xa0>
    2a36:	e087      	b.n	2b48 <__aeabi_dmul+0x1b0>
    2a38:	2300      	movs	r3, #0
    2a3a:	469b      	mov	fp, r3
    2a3c:	3302      	adds	r3, #2
    2a3e:	2708      	movs	r7, #8
    2a40:	9302      	str	r3, [sp, #8]
    2a42:	e7ce      	b.n	29e2 <__aeabi_dmul+0x4a>
    2a44:	4642      	mov	r2, r8
    2a46:	9201      	str	r2, [sp, #4]
    2a48:	2802      	cmp	r0, #2
    2a4a:	d067      	beq.n	2b1c <__aeabi_dmul+0x184>
    2a4c:	2803      	cmp	r0, #3
    2a4e:	d100      	bne.n	2a52 <__aeabi_dmul+0xba>
    2a50:	e20e      	b.n	2e70 <__aeabi_dmul+0x4d8>
    2a52:	2801      	cmp	r0, #1
    2a54:	d000      	beq.n	2a58 <__aeabi_dmul+0xc0>
    2a56:	e162      	b.n	2d1e <__aeabi_dmul+0x386>
    2a58:	2300      	movs	r3, #0
    2a5a:	2400      	movs	r4, #0
    2a5c:	2200      	movs	r2, #0
    2a5e:	4699      	mov	r9, r3
    2a60:	9901      	ldr	r1, [sp, #4]
    2a62:	4001      	ands	r1, r0
    2a64:	b2cd      	uxtb	r5, r1
    2a66:	2100      	movs	r1, #0
    2a68:	0312      	lsls	r2, r2, #12
    2a6a:	0d0b      	lsrs	r3, r1, #20
    2a6c:	0b12      	lsrs	r2, r2, #12
    2a6e:	051b      	lsls	r3, r3, #20
    2a70:	4313      	orrs	r3, r2
    2a72:	4a43      	ldr	r2, [pc, #268]	; (2b80 <__aeabi_dmul+0x1e8>)
    2a74:	0524      	lsls	r4, r4, #20
    2a76:	4013      	ands	r3, r2
    2a78:	431c      	orrs	r4, r3
    2a7a:	0064      	lsls	r4, r4, #1
    2a7c:	07ed      	lsls	r5, r5, #31
    2a7e:	0864      	lsrs	r4, r4, #1
    2a80:	432c      	orrs	r4, r5
    2a82:	4648      	mov	r0, r9
    2a84:	0021      	movs	r1, r4
    2a86:	b007      	add	sp, #28
    2a88:	bc3c      	pop	{r2, r3, r4, r5}
    2a8a:	4690      	mov	r8, r2
    2a8c:	4699      	mov	r9, r3
    2a8e:	46a2      	mov	sl, r4
    2a90:	46ab      	mov	fp, r5
    2a92:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2a94:	4303      	orrs	r3, r0
    2a96:	4699      	mov	r9, r3
    2a98:	d04f      	beq.n	2b3a <__aeabi_dmul+0x1a2>
    2a9a:	465b      	mov	r3, fp
    2a9c:	2b00      	cmp	r3, #0
    2a9e:	d100      	bne.n	2aa2 <__aeabi_dmul+0x10a>
    2aa0:	e189      	b.n	2db6 <__aeabi_dmul+0x41e>
    2aa2:	4658      	mov	r0, fp
    2aa4:	f000 fdb8 	bl	3618 <__clzsi2>
    2aa8:	0003      	movs	r3, r0
    2aaa:	3b0b      	subs	r3, #11
    2aac:	2b1c      	cmp	r3, #28
    2aae:	dd00      	ble.n	2ab2 <__aeabi_dmul+0x11a>
    2ab0:	e17a      	b.n	2da8 <__aeabi_dmul+0x410>
    2ab2:	221d      	movs	r2, #29
    2ab4:	1ad3      	subs	r3, r2, r3
    2ab6:	003a      	movs	r2, r7
    2ab8:	0001      	movs	r1, r0
    2aba:	465c      	mov	r4, fp
    2abc:	40da      	lsrs	r2, r3
    2abe:	3908      	subs	r1, #8
    2ac0:	408c      	lsls	r4, r1
    2ac2:	0013      	movs	r3, r2
    2ac4:	408f      	lsls	r7, r1
    2ac6:	4323      	orrs	r3, r4
    2ac8:	469b      	mov	fp, r3
    2aca:	46b9      	mov	r9, r7
    2acc:	2300      	movs	r3, #0
    2ace:	4e2d      	ldr	r6, [pc, #180]	; (2b84 <__aeabi_dmul+0x1ec>)
    2ad0:	2700      	movs	r7, #0
    2ad2:	1a36      	subs	r6, r6, r0
    2ad4:	9302      	str	r3, [sp, #8]
    2ad6:	e784      	b.n	29e2 <__aeabi_dmul+0x4a>
    2ad8:	4653      	mov	r3, sl
    2ada:	4323      	orrs	r3, r4
    2adc:	d12a      	bne.n	2b34 <__aeabi_dmul+0x19c>
    2ade:	2400      	movs	r4, #0
    2ae0:	2002      	movs	r0, #2
    2ae2:	e796      	b.n	2a12 <__aeabi_dmul+0x7a>
    2ae4:	4653      	mov	r3, sl
    2ae6:	4323      	orrs	r3, r4
    2ae8:	d020      	beq.n	2b2c <__aeabi_dmul+0x194>
    2aea:	2c00      	cmp	r4, #0
    2aec:	d100      	bne.n	2af0 <__aeabi_dmul+0x158>
    2aee:	e157      	b.n	2da0 <__aeabi_dmul+0x408>
    2af0:	0020      	movs	r0, r4
    2af2:	f000 fd91 	bl	3618 <__clzsi2>
    2af6:	0003      	movs	r3, r0
    2af8:	3b0b      	subs	r3, #11
    2afa:	2b1c      	cmp	r3, #28
    2afc:	dd00      	ble.n	2b00 <__aeabi_dmul+0x168>
    2afe:	e149      	b.n	2d94 <__aeabi_dmul+0x3fc>
    2b00:	211d      	movs	r1, #29
    2b02:	1acb      	subs	r3, r1, r3
    2b04:	4651      	mov	r1, sl
    2b06:	0002      	movs	r2, r0
    2b08:	40d9      	lsrs	r1, r3
    2b0a:	4653      	mov	r3, sl
    2b0c:	3a08      	subs	r2, #8
    2b0e:	4094      	lsls	r4, r2
    2b10:	4093      	lsls	r3, r2
    2b12:	430c      	orrs	r4, r1
    2b14:	4a1b      	ldr	r2, [pc, #108]	; (2b84 <__aeabi_dmul+0x1ec>)
    2b16:	1a12      	subs	r2, r2, r0
    2b18:	2000      	movs	r0, #0
    2b1a:	e77a      	b.n	2a12 <__aeabi_dmul+0x7a>
    2b1c:	2501      	movs	r5, #1
    2b1e:	9b01      	ldr	r3, [sp, #4]
    2b20:	4c14      	ldr	r4, [pc, #80]	; (2b74 <__aeabi_dmul+0x1dc>)
    2b22:	401d      	ands	r5, r3
    2b24:	2300      	movs	r3, #0
    2b26:	2200      	movs	r2, #0
    2b28:	4699      	mov	r9, r3
    2b2a:	e79c      	b.n	2a66 <__aeabi_dmul+0xce>
    2b2c:	2400      	movs	r4, #0
    2b2e:	2200      	movs	r2, #0
    2b30:	2001      	movs	r0, #1
    2b32:	e76e      	b.n	2a12 <__aeabi_dmul+0x7a>
    2b34:	4653      	mov	r3, sl
    2b36:	2003      	movs	r0, #3
    2b38:	e76b      	b.n	2a12 <__aeabi_dmul+0x7a>
    2b3a:	2300      	movs	r3, #0
    2b3c:	469b      	mov	fp, r3
    2b3e:	3301      	adds	r3, #1
    2b40:	2704      	movs	r7, #4
    2b42:	2600      	movs	r6, #0
    2b44:	9302      	str	r3, [sp, #8]
    2b46:	e74c      	b.n	29e2 <__aeabi_dmul+0x4a>
    2b48:	2303      	movs	r3, #3
    2b4a:	4681      	mov	r9, r0
    2b4c:	270c      	movs	r7, #12
    2b4e:	9302      	str	r3, [sp, #8]
    2b50:	e747      	b.n	29e2 <__aeabi_dmul+0x4a>
    2b52:	2280      	movs	r2, #128	; 0x80
    2b54:	2300      	movs	r3, #0
    2b56:	2500      	movs	r5, #0
    2b58:	0312      	lsls	r2, r2, #12
    2b5a:	4699      	mov	r9, r3
    2b5c:	4c05      	ldr	r4, [pc, #20]	; (2b74 <__aeabi_dmul+0x1dc>)
    2b5e:	e782      	b.n	2a66 <__aeabi_dmul+0xce>
    2b60:	465c      	mov	r4, fp
    2b62:	464b      	mov	r3, r9
    2b64:	9802      	ldr	r0, [sp, #8]
    2b66:	e76f      	b.n	2a48 <__aeabi_dmul+0xb0>
    2b68:	465c      	mov	r4, fp
    2b6a:	464b      	mov	r3, r9
    2b6c:	9501      	str	r5, [sp, #4]
    2b6e:	9802      	ldr	r0, [sp, #8]
    2b70:	e76a      	b.n	2a48 <__aeabi_dmul+0xb0>
    2b72:	46c0      	nop			; (mov r8, r8)
    2b74:	000007ff 	.word	0x000007ff
    2b78:	fffffc01 	.word	0xfffffc01
    2b7c:	00003acc 	.word	0x00003acc
    2b80:	800fffff 	.word	0x800fffff
    2b84:	fffffc0d 	.word	0xfffffc0d
    2b88:	464a      	mov	r2, r9
    2b8a:	4649      	mov	r1, r9
    2b8c:	0c17      	lsrs	r7, r2, #16
    2b8e:	0c1a      	lsrs	r2, r3, #16
    2b90:	041b      	lsls	r3, r3, #16
    2b92:	0c1b      	lsrs	r3, r3, #16
    2b94:	0408      	lsls	r0, r1, #16
    2b96:	0019      	movs	r1, r3
    2b98:	0c00      	lsrs	r0, r0, #16
    2b9a:	4341      	muls	r1, r0
    2b9c:	0015      	movs	r5, r2
    2b9e:	4688      	mov	r8, r1
    2ba0:	0019      	movs	r1, r3
    2ba2:	437d      	muls	r5, r7
    2ba4:	4379      	muls	r1, r7
    2ba6:	9503      	str	r5, [sp, #12]
    2ba8:	4689      	mov	r9, r1
    2baa:	0029      	movs	r1, r5
    2bac:	0015      	movs	r5, r2
    2bae:	4345      	muls	r5, r0
    2bb0:	444d      	add	r5, r9
    2bb2:	9502      	str	r5, [sp, #8]
    2bb4:	4645      	mov	r5, r8
    2bb6:	0c2d      	lsrs	r5, r5, #16
    2bb8:	46aa      	mov	sl, r5
    2bba:	9d02      	ldr	r5, [sp, #8]
    2bbc:	4455      	add	r5, sl
    2bbe:	45a9      	cmp	r9, r5
    2bc0:	d906      	bls.n	2bd0 <__aeabi_dmul+0x238>
    2bc2:	468a      	mov	sl, r1
    2bc4:	2180      	movs	r1, #128	; 0x80
    2bc6:	0249      	lsls	r1, r1, #9
    2bc8:	4689      	mov	r9, r1
    2bca:	44ca      	add	sl, r9
    2bcc:	4651      	mov	r1, sl
    2bce:	9103      	str	r1, [sp, #12]
    2bd0:	0c29      	lsrs	r1, r5, #16
    2bd2:	9104      	str	r1, [sp, #16]
    2bd4:	4641      	mov	r1, r8
    2bd6:	0409      	lsls	r1, r1, #16
    2bd8:	042d      	lsls	r5, r5, #16
    2bda:	0c09      	lsrs	r1, r1, #16
    2bdc:	4688      	mov	r8, r1
    2bde:	0029      	movs	r1, r5
    2be0:	0c25      	lsrs	r5, r4, #16
    2be2:	0424      	lsls	r4, r4, #16
    2be4:	4441      	add	r1, r8
    2be6:	0c24      	lsrs	r4, r4, #16
    2be8:	9105      	str	r1, [sp, #20]
    2bea:	0021      	movs	r1, r4
    2bec:	4341      	muls	r1, r0
    2bee:	4688      	mov	r8, r1
    2bf0:	0021      	movs	r1, r4
    2bf2:	4379      	muls	r1, r7
    2bf4:	468a      	mov	sl, r1
    2bf6:	4368      	muls	r0, r5
    2bf8:	4641      	mov	r1, r8
    2bfa:	4450      	add	r0, sl
    2bfc:	4681      	mov	r9, r0
    2bfe:	0c08      	lsrs	r0, r1, #16
    2c00:	4448      	add	r0, r9
    2c02:	436f      	muls	r7, r5
    2c04:	4582      	cmp	sl, r0
    2c06:	d903      	bls.n	2c10 <__aeabi_dmul+0x278>
    2c08:	2180      	movs	r1, #128	; 0x80
    2c0a:	0249      	lsls	r1, r1, #9
    2c0c:	4689      	mov	r9, r1
    2c0e:	444f      	add	r7, r9
    2c10:	0c01      	lsrs	r1, r0, #16
    2c12:	4689      	mov	r9, r1
    2c14:	0039      	movs	r1, r7
    2c16:	4449      	add	r1, r9
    2c18:	9102      	str	r1, [sp, #8]
    2c1a:	4641      	mov	r1, r8
    2c1c:	040f      	lsls	r7, r1, #16
    2c1e:	9904      	ldr	r1, [sp, #16]
    2c20:	0c3f      	lsrs	r7, r7, #16
    2c22:	4688      	mov	r8, r1
    2c24:	0400      	lsls	r0, r0, #16
    2c26:	19c0      	adds	r0, r0, r7
    2c28:	4480      	add	r8, r0
    2c2a:	4641      	mov	r1, r8
    2c2c:	9104      	str	r1, [sp, #16]
    2c2e:	4659      	mov	r1, fp
    2c30:	0c0f      	lsrs	r7, r1, #16
    2c32:	0409      	lsls	r1, r1, #16
    2c34:	0c09      	lsrs	r1, r1, #16
    2c36:	4688      	mov	r8, r1
    2c38:	4359      	muls	r1, r3
    2c3a:	468a      	mov	sl, r1
    2c3c:	0039      	movs	r1, r7
    2c3e:	4351      	muls	r1, r2
    2c40:	4689      	mov	r9, r1
    2c42:	4641      	mov	r1, r8
    2c44:	434a      	muls	r2, r1
    2c46:	4651      	mov	r1, sl
    2c48:	0c09      	lsrs	r1, r1, #16
    2c4a:	468b      	mov	fp, r1
    2c4c:	437b      	muls	r3, r7
    2c4e:	18d2      	adds	r2, r2, r3
    2c50:	445a      	add	r2, fp
    2c52:	4293      	cmp	r3, r2
    2c54:	d903      	bls.n	2c5e <__aeabi_dmul+0x2c6>
    2c56:	2380      	movs	r3, #128	; 0x80
    2c58:	025b      	lsls	r3, r3, #9
    2c5a:	469b      	mov	fp, r3
    2c5c:	44d9      	add	r9, fp
    2c5e:	4651      	mov	r1, sl
    2c60:	0409      	lsls	r1, r1, #16
    2c62:	0c09      	lsrs	r1, r1, #16
    2c64:	468a      	mov	sl, r1
    2c66:	4641      	mov	r1, r8
    2c68:	4361      	muls	r1, r4
    2c6a:	437c      	muls	r4, r7
    2c6c:	0c13      	lsrs	r3, r2, #16
    2c6e:	0412      	lsls	r2, r2, #16
    2c70:	444b      	add	r3, r9
    2c72:	4452      	add	r2, sl
    2c74:	46a1      	mov	r9, r4
    2c76:	468a      	mov	sl, r1
    2c78:	003c      	movs	r4, r7
    2c7a:	4641      	mov	r1, r8
    2c7c:	436c      	muls	r4, r5
    2c7e:	434d      	muls	r5, r1
    2c80:	4651      	mov	r1, sl
    2c82:	444d      	add	r5, r9
    2c84:	0c0f      	lsrs	r7, r1, #16
    2c86:	197d      	adds	r5, r7, r5
    2c88:	45a9      	cmp	r9, r5
    2c8a:	d903      	bls.n	2c94 <__aeabi_dmul+0x2fc>
    2c8c:	2180      	movs	r1, #128	; 0x80
    2c8e:	0249      	lsls	r1, r1, #9
    2c90:	4688      	mov	r8, r1
    2c92:	4444      	add	r4, r8
    2c94:	9f04      	ldr	r7, [sp, #16]
    2c96:	9903      	ldr	r1, [sp, #12]
    2c98:	46b8      	mov	r8, r7
    2c9a:	4441      	add	r1, r8
    2c9c:	468b      	mov	fp, r1
    2c9e:	4583      	cmp	fp, r0
    2ca0:	4180      	sbcs	r0, r0
    2ca2:	4241      	negs	r1, r0
    2ca4:	4688      	mov	r8, r1
    2ca6:	4651      	mov	r1, sl
    2ca8:	0408      	lsls	r0, r1, #16
    2caa:	042f      	lsls	r7, r5, #16
    2cac:	0c00      	lsrs	r0, r0, #16
    2cae:	183f      	adds	r7, r7, r0
    2cb0:	4658      	mov	r0, fp
    2cb2:	9902      	ldr	r1, [sp, #8]
    2cb4:	1810      	adds	r0, r2, r0
    2cb6:	4689      	mov	r9, r1
    2cb8:	4290      	cmp	r0, r2
    2cba:	4192      	sbcs	r2, r2
    2cbc:	444f      	add	r7, r9
    2cbe:	46ba      	mov	sl, r7
    2cc0:	4252      	negs	r2, r2
    2cc2:	4699      	mov	r9, r3
    2cc4:	4693      	mov	fp, r2
    2cc6:	44c2      	add	sl, r8
    2cc8:	44d1      	add	r9, sl
    2cca:	44cb      	add	fp, r9
    2ccc:	428f      	cmp	r7, r1
    2cce:	41bf      	sbcs	r7, r7
    2cd0:	45c2      	cmp	sl, r8
    2cd2:	4189      	sbcs	r1, r1
    2cd4:	4599      	cmp	r9, r3
    2cd6:	419b      	sbcs	r3, r3
    2cd8:	4593      	cmp	fp, r2
    2cda:	4192      	sbcs	r2, r2
    2cdc:	427f      	negs	r7, r7
    2cde:	4249      	negs	r1, r1
    2ce0:	0c2d      	lsrs	r5, r5, #16
    2ce2:	4252      	negs	r2, r2
    2ce4:	430f      	orrs	r7, r1
    2ce6:	425b      	negs	r3, r3
    2ce8:	4313      	orrs	r3, r2
    2cea:	197f      	adds	r7, r7, r5
    2cec:	18ff      	adds	r7, r7, r3
    2cee:	465b      	mov	r3, fp
    2cf0:	193c      	adds	r4, r7, r4
    2cf2:	0ddb      	lsrs	r3, r3, #23
    2cf4:	9a05      	ldr	r2, [sp, #20]
    2cf6:	0264      	lsls	r4, r4, #9
    2cf8:	431c      	orrs	r4, r3
    2cfa:	0243      	lsls	r3, r0, #9
    2cfc:	4313      	orrs	r3, r2
    2cfe:	1e5d      	subs	r5, r3, #1
    2d00:	41ab      	sbcs	r3, r5
    2d02:	465a      	mov	r2, fp
    2d04:	0dc0      	lsrs	r0, r0, #23
    2d06:	4303      	orrs	r3, r0
    2d08:	0252      	lsls	r2, r2, #9
    2d0a:	4313      	orrs	r3, r2
    2d0c:	01e2      	lsls	r2, r4, #7
    2d0e:	d556      	bpl.n	2dbe <__aeabi_dmul+0x426>
    2d10:	2001      	movs	r0, #1
    2d12:	085a      	lsrs	r2, r3, #1
    2d14:	4003      	ands	r3, r0
    2d16:	4313      	orrs	r3, r2
    2d18:	07e2      	lsls	r2, r4, #31
    2d1a:	4313      	orrs	r3, r2
    2d1c:	0864      	lsrs	r4, r4, #1
    2d1e:	485a      	ldr	r0, [pc, #360]	; (2e88 <__aeabi_dmul+0x4f0>)
    2d20:	4460      	add	r0, ip
    2d22:	2800      	cmp	r0, #0
    2d24:	dd4d      	ble.n	2dc2 <__aeabi_dmul+0x42a>
    2d26:	075a      	lsls	r2, r3, #29
    2d28:	d009      	beq.n	2d3e <__aeabi_dmul+0x3a6>
    2d2a:	220f      	movs	r2, #15
    2d2c:	401a      	ands	r2, r3
    2d2e:	2a04      	cmp	r2, #4
    2d30:	d005      	beq.n	2d3e <__aeabi_dmul+0x3a6>
    2d32:	1d1a      	adds	r2, r3, #4
    2d34:	429a      	cmp	r2, r3
    2d36:	419b      	sbcs	r3, r3
    2d38:	425b      	negs	r3, r3
    2d3a:	18e4      	adds	r4, r4, r3
    2d3c:	0013      	movs	r3, r2
    2d3e:	01e2      	lsls	r2, r4, #7
    2d40:	d504      	bpl.n	2d4c <__aeabi_dmul+0x3b4>
    2d42:	2080      	movs	r0, #128	; 0x80
    2d44:	4a51      	ldr	r2, [pc, #324]	; (2e8c <__aeabi_dmul+0x4f4>)
    2d46:	00c0      	lsls	r0, r0, #3
    2d48:	4014      	ands	r4, r2
    2d4a:	4460      	add	r0, ip
    2d4c:	4a50      	ldr	r2, [pc, #320]	; (2e90 <__aeabi_dmul+0x4f8>)
    2d4e:	4290      	cmp	r0, r2
    2d50:	dd00      	ble.n	2d54 <__aeabi_dmul+0x3bc>
    2d52:	e6e3      	b.n	2b1c <__aeabi_dmul+0x184>
    2d54:	2501      	movs	r5, #1
    2d56:	08db      	lsrs	r3, r3, #3
    2d58:	0762      	lsls	r2, r4, #29
    2d5a:	431a      	orrs	r2, r3
    2d5c:	0264      	lsls	r4, r4, #9
    2d5e:	9b01      	ldr	r3, [sp, #4]
    2d60:	4691      	mov	r9, r2
    2d62:	0b22      	lsrs	r2, r4, #12
    2d64:	0544      	lsls	r4, r0, #21
    2d66:	0d64      	lsrs	r4, r4, #21
    2d68:	401d      	ands	r5, r3
    2d6a:	e67c      	b.n	2a66 <__aeabi_dmul+0xce>
    2d6c:	2280      	movs	r2, #128	; 0x80
    2d6e:	4659      	mov	r1, fp
    2d70:	0312      	lsls	r2, r2, #12
    2d72:	4211      	tst	r1, r2
    2d74:	d008      	beq.n	2d88 <__aeabi_dmul+0x3f0>
    2d76:	4214      	tst	r4, r2
    2d78:	d106      	bne.n	2d88 <__aeabi_dmul+0x3f0>
    2d7a:	4322      	orrs	r2, r4
    2d7c:	0312      	lsls	r2, r2, #12
    2d7e:	0b12      	lsrs	r2, r2, #12
    2d80:	4645      	mov	r5, r8
    2d82:	4699      	mov	r9, r3
    2d84:	4c43      	ldr	r4, [pc, #268]	; (2e94 <__aeabi_dmul+0x4fc>)
    2d86:	e66e      	b.n	2a66 <__aeabi_dmul+0xce>
    2d88:	465b      	mov	r3, fp
    2d8a:	431a      	orrs	r2, r3
    2d8c:	0312      	lsls	r2, r2, #12
    2d8e:	0b12      	lsrs	r2, r2, #12
    2d90:	4c40      	ldr	r4, [pc, #256]	; (2e94 <__aeabi_dmul+0x4fc>)
    2d92:	e668      	b.n	2a66 <__aeabi_dmul+0xce>
    2d94:	0003      	movs	r3, r0
    2d96:	4654      	mov	r4, sl
    2d98:	3b28      	subs	r3, #40	; 0x28
    2d9a:	409c      	lsls	r4, r3
    2d9c:	2300      	movs	r3, #0
    2d9e:	e6b9      	b.n	2b14 <__aeabi_dmul+0x17c>
    2da0:	f000 fc3a 	bl	3618 <__clzsi2>
    2da4:	3020      	adds	r0, #32
    2da6:	e6a6      	b.n	2af6 <__aeabi_dmul+0x15e>
    2da8:	0003      	movs	r3, r0
    2daa:	3b28      	subs	r3, #40	; 0x28
    2dac:	409f      	lsls	r7, r3
    2dae:	2300      	movs	r3, #0
    2db0:	46bb      	mov	fp, r7
    2db2:	4699      	mov	r9, r3
    2db4:	e68a      	b.n	2acc <__aeabi_dmul+0x134>
    2db6:	f000 fc2f 	bl	3618 <__clzsi2>
    2dba:	3020      	adds	r0, #32
    2dbc:	e674      	b.n	2aa8 <__aeabi_dmul+0x110>
    2dbe:	46b4      	mov	ip, r6
    2dc0:	e7ad      	b.n	2d1e <__aeabi_dmul+0x386>
    2dc2:	2501      	movs	r5, #1
    2dc4:	1a2a      	subs	r2, r5, r0
    2dc6:	2a38      	cmp	r2, #56	; 0x38
    2dc8:	dd06      	ble.n	2dd8 <__aeabi_dmul+0x440>
    2dca:	9b01      	ldr	r3, [sp, #4]
    2dcc:	2400      	movs	r4, #0
    2dce:	401d      	ands	r5, r3
    2dd0:	2300      	movs	r3, #0
    2dd2:	2200      	movs	r2, #0
    2dd4:	4699      	mov	r9, r3
    2dd6:	e646      	b.n	2a66 <__aeabi_dmul+0xce>
    2dd8:	2a1f      	cmp	r2, #31
    2dda:	dc21      	bgt.n	2e20 <__aeabi_dmul+0x488>
    2ddc:	2520      	movs	r5, #32
    2dde:	0020      	movs	r0, r4
    2de0:	1aad      	subs	r5, r5, r2
    2de2:	001e      	movs	r6, r3
    2de4:	40ab      	lsls	r3, r5
    2de6:	40a8      	lsls	r0, r5
    2de8:	40d6      	lsrs	r6, r2
    2dea:	1e5d      	subs	r5, r3, #1
    2dec:	41ab      	sbcs	r3, r5
    2dee:	4330      	orrs	r0, r6
    2df0:	4318      	orrs	r0, r3
    2df2:	40d4      	lsrs	r4, r2
    2df4:	0743      	lsls	r3, r0, #29
    2df6:	d009      	beq.n	2e0c <__aeabi_dmul+0x474>
    2df8:	230f      	movs	r3, #15
    2dfa:	4003      	ands	r3, r0
    2dfc:	2b04      	cmp	r3, #4
    2dfe:	d005      	beq.n	2e0c <__aeabi_dmul+0x474>
    2e00:	0003      	movs	r3, r0
    2e02:	1d18      	adds	r0, r3, #4
    2e04:	4298      	cmp	r0, r3
    2e06:	419b      	sbcs	r3, r3
    2e08:	425b      	negs	r3, r3
    2e0a:	18e4      	adds	r4, r4, r3
    2e0c:	0223      	lsls	r3, r4, #8
    2e0e:	d521      	bpl.n	2e54 <__aeabi_dmul+0x4bc>
    2e10:	2501      	movs	r5, #1
    2e12:	9b01      	ldr	r3, [sp, #4]
    2e14:	2401      	movs	r4, #1
    2e16:	401d      	ands	r5, r3
    2e18:	2300      	movs	r3, #0
    2e1a:	2200      	movs	r2, #0
    2e1c:	4699      	mov	r9, r3
    2e1e:	e622      	b.n	2a66 <__aeabi_dmul+0xce>
    2e20:	251f      	movs	r5, #31
    2e22:	0021      	movs	r1, r4
    2e24:	426d      	negs	r5, r5
    2e26:	1a28      	subs	r0, r5, r0
    2e28:	40c1      	lsrs	r1, r0
    2e2a:	0008      	movs	r0, r1
    2e2c:	2a20      	cmp	r2, #32
    2e2e:	d01d      	beq.n	2e6c <__aeabi_dmul+0x4d4>
    2e30:	355f      	adds	r5, #95	; 0x5f
    2e32:	1aaa      	subs	r2, r5, r2
    2e34:	4094      	lsls	r4, r2
    2e36:	4323      	orrs	r3, r4
    2e38:	1e5c      	subs	r4, r3, #1
    2e3a:	41a3      	sbcs	r3, r4
    2e3c:	2507      	movs	r5, #7
    2e3e:	4303      	orrs	r3, r0
    2e40:	401d      	ands	r5, r3
    2e42:	2200      	movs	r2, #0
    2e44:	2d00      	cmp	r5, #0
    2e46:	d009      	beq.n	2e5c <__aeabi_dmul+0x4c4>
    2e48:	220f      	movs	r2, #15
    2e4a:	2400      	movs	r4, #0
    2e4c:	401a      	ands	r2, r3
    2e4e:	0018      	movs	r0, r3
    2e50:	2a04      	cmp	r2, #4
    2e52:	d1d6      	bne.n	2e02 <__aeabi_dmul+0x46a>
    2e54:	0003      	movs	r3, r0
    2e56:	0765      	lsls	r5, r4, #29
    2e58:	0264      	lsls	r4, r4, #9
    2e5a:	0b22      	lsrs	r2, r4, #12
    2e5c:	08db      	lsrs	r3, r3, #3
    2e5e:	432b      	orrs	r3, r5
    2e60:	2501      	movs	r5, #1
    2e62:	4699      	mov	r9, r3
    2e64:	9b01      	ldr	r3, [sp, #4]
    2e66:	2400      	movs	r4, #0
    2e68:	401d      	ands	r5, r3
    2e6a:	e5fc      	b.n	2a66 <__aeabi_dmul+0xce>
    2e6c:	2400      	movs	r4, #0
    2e6e:	e7e2      	b.n	2e36 <__aeabi_dmul+0x49e>
    2e70:	2280      	movs	r2, #128	; 0x80
    2e72:	2501      	movs	r5, #1
    2e74:	0312      	lsls	r2, r2, #12
    2e76:	4322      	orrs	r2, r4
    2e78:	9901      	ldr	r1, [sp, #4]
    2e7a:	0312      	lsls	r2, r2, #12
    2e7c:	0b12      	lsrs	r2, r2, #12
    2e7e:	400d      	ands	r5, r1
    2e80:	4699      	mov	r9, r3
    2e82:	4c04      	ldr	r4, [pc, #16]	; (2e94 <__aeabi_dmul+0x4fc>)
    2e84:	e5ef      	b.n	2a66 <__aeabi_dmul+0xce>
    2e86:	46c0      	nop			; (mov r8, r8)
    2e88:	000003ff 	.word	0x000003ff
    2e8c:	feffffff 	.word	0xfeffffff
    2e90:	000007fe 	.word	0x000007fe
    2e94:	000007ff 	.word	0x000007ff

00002e98 <__aeabi_dsub>:
    2e98:	b5f0      	push	{r4, r5, r6, r7, lr}
    2e9a:	4646      	mov	r6, r8
    2e9c:	46d6      	mov	lr, sl
    2e9e:	464f      	mov	r7, r9
    2ea0:	030c      	lsls	r4, r1, #12
    2ea2:	b5c0      	push	{r6, r7, lr}
    2ea4:	0fcd      	lsrs	r5, r1, #31
    2ea6:	004e      	lsls	r6, r1, #1
    2ea8:	0a61      	lsrs	r1, r4, #9
    2eaa:	0f44      	lsrs	r4, r0, #29
    2eac:	430c      	orrs	r4, r1
    2eae:	00c1      	lsls	r1, r0, #3
    2eb0:	0058      	lsls	r0, r3, #1
    2eb2:	0d40      	lsrs	r0, r0, #21
    2eb4:	4684      	mov	ip, r0
    2eb6:	468a      	mov	sl, r1
    2eb8:	000f      	movs	r7, r1
    2eba:	0319      	lsls	r1, r3, #12
    2ebc:	0f50      	lsrs	r0, r2, #29
    2ebe:	0a49      	lsrs	r1, r1, #9
    2ec0:	4301      	orrs	r1, r0
    2ec2:	48c6      	ldr	r0, [pc, #792]	; (31dc <__aeabi_dsub+0x344>)
    2ec4:	0d76      	lsrs	r6, r6, #21
    2ec6:	46a8      	mov	r8, r5
    2ec8:	0fdb      	lsrs	r3, r3, #31
    2eca:	00d2      	lsls	r2, r2, #3
    2ecc:	4584      	cmp	ip, r0
    2ece:	d100      	bne.n	2ed2 <__aeabi_dsub+0x3a>
    2ed0:	e0d8      	b.n	3084 <__aeabi_dsub+0x1ec>
    2ed2:	2001      	movs	r0, #1
    2ed4:	4043      	eors	r3, r0
    2ed6:	42ab      	cmp	r3, r5
    2ed8:	d100      	bne.n	2edc <__aeabi_dsub+0x44>
    2eda:	e0a6      	b.n	302a <__aeabi_dsub+0x192>
    2edc:	4660      	mov	r0, ip
    2ede:	1a35      	subs	r5, r6, r0
    2ee0:	2d00      	cmp	r5, #0
    2ee2:	dc00      	bgt.n	2ee6 <__aeabi_dsub+0x4e>
    2ee4:	e105      	b.n	30f2 <__aeabi_dsub+0x25a>
    2ee6:	2800      	cmp	r0, #0
    2ee8:	d110      	bne.n	2f0c <__aeabi_dsub+0x74>
    2eea:	000b      	movs	r3, r1
    2eec:	4313      	orrs	r3, r2
    2eee:	d100      	bne.n	2ef2 <__aeabi_dsub+0x5a>
    2ef0:	e0d7      	b.n	30a2 <__aeabi_dsub+0x20a>
    2ef2:	1e6b      	subs	r3, r5, #1
    2ef4:	2b00      	cmp	r3, #0
    2ef6:	d000      	beq.n	2efa <__aeabi_dsub+0x62>
    2ef8:	e14b      	b.n	3192 <__aeabi_dsub+0x2fa>
    2efa:	4653      	mov	r3, sl
    2efc:	1a9f      	subs	r7, r3, r2
    2efe:	45ba      	cmp	sl, r7
    2f00:	4180      	sbcs	r0, r0
    2f02:	1a64      	subs	r4, r4, r1
    2f04:	4240      	negs	r0, r0
    2f06:	1a24      	subs	r4, r4, r0
    2f08:	2601      	movs	r6, #1
    2f0a:	e01e      	b.n	2f4a <__aeabi_dsub+0xb2>
    2f0c:	4bb3      	ldr	r3, [pc, #716]	; (31dc <__aeabi_dsub+0x344>)
    2f0e:	429e      	cmp	r6, r3
    2f10:	d048      	beq.n	2fa4 <__aeabi_dsub+0x10c>
    2f12:	2380      	movs	r3, #128	; 0x80
    2f14:	041b      	lsls	r3, r3, #16
    2f16:	4319      	orrs	r1, r3
    2f18:	2d38      	cmp	r5, #56	; 0x38
    2f1a:	dd00      	ble.n	2f1e <__aeabi_dsub+0x86>
    2f1c:	e119      	b.n	3152 <__aeabi_dsub+0x2ba>
    2f1e:	2d1f      	cmp	r5, #31
    2f20:	dd00      	ble.n	2f24 <__aeabi_dsub+0x8c>
    2f22:	e14c      	b.n	31be <__aeabi_dsub+0x326>
    2f24:	2320      	movs	r3, #32
    2f26:	000f      	movs	r7, r1
    2f28:	1b5b      	subs	r3, r3, r5
    2f2a:	0010      	movs	r0, r2
    2f2c:	409a      	lsls	r2, r3
    2f2e:	409f      	lsls	r7, r3
    2f30:	40e8      	lsrs	r0, r5
    2f32:	1e53      	subs	r3, r2, #1
    2f34:	419a      	sbcs	r2, r3
    2f36:	40e9      	lsrs	r1, r5
    2f38:	4307      	orrs	r7, r0
    2f3a:	4317      	orrs	r7, r2
    2f3c:	4653      	mov	r3, sl
    2f3e:	1bdf      	subs	r7, r3, r7
    2f40:	1a61      	subs	r1, r4, r1
    2f42:	45ba      	cmp	sl, r7
    2f44:	41a4      	sbcs	r4, r4
    2f46:	4264      	negs	r4, r4
    2f48:	1b0c      	subs	r4, r1, r4
    2f4a:	0223      	lsls	r3, r4, #8
    2f4c:	d400      	bmi.n	2f50 <__aeabi_dsub+0xb8>
    2f4e:	e0c5      	b.n	30dc <__aeabi_dsub+0x244>
    2f50:	0264      	lsls	r4, r4, #9
    2f52:	0a65      	lsrs	r5, r4, #9
    2f54:	2d00      	cmp	r5, #0
    2f56:	d100      	bne.n	2f5a <__aeabi_dsub+0xc2>
    2f58:	e0f6      	b.n	3148 <__aeabi_dsub+0x2b0>
    2f5a:	0028      	movs	r0, r5
    2f5c:	f000 fb5c 	bl	3618 <__clzsi2>
    2f60:	0003      	movs	r3, r0
    2f62:	3b08      	subs	r3, #8
    2f64:	2b1f      	cmp	r3, #31
    2f66:	dd00      	ble.n	2f6a <__aeabi_dsub+0xd2>
    2f68:	e0e9      	b.n	313e <__aeabi_dsub+0x2a6>
    2f6a:	2220      	movs	r2, #32
    2f6c:	003c      	movs	r4, r7
    2f6e:	1ad2      	subs	r2, r2, r3
    2f70:	409d      	lsls	r5, r3
    2f72:	40d4      	lsrs	r4, r2
    2f74:	409f      	lsls	r7, r3
    2f76:	4325      	orrs	r5, r4
    2f78:	429e      	cmp	r6, r3
    2f7a:	dd00      	ble.n	2f7e <__aeabi_dsub+0xe6>
    2f7c:	e0db      	b.n	3136 <__aeabi_dsub+0x29e>
    2f7e:	1b9e      	subs	r6, r3, r6
    2f80:	1c73      	adds	r3, r6, #1
    2f82:	2b1f      	cmp	r3, #31
    2f84:	dd00      	ble.n	2f88 <__aeabi_dsub+0xf0>
    2f86:	e10a      	b.n	319e <__aeabi_dsub+0x306>
    2f88:	2220      	movs	r2, #32
    2f8a:	0038      	movs	r0, r7
    2f8c:	1ad2      	subs	r2, r2, r3
    2f8e:	0029      	movs	r1, r5
    2f90:	4097      	lsls	r7, r2
    2f92:	002c      	movs	r4, r5
    2f94:	4091      	lsls	r1, r2
    2f96:	40d8      	lsrs	r0, r3
    2f98:	1e7a      	subs	r2, r7, #1
    2f9a:	4197      	sbcs	r7, r2
    2f9c:	40dc      	lsrs	r4, r3
    2f9e:	2600      	movs	r6, #0
    2fa0:	4301      	orrs	r1, r0
    2fa2:	430f      	orrs	r7, r1
    2fa4:	077b      	lsls	r3, r7, #29
    2fa6:	d009      	beq.n	2fbc <__aeabi_dsub+0x124>
    2fa8:	230f      	movs	r3, #15
    2faa:	403b      	ands	r3, r7
    2fac:	2b04      	cmp	r3, #4
    2fae:	d005      	beq.n	2fbc <__aeabi_dsub+0x124>
    2fb0:	1d3b      	adds	r3, r7, #4
    2fb2:	42bb      	cmp	r3, r7
    2fb4:	41bf      	sbcs	r7, r7
    2fb6:	427f      	negs	r7, r7
    2fb8:	19e4      	adds	r4, r4, r7
    2fba:	001f      	movs	r7, r3
    2fbc:	0223      	lsls	r3, r4, #8
    2fbe:	d525      	bpl.n	300c <__aeabi_dsub+0x174>
    2fc0:	4b86      	ldr	r3, [pc, #536]	; (31dc <__aeabi_dsub+0x344>)
    2fc2:	3601      	adds	r6, #1
    2fc4:	429e      	cmp	r6, r3
    2fc6:	d100      	bne.n	2fca <__aeabi_dsub+0x132>
    2fc8:	e0af      	b.n	312a <__aeabi_dsub+0x292>
    2fca:	4b85      	ldr	r3, [pc, #532]	; (31e0 <__aeabi_dsub+0x348>)
    2fcc:	2501      	movs	r5, #1
    2fce:	401c      	ands	r4, r3
    2fd0:	4643      	mov	r3, r8
    2fd2:	0762      	lsls	r2, r4, #29
    2fd4:	08ff      	lsrs	r7, r7, #3
    2fd6:	0264      	lsls	r4, r4, #9
    2fd8:	0576      	lsls	r6, r6, #21
    2fda:	4317      	orrs	r7, r2
    2fdc:	0b24      	lsrs	r4, r4, #12
    2fde:	0d76      	lsrs	r6, r6, #21
    2fe0:	401d      	ands	r5, r3
    2fe2:	2100      	movs	r1, #0
    2fe4:	0324      	lsls	r4, r4, #12
    2fe6:	0b23      	lsrs	r3, r4, #12
    2fe8:	0d0c      	lsrs	r4, r1, #20
    2fea:	4a7e      	ldr	r2, [pc, #504]	; (31e4 <__aeabi_dsub+0x34c>)
    2fec:	0524      	lsls	r4, r4, #20
    2fee:	431c      	orrs	r4, r3
    2ff0:	4014      	ands	r4, r2
    2ff2:	0533      	lsls	r3, r6, #20
    2ff4:	4323      	orrs	r3, r4
    2ff6:	005b      	lsls	r3, r3, #1
    2ff8:	07ed      	lsls	r5, r5, #31
    2ffa:	085b      	lsrs	r3, r3, #1
    2ffc:	432b      	orrs	r3, r5
    2ffe:	0038      	movs	r0, r7
    3000:	0019      	movs	r1, r3
    3002:	bc1c      	pop	{r2, r3, r4}
    3004:	4690      	mov	r8, r2
    3006:	4699      	mov	r9, r3
    3008:	46a2      	mov	sl, r4
    300a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    300c:	2501      	movs	r5, #1
    300e:	4643      	mov	r3, r8
    3010:	0762      	lsls	r2, r4, #29
    3012:	08ff      	lsrs	r7, r7, #3
    3014:	4317      	orrs	r7, r2
    3016:	08e4      	lsrs	r4, r4, #3
    3018:	401d      	ands	r5, r3
    301a:	4b70      	ldr	r3, [pc, #448]	; (31dc <__aeabi_dsub+0x344>)
    301c:	429e      	cmp	r6, r3
    301e:	d036      	beq.n	308e <__aeabi_dsub+0x1f6>
    3020:	0324      	lsls	r4, r4, #12
    3022:	0576      	lsls	r6, r6, #21
    3024:	0b24      	lsrs	r4, r4, #12
    3026:	0d76      	lsrs	r6, r6, #21
    3028:	e7db      	b.n	2fe2 <__aeabi_dsub+0x14a>
    302a:	4663      	mov	r3, ip
    302c:	1af3      	subs	r3, r6, r3
    302e:	2b00      	cmp	r3, #0
    3030:	dc00      	bgt.n	3034 <__aeabi_dsub+0x19c>
    3032:	e094      	b.n	315e <__aeabi_dsub+0x2c6>
    3034:	4660      	mov	r0, ip
    3036:	2800      	cmp	r0, #0
    3038:	d035      	beq.n	30a6 <__aeabi_dsub+0x20e>
    303a:	4868      	ldr	r0, [pc, #416]	; (31dc <__aeabi_dsub+0x344>)
    303c:	4286      	cmp	r6, r0
    303e:	d0b1      	beq.n	2fa4 <__aeabi_dsub+0x10c>
    3040:	2780      	movs	r7, #128	; 0x80
    3042:	043f      	lsls	r7, r7, #16
    3044:	4339      	orrs	r1, r7
    3046:	2b38      	cmp	r3, #56	; 0x38
    3048:	dc00      	bgt.n	304c <__aeabi_dsub+0x1b4>
    304a:	e0fd      	b.n	3248 <__aeabi_dsub+0x3b0>
    304c:	430a      	orrs	r2, r1
    304e:	0017      	movs	r7, r2
    3050:	2100      	movs	r1, #0
    3052:	1e7a      	subs	r2, r7, #1
    3054:	4197      	sbcs	r7, r2
    3056:	4457      	add	r7, sl
    3058:	4557      	cmp	r7, sl
    305a:	4180      	sbcs	r0, r0
    305c:	1909      	adds	r1, r1, r4
    305e:	4244      	negs	r4, r0
    3060:	190c      	adds	r4, r1, r4
    3062:	0223      	lsls	r3, r4, #8
    3064:	d53a      	bpl.n	30dc <__aeabi_dsub+0x244>
    3066:	4b5d      	ldr	r3, [pc, #372]	; (31dc <__aeabi_dsub+0x344>)
    3068:	3601      	adds	r6, #1
    306a:	429e      	cmp	r6, r3
    306c:	d100      	bne.n	3070 <__aeabi_dsub+0x1d8>
    306e:	e14b      	b.n	3308 <__aeabi_dsub+0x470>
    3070:	2201      	movs	r2, #1
    3072:	4b5b      	ldr	r3, [pc, #364]	; (31e0 <__aeabi_dsub+0x348>)
    3074:	401c      	ands	r4, r3
    3076:	087b      	lsrs	r3, r7, #1
    3078:	4017      	ands	r7, r2
    307a:	431f      	orrs	r7, r3
    307c:	07e2      	lsls	r2, r4, #31
    307e:	4317      	orrs	r7, r2
    3080:	0864      	lsrs	r4, r4, #1
    3082:	e78f      	b.n	2fa4 <__aeabi_dsub+0x10c>
    3084:	0008      	movs	r0, r1
    3086:	4310      	orrs	r0, r2
    3088:	d000      	beq.n	308c <__aeabi_dsub+0x1f4>
    308a:	e724      	b.n	2ed6 <__aeabi_dsub+0x3e>
    308c:	e721      	b.n	2ed2 <__aeabi_dsub+0x3a>
    308e:	0023      	movs	r3, r4
    3090:	433b      	orrs	r3, r7
    3092:	d100      	bne.n	3096 <__aeabi_dsub+0x1fe>
    3094:	e1b9      	b.n	340a <__aeabi_dsub+0x572>
    3096:	2280      	movs	r2, #128	; 0x80
    3098:	0312      	lsls	r2, r2, #12
    309a:	4314      	orrs	r4, r2
    309c:	0324      	lsls	r4, r4, #12
    309e:	0b24      	lsrs	r4, r4, #12
    30a0:	e79f      	b.n	2fe2 <__aeabi_dsub+0x14a>
    30a2:	002e      	movs	r6, r5
    30a4:	e77e      	b.n	2fa4 <__aeabi_dsub+0x10c>
    30a6:	0008      	movs	r0, r1
    30a8:	4310      	orrs	r0, r2
    30aa:	d100      	bne.n	30ae <__aeabi_dsub+0x216>
    30ac:	e0ca      	b.n	3244 <__aeabi_dsub+0x3ac>
    30ae:	1e58      	subs	r0, r3, #1
    30b0:	4684      	mov	ip, r0
    30b2:	2800      	cmp	r0, #0
    30b4:	d000      	beq.n	30b8 <__aeabi_dsub+0x220>
    30b6:	e0e7      	b.n	3288 <__aeabi_dsub+0x3f0>
    30b8:	4452      	add	r2, sl
    30ba:	4552      	cmp	r2, sl
    30bc:	4180      	sbcs	r0, r0
    30be:	1864      	adds	r4, r4, r1
    30c0:	4240      	negs	r0, r0
    30c2:	1824      	adds	r4, r4, r0
    30c4:	0017      	movs	r7, r2
    30c6:	2601      	movs	r6, #1
    30c8:	0223      	lsls	r3, r4, #8
    30ca:	d507      	bpl.n	30dc <__aeabi_dsub+0x244>
    30cc:	2602      	movs	r6, #2
    30ce:	e7cf      	b.n	3070 <__aeabi_dsub+0x1d8>
    30d0:	4664      	mov	r4, ip
    30d2:	432c      	orrs	r4, r5
    30d4:	d100      	bne.n	30d8 <__aeabi_dsub+0x240>
    30d6:	e1b3      	b.n	3440 <__aeabi_dsub+0x5a8>
    30d8:	002c      	movs	r4, r5
    30da:	4667      	mov	r7, ip
    30dc:	077b      	lsls	r3, r7, #29
    30de:	d000      	beq.n	30e2 <__aeabi_dsub+0x24a>
    30e0:	e762      	b.n	2fa8 <__aeabi_dsub+0x110>
    30e2:	0763      	lsls	r3, r4, #29
    30e4:	08ff      	lsrs	r7, r7, #3
    30e6:	431f      	orrs	r7, r3
    30e8:	2501      	movs	r5, #1
    30ea:	4643      	mov	r3, r8
    30ec:	08e4      	lsrs	r4, r4, #3
    30ee:	401d      	ands	r5, r3
    30f0:	e793      	b.n	301a <__aeabi_dsub+0x182>
    30f2:	2d00      	cmp	r5, #0
    30f4:	d178      	bne.n	31e8 <__aeabi_dsub+0x350>
    30f6:	1c75      	adds	r5, r6, #1
    30f8:	056d      	lsls	r5, r5, #21
    30fa:	0d6d      	lsrs	r5, r5, #21
    30fc:	2d01      	cmp	r5, #1
    30fe:	dc00      	bgt.n	3102 <__aeabi_dsub+0x26a>
    3100:	e0f2      	b.n	32e8 <__aeabi_dsub+0x450>
    3102:	4650      	mov	r0, sl
    3104:	1a80      	subs	r0, r0, r2
    3106:	4582      	cmp	sl, r0
    3108:	41bf      	sbcs	r7, r7
    310a:	1a65      	subs	r5, r4, r1
    310c:	427f      	negs	r7, r7
    310e:	1bed      	subs	r5, r5, r7
    3110:	4684      	mov	ip, r0
    3112:	0228      	lsls	r0, r5, #8
    3114:	d400      	bmi.n	3118 <__aeabi_dsub+0x280>
    3116:	e08c      	b.n	3232 <__aeabi_dsub+0x39a>
    3118:	4650      	mov	r0, sl
    311a:	1a17      	subs	r7, r2, r0
    311c:	42ba      	cmp	r2, r7
    311e:	4192      	sbcs	r2, r2
    3120:	1b0c      	subs	r4, r1, r4
    3122:	4255      	negs	r5, r2
    3124:	1b65      	subs	r5, r4, r5
    3126:	4698      	mov	r8, r3
    3128:	e714      	b.n	2f54 <__aeabi_dsub+0xbc>
    312a:	2501      	movs	r5, #1
    312c:	4643      	mov	r3, r8
    312e:	2400      	movs	r4, #0
    3130:	401d      	ands	r5, r3
    3132:	2700      	movs	r7, #0
    3134:	e755      	b.n	2fe2 <__aeabi_dsub+0x14a>
    3136:	4c2a      	ldr	r4, [pc, #168]	; (31e0 <__aeabi_dsub+0x348>)
    3138:	1af6      	subs	r6, r6, r3
    313a:	402c      	ands	r4, r5
    313c:	e732      	b.n	2fa4 <__aeabi_dsub+0x10c>
    313e:	003d      	movs	r5, r7
    3140:	3828      	subs	r0, #40	; 0x28
    3142:	4085      	lsls	r5, r0
    3144:	2700      	movs	r7, #0
    3146:	e717      	b.n	2f78 <__aeabi_dsub+0xe0>
    3148:	0038      	movs	r0, r7
    314a:	f000 fa65 	bl	3618 <__clzsi2>
    314e:	3020      	adds	r0, #32
    3150:	e706      	b.n	2f60 <__aeabi_dsub+0xc8>
    3152:	430a      	orrs	r2, r1
    3154:	0017      	movs	r7, r2
    3156:	2100      	movs	r1, #0
    3158:	1e7a      	subs	r2, r7, #1
    315a:	4197      	sbcs	r7, r2
    315c:	e6ee      	b.n	2f3c <__aeabi_dsub+0xa4>
    315e:	2b00      	cmp	r3, #0
    3160:	d000      	beq.n	3164 <__aeabi_dsub+0x2cc>
    3162:	e0e5      	b.n	3330 <__aeabi_dsub+0x498>
    3164:	1c73      	adds	r3, r6, #1
    3166:	469c      	mov	ip, r3
    3168:	055b      	lsls	r3, r3, #21
    316a:	0d5b      	lsrs	r3, r3, #21
    316c:	2b01      	cmp	r3, #1
    316e:	dc00      	bgt.n	3172 <__aeabi_dsub+0x2da>
    3170:	e09f      	b.n	32b2 <__aeabi_dsub+0x41a>
    3172:	4b1a      	ldr	r3, [pc, #104]	; (31dc <__aeabi_dsub+0x344>)
    3174:	459c      	cmp	ip, r3
    3176:	d100      	bne.n	317a <__aeabi_dsub+0x2e2>
    3178:	e0c5      	b.n	3306 <__aeabi_dsub+0x46e>
    317a:	4452      	add	r2, sl
    317c:	4552      	cmp	r2, sl
    317e:	4180      	sbcs	r0, r0
    3180:	1864      	adds	r4, r4, r1
    3182:	4240      	negs	r0, r0
    3184:	1824      	adds	r4, r4, r0
    3186:	07e7      	lsls	r7, r4, #31
    3188:	0852      	lsrs	r2, r2, #1
    318a:	4317      	orrs	r7, r2
    318c:	0864      	lsrs	r4, r4, #1
    318e:	4666      	mov	r6, ip
    3190:	e708      	b.n	2fa4 <__aeabi_dsub+0x10c>
    3192:	4812      	ldr	r0, [pc, #72]	; (31dc <__aeabi_dsub+0x344>)
    3194:	4285      	cmp	r5, r0
    3196:	d100      	bne.n	319a <__aeabi_dsub+0x302>
    3198:	e085      	b.n	32a6 <__aeabi_dsub+0x40e>
    319a:	001d      	movs	r5, r3
    319c:	e6bc      	b.n	2f18 <__aeabi_dsub+0x80>
    319e:	0029      	movs	r1, r5
    31a0:	3e1f      	subs	r6, #31
    31a2:	40f1      	lsrs	r1, r6
    31a4:	2b20      	cmp	r3, #32
    31a6:	d100      	bne.n	31aa <__aeabi_dsub+0x312>
    31a8:	e07f      	b.n	32aa <__aeabi_dsub+0x412>
    31aa:	2240      	movs	r2, #64	; 0x40
    31ac:	1ad3      	subs	r3, r2, r3
    31ae:	409d      	lsls	r5, r3
    31b0:	432f      	orrs	r7, r5
    31b2:	1e7d      	subs	r5, r7, #1
    31b4:	41af      	sbcs	r7, r5
    31b6:	2400      	movs	r4, #0
    31b8:	430f      	orrs	r7, r1
    31ba:	2600      	movs	r6, #0
    31bc:	e78e      	b.n	30dc <__aeabi_dsub+0x244>
    31be:	002b      	movs	r3, r5
    31c0:	000f      	movs	r7, r1
    31c2:	3b20      	subs	r3, #32
    31c4:	40df      	lsrs	r7, r3
    31c6:	2d20      	cmp	r5, #32
    31c8:	d071      	beq.n	32ae <__aeabi_dsub+0x416>
    31ca:	2340      	movs	r3, #64	; 0x40
    31cc:	1b5d      	subs	r5, r3, r5
    31ce:	40a9      	lsls	r1, r5
    31d0:	430a      	orrs	r2, r1
    31d2:	1e51      	subs	r1, r2, #1
    31d4:	418a      	sbcs	r2, r1
    31d6:	2100      	movs	r1, #0
    31d8:	4317      	orrs	r7, r2
    31da:	e6af      	b.n	2f3c <__aeabi_dsub+0xa4>
    31dc:	000007ff 	.word	0x000007ff
    31e0:	ff7fffff 	.word	0xff7fffff
    31e4:	800fffff 	.word	0x800fffff
    31e8:	2e00      	cmp	r6, #0
    31ea:	d03e      	beq.n	326a <__aeabi_dsub+0x3d2>
    31ec:	4eb3      	ldr	r6, [pc, #716]	; (34bc <__aeabi_dsub+0x624>)
    31ee:	45b4      	cmp	ip, r6
    31f0:	d045      	beq.n	327e <__aeabi_dsub+0x3e6>
    31f2:	2680      	movs	r6, #128	; 0x80
    31f4:	0436      	lsls	r6, r6, #16
    31f6:	426d      	negs	r5, r5
    31f8:	4334      	orrs	r4, r6
    31fa:	2d38      	cmp	r5, #56	; 0x38
    31fc:	dd00      	ble.n	3200 <__aeabi_dsub+0x368>
    31fe:	e0a8      	b.n	3352 <__aeabi_dsub+0x4ba>
    3200:	2d1f      	cmp	r5, #31
    3202:	dd00      	ble.n	3206 <__aeabi_dsub+0x36e>
    3204:	e11f      	b.n	3446 <__aeabi_dsub+0x5ae>
    3206:	2620      	movs	r6, #32
    3208:	0027      	movs	r7, r4
    320a:	4650      	mov	r0, sl
    320c:	1b76      	subs	r6, r6, r5
    320e:	40b7      	lsls	r7, r6
    3210:	40e8      	lsrs	r0, r5
    3212:	4307      	orrs	r7, r0
    3214:	4650      	mov	r0, sl
    3216:	40b0      	lsls	r0, r6
    3218:	1e46      	subs	r6, r0, #1
    321a:	41b0      	sbcs	r0, r6
    321c:	40ec      	lsrs	r4, r5
    321e:	4338      	orrs	r0, r7
    3220:	1a17      	subs	r7, r2, r0
    3222:	42ba      	cmp	r2, r7
    3224:	4192      	sbcs	r2, r2
    3226:	1b0c      	subs	r4, r1, r4
    3228:	4252      	negs	r2, r2
    322a:	1aa4      	subs	r4, r4, r2
    322c:	4666      	mov	r6, ip
    322e:	4698      	mov	r8, r3
    3230:	e68b      	b.n	2f4a <__aeabi_dsub+0xb2>
    3232:	4664      	mov	r4, ip
    3234:	4667      	mov	r7, ip
    3236:	432c      	orrs	r4, r5
    3238:	d000      	beq.n	323c <__aeabi_dsub+0x3a4>
    323a:	e68b      	b.n	2f54 <__aeabi_dsub+0xbc>
    323c:	2500      	movs	r5, #0
    323e:	2600      	movs	r6, #0
    3240:	2700      	movs	r7, #0
    3242:	e6ea      	b.n	301a <__aeabi_dsub+0x182>
    3244:	001e      	movs	r6, r3
    3246:	e6ad      	b.n	2fa4 <__aeabi_dsub+0x10c>
    3248:	2b1f      	cmp	r3, #31
    324a:	dc60      	bgt.n	330e <__aeabi_dsub+0x476>
    324c:	2720      	movs	r7, #32
    324e:	1af8      	subs	r0, r7, r3
    3250:	000f      	movs	r7, r1
    3252:	4684      	mov	ip, r0
    3254:	4087      	lsls	r7, r0
    3256:	0010      	movs	r0, r2
    3258:	40d8      	lsrs	r0, r3
    325a:	4307      	orrs	r7, r0
    325c:	4660      	mov	r0, ip
    325e:	4082      	lsls	r2, r0
    3260:	1e50      	subs	r0, r2, #1
    3262:	4182      	sbcs	r2, r0
    3264:	40d9      	lsrs	r1, r3
    3266:	4317      	orrs	r7, r2
    3268:	e6f5      	b.n	3056 <__aeabi_dsub+0x1be>
    326a:	0026      	movs	r6, r4
    326c:	4650      	mov	r0, sl
    326e:	4306      	orrs	r6, r0
    3270:	d005      	beq.n	327e <__aeabi_dsub+0x3e6>
    3272:	43ed      	mvns	r5, r5
    3274:	2d00      	cmp	r5, #0
    3276:	d0d3      	beq.n	3220 <__aeabi_dsub+0x388>
    3278:	4e90      	ldr	r6, [pc, #576]	; (34bc <__aeabi_dsub+0x624>)
    327a:	45b4      	cmp	ip, r6
    327c:	d1bd      	bne.n	31fa <__aeabi_dsub+0x362>
    327e:	000c      	movs	r4, r1
    3280:	0017      	movs	r7, r2
    3282:	4666      	mov	r6, ip
    3284:	4698      	mov	r8, r3
    3286:	e68d      	b.n	2fa4 <__aeabi_dsub+0x10c>
    3288:	488c      	ldr	r0, [pc, #560]	; (34bc <__aeabi_dsub+0x624>)
    328a:	4283      	cmp	r3, r0
    328c:	d00b      	beq.n	32a6 <__aeabi_dsub+0x40e>
    328e:	4663      	mov	r3, ip
    3290:	e6d9      	b.n	3046 <__aeabi_dsub+0x1ae>
    3292:	2d00      	cmp	r5, #0
    3294:	d000      	beq.n	3298 <__aeabi_dsub+0x400>
    3296:	e096      	b.n	33c6 <__aeabi_dsub+0x52e>
    3298:	0008      	movs	r0, r1
    329a:	4310      	orrs	r0, r2
    329c:	d100      	bne.n	32a0 <__aeabi_dsub+0x408>
    329e:	e0e2      	b.n	3466 <__aeabi_dsub+0x5ce>
    32a0:	000c      	movs	r4, r1
    32a2:	0017      	movs	r7, r2
    32a4:	4698      	mov	r8, r3
    32a6:	4e85      	ldr	r6, [pc, #532]	; (34bc <__aeabi_dsub+0x624>)
    32a8:	e67c      	b.n	2fa4 <__aeabi_dsub+0x10c>
    32aa:	2500      	movs	r5, #0
    32ac:	e780      	b.n	31b0 <__aeabi_dsub+0x318>
    32ae:	2100      	movs	r1, #0
    32b0:	e78e      	b.n	31d0 <__aeabi_dsub+0x338>
    32b2:	0023      	movs	r3, r4
    32b4:	4650      	mov	r0, sl
    32b6:	4303      	orrs	r3, r0
    32b8:	2e00      	cmp	r6, #0
    32ba:	d000      	beq.n	32be <__aeabi_dsub+0x426>
    32bc:	e0a8      	b.n	3410 <__aeabi_dsub+0x578>
    32be:	2b00      	cmp	r3, #0
    32c0:	d100      	bne.n	32c4 <__aeabi_dsub+0x42c>
    32c2:	e0de      	b.n	3482 <__aeabi_dsub+0x5ea>
    32c4:	000b      	movs	r3, r1
    32c6:	4313      	orrs	r3, r2
    32c8:	d100      	bne.n	32cc <__aeabi_dsub+0x434>
    32ca:	e66b      	b.n	2fa4 <__aeabi_dsub+0x10c>
    32cc:	4452      	add	r2, sl
    32ce:	4552      	cmp	r2, sl
    32d0:	4180      	sbcs	r0, r0
    32d2:	1864      	adds	r4, r4, r1
    32d4:	4240      	negs	r0, r0
    32d6:	1824      	adds	r4, r4, r0
    32d8:	0017      	movs	r7, r2
    32da:	0223      	lsls	r3, r4, #8
    32dc:	d400      	bmi.n	32e0 <__aeabi_dsub+0x448>
    32de:	e6fd      	b.n	30dc <__aeabi_dsub+0x244>
    32e0:	4b77      	ldr	r3, [pc, #476]	; (34c0 <__aeabi_dsub+0x628>)
    32e2:	4666      	mov	r6, ip
    32e4:	401c      	ands	r4, r3
    32e6:	e65d      	b.n	2fa4 <__aeabi_dsub+0x10c>
    32e8:	0025      	movs	r5, r4
    32ea:	4650      	mov	r0, sl
    32ec:	4305      	orrs	r5, r0
    32ee:	2e00      	cmp	r6, #0
    32f0:	d1cf      	bne.n	3292 <__aeabi_dsub+0x3fa>
    32f2:	2d00      	cmp	r5, #0
    32f4:	d14f      	bne.n	3396 <__aeabi_dsub+0x4fe>
    32f6:	000c      	movs	r4, r1
    32f8:	4314      	orrs	r4, r2
    32fa:	d100      	bne.n	32fe <__aeabi_dsub+0x466>
    32fc:	e0a0      	b.n	3440 <__aeabi_dsub+0x5a8>
    32fe:	000c      	movs	r4, r1
    3300:	0017      	movs	r7, r2
    3302:	4698      	mov	r8, r3
    3304:	e64e      	b.n	2fa4 <__aeabi_dsub+0x10c>
    3306:	4666      	mov	r6, ip
    3308:	2400      	movs	r4, #0
    330a:	2700      	movs	r7, #0
    330c:	e685      	b.n	301a <__aeabi_dsub+0x182>
    330e:	001f      	movs	r7, r3
    3310:	0008      	movs	r0, r1
    3312:	3f20      	subs	r7, #32
    3314:	40f8      	lsrs	r0, r7
    3316:	0007      	movs	r7, r0
    3318:	2b20      	cmp	r3, #32
    331a:	d100      	bne.n	331e <__aeabi_dsub+0x486>
    331c:	e08e      	b.n	343c <__aeabi_dsub+0x5a4>
    331e:	2040      	movs	r0, #64	; 0x40
    3320:	1ac3      	subs	r3, r0, r3
    3322:	4099      	lsls	r1, r3
    3324:	430a      	orrs	r2, r1
    3326:	1e51      	subs	r1, r2, #1
    3328:	418a      	sbcs	r2, r1
    332a:	2100      	movs	r1, #0
    332c:	4317      	orrs	r7, r2
    332e:	e692      	b.n	3056 <__aeabi_dsub+0x1be>
    3330:	2e00      	cmp	r6, #0
    3332:	d114      	bne.n	335e <__aeabi_dsub+0x4c6>
    3334:	0026      	movs	r6, r4
    3336:	4650      	mov	r0, sl
    3338:	4306      	orrs	r6, r0
    333a:	d062      	beq.n	3402 <__aeabi_dsub+0x56a>
    333c:	43db      	mvns	r3, r3
    333e:	2b00      	cmp	r3, #0
    3340:	d15c      	bne.n	33fc <__aeabi_dsub+0x564>
    3342:	1887      	adds	r7, r0, r2
    3344:	4297      	cmp	r7, r2
    3346:	4192      	sbcs	r2, r2
    3348:	1864      	adds	r4, r4, r1
    334a:	4252      	negs	r2, r2
    334c:	18a4      	adds	r4, r4, r2
    334e:	4666      	mov	r6, ip
    3350:	e687      	b.n	3062 <__aeabi_dsub+0x1ca>
    3352:	4650      	mov	r0, sl
    3354:	4320      	orrs	r0, r4
    3356:	1e44      	subs	r4, r0, #1
    3358:	41a0      	sbcs	r0, r4
    335a:	2400      	movs	r4, #0
    335c:	e760      	b.n	3220 <__aeabi_dsub+0x388>
    335e:	4e57      	ldr	r6, [pc, #348]	; (34bc <__aeabi_dsub+0x624>)
    3360:	45b4      	cmp	ip, r6
    3362:	d04e      	beq.n	3402 <__aeabi_dsub+0x56a>
    3364:	2680      	movs	r6, #128	; 0x80
    3366:	0436      	lsls	r6, r6, #16
    3368:	425b      	negs	r3, r3
    336a:	4334      	orrs	r4, r6
    336c:	2b38      	cmp	r3, #56	; 0x38
    336e:	dd00      	ble.n	3372 <__aeabi_dsub+0x4da>
    3370:	e07f      	b.n	3472 <__aeabi_dsub+0x5da>
    3372:	2b1f      	cmp	r3, #31
    3374:	dd00      	ble.n	3378 <__aeabi_dsub+0x4e0>
    3376:	e08b      	b.n	3490 <__aeabi_dsub+0x5f8>
    3378:	2620      	movs	r6, #32
    337a:	0027      	movs	r7, r4
    337c:	4650      	mov	r0, sl
    337e:	1af6      	subs	r6, r6, r3
    3380:	40b7      	lsls	r7, r6
    3382:	40d8      	lsrs	r0, r3
    3384:	4307      	orrs	r7, r0
    3386:	4650      	mov	r0, sl
    3388:	40b0      	lsls	r0, r6
    338a:	1e46      	subs	r6, r0, #1
    338c:	41b0      	sbcs	r0, r6
    338e:	4307      	orrs	r7, r0
    3390:	40dc      	lsrs	r4, r3
    3392:	18bf      	adds	r7, r7, r2
    3394:	e7d6      	b.n	3344 <__aeabi_dsub+0x4ac>
    3396:	000d      	movs	r5, r1
    3398:	4315      	orrs	r5, r2
    339a:	d100      	bne.n	339e <__aeabi_dsub+0x506>
    339c:	e602      	b.n	2fa4 <__aeabi_dsub+0x10c>
    339e:	4650      	mov	r0, sl
    33a0:	1a80      	subs	r0, r0, r2
    33a2:	4582      	cmp	sl, r0
    33a4:	41bf      	sbcs	r7, r7
    33a6:	1a65      	subs	r5, r4, r1
    33a8:	427f      	negs	r7, r7
    33aa:	1bed      	subs	r5, r5, r7
    33ac:	4684      	mov	ip, r0
    33ae:	0228      	lsls	r0, r5, #8
    33b0:	d400      	bmi.n	33b4 <__aeabi_dsub+0x51c>
    33b2:	e68d      	b.n	30d0 <__aeabi_dsub+0x238>
    33b4:	4650      	mov	r0, sl
    33b6:	1a17      	subs	r7, r2, r0
    33b8:	42ba      	cmp	r2, r7
    33ba:	4192      	sbcs	r2, r2
    33bc:	1b0c      	subs	r4, r1, r4
    33be:	4252      	negs	r2, r2
    33c0:	1aa4      	subs	r4, r4, r2
    33c2:	4698      	mov	r8, r3
    33c4:	e5ee      	b.n	2fa4 <__aeabi_dsub+0x10c>
    33c6:	000d      	movs	r5, r1
    33c8:	4315      	orrs	r5, r2
    33ca:	d100      	bne.n	33ce <__aeabi_dsub+0x536>
    33cc:	e76b      	b.n	32a6 <__aeabi_dsub+0x40e>
    33ce:	4650      	mov	r0, sl
    33d0:	0767      	lsls	r7, r4, #29
    33d2:	08c0      	lsrs	r0, r0, #3
    33d4:	4307      	orrs	r7, r0
    33d6:	2080      	movs	r0, #128	; 0x80
    33d8:	08e4      	lsrs	r4, r4, #3
    33da:	0300      	lsls	r0, r0, #12
    33dc:	4204      	tst	r4, r0
    33de:	d007      	beq.n	33f0 <__aeabi_dsub+0x558>
    33e0:	08cd      	lsrs	r5, r1, #3
    33e2:	4205      	tst	r5, r0
    33e4:	d104      	bne.n	33f0 <__aeabi_dsub+0x558>
    33e6:	002c      	movs	r4, r5
    33e8:	4698      	mov	r8, r3
    33ea:	08d7      	lsrs	r7, r2, #3
    33ec:	0749      	lsls	r1, r1, #29
    33ee:	430f      	orrs	r7, r1
    33f0:	0f7b      	lsrs	r3, r7, #29
    33f2:	00e4      	lsls	r4, r4, #3
    33f4:	431c      	orrs	r4, r3
    33f6:	00ff      	lsls	r7, r7, #3
    33f8:	4e30      	ldr	r6, [pc, #192]	; (34bc <__aeabi_dsub+0x624>)
    33fa:	e5d3      	b.n	2fa4 <__aeabi_dsub+0x10c>
    33fc:	4e2f      	ldr	r6, [pc, #188]	; (34bc <__aeabi_dsub+0x624>)
    33fe:	45b4      	cmp	ip, r6
    3400:	d1b4      	bne.n	336c <__aeabi_dsub+0x4d4>
    3402:	000c      	movs	r4, r1
    3404:	0017      	movs	r7, r2
    3406:	4666      	mov	r6, ip
    3408:	e5cc      	b.n	2fa4 <__aeabi_dsub+0x10c>
    340a:	2700      	movs	r7, #0
    340c:	2400      	movs	r4, #0
    340e:	e5e8      	b.n	2fe2 <__aeabi_dsub+0x14a>
    3410:	2b00      	cmp	r3, #0
    3412:	d039      	beq.n	3488 <__aeabi_dsub+0x5f0>
    3414:	000b      	movs	r3, r1
    3416:	4313      	orrs	r3, r2
    3418:	d100      	bne.n	341c <__aeabi_dsub+0x584>
    341a:	e744      	b.n	32a6 <__aeabi_dsub+0x40e>
    341c:	08c0      	lsrs	r0, r0, #3
    341e:	0767      	lsls	r7, r4, #29
    3420:	4307      	orrs	r7, r0
    3422:	2080      	movs	r0, #128	; 0x80
    3424:	08e4      	lsrs	r4, r4, #3
    3426:	0300      	lsls	r0, r0, #12
    3428:	4204      	tst	r4, r0
    342a:	d0e1      	beq.n	33f0 <__aeabi_dsub+0x558>
    342c:	08cb      	lsrs	r3, r1, #3
    342e:	4203      	tst	r3, r0
    3430:	d1de      	bne.n	33f0 <__aeabi_dsub+0x558>
    3432:	08d7      	lsrs	r7, r2, #3
    3434:	0749      	lsls	r1, r1, #29
    3436:	430f      	orrs	r7, r1
    3438:	001c      	movs	r4, r3
    343a:	e7d9      	b.n	33f0 <__aeabi_dsub+0x558>
    343c:	2100      	movs	r1, #0
    343e:	e771      	b.n	3324 <__aeabi_dsub+0x48c>
    3440:	2500      	movs	r5, #0
    3442:	2700      	movs	r7, #0
    3444:	e5e9      	b.n	301a <__aeabi_dsub+0x182>
    3446:	002e      	movs	r6, r5
    3448:	0027      	movs	r7, r4
    344a:	3e20      	subs	r6, #32
    344c:	40f7      	lsrs	r7, r6
    344e:	2d20      	cmp	r5, #32
    3450:	d02f      	beq.n	34b2 <__aeabi_dsub+0x61a>
    3452:	2640      	movs	r6, #64	; 0x40
    3454:	1b75      	subs	r5, r6, r5
    3456:	40ac      	lsls	r4, r5
    3458:	4650      	mov	r0, sl
    345a:	4320      	orrs	r0, r4
    345c:	1e44      	subs	r4, r0, #1
    345e:	41a0      	sbcs	r0, r4
    3460:	2400      	movs	r4, #0
    3462:	4338      	orrs	r0, r7
    3464:	e6dc      	b.n	3220 <__aeabi_dsub+0x388>
    3466:	2480      	movs	r4, #128	; 0x80
    3468:	2500      	movs	r5, #0
    346a:	0324      	lsls	r4, r4, #12
    346c:	4e13      	ldr	r6, [pc, #76]	; (34bc <__aeabi_dsub+0x624>)
    346e:	2700      	movs	r7, #0
    3470:	e5d3      	b.n	301a <__aeabi_dsub+0x182>
    3472:	4650      	mov	r0, sl
    3474:	4320      	orrs	r0, r4
    3476:	0007      	movs	r7, r0
    3478:	1e78      	subs	r0, r7, #1
    347a:	4187      	sbcs	r7, r0
    347c:	2400      	movs	r4, #0
    347e:	18bf      	adds	r7, r7, r2
    3480:	e760      	b.n	3344 <__aeabi_dsub+0x4ac>
    3482:	000c      	movs	r4, r1
    3484:	0017      	movs	r7, r2
    3486:	e58d      	b.n	2fa4 <__aeabi_dsub+0x10c>
    3488:	000c      	movs	r4, r1
    348a:	0017      	movs	r7, r2
    348c:	4e0b      	ldr	r6, [pc, #44]	; (34bc <__aeabi_dsub+0x624>)
    348e:	e589      	b.n	2fa4 <__aeabi_dsub+0x10c>
    3490:	001e      	movs	r6, r3
    3492:	0027      	movs	r7, r4
    3494:	3e20      	subs	r6, #32
    3496:	40f7      	lsrs	r7, r6
    3498:	2b20      	cmp	r3, #32
    349a:	d00c      	beq.n	34b6 <__aeabi_dsub+0x61e>
    349c:	2640      	movs	r6, #64	; 0x40
    349e:	1af3      	subs	r3, r6, r3
    34a0:	409c      	lsls	r4, r3
    34a2:	4650      	mov	r0, sl
    34a4:	4320      	orrs	r0, r4
    34a6:	1e44      	subs	r4, r0, #1
    34a8:	41a0      	sbcs	r0, r4
    34aa:	4307      	orrs	r7, r0
    34ac:	2400      	movs	r4, #0
    34ae:	18bf      	adds	r7, r7, r2
    34b0:	e748      	b.n	3344 <__aeabi_dsub+0x4ac>
    34b2:	2400      	movs	r4, #0
    34b4:	e7d0      	b.n	3458 <__aeabi_dsub+0x5c0>
    34b6:	2400      	movs	r4, #0
    34b8:	e7f3      	b.n	34a2 <__aeabi_dsub+0x60a>
    34ba:	46c0      	nop			; (mov r8, r8)
    34bc:	000007ff 	.word	0x000007ff
    34c0:	ff7fffff 	.word	0xff7fffff

000034c4 <__aeabi_d2iz>:
    34c4:	b530      	push	{r4, r5, lr}
    34c6:	4d13      	ldr	r5, [pc, #76]	; (3514 <__aeabi_d2iz+0x50>)
    34c8:	030a      	lsls	r2, r1, #12
    34ca:	004b      	lsls	r3, r1, #1
    34cc:	0b12      	lsrs	r2, r2, #12
    34ce:	0d5b      	lsrs	r3, r3, #21
    34d0:	0fc9      	lsrs	r1, r1, #31
    34d2:	2400      	movs	r4, #0
    34d4:	42ab      	cmp	r3, r5
    34d6:	dd10      	ble.n	34fa <__aeabi_d2iz+0x36>
    34d8:	4c0f      	ldr	r4, [pc, #60]	; (3518 <__aeabi_d2iz+0x54>)
    34da:	42a3      	cmp	r3, r4
    34dc:	dc0f      	bgt.n	34fe <__aeabi_d2iz+0x3a>
    34de:	2480      	movs	r4, #128	; 0x80
    34e0:	4d0e      	ldr	r5, [pc, #56]	; (351c <__aeabi_d2iz+0x58>)
    34e2:	0364      	lsls	r4, r4, #13
    34e4:	4322      	orrs	r2, r4
    34e6:	1aed      	subs	r5, r5, r3
    34e8:	2d1f      	cmp	r5, #31
    34ea:	dd0b      	ble.n	3504 <__aeabi_d2iz+0x40>
    34ec:	480c      	ldr	r0, [pc, #48]	; (3520 <__aeabi_d2iz+0x5c>)
    34ee:	1ac3      	subs	r3, r0, r3
    34f0:	40da      	lsrs	r2, r3
    34f2:	4254      	negs	r4, r2
    34f4:	2900      	cmp	r1, #0
    34f6:	d100      	bne.n	34fa <__aeabi_d2iz+0x36>
    34f8:	0014      	movs	r4, r2
    34fa:	0020      	movs	r0, r4
    34fc:	bd30      	pop	{r4, r5, pc}
    34fe:	4b09      	ldr	r3, [pc, #36]	; (3524 <__aeabi_d2iz+0x60>)
    3500:	18cc      	adds	r4, r1, r3
    3502:	e7fa      	b.n	34fa <__aeabi_d2iz+0x36>
    3504:	4c08      	ldr	r4, [pc, #32]	; (3528 <__aeabi_d2iz+0x64>)
    3506:	40e8      	lsrs	r0, r5
    3508:	46a4      	mov	ip, r4
    350a:	4463      	add	r3, ip
    350c:	409a      	lsls	r2, r3
    350e:	4302      	orrs	r2, r0
    3510:	e7ef      	b.n	34f2 <__aeabi_d2iz+0x2e>
    3512:	46c0      	nop			; (mov r8, r8)
    3514:	000003fe 	.word	0x000003fe
    3518:	0000041d 	.word	0x0000041d
    351c:	00000433 	.word	0x00000433
    3520:	00000413 	.word	0x00000413
    3524:	7fffffff 	.word	0x7fffffff
    3528:	fffffbed 	.word	0xfffffbed

0000352c <__aeabi_ui2d>:
    352c:	b510      	push	{r4, lr}
    352e:	1e04      	subs	r4, r0, #0
    3530:	d028      	beq.n	3584 <__aeabi_ui2d+0x58>
    3532:	f000 f871 	bl	3618 <__clzsi2>
    3536:	4b15      	ldr	r3, [pc, #84]	; (358c <__aeabi_ui2d+0x60>)
    3538:	4a15      	ldr	r2, [pc, #84]	; (3590 <__aeabi_ui2d+0x64>)
    353a:	1a1b      	subs	r3, r3, r0
    353c:	1ad2      	subs	r2, r2, r3
    353e:	2a1f      	cmp	r2, #31
    3540:	dd15      	ble.n	356e <__aeabi_ui2d+0x42>
    3542:	4a14      	ldr	r2, [pc, #80]	; (3594 <__aeabi_ui2d+0x68>)
    3544:	1ad2      	subs	r2, r2, r3
    3546:	4094      	lsls	r4, r2
    3548:	2200      	movs	r2, #0
    354a:	0324      	lsls	r4, r4, #12
    354c:	055b      	lsls	r3, r3, #21
    354e:	0b24      	lsrs	r4, r4, #12
    3550:	0d5b      	lsrs	r3, r3, #21
    3552:	2100      	movs	r1, #0
    3554:	0010      	movs	r0, r2
    3556:	0324      	lsls	r4, r4, #12
    3558:	0d0a      	lsrs	r2, r1, #20
    355a:	0b24      	lsrs	r4, r4, #12
    355c:	0512      	lsls	r2, r2, #20
    355e:	4322      	orrs	r2, r4
    3560:	4c0d      	ldr	r4, [pc, #52]	; (3598 <__aeabi_ui2d+0x6c>)
    3562:	051b      	lsls	r3, r3, #20
    3564:	4022      	ands	r2, r4
    3566:	4313      	orrs	r3, r2
    3568:	005b      	lsls	r3, r3, #1
    356a:	0859      	lsrs	r1, r3, #1
    356c:	bd10      	pop	{r4, pc}
    356e:	0021      	movs	r1, r4
    3570:	4091      	lsls	r1, r2
    3572:	000a      	movs	r2, r1
    3574:	210b      	movs	r1, #11
    3576:	1a08      	subs	r0, r1, r0
    3578:	40c4      	lsrs	r4, r0
    357a:	055b      	lsls	r3, r3, #21
    357c:	0324      	lsls	r4, r4, #12
    357e:	0b24      	lsrs	r4, r4, #12
    3580:	0d5b      	lsrs	r3, r3, #21
    3582:	e7e6      	b.n	3552 <__aeabi_ui2d+0x26>
    3584:	2300      	movs	r3, #0
    3586:	2400      	movs	r4, #0
    3588:	2200      	movs	r2, #0
    358a:	e7e2      	b.n	3552 <__aeabi_ui2d+0x26>
    358c:	0000041e 	.word	0x0000041e
    3590:	00000433 	.word	0x00000433
    3594:	00000413 	.word	0x00000413
    3598:	800fffff 	.word	0x800fffff

0000359c <__aeabi_cdrcmple>:
    359c:	4684      	mov	ip, r0
    359e:	1c10      	adds	r0, r2, #0
    35a0:	4662      	mov	r2, ip
    35a2:	468c      	mov	ip, r1
    35a4:	1c19      	adds	r1, r3, #0
    35a6:	4663      	mov	r3, ip
    35a8:	e000      	b.n	35ac <__aeabi_cdcmpeq>
    35aa:	46c0      	nop			; (mov r8, r8)

000035ac <__aeabi_cdcmpeq>:
    35ac:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    35ae:	f000 f8ef 	bl	3790 <__ledf2>
    35b2:	2800      	cmp	r0, #0
    35b4:	d401      	bmi.n	35ba <__aeabi_cdcmpeq+0xe>
    35b6:	2100      	movs	r1, #0
    35b8:	42c8      	cmn	r0, r1
    35ba:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

000035bc <__aeabi_dcmpeq>:
    35bc:	b510      	push	{r4, lr}
    35be:	f000 f849 	bl	3654 <__eqdf2>
    35c2:	4240      	negs	r0, r0
    35c4:	3001      	adds	r0, #1
    35c6:	bd10      	pop	{r4, pc}

000035c8 <__aeabi_dcmplt>:
    35c8:	b510      	push	{r4, lr}
    35ca:	f000 f8e1 	bl	3790 <__ledf2>
    35ce:	2800      	cmp	r0, #0
    35d0:	db01      	blt.n	35d6 <__aeabi_dcmplt+0xe>
    35d2:	2000      	movs	r0, #0
    35d4:	bd10      	pop	{r4, pc}
    35d6:	2001      	movs	r0, #1
    35d8:	bd10      	pop	{r4, pc}
    35da:	46c0      	nop			; (mov r8, r8)

000035dc <__aeabi_dcmple>:
    35dc:	b510      	push	{r4, lr}
    35de:	f000 f8d7 	bl	3790 <__ledf2>
    35e2:	2800      	cmp	r0, #0
    35e4:	dd01      	ble.n	35ea <__aeabi_dcmple+0xe>
    35e6:	2000      	movs	r0, #0
    35e8:	bd10      	pop	{r4, pc}
    35ea:	2001      	movs	r0, #1
    35ec:	bd10      	pop	{r4, pc}
    35ee:	46c0      	nop			; (mov r8, r8)

000035f0 <__aeabi_dcmpgt>:
    35f0:	b510      	push	{r4, lr}
    35f2:	f000 f869 	bl	36c8 <__gedf2>
    35f6:	2800      	cmp	r0, #0
    35f8:	dc01      	bgt.n	35fe <__aeabi_dcmpgt+0xe>
    35fa:	2000      	movs	r0, #0
    35fc:	bd10      	pop	{r4, pc}
    35fe:	2001      	movs	r0, #1
    3600:	bd10      	pop	{r4, pc}
    3602:	46c0      	nop			; (mov r8, r8)

00003604 <__aeabi_dcmpge>:
    3604:	b510      	push	{r4, lr}
    3606:	f000 f85f 	bl	36c8 <__gedf2>
    360a:	2800      	cmp	r0, #0
    360c:	da01      	bge.n	3612 <__aeabi_dcmpge+0xe>
    360e:	2000      	movs	r0, #0
    3610:	bd10      	pop	{r4, pc}
    3612:	2001      	movs	r0, #1
    3614:	bd10      	pop	{r4, pc}
    3616:	46c0      	nop			; (mov r8, r8)

00003618 <__clzsi2>:
    3618:	211c      	movs	r1, #28
    361a:	2301      	movs	r3, #1
    361c:	041b      	lsls	r3, r3, #16
    361e:	4298      	cmp	r0, r3
    3620:	d301      	bcc.n	3626 <__clzsi2+0xe>
    3622:	0c00      	lsrs	r0, r0, #16
    3624:	3910      	subs	r1, #16
    3626:	0a1b      	lsrs	r3, r3, #8
    3628:	4298      	cmp	r0, r3
    362a:	d301      	bcc.n	3630 <__clzsi2+0x18>
    362c:	0a00      	lsrs	r0, r0, #8
    362e:	3908      	subs	r1, #8
    3630:	091b      	lsrs	r3, r3, #4
    3632:	4298      	cmp	r0, r3
    3634:	d301      	bcc.n	363a <__clzsi2+0x22>
    3636:	0900      	lsrs	r0, r0, #4
    3638:	3904      	subs	r1, #4
    363a:	a202      	add	r2, pc, #8	; (adr r2, 3644 <__clzsi2+0x2c>)
    363c:	5c10      	ldrb	r0, [r2, r0]
    363e:	1840      	adds	r0, r0, r1
    3640:	4770      	bx	lr
    3642:	46c0      	nop			; (mov r8, r8)
    3644:	02020304 	.word	0x02020304
    3648:	01010101 	.word	0x01010101
	...

00003654 <__eqdf2>:
    3654:	b5f0      	push	{r4, r5, r6, r7, lr}
    3656:	464f      	mov	r7, r9
    3658:	4646      	mov	r6, r8
    365a:	46d6      	mov	lr, sl
    365c:	005c      	lsls	r4, r3, #1
    365e:	b5c0      	push	{r6, r7, lr}
    3660:	031f      	lsls	r7, r3, #12
    3662:	0fdb      	lsrs	r3, r3, #31
    3664:	469a      	mov	sl, r3
    3666:	4b17      	ldr	r3, [pc, #92]	; (36c4 <__eqdf2+0x70>)
    3668:	030e      	lsls	r6, r1, #12
    366a:	004d      	lsls	r5, r1, #1
    366c:	4684      	mov	ip, r0
    366e:	4680      	mov	r8, r0
    3670:	0b36      	lsrs	r6, r6, #12
    3672:	0d6d      	lsrs	r5, r5, #21
    3674:	0fc9      	lsrs	r1, r1, #31
    3676:	4691      	mov	r9, r2
    3678:	0b3f      	lsrs	r7, r7, #12
    367a:	0d64      	lsrs	r4, r4, #21
    367c:	2001      	movs	r0, #1
    367e:	429d      	cmp	r5, r3
    3680:	d008      	beq.n	3694 <__eqdf2+0x40>
    3682:	429c      	cmp	r4, r3
    3684:	d001      	beq.n	368a <__eqdf2+0x36>
    3686:	42a5      	cmp	r5, r4
    3688:	d00b      	beq.n	36a2 <__eqdf2+0x4e>
    368a:	bc1c      	pop	{r2, r3, r4}
    368c:	4690      	mov	r8, r2
    368e:	4699      	mov	r9, r3
    3690:	46a2      	mov	sl, r4
    3692:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3694:	4663      	mov	r3, ip
    3696:	4333      	orrs	r3, r6
    3698:	d1f7      	bne.n	368a <__eqdf2+0x36>
    369a:	42ac      	cmp	r4, r5
    369c:	d1f5      	bne.n	368a <__eqdf2+0x36>
    369e:	433a      	orrs	r2, r7
    36a0:	d1f3      	bne.n	368a <__eqdf2+0x36>
    36a2:	2001      	movs	r0, #1
    36a4:	42be      	cmp	r6, r7
    36a6:	d1f0      	bne.n	368a <__eqdf2+0x36>
    36a8:	45c8      	cmp	r8, r9
    36aa:	d1ee      	bne.n	368a <__eqdf2+0x36>
    36ac:	4551      	cmp	r1, sl
    36ae:	d007      	beq.n	36c0 <__eqdf2+0x6c>
    36b0:	2d00      	cmp	r5, #0
    36b2:	d1ea      	bne.n	368a <__eqdf2+0x36>
    36b4:	4663      	mov	r3, ip
    36b6:	431e      	orrs	r6, r3
    36b8:	0030      	movs	r0, r6
    36ba:	1e46      	subs	r6, r0, #1
    36bc:	41b0      	sbcs	r0, r6
    36be:	e7e4      	b.n	368a <__eqdf2+0x36>
    36c0:	2000      	movs	r0, #0
    36c2:	e7e2      	b.n	368a <__eqdf2+0x36>
    36c4:	000007ff 	.word	0x000007ff

000036c8 <__gedf2>:
    36c8:	b5f0      	push	{r4, r5, r6, r7, lr}
    36ca:	4645      	mov	r5, r8
    36cc:	46de      	mov	lr, fp
    36ce:	4657      	mov	r7, sl
    36d0:	464e      	mov	r6, r9
    36d2:	b5e0      	push	{r5, r6, r7, lr}
    36d4:	031f      	lsls	r7, r3, #12
    36d6:	0b3d      	lsrs	r5, r7, #12
    36d8:	4f2c      	ldr	r7, [pc, #176]	; (378c <__gedf2+0xc4>)
    36da:	030e      	lsls	r6, r1, #12
    36dc:	004c      	lsls	r4, r1, #1
    36de:	46ab      	mov	fp, r5
    36e0:	005d      	lsls	r5, r3, #1
    36e2:	4684      	mov	ip, r0
    36e4:	0b36      	lsrs	r6, r6, #12
    36e6:	0d64      	lsrs	r4, r4, #21
    36e8:	0fc9      	lsrs	r1, r1, #31
    36ea:	4690      	mov	r8, r2
    36ec:	0d6d      	lsrs	r5, r5, #21
    36ee:	0fdb      	lsrs	r3, r3, #31
    36f0:	42bc      	cmp	r4, r7
    36f2:	d02a      	beq.n	374a <__gedf2+0x82>
    36f4:	4f25      	ldr	r7, [pc, #148]	; (378c <__gedf2+0xc4>)
    36f6:	42bd      	cmp	r5, r7
    36f8:	d02d      	beq.n	3756 <__gedf2+0x8e>
    36fa:	2c00      	cmp	r4, #0
    36fc:	d10f      	bne.n	371e <__gedf2+0x56>
    36fe:	4330      	orrs	r0, r6
    3700:	0007      	movs	r7, r0
    3702:	4681      	mov	r9, r0
    3704:	4278      	negs	r0, r7
    3706:	4178      	adcs	r0, r7
    3708:	b2c0      	uxtb	r0, r0
    370a:	2d00      	cmp	r5, #0
    370c:	d117      	bne.n	373e <__gedf2+0x76>
    370e:	465f      	mov	r7, fp
    3710:	433a      	orrs	r2, r7
    3712:	d114      	bne.n	373e <__gedf2+0x76>
    3714:	464b      	mov	r3, r9
    3716:	2000      	movs	r0, #0
    3718:	2b00      	cmp	r3, #0
    371a:	d00a      	beq.n	3732 <__gedf2+0x6a>
    371c:	e006      	b.n	372c <__gedf2+0x64>
    371e:	2d00      	cmp	r5, #0
    3720:	d102      	bne.n	3728 <__gedf2+0x60>
    3722:	4658      	mov	r0, fp
    3724:	4302      	orrs	r2, r0
    3726:	d001      	beq.n	372c <__gedf2+0x64>
    3728:	4299      	cmp	r1, r3
    372a:	d018      	beq.n	375e <__gedf2+0x96>
    372c:	4248      	negs	r0, r1
    372e:	2101      	movs	r1, #1
    3730:	4308      	orrs	r0, r1
    3732:	bc3c      	pop	{r2, r3, r4, r5}
    3734:	4690      	mov	r8, r2
    3736:	4699      	mov	r9, r3
    3738:	46a2      	mov	sl, r4
    373a:	46ab      	mov	fp, r5
    373c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    373e:	2800      	cmp	r0, #0
    3740:	d0f2      	beq.n	3728 <__gedf2+0x60>
    3742:	2001      	movs	r0, #1
    3744:	3b01      	subs	r3, #1
    3746:	4318      	orrs	r0, r3
    3748:	e7f3      	b.n	3732 <__gedf2+0x6a>
    374a:	0037      	movs	r7, r6
    374c:	4307      	orrs	r7, r0
    374e:	d0d1      	beq.n	36f4 <__gedf2+0x2c>
    3750:	2002      	movs	r0, #2
    3752:	4240      	negs	r0, r0
    3754:	e7ed      	b.n	3732 <__gedf2+0x6a>
    3756:	465f      	mov	r7, fp
    3758:	4317      	orrs	r7, r2
    375a:	d0ce      	beq.n	36fa <__gedf2+0x32>
    375c:	e7f8      	b.n	3750 <__gedf2+0x88>
    375e:	42ac      	cmp	r4, r5
    3760:	dce4      	bgt.n	372c <__gedf2+0x64>
    3762:	da03      	bge.n	376c <__gedf2+0xa4>
    3764:	1e48      	subs	r0, r1, #1
    3766:	2101      	movs	r1, #1
    3768:	4308      	orrs	r0, r1
    376a:	e7e2      	b.n	3732 <__gedf2+0x6a>
    376c:	455e      	cmp	r6, fp
    376e:	d8dd      	bhi.n	372c <__gedf2+0x64>
    3770:	d006      	beq.n	3780 <__gedf2+0xb8>
    3772:	2000      	movs	r0, #0
    3774:	455e      	cmp	r6, fp
    3776:	d2dc      	bcs.n	3732 <__gedf2+0x6a>
    3778:	2301      	movs	r3, #1
    377a:	1e48      	subs	r0, r1, #1
    377c:	4318      	orrs	r0, r3
    377e:	e7d8      	b.n	3732 <__gedf2+0x6a>
    3780:	45c4      	cmp	ip, r8
    3782:	d8d3      	bhi.n	372c <__gedf2+0x64>
    3784:	2000      	movs	r0, #0
    3786:	45c4      	cmp	ip, r8
    3788:	d3f6      	bcc.n	3778 <__gedf2+0xb0>
    378a:	e7d2      	b.n	3732 <__gedf2+0x6a>
    378c:	000007ff 	.word	0x000007ff

00003790 <__ledf2>:
    3790:	b5f0      	push	{r4, r5, r6, r7, lr}
    3792:	464e      	mov	r6, r9
    3794:	4645      	mov	r5, r8
    3796:	46de      	mov	lr, fp
    3798:	4657      	mov	r7, sl
    379a:	005c      	lsls	r4, r3, #1
    379c:	b5e0      	push	{r5, r6, r7, lr}
    379e:	031f      	lsls	r7, r3, #12
    37a0:	0fdb      	lsrs	r3, r3, #31
    37a2:	4699      	mov	r9, r3
    37a4:	4b2a      	ldr	r3, [pc, #168]	; (3850 <__ledf2+0xc0>)
    37a6:	030e      	lsls	r6, r1, #12
    37a8:	004d      	lsls	r5, r1, #1
    37aa:	0fc9      	lsrs	r1, r1, #31
    37ac:	4684      	mov	ip, r0
    37ae:	0b36      	lsrs	r6, r6, #12
    37b0:	0d6d      	lsrs	r5, r5, #21
    37b2:	468b      	mov	fp, r1
    37b4:	4690      	mov	r8, r2
    37b6:	0b3f      	lsrs	r7, r7, #12
    37b8:	0d64      	lsrs	r4, r4, #21
    37ba:	429d      	cmp	r5, r3
    37bc:	d020      	beq.n	3800 <__ledf2+0x70>
    37be:	4b24      	ldr	r3, [pc, #144]	; (3850 <__ledf2+0xc0>)
    37c0:	429c      	cmp	r4, r3
    37c2:	d022      	beq.n	380a <__ledf2+0x7a>
    37c4:	2d00      	cmp	r5, #0
    37c6:	d112      	bne.n	37ee <__ledf2+0x5e>
    37c8:	4330      	orrs	r0, r6
    37ca:	4243      	negs	r3, r0
    37cc:	4143      	adcs	r3, r0
    37ce:	b2db      	uxtb	r3, r3
    37d0:	2c00      	cmp	r4, #0
    37d2:	d01f      	beq.n	3814 <__ledf2+0x84>
    37d4:	2b00      	cmp	r3, #0
    37d6:	d00c      	beq.n	37f2 <__ledf2+0x62>
    37d8:	464b      	mov	r3, r9
    37da:	2001      	movs	r0, #1
    37dc:	3b01      	subs	r3, #1
    37de:	4303      	orrs	r3, r0
    37e0:	0018      	movs	r0, r3
    37e2:	bc3c      	pop	{r2, r3, r4, r5}
    37e4:	4690      	mov	r8, r2
    37e6:	4699      	mov	r9, r3
    37e8:	46a2      	mov	sl, r4
    37ea:	46ab      	mov	fp, r5
    37ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
    37ee:	2c00      	cmp	r4, #0
    37f0:	d016      	beq.n	3820 <__ledf2+0x90>
    37f2:	45cb      	cmp	fp, r9
    37f4:	d017      	beq.n	3826 <__ledf2+0x96>
    37f6:	465b      	mov	r3, fp
    37f8:	4259      	negs	r1, r3
    37fa:	2301      	movs	r3, #1
    37fc:	430b      	orrs	r3, r1
    37fe:	e7ef      	b.n	37e0 <__ledf2+0x50>
    3800:	0031      	movs	r1, r6
    3802:	2302      	movs	r3, #2
    3804:	4301      	orrs	r1, r0
    3806:	d1eb      	bne.n	37e0 <__ledf2+0x50>
    3808:	e7d9      	b.n	37be <__ledf2+0x2e>
    380a:	0039      	movs	r1, r7
    380c:	2302      	movs	r3, #2
    380e:	4311      	orrs	r1, r2
    3810:	d1e6      	bne.n	37e0 <__ledf2+0x50>
    3812:	e7d7      	b.n	37c4 <__ledf2+0x34>
    3814:	433a      	orrs	r2, r7
    3816:	d1dd      	bne.n	37d4 <__ledf2+0x44>
    3818:	2300      	movs	r3, #0
    381a:	2800      	cmp	r0, #0
    381c:	d0e0      	beq.n	37e0 <__ledf2+0x50>
    381e:	e7ea      	b.n	37f6 <__ledf2+0x66>
    3820:	433a      	orrs	r2, r7
    3822:	d1e6      	bne.n	37f2 <__ledf2+0x62>
    3824:	e7e7      	b.n	37f6 <__ledf2+0x66>
    3826:	42a5      	cmp	r5, r4
    3828:	dce5      	bgt.n	37f6 <__ledf2+0x66>
    382a:	db05      	blt.n	3838 <__ledf2+0xa8>
    382c:	42be      	cmp	r6, r7
    382e:	d8e2      	bhi.n	37f6 <__ledf2+0x66>
    3830:	d007      	beq.n	3842 <__ledf2+0xb2>
    3832:	2300      	movs	r3, #0
    3834:	42be      	cmp	r6, r7
    3836:	d2d3      	bcs.n	37e0 <__ledf2+0x50>
    3838:	4659      	mov	r1, fp
    383a:	2301      	movs	r3, #1
    383c:	3901      	subs	r1, #1
    383e:	430b      	orrs	r3, r1
    3840:	e7ce      	b.n	37e0 <__ledf2+0x50>
    3842:	45c4      	cmp	ip, r8
    3844:	d8d7      	bhi.n	37f6 <__ledf2+0x66>
    3846:	2300      	movs	r3, #0
    3848:	45c4      	cmp	ip, r8
    384a:	d3f5      	bcc.n	3838 <__ledf2+0xa8>
    384c:	e7c8      	b.n	37e0 <__ledf2+0x50>
    384e:	46c0      	nop			; (mov r8, r8)
    3850:	000007ff 	.word	0x000007ff

00003854 <__libc_init_array>:
    3854:	b570      	push	{r4, r5, r6, lr}
    3856:	2600      	movs	r6, #0
    3858:	4d0c      	ldr	r5, [pc, #48]	; (388c <__libc_init_array+0x38>)
    385a:	4c0d      	ldr	r4, [pc, #52]	; (3890 <__libc_init_array+0x3c>)
    385c:	1b64      	subs	r4, r4, r5
    385e:	10a4      	asrs	r4, r4, #2
    3860:	42a6      	cmp	r6, r4
    3862:	d109      	bne.n	3878 <__libc_init_array+0x24>
    3864:	2600      	movs	r6, #0
    3866:	f000 f965 	bl	3b34 <_init>
    386a:	4d0a      	ldr	r5, [pc, #40]	; (3894 <__libc_init_array+0x40>)
    386c:	4c0a      	ldr	r4, [pc, #40]	; (3898 <__libc_init_array+0x44>)
    386e:	1b64      	subs	r4, r4, r5
    3870:	10a4      	asrs	r4, r4, #2
    3872:	42a6      	cmp	r6, r4
    3874:	d105      	bne.n	3882 <__libc_init_array+0x2e>
    3876:	bd70      	pop	{r4, r5, r6, pc}
    3878:	00b3      	lsls	r3, r6, #2
    387a:	58eb      	ldr	r3, [r5, r3]
    387c:	4798      	blx	r3
    387e:	3601      	adds	r6, #1
    3880:	e7ee      	b.n	3860 <__libc_init_array+0xc>
    3882:	00b3      	lsls	r3, r6, #2
    3884:	58eb      	ldr	r3, [r5, r3]
    3886:	4798      	blx	r3
    3888:	3601      	adds	r6, #1
    388a:	e7f2      	b.n	3872 <__libc_init_array+0x1e>
    388c:	00003b40 	.word	0x00003b40
    3890:	00003b40 	.word	0x00003b40
    3894:	00003b40 	.word	0x00003b40
    3898:	00003b44 	.word	0x00003b44

0000389c <__utoa>:
    389c:	b5f0      	push	{r4, r5, r6, r7, lr}
    389e:	0017      	movs	r7, r2
    38a0:	b08f      	sub	sp, #60	; 0x3c
    38a2:	2225      	movs	r2, #37	; 0x25
    38a4:	0006      	movs	r6, r0
    38a6:	000d      	movs	r5, r1
    38a8:	a804      	add	r0, sp, #16
    38aa:	4918      	ldr	r1, [pc, #96]	; (390c <__utoa+0x70>)
    38ac:	f000 f834 	bl	3918 <memcpy>
    38b0:	aa04      	add	r2, sp, #16
    38b2:	1ebb      	subs	r3, r7, #2
    38b4:	2400      	movs	r4, #0
    38b6:	9203      	str	r2, [sp, #12]
    38b8:	2b22      	cmp	r3, #34	; 0x22
    38ba:	d905      	bls.n	38c8 <__utoa+0x2c>
    38bc:	702c      	strb	r4, [r5, #0]
    38be:	0025      	movs	r5, r4
    38c0:	0028      	movs	r0, r5
    38c2:	b00f      	add	sp, #60	; 0x3c
    38c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    38c6:	9c01      	ldr	r4, [sp, #4]
    38c8:	1c63      	adds	r3, r4, #1
    38ca:	9301      	str	r3, [sp, #4]
    38cc:	18eb      	adds	r3, r5, r3
    38ce:	9300      	str	r3, [sp, #0]
    38d0:	0030      	movs	r0, r6
    38d2:	3b01      	subs	r3, #1
    38d4:	0039      	movs	r1, r7
    38d6:	9302      	str	r3, [sp, #8]
    38d8:	f7fe fc1c 	bl	2114 <__aeabi_uidivmod>
    38dc:	9b03      	ldr	r3, [sp, #12]
    38de:	9a02      	ldr	r2, [sp, #8]
    38e0:	5c5b      	ldrb	r3, [r3, r1]
    38e2:	0030      	movs	r0, r6
    38e4:	7013      	strb	r3, [r2, #0]
    38e6:	0039      	movs	r1, r7
    38e8:	f7fe fb8e 	bl	2008 <__udivsi3>
    38ec:	1e06      	subs	r6, r0, #0
    38ee:	d1ea      	bne.n	38c6 <__utoa+0x2a>
    38f0:	9b00      	ldr	r3, [sp, #0]
    38f2:	7018      	strb	r0, [r3, #0]
    38f4:	002b      	movs	r3, r5
    38f6:	1b5a      	subs	r2, r3, r5
    38f8:	4294      	cmp	r4, r2
    38fa:	dde1      	ble.n	38c0 <__utoa+0x24>
    38fc:	781a      	ldrb	r2, [r3, #0]
    38fe:	5d29      	ldrb	r1, [r5, r4]
    3900:	7019      	strb	r1, [r3, #0]
    3902:	552a      	strb	r2, [r5, r4]
    3904:	3301      	adds	r3, #1
    3906:	3c01      	subs	r4, #1
    3908:	e7f5      	b.n	38f6 <__utoa+0x5a>
    390a:	46c0      	nop			; (mov r8, r8)
    390c:	00003b0c 	.word	0x00003b0c

00003910 <utoa>:
    3910:	b510      	push	{r4, lr}
    3912:	f7ff ffc3 	bl	389c <__utoa>
    3916:	bd10      	pop	{r4, pc}

00003918 <memcpy>:
    3918:	2300      	movs	r3, #0
    391a:	b510      	push	{r4, lr}
    391c:	429a      	cmp	r2, r3
    391e:	d100      	bne.n	3922 <memcpy+0xa>
    3920:	bd10      	pop	{r4, pc}
    3922:	5ccc      	ldrb	r4, [r1, r3]
    3924:	54c4      	strb	r4, [r0, r3]
    3926:	3301      	adds	r3, #1
    3928:	e7f8      	b.n	391c <memcpy+0x4>
	...

0000392c <_AD_reg>:
    392c:	0280 0382 0385 0288 028a 018f 0292 0294     ................
    393c:	0296 0000 2e2e 682f 6c61 732f 6372 682f     ....../hal/src/h
    394c:	6c61 615f 6364 735f 6e79 2e63 0063 0000     al_adc_sync.c...
    395c:	2e2e 682f 6c61 732f 6372 682f 6c61 695f     ../hal/src/hal_i
    396c:	6332 6d5f 735f 6e79 2e63 0063 2e2e 682f     2c_m_sync.c.../h
    397c:	6c61 732f 6372 682f 6c61 695f 2e6f 0063     al/src/hal_io.c.

0000398c <_adcs>:
    398c:	0000 0501 0000 1807 0000 0144 0000 0000     ..........D.....
	...
    39a8:	2e2e 682f 6c70 612f 6364 682f 6c70 615f     ../hpl/adc/hpl_a
    39b8:	6364 632e 0000 0000                         dc.c....

000039c0 <_usarts>:
	...

000039d4 <_i2cms>:
    39d4:	0001 0000 0014 0020 0100 0000 0f0e 0000     ...... .........
    39e4:	0000 00d7 0900 003d                         ......=.

000039ec <_i2css>:
	...

000039fc <sercomspi_regs>:
	...
    3a10:	2e2e 682f 6c70 732f 7265 6f63 2f6d 7068     ../hpl/sercom/hp
    3a20:	5f6c 6573 6372 6d6f 632e 0000 1c18 0000     l_sercom.c......
    3a30:	1c28 0000 1c38 0000 1c48 0000 1c58 0000     (...8...H...X...
    3a40:	1c68 0000 1c7e 0000 1c90 0000 1cac 0000     h...~...........
    3a50:	1cc8 0000 1ce4 0000 1cf0 0000 1d02 0000     ................
    3a60:	1d14 0000 1e9e 0000 1eac 0000 1eb2 0000     ................
    3a70:	1ea2 0000 1ea2 0000 1ea2 0000 1ea2 0000     ................
    3a80:	1eb8 0000 1ee8 0000 1f00 0000 2528 0000     ............(%..
    3a90:	250a 0000 24c4 0000 23e2 0000 24c4 0000     .%...$...#...$..
    3aa0:	24fc 0000 24c4 0000 23e2 0000 250a 0000     .$...$...#...%..
    3ab0:	250a 0000 24fc 0000 23e2 0000 23da 0000     .%...$...#...#..
    3ac0:	23da 0000 23da 0000 2740 0000 2b88 0000     .#...#..@'...+..
    3ad0:	2a48 0000 2a48 0000 2a44 0000 2b60 0000     H*..H*..D*..`+..
    3ae0:	2b60 0000 2b52 0000 2a44 0000 2b60 0000     `+..R+..D*..`+..
    3af0:	2b52 0000 2b60 0000 2a44 0000 2b68 0000     R+..`+..D*..h+..
    3b00:	2b68 0000 2b68 0000 2d6c 0000 3130 3332     h+..h+..l-..0123
    3b10:	3534 3736 3938 6261 6463 6665 6867 6a69     456789abcdefghij
    3b20:	6c6b 6e6d 706f 7271 7473 7675 7877 7a79     klmnopqrstuvwxyz
    3b30:	0000 0000                                   ....

00003b34 <_init>:
    3b34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    3b36:	46c0      	nop			; (mov r8, r8)
    3b38:	bcf8      	pop	{r3, r4, r5, r6, r7}
    3b3a:	bc08      	pop	{r3}
    3b3c:	469e      	mov	lr, r3
    3b3e:	4770      	bx	lr

00003b40 <__init_array_start>:
    3b40:	000000dd 	.word	0x000000dd

00003b44 <_fini>:
    3b44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    3b46:	46c0      	nop			; (mov r8, r8)
    3b48:	bcf8      	pop	{r3, r4, r5, r6, r7}
    3b4a:	bc08      	pop	{r3}
    3b4c:	469e      	mov	lr, r3
    3b4e:	4770      	bx	lr

00003b50 <__fini_array_start>:
    3b50:	000000b5 	.word	0x000000b5
