-- generated by newgenasym Mon Sep 20 10:54:35 2004

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity qte_14 is
    port (    
	A:         INOUT  STD_LOGIC_VECTOR (14 DOWNTO 1);    
	B:         INOUT  STD_LOGIC_VECTOR (14 DOWNTO 1);    
	GNDD:      INOUT  STD_LOGIC);
end qte_14;
