Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Fri Dec  6 18:17:01 2024
| Host         : DESKTOP-S7QFKVR running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file system_control_sets_placed.rpt
| Design       : system
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    46 |
|    Minimum number of control sets                        |    46 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   111 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    46 |
| >= 0 to < 4        |     9 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |    25 |
| >= 8 to < 10       |     6 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              25 |           15 |
| No           | No                    | Yes                    |               4 |            2 |
| No           | Yes                   | No                     |              72 |           18 |
| Yes          | No                    | No                     |              32 |           16 |
| Yes          | No                    | Yes                    |              20 |           12 |
| Yes          | Yes                   | No                     |             176 |           58 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------+-----------------------------------------------------+-----------------------------------------+------------------+----------------+--------------+
|                  Clock Signal                  |                    Enable Signal                    |             Set/Reset Signal            | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------------+-----------------------------------------------------+-----------------------------------------+------------------+----------------+--------------+
|  baudClk_BUFG                                  | rx/dataOut[1]_i_1_n_0                               |                                         |                1 |              1 |         1.00 |
|  baudClk_BUFG                                  | rx/dataOut[5]_i_1_n_0                               |                                         |                1 |              1 |         1.00 |
|  baudClk_BUFG                                  | tx/bit_out_i_2_n_0                                  | tx/bit_out0                             |                1 |              1 |         1.00 |
|  baudClk_BUFG                                  | rx/dataOut[0]_i_1_n_0                               |                                         |                1 |              1 |         1.00 |
|  baudClk_BUFG                                  | rx/dataOut[2]_i_1_n_0                               |                                         |                1 |              1 |         1.00 |
|  baudClk_BUFG                                  | rx/dataOut[7]_i_1_n_0                               |                                         |                1 |              1 |         1.00 |
|  baudClk_BUFG                                  | rx/dataOut[4]_i_1_n_0                               |                                         |                1 |              1 |         1.00 |
|  baudClk_BUFG                                  | rx/dataOut[3]_i_1_n_0                               |                                         |                1 |              1 |         1.00 |
|  baudClk_BUFG                                  | rx/dataOut[6]_i_1_n_0                               |                                         |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                 |                                                     | btnR_IBUF                               |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                                 | nolabel_line92/currentline1                         | btnR_IBUF                               |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG                                 | nolabel_line92/readAscii[7][6]_i_2_n_0              | nolabel_line92/readAscii[7][6]_i_1_n_0  |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG                                 | nolabel_line92/readAscii[8][6]_i_2_n_0              | nolabel_line92/readAscii[8][6]_i_1_n_0  |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                                 | nolabel_line92/readAscii[5][6]_i_2_n_0              | nolabel_line92/readAscii[5][6]_i_1_n_0  |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                                 | nolabel_line92/readAscii[6][6]_i_2_n_0              | nolabel_line92/readAscii[6][6]_i_1_n_0  |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG                                 | nolabel_line92/readAscii[4][6]_i_2_n_0              | nolabel_line92/readAscii[4][6]_i_1_n_0  |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                                 |                                                     |                                         |                4 |              7 |         1.75 |
|  clk_IBUF_BUFG                                 | nolabel_line92/readAscii[9][6]_i_2_n_0              | nolabel_line92/readAscii[9][6]_i_1_n_0  |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                                 | nolabel_line92/readAscii[0][6]_i_2_n_0              | nolabel_line92/readAscii[0][6]_i_1_n_0  |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                                 | nolabel_line92/readAscii[10][6]_i_2_n_0             | nolabel_line92/readAscii[10][6]_i_1_n_0 |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG                                 | nolabel_line92/readAscii[11][6]_i_2_n_0             | nolabel_line92/readAscii[11][6]_i_1_n_0 |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                                 | nolabel_line92/readAscii[21][6]_i_2_n_0             | nolabel_line92/readAscii[21][6]_i_1_n_0 |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                                 | nolabel_line92/readAscii[12][6]_i_2_n_0             | nolabel_line92/readAscii[12][6]_i_1_n_0 |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG                                 | nolabel_line92/readAscii[19][6]_i_2_n_0             | nolabel_line92/readAscii[19][6]_i_1_n_0 |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                                 | nolabel_line92/readAscii[13][6]_i_2_n_0             | nolabel_line92/readAscii[13][6]_i_1_n_0 |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG                                 | nolabel_line92/readAscii[17][6]_i_2_n_0             | nolabel_line92/readAscii[17][6]_i_1_n_0 |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                                 | nolabel_line92/readAscii[22][6]_i_2_n_0             | nolabel_line92/readAscii[22][6]_i_1_n_0 |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                                 | nolabel_line92/readAscii[1][6]_i_2_n_0              | nolabel_line92/readAscii[1][6]_i_1_n_0  |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                                 | nolabel_line92/readAscii[18][6]_i_2_n_0             | nolabel_line92/readAscii[18][6]_i_1_n_0 |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG                                 | nolabel_line92/readAscii[2][6]_i_2_n_0              | nolabel_line92/readAscii[2][6]_i_1_n_0  |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG                                 | nolabel_line92/readAscii[3][6]_i_2_n_0              | nolabel_line92/readAscii[3][6]_i_1_n_0  |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                                 | nolabel_line92/readAscii[15][6]_i_2_n_0             | nolabel_line92/readAscii[15][6]_i_1_n_0 |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                                 | nolabel_line92/readAscii[14][6]_i_2_n_0             | nolabel_line92/readAscii[14][6]_i_1_n_0 |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG                                 | nolabel_line92/readAscii[16][6]_i_2_n_0             | nolabel_line92/readAscii[16][6]_i_1_n_0 |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                                 | nolabel_line92/readAscii[20][6]_i_2_n_0             | nolabel_line92/readAscii[20][6]_i_1_n_0 |                3 |              7 |         2.33 |
|  baudClk_BUFG                                  |                                                     | tx/count[7]_i_1_n_0                     |                2 |              8 |         4.00 |
|  baudClk_BUFG                                  | rx/E[0]                                             |                                         |                5 |              8 |         1.60 |
|  baudClk_BUFG                                  | tx/temp[7]_i_1_n_0                                  |                                         |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                                 | lastTransmit                                        |                                         |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                                 | rx/last_rec_reg[0]                                  | btnR_IBUF                               |                3 |              8 |         2.67 |
|  nolabel_line92/rom/rom_addr_next_reg_rep_n_15 |                                                     |                                         |                4 |              8 |         2.00 |
|  baudClk_BUFG                                  |                                                     |                                         |                7 |             10 |         1.43 |
|  clk_IBUF_BUFG                                 | nolabel_line92/vga_sync_unit/v_count_reg0           | btnR_IBUF                               |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG                                 | nolabel_line92/vga_sync_unit/h_count_reg[9]_i_1_n_0 | btnR_IBUF                               |                6 |             10 |         1.67 |
|  baudClk_BUFG                                  |                                                     | rx/count[0]_i_1_n_0                     |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG                                 |                                                     | baudRateInst/clear                      |                8 |             32 |         4.00 |
+------------------------------------------------+-----------------------------------------------------+-----------------------------------------+------------------+----------------+--------------+


