{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1673258335463 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1673258335463 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan  9 11:58:54 2023 " "Processing started: Mon Jan  9 11:58:54 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1673258335463 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673258335463 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off stopwatch -c stopwatch " "Command: quartus_map --read_settings_files=on --write_settings_files=off stopwatch -c stopwatch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673258335463 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1673258335892 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1673258335892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtractor4.sv 1 1 " "Found 1 design units, including 1 entities, in source file subtractor4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Subtractor4 " "Found entity 1: Subtractor4" {  } { { "Subtractor4.sv" "" { Text "E:/UST/CIE 239 - Digital/FPGA_Project/Subtractor4.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673258342900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673258342900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stopwatch_seven_seg.sv 1 1 " "Found 1 design units, including 1 entities, in source file stopwatch_seven_seg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 STOPWATCH_Seven_Seg " "Found entity 1: STOPWATCH_Seven_Seg" {  } { { "STOPWATCH_Seven_Seg.sv" "" { Text "E:/UST/CIE 239 - Digital/FPGA_Project/STOPWATCH_Seven_Seg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673258342901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673258342901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stopwatch.sv 1 1 " "Found 1 design units, including 1 entities, in source file stopwatch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 STOPWATCH " "Found entity 1: STOPWATCH" {  } { { "STOPWATCH.sv" "" { Text "E:/UST/CIE 239 - Digital/FPGA_Project/STOPWATCH.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673258342903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673258342903 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a seven_seg_decoder.sv(4) " "Verilog HDL Declaration information at seven_seg_decoder.sv(4): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "seven_seg_decoder.sv" "" { Text "E:/UST/CIE 239 - Digital/FPGA_Project/seven_seg_decoder.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1673258342904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_seg_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file seven_seg_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_decoder " "Found entity 1: seven_seg_decoder" {  } { { "seven_seg_decoder.sv" "" { Text "E:/UST/CIE 239 - Digital/FPGA_Project/seven_seg_decoder.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673258342905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673258342905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "s1_block.sv 1 1 " "Found 1 design units, including 1 entities, in source file s1_block.sv" { { "Info" "ISGN_ENTITY_NAME" "1 S1_block " "Found entity 1: S1_block" {  } { { "S1_block.sv" "" { Text "E:/UST/CIE 239 - Digital/FPGA_Project/S1_block.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673258342906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673258342906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "s0_block.sv 1 1 " "Found 1 design units, including 1 entities, in source file s0_block.sv" { { "Info" "ISGN_ENTITY_NAME" "1 S0_block " "Found entity 1: S0_block" {  } { { "S0_block.sv" "" { Text "E:/UST/CIE 239 - Digital/FPGA_Project/S0_block.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673258342907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673258342907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register4_syncr.sv 1 1 " "Found 1 design units, including 1 entities, in source file register4_syncr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Register4_SyncR " "Found entity 1: Register4_SyncR" {  } { { "Register4_SyncR.sv" "" { Text "E:/UST/CIE 239 - Digital/FPGA_Project/Register4_SyncR.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673258342908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673258342908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or3_mod.sv 1 1 " "Found 1 design units, including 1 entities, in source file or3_mod.sv" { { "Info" "ISGN_ENTITY_NAME" "1 OR3_mod " "Found entity 1: OR3_mod" {  } { { "OR3_mod.sv" "" { Text "E:/UST/CIE 239 - Digital/FPGA_Project/OR3_mod.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673258342909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673258342909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nor4_mod.sv 1 1 " "Found 1 design units, including 1 entities, in source file nor4_mod.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NOR4_mod " "Found entity 1: NOR4_mod" {  } { { "NOR4_mod.sv" "" { Text "E:/UST/CIE 239 - Digital/FPGA_Project/NOR4_mod.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673258342910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673258342910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MUX4 " "Found entity 1: MUX4" {  } { { "MUX4.sv" "" { Text "E:/UST/CIE 239 - Digital/FPGA_Project/MUX4.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673258342912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673258342912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MUX2 " "Found entity 1: MUX2" {  } { { "MUX2.sv" "" { Text "E:/UST/CIE 239 - Digital/FPGA_Project/MUX2.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673258342913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673258342913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m1_block.sv 1 1 " "Found 1 design units, including 1 entities, in source file m1_block.sv" { { "Info" "ISGN_ENTITY_NAME" "1 M1_block " "Found entity 1: M1_block" {  } { { "M1_block.sv" "" { Text "E:/UST/CIE 239 - Digital/FPGA_Project/M1_block.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673258342914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673258342914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m0_block.sv 1 1 " "Found 1 design units, including 1 entities, in source file m0_block.sv" { { "Info" "ISGN_ENTITY_NAME" "1 M0_block " "Found entity 1: M0_block" {  } { { "M0_block.sv" "" { Text "E:/UST/CIE 239 - Digital/FPGA_Project/M0_block.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673258342915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673258342915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jk_ff.sv 1 1 " "Found 1 design units, including 1 entities, in source file jk_ff.sv" { { "Info" "ISGN_ENTITY_NAME" "1 JK_FF " "Found entity 1: JK_FF" {  } { { "JK_FF.sv" "" { Text "E:/UST/CIE 239 - Digital/FPGA_Project/JK_FF.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673258342917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673258342917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fa4.sv 1 1 " "Found 1 design units, including 1 entities, in source file fa4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FA4 " "Found entity 1: FA4" {  } { { "FA4.sv" "" { Text "E:/UST/CIE 239 - Digital/FPGA_Project/FA4.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673258342918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673258342918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fa.sv 1 1 " "Found 1 design units, including 1 entities, in source file fa.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FA " "Found entity 1: FA" {  } { { "FA.sv" "" { Text "E:/UST/CIE 239 - Digital/FPGA_Project/FA.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673258342919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673258342919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "error1_out.sv 1 1 " "Found 1 design units, including 1 entities, in source file error1_out.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Error1_out " "Found entity 1: Error1_out" {  } { { "Error1_out.sv" "" { Text "E:/UST/CIE 239 - Digital/FPGA_Project/Error1_out.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673258342920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673258342920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "error1.sv 1 1 " "Found 1 design units, including 1 entities, in source file error1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Error1 " "Found entity 1: Error1" {  } { { "Error1.sv" "" { Text "E:/UST/CIE 239 - Digital/FPGA_Project/Error1.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673258342921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673258342921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff_mod.sv 1 1 " "Found 1 design units, including 1 entities, in source file dff_mod.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DFF_mod " "Found entity 1: DFF_mod" {  } { { "DFF_mod.sv" "" { Text "E:/UST/CIE 239 - Digital/FPGA_Project/DFF_mod.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673258342922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673258342922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff_syncr.sv 1 1 " "Found 1 design units, including 1 entities, in source file d_ff_syncr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 D_FF_SyncR " "Found entity 1: D_FF_SyncR" {  } { { "D_FF_SyncR.sv" "" { Text "E:/UST/CIE 239 - Digital/FPGA_Project/D_FF_SyncR.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673258342924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673258342924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator4.sv 1 1 " "Found 1 design units, including 1 entities, in source file comparator4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Comparator4 " "Found entity 1: Comparator4" {  } { { "Comparator4.sv" "" { Text "E:/UST/CIE 239 - Digital/FPGA_Project/Comparator4.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673258342925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673258342925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_dividor.sv 1 1 " "Found 1 design units, including 1 entities, in source file clock_dividor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clock_dividor " "Found entity 1: clock_dividor" {  } { { "clock_dividor.sv" "" { Text "E:/UST/CIE 239 - Digital/FPGA_Project/clock_dividor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673258342926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673258342926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clckdividerhalfhz.sv 1 1 " "Found 1 design units, including 1 entities, in source file clckdividerhalfhz.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clckdividerhalfhz " "Found entity 1: clckdividerhalfhz" {  } { { "clckdividerhalfhz.sv" "" { Text "E:/UST/CIE 239 - Digital/FPGA_Project/clckdividerhalfhz.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673258342927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673258342927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clckdivider2hz.sv 1 1 " "Found 1 design units, including 1 entities, in source file clckdivider2hz.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clckdivider2hz " "Found entity 1: clckdivider2hz" {  } { { "clckdivider2hz.sv" "" { Text "E:/UST/CIE 239 - Digital/FPGA_Project/clckdivider2hz.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673258342928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673258342928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clckdivider1hz.sv 1 1 " "Found 1 design units, including 1 entities, in source file clckdivider1hz.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clckdivider1hz " "Found entity 1: clckdivider1hz" {  } { { "clckdivider1hz.sv" "" { Text "E:/UST/CIE 239 - Digital/FPGA_Project/clckdivider1hz.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673258342929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673258342929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and4_mod.sv 1 1 " "Found 1 design units, including 1 entities, in source file and4_mod.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AND4_mod " "Found entity 1: AND4_mod" {  } { { "AND4_mod.sv" "" { Text "E:/UST/CIE 239 - Digital/FPGA_Project/AND4_mod.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673258342930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673258342930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/stopwatch_leds.sv 1 1 " "Found 1 design units, including 1 entities, in source file output_files/stopwatch_leds.sv" { { "Info" "ISGN_ENTITY_NAME" "1 STOPWATCH_LEDS " "Found entity 1: STOPWATCH_LEDS" {  } { { "output_files/STOPWATCH_LEDS.sv" "" { Text "E:/UST/CIE 239 - Digital/FPGA_Project/output_files/STOPWATCH_LEDS.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673258342932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673258342932 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk STOPWATCH_Seven_Seg.sv(11) " "Verilog HDL Implicit Net warning at STOPWATCH_Seven_Seg.sv(11): created implicit net for \"clk\"" {  } { { "STOPWATCH_Seven_Seg.sv" "" { Text "E:/UST/CIE 239 - Digital/FPGA_Project/STOPWATCH_Seven_Seg.sv" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673258342932 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "M40_out S1_block.sv(45) " "Verilog HDL Implicit Net warning at S1_block.sv(45): created implicit net for \"M40_out\"" {  } { { "S1_block.sv" "" { Text "E:/UST/CIE 239 - Digital/FPGA_Project/S1_block.sv" 45 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673258342932 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "M41_out M1_block.sv(33) " "Verilog HDL Implicit Net warning at M1_block.sv(33): created implicit net for \"M41_out\"" {  } { { "M1_block.sv" "" { Text "E:/UST/CIE 239 - Digital/FPGA_Project/M1_block.sv" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673258342932 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and2 JK_FF.sv(9) " "Verilog HDL Implicit Net warning at JK_FF.sv(9): created implicit net for \"and2\"" {  } { { "JK_FF.sv" "" { Text "E:/UST/CIE 239 - Digital/FPGA_Project/JK_FF.sv" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673258342932 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk STOPWATCH_LEDS.sv(11) " "Verilog HDL Implicit Net warning at STOPWATCH_LEDS.sv(11): created implicit net for \"clk\"" {  } { { "output_files/STOPWATCH_LEDS.sv" "" { Text "E:/UST/CIE 239 - Digital/FPGA_Project/output_files/STOPWATCH_LEDS.sv" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673258342932 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "STOPWATCH " "Elaborating entity \"STOPWATCH\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1673258342972 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "seven_segment_flag STOPWATCH.sv(7) " "Verilog HDL or VHDL warning at STOPWATCH.sv(7): object \"seven_segment_flag\" assigned a value but never read" {  } { { "STOPWATCH.sv" "" { Text "E:/UST/CIE 239 - Digital/FPGA_Project/STOPWATCH.sv" 7 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1673258342973 "|STOPWATCH"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "STOPWATCH_LEDS STOPWATCH_LEDS:K1 " "Elaborating entity \"STOPWATCH_LEDS\" for hierarchy \"STOPWATCH_LEDS:K1\"" {  } { { "STOPWATCH.sv" "K1" { Text "E:/UST/CIE 239 - Digital/FPGA_Project/STOPWATCH.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673258342974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_dividor STOPWATCH_LEDS:K1\|clock_dividor:H1 " "Elaborating entity \"clock_dividor\" for hierarchy \"STOPWATCH_LEDS:K1\|clock_dividor:H1\"" {  } { { "output_files/STOPWATCH_LEDS.sv" "H1" { Text "E:/UST/CIE 239 - Digital/FPGA_Project/output_files/STOPWATCH_LEDS.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673258342975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clckdivider1hz STOPWATCH_LEDS:K1\|clock_dividor:H1\|clckdivider1hz:clk1 " "Elaborating entity \"clckdivider1hz\" for hierarchy \"STOPWATCH_LEDS:K1\|clock_dividor:H1\|clckdivider1hz:clk1\"" {  } { { "clock_dividor.sv" "clk1" { Text "E:/UST/CIE 239 - Digital/FPGA_Project/clock_dividor.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673258342976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clckdividerhalfhz STOPWATCH_LEDS:K1\|clock_dividor:H1\|clckdividerhalfhz:clk2 " "Elaborating entity \"clckdividerhalfhz\" for hierarchy \"STOPWATCH_LEDS:K1\|clock_dividor:H1\|clckdividerhalfhz:clk2\"" {  } { { "clock_dividor.sv" "clk2" { Text "E:/UST/CIE 239 - Digital/FPGA_Project/clock_dividor.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673258342978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clckdivider2hz STOPWATCH_LEDS:K1\|clock_dividor:H1\|clckdivider2hz:clk3 " "Elaborating entity \"clckdivider2hz\" for hierarchy \"STOPWATCH_LEDS:K1\|clock_dividor:H1\|clckdivider2hz:clk3\"" {  } { { "clock_dividor.sv" "clk3" { Text "E:/UST/CIE 239 - Digital/FPGA_Project/clock_dividor.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673258342979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX4 STOPWATCH_LEDS:K1\|clock_dividor:H1\|MUX4:mux " "Elaborating entity \"MUX4\" for hierarchy \"STOPWATCH_LEDS:K1\|clock_dividor:H1\|MUX4:mux\"" {  } { { "clock_dividor.sv" "mux" { Text "E:/UST/CIE 239 - Digital/FPGA_Project/clock_dividor.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673258342980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2 STOPWATCH_LEDS:K1\|clock_dividor:H1\|MUX4:mux\|MUX2:M1 " "Elaborating entity \"MUX2\" for hierarchy \"STOPWATCH_LEDS:K1\|clock_dividor:H1\|MUX4:mux\|MUX2:M1\"" {  } { { "MUX4.sv" "M1" { Text "E:/UST/CIE 239 - Digital/FPGA_Project/MUX4.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673258342981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFF_mod STOPWATCH_LEDS:K1\|DFF_mod:H2 " "Elaborating entity \"DFF_mod\" for hierarchy \"STOPWATCH_LEDS:K1\|DFF_mod:H2\"" {  } { { "output_files/STOPWATCH_LEDS.sv" "H2" { Text "E:/UST/CIE 239 - Digital/FPGA_Project/output_files/STOPWATCH_LEDS.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673258342983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "S0_block STOPWATCH_LEDS:K1\|S0_block:H3 " "Elaborating entity \"S0_block\" for hierarchy \"STOPWATCH_LEDS:K1\|S0_block:H3\"" {  } { { "output_files/STOPWATCH_LEDS.sv" "H3" { Text "E:/UST/CIE 239 - Digital/FPGA_Project/output_files/STOPWATCH_LEDS.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673258342984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2 STOPWATCH_LEDS:K1\|S0_block:H3\|MUX2:M1 " "Elaborating entity \"MUX2\" for hierarchy \"STOPWATCH_LEDS:K1\|S0_block:H3\|MUX2:M1\"" {  } { { "S0_block.sv" "M1" { Text "E:/UST/CIE 239 - Digital/FPGA_Project/S0_block.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673258342985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA4 STOPWATCH_LEDS:K1\|S0_block:H3\|FA4:M2 " "Elaborating entity \"FA4\" for hierarchy \"STOPWATCH_LEDS:K1\|S0_block:H3\|FA4:M2\"" {  } { { "S0_block.sv" "M2" { Text "E:/UST/CIE 239 - Digital/FPGA_Project/S0_block.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673258342985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA STOPWATCH_LEDS:K1\|S0_block:H3\|FA4:M2\|FA:A1 " "Elaborating entity \"FA\" for hierarchy \"STOPWATCH_LEDS:K1\|S0_block:H3\|FA4:M2\|FA:A1\"" {  } { { "FA4.sv" "A1" { Text "E:/UST/CIE 239 - Digital/FPGA_Project/FA4.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673258342986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND4_mod STOPWATCH_LEDS:K1\|S0_block:H3\|AND4_mod:M3 " "Elaborating entity \"AND4_mod\" for hierarchy \"STOPWATCH_LEDS:K1\|S0_block:H3\|AND4_mod:M3\"" {  } { { "S0_block.sv" "M3" { Text "E:/UST/CIE 239 - Digital/FPGA_Project/S0_block.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673258342988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR3_mod STOPWATCH_LEDS:K1\|S0_block:H3\|OR3_mod:M9 " "Elaborating entity \"OR3_mod\" for hierarchy \"STOPWATCH_LEDS:K1\|S0_block:H3\|OR3_mod:M9\"" {  } { { "S0_block.sv" "M9" { Text "E:/UST/CIE 239 - Digital/FPGA_Project/S0_block.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673258342989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register4_SyncR STOPWATCH_LEDS:K1\|S0_block:H3\|Register4_SyncR:RR " "Elaborating entity \"Register4_SyncR\" for hierarchy \"STOPWATCH_LEDS:K1\|S0_block:H3\|Register4_SyncR:RR\"" {  } { { "S0_block.sv" "RR" { Text "E:/UST/CIE 239 - Digital/FPGA_Project/S0_block.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673258342991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF_SyncR STOPWATCH_LEDS:K1\|S0_block:H3\|Register4_SyncR:RR\|D_FF_SyncR:M1 " "Elaborating entity \"D_FF_SyncR\" for hierarchy \"STOPWATCH_LEDS:K1\|S0_block:H3\|Register4_SyncR:RR\|D_FF_SyncR:M1\"" {  } { { "Register4_SyncR.sv" "M1" { Text "E:/UST/CIE 239 - Digital/FPGA_Project/Register4_SyncR.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673258342992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "S1_block STOPWATCH_LEDS:K1\|S1_block:H4 " "Elaborating entity \"S1_block\" for hierarchy \"STOPWATCH_LEDS:K1\|S1_block:H4\"" {  } { { "output_files/STOPWATCH_LEDS.sv" "H4" { Text "E:/UST/CIE 239 - Digital/FPGA_Project/output_files/STOPWATCH_LEDS.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673258342994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparator4 STOPWATCH_LEDS:K1\|S1_block:H4\|Comparator4:M11 " "Elaborating entity \"Comparator4\" for hierarchy \"STOPWATCH_LEDS:K1\|S1_block:H4\|Comparator4:M11\"" {  } { { "S1_block.sv" "M11" { Text "E:/UST/CIE 239 - Digital/FPGA_Project/S1_block.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673258342997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Subtractor4 STOPWATCH_LEDS:K1\|S1_block:H4\|Comparator4:M11\|Subtractor4:M1 " "Elaborating entity \"Subtractor4\" for hierarchy \"STOPWATCH_LEDS:K1\|S1_block:H4\|Comparator4:M11\|Subtractor4:M1\"" {  } { { "Comparator4.sv" "M1" { Text "E:/UST/CIE 239 - Digital/FPGA_Project/Comparator4.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673258342998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX4 STOPWATCH_LEDS:K1\|S1_block:H4\|MUX4:M25 " "Elaborating entity \"MUX4\" for hierarchy \"STOPWATCH_LEDS:K1\|S1_block:H4\|MUX4:M25\"" {  } { { "S1_block.sv" "M25" { Text "E:/UST/CIE 239 - Digital/FPGA_Project/S1_block.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673258343003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "M0_block STOPWATCH_LEDS:K1\|M0_block:H5 " "Elaborating entity \"M0_block\" for hierarchy \"STOPWATCH_LEDS:K1\|M0_block:H5\"" {  } { { "output_files/STOPWATCH_LEDS.sv" "H5" { Text "E:/UST/CIE 239 - Digital/FPGA_Project/output_files/STOPWATCH_LEDS.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673258343007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "M1_block STOPWATCH_LEDS:K1\|M1_block:H6 " "Elaborating entity \"M1_block\" for hierarchy \"STOPWATCH_LEDS:K1\|M1_block:H6\"" {  } { { "output_files/STOPWATCH_LEDS.sv" "H6" { Text "E:/UST/CIE 239 - Digital/FPGA_Project/output_files/STOPWATCH_LEDS.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673258343017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Error1_out STOPWATCH_LEDS:K1\|Error1_out:H7 " "Elaborating entity \"Error1_out\" for hierarchy \"STOPWATCH_LEDS:K1\|Error1_out:H7\"" {  } { { "output_files/STOPWATCH_LEDS.sv" "H7" { Text "E:/UST/CIE 239 - Digital/FPGA_Project/output_files/STOPWATCH_LEDS.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673258343023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Error1 STOPWATCH_LEDS:K1\|Error1_out:H7\|Error1:M20 " "Elaborating entity \"Error1\" for hierarchy \"STOPWATCH_LEDS:K1\|Error1_out:H7\|Error1:M20\"" {  } { { "Error1_out.sv" "M20" { Text "E:/UST/CIE 239 - Digital/FPGA_Project/Error1_out.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673258343024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JK_FF STOPWATCH_LEDS:K1\|Error1_out:H7\|JK_FF:M1 " "Elaborating entity \"JK_FF\" for hierarchy \"STOPWATCH_LEDS:K1\|Error1_out:H7\|JK_FF:M1\"" {  } { { "Error1_out.sv" "M1" { Text "E:/UST/CIE 239 - Digital/FPGA_Project/Error1_out.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673258343026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_decoder seven_seg_decoder:KS0 " "Elaborating entity \"seven_seg_decoder\" for hierarchy \"seven_seg_decoder:KS0\"" {  } { { "STOPWATCH.sv" "KS0" { Text "E:/UST/CIE 239 - Digital/FPGA_Project/STOPWATCH.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673258343031 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "STOPWATCH_LEDS:K1\|clock_dividor:H1\|MUX4:mux\|y1\[3\] " "Net \"STOPWATCH_LEDS:K1\|clock_dividor:H1\|MUX4:mux\|y1\[3\]\" is missing source, defaulting to GND" {  } { { "MUX4.sv" "y1\[3\]" { Text "E:/UST/CIE 239 - Digital/FPGA_Project/MUX4.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1673258343086 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "STOPWATCH_LEDS:K1\|clock_dividor:H1\|MUX4:mux\|y1\[2\] " "Net \"STOPWATCH_LEDS:K1\|clock_dividor:H1\|MUX4:mux\|y1\[2\]\" is missing source, defaulting to GND" {  } { { "MUX4.sv" "y1\[2\]" { Text "E:/UST/CIE 239 - Digital/FPGA_Project/MUX4.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1673258343086 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "STOPWATCH_LEDS:K1\|clock_dividor:H1\|MUX4:mux\|y1\[1\] " "Net \"STOPWATCH_LEDS:K1\|clock_dividor:H1\|MUX4:mux\|y1\[1\]\" is missing source, defaulting to GND" {  } { { "MUX4.sv" "y1\[1\]" { Text "E:/UST/CIE 239 - Digital/FPGA_Project/MUX4.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1673258343086 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "STOPWATCH_LEDS:K1\|clock_dividor:H1\|MUX4:mux\|y2\[3\] " "Net \"STOPWATCH_LEDS:K1\|clock_dividor:H1\|MUX4:mux\|y2\[3\]\" is missing source, defaulting to GND" {  } { { "MUX4.sv" "y2\[3\]" { Text "E:/UST/CIE 239 - Digital/FPGA_Project/MUX4.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1673258343086 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "STOPWATCH_LEDS:K1\|clock_dividor:H1\|MUX4:mux\|y2\[2\] " "Net \"STOPWATCH_LEDS:K1\|clock_dividor:H1\|MUX4:mux\|y2\[2\]\" is missing source, defaulting to GND" {  } { { "MUX4.sv" "y2\[2\]" { Text "E:/UST/CIE 239 - Digital/FPGA_Project/MUX4.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1673258343086 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "STOPWATCH_LEDS:K1\|clock_dividor:H1\|MUX4:mux\|y2\[1\] " "Net \"STOPWATCH_LEDS:K1\|clock_dividor:H1\|MUX4:mux\|y2\[1\]\" is missing source, defaulting to GND" {  } { { "MUX4.sv" "y2\[1\]" { Text "E:/UST/CIE 239 - Digital/FPGA_Project/MUX4.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1673258343086 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1673258343086 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "STOPWATCH_LEDS:K1\|clock_dividor:H1\|MUX4:mux\|MUX2:M3\|y\[0\] " "Found clock multiplexer STOPWATCH_LEDS:K1\|clock_dividor:H1\|MUX4:mux\|MUX2:M3\|y\[0\]" {  } { { "MUX2.sv" "" { Text "E:/UST/CIE 239 - Digital/FPGA_Project/MUX2.sv" 8 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1673258343303 "|STOPWATCH|STOPWATCH_LEDS:K1|clock_dividor:H1|MUX4:mux|MUX2:M3|y[0]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "STOPWATCH_LEDS:K1\|clock_dividor:H1\|MUX4:mux\|MUX2:M2\|y\[0\] " "Found clock multiplexer STOPWATCH_LEDS:K1\|clock_dividor:H1\|MUX4:mux\|MUX2:M2\|y\[0\]" {  } { { "MUX2.sv" "" { Text "E:/UST/CIE 239 - Digital/FPGA_Project/MUX2.sv" 8 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1673258343303 "|STOPWATCH|STOPWATCH_LEDS:K1|clock_dividor:H1|MUX4:mux|MUX2:M2|y[0]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "STOPWATCH_LEDS:K1\|clock_dividor:H1\|MUX4:mux\|MUX2:M1\|y\[0\] " "Found clock multiplexer STOPWATCH_LEDS:K1\|clock_dividor:H1\|MUX4:mux\|MUX2:M1\|y\[0\]" {  } { { "MUX2.sv" "" { Text "E:/UST/CIE 239 - Digital/FPGA_Project/MUX2.sv" 8 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1673258343303 "|STOPWATCH|STOPWATCH_LEDS:K1|clock_dividor:H1|MUX4:mux|MUX2:M1|y[0]"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1673258343303 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1673258343737 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "STOPWATCH_LEDS:K1\|DFF_mod:H2\|Q STOPWATCH_LEDS:K1\|DFF_mod:H2\|Q~_emulated STOPWATCH_LEDS:K1\|DFF_mod:H2\|Q~1 " "Register \"STOPWATCH_LEDS:K1\|DFF_mod:H2\|Q\" is converted into an equivalent circuit using register \"STOPWATCH_LEDS:K1\|DFF_mod:H2\|Q~_emulated\" and latch \"STOPWATCH_LEDS:K1\|DFF_mod:H2\|Q~1\"" {  } { { "DFF_mod.sv" "" { Text "E:/UST/CIE 239 - Digital/FPGA_Project/DFF_mod.sv" 4 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1673258343748 "|STOPWATCH|STOPWATCH_LEDS:K1|DFF_mod:H2|Q"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1673258343748 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1673258343961 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/UST/CIE 239 - Digital/FPGA_Project/output_files/stopwatch.map.smsg " "Generated suppressed messages file E:/UST/CIE 239 - Digital/FPGA_Project/output_files/stopwatch.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673258344482 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1673258344602 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673258344602 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "327 " "Implemented 327 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1673258344640 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1673258344640 ""} { "Info" "ICUT_CUT_TM_LCELLS" "292 " "Implemented 292 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1673258344640 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1673258344640 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4852 " "Peak virtual memory: 4852 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1673258344658 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan  9 11:59:04 2023 " "Processing ended: Mon Jan  9 11:59:04 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1673258344658 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1673258344658 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1673258344658 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1673258344658 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1673258347025 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1673258347026 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan  9 11:59:05 2023 " "Processing started: Mon Jan  9 11:59:05 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1673258347026 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1673258347026 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off stopwatch -c stopwatch " "Command: quartus_fit --read_settings_files=off --write_settings_files=off stopwatch -c stopwatch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1673258347026 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1673258347165 ""}
{ "Info" "0" "" "Project  = stopwatch" {  } {  } 0 0 "Project  = stopwatch" 0 0 "Fitter" 0 0 1673258347166 ""}
{ "Info" "0" "" "Revision = stopwatch" {  } {  } 0 0 "Revision = stopwatch" 0 0 "Fitter" 0 0 1673258347166 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1673258347236 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1673258347236 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "stopwatch EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"stopwatch\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1673258347244 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1673258347310 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1673258347310 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1673258347452 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1673258347459 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1673258347606 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1673258347606 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1673258347606 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1673258347606 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "E:/UST/CIE 239 - Digital/FPGA_Project/" { { 0 { 0 ""} 0 865 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1673258347608 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "E:/UST/CIE 239 - Digital/FPGA_Project/" { { 0 { 0 ""} 0 867 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1673258347608 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "E:/UST/CIE 239 - Digital/FPGA_Project/" { { 0 { 0 ""} 0 869 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1673258347608 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "E:/UST/CIE 239 - Digital/FPGA_Project/" { { 0 { 0 ""} 0 871 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1673258347608 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "E:/UST/CIE 239 - Digital/FPGA_Project/" { { 0 { 0 ""} 0 873 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1673258347608 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1673258347608 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1673258347609 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1673258348200 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "stopwatch.sdc " "Synopsys Design Constraints File file not found: 'stopwatch.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1673258348200 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1673258348201 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: K1\|H1\|mux\|M1\|y\[0\]  from: datac  to: combout " "Cell: K1\|H1\|mux\|M1\|y\[0\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1673258348203 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: K1\|H1\|mux\|M2\|y\[0\]  from: datac  to: combout " "Cell: K1\|H1\|mux\|M2\|y\[0\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1673258348203 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1673258348203 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1673258348205 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1673258348205 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1673258348205 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "in_clk~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node in_clk~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1673258348232 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "STOPWATCH_LEDS:K1\|clock_dividor:H1\|clckdivider1hz:clk1\|clock_out " "Destination node STOPWATCH_LEDS:K1\|clock_dividor:H1\|clckdivider1hz:clk1\|clock_out" {  } { { "clckdivider1hz.sv" "" { Text "E:/UST/CIE 239 - Digital/FPGA_Project/clckdivider1hz.sv" 3 -1 0 } } { "temporary_test_loc" "" { Generic "E:/UST/CIE 239 - Digital/FPGA_Project/" { { 0 { 0 ""} 0 371 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1673258348232 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "STOPWATCH_LEDS:K1\|clock_dividor:H1\|clckdividerhalfhz:clk2\|clock_out " "Destination node STOPWATCH_LEDS:K1\|clock_dividor:H1\|clckdividerhalfhz:clk2\|clock_out" {  } { { "clckdividerhalfhz.sv" "" { Text "E:/UST/CIE 239 - Digital/FPGA_Project/clckdividerhalfhz.sv" 3 -1 0 } } { "temporary_test_loc" "" { Generic "E:/UST/CIE 239 - Digital/FPGA_Project/" { { 0 { 0 ""} 0 339 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1673258348232 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "STOPWATCH_LEDS:K1\|clock_dividor:H1\|clckdivider2hz:clk3\|clock_out " "Destination node STOPWATCH_LEDS:K1\|clock_dividor:H1\|clckdivider2hz:clk3\|clock_out" {  } { { "clckdivider2hz.sv" "" { Text "E:/UST/CIE 239 - Digital/FPGA_Project/clckdivider2hz.sv" 3 -1 0 } } { "temporary_test_loc" "" { Generic "E:/UST/CIE 239 - Digital/FPGA_Project/" { { 0 { 0 ""} 0 307 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1673258348232 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1673258348232 ""}  } { { "STOPWATCH.sv" "" { Text "E:/UST/CIE 239 - Digital/FPGA_Project/STOPWATCH.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "E:/UST/CIE 239 - Digital/FPGA_Project/" { { 0 { 0 ""} 0 860 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1673258348232 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "STOPWATCH_LEDS:K1\|clock_dividor:H1\|MUX4:mux\|MUX2:M3\|y\[0\]  " "Automatically promoted node STOPWATCH_LEDS:K1\|clock_dividor:H1\|MUX4:mux\|MUX2:M3\|y\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1673258348232 ""}  } { { "MUX2.sv" "" { Text "E:/UST/CIE 239 - Digital/FPGA_Project/MUX2.sv" 8 -1 0 } } { "temporary_test_loc" "" { Generic "E:/UST/CIE 239 - Digital/FPGA_Project/" { { 0 { 0 ""} 0 471 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1673258348232 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1673258348429 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1673258348430 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1673258348430 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1673258348431 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1673258348432 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1673258348432 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1673258348432 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1673258348433 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1673258348433 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1673258348433 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1673258348433 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1673258348464 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1673258348466 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1673258348975 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1673258349062 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1673258349078 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1673258351095 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1673258351095 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1673258351330 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "E:/UST/CIE 239 - Digital/FPGA_Project/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 12 { 0 ""} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1673258352280 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1673258352280 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1673258353396 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1673258353396 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1673258353399 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.60 " "Total time spent on timing analysis during the Fitter is 0.60 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1673258353514 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1673258353525 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1673258353690 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1673258353691 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1673258353872 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1673258354552 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/UST/CIE 239 - Digital/FPGA_Project/output_files/stopwatch.fit.smsg " "Generated suppressed messages file E:/UST/CIE 239 - Digital/FPGA_Project/output_files/stopwatch.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1673258355258 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6540 " "Peak virtual memory: 6540 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1673258355546 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan  9 11:59:15 2023 " "Processing ended: Mon Jan  9 11:59:15 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1673258355546 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1673258355546 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1673258355546 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1673258355546 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1673258357621 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1673258357622 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan  9 11:59:16 2023 " "Processing started: Mon Jan  9 11:59:16 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1673258357622 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1673258357622 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off stopwatch -c stopwatch " "Command: quartus_asm --read_settings_files=off --write_settings_files=off stopwatch -c stopwatch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1673258357622 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1673258357965 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1673258358489 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1673258358516 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4712 " "Peak virtual memory: 4712 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1673258359094 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan  9 11:59:19 2023 " "Processing ended: Mon Jan  9 11:59:19 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1673258359094 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1673258359094 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1673258359094 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1673258359094 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1673258359798 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1673258361499 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1673258361500 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan  9 11:59:20 2023 " "Processing started: Mon Jan  9 11:59:20 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1673258361500 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1673258361500 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta stopwatch -c stopwatch " "Command: quartus_sta stopwatch -c stopwatch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1673258361500 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1673258361638 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1673258361786 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1673258361786 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1673258361832 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1673258361832 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1673258361991 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "stopwatch.sdc " "Synopsys Design Constraints File file not found: 'stopwatch.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1673258362006 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1673258362006 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name slowdown slowdown " "create_clock -period 1.000 -name slowdown slowdown" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1673258362007 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name in_clk in_clk " "create_clock -period 1.000 -name in_clk in_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1673258362007 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name reset reset " "create_clock -period 1.000 -name reset reset" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1673258362007 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1673258362007 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: K1\|H1\|mux\|M1\|y\[0\]  from: datad  to: combout " "Cell: K1\|H1\|mux\|M1\|y\[0\]  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1673258362009 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: K1\|H1\|mux\|M2\|y\[0\]  from: datad  to: combout " "Cell: K1\|H1\|mux\|M2\|y\[0\]  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1673258362009 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1673258362009 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1673258362010 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1673258362010 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1673258362011 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1673258362018 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1673258362037 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1673258362037 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.871 " "Worst-case setup slack is -6.871" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673258362041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673258362041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.871            -118.029 slowdown  " "   -6.871            -118.029 slowdown " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673258362041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.932            -218.666 in_clk  " "   -2.932            -218.666 in_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673258362041 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1673258362041 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.153 " "Worst-case hold slack is -0.153" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673258362044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673258362044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.153              -0.682 slowdown  " "   -0.153              -0.682 slowdown " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673258362044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.470               0.000 in_clk  " "    0.470               0.000 in_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673258362044 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1673258362044 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.341 " "Worst-case recovery slack is 0.341" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673258362049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673258362049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341               0.000 slowdown  " "    0.341               0.000 slowdown " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673258362049 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1673258362049 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.247 " "Worst-case removal slack is -0.247" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673258362052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673258362052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.247              -0.247 slowdown  " "   -0.247              -0.247 slowdown " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673258362052 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1673258362052 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673258362056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673258362056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -90.000 in_clk  " "   -3.000             -90.000 in_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673258362056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -25.000 slowdown  " "   -3.000             -25.000 slowdown " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673258362056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 reset  " "   -3.000              -3.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673258362056 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1673258362056 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1673258362129 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1673258362147 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1673258362474 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: K1\|H1\|mux\|M1\|y\[0\]  from: datad  to: combout " "Cell: K1\|H1\|mux\|M1\|y\[0\]  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1673258362507 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: K1\|H1\|mux\|M2\|y\[0\]  from: datad  to: combout " "Cell: K1\|H1\|mux\|M2\|y\[0\]  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1673258362507 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1673258362507 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1673258362508 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1673258362514 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1673258362514 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.096 " "Worst-case setup slack is -6.096" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673258362519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673258362519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.096            -104.250 slowdown  " "   -6.096            -104.250 slowdown " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673258362519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.565            -190.337 in_clk  " "   -2.565            -190.337 in_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673258362519 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1673258362519 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.212 " "Worst-case hold slack is -0.212" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673258362524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673258362524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.212              -0.842 slowdown  " "   -0.212              -0.842 slowdown " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673258362524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.422               0.000 in_clk  " "    0.422               0.000 in_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673258362524 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1673258362524 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.271 " "Worst-case recovery slack is 0.271" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673258362531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673258362531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.271               0.000 slowdown  " "    0.271               0.000 slowdown " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673258362531 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1673258362531 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.311 " "Worst-case removal slack is -0.311" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673258362535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673258362535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.311              -0.311 slowdown  " "   -0.311              -0.311 slowdown " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673258362535 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1673258362535 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673258362549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673258362549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -90.000 in_clk  " "   -3.000             -90.000 in_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673258362549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -25.472 slowdown  " "   -3.000             -25.472 slowdown " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673258362549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 reset  " "   -3.000              -3.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673258362549 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1673258362549 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1673258362617 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: K1\|H1\|mux\|M1\|y\[0\]  from: datad  to: combout " "Cell: K1\|H1\|mux\|M1\|y\[0\]  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1673258362681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: K1\|H1\|mux\|M2\|y\[0\]  from: datad  to: combout " "Cell: K1\|H1\|mux\|M2\|y\[0\]  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1673258362681 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1673258362681 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1673258362682 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1673258362684 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1673258362684 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.400 " "Worst-case setup slack is -3.400" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673258362687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673258362687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.400             -57.786 slowdown  " "   -3.400             -57.786 slowdown " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673258362687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.144             -80.706 in_clk  " "   -1.144             -80.706 in_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673258362687 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1673258362687 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.065 " "Worst-case hold slack is -0.065" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673258362693 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673258362693 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.065              -0.107 slowdown  " "   -0.065              -0.107 slowdown " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673258362693 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.251               0.000 in_clk  " "    0.251               0.000 in_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673258362693 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1673258362693 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.531 " "Worst-case recovery slack is 0.531" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673258362697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673258362697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.531               0.000 slowdown  " "    0.531               0.000 slowdown " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673258362697 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1673258362697 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.114 " "Worst-case removal slack is -0.114" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673258362704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673258362704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.114              -0.114 slowdown  " "   -0.114              -0.114 slowdown " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673258362704 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1673258362704 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673258362707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673258362707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -95.480 in_clk  " "   -3.000             -95.480 in_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673258362707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -25.901 slowdown  " "   -3.000             -25.901 slowdown " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673258362707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 reset  " "   -3.000              -3.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673258362707 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1673258362707 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1673258363116 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1673258363117 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4939 " "Peak virtual memory: 4939 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1673258363175 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan  9 11:59:23 2023 " "Processing ended: Mon Jan  9 11:59:23 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1673258363175 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1673258363175 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1673258363175 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1673258363175 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1673258365323 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1673258365323 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan  9 11:59:24 2023 " "Processing started: Mon Jan  9 11:59:24 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1673258365323 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1673258365323 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off stopwatch -c stopwatch " "Command: quartus_eda --read_settings_files=off --write_settings_files=off stopwatch -c stopwatch" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1673258365323 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1673258365829 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "stopwatch.vo E:/UST/CIE 239 - Digital/FPGA_Project/simulation/modelsim/ simulation " "Generated file stopwatch.vo in folder \"E:/UST/CIE 239 - Digital/FPGA_Project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1673258365907 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4653 " "Peak virtual memory: 4653 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1673258365933 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan  9 11:59:25 2023 " "Processing ended: Mon Jan  9 11:59:25 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1673258365933 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1673258365933 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1673258365933 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1673258365933 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 34 s " "Quartus Prime Full Compilation was successful. 0 errors, 34 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1673258366629 ""}
