{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1689443273215 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1689443273216 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 15 12:47:53 2023 " "Processing started: Sat Jul 15 12:47:53 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1689443273216 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689443273216 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_module -c top_module " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_module -c top_module" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689443273216 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1689443273536 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1689443273536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_module.v 1 1 " "Found 1 design units, including 1 entities, in source file top_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_module " "Found entity 1: top_module" {  } { { "top_module.v" "" { Text "C:/Users/xavie/Desktop/GitHub/RISC-V (WIP)/top_module.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689443281361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689443281361 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_module " "Elaborating entity \"top_module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1689443281383 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sync_dual_port_ram.sv 1 1 " "Using design file sync_dual_port_ram.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sync_dual_port_ram " "Found entity 1: sync_dual_port_ram" {  } { { "sync_dual_port_ram.sv" "" { Text "C:/Users/xavie/Desktop/GitHub/RISC-V (WIP)/sync_dual_port_ram.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689443281417 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1689443281417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_dual_port_ram sync_dual_port_ram:ram " "Elaborating entity \"sync_dual_port_ram\" for hierarchy \"sync_dual_port_ram:ram\"" {  } { { "top_module.v" "ram" { Text "C:/Users/xavie/Desktop/GitHub/RISC-V (WIP)/top_module.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689443281418 ""}
{ "Warning" "WSGN_SEARCH_FILE" "rv32i_regs.v 1 1 " "Using design file rv32i_regs.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 rv32i_regs " "Found entity 1: rv32i_regs" {  } { { "rv32i_regs.v" "" { Text "C:/Users/xavie/Desktop/GitHub/RISC-V (WIP)/rv32i_regs.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689443282045 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1689443282045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rv32i_regs rv32i_regs:regs_inst " "Elaborating entity \"rv32i_regs\" for hierarchy \"rv32i_regs:regs_inst\"" {  } { { "top_module.v" "regs_inst" { Text "C:/Users/xavie/Desktop/GitHub/RISC-V (WIP)/top_module.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689443282047 ""}
{ "Warning" "WSGN_SEARCH_FILE" "rv32_io_top.v 1 1 " "Using design file rv32_io_top.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 rv32_io_top " "Found entity 1: rv32_io_top" {  } { { "rv32_io_top.v" "" { Text "C:/Users/xavie/Desktop/GitHub/RISC-V (WIP)/rv32_io_top.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689443282149 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1689443282149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rv32_io_top rv32_io_top:inandout " "Elaborating entity \"rv32_io_top\" for hierarchy \"rv32_io_top:inandout\"" {  } { { "top_module.v" "inandout" { Text "C:/Users/xavie/Desktop/GitHub/RISC-V (WIP)/top_module.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689443282150 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "io_rdata rv32_io_top.v(10) " "Output port \"io_rdata\" at rv32_io_top.v(10) has no driver" {  } { { "rv32_io_top.v" "" { Text "C:/Users/xavie/Desktop/GitHub/RISC-V (WIP)/rv32_io_top.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1689443282150 "|top_module|rv32_io_top:inandout"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led_out rv32_io_top.v(18) " "Output port \"led_out\" at rv32_io_top.v(18) has no driver" {  } { { "rv32_io_top.v" "" { Text "C:/Users/xavie/Desktop/GitHub/RISC-V (WIP)/rv32_io_top.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1689443282151 "|top_module|rv32_io_top:inandout"}
{ "Warning" "WSGN_EMPTY_SHELL" "rv32_io_top " "Entity \"rv32_io_top\" contains only dangling pins" {  } { { "top_module.v" "inandout" { Text "C:/Users/xavie/Desktop/GitHub/RISC-V (WIP)/top_module.v" 178 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1689443282151 ""}
{ "Warning" "WSGN_SEARCH_FILE" "rv32_if_top.v 1 1 " "Using design file rv32_if_top.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 rv32_if_top " "Found entity 1: rv32_if_top" {  } { { "rv32_if_top.v" "" { Text "C:/Users/xavie/Desktop/GitHub/RISC-V (WIP)/rv32_if_top.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689443282169 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1689443282169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rv32_if_top rv32_if_top:fetch " "Elaborating entity \"rv32_if_top\" for hierarchy \"rv32_if_top:fetch\"" {  } { { "top_module.v" "fetch" { Text "C:/Users/xavie/Desktop/GitHub/RISC-V (WIP)/top_module.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689443282169 ""}
{ "Warning" "WSGN_SEARCH_FILE" "rv32_id_top.v 1 1 " "Using design file rv32_id_top.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 rv32_id_top " "Found entity 1: rv32_id_top" {  } { { "rv32_id_top.v" "" { Text "C:/Users/xavie/Desktop/GitHub/RISC-V (WIP)/rv32_id_top.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689443282194 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1689443282194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rv32_id_top rv32_id_top:decode " "Elaborating entity \"rv32_id_top\" for hierarchy \"rv32_id_top:decode\"" {  } { { "top_module.v" "decode" { Text "C:/Users/xavie/Desktop/GitHub/RISC-V (WIP)/top_module.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689443282195 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 rv32_id_top.v(165) " "Verilog HDL assignment warning at rv32_id_top.v(165): truncated value with size 32 to match size of target (1)" {  } { { "rv32_id_top.v" "" { Text "C:/Users/xavie/Desktop/GitHub/RISC-V (WIP)/rv32_id_top.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689443282198 "|top_module|rv32_id_top:decode"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pc_stop rv32_id_top.v(59) " "Output port \"pc_stop\" at rv32_id_top.v(59) has no driver" {  } { { "rv32_id_top.v" "" { Text "C:/Users/xavie/Desktop/GitHub/RISC-V (WIP)/rv32_id_top.v" 59 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1689443282205 "|top_module|rv32_id_top:decode"}
{ "Warning" "WSGN_SEARCH_FILE" "rv32_ex_top.v 1 1 " "Using design file rv32_ex_top.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 rv32_ex_top " "Found entity 1: rv32_ex_top" {  } { { "rv32_ex_top.v" "" { Text "C:/Users/xavie/Desktop/GitHub/RISC-V (WIP)/rv32_ex_top.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689443282254 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1689443282254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rv32_ex_top rv32_ex_top:execute " "Elaborating entity \"rv32_ex_top\" for hierarchy \"rv32_ex_top:execute\"" {  } { { "top_module.v" "execute" { Text "C:/Users/xavie/Desktop/GitHub/RISC-V (WIP)/top_module.v" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689443282256 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "regif_rs1_reg rv32_ex_top.v(58) " "Verilog HDL or VHDL warning at rv32_ex_top.v(58): object \"regif_rs1_reg\" assigned a value but never read" {  } { { "rv32_ex_top.v" "" { Text "C:/Users/xavie/Desktop/GitHub/RISC-V (WIP)/rv32_ex_top.v" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1689443282256 "|top_module|rv32_ex_top:execute"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "regif_rs2_reg rv32_ex_top.v(59) " "Verilog HDL or VHDL warning at rv32_ex_top.v(59): object \"regif_rs2_reg\" assigned a value but never read" {  } { { "rv32_ex_top.v" "" { Text "C:/Users/xavie/Desktop/GitHub/RISC-V (WIP)/rv32_ex_top.v" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1689443282256 "|top_module|rv32_ex_top:execute"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "imm_b rv32_ex_top.v(63) " "Verilog HDL or VHDL warning at rv32_ex_top.v(63): object \"imm_b\" assigned a value but never read" {  } { { "rv32_ex_top.v" "" { Text "C:/Users/xavie/Desktop/GitHub/RISC-V (WIP)/rv32_ex_top.v" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1689443282257 "|top_module|rv32_ex_top:execute"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "imm_j rv32_ex_top.v(65) " "Verilog HDL or VHDL warning at rv32_ex_top.v(65): object \"imm_j\" assigned a value but never read" {  } { { "rv32_ex_top.v" "" { Text "C:/Users/xavie/Desktop/GitHub/RISC-V (WIP)/rv32_ex_top.v" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1689443282257 "|top_module|rv32_ex_top:execute"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "imm_i_u rv32_ex_top.v(68) " "Verilog HDL or VHDL warning at rv32_ex_top.v(68): object \"imm_i_u\" assigned a value but never read" {  } { { "rv32_ex_top.v" "" { Text "C:/Users/xavie/Desktop/GitHub/RISC-V (WIP)/rv32_ex_top.v" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1689443282257 "|top_module|rv32_ex_top:execute"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "rv32_ex_top.v(117) " "Verilog HDL Case Statement warning at rv32_ex_top.v(117): incomplete case statement has no default case item" {  } { { "rv32_ex_top.v" "" { Text "C:/Users/xavie/Desktop/GitHub/RISC-V (WIP)/rv32_ex_top.v" 117 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1689443282258 "|top_module|rv32_ex_top:execute"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "rv32_ex_top.v(150) " "Verilog HDL Case Statement warning at rv32_ex_top.v(150): incomplete case statement has no default case item" {  } { { "rv32_ex_top.v" "" { Text "C:/Users/xavie/Desktop/GitHub/RISC-V (WIP)/rv32_ex_top.v" 150 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1689443282259 "|top_module|rv32_ex_top:execute"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "rv32_ex_top.v(81) " "Verilog HDL Case Statement warning at rv32_ex_top.v(81): incomplete case statement has no default case item" {  } { { "rv32_ex_top.v" "" { Text "C:/Users/xavie/Desktop/GitHub/RISC-V (WIP)/rv32_ex_top.v" 81 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1689443282259 "|top_module|rv32_ex_top:execute"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "alu_result rv32_ex_top.v(81) " "Verilog HDL Always Construct warning at rv32_ex_top.v(81): inferring latch(es) for variable \"alu_result\", which holds its previous value in one or more paths through the always construct" {  } { { "rv32_ex_top.v" "" { Text "C:/Users/xavie/Desktop/GitHub/RISC-V (WIP)/rv32_ex_top.v" 81 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1689443282260 "|top_module|rv32_ex_top:execute"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_result\[0\] rv32_ex_top.v(81) " "Inferred latch for \"alu_result\[0\]\" at rv32_ex_top.v(81)" {  } { { "rv32_ex_top.v" "" { Text "C:/Users/xavie/Desktop/GitHub/RISC-V (WIP)/rv32_ex_top.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689443282264 "|top_module|rv32_ex_top:execute"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_result\[1\] rv32_ex_top.v(81) " "Inferred latch for \"alu_result\[1\]\" at rv32_ex_top.v(81)" {  } { { "rv32_ex_top.v" "" { Text "C:/Users/xavie/Desktop/GitHub/RISC-V (WIP)/rv32_ex_top.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689443282264 "|top_module|rv32_ex_top:execute"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_result\[2\] rv32_ex_top.v(81) " "Inferred latch for \"alu_result\[2\]\" at rv32_ex_top.v(81)" {  } { { "rv32_ex_top.v" "" { Text "C:/Users/xavie/Desktop/GitHub/RISC-V (WIP)/rv32_ex_top.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689443282264 "|top_module|rv32_ex_top:execute"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_result\[3\] rv32_ex_top.v(81) " "Inferred latch for \"alu_result\[3\]\" at rv32_ex_top.v(81)" {  } { { "rv32_ex_top.v" "" { Text "C:/Users/xavie/Desktop/GitHub/RISC-V (WIP)/rv32_ex_top.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689443282264 "|top_module|rv32_ex_top:execute"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_result\[4\] rv32_ex_top.v(81) " "Inferred latch for \"alu_result\[4\]\" at rv32_ex_top.v(81)" {  } { { "rv32_ex_top.v" "" { Text "C:/Users/xavie/Desktop/GitHub/RISC-V (WIP)/rv32_ex_top.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689443282264 "|top_module|rv32_ex_top:execute"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_result\[5\] rv32_ex_top.v(81) " "Inferred latch for \"alu_result\[5\]\" at rv32_ex_top.v(81)" {  } { { "rv32_ex_top.v" "" { Text "C:/Users/xavie/Desktop/GitHub/RISC-V (WIP)/rv32_ex_top.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689443282265 "|top_module|rv32_ex_top:execute"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_result\[6\] rv32_ex_top.v(81) " "Inferred latch for \"alu_result\[6\]\" at rv32_ex_top.v(81)" {  } { { "rv32_ex_top.v" "" { Text "C:/Users/xavie/Desktop/GitHub/RISC-V (WIP)/rv32_ex_top.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689443282265 "|top_module|rv32_ex_top:execute"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_result\[7\] rv32_ex_top.v(81) " "Inferred latch for \"alu_result\[7\]\" at rv32_ex_top.v(81)" {  } { { "rv32_ex_top.v" "" { Text "C:/Users/xavie/Desktop/GitHub/RISC-V (WIP)/rv32_ex_top.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689443282265 "|top_module|rv32_ex_top:execute"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_result\[8\] rv32_ex_top.v(81) " "Inferred latch for \"alu_result\[8\]\" at rv32_ex_top.v(81)" {  } { { "rv32_ex_top.v" "" { Text "C:/Users/xavie/Desktop/GitHub/RISC-V (WIP)/rv32_ex_top.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689443282265 "|top_module|rv32_ex_top:execute"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_result\[9\] rv32_ex_top.v(81) " "Inferred latch for \"alu_result\[9\]\" at rv32_ex_top.v(81)" {  } { { "rv32_ex_top.v" "" { Text "C:/Users/xavie/Desktop/GitHub/RISC-V (WIP)/rv32_ex_top.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689443282265 "|top_module|rv32_ex_top:execute"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_result\[10\] rv32_ex_top.v(81) " "Inferred latch for \"alu_result\[10\]\" at rv32_ex_top.v(81)" {  } { { "rv32_ex_top.v" "" { Text "C:/Users/xavie/Desktop/GitHub/RISC-V (WIP)/rv32_ex_top.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689443282265 "|top_module|rv32_ex_top:execute"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_result\[11\] rv32_ex_top.v(81) " "Inferred latch for \"alu_result\[11\]\" at rv32_ex_top.v(81)" {  } { { "rv32_ex_top.v" "" { Text "C:/Users/xavie/Desktop/GitHub/RISC-V (WIP)/rv32_ex_top.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689443282265 "|top_module|rv32_ex_top:execute"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_result\[12\] rv32_ex_top.v(81) " "Inferred latch for \"alu_result\[12\]\" at rv32_ex_top.v(81)" {  } { { "rv32_ex_top.v" "" { Text "C:/Users/xavie/Desktop/GitHub/RISC-V (WIP)/rv32_ex_top.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689443282265 "|top_module|rv32_ex_top:execute"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_result\[13\] rv32_ex_top.v(81) " "Inferred latch for \"alu_result\[13\]\" at rv32_ex_top.v(81)" {  } { { "rv32_ex_top.v" "" { Text "C:/Users/xavie/Desktop/GitHub/RISC-V (WIP)/rv32_ex_top.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689443282265 "|top_module|rv32_ex_top:execute"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_result\[14\] rv32_ex_top.v(81) " "Inferred latch for \"alu_result\[14\]\" at rv32_ex_top.v(81)" {  } { { "rv32_ex_top.v" "" { Text "C:/Users/xavie/Desktop/GitHub/RISC-V (WIP)/rv32_ex_top.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689443282265 "|top_module|rv32_ex_top:execute"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_result\[15\] rv32_ex_top.v(81) " "Inferred latch for \"alu_result\[15\]\" at rv32_ex_top.v(81)" {  } { { "rv32_ex_top.v" "" { Text "C:/Users/xavie/Desktop/GitHub/RISC-V (WIP)/rv32_ex_top.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689443282265 "|top_module|rv32_ex_top:execute"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_result\[16\] rv32_ex_top.v(81) " "Inferred latch for \"alu_result\[16\]\" at rv32_ex_top.v(81)" {  } { { "rv32_ex_top.v" "" { Text "C:/Users/xavie/Desktop/GitHub/RISC-V (WIP)/rv32_ex_top.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689443282265 "|top_module|rv32_ex_top:execute"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_result\[17\] rv32_ex_top.v(81) " "Inferred latch for \"alu_result\[17\]\" at rv32_ex_top.v(81)" {  } { { "rv32_ex_top.v" "" { Text "C:/Users/xavie/Desktop/GitHub/RISC-V (WIP)/rv32_ex_top.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689443282265 "|top_module|rv32_ex_top:execute"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_result\[18\] rv32_ex_top.v(81) " "Inferred latch for \"alu_result\[18\]\" at rv32_ex_top.v(81)" {  } { { "rv32_ex_top.v" "" { Text "C:/Users/xavie/Desktop/GitHub/RISC-V (WIP)/rv32_ex_top.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689443282265 "|top_module|rv32_ex_top:execute"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_result\[19\] rv32_ex_top.v(81) " "Inferred latch for \"alu_result\[19\]\" at rv32_ex_top.v(81)" {  } { { "rv32_ex_top.v" "" { Text "C:/Users/xavie/Desktop/GitHub/RISC-V (WIP)/rv32_ex_top.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689443282265 "|top_module|rv32_ex_top:execute"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_result\[20\] rv32_ex_top.v(81) " "Inferred latch for \"alu_result\[20\]\" at rv32_ex_top.v(81)" {  } { { "rv32_ex_top.v" "" { Text "C:/Users/xavie/Desktop/GitHub/RISC-V (WIP)/rv32_ex_top.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689443282265 "|top_module|rv32_ex_top:execute"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_result\[21\] rv32_ex_top.v(81) " "Inferred latch for \"alu_result\[21\]\" at rv32_ex_top.v(81)" {  } { { "rv32_ex_top.v" "" { Text "C:/Users/xavie/Desktop/GitHub/RISC-V (WIP)/rv32_ex_top.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689443282266 "|top_module|rv32_ex_top:execute"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_result\[22\] rv32_ex_top.v(81) " "Inferred latch for \"alu_result\[22\]\" at rv32_ex_top.v(81)" {  } { { "rv32_ex_top.v" "" { Text "C:/Users/xavie/Desktop/GitHub/RISC-V (WIP)/rv32_ex_top.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689443282266 "|top_module|rv32_ex_top:execute"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_result\[23\] rv32_ex_top.v(81) " "Inferred latch for \"alu_result\[23\]\" at rv32_ex_top.v(81)" {  } { { "rv32_ex_top.v" "" { Text "C:/Users/xavie/Desktop/GitHub/RISC-V (WIP)/rv32_ex_top.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689443282266 "|top_module|rv32_ex_top:execute"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_result\[24\] rv32_ex_top.v(81) " "Inferred latch for \"alu_result\[24\]\" at rv32_ex_top.v(81)" {  } { { "rv32_ex_top.v" "" { Text "C:/Users/xavie/Desktop/GitHub/RISC-V (WIP)/rv32_ex_top.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689443282266 "|top_module|rv32_ex_top:execute"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_result\[25\] rv32_ex_top.v(81) " "Inferred latch for \"alu_result\[25\]\" at rv32_ex_top.v(81)" {  } { { "rv32_ex_top.v" "" { Text "C:/Users/xavie/Desktop/GitHub/RISC-V (WIP)/rv32_ex_top.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689443282266 "|top_module|rv32_ex_top:execute"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_result\[26\] rv32_ex_top.v(81) " "Inferred latch for \"alu_result\[26\]\" at rv32_ex_top.v(81)" {  } { { "rv32_ex_top.v" "" { Text "C:/Users/xavie/Desktop/GitHub/RISC-V (WIP)/rv32_ex_top.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689443282266 "|top_module|rv32_ex_top:execute"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_result\[27\] rv32_ex_top.v(81) " "Inferred latch for \"alu_result\[27\]\" at rv32_ex_top.v(81)" {  } { { "rv32_ex_top.v" "" { Text "C:/Users/xavie/Desktop/GitHub/RISC-V (WIP)/rv32_ex_top.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689443282266 "|top_module|rv32_ex_top:execute"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_result\[28\] rv32_ex_top.v(81) " "Inferred latch for \"alu_result\[28\]\" at rv32_ex_top.v(81)" {  } { { "rv32_ex_top.v" "" { Text "C:/Users/xavie/Desktop/GitHub/RISC-V (WIP)/rv32_ex_top.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689443282266 "|top_module|rv32_ex_top:execute"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_result\[29\] rv32_ex_top.v(81) " "Inferred latch for \"alu_result\[29\]\" at rv32_ex_top.v(81)" {  } { { "rv32_ex_top.v" "" { Text "C:/Users/xavie/Desktop/GitHub/RISC-V (WIP)/rv32_ex_top.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689443282266 "|top_module|rv32_ex_top:execute"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_result\[30\] rv32_ex_top.v(81) " "Inferred latch for \"alu_result\[30\]\" at rv32_ex_top.v(81)" {  } { { "rv32_ex_top.v" "" { Text "C:/Users/xavie/Desktop/GitHub/RISC-V (WIP)/rv32_ex_top.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689443282266 "|top_module|rv32_ex_top:execute"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_result\[31\] rv32_ex_top.v(81) " "Inferred latch for \"alu_result\[31\]\" at rv32_ex_top.v(81)" {  } { { "rv32_ex_top.v" "" { Text "C:/Users/xavie/Desktop/GitHub/RISC-V (WIP)/rv32_ex_top.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689443282266 "|top_module|rv32_ex_top:execute"}
{ "Warning" "WSGN_SEARCH_FILE" "rv32_mem_top.v 1 1 " "Using design file rv32_mem_top.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 rv32_mem_top " "Found entity 1: rv32_mem_top" {  } { { "rv32_mem_top.v" "" { Text "C:/Users/xavie/Desktop/GitHub/RISC-V (WIP)/rv32_mem_top.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689443282300 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1689443282300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rv32_mem_top rv32_mem_top:memory " "Elaborating entity \"rv32_mem_top\" for hierarchy \"rv32_mem_top:memory\"" {  } { { "top_module.v" "memory" { Text "C:/Users/xavie/Desktop/GitHub/RISC-V (WIP)/top_module.v" 356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689443282302 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rd rv32_mem_top.v(59) " "Verilog HDL or VHDL warning at rv32_mem_top.v(59): object \"rd\" assigned a value but never read" {  } { { "rv32_mem_top.v" "" { Text "C:/Users/xavie/Desktop/GitHub/RISC-V (WIP)/rv32_mem_top.v" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1689443282303 "|top_module|rv32_mem_top:memory"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_S_out rv32_mem_top.v(88) " "Verilog HDL or VHDL warning at rv32_mem_top.v(88): object \"is_S_out\" assigned a value but never read" {  } { { "rv32_mem_top.v" "" { Text "C:/Users/xavie/Desktop/GitHub/RISC-V (WIP)/rv32_mem_top.v" 88 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1689443282303 "|top_module|rv32_mem_top:memory"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "be_load rv32_mem_top.v(111) " "Verilog HDL or VHDL warning at rv32_mem_top.v(111): object \"be_load\" assigned a value but never read" {  } { { "rv32_mem_top.v" "" { Text "C:/Users/xavie/Desktop/GitHub/RISC-V (WIP)/rv32_mem_top.v" 111 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1689443282303 "|top_module|rv32_mem_top:memory"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 rv32_mem_top.v(145) " "Verilog HDL assignment warning at rv32_mem_top.v(145): truncated value with size 32 to match size of target (30)" {  } { { "rv32_mem_top.v" "" { Text "C:/Users/xavie/Desktop/GitHub/RISC-V (WIP)/rv32_mem_top.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689443282305 "|top_module|rv32_mem_top:memory"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 rv32_mem_top.v(146) " "Verilog HDL assignment warning at rv32_mem_top.v(146): truncated value with size 32 to match size of target (30)" {  } { { "rv32_mem_top.v" "" { Text "C:/Users/xavie/Desktop/GitHub/RISC-V (WIP)/rv32_mem_top.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689443282305 "|top_module|rv32_mem_top:memory"}
{ "Warning" "WSGN_SEARCH_FILE" "rv32_wb_top.v 1 1 " "Using design file rv32_wb_top.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 rv32_wb_top " "Found entity 1: rv32_wb_top" {  } { { "rv32_wb_top.v" "" { Text "C:/Users/xavie/Desktop/GitHub/RISC-V (WIP)/rv32_wb_top.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689443282339 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1689443282339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rv32_wb_top rv32_wb_top:writeback " "Elaborating entity \"rv32_wb_top\" for hierarchy \"rv32_wb_top:writeback\"" {  } { { "top_module.v" "writeback" { Text "C:/Users/xavie/Desktop/GitHub/RISC-V (WIP)/top_module.v" 391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689443282340 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "io_addr_io\[31\] " "Net \"io_addr_io\[31\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "io_addr_io\[31\]" { Text "C:/Users/xavie/Desktop/GitHub/RISC-V (WIP)/top_module.v" 109 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1689443282502 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "io_addr_io\[30\] " "Net \"io_addr_io\[30\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "io_addr_io\[30\]" { Text "C:/Users/xavie/Desktop/GitHub/RISC-V (WIP)/top_module.v" 109 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1689443282502 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1689443282502 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "io_addr_io\[31\] " "Net \"io_addr_io\[31\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "io_addr_io\[31\]" { Text "C:/Users/xavie/Desktop/GitHub/RISC-V (WIP)/top_module.v" 109 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1689443282503 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "io_addr_io\[30\] " "Net \"io_addr_io\[30\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "io_addr_io\[30\]" { Text "C:/Users/xavie/Desktop/GitHub/RISC-V (WIP)/top_module.v" 109 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1689443282503 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1689443282503 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "memif_addr\[31\] " "Net \"memif_addr\[31\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "memif_addr\[31\]" { Text "C:/Users/xavie/Desktop/GitHub/RISC-V (WIP)/top_module.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1689443282503 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "memif_addr\[30\] " "Net \"memif_addr\[30\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "memif_addr\[30\]" { Text "C:/Users/xavie/Desktop/GitHub/RISC-V (WIP)/top_module.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1689443282503 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "memif_addr_RAM\[31\] " "Net \"memif_addr_RAM\[31\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "memif_addr_RAM\[31\]" { Text "C:/Users/xavie/Desktop/GitHub/RISC-V (WIP)/top_module.v" 102 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1689443282503 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "memif_addr_RAM\[30\] " "Net \"memif_addr_RAM\[30\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "memif_addr_RAM\[30\]" { Text "C:/Users/xavie/Desktop/GitHub/RISC-V (WIP)/top_module.v" 102 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1689443282503 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "io_addr_io\[31\] " "Net \"io_addr_io\[31\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "io_addr_io\[31\]" { Text "C:/Users/xavie/Desktop/GitHub/RISC-V (WIP)/top_module.v" 109 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1689443282503 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "io_addr_io\[30\] " "Net \"io_addr_io\[30\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "io_addr_io\[30\]" { Text "C:/Users/xavie/Desktop/GitHub/RISC-V (WIP)/top_module.v" 109 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1689443282503 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1689443282503 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1689443282857 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1689443283040 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689443283040 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_CLK_10 " "No output dependent on input pin \"ADC_CLK_10\"" {  } { { "top_module.v" "" { Text "C:/Users/xavie/Desktop/GitHub/RISC-V (WIP)/top_module.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1689443283078 "|top_module|ADC_CLK_10"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "top_module.v" "" { Text "C:/Users/xavie/Desktop/GitHub/RISC-V (WIP)/top_module.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1689443283078 "|top_module|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "top_module.v" "" { Text "C:/Users/xavie/Desktop/GitHub/RISC-V (WIP)/top_module.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1689443283078 "|top_module|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "top_module.v" "" { Text "C:/Users/xavie/Desktop/GitHub/RISC-V (WIP)/top_module.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1689443283078 "|top_module|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "top_module.v" "" { Text "C:/Users/xavie/Desktop/GitHub/RISC-V (WIP)/top_module.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1689443283078 "|top_module|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "top_module.v" "" { Text "C:/Users/xavie/Desktop/GitHub/RISC-V (WIP)/top_module.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1689443283078 "|top_module|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "top_module.v" "" { Text "C:/Users/xavie/Desktop/GitHub/RISC-V (WIP)/top_module.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1689443283078 "|top_module|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "top_module.v" "" { Text "C:/Users/xavie/Desktop/GitHub/RISC-V (WIP)/top_module.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1689443283078 "|top_module|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "top_module.v" "" { Text "C:/Users/xavie/Desktop/GitHub/RISC-V (WIP)/top_module.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1689443283078 "|top_module|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "top_module.v" "" { Text "C:/Users/xavie/Desktop/GitHub/RISC-V (WIP)/top_module.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1689443283078 "|top_module|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "top_module.v" "" { Text "C:/Users/xavie/Desktop/GitHub/RISC-V (WIP)/top_module.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1689443283078 "|top_module|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "top_module.v" "" { Text "C:/Users/xavie/Desktop/GitHub/RISC-V (WIP)/top_module.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1689443283078 "|top_module|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "top_module.v" "" { Text "C:/Users/xavie/Desktop/GitHub/RISC-V (WIP)/top_module.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1689443283078 "|top_module|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1689443283078 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "13 " "Implemented 13 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1689443283079 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1689443283079 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1689443283079 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 56 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 56 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4908 " "Peak virtual memory: 4908 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1689443283106 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 15 12:48:03 2023 " "Processing ended: Sat Jul 15 12:48:03 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1689443283106 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1689443283106 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1689443283106 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1689443283106 ""}
