# //  Questa Sim-64
# //  Version 2024.2 linux_x86_64 May 20 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
vcom -reportprogress 300 -work work {/home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/Add_Sub_N.vhd}
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:41:57 on Oct 24,2024
# vcom -reportprogress 300 -work work /home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/Add_Sub_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Add_Sub_N
# -- Compiling architecture structural of Add_Sub_N
# End time: 15:41:57 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work {/home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/Adder.vhd}
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:41:57 on Oct 24,2024
# vcom -reportprogress 300 -work work /home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/Adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Adder
# -- Compiling architecture behavior of Adder
# End time: 15:41:57 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work {/home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/addersubtractor.vhd}
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:41:57 on Oct 24,2024
# vcom -reportprogress 300 -work work /home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/addersubtractor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity addersubtractor
# -- Compiling architecture structural of addersubtractor
# End time: 15:41:57 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work {/home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/alu.vhd}
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:41:57 on Oct 24,2024
# vcom -reportprogress 300 -work work /home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alu
# -- Compiling architecture structural of alu
# End time: 15:41:57 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work {/home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/alu_addersubtractor.vhd}
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:41:57 on Oct 24,2024
# vcom -reportprogress 300 -work work /home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/alu_addersubtractor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alu_addersubtractor
# -- Compiling architecture structural of alu_addersubtractor
# End time: 15:41:57 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work {/home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/and2_N.vhd}
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:41:57 on Oct 24,2024
# vcom -reportprogress 300 -work work /home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/and2_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity and2_N
# -- Compiling architecture structural of and2_N
# End time: 15:41:57 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work {/home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/andg2.vhd}
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:41:57 on Oct 24,2024
# vcom -reportprogress 300 -work work /home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/andg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# End time: 15:41:57 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work {/home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/barrelshifter_32.vhd}
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:41:57 on Oct 24,2024
# vcom -reportprogress 300 -work work /home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/barrelshifter_32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity barrelshifter_32
# -- Compiling architecture mixed of barrelshifter_32
# End time: 15:41:57 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work {/home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/beq.vhd}
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:41:57 on Oct 24,2024
# vcom -reportprogress 30 -work work /home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/beq.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity beq
# -- Compiling architecture dataflow of beq
# End time: 15:41:57 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work {/home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/beq_bne.vhd}
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:41:57 on Oct 24,2024
# vcom -reportprogress 30 -work work /home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/beq_bne.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity beq_bne
# -- Compiling architecture structural of beq_bne
# End time: 15:41:57 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work {/home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/cla_adder.vhd}
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:41:57 on Oct 24,2024
# vcom -reportprogress 30 -work work /home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/cla_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity cla_adder
# -- Compiling architecture mixed of cla_adder
# End time: 15:41:57 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work {/home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/control.vhd}
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:41:57 on Oct 24,2024
# vcom -reportprogress 30 -work work /home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity control
# -- Compiling architecture behavior of control
# End time: 15:41:57 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work {/home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/datapathv2.vhd}
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:41:57 on Oct 24,2024
# vcom -reportprogress 30 -work work /home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/datapathv2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package mypack
# -- Compiling entity datapathv2
# -- Compiling architecture structural of datapathv2
# End time: 15:41:57 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work {/home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/decoder5t32.vhd}
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:41:57 on Oct 24,2024
# vcom -reportprogress 30 -work work /home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/decoder5t32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity decoder5t32
# -- Compiling architecture behavior of decoder5t32
# End time: 15:41:57 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work {/home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/dfmux.vhd}
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:41:57 on Oct 24,2024
# vcom -reportprogress 30 -work work /home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/dfmux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dfmux
# -- Compiling architecture dataflow of dfmux
# End time: 15:41:57 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work {/home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/equality_check.vhd}
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:41:58 on Oct 24,2024
# vcom -reportprogress 30 -work work /home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/equality_check.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity equality_check
# -- Compiling architecture dataflow of equality_check
# End time: 15:41:58 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work {/home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/equality_checker.vhd}
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:41:58 on Oct 24,2024
# vcom -reportprogress 30 -work work /home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/equality_checker.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity equalityModule
# -- Compiling architecture dataflow of equalityModule
# End time: 15:41:58 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work {/home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/equalityMuxModule.vhd}
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:41:58 on Oct 24,2024
# vcom -reportprogress 30 -work work /home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/equalityMuxModule.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity equality_check
# -- Compiling architecture dataflow of equality_check
# End time: 15:41:58 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work {/home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/extender.vhd}
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:41:58 on Oct 24,2024
# vcom -reportprogress 30 -work work /home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/extender.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity extender
# -- Compiling architecture behavior of extender
# End time: 15:41:58 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work {/home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/fetchLogic.vhd}
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:41:58 on Oct 24,2024
# vcom -reportprogress 30 -work work /home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/fetchLogic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity fetchLogic
# -- Compiling architecture mixed of fetchLogic
# End time: 15:41:58 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work {/home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/FullAdder.vhd}
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:41:58 on Oct 24,2024
# vcom -reportprogress 30 -work work /home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/FullAdder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FullAdder
# -- Compiling architecture mixed of FullAdder
# End time: 15:41:58 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work {/home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/FullAdder_N.vhd}
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:41:58 on Oct 24,2024
# vcom -reportprogress 30 -work work /home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/FullAdder_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FullAdder_N
# -- Compiling architecture structural of FullAdder_N
# End time: 15:41:58 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work {/home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/invg.vhd}
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:41:58 on Oct 24,2024
# vcom -reportprogress 30 -work work /home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/invg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity invg
# -- Compiling architecture dataflow of invg
# End time: 15:41:58 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work {/home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/invg_N.vhd}
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:41:58 on Oct 24,2024
# vcom -reportprogress 30 -work work /home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/invg_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity invg_N
# -- Compiling architecture structural of invg_N
# End time: 15:41:58 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work {/home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/lessThanCheck.vhd}
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:41:58 on Oct 24,2024
# vcom -reportprogress 30 -work work /home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/lessThanCheck.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity lessThanCheck
# -- Compiling architecture dataflow of lessThanCheck
# End time: 15:41:58 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work {/home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/mem.vhd}
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:41:58 on Oct 24,2024
# vcom -reportprogress 30 -work work /home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/mem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mem
# -- Compiling architecture rtl of mem
# End time: 15:41:58 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work {/home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/MIPS_processor.vhd}
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:41:58 on Oct 24,2024
# vcom -reportprogress 30 -work work /home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/MIPS_processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MIPS_processor
# -- Compiling architecture structure of MIPS_processor
# End time: 15:41:58 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work {/home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/Multiplier.vhd}
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:41:58 on Oct 24,2024
# vcom -reportprogress 30 -work work /home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/Multiplier.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Multiplier
# -- Compiling architecture behavior of Multiplier
# End time: 15:41:58 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work {/home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/mux2t1_N.vhd}
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:41:58 on Oct 24,2024
# vcom -reportprogress 30 -work work /home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/mux2t1_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1_N
# -- Compiling architecture structural of mux2t1_N
# End time: 15:41:58 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work {/home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/mux2t_1.vhd}
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:41:58 on Oct 24,2024
# vcom -reportprogress 30 -work work /home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/mux2t_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1
# -- Compiling architecture dataflow of mux2t1
# End time: 15:41:58 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work {/home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/mux2to1.vhd}
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:41:58 on Oct 24,2024
# vcom -reportprogress 30 -work work /home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/mux2to1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2to1
# -- Compiling architecture mixed of mux2to1
# End time: 15:41:58 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work {/home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/mux8t1_32.vhd}
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:41:58 on Oct 24,2024
# vcom -reportprogress 30 -work work /home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/mux8t1_32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux8t1_32
# -- Compiling architecture structural of mux8t1_32
# End time: 15:41:58 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work {/home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/mux32t1.vhd}
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:41:58 on Oct 24,2024
# vcom -reportprogress 30 -work work /home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/mux32t1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package mypack
# -- Loading package mypack
# -- Compiling entity mux32t1
# -- Compiling architecture behavior of mux32t1
# End time: 15:41:58 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work {/home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/N_bitRegister.vhd}
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:41:58 on Oct 24,2024
# vcom -reportprogress 30 -work work /home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/N_bitRegister.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity N_bitRegister
# -- Compiling architecture mixed of N_bitRegister
# End time: 15:41:58 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work {/home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/onesComp.vhd}
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:41:58 on Oct 24,2024
# vcom -reportprogress 30 -work work /home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/onesComp.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity onesComp
# -- Compiling architecture structure of onesComp
# End time: 15:41:58 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work {/home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/onesComp_N.vhd}
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:41:58 on Oct 24,2024
# vcom -reportprogress 30 -work work /home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/onesComp_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity onesComp_N
# -- Compiling architecture structural of onesComp_N
# End time: 15:41:58 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work {/home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/org2.vhd}
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:41:58 on Oct 24,2024
# vcom -reportprogress 30 -work work /home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/org2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# End time: 15:41:58 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work {/home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/Reg.vhd}
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:41:58 on Oct 24,2024
# vcom -reportprogress 30 -work work /home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/Reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Reg
# -- Compiling architecture behavior of Reg
# End time: 15:41:59 on Oct 24,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work {/home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/regfile.vhd}
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:41:59 on Oct 24,2024
# vcom -reportprogress 30 -work work /home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/regfile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package mypack
# -- Compiling entity regfile
# -- Compiling architecture structural of regfile
# End time: 15:41:59 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work {/home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/register.vhd}
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:41:59 on Oct 24,2024
# vcom -reportprogress 30 -work work /home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/register.vhd 
# -- Loading package STANDARD
# ** Error (suppressible): /home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/register.vhd(1): (vcom-1491) Empty source files.
# End time: 15:41:59 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 30 -work work {/home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/RegLd.vhd}
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:41:59 on Oct 24,2024
# vcom -reportprogress 30 -work work /home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/RegLd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity RegLd
# -- Compiling architecture behavior of RegLd
# End time: 15:41:59 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work {/home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/tb_ALU.vhd}
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:41:59 on Oct 24,2024
# vcom -reportprogress 30 -work work /home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/tb_ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_alu
# -- Compiling architecture test of tb_alu
# End time: 15:41:59 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work {/home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/tb_barrelShifter.vhd}
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:41:59 on Oct 24,2024
# vcom -reportprogress 30 -work work /home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/tb_barrelShifter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_barrelShifter
# -- Compiling architecture behavior of tb_barrelShifter
# End time: 15:41:59 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work {/home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/tb_control.vhd}
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:41:59 on Oct 24,2024
# vcom -reportprogress 30 -work work /home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/tb_control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_control
# -- Compiling architecture behavior of tb_control
# End time: 15:41:59 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work {/home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/tb_datapathv2.vhd}
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:41:59 on Oct 24,2024
# vcom -reportprogress 30 -work work /home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/tb_datapathv2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_datapathv2
# -- Compiling architecture behavior of tb_datapathv2
# End time: 15:41:59 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work {/home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/tb_dmem.vhd}
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:41:59 on Oct 24,2024
# vcom -reportprogress 30 -work work /home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/tb_dmem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_dmem
# -- Compiling architecture behavior of tb_dmem
# End time: 15:41:59 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work {/home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/tb_extender.vhd}
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:41:59 on Oct 24,2024
# vcom -reportprogress 30 -work work /home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/tb_extender.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_extender
# -- Compiling architecture behavior of tb_extender
# End time: 15:41:59 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work {/home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/xorg2.vhd}
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:41:59 on Oct 24,2024
# vcom -reportprogress 30 -work work /home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity xorg2
# -- Compiling architecture dataflow of xorg2
# End time: 15:41:59 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.alu
# vsim -voptargs="+acc" work.alu 
# Start time: 15:42:08 on Oct 24,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.alu(structural)#1
# Loading work.equalitymodule(dataflow)#1
# Loading work.equality_check(dataflow)#1
# Loading work.invg(dataflow)#1
# Loading work.add_sub_n(structural)#1
# Loading work.invg_n(structural)#1
# Loading work.mux2t1_n(structural)#1
# Loading work.mux2to1(mixed)#1
# Loading work.andg2(dataflow)#1
# Loading work.org2(dataflow)#1
# Loading work.fulladder_n(structural)#1
# Loading work.fulladder(mixed)#1
# Loading work.xorg2(dataflow)#1
# Loading work.onescomp_n(structural)#1
# Loading work.onescomp(structure)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading work.lessthancheck(dataflow)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading work.barrelshifter_32(mixed)#1
# Loading work.mux8t1_32(structural)#1
add wave -position insertpoint sim:/alu/*
force -freeze sim:/alu/i_A 32'h0 0
force -freeze sim:/alu/i_B 32'h0 0
force -freeze sim:/alu/i_aluOp 4'h2 0
force -freeze sim:/alu/i_shamt 5'h0 0
run 100
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /alu/sltModule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /alu/sltModule
force -freeze sim:/alu/i_A 32'h00000001 0
run 100
force -freeze sim:/alu/i_aluOp 4'h0 0
run 100
force -freeze sim:/alu/i_aluOp 4'h1 0
run 100
# Causality operation skipped due to absence of debug database file
force -freeze sim:/alu/i_A 32'h00000003 0
force -freeze sim:/alu/i_B 32'h00000001 0
run 100
force -freeze sim:/alu/i_aluOp 4'h3 0
run 100
# ** Note: (vish-4074) File /home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/vsim.wlf is still open, viewing file in live viewing mode.
force -freeze sim:/alu/i_aluOp 4'h4 0
run 100
force -freeze sim:/alu/i_aluOp 4'h7 0
run 100
force -freeze sim:/alu/i_B 32'h00000004 0
run 100
force -freeze sim:/alu/i_aluOp 4'hB 0
run 100
force -freeze sim:/alu/i_aluOp 4'hA 0
run 100
vsim -voptargs=+acc work.equalitymodule
# End time: 15:49:16 on Oct 24,2024, Elapsed time: 0:07:08
# Errors: 0, Warnings: 3
# vsim -voptargs="+acc" work.equalitymodule 
# Start time: 15:49:16 on Oct 24,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.equalitymodule(dataflow)#1
add wave -position insertpoint sim:/equalitymodule/*
force -freeze sim:/equalitymodule/i_A 32'h12354687 0
force -freeze sim:/equalitymodule/i_B 32'h12345678 0
run 100
force -freeze sim:/equalitymodule/i_A 32'h12354678 0
run 100
vsim -voptargs=+acc work.alu
# End time: 16:01:23 on Oct 24,2024, Elapsed time: 0:12:07
# Errors: 0, Warnings: 1
# vsim -voptargs="+acc" work.alu 
# Start time: 16:01:23 on Oct 24,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.alu(structural)#1
# Loading work.equalitymodule(dataflow)#1
# Loading work.equality_check(dataflow)#1
# Loading work.invg(dataflow)#1
# Loading work.add_sub_n(structural)#1
# Loading work.invg_n(structural)#1
# Loading work.mux2t1_n(structural)#1
# Loading work.mux2to1(mixed)#1
# Loading work.andg2(dataflow)#1
# Loading work.org2(dataflow)#1
# Loading work.fulladder_n(structural)#1
# Loading work.fulladder(mixed)#1
# Loading work.xorg2(dataflow)#1
# Loading work.onescomp_n(structural)#1
# Loading work.onescomp(structure)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading work.lessthancheck(dataflow)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading work.barrelshifter_32(mixed)#1
# Loading work.mux8t1_32(structural)#1
add wave -position insertpoint sim:/alu/*
force -freeze sim:/alu/i_A 32'h00000 0
force -freeze sim:/alu/i_B 32'h0 0
force -freeze sim:/alu/i_aluOp 4'h0 0
force -freeze sim:/alu/i_shamt 5'h0 0
run 100
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /alu/sltModule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /alu/sltModule
force -freeze sim:/alu/i_aluOp 4'h9 0
force -freeze sim:/alu/i_A 32'h12345678 0
force -freeze sim:/alu/i_shamt 5'h02 0
run 100
vcom -reportprogress 300 -work work {/home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/alu.vhd}
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:04:29 on Oct 24,2024
# vcom -reportprogress 300 -work work /home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alu
# -- Compiling architecture structural of alu
# End time: 16:04:29 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.alu
# End time: 16:04:35 on Oct 24,2024, Elapsed time: 0:03:12
# Errors: 0, Warnings: 2
# vsim -voptargs="+acc" work.alu 
# Start time: 16:04:35 on Oct 24,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.alu(structural)#1
# Loading work.equalitymodule(dataflow)#1
# Loading work.equality_check(dataflow)#1
# Loading work.invg(dataflow)#1
# Loading work.add_sub_n(structural)#1
# Loading work.invg_n(structural)#1
# Loading work.mux2t1_n(structural)#1
# Loading work.mux2to1(mixed)#1
# Loading work.andg2(dataflow)#1
# Loading work.org2(dataflow)#1
# Loading work.fulladder_n(structural)#1
# Loading work.fulladder(mixed)#1
# Loading work.xorg2(dataflow)#1
# Loading work.onescomp_n(structural)#1
# Loading work.onescomp(structure)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading work.lessthancheck(dataflow)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading work.barrelshifter_32(mixed)#1
# Loading work.mux8t1_32(structural)#1
add wave -position insertpoint sim:/alu/*
force -freeze sim:/alu/i_A 32'h12345678 0
force -freeze sim:/alu/i_B 32'h0 0
force -freeze sim:/alu/i_aluOp 4'h1001 0
force -freeze sim:/alu/i_shamt 5'h2 0
force -freeze sim:/alu/i_aluOp 4'h9 0
run 100
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /alu/sltModule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /alu/sltModule
force -freeze sim:/alu/i_shamt 5'h04 0
run 100
force -freeze sim:/alu/i_aluOp 4'hD 0
run 100
quit -sim
# End time: 16:10:29 on Oct 24,2024, Elapsed time: 0:05:54
# Errors: 0, Warnings: 3
quit -sim
vcom -work work {/home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/alu.vhd}
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:12:46 on Oct 24,2024
# vcom -reportprogress 300 -work work /home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alu
# -- Compiling architecture structural of alu
# ** Error: /home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/alu.vhd(134): near "invforshift": (vcom-1576) expecting BEGIN.
# ** Note: /home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/alu.vhd(134): VHDL Compiler exiting
# End time: 16:12:47 on Oct 24,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# /usr/local/mentor/questasim/linux_x86_64/vcom failed.
vcom -work work {/home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/alu.vhd}
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:13:10 on Oct 24,2024
# vcom -reportprogress 300 -work work /home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alu
# -- Compiling architecture structural of alu
# End time: 16:13:10 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.alu
# vsim -voptargs="+acc" work.alu 
# Start time: 16:13:17 on Oct 24,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Warning: /home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/alu.vhd(138): (vopt-1549) At instance invforshift the actual expression and the port 'i_I' of component 'work.alu(structural).invg_N' have different sizes:  ([4,32]).
#         Region: /alu/invforshift
# ** Error (suppressible): /home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/alu.vhd(138): (vopt-1549) At instance invforshift the actual expression and the port 'i_I' of entity 'work.invg_N' have different sizes:  ([4,32]).
#         Region: /alu/invforshift
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=2.
# Error loading design
# End time: 16:13:18 on Oct 24,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 2
vcom -reportprogress 300 -work work {/home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/Add_Sub_N.vhd}
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:13:59 on Oct 24,2024
# vcom -reportprogress 300 -work work /home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/Add_Sub_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Add_Sub_N
# -- Compiling architecture structural of Add_Sub_N
# End time: 16:13:59 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work {/home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/Adder.vhd}
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:13:59 on Oct 24,2024
# vcom -reportprogress 300 -work work /home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/Adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Adder
# -- Compiling architecture behavior of Adder
# End time: 16:13:59 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work {/home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/addersubtractor.vhd}
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:13:59 on Oct 24,2024
# vcom -reportprogress 300 -work work /home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/addersubtractor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity addersubtractor
# -- Compiling architecture structural of addersubtractor
# End time: 16:13:59 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work {/home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/alu.vhd}
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:13:59 on Oct 24,2024
# vcom -reportprogress 300 -work work /home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alu
# -- Compiling architecture structural of alu
# End time: 16:13:59 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work {/home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/alu_addersubtractor.vhd}
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:13:59 on Oct 24,2024
# vcom -reportprogress 300 -work work /home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/alu_addersubtractor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alu_addersubtractor
# -- Compiling architecture structural of alu_addersubtractor
# End time: 16:13:59 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work {/home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/and2_N.vhd}
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:13:59 on Oct 24,2024
# vcom -reportprogress 300 -work work /home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/and2_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity and2_N
# -- Compiling architecture structural of and2_N
# End time: 16:13:59 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work {/home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/andg2.vhd}
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:13:59 on Oct 24,2024
# vcom -reportprogress 300 -work work /home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/andg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# End time: 16:13:59 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work {/home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/barrelshifter_32.vhd}
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:13:59 on Oct 24,2024
# vcom -reportprogress 300 -work work /home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/barrelshifter_32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity barrelshifter_32
# -- Compiling architecture mixed of barrelshifter_32
# End time: 16:13:59 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work {/home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/beq.vhd}
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:13:59 on Oct 24,2024
# vcom -reportprogress 30 -work work /home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/beq.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity beq
# -- Compiling architecture dataflow of beq
# End time: 16:13:59 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work {/home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/beq_bne.vhd}
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:13:59 on Oct 24,2024
# vcom -reportprogress 30 -work work /home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/beq_bne.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity beq_bne
# -- Compiling architecture structural of beq_bne
# End time: 16:13:59 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work {/home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/cla_adder.vhd}
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:13:59 on Oct 24,2024
# vcom -reportprogress 30 -work work /home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/cla_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity cla_adder
# -- Compiling architecture mixed of cla_adder
# End time: 16:13:59 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work {/home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/control.vhd}
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:13:59 on Oct 24,2024
# vcom -reportprogress 30 -work work /home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity control
# -- Compiling architecture behavior of control
# End time: 16:13:59 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work {/home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/datapathv2.vhd}
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:13:59 on Oct 24,2024
# vcom -reportprogress 30 -work work /home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/datapathv2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package mypack
# -- Compiling entity datapathv2
# -- Compiling architecture structural of datapathv2
# End time: 16:13:59 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work {/home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/decoder5t32.vhd}
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:13:59 on Oct 24,2024
# vcom -reportprogress 30 -work work /home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/decoder5t32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity decoder5t32
# -- Compiling architecture behavior of decoder5t32
# End time: 16:13:59 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work {/home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/dfmux.vhd}
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:13:59 on Oct 24,2024
# vcom -reportprogress 30 -work work /home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/dfmux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dfmux
# -- Compiling architecture dataflow of dfmux
# End time: 16:13:59 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work {/home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/equality_check.vhd}
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:13:59 on Oct 24,2024
# vcom -reportprogress 30 -work work /home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/equality_check.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity equality_check
# -- Compiling architecture dataflow of equality_check
# End time: 16:13:59 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work {/home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/equality_checker.vhd}
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:13:59 on Oct 24,2024
# vcom -reportprogress 30 -work work /home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/equality_checker.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity equalityModule
# -- Compiling architecture dataflow of equalityModule
# End time: 16:13:59 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work {/home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/equalityMuxModule.vhd}
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:13:59 on Oct 24,2024
# vcom -reportprogress 30 -work work /home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/equalityMuxModule.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity equality_check
# -- Compiling architecture dataflow of equality_check
# End time: 16:13:59 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work {/home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/extender.vhd}
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:13:59 on Oct 24,2024
# vcom -reportprogress 30 -work work /home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/extender.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity extender
# -- Compiling architecture behavior of extender
# End time: 16:13:59 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work {/home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/fetchLogic.vhd}
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:13:59 on Oct 24,2024
# vcom -reportprogress 30 -work work /home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/fetchLogic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity fetchLogic
# -- Compiling architecture mixed of fetchLogic
# End time: 16:13:59 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work {/home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/FullAdder.vhd}
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:13:59 on Oct 24,2024
# vcom -reportprogress 30 -work work /home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/FullAdder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FullAdder
# -- Compiling architecture mixed of FullAdder
# End time: 16:14:00 on Oct 24,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work {/home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/FullAdder_N.vhd}
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:14:00 on Oct 24,2024
# vcom -reportprogress 30 -work work /home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/FullAdder_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FullAdder_N
# -- Compiling architecture structural of FullAdder_N
# End time: 16:14:00 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work {/home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/invg.vhd}
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:14:00 on Oct 24,2024
# vcom -reportprogress 30 -work work /home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/invg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity invg
# -- Compiling architecture dataflow of invg
# End time: 16:14:00 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work {/home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/invg_N.vhd}
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:14:00 on Oct 24,2024
# vcom -reportprogress 30 -work work /home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/invg_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity invg_N
# -- Compiling architecture structural of invg_N
# End time: 16:14:00 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work {/home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/lessThanCheck.vhd}
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:14:00 on Oct 24,2024
# vcom -reportprogress 30 -work work /home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/lessThanCheck.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity lessThanCheck
# -- Compiling architecture dataflow of lessThanCheck
# End time: 16:14:00 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work {/home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/mem.vhd}
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:14:00 on Oct 24,2024
# vcom -reportprogress 30 -work work /home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/mem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mem
# -- Compiling architecture rtl of mem
# End time: 16:14:00 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work {/home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/MIPS_processor.vhd}
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:14:00 on Oct 24,2024
# vcom -reportprogress 30 -work work /home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/MIPS_processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MIPS_processor
# -- Compiling architecture structure of MIPS_processor
# End time: 16:14:00 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work {/home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/Multiplier.vhd}
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:14:00 on Oct 24,2024
# vcom -reportprogress 30 -work work /home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/Multiplier.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Multiplier
# -- Compiling architecture behavior of Multiplier
# End time: 16:14:00 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work {/home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/mux2t1_N.vhd}
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:14:00 on Oct 24,2024
# vcom -reportprogress 30 -work work /home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/mux2t1_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1_N
# -- Compiling architecture structural of mux2t1_N
# End time: 16:14:00 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work {/home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/mux2t_1.vhd}
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:14:00 on Oct 24,2024
# vcom -reportprogress 30 -work work /home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/mux2t_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1
# -- Compiling architecture dataflow of mux2t1
# End time: 16:14:00 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work {/home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/mux2to1.vhd}
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:14:00 on Oct 24,2024
# vcom -reportprogress 30 -work work /home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/mux2to1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2to1
# -- Compiling architecture mixed of mux2to1
# End time: 16:14:00 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work {/home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/mux8t1_32.vhd}
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:14:00 on Oct 24,2024
# vcom -reportprogress 30 -work work /home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/mux8t1_32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux8t1_32
# -- Compiling architecture structural of mux8t1_32
# End time: 16:14:00 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work {/home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/mux32t1.vhd}
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:14:00 on Oct 24,2024
# vcom -reportprogress 30 -work work /home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/mux32t1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package mypack
# -- Loading package mypack
# -- Compiling entity mux32t1
# -- Compiling architecture behavior of mux32t1
# End time: 16:14:00 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work {/home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/N_bitRegister.vhd}
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:14:00 on Oct 24,2024
# vcom -reportprogress 30 -work work /home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/N_bitRegister.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity N_bitRegister
# -- Compiling architecture mixed of N_bitRegister
# End time: 16:14:00 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work {/home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/onesComp.vhd}
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:14:00 on Oct 24,2024
# vcom -reportprogress 30 -work work /home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/onesComp.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity onesComp
# -- Compiling architecture structure of onesComp
# End time: 16:14:00 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work {/home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/onesComp_N.vhd}
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:14:00 on Oct 24,2024
# vcom -reportprogress 30 -work work /home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/onesComp_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity onesComp_N
# -- Compiling architecture structural of onesComp_N
# End time: 16:14:00 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work {/home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/org2.vhd}
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:14:00 on Oct 24,2024
# vcom -reportprogress 30 -work work /home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/org2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# End time: 16:14:00 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work {/home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/Reg.vhd}
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:14:00 on Oct 24,2024
# vcom -reportprogress 30 -work work /home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/Reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Reg
# -- Compiling architecture behavior of Reg
# End time: 16:14:00 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work {/home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/regfile.vhd}
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:14:00 on Oct 24,2024
# vcom -reportprogress 30 -work work /home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/regfile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package mypack
# -- Compiling entity regfile
# -- Compiling architecture structural of regfile
# End time: 16:14:00 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work {/home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/register.vhd}
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:14:00 on Oct 24,2024
# vcom -reportprogress 30 -work work /home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/register.vhd 
# -- Loading package STANDARD
# ** Error (suppressible): /home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/register.vhd(1): (vcom-1491) Empty source files.
# End time: 16:14:00 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 30 -work work {/home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/RegLd.vhd}
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:14:00 on Oct 24,2024
# vcom -reportprogress 30 -work work /home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/RegLd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity RegLd
# -- Compiling architecture behavior of RegLd
# End time: 16:14:00 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work {/home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/tb_ALU.vhd}
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:14:00 on Oct 24,2024
# vcom -reportprogress 30 -work work /home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/tb_ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_alu
# -- Compiling architecture test of tb_alu
# End time: 16:14:00 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work {/home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/tb_barrelShifter.vhd}
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:14:00 on Oct 24,2024
# vcom -reportprogress 30 -work work /home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/tb_barrelShifter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_barrelShifter
# -- Compiling architecture behavior of tb_barrelShifter
# End time: 16:14:01 on Oct 24,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work {/home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/tb_control.vhd}
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:14:01 on Oct 24,2024
# vcom -reportprogress 30 -work work /home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/tb_control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_control
# -- Compiling architecture behavior of tb_control
# End time: 16:14:01 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work {/home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/tb_datapathv2.vhd}
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:14:01 on Oct 24,2024
# vcom -reportprogress 30 -work work /home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/tb_datapathv2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_datapathv2
# -- Compiling architecture behavior of tb_datapathv2
# End time: 16:14:01 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work {/home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/tb_dmem.vhd}
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:14:01 on Oct 24,2024
# vcom -reportprogress 30 -work work /home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/tb_dmem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_dmem
# -- Compiling architecture behavior of tb_dmem
# End time: 16:14:01 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work {/home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/tb_extender.vhd}
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:14:01 on Oct 24,2024
# vcom -reportprogress 30 -work work /home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/tb_extender.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_extender
# -- Compiling architecture behavior of tb_extender
# End time: 16:14:01 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work {/home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/xorg2.vhd}
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:14:01 on Oct 24,2024
# vcom -reportprogress 30 -work work /home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity xorg2
# -- Compiling architecture dataflow of xorg2
# End time: 16:14:01 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work {/home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/alu.vhd}
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:14:07 on Oct 24,2024
# vcom -reportprogress 300 -work work /home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alu
# -- Compiling architecture structural of alu
# End time: 16:14:07 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.alu
# vsim -voptargs="+acc" work.alu 
# Start time: 16:14:09 on Oct 24,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Warning: /home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/alu.vhd(138): (vopt-1549) At instance invforshift the actual expression and the port 'i_I' of component 'work.alu(structural).invg_N' have different sizes:  ([4,32]).
#         Region: /alu/invforshift
# ** Error (suppressible): /home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/alu.vhd(138): (vopt-1549) At instance invforshift the actual expression and the port 'i_I' of entity 'work.invg_N' have different sizes:  ([4,32]).
#         Region: /alu/invforshift
# ** Warning: /home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/alu.vhd(139): (vopt-1549) At instance invforshift the actual expression and the port 'o_O' of component 'work.alu(structural).invg_N' have different sizes:  ([4,32]).
#         Region: /alu/invforshift
# ** Error (suppressible): /home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/alu.vhd(139): (vopt-1549) At instance invforshift the actual expression and the port 'o_O' of entity 'work.invg_N' have different sizes:  ([4,32]).
#         Region: /alu/invforshift
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=2, Warnings=3.
# Error loading design
# End time: 16:14:09 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 2, Warnings: 3
vcom -work work {/home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/alu.vhd}
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:14:41 on Oct 24,2024
# vcom -reportprogress 300 -work work /home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alu
# -- Compiling architecture structural of alu
# End time: 16:14:41 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.alu
# vsim -voptargs="+acc" work.alu 
# Start time: 16:14:44 on Oct 24,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Error (suppressible): /home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/alu.vhd(138): (vopt-1550) Port 'i_I' of component 'work.alu(structural).invg_N' and port 'i_I' of entity 'work.invg_N' have different sizes:  ([4,32]).
#         Region: /alu/invforshift
# ** Error (suppressible): /home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/alu.vhd(139): (vopt-1550) Port 'o_O' of component 'work.alu(structural).invg_N' and port 'o_O' of entity 'work.invg_N' have different sizes:  ([4,32]).
#         Region: /alu/invforshift
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=2, Warnings=1.
# Error loading design
# End time: 16:14:44 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 2, Warnings: 1
vsim -coverage work.alu
# vsim -coverage work.alu 
# Start time: 16:15:25 on Oct 24,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Error (suppressible): /home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/alu.vhd(138): (vopt-1550) Port 'i_I' of component 'work.alu(structural).invg_N' and port 'i_I' of entity 'work.invg_N' have different sizes:  ([4,32]).
#         Region: /alu/invforshift
# ** Error (suppressible): /home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/alu.vhd(139): (vopt-1550) Port 'o_O' of component 'work.alu(structural).invg_N' and port 'o_O' of entity 'work.invg_N' have different sizes:  ([4,32]).
#         Region: /alu/invforshift
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=2, Warnings=0.
# Error loading design
# End time: 16:15:25 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vcom -work work {/home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/alu.vhd}
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:15:30 on Oct 24,2024
# vcom -reportprogress 300 -work work /home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alu
# -- Compiling architecture structural of alu
# End time: 16:15:30 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.alu
# vsim -voptargs="+acc" work.alu 
# Start time: 16:15:32 on Oct 24,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Error (suppressible): /home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/alu.vhd(138): (vopt-1550) Port 'i_I' of component 'work.alu(structural).invg_N' and port 'i_I' of entity 'work.invg_N' have different sizes:  ([4,32]).
#         Region: /alu/invforshift
# ** Error (suppressible): /home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/alu.vhd(139): (vopt-1550) Port 'o_O' of component 'work.alu(structural).invg_N' and port 'o_O' of entity 'work.invg_N' have different sizes:  ([4,32]).
#         Region: /alu/invforshift
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=2, Warnings=1.
# Error loading design
# End time: 16:15:33 on Oct 24,2024, Elapsed time: 0:00:01
# Errors: 2, Warnings: 1
vcom -work work {/home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/invg_N.vhd}
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:15:43 on Oct 24,2024
# vcom -reportprogress 300 -work work /home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/invg_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity invg_N
# -- Compiling architecture structural of invg_N
# End time: 16:15:43 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work {/home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/alu.vhd}
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:15:46 on Oct 24,2024
# vcom -reportprogress 300 -work work /home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alu
# -- Compiling architecture structural of alu
# End time: 16:15:46 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.alu
# vsim -voptargs="+acc" work.alu 
# Start time: 16:15:48 on Oct 24,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.alu(structural)#1
# Loading work.invg_n(structural)#1
# Loading work.invg(dataflow)#1
# Loading work.equalitymodule(dataflow)#1
# Loading work.equality_check(dataflow)#1
# Loading work.add_sub_n(structural)#1
# Loading work.invg_n(structural)#2
# Loading work.mux2t1_n(structural)#1
# Loading work.mux2to1(mixed)#1
# Loading work.andg2(dataflow)#1
# Loading work.org2(dataflow)#1
# Loading work.fulladder_n(structural)#1
# Loading work.fulladder(mixed)#1
# Loading work.xorg2(dataflow)#1
# Loading work.onescomp_n(structural)#1
# Loading work.onescomp(structure)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading work.lessthancheck(dataflow)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading work.barrelshifter_32(mixed)#1
# Loading work.mux8t1_32(structural)#1
add wave -position insertpoint sim:/alu/*
force -freeze sim:/alu/i_A 32'h0 0
force -freeze sim:/alu/i_B 32'h0 0
force -freeze sim:/alu/i_aluOp 4'h9 0
force -freeze sim:/alu/i_shamt 5'h2 0
force -freeze sim:/alu/i_A 32'h12345678 0
run 100
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /alu/sltModule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /alu/sltModule
force -freeze sim:/alu/i_shamt 5'h04 0
run 100
force -freeze sim:/alu/i_aluOp 4'hD 0
run 100
force -freeze sim:/alu/i_aluOp 4'h8 0
run 100
force -freeze sim:/alu/i_A 32'hF2345678 0
run 100
force -freeze sim:/alu/i_aluOp 4'h0 0
force -freeze sim:/alu/i_A 32'0 0
# Invalid radix for based number: 0.
# ** UI-Msg (Error): (vsim-4011) Invalid force value: 32'0 0.
# 
force -freeze sim:/alu/i_A 32'h0 0
run 100
force -freeze sim:/alu/i_A 32'h00001000 0
run 100
force -freeze sim:/alu/i_aluOp 4'h1 0
run 100
quit -sim
# End time: 16:28:08 on Oct 24,2024, Elapsed time: 0:12:20
# Errors: 0, Warnings: 3
vcom -work work {/home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/alu.vhd}
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:32:36 on Oct 24,2024
# vcom -reportprogress 300 -work work /home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alu
# -- Compiling architecture structural of alu
# ** Error: /home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/alu.vhd(35): (vcom-1136) Unknown identifier "downto0".
# ** Error: /home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/alu.vhd(35): Expecting a type name, found type conversion (to ieee.std_logic_1164.STD_LOGIC_VECTOR) instead.
# ** Error: /home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/alu.vhd(164): near ")": syntax error
# ** Error: /home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/alu.vhd(167): Statement cannot be labeled.
# ** Note: /home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/alu.vhd(276): VHDL Compiler exiting
# End time: 16:32:36 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# /usr/local/mentor/questasim/linux_x86_64/vcom failed.
vcom -work work {/home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/alu.vhd}
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:32:48 on Oct 24,2024
# vcom -reportprogress 300 -work work /home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alu
# -- Compiling architecture structural of alu
# ** Error: /home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/alu.vhd(164): near ")": syntax error
# ** Error: /home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/alu.vhd(167): Statement cannot be labeled.
# ** Note: /home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/alu.vhd(276): VHDL Compiler exiting
# End time: 16:32:48 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# /usr/local/mentor/questasim/linux_x86_64/vcom failed.
vcom -work work {/home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/alu.vhd}
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:32:57 on Oct 24,2024
# vcom -reportprogress 300 -work work /home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alu
# -- Compiling architecture structural of alu
# End time: 16:32:57 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.alu
# vsim -voptargs="+acc" work.alu 
# Start time: 16:33:04 on Oct 24,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.alu(structural)#1
# Loading work.invg_n(structural)#1
# Loading work.invg(dataflow)#1
# Loading work.equalitymodule(dataflow)#1
# Loading work.equality_check(dataflow)#1
# Loading work.mux2t1_n(structural)#1
# Loading work.mux2to1(mixed)#1
# Loading work.andg2(dataflow)#1
# Loading work.org2(dataflow)#1
# Loading work.add_sub_n(structural)#1
# Loading work.invg_n(structural)#2
# Loading work.fulladder_n(structural)#1
# Loading work.fulladder(mixed)#1
# Loading work.xorg2(dataflow)#1
# Loading work.onescomp_n(structural)#1
# Loading work.onescomp(structure)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading work.lessthancheck(dataflow)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading work.barrelshifter_32(mixed)#1
# Loading work.mux8t1_32(structural)#1
add wave -position insertpoint sim:/alu/*
add wave -position insertpoint sim:/alu/*
force -freeze sim:/alu/i_A 32'h0 0
force -freeze sim:/alu/i_B 32'h0 0
force -freeze sim:/alu/i_aluOp 4'h0 0
force -freeze sim:/alu/i_shamt 5'h0 0
run 100
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /alu/sltModule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /alu/sltModule
force -freeze sim:/alu/i_A 32'h0001111 0
run 100
force -freeze sim:/alu/i_aluOp 4'h1 0
run 100
quit -sim
# End time: 16:34:47 on Oct 24,2024, Elapsed time: 0:01:43
# Errors: 0, Warnings: 3
vcom -reportprogress 300 -work work {/home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/equalityMuxModule.vhd}
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:37:11 on Oct 24,2024
# vcom -reportprogress 300 -work work /home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/equalityMuxModule.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity equality_check
# -- Compiling architecture dataflow of equality_check
# End time: 16:37:11 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work {/home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/equalityMuxModule.vhd}
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:37:12 on Oct 24,2024
# vcom -reportprogress 300 -work work /home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/equalityMuxModule.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity equality_check
# -- Compiling architecture dataflow of equality_check
# End time: 16:37:12 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.equalitymodule
# vsim -voptargs="+acc" work.equalitymodule 
# Start time: 16:37:19 on Oct 24,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.equalitymodule(dataflow)#1
add wave -position insertpoint sim:/equalitymodule/*
force -freeze sim:/equalitymodule/i_A 32'h12345678 0
force -freeze sim:/equalitymodule/i_B 32'h12345678 0
run 100
force -freeze sim:/equalitymodule/i_A 32'h12345677 0
run 100
quit -sim
# End time: 16:38:02 on Oct 24,2024, Elapsed time: 0:00:43
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.alu
# vsim -voptargs="+acc" work.alu 
# Start time: 16:38:16 on Oct 24,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.alu(structural)#1
# Loading work.invg_n(structural)#1
# Loading work.invg(dataflow)#1
# Loading work.equalitymodule(dataflow)#1
# Loading work.equality_check(dataflow)#1
# Loading work.mux2t1_n(structural)#1
# Loading work.mux2to1(mixed)#1
# Loading work.andg2(dataflow)#1
# Loading work.org2(dataflow)#1
# Loading work.add_sub_n(structural)#1
# Loading work.invg_n(structural)#2
# Loading work.fulladder_n(structural)#1
# Loading work.fulladder(mixed)#1
# Loading work.xorg2(dataflow)#1
# Loading work.onescomp_n(structural)#1
# Loading work.onescomp(structure)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading work.lessthancheck(dataflow)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading work.barrelshifter_32(mixed)#1
# Loading work.mux8t1_32(structural)#1
add wave -position insertpoint sim:/alu/*
force -freeze sim:/alu/i_A 32'h12345678 0
force -freeze sim:/alu/i_B 32'h12345678 0
force -freeze sim:/alu/i_aluOp 4'hA 0
force -freeze sim:/alu/i_shamt 5'h0 0
run 100
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /alu/sltModule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /alu/sltModule
quit -sim
# End time: 16:39:47 on Oct 24,2024, Elapsed time: 0:01:31
# Errors: 0, Warnings: 2
vcom -work work {/home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/alu.vhd}
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 16:39:51 on Oct 24,2024
# vcom -reportprogress 300 -work work /home/spencero/Desktop/ALUTesting/blevake Project01 blevake-alu proj1(3)/alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alu
# -- Compiling architecture structural of alu
# End time: 16:39:51 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.alu
# vsim -voptargs="+acc" work.alu 
# Start time: 16:39:53 on Oct 24,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.alu(structural)#1
# Loading work.invg_n(structural)#1
# Loading work.invg(dataflow)#1
# Loading work.equalitymodule(dataflow)#1
# Loading work.equality_check(dataflow)#1
# Loading work.mux2t1_n(structural)#1
# Loading work.mux2to1(mixed)#1
# Loading work.andg2(dataflow)#1
# Loading work.org2(dataflow)#1
# Loading work.add_sub_n(structural)#1
# Loading work.invg_n(structural)#2
# Loading work.fulladder_n(structural)#1
# Loading work.fulladder(mixed)#1
# Loading work.xorg2(dataflow)#1
# Loading work.onescomp_n(structural)#1
# Loading work.onescomp(structure)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading work.lessthancheck(dataflow)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading work.barrelshifter_32(mixed)#1
# Loading work.mux8t1_32(structural)#1
add wave -position insertpoint sim:/alu/*
force -freeze sim:/alu/i_A 32'h1 0
force -freeze sim:/alu/i_B 32'h1 0
force -freeze sim:/alu/i_aluOp 4'hA 0
force -freeze sim:/alu/i_shamt 5'h0 0
run 100
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /alu/sltModule
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /alu/sltModule
force -freeze sim:/alu/i_aluOp 4'hB 0
run 100
