// Seed: 1071228636
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  tri1 id_3;
  assign id_3 = 1'd0;
endmodule
module module_1 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  id_3(
      .id_0(), .id_1(1), .id_2(id_2[1])
  ); id_5(
      .id_0(id_4), .id_1(1), .id_2(id_3), .id_3(1)
  );
  wire id_6 = ~1, id_7, id_8, id_9 = id_8;
  module_0 modCall_1 (
      id_9,
      id_7
  );
  wire id_10, id_11, id_12, id_13, id_14, id_15, id_16, id_17, id_18, id_19, id_20 = id_6;
endmodule
