{"vcs1":{"timestamp_begin":1753937703.110867410, "rt":8.97, "ut":6.75, "st":0.36}}
{"vcselab":{"timestamp_begin":1753937712.216928262, "rt":0.56, "ut":0.15, "st":0.11}}
{"link":{"timestamp_begin":1753937712.853265926, "rt":0.52, "ut":0.14, "st":0.19}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1753937702.314575359}
{"VCS_COMP_START_TIME": 1753937702.314575359}
{"VCS_COMP_END_TIME": 1753937714.325875130}
{"VCS_USER_OPTIONS": "-full64 -sverilog +v2k -sv2k12 -ntb_opts uvm -f filelist.f -l compile.log -R -debug_access+all"}
{"vcs1": {"peak_mem": 440780}}
{"vcselab": {"peak_mem": 250568}}
