#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Mar 31 21:31:47 2022
# Process ID: 43897
# Current directory: /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold
# Command line: vivado
# Log file: /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/vivado.log
# Journal file: /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.xpr
update_compile_order -fileset sources_1
open_bd_design {/home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/design_2.bd}
report_ip_status -name ip_status 
upgrade_ip -vlnv user.org:user:axis_stream_txfifo:2.0 [get_ips  design_2_axis_stream_txfifo_0_2] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_2_axis_stream_txfifo_0_2] -no_script -sync -force -quiet
connect_bd_net [get_bd_pins axis_stream_txfifo_0/txclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
report_ip_status -name ip_status 
reset_run design_2_processing_system7_0_0_synth_1
reset_run design_2_xbar_0_synth_1
save_bd_design
reset_run synth_2
launch_runs synth_2 -lsf {bsub -R select[type=X86_64] -N -q medium}
wait_on_run synth_2
launch_runs impl_4 -lsf {bsub -R select[type=X86_64] -N -q medium}
wait_on_run impl_4
open_run impl_4
open_bd_design {/home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/design_2.bd}
set_property location {2612 -73} [get_bd_ports HSI_A0]
set_property location {2633 -32} [get_bd_ports HSI_A1]
ipx::edit_ip_in_project -upgrade true -name BiDirChannels_v1_0_project -directory /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.tmp/BiDirChannels_v1_0_project /home/cdickins/reuse/gyro_tester_gold-master/ip_repo/BiDirChannels_1.0/component.xml
update_compile_order -fileset sources_1
update_files -from_files /home/cdickins/reuse/gyro_tester_gold-master/ip_repo/BiDirChannels_1.0/hdl/BiDirChannels_v1_0.sv -to_files /home/cdickins/reuse/gyro_tester_gold-master/ip_repo/BiDirChannels_1.0/hdl/BiDirChannels_v1_0.v -filesets [get_filesets *]
set_property file_type SystemVerilog [get_files  /home/cdickins/reuse/gyro_tester_gold-master/ip_repo/BiDirChannels_1.0/hdl/BiDirChannels_v1_0.sv]
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property value 32 [ipx::get_user_parameters C_M00_AXIS_TDATA_WIDTH -of_objects [ipx::current_core]]
set_property value 32 [ipx::get_hdl_parameters C_M00_AXIS_TDATA_WIDTH -of_objects [ipx::current_core]]
set_property value_validation_list {32 16} [ipx::get_user_parameters C_M00_AXIS_TDATA_WIDTH -of_objects [ipx::current_core]]
set_property value 32 [ipx::get_user_parameters C_S00_AXIS_TDATA_WIDTH -of_objects [ipx::current_core]]
set_property value 32 [ipx::get_hdl_parameters C_S00_AXIS_TDATA_WIDTH -of_objects [ipx::current_core]]
set_property value_validation_list {32 16} [ipx::get_user_parameters C_S00_AXIS_TDATA_WIDTH -of_objects [ipx::current_core]]
set_property name txclk [ipx::get_bus_interfaces S00_AXIS_CLK -of_objects [ipx::current_core]]
set_property interface_mode master [ipx::get_bus_interfaces txclk -of_objects [ipx::current_core]]
ipx::add_port_map CLK [ipx::get_bus_interfaces txclk -of_objects [ipx::current_core]]
set_property physical_name txclk [ipx::get_port_maps CLK -of_objects [ipx::get_bus_interfaces txclk -of_objects [ipx::current_core]]]
set_property name MCK_P [ipx::get_bus_interfaces HS_Clock -of_objects [ipx::current_core]]
ipx::add_port_map CLK [ipx::get_bus_interfaces MCK_P -of_objects [ipx::current_core]]
set_property physical_name MCK_P [ipx::get_port_maps CLK -of_objects [ipx::get_bus_interfaces MCK_P -of_objects [ipx::current_core]]]
set_property name MCK_N [ipx::get_bus_interfaces s02_axis_aclk -of_objects [ipx::current_core]]
set_property interface_mode master [ipx::get_bus_interfaces MCK_N -of_objects [ipx::current_core]]
ipx::add_port_map CLK [ipx::get_bus_interfaces MCK_N -of_objects [ipx::current_core]]
set_property physical_name MCK_N [ipx::get_port_maps CLK -of_objects [ipx::get_bus_interfaces MCK_N -of_objects [ipx::current_core]]]
set_property name SYNCK [ipx::get_bus_interfaces s01_axis_aclk -of_objects [ipx::current_core]]
set_property interface_mode master [ipx::get_bus_interfaces SYNCK -of_objects [ipx::current_core]]
ipx::add_port_map CLK [ipx::get_bus_interfaces SYNCK -of_objects [ipx::current_core]]
set_property physical_name SYNCK [ipx::get_port_maps CLK -of_objects [ipx::get_bus_interfaces SYNCK -of_objects [ipx::current_core]]]
ipx::remove_bus_interface S00_AXI_RST [ipx::current_core]
ipx::remove_bus_interface S00_AXI_CLK [ipx::current_core]
ipx::remove_bus_interface M00_AXIS_RST [ipx::current_core]
ipx::remove_bus_interface M00_AXIS_CLK [ipx::current_core]
ipx::remove_bus_interface S00_AXIS_RST [ipx::current_core]
ipx::remove_bus_interface s01_axis_aresetn [ipx::current_core]
ipx::remove_bus_interface s02_axis_aresetn [ipx::current_core]
ipx::associate_bus_interfaces -busif S00_AXI -clock clk [ipx::current_core]
ipx::associate_bus_interfaces -busif S00_AXIS -clock txclk [ipx::current_core]
ipx::associate_bus_interfaces -busif M00_AXIS -clock txclk [ipx::current_core]
ipx::associate_bus_interfaces -busif s01_axis -clock SYNCK -clear [ipx::current_core]
ipx::associate_bus_interfaces -busif s01_axis -clock txclk [ipx::current_core]
ipx::associate_bus_interfaces -busif s02_axis -clock MCK_N -clear [ipx::current_core]
ipx::associate_bus_interfaces -busif s02_axis -clock txclk [ipx::current_core]
launch_runs synth_1 -lsf {bsub -R select[type=X86_64] -N -q medium}
wait_on_run synth_1
set_property core_revision 110 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /home/cdickins/reuse/gyro_tester_gold-master/ip_repo
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:BiDirChannels:1.0 [get_ips  design_2_BiDirChannels_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_2_BiDirChannels_0_0] -no_script -sync -force -quiet
connect_bd_net [get_bd_pins BiDirChannels_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins BiDirChannels_0/rst_n] [get_bd_pins rst_ps7_0_100M/peripheral_aresetn]
connect_bd_net [get_bd_ports HSI_A0] [get_bd_pins BiDirChannels_0/DRX]
set_property name DRX [get_bd_ports HSI_A0]
delete_bd_objs [get_bd_nets HSI_A1_1] [get_bd_ports HSI_A1]
connect_bd_net [get_bd_ports HSI_DAM] [get_bd_pins BiDirChannels_0/DTX]
connect_bd_net [get_bd_ports HSI_DAP] [get_bd_pins BiDirChannels_0/DSYNC]
delete_bd_objs [get_bd_nets BiDirChannels_0_HS_Clock] [get_bd_ports HSICK]
delete_bd_objs [get_bd_nets BiDirChannels_0_HSI_DBP] [get_bd_ports HSI_DBP]
delete_bd_objs [get_bd_nets BiDirChannels_0_HSI_DBM] [get_bd_ports HSI_DBM]
delete_bd_objs [get_bd_nets BiDirChannels_0_HSI_DC] [get_bd_ports HSI_DC]
report_ip_status -name ip_status 
set_property name DSYNC [get_bd_ports HSI_DAP]
set_property name DTX [get_bd_ports HSI_DAM]
save_bd_design
ipx::edit_ip_in_project -upgrade true -name BiDirChannels_v1_0_project -directory /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.tmp/BiDirChannels_v1_0_project /home/cdickins/reuse/gyro_tester_gold-master/ip_repo/BiDirChannels_1.0/component.xml
update_compile_order -fileset sources_1
ipx::add_bus_parameter FREQ_HZ [ipx::get_bus_interfaces txclk -of_objects [ipx::current_core]]
ipx::add_bus_parameter FREQ_HZ [ipx::get_bus_interfaces SYNCK -of_objects [ipx::current_core]]
ipx::add_bus_parameter FREQ_HZ [ipx::get_bus_interfaces MCK_N -of_objects [ipx::current_core]]
ipx::add_bus_parameter FREQ_HZ [ipx::get_bus_interfaces MCK_P -of_objects [ipx::current_core]]
set_property core_revision 111 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /home/cdickins/reuse/gyro_tester_gold-master/ip_repo
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:BiDirChannels:1.0 [get_ips  design_2_BiDirChannels_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_2_BiDirChannels_0_0] -no_script -sync -force -quiet
