/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [11:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  reg [7:0] celloutsig_0_14z;
  wire [7:0] celloutsig_0_15z;
  wire [10:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  reg [10:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [5:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [16:0] celloutsig_1_7z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_18z = ~(celloutsig_1_15z & celloutsig_1_6z);
  assign celloutsig_0_5z = ~(celloutsig_0_2z & celloutsig_0_1z[2]);
  assign celloutsig_1_0z = !(in_data[161] ? in_data[191] : in_data[121]);
  assign celloutsig_1_6z = !(celloutsig_1_5z ? in_data[105] : celloutsig_1_4z);
  assign celloutsig_0_7z = ~((celloutsig_0_1z[1] | celloutsig_0_0z[2]) & celloutsig_0_2z);
  assign celloutsig_1_4z = ~((celloutsig_1_1z | celloutsig_1_2z) & celloutsig_1_1z);
  assign celloutsig_0_8z = ~(celloutsig_0_7z ^ in_data[0]);
  assign celloutsig_0_0z = in_data[42:31] / { 1'h1, in_data[86:76] };
  assign celloutsig_1_3z = in_data[110:107] / { 1'h1, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_4z = { celloutsig_0_1z[4:0], celloutsig_0_3z } >= { celloutsig_0_0z[8:4], celloutsig_0_1z };
  assign celloutsig_1_1z = { in_data[182], celloutsig_1_0z, celloutsig_1_0z } >= { in_data[182], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_6z = { celloutsig_0_0z[7:3], celloutsig_0_4z } % { 1'h1, in_data[26:22] };
  assign celloutsig_0_1z = celloutsig_0_0z[11:1] % { 1'h1, in_data[39:30] };
  assign celloutsig_0_15z = { in_data[69:65], celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_10z } % { 1'h1, in_data[84:78] };
  assign celloutsig_1_7z = { celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_6z } % { 1'h1, in_data[136:121] };
  assign celloutsig_1_19z = | { celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_0_10z = | { celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_1z, in_data[66:51] };
  assign celloutsig_1_2z = | { celloutsig_1_1z, in_data[127:124] };
  assign celloutsig_1_5z = | { celloutsig_1_3z, celloutsig_1_0z, in_data[123:119] };
  assign celloutsig_0_2z = | celloutsig_0_1z[7:0];
  assign celloutsig_1_15z = | { celloutsig_1_7z[8:3], celloutsig_1_1z, celloutsig_1_0z };
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_14z = 8'h00;
    else if (clkin_data[0]) celloutsig_0_14z = { celloutsig_0_1z[10:6], celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_7z };
  always_latch
    if (celloutsig_1_18z) celloutsig_0_3z = 11'h000;
    else if (clkin_data[0]) celloutsig_0_3z = { in_data[12:3], celloutsig_0_2z };
  assign { out_data[128], out_data[96], out_data[39:32], out_data[7:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_14z, celloutsig_0_15z };
endmodule
