$date
	Thu Aug 21 15:01:57 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_full_adder $end
$scope module uut $end
$var wire 1 ! a $end
$var wire 1 " b $end
$var wire 1 # cin $end
$var wire 1 $ cout $end
$var wire 1 % sum $end
$var wire 1 & s1 $end
$var wire 1 ' c2 $end
$var wire 1 ( c1 $end
$scope module HA1 $end
$var wire 1 ! a $end
$var wire 1 " b $end
$var wire 1 ( carry $end
$var wire 1 & sum $end
$upscope $end
$scope module HA2 $end
$var wire 1 & a $end
$var wire 1 # b $end
$var wire 1 ' carry $end
$var wire 1 % sum $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0(
0'
0&
0%
0$
0#
0"
0!
$end
#1000
1%
1#
#2000
1&
0#
1"
#3000
1$
0%
1'
1#
#4000
0$
1%
0'
0#
0"
1!
#5000
1$
0%
1'
1#
#6000
0'
0&
1(
0#
1"
#7000
1%
1#
#8000
0$
0%
0(
0#
0"
0!
