# **zero**riscy: RISC-V Core

**zero**riscy is a small 3-stage RISC-V core derivated by littleRISCV.

**zero**riscy fully implements the RV32IC instruction set and it is meant for control code.