INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Note/Downloads/Ex3_project_1/Ex3_project_1.srcs/sources_1/new/FIR3taps.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIR3taps
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Note/Downloads/Ex3_project_1/Ex3_project_1.srcs/sources_1/imports/new/mux.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Note/Downloads/Ex3_project_1/Ex3_project_1.srcs/sources_1/new/mux2x4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux2x4
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Note/Downloads/Ex3_project_1/Ex3_project_1.srcs/sources_1/new/registrador.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity registrador
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Note/Downloads/Ex3_project_1/Ex3_project_1.srcs/sources_1/imports/new/top_level.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ULA
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Note/Downloads/Ex3_project_1/Ex3_project_1.srcs/sources_1/imports/new/uni_arit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uni_arit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Note/Downloads/Ex3_project_1/Ex3_project_1.srcs/sources_1/imports/new/uni_logic.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uni_logic
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Note/Downloads/Ex3_project_1/Ex3_project_1.srcs/sim_1/new/t_FIR3taps.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity t_FIR3taps
