// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See Vcva5_sim.h for the primary calling header

#include "verilated.h"
#include "verilated_dpi.h"

#include "Vcva5_sim__Syms.h"
#include "Vcva5_sim___024root.h"

extern "C" const char* cva5_csv_log_file_name();

VL_INLINE_OPT void Vcva5_sim___024root____Vdpiimwrap_cva5_sim__DOT__stats_block__DOT__cva5_csv_log_file_name_TOP(std::string &cva5_csv_log_file_name__Vfuncrtn) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vcva5_sim___024root____Vdpiimwrap_cva5_sim__DOT__stats_block__DOT__cva5_csv_log_file_name_TOP\n"); );
    // Body
    const char* cva5_csv_log_file_name__Vfuncrtn__Vcvt;
    cva5_csv_log_file_name__Vfuncrtn__Vcvt = cva5_csv_log_file_name();
    cva5_csv_log_file_name__Vfuncrtn = cva5_csv_log_file_name__Vfuncrtn__Vcvt;
}

#ifdef VL_DEBUG
VL_ATTR_COLD void Vcva5_sim___024root___dump_triggers__ico(Vcva5_sim___024root* vlSelf);
#endif  // VL_DEBUG

void Vcva5_sim___024root___eval_triggers__ico(Vcva5_sim___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vcva5_sim__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vcva5_sim___024root___eval_triggers__ico\n"); );
    // Body
    vlSelf->__VicoTriggered.at(0U) = (0U == vlSelf->__VicoIterCount);
    vlSelf->__VicoTriggered.at(1U) = ((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_trans_start) 
                                      != (IData)(vlSelf->__Vtrigrprev__TOP__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_trans_start));
    vlSelf->__VicoTriggered.at(2U) = ((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_trans_start) 
                                      != (IData)(vlSelf->__Vtrigrprev__TOP__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_trans_start));
    vlSelf->__VicoTriggered.at(3U) = ((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_trans_start) 
                                      != (IData)(vlSelf->__Vtrigrprev__TOP__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_trans_start));
    vlSelf->__VicoTriggered.at(4U) = ((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_trans_start) 
                                      != (IData)(vlSelf->__Vtrigrprev__TOP__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_trans_start));
    vlSelf->__Vtrigrprev__TOP__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_trans_start 
        = vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_trans_start;
    vlSelf->__Vtrigrprev__TOP__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_trans_start 
        = vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_trans_start;
    vlSelf->__Vtrigrprev__TOP__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_trans_start 
        = vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_trans_start;
    vlSelf->__Vtrigrprev__TOP__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_trans_start 
        = vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_trans_start;
    if (VL_UNLIKELY((1U & (~ (IData)(vlSelf->__VicoDidInit))))) {
        vlSelf->__VicoDidInit = 1U;
        vlSelf->__VicoTriggered.at(1U) = 1U;
        vlSelf->__VicoTriggered.at(2U) = 1U;
        vlSelf->__VicoTriggered.at(3U) = 1U;
        vlSelf->__VicoTriggered.at(4U) = 1U;
    }
#ifdef VL_DEBUG
    if (VL_UNLIKELY(vlSymsp->_vm_contextp__->debug())) {
        Vcva5_sim___024root___dump_triggers__ico(vlSelf);
    }
#endif
}

extern const VlUnpacked<CData/*0:0*/, 32> Vcva5_sim__ConstPool__TABLE_hefc0ef20_0;
extern const VlUnpacked<CData/*0:0*/, 32> Vcva5_sim__ConstPool__TABLE_haec470c6_0;
extern const VlUnpacked<CData/*0:0*/, 32> Vcva5_sim__ConstPool__TABLE_h49faefbe_0;
extern const VlUnpacked<CData/*0:0*/, 32> Vcva5_sim__ConstPool__TABLE_h9070065d_0;
extern const VlUnpacked<CData/*0:0*/, 32> Vcva5_sim__ConstPool__TABLE_h454cc0b0_0;

VL_INLINE_OPT void Vcva5_sim___024root___ico_sequent__TOP__0(Vcva5_sim___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vcva5_sim__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vcva5_sim___024root___ico_sequent__TOP__0\n"); );
    // Init
    CData/*0:0*/ cva5_sim__DOT__cpu__DOT__gc_unit_block__DOT____VdfgTmp_h30c7cbd4__0;
    CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT____VdfgTmp_hdd0276b9__0;
    CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__vm_alu__DOT____VdfgTmp_hf1dfd614__0;
    CData/*0:0*/ cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__vm_alu__DOT____VdfgTmp_h67ee469c__0;
    CData/*0:0*/ __Vfunc_cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__mwrite_en__39__Vfuncout;
    CData/*0:0*/ __Vfunc_cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__swrite_en__40__Vfuncout;
    CData/*4:0*/ __Vtableidx5;
    CData/*4:0*/ __Vtableidx6;
    CData/*4:0*/ __Vtableidx7;
    // Body
    vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT____Vcellinp__lsq_addr_hash__rst 
        = (1U & ((IData)(vlSelf->rst) | (vlSelf->cva5_sim__DOT__cpu__DOT__gc[3U] 
                                         >> 0xcU)));
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__m_axi_rdata_mux 
        = (IData)(((0x3fU >= ((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__r_arb_inst__DOT__grant_encoded_reg) 
                              << 5U)) ? ((QData)((IData)(vlSelf->ddr_axi_rdata)) 
                                         >> ((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__r_arb_inst__DOT__grant_encoded_reg) 
                                             << 5U))
                    : 0ULL));
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__m_axi_rresp_mux 
        = ((3U >= ((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__r_arb_inst__DOT__grant_encoded_reg) 
                   << 1U)) ? (3U & ((0xcU | (IData)(vlSelf->ddr_axi_rresp)) 
                                    >> ((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__r_arb_inst__DOT__grant_encoded_reg) 
                                        << 1U))) : 0U);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__m_axi_rdata_mux 
        = (IData)(((0x3fU >= ((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__r_arb_inst__DOT__grant_encoded_reg) 
                              << 5U)) ? ((QData)((IData)(vlSelf->ddr_axi_rdata)) 
                                         >> ((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__r_arb_inst__DOT__grant_encoded_reg) 
                                             << 5U))
                    : 0ULL));
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__m_axi_rresp_mux 
        = ((3U >= ((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__r_arb_inst__DOT__grant_encoded_reg) 
                   << 1U)) ? (3U & ((0xcU | (IData)(vlSelf->ddr_axi_rresp)) 
                                    >> ((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__r_arb_inst__DOT__grant_encoded_reg) 
                                        << 1U))) : 0U);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk1__DOT__m_axi_awvalid_next 
        = vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk1__DOT__m_axi_awvalid_reg;
    if (vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk1__DOT__s_axi_awready_reg) {
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk1__DOT__m_axi_awvalid_next 
            = vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__s_axi_awvalid_mux;
    } else if (vlSelf->ddr_axi_awready) {
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk1__DOT__m_axi_awvalid_next = 0U;
    }
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk1__DOT__m_axi_arvalid_next 
        = vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk1__DOT__m_axi_arvalid_reg;
    if (vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk1__DOT__s_axi_arready_reg) {
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk1__DOT__m_axi_arvalid_next 
            = vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__s_axi_arvalid_mux;
    } else if (vlSelf->ddr_axi_arready) {
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk1__DOT__m_axi_arvalid_next = 0U;
    }
    vlSelf->cva5_sim__DOT__cpu__DOT__ras_block__DOT____Vcellinp__read_index_fifo__rst 
        = (1U & ((IData)(vlSelf->rst) | ((vlSelf->cva5_sim__DOT__cpu__DOT__gc[3U] 
                                          >> 0xfU) 
                                         | ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT____VdfgTmp_hb5b8037a__0) 
                                            & ((~ (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_branch_corruption_check__DOT__is_branch_or_jump)) 
                                               & ((IData)(vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__fetch_attr_fifo.data_out) 
                                                  >> 3U))))));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__mem_port_valid_out 
        = ((~ (IData)(vlSelf->rst)) & (0x27U == (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__opcode_mjr_d)));
    if (vlSelf->rst) {
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__w_buf_l__DOT__r_count = 0U;
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__w_buf_l__DOT__w_count = 0U;
    } else {
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__w_buf_l__DOT__r_count 
            = (0x7ffU & ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__w_buf_l__DOT__r_count_d) 
                         + ((~ (1U & (~ (IData)((0U 
                                                 != (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__w_buf_l__DOT__count)))))) 
                            & ((0U != (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__w_buf_l__DOT__count)) 
                               & (IData)(vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__s_axi_wready_reg)))));
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__w_buf_l__DOT__w_count 
            = (0x7ffU & ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__w_buf_l__DOT__w_count_d) 
                         + ((~ (0x7ffU == (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__w_buf_l__DOT__count))) 
                            & (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__mem_port_valid_out))));
    }
    __Vtableidx5 = (((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__s_axi_wvalid_mux) 
                     << 4U) | (((IData)(vlSelf->ddr_axi_wready) 
                                << 3U) | (((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk2__DOT__s_axi_wready_reg) 
                                           << 2U) | 
                                          (((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk2__DOT__temp_m_axi_wvalid_reg) 
                                            << 1U) 
                                           | (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk2__DOT__m_axi_wvalid_reg)))));
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk2__DOT__m_axi_wvalid_next 
        = Vcva5_sim__ConstPool__TABLE_hefc0ef20_0[__Vtableidx5];
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk2__DOT__temp_m_axi_wvalid_next 
        = Vcva5_sim__ConstPool__TABLE_haec470c6_0[__Vtableidx5];
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk2__DOT__store_axi_w_input_to_output 
        = Vcva5_sim__ConstPool__TABLE_h49faefbe_0[__Vtableidx5];
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk2__DOT__store_axi_w_input_to_temp 
        = Vcva5_sim__ConstPool__TABLE_h9070065d_0[__Vtableidx5];
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk2__DOT__store_axi_w_temp_to_output 
        = Vcva5_sim__ConstPool__TABLE_h454cc0b0_0[__Vtableidx5];
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__s_cpl_id 
        = ((0xcU >= ((IData)(7U) * (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__b_arb_inst__DOT__grant_encoded_reg)))
            ? (0x3fU & ((((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__decerr_m_axi_bid_reg) 
                          << 7U) | (IData)(vlSelf->ddr_axi_bid)) 
                        >> ((IData)(7U) * (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__b_arb_inst__DOT__grant_encoded_reg))))
            : 0U);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__s_cpl_id 
        = ((0xcU >= ((IData)(7U) * (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__b_arb_inst__DOT__grant_encoded_reg)))
            ? (0x3fU & ((((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__decerr_m_axi_bid_reg) 
                          << 7U) | (IData)(vlSelf->ddr_axi_bid)) 
                        >> ((IData)(7U) * (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__b_arb_inst__DOT__grant_encoded_reg))))
            : 0U);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__s_cpl_id 
        = ((0xcU >= ((IData)(7U) * (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__r_arb_inst__DOT__grant_encoded_reg)))
            ? (0x3fU & ((((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__decerr_m_axi_rid_reg) 
                          << 7U) | (IData)(vlSelf->ddr_axi_rid)) 
                        >> ((IData)(7U) * (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__r_arb_inst__DOT__grant_encoded_reg))))
            : 0U);
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__s_cpl_id 
        = ((0xcU >= ((IData)(7U) * (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__r_arb_inst__DOT__grant_encoded_reg)))
            ? (0x3fU & ((((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__decerr_m_axi_rid_reg) 
                          << 7U) | (IData)(vlSelf->ddr_axi_rid)) 
                        >> ((IData)(7U) * (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__r_arb_inst__DOT__grant_encoded_reg))))
            : 0U);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_dest__DOT__state_next 
        = ((~ (IData)(vlSelf->rst)) & ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__en_vd) 
                                       | ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_dest__DOT__state) 
                                          & ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_dest__DOT____VdfgTmp_h8e9ef457__0) 
                                             | ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_dest__DOT____VdfgTmp_h79cacbbc__0) 
                                                | ((~ (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_dest__DOT__turn)) 
                                                   & (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu_narrow)))))));
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__m_axi_bvalid_mux 
        = (3U & (((((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__decerr_m_axi_bvalid_reg) 
                    << 1U) | (IData)(vlSelf->ddr_axi_bvalid)) 
                  >> (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__b_arb_inst__DOT__grant_encoded_reg)) 
                 & (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__b_arb_inst__DOT__grant_valid_reg)));
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__m_axi_bvalid_mux 
        = (3U & (((((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__decerr_m_axi_bvalid_reg) 
                    << 1U) | (IData)(vlSelf->ddr_axi_bvalid)) 
                  >> (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__b_arb_inst__DOT__grant_encoded_reg)) 
                 & (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__b_arb_inst__DOT__grant_valid_reg)));
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__m_axi_rvalid_mux 
        = (3U & (((((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__decerr_m_axi_rvalid_reg) 
                    << 1U) | (IData)(vlSelf->ddr_axi_rvalid)) 
                  >> (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__r_arb_inst__DOT__grant_encoded_reg)) 
                 & (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__r_arb_inst__DOT__grant_valid_reg)));
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__m_axi_rvalid_mux 
        = (3U & (((((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__decerr_m_axi_rvalid_reg) 
                    << 1U) | (IData)(vlSelf->ddr_axi_rvalid)) 
                  >> (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__r_arb_inst__DOT__grant_encoded_reg)) 
                 & (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__r_arb_inst__DOT__grant_valid_reg)));
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__m_axi_rlast_mux 
        = (1U & ((((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__decerr_m_axi_rlast_reg) 
                   << 1U) | (IData)(vlSelf->ddr_axi_rlast)) 
                 >> (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__r_arb_inst__DOT__grant_encoded_reg)));
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__m_axi_rlast_mux 
        = (1U & ((((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__decerr_m_axi_rlast_reg) 
                   << 1U) | (IData)(vlSelf->ddr_axi_rlast)) 
                 >> (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__r_arb_inst__DOT__grant_encoded_reg)));
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__int_axi_bvalid 
        = (3U & ((IData)(vlSelf->ddr_axi_bvalid) << 
                 (1U & ((IData)(vlSelf->ddr_axi_bid) 
                        >> 6U))));
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT____VdfgTmp_h76a83c01__0 
        = (1U & ((IData)(vlSelf->ddr_axi_bvalid) << 
                 (1U & ((IData)(vlSelf->ddr_axi_bid) 
                        >> 6U))));
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__int_axi_rvalid 
        = (3U & ((IData)(vlSelf->ddr_axi_rvalid) << 
                 (1U & ((IData)(vlSelf->ddr_axi_rid) 
                        >> 6U))));
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT____VdfgTmp_hbc9a0d68__0 
        = (1U & ((IData)(vlSelf->ddr_axi_rvalid) << 
                 (1U & ((IData)(vlSelf->ddr_axi_rid) 
                        >> 6U))));
    vlSelf->ddr_axi_bready = (1U & (((2U & (((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT____VdfgTmp_h39acbbc8__0) 
                                             << (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__b_arb_inst__DOT__grant_encoded_reg)) 
                                            << 1U)) 
                                     | (1U & ((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT____VdfgTmp_h1a42b60d__0) 
                                              << (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__b_arb_inst__DOT__grant_encoded_reg)))) 
                                    >> (1U & ((IData)(vlSelf->ddr_axi_bid) 
                                              >> 6U))));
    vlSelf->ddr_axi_rready = (1U & (((2U & (((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT____VdfgTmp_h65512b5a__0) 
                                             << (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__r_arb_inst__DOT__grant_encoded_reg)) 
                                            << 1U)) 
                                     | (1U & ((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT____VdfgTmp_h0241b9ce__0) 
                                              << (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__r_arb_inst__DOT__grant_encoded_reg)))) 
                                    >> (1U & ((IData)(vlSelf->ddr_axi_rid) 
                                              >> 6U))));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_ld__DOT__state_next 
        = ((~ (IData)(vlSelf->rst)) & ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT____Vcellinp__agu_ld__en) 
                                       | ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_ld__DOT__state) 
                                          & ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_ld__DOT____VdfgTmp_h8e9ef457__0) 
                                             | (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_ld__DOT____VdfgTmp_h79cacbbc__0)))));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__hold_reg_group 
        = ((~ (IData)(vlSelf->rst)) & ((0U != (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__reg_count)) 
                                       | ((0U == (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__reg_count)) 
                                          & ((0x27U 
                                              == (0x7fU 
                                                  & vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__insn_in_f)) 
                                             | ((7U 
                                                 == 
                                                 (0x7fU 
                                                  & vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__insn_in_f)) 
                                                | ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT____VdfgTmp_h048c0767__0) 
                                                   & (((~ (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__logic_mop)) 
                                                       & (8U 
                                                          < (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__avl))) 
                                                      | ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__logic_mop) 
                                                         & (0x40U 
                                                            < (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__avl))))))))));
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT____VdfgTmp_h066a711c__0 
        = ((0U != vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_count_reg
            [1U]) & (vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_id_reg
                     [1U] == (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__s_cpl_id)));
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT____VdfgTmp_h07eba8a5__0 
        = ((0U != vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_count_reg
            [0U]) & (vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_id_reg
                     [0U] == (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__s_cpl_id)));
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT____VdfgTmp_h066a711c__0 
        = ((0U != vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_count_reg
            [1U]) & (vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_id_reg
                     [1U] == (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__s_cpl_id)));
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT____VdfgTmp_h07eba8a5__0 
        = ((0U != vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_count_reg
            [0U]) & (vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_id_reg
                     [0U] == (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__s_cpl_id)));
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT____VdfgTmp_h066a711c__0 
        = ((0U != vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_count_reg
            [1U]) & (vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_id_reg
                     [1U] == (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__s_cpl_id)));
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT____VdfgTmp_h07eba8a5__0 
        = ((0U != vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_count_reg
            [0U]) & (vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_id_reg
                     [0U] == (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__s_cpl_id)));
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT____VdfgTmp_h066a711c__0 
        = ((0U != vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_count_reg
            [1U]) & (vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_id_reg
                     [1U] == (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__s_cpl_id)));
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT____VdfgTmp_h07eba8a5__0 
        = ((0U != vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_count_reg
            [0U]) & (vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_id_reg
                     [0U] == (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__s_cpl_id)));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_idle_wr 
        = (1U & (((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu_narrow) 
                  & ((~ (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__en_vd)) 
                     & (~ (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_dest__DOT__state)))) 
                 | ((~ (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu_narrow)) 
                    & (~ (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_dest__DOT__state_next)))));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_dest__DOT__curr_reg_out 
        = (((~ (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_dest__DOT__addr_start)) 
            & (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_dest__DOT__state_next))
            ? (7U & ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_dest__DOT__curr_reg) 
                     + ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_dest__DOT____VdfgTmp_h8e9ef457__0) 
                        & ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_dest__DOT____VdfgTmp_h43d852dd__0) 
                           & vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_dest__DOT____VdfgTmp_h2306eb48__0))))
            : 0U);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_dest__DOT__curr_off_out 
        = (0xffU & (((~ (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_dest__DOT__addr_start)) 
                     & ((((~ (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu_narrow)) 
                          & (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_dest__DOT__state_next)) 
                         | ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_dest__DOT__state) 
                            & (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu_narrow))) 
                        & ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_dest__DOT____VdfgTmp_h79cacbbc__0) 
                           | (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu_narrow))))
                     ? ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_dest__DOT__curr_off) 
                        + ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_dest__DOT____VdfgTmp_h79cacbbc__0) 
                           & vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_dest__DOT____VdfgTmp_h2306eb48__0))
                     : ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_dest__DOT__addr_start)
                         ? (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu_off_out)
                         : 0U)));
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk3__DOT__s_axi_bvalid_next 
        = ((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk3__DOT__m_axi_bready_reg) 
           & (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__m_axi_bvalid_mux));
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__s_cpl_valid 
        = ((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__m_axi_bvalid_mux) 
           & (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk3__DOT__m_axi_bready_reg));
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__reg_inst__DOT__genblk3__DOT__s_axi_bvalid_next 
        = vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__reg_inst__DOT__genblk3__DOT__s_axi_bvalid_reg;
    if (vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__reg_inst__DOT__genblk3__DOT__m_axi_bready_reg) {
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__reg_inst__DOT__genblk3__DOT__s_axi_bvalid_next 
            = vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__m_axi_bvalid_mux;
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__s_cpl_valid 
            = vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__m_axi_bvalid_mux;
    } else {
        if (vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__m_axi_bready_reg) {
            vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__reg_inst__DOT__genblk3__DOT__s_axi_bvalid_next = 0U;
        }
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__s_cpl_valid = 0U;
    }
    __Vtableidx6 = (8U | (((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__m_axi_rvalid_mux) 
                           << 4U) | (((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk2__DOT__m_axi_rready_reg) 
                                      << 2U) | (((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk2__DOT__temp_s_axi_rvalid_reg) 
                                                 << 1U) 
                                                | (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk2__DOT__s_axi_rvalid_reg)))));
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk2__DOT__s_axi_rvalid_next 
        = Vcva5_sim__ConstPool__TABLE_hefc0ef20_0[__Vtableidx6];
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk2__DOT__temp_s_axi_rvalid_next 
        = Vcva5_sim__ConstPool__TABLE_haec470c6_0[__Vtableidx6];
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk2__DOT__store_axi_r_input_to_output 
        = Vcva5_sim__ConstPool__TABLE_h49faefbe_0[__Vtableidx6];
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk2__DOT__store_axi_r_input_to_temp 
        = Vcva5_sim__ConstPool__TABLE_h9070065d_0[__Vtableidx6];
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk2__DOT__store_axi_r_temp_to_output 
        = Vcva5_sim__ConstPool__TABLE_h454cc0b0_0[__Vtableidx6];
    __Vtableidx7 = (((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__m_axi_rvalid_mux) 
                     << 4U) | (((IData)(vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__m_axi_rready_reg) 
                                << 3U) | (((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__reg_inst__DOT__genblk2__DOT__m_axi_rready_reg) 
                                           << 2U) | 
                                          (((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__reg_inst__DOT__genblk2__DOT__temp_s_axi_rvalid_reg) 
                                            << 1U) 
                                           | (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__reg_inst__DOT__genblk2__DOT__s_axi_rvalid_reg)))));
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__reg_inst__DOT__genblk2__DOT__s_axi_rvalid_next 
        = Vcva5_sim__ConstPool__TABLE_hefc0ef20_0[__Vtableidx7];
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__reg_inst__DOT__genblk2__DOT__temp_s_axi_rvalid_next 
        = Vcva5_sim__ConstPool__TABLE_haec470c6_0[__Vtableidx7];
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__reg_inst__DOT__genblk2__DOT__store_axi_r_input_to_output 
        = Vcva5_sim__ConstPool__TABLE_h49faefbe_0[__Vtableidx7];
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__reg_inst__DOT__genblk2__DOT__store_axi_r_input_to_temp 
        = Vcva5_sim__ConstPool__TABLE_h9070065d_0[__Vtableidx7];
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__reg_inst__DOT__genblk2__DOT__store_axi_r_temp_to_output 
        = Vcva5_sim__ConstPool__TABLE_h454cc0b0_0[__Vtableidx7];
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__s_cpl_valid 
        = ((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__m_axi_rvalid_mux) 
           & ((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk2__DOT__m_axi_rready_reg) 
              & (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__m_axi_rlast_mux)));
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__s_cpl_valid 
        = ((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__m_axi_rvalid_mux) 
           & ((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__reg_inst__DOT__genblk2__DOT__m_axi_rready_reg) 
              & (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__m_axi_rlast_mux)));
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__b_acknowledge 
        = ((0xfffffffeU & ((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__b_arb_inst__DOT__grant_reg) 
                           & (((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__decerr_m_axi_bvalid_reg) 
                               & (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__reg_inst__DOT__genblk3__DOT__m_axi_bready_reg)) 
                              << 1U))) | ((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__b_arb_inst__DOT__grant_reg) 
                                          & (((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__int_axi_bvalid) 
                                              >> 1U) 
                                             & (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__reg_inst__DOT__genblk3__DOT__m_axi_bready_reg))));
    vlSelf->__VdfgTmp_h6d79c6cc__0 = ((~ (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__b_arb_inst__DOT__grant_reg)) 
                                      & ((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__int_axi_bvalid) 
                                         >> 1U));
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__b_acknowledge 
        = ((0xfffffffeU & ((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__b_arb_inst__DOT__grant_reg) 
                           & (((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__decerr_m_axi_bvalid_reg) 
                               & (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk3__DOT__m_axi_bready_reg)) 
                              << 1U))) | ((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__b_arb_inst__DOT__grant_reg) 
                                          & ((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT____VdfgTmp_h76a83c01__0) 
                                             & (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk3__DOT__m_axi_bready_reg))));
    vlSelf->__VdfgTmp_h8970d10f__0 = ((~ (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__b_arb_inst__DOT__grant_reg)) 
                                      & (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT____VdfgTmp_h76a83c01__0));
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__r_acknowledge 
        = ((0xfffffffeU & ((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__r_arb_inst__DOT__grant_reg) 
                           & (((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__decerr_m_axi_rvalid_reg) 
                               & ((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__decerr_m_axi_rlast_reg) 
                                  & (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__reg_inst__DOT__genblk2__DOT__m_axi_rready_reg))) 
                              << 1U))) | ((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__r_arb_inst__DOT__grant_reg) 
                                          & (((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__int_axi_rvalid) 
                                              >> 1U) 
                                             & ((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__m_axi_rlast_mux) 
                                                & (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__reg_inst__DOT__genblk2__DOT__m_axi_rready_reg)))));
    vlSelf->__VdfgTmp_hcebced5e__0 = ((~ (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__r_arb_inst__DOT__grant_reg)) 
                                      & ((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__int_axi_rvalid) 
                                         >> 1U));
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__r_acknowledge 
        = ((0xfffffffeU & ((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__r_arb_inst__DOT__grant_reg) 
                           & (((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__decerr_m_axi_rvalid_reg) 
                               & ((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__decerr_m_axi_rlast_reg) 
                                  & (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk2__DOT__m_axi_rready_reg))) 
                              << 1U))) | ((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__r_arb_inst__DOT__grant_reg) 
                                          & ((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT____VdfgTmp_hbc9a0d68__0) 
                                             & ((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__m_axi_rlast_mux) 
                                                & (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk2__DOT__m_axi_rready_reg)))));
    vlSelf->__VdfgTmp_h988dd293__0 = ((~ (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__r_arb_inst__DOT__grant_reg)) 
                                      & (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT____VdfgTmp_hbc9a0d68__0));
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__trans_complete 
        = ((IData)(vlSelf->ddr_axi_bvalid) & (IData)(vlSelf->ddr_axi_bready));
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__trans_complete 
        = ((IData)(vlSelf->ddr_axi_rvalid) & ((IData)(vlSelf->ddr_axi_rready) 
                                              & (IData)(vlSelf->ddr_axi_rlast)));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_ld__DOT__curr_off_out 
        = (((~ (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_ld__DOT__addr_start)) 
            & ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_ld__DOT__state_next) 
               & (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_ld__DOT____VdfgTmp_h79cacbbc__0)))
            ? (0xffU & ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_ld__DOT__curr_off) 
                        + (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_ld__DOT____VdfgTmp_h79cacbbc__0)))
            : 0U);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_ld__DOT__curr_reg_out 
        = (((~ (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_ld__DOT__addr_start)) 
            & (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_ld__DOT__state_next))
            ? (7U & ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_ld__DOT__curr_reg) 
                     + ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_ld__DOT____VdfgTmp_h8e9ef457__0) 
                        & (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_ld__DOT____VdfgTmp_h43d852dd__0))))
            : 0U);
    if (vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_ld__DOT__state_next) {
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vr_in_data 
            = vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__s_axi_rdata_reg;
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vr_in_en 
            = (0xffU & (- (IData)((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_ld__DOT__state_next))));
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vr_in_off 
            = vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_ld__DOT__curr_off_out;
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vr_in_addr 
            = (0x1fU & ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_ld__DOT__base_reg_out) 
                        + (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_ld__DOT__curr_reg_out)));
        cva5_sim__DOT__x_rvv_proc_main__DOT____VdfgTmp_hdd0276b9__0 
            = (1U & ((~ (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__logic_mop)) 
                     | (IData)(vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__s_axi_rlast_reg)));
    } else {
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vr_in_data 
            = vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu_data_out;
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vr_in_en 
            = (0xffU & ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_idle_wr)
                         ? 0U : (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu_be_out)));
        if (vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu_mask_out) {
            vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vr_in_off 
                = vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu_off_out;
            vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vr_in_addr 
                = (0x1fU & (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu_addr_out));
        } else {
            vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vr_in_off 
                = vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_dest__DOT__curr_off_out;
            vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vr_in_addr 
                = (0x1fU & ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_dest__DOT__base_reg_out) 
                            + (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_dest__DOT__curr_reg_out)));
        }
        cva5_sim__DOT__x_rvv_proc_main__DOT____VdfgTmp_hdd0276b9__0 = 0U;
    }
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__no_bubble 
        = ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__hold_reg_group) 
           & (0U < (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__reg_count)));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__stall 
        = ((IData)(vlSelf->rst) | (((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__hold_reg_group) 
                                    & (0U != (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__reg_count))) 
                                   | ((vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz
                                       [(0x1fU & (vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__insn_in_f 
                                                  >> 0xfU))] 
                                       & (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__en_vs1)) 
                                      | ((vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz
                                          [(0x1fU & 
                                            (vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__insn_in_f 
                                             >> 0x14U))] 
                                          & (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__en_vs2)) 
                                         | ((vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz
                                             [(0x1fU 
                                               & (vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__insn_in_f 
                                                  >> 7U))] 
                                             & ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__en_vs1) 
                                                | ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__en_vs2) 
                                                   | ((0x27U 
                                                       == 
                                                       (0x7fU 
                                                        & vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__insn_in_f)) 
                                                      | (7U 
                                                         == 
                                                         (0x7fU 
                                                          & vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__insn_in_f)))))) 
                                            | ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__wait_mem) 
                                               | ((0x57U 
                                                   == (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__opcode_mjr_d)) 
                                                  & (7U 
                                                     == (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__opcode_mnr_d)))))))));
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_trans_complete 
        = ((((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT____VdfgTmp_h066a711c__0) 
             & (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__s_cpl_valid)) 
            << 1U) | ((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT____VdfgTmp_h07eba8a5__0) 
                      & (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__s_cpl_valid)));
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__state_next = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__match = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__trans_start = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__s_axi_aready_next = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__m_axi_avalid_next 
        = ((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__m_axi_avalid_reg) 
           & (~ (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__int_axi_awready)));
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__m_decerr_next 
        = vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__m_decerr_reg;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__m_wc_valid_next 
        = ((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__m_wc_valid_reg) 
           & (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__w_select_valid_reg));
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__m_rc_valid_next 
        = ((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__m_rc_valid_reg) 
           & (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__decerr_m_axi_bvalid_reg));
    if ((0U == (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__state_reg))) {
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__s_axi_aready_next = 0U;
        if ((1U & ((IData)(vlSelf->cva5_sim__DOT__s_axi_awvalid_xbar) 
                   & (~ (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__s_axi_aready_reg))))) {
            vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__match = 0U;
            if ((8U == ((IData)(vlSelf->cva5_sim__DOT__s_axi_awaddr_xbar) 
                        >> 0x1cU))) {
                vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__match = 1U;
            }
            if (vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__match) {
                if ((1U & ((~ ((~ (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__s_cpl_valid)) 
                               & (0x10U <= (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__trans_count_reg)))) 
                           & ((((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT____VdfgTmp_hb9a644b6__0) 
                                & (vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_m_reg
                                   [1U] == (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__m_select_next))) 
                               | ((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT____VdfgTmp_hbb2ff3b7__0) 
                                  & (vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_m_reg
                                     [0U] == (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__m_select_next)))) 
                              | ((~ (IData)((3U == (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_active)))) 
                                 & (~ (IData)((0U != (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_match))))))))) {
                    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__m_axi_avalid_next = 1U;
                    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__m_decerr_next = 0U;
                    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__m_wc_valid_next = 1U;
                    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__m_rc_valid_next = 0U;
                    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__trans_start = 1U;
                    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__state_next = 1U;
                } else {
                    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__state_next = 0U;
                }
            } else {
                vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__m_axi_avalid_next = 0U;
                vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__m_decerr_next = 1U;
                vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__m_wc_valid_next = 1U;
                vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__m_rc_valid_next = 1U;
                vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__state_next = 1U;
            }
        } else {
            vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__state_next = 0U;
        }
    } else if ((1U == (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__state_reg))) {
        if ((1U & (((~ (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__m_axi_avalid_next)) 
                    & (~ (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__m_wc_valid_next))) 
                   & (~ (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__m_rc_valid_next))))) {
            vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__s_axi_aready_next = 1U;
            vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__state_next = 0U;
        } else {
            vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__state_next = 1U;
        }
    }
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_trans_complete 
        = ((((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT____VdfgTmp_h066a711c__0) 
             & (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__s_cpl_valid)) 
            << 1U) | ((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT____VdfgTmp_h07eba8a5__0) 
                      & (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__s_cpl_valid)));
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__state_next = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__match = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__trans_start = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__s_axi_aready_next = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__m_axi_avalid_next 
        = ((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__m_axi_avalid_reg) 
           & (~ ((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__int_axi_awready) 
                 >> 1U)));
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__m_decerr_next 
        = vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__m_decerr_reg;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__m_wc_valid_next 
        = ((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__m_wc_valid_reg) 
           & (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__w_select_valid_reg));
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__m_rc_valid_next 
        = ((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__m_rc_valid_reg) 
           & (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__decerr_m_axi_bvalid_reg));
    if ((0U == (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__state_reg))) {
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__s_axi_aready_next = 0U;
        if ((IData)((((IData)(vlSelf->cva5_sim__DOT__s_axi_awvalid_xbar) 
                      >> 1U) & (~ (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__s_axi_aready_reg))))) {
            vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__match = 0U;
            if ((8U == ((IData)((vlSelf->cva5_sim__DOT__s_axi_awaddr_xbar 
                                 >> 0x20U)) >> 0x1cU))) {
                vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__match = 1U;
            }
            if (vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__match) {
                if ((1U & ((~ ((~ (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__s_cpl_valid)) 
                               & (0x10U <= (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__trans_count_reg)))) 
                           & ((((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT____VdfgTmp_hb9a644b6__0) 
                                & (vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_m_reg
                                   [1U] == (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__m_select_next))) 
                               | ((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT____VdfgTmp_hbb2ff3b7__0) 
                                  & (vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_m_reg
                                     [0U] == (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__m_select_next)))) 
                              | ((~ (IData)((3U == (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_active)))) 
                                 & (~ (IData)((0U != (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_match))))))))) {
                    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__m_axi_avalid_next = 1U;
                    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__m_decerr_next = 0U;
                    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__m_wc_valid_next = 1U;
                    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__m_rc_valid_next = 0U;
                    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__trans_start = 1U;
                    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__state_next = 1U;
                } else {
                    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__state_next = 0U;
                }
            } else {
                vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__m_axi_avalid_next = 0U;
                vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__m_decerr_next = 1U;
                vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__m_wc_valid_next = 1U;
                vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__m_rc_valid_next = 1U;
                vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__state_next = 1U;
            }
        } else {
            vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__state_next = 0U;
        }
    } else if ((1U == (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__state_reg))) {
        if ((1U & (((~ (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__m_axi_avalid_next)) 
                    & (~ (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__m_wc_valid_next))) 
                   & (~ (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__m_rc_valid_next))))) {
            vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__s_axi_aready_next = 1U;
            vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__state_next = 0U;
        } else {
            vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__state_next = 1U;
        }
    }
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_trans_complete 
        = ((((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT____VdfgTmp_h066a711c__0) 
             & (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__s_cpl_valid)) 
            << 1U) | ((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT____VdfgTmp_h07eba8a5__0) 
                      & (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__s_cpl_valid)));
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__state_next = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__match = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__trans_start = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__s_axi_aready_next = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__m_axi_avalid_next 
        = ((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__m_axi_avalid_reg) 
           & (~ (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__int_axi_arready)));
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__m_decerr_next 
        = vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__m_decerr_reg;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__m_wc_valid_next = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__m_rc_valid_next 
        = ((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__m_rc_valid_reg) 
           & (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__decerr_m_axi_rvalid_reg));
    if ((0U == (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__state_reg))) {
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__s_axi_aready_next = 0U;
        if ((1U & ((IData)(vlSelf->cva5_sim__DOT__s_axi_arvalid_xbar) 
                   & (~ (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__s_axi_aready_reg))))) {
            vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__match = 0U;
            if ((8U == ((IData)(vlSelf->cva5_sim__DOT__s_axi_araddr_xbar) 
                        >> 0x1cU))) {
                vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__match = 1U;
            }
            if (vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__match) {
                if ((1U & ((~ ((~ (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__s_cpl_valid)) 
                               & (0x10U <= (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__trans_count_reg)))) 
                           & ((((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT____VdfgTmp_hb9a644b6__0) 
                                & (vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_m_reg
                                   [1U] == (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__m_select_next))) 
                               | ((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT____VdfgTmp_hbb2ff3b7__0) 
                                  & (vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_m_reg
                                     [0U] == (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__m_select_next)))) 
                              | ((~ (IData)((3U == (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_active)))) 
                                 & (~ (IData)((0U != (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_match))))))))) {
                    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__m_axi_avalid_next = 1U;
                    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__m_decerr_next = 0U;
                    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__m_wc_valid_next = 0U;
                    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__m_rc_valid_next = 0U;
                    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__trans_start = 1U;
                    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__state_next = 1U;
                } else {
                    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__state_next = 0U;
                }
            } else {
                vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__m_axi_avalid_next = 0U;
                vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__m_decerr_next = 1U;
                vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__m_wc_valid_next = 0U;
                vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__m_rc_valid_next = 1U;
                vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__state_next = 1U;
            }
        } else {
            vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__state_next = 0U;
        }
    } else if ((1U == (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__state_reg))) {
        if ((1U & ((~ (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__m_axi_avalid_next)) 
                   & (~ (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__m_rc_valid_next))))) {
            vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__s_axi_aready_next = 1U;
            vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__state_next = 0U;
        } else {
            vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__state_next = 1U;
        }
    }
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_trans_complete 
        = ((((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT____VdfgTmp_h066a711c__0) 
             & (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__s_cpl_valid)) 
            << 1U) | ((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT____VdfgTmp_h07eba8a5__0) 
                      & (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__s_cpl_valid)));
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__state_next = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__match = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__trans_start = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__s_axi_aready_next = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__m_axi_avalid_next 
        = ((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__m_axi_avalid_reg) 
           & (~ ((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__int_axi_arready) 
                 >> 1U)));
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__m_decerr_next 
        = vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__m_decerr_reg;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__m_wc_valid_next = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__m_rc_valid_next 
        = ((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__m_rc_valid_reg) 
           & (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__decerr_m_axi_rvalid_reg));
    if ((0U == (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__state_reg))) {
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__s_axi_aready_next = 0U;
        if ((IData)((((IData)(vlSelf->cva5_sim__DOT__s_axi_arvalid_xbar) 
                      >> 1U) & (~ (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__s_axi_aready_reg))))) {
            vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__match = 0U;
            if ((8U == ((IData)((vlSelf->cva5_sim__DOT__s_axi_araddr_xbar 
                                 >> 0x20U)) >> 0x1cU))) {
                vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__match = 1U;
            }
            if (vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__match) {
                if ((1U & ((~ ((~ (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__s_cpl_valid)) 
                               & (0x10U <= (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__trans_count_reg)))) 
                           & ((((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT____VdfgTmp_hb9a644b6__0) 
                                & (vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_m_reg
                                   [1U] == (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__m_select_next))) 
                               | ((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT____VdfgTmp_hbb2ff3b7__0) 
                                  & (vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_m_reg
                                     [0U] == (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__m_select_next)))) 
                              | ((~ (IData)((3U == (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_active)))) 
                                 & (~ (IData)((0U != (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_match))))))))) {
                    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__m_axi_avalid_next = 1U;
                    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__m_decerr_next = 0U;
                    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__m_wc_valid_next = 0U;
                    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__m_rc_valid_next = 0U;
                    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__trans_start = 1U;
                    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__state_next = 1U;
                } else {
                    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__state_next = 0U;
                }
            } else {
                vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__m_axi_avalid_next = 0U;
                vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__m_decerr_next = 1U;
                vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__m_wc_valid_next = 0U;
                vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__m_rc_valid_next = 1U;
                vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__state_next = 1U;
            }
        } else {
            vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__state_next = 0U;
        }
    } else if ((1U == (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__state_reg))) {
        if ((1U & ((~ (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__m_axi_avalid_next)) 
                   & (~ (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__m_rc_valid_next))))) {
            vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__s_axi_aready_next = 1U;
            vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__state_next = 0U;
        } else {
            vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__state_next = 1U;
        }
    }
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__b_arb_inst__DOT__priority_encoder_inst__DOT__stage_enc[0U] 
        = (1U & (~ (IData)(vlSelf->__VdfgTmp_h6d79c6cc__0)));
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__b_arb_inst__DOT__priority_encoder_inst__DOT__input_padded 
        = ((((~ ((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__b_arb_inst__DOT__grant_reg) 
                 >> 1U)) & (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__decerr_m_axi_bvalid_reg)) 
            << 1U) | (IData)(vlSelf->__VdfgTmp_h6d79c6cc__0));
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__b_arb_inst__DOT__priority_encoder_inst__DOT__stage_enc[0U] 
        = (1U & (~ (IData)(vlSelf->__VdfgTmp_h8970d10f__0)));
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__b_arb_inst__DOT__priority_encoder_inst__DOT__input_padded 
        = ((((~ ((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__b_arb_inst__DOT__grant_reg) 
                 >> 1U)) & (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__decerr_m_axi_bvalid_reg)) 
            << 1U) | (IData)(vlSelf->__VdfgTmp_h8970d10f__0));
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__r_arb_inst__DOT__priority_encoder_inst__DOT__stage_enc[0U] 
        = (1U & (~ (IData)(vlSelf->__VdfgTmp_hcebced5e__0)));
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__r_arb_inst__DOT__priority_encoder_inst__DOT__input_padded 
        = ((((~ ((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__r_arb_inst__DOT__grant_reg) 
                 >> 1U)) & (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__decerr_m_axi_rvalid_reg)) 
            << 1U) | (IData)(vlSelf->__VdfgTmp_hcebced5e__0));
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__r_arb_inst__DOT__priority_encoder_inst__DOT__stage_enc[0U] 
        = (1U & (~ (IData)(vlSelf->__VdfgTmp_h988dd293__0)));
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__r_arb_inst__DOT__priority_encoder_inst__DOT__input_padded 
        = ((((~ ((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__r_arb_inst__DOT__grant_reg) 
                 >> 1U)) & (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__decerr_m_axi_rvalid_reg)) 
            << 1U) | (IData)(vlSelf->__VdfgTmp_h988dd293__0));
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT____VdfgTmp_h765d7b6e__0 
        = (1U & ((~ ((~ (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__trans_complete)) 
                     & (4U <= (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__trans_count_reg)))) 
                 & (~ (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__w_select_valid_next))));
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__trans_limit 
        = ((~ (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__trans_complete)) 
           & (4U <= (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__trans_count_reg)));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz_clr[0U] 
        = (((0U == (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__dest_m)) 
            & (IData)(cva5_sim__DOT__x_rvv_proc_main__DOT____VdfgTmp_hdd0276b9__0)) 
           | ((0U == (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu_addr_out)) 
              & (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT____VdfgTmp_hf886a8b9__0)));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz_clr[1U] 
        = (((1U == (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__dest_m)) 
            & (IData)(cva5_sim__DOT__x_rvv_proc_main__DOT____VdfgTmp_hdd0276b9__0)) 
           | ((1U == (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu_addr_out)) 
              & (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT____VdfgTmp_hf886a8b9__0)));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz_clr[2U] 
        = (((2U == (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__dest_m)) 
            & (IData)(cva5_sim__DOT__x_rvv_proc_main__DOT____VdfgTmp_hdd0276b9__0)) 
           | ((2U == (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu_addr_out)) 
              & (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT____VdfgTmp_hf886a8b9__0)));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz_clr[3U] 
        = (((3U == (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__dest_m)) 
            & (IData)(cva5_sim__DOT__x_rvv_proc_main__DOT____VdfgTmp_hdd0276b9__0)) 
           | ((3U == (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu_addr_out)) 
              & (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT____VdfgTmp_hf886a8b9__0)));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz_clr[4U] 
        = (((4U == (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__dest_m)) 
            & (IData)(cva5_sim__DOT__x_rvv_proc_main__DOT____VdfgTmp_hdd0276b9__0)) 
           | ((4U == (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu_addr_out)) 
              & (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT____VdfgTmp_hf886a8b9__0)));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz_clr[5U] 
        = (((5U == (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__dest_m)) 
            & (IData)(cva5_sim__DOT__x_rvv_proc_main__DOT____VdfgTmp_hdd0276b9__0)) 
           | ((5U == (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu_addr_out)) 
              & (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT____VdfgTmp_hf886a8b9__0)));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz_clr[6U] 
        = (((6U == (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__dest_m)) 
            & (IData)(cva5_sim__DOT__x_rvv_proc_main__DOT____VdfgTmp_hdd0276b9__0)) 
           | ((6U == (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu_addr_out)) 
              & (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT____VdfgTmp_hf886a8b9__0)));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz_clr[7U] 
        = (((7U == (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__dest_m)) 
            & (IData)(cva5_sim__DOT__x_rvv_proc_main__DOT____VdfgTmp_hdd0276b9__0)) 
           | ((7U == (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu_addr_out)) 
              & (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT____VdfgTmp_hf886a8b9__0)));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz_clr[8U] 
        = (((8U == (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__dest_m)) 
            & (IData)(cva5_sim__DOT__x_rvv_proc_main__DOT____VdfgTmp_hdd0276b9__0)) 
           | ((8U == (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu_addr_out)) 
              & (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT____VdfgTmp_hf886a8b9__0)));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz_clr[9U] 
        = (((9U == (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__dest_m)) 
            & (IData)(cva5_sim__DOT__x_rvv_proc_main__DOT____VdfgTmp_hdd0276b9__0)) 
           | ((9U == (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu_addr_out)) 
              & (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT____VdfgTmp_hf886a8b9__0)));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz_clr[0xaU] 
        = (((0xaU == (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__dest_m)) 
            & (IData)(cva5_sim__DOT__x_rvv_proc_main__DOT____VdfgTmp_hdd0276b9__0)) 
           | ((0xaU == (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu_addr_out)) 
              & (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT____VdfgTmp_hf886a8b9__0)));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz_clr[0xbU] 
        = (((0xbU == (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__dest_m)) 
            & (IData)(cva5_sim__DOT__x_rvv_proc_main__DOT____VdfgTmp_hdd0276b9__0)) 
           | ((0xbU == (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu_addr_out)) 
              & (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT____VdfgTmp_hf886a8b9__0)));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz_clr[0xcU] 
        = (((0xcU == (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__dest_m)) 
            & (IData)(cva5_sim__DOT__x_rvv_proc_main__DOT____VdfgTmp_hdd0276b9__0)) 
           | ((0xcU == (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu_addr_out)) 
              & (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT____VdfgTmp_hf886a8b9__0)));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz_clr[0xdU] 
        = (((0xdU == (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__dest_m)) 
            & (IData)(cva5_sim__DOT__x_rvv_proc_main__DOT____VdfgTmp_hdd0276b9__0)) 
           | ((0xdU == (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu_addr_out)) 
              & (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT____VdfgTmp_hf886a8b9__0)));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz_clr[0xeU] 
        = (((0xeU == (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__dest_m)) 
            & (IData)(cva5_sim__DOT__x_rvv_proc_main__DOT____VdfgTmp_hdd0276b9__0)) 
           | ((0xeU == (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu_addr_out)) 
              & (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT____VdfgTmp_hf886a8b9__0)));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz_clr[0xfU] 
        = (((0xfU == (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__dest_m)) 
            & (IData)(cva5_sim__DOT__x_rvv_proc_main__DOT____VdfgTmp_hdd0276b9__0)) 
           | ((0xfU == (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu_addr_out)) 
              & (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT____VdfgTmp_hf886a8b9__0)));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz_clr[0x10U] 
        = (((0x10U == (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__dest_m)) 
            & (IData)(cva5_sim__DOT__x_rvv_proc_main__DOT____VdfgTmp_hdd0276b9__0)) 
           | ((0x10U == (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu_addr_out)) 
              & (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT____VdfgTmp_hf886a8b9__0)));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz_clr[0x11U] 
        = (((0x11U == (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__dest_m)) 
            & (IData)(cva5_sim__DOT__x_rvv_proc_main__DOT____VdfgTmp_hdd0276b9__0)) 
           | ((0x11U == (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu_addr_out)) 
              & (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT____VdfgTmp_hf886a8b9__0)));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz_clr[0x12U] 
        = (((0x12U == (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__dest_m)) 
            & (IData)(cva5_sim__DOT__x_rvv_proc_main__DOT____VdfgTmp_hdd0276b9__0)) 
           | ((0x12U == (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu_addr_out)) 
              & (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT____VdfgTmp_hf886a8b9__0)));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz_clr[0x13U] 
        = (((0x13U == (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__dest_m)) 
            & (IData)(cva5_sim__DOT__x_rvv_proc_main__DOT____VdfgTmp_hdd0276b9__0)) 
           | ((0x13U == (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu_addr_out)) 
              & (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT____VdfgTmp_hf886a8b9__0)));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz_clr[0x14U] 
        = (((0x14U == (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__dest_m)) 
            & (IData)(cva5_sim__DOT__x_rvv_proc_main__DOT____VdfgTmp_hdd0276b9__0)) 
           | ((0x14U == (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu_addr_out)) 
              & (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT____VdfgTmp_hf886a8b9__0)));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz_clr[0x15U] 
        = (((0x15U == (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__dest_m)) 
            & (IData)(cva5_sim__DOT__x_rvv_proc_main__DOT____VdfgTmp_hdd0276b9__0)) 
           | ((0x15U == (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu_addr_out)) 
              & (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT____VdfgTmp_hf886a8b9__0)));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz_clr[0x16U] 
        = (((0x16U == (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__dest_m)) 
            & (IData)(cva5_sim__DOT__x_rvv_proc_main__DOT____VdfgTmp_hdd0276b9__0)) 
           | ((0x16U == (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu_addr_out)) 
              & (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT____VdfgTmp_hf886a8b9__0)));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz_clr[0x17U] 
        = (((0x17U == (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__dest_m)) 
            & (IData)(cva5_sim__DOT__x_rvv_proc_main__DOT____VdfgTmp_hdd0276b9__0)) 
           | ((0x17U == (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu_addr_out)) 
              & (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT____VdfgTmp_hf886a8b9__0)));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz_clr[0x18U] 
        = (((0x18U == (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__dest_m)) 
            & (IData)(cva5_sim__DOT__x_rvv_proc_main__DOT____VdfgTmp_hdd0276b9__0)) 
           | ((0x18U == (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu_addr_out)) 
              & (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT____VdfgTmp_hf886a8b9__0)));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz_clr[0x19U] 
        = (((0x19U == (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__dest_m)) 
            & (IData)(cva5_sim__DOT__x_rvv_proc_main__DOT____VdfgTmp_hdd0276b9__0)) 
           | ((0x19U == (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu_addr_out)) 
              & (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT____VdfgTmp_hf886a8b9__0)));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz_clr[0x1aU] 
        = (((0x1aU == (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__dest_m)) 
            & (IData)(cva5_sim__DOT__x_rvv_proc_main__DOT____VdfgTmp_hdd0276b9__0)) 
           | ((0x1aU == (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu_addr_out)) 
              & (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT____VdfgTmp_hf886a8b9__0)));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz_clr[0x1bU] 
        = (((0x1bU == (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__dest_m)) 
            & (IData)(cva5_sim__DOT__x_rvv_proc_main__DOT____VdfgTmp_hdd0276b9__0)) 
           | ((0x1bU == (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu_addr_out)) 
              & (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT____VdfgTmp_hf886a8b9__0)));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz_clr[0x1cU] 
        = (((0x1cU == (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__dest_m)) 
            & (IData)(cva5_sim__DOT__x_rvv_proc_main__DOT____VdfgTmp_hdd0276b9__0)) 
           | ((0x1cU == (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu_addr_out)) 
              & (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT____VdfgTmp_hf886a8b9__0)));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz_clr[0x1dU] 
        = (((0x1dU == (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__dest_m)) 
            & (IData)(cva5_sim__DOT__x_rvv_proc_main__DOT____VdfgTmp_hdd0276b9__0)) 
           | ((0x1dU == (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu_addr_out)) 
              & (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT____VdfgTmp_hf886a8b9__0)));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz_clr[0x1eU] 
        = (((0x1eU == (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__dest_m)) 
            & (IData)(cva5_sim__DOT__x_rvv_proc_main__DOT____VdfgTmp_hdd0276b9__0)) 
           | ((0x1eU == (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu_addr_out)) 
              & (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT____VdfgTmp_hf886a8b9__0)));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz_clr[0x1fU] 
        = (((0x1fU == (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__dest_m)) 
            & (IData)(cva5_sim__DOT__x_rvv_proc_main__DOT____VdfgTmp_hdd0276b9__0)) 
           | ((0x1fU == (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu_addr_out)) 
              & (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT____VdfgTmp_hf886a8b9__0)));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__cfg_en 
        = (IData)(((0x7057U == (0x707fU & vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__insn_in_f)) 
                   & (~ (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__stall))));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz_set[0U] 
        = ((~ (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__stall)) 
           & (IData)(((0U == (0xf80U & vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__insn_in_f)) 
                      & (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT____VdfgTmp_hfb98ef1f__0))));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz_set[1U] 
        = ((~ (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__stall)) 
           & (IData)(((0x80U == (0xf80U & vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__insn_in_f)) 
                      & (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT____VdfgTmp_hfb98ef1f__0))));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz_set[2U] 
        = ((~ (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__stall)) 
           & (IData)(((0x100U == (0xf80U & vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__insn_in_f)) 
                      & (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT____VdfgTmp_hfb98ef1f__0))));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz_set[3U] 
        = ((~ (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__stall)) 
           & (IData)(((0x180U == (0xf80U & vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__insn_in_f)) 
                      & (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT____VdfgTmp_hfb98ef1f__0))));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz_set[4U] 
        = ((~ (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__stall)) 
           & (IData)(((0x200U == (0xf80U & vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__insn_in_f)) 
                      & (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT____VdfgTmp_hfb98ef1f__0))));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz_set[5U] 
        = ((~ (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__stall)) 
           & (IData)(((0x280U == (0xf80U & vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__insn_in_f)) 
                      & (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT____VdfgTmp_hfb98ef1f__0))));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz_set[6U] 
        = ((~ (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__stall)) 
           & (IData)(((0x300U == (0xf80U & vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__insn_in_f)) 
                      & (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT____VdfgTmp_hfb98ef1f__0))));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz_set[7U] 
        = ((~ (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__stall)) 
           & (IData)(((0x380U == (0xf80U & vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__insn_in_f)) 
                      & (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT____VdfgTmp_hfb98ef1f__0))));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz_set[8U] 
        = ((~ (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__stall)) 
           & (IData)(((0x400U == (0xf80U & vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__insn_in_f)) 
                      & (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT____VdfgTmp_hfb98ef1f__0))));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz_set[9U] 
        = ((~ (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__stall)) 
           & (IData)(((0x480U == (0xf80U & vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__insn_in_f)) 
                      & (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT____VdfgTmp_hfb98ef1f__0))));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz_set[0xaU] 
        = ((~ (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__stall)) 
           & (IData)(((0x500U == (0xf80U & vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__insn_in_f)) 
                      & (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT____VdfgTmp_hfb98ef1f__0))));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz_set[0xbU] 
        = ((~ (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__stall)) 
           & (IData)(((0x580U == (0xf80U & vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__insn_in_f)) 
                      & (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT____VdfgTmp_hfb98ef1f__0))));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz_set[0xcU] 
        = ((~ (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__stall)) 
           & (IData)(((0x600U == (0xf80U & vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__insn_in_f)) 
                      & (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT____VdfgTmp_hfb98ef1f__0))));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz_set[0xdU] 
        = ((~ (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__stall)) 
           & (IData)(((0x680U == (0xf80U & vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__insn_in_f)) 
                      & (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT____VdfgTmp_hfb98ef1f__0))));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz_set[0xeU] 
        = ((~ (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__stall)) 
           & (IData)(((0x700U == (0xf80U & vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__insn_in_f)) 
                      & (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT____VdfgTmp_hfb98ef1f__0))));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz_set[0xfU] 
        = ((~ (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__stall)) 
           & (IData)(((0x780U == (0xf80U & vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__insn_in_f)) 
                      & (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT____VdfgTmp_hfb98ef1f__0))));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz_set[0x10U] 
        = ((~ (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__stall)) 
           & (IData)(((0x800U == (0xf80U & vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__insn_in_f)) 
                      & (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT____VdfgTmp_hfb98ef1f__0))));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz_set[0x11U] 
        = ((~ (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__stall)) 
           & (IData)(((0x880U == (0xf80U & vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__insn_in_f)) 
                      & (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT____VdfgTmp_hfb98ef1f__0))));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz_set[0x12U] 
        = ((~ (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__stall)) 
           & (IData)(((0x900U == (0xf80U & vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__insn_in_f)) 
                      & (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT____VdfgTmp_hfb98ef1f__0))));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz_set[0x13U] 
        = ((~ (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__stall)) 
           & (IData)(((0x980U == (0xf80U & vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__insn_in_f)) 
                      & (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT____VdfgTmp_hfb98ef1f__0))));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz_set[0x14U] 
        = ((~ (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__stall)) 
           & (IData)(((0xa00U == (0xf80U & vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__insn_in_f)) 
                      & (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT____VdfgTmp_hfb98ef1f__0))));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz_set[0x15U] 
        = ((~ (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__stall)) 
           & (IData)(((0xa80U == (0xf80U & vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__insn_in_f)) 
                      & (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT____VdfgTmp_hfb98ef1f__0))));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz_set[0x16U] 
        = ((~ (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__stall)) 
           & (IData)(((0xb00U == (0xf80U & vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__insn_in_f)) 
                      & (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT____VdfgTmp_hfb98ef1f__0))));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz_set[0x17U] 
        = ((~ (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__stall)) 
           & (IData)(((0xb80U == (0xf80U & vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__insn_in_f)) 
                      & (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT____VdfgTmp_hfb98ef1f__0))));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz_set[0x18U] 
        = ((~ (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__stall)) 
           & (IData)(((0xc00U == (0xf80U & vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__insn_in_f)) 
                      & (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT____VdfgTmp_hfb98ef1f__0))));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz_set[0x19U] 
        = ((~ (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__stall)) 
           & (IData)(((0xc80U == (0xf80U & vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__insn_in_f)) 
                      & (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT____VdfgTmp_hfb98ef1f__0))));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz_set[0x1aU] 
        = ((~ (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__stall)) 
           & (IData)(((0xd00U == (0xf80U & vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__insn_in_f)) 
                      & (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT____VdfgTmp_hfb98ef1f__0))));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz_set[0x1bU] 
        = ((~ (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__stall)) 
           & (IData)(((0xd80U == (0xf80U & vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__insn_in_f)) 
                      & (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT____VdfgTmp_hfb98ef1f__0))));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz_set[0x1cU] 
        = ((~ (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__stall)) 
           & (IData)(((0xe00U == (0xf80U & vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__insn_in_f)) 
                      & (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT____VdfgTmp_hfb98ef1f__0))));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz_set[0x1dU] 
        = ((~ (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__stall)) 
           & (IData)(((0xe80U == (0xf80U & vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__insn_in_f)) 
                      & (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT____VdfgTmp_hfb98ef1f__0))));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz_set[0x1eU] 
        = ((~ (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__stall)) 
           & (IData)(((0xf00U == (0xf80U & vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__insn_in_f)) 
                      & (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT____VdfgTmp_hfb98ef1f__0))));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz_set[0x1fU] 
        = ((~ (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__stall)) 
           & (IData)(((0xf80U == (0xf80U & vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__insn_in_f)) 
                      & (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT____VdfgTmp_hfb98ef1f__0))));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT____Vcellinp__agu_src2__en 
        = ((~ (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__stall)) 
           & (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__en_vs2));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT____Vcellinp__agu_src1__en 
        = ((~ (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__stall)) 
           & ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__en_vs1) 
              | (0x27U == (0x7fU & vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__insn_in_f))));
    vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__unit_issue__BRA__5__KET__.ready 
        = ((~ (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__stall)) 
           & ((7U & (vlSelf->cva5_sim__DOT__cpu__DOT__issue[0U] 
                     >> 9U)) == vlSelf->cva5_sim__DOT__cpu__DOT__retire_ids
              [0U]));
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__b_arb_inst__DOT__priority_encoder_inst__DOT__stage_valid[0U] 
        = (0U != (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__b_arb_inst__DOT__priority_encoder_inst__DOT__input_padded));
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__b_arb_inst__DOT__grant_valid_next = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__b_arb_inst__DOT____Vcellinp__priority_encoder_masked__input_unencoded 
        = ((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__b_arb_inst__DOT__mask_reg) 
           & (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__b_arb_inst__DOT__priority_encoder_inst__DOT__input_padded));
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__b_arb_inst__DOT__priority_encoder_inst__DOT__stage_valid[0U] 
        = (0U != (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__b_arb_inst__DOT__priority_encoder_inst__DOT__input_padded));
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__b_arb_inst__DOT__grant_valid_next = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__b_arb_inst__DOT____Vcellinp__priority_encoder_masked__input_unencoded 
        = ((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__b_arb_inst__DOT__mask_reg) 
           & (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__b_arb_inst__DOT__priority_encoder_inst__DOT__input_padded));
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__r_arb_inst__DOT__priority_encoder_inst__DOT__stage_valid[0U] 
        = (0U != (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__r_arb_inst__DOT__priority_encoder_inst__DOT__input_padded));
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__r_arb_inst__DOT__grant_valid_next = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__r_arb_inst__DOT____Vcellinp__priority_encoder_masked__input_unencoded 
        = ((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__r_arb_inst__DOT__mask_reg) 
           & (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__r_arb_inst__DOT__priority_encoder_inst__DOT__input_padded));
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__r_arb_inst__DOT__priority_encoder_inst__DOT__stage_valid[0U] 
        = (0U != (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__r_arb_inst__DOT__priority_encoder_inst__DOT__input_padded));
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__r_arb_inst__DOT__grant_valid_next = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__r_arb_inst__DOT____Vcellinp__priority_encoder_masked__input_unencoded 
        = ((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__r_arb_inst__DOT__mask_reg) 
           & (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__r_arb_inst__DOT__priority_encoder_inst__DOT__input_padded));
    vlSelf->__VdfgTmp_h1d58ce79__0 = ((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT____VdfgTmp_h274b4b5e__0) 
                                      & ((~ (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__grant_reg)) 
                                         & (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT____VdfgTmp_h765d7b6e__0)));
    vlSelf->__VdfgTmp_h6c65d37d__0 = ((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT____VdfgTmp_h274b4b5e__0) 
                                      & ((~ (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__grant_reg)) 
                                         & (~ (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__trans_limit))));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src2__DOT__turn_next 
        = ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT____Vcellinp__agu_src1__widen) 
           & (((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT____Vcellinp__agu_src2__en) 
               | (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src2__DOT__state)) 
              & (~ (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src2__DOT__turn))));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src2__DOT__state_next 
        = ((~ (IData)(vlSelf->rst)) & ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT____Vcellinp__agu_src2__en) 
                                       | ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src2__DOT__state) 
                                          & ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src2__DOT____VdfgTmp_h8e9ef457__0) 
                                             | ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src2__DOT____VdfgTmp_h79cacbbc__0) 
                                                | ((~ (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src2__DOT__turn)) 
                                                   & (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT____Vcellinp__agu_src1__widen)))))));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_addr_start_rd_2 
        = (((~ (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src2__DOT__state)) 
            | (((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src2__DOT__curr_reg) 
                == (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src2__DOT__max_reg)) 
               & ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src2__DOT____VdfgTmp_h43d852dd__0) 
                  & (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src2__DOT____VdfgTmp_h3afe6e14__0)))) 
           & (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT____Vcellinp__agu_src2__en));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src1__DOT__turn_next 
        = ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT____Vcellinp__agu_src1__widen) 
           & (((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT____Vcellinp__agu_src1__en) 
               | (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src1__DOT__state)) 
              & (~ (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src1__DOT__turn))));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src1__DOT__state_next 
        = ((~ (IData)(vlSelf->rst)) & ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT____Vcellinp__agu_src1__en) 
                                       | ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src1__DOT__state) 
                                          & ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src1__DOT____VdfgTmp_h8e9ef457__0) 
                                             | ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src1__DOT____VdfgTmp_h79cacbbc__0) 
                                                | ((~ (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src1__DOT__turn)) 
                                                   & (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT____Vcellinp__agu_src1__widen)))))));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_addr_start_rd_1 
        = (((~ (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src1__DOT__state)) 
            | (((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src1__DOT__curr_reg) 
                == (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src1__DOT__max_reg)) 
               & ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src1__DOT____VdfgTmp_h43d852dd__0) 
                  & (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src1__DOT____VdfgTmp_h3afe6e14__0)))) 
           & (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT____Vcellinp__agu_src1__en));
    vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__unit_ready 
        = ((0xfU & (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__unit_ready)) 
           | (0xc0U | (((IData)(vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__unit_issue__BRA__5__KET__.ready) 
                        << 5U) | ((IData)(vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__unit_issue__BRA__4__KET__.ready) 
                                  << 4U))));
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__b_arb_inst__DOT__priority_encoder_masked__DOT__stage_valid[0U] 
        = (0U != (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__b_arb_inst__DOT____Vcellinp__priority_encoder_masked__input_unencoded));
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__b_arb_inst__DOT__priority_encoder_masked__DOT__stage_enc[0U] 
        = (1U & (~ (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__b_arb_inst__DOT____Vcellinp__priority_encoder_masked__input_unencoded)));
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__b_arb_inst__DOT__grant_next = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__b_arb_inst__DOT__mask_next 
        = vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__b_arb_inst__DOT__mask_reg;
    if ((1U & (~ ((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__b_arb_inst__DOT__grant_valid_reg) 
                  & (~ (IData)((0U != ((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__b_arb_inst__DOT__grant_reg) 
                                       & (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__b_acknowledge))))))))) {
        if ((0U != (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__b_arb_inst__DOT__priority_encoder_inst__DOT__input_padded))) {
            vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__b_arb_inst__DOT__mask_next 
                = (3U & ((0U != (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__b_arb_inst__DOT____Vcellinp__priority_encoder_masked__input_unencoded))
                          ? ((1U >= ((IData)(1U) + 
                                     (1U & (~ (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__b_arb_inst__DOT____Vcellinp__priority_encoder_masked__input_unencoded)))))
                              ? ((IData)(3U) << ((IData)(1U) 
                                                 + 
                                                 (1U 
                                                  & (~ (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__b_arb_inst__DOT____Vcellinp__priority_encoder_masked__input_unencoded)))))
                              : 0U) : ((1U >= ((IData)(1U) 
                                               + (1U 
                                                  & (~ (IData)(vlSelf->__VdfgTmp_h6d79c6cc__0)))))
                                        ? ((IData)(3U) 
                                           << ((IData)(1U) 
                                               + (1U 
                                                  & (~ (IData)(vlSelf->__VdfgTmp_h6d79c6cc__0)))))
                                        : 0U)));
        }
    }
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__b_arb_inst__DOT__grant_encoded_next = 0U;
    if (((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__b_arb_inst__DOT__grant_valid_reg) 
         & (~ (IData)((0U != ((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__b_arb_inst__DOT__grant_reg) 
                              & (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__b_acknowledge))))))) {
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__b_arb_inst__DOT__grant_valid_next 
            = vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__b_arb_inst__DOT__grant_valid_reg;
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__b_arb_inst__DOT__grant_next 
            = vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__b_arb_inst__DOT__grant_reg;
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__b_arb_inst__DOT__grant_encoded_next 
            = vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__b_arb_inst__DOT__grant_encoded_reg;
    } else if ((0U != (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__b_arb_inst__DOT__priority_encoder_inst__DOT__input_padded))) {
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__b_arb_inst__DOT__grant_valid_next = 1U;
        if ((0U != (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__b_arb_inst__DOT____Vcellinp__priority_encoder_masked__input_unencoded))) {
            vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__b_arb_inst__DOT__grant_next 
                = (3U & ((IData)(1U) << (1U & (~ (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__b_arb_inst__DOT____Vcellinp__priority_encoder_masked__input_unencoded)))));
            vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__b_arb_inst__DOT__grant_encoded_next 
                = (1U & (~ (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__b_arb_inst__DOT____Vcellinp__priority_encoder_masked__input_unencoded)));
        } else {
            vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__b_arb_inst__DOT__grant_next 
                = (3U & ((IData)(1U) << (1U & (~ (IData)(vlSelf->__VdfgTmp_h6d79c6cc__0)))));
            vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__b_arb_inst__DOT__grant_encoded_next 
                = (1U & (~ (IData)(vlSelf->__VdfgTmp_h6d79c6cc__0)));
        }
    }
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__b_arb_inst__DOT__priority_encoder_masked__DOT__stage_valid[0U] 
        = (0U != (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__b_arb_inst__DOT____Vcellinp__priority_encoder_masked__input_unencoded));
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__b_arb_inst__DOT__priority_encoder_masked__DOT__stage_enc[0U] 
        = (1U & (~ (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__b_arb_inst__DOT____Vcellinp__priority_encoder_masked__input_unencoded)));
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__b_arb_inst__DOT__grant_next = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__b_arb_inst__DOT__mask_next 
        = vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__b_arb_inst__DOT__mask_reg;
    if ((1U & (~ ((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__b_arb_inst__DOT__grant_valid_reg) 
                  & (~ (IData)((0U != ((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__b_arb_inst__DOT__grant_reg) 
                                       & (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__b_acknowledge))))))))) {
        if ((0U != (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__b_arb_inst__DOT__priority_encoder_inst__DOT__input_padded))) {
            vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__b_arb_inst__DOT__mask_next 
                = (3U & ((0U != (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__b_arb_inst__DOT____Vcellinp__priority_encoder_masked__input_unencoded))
                          ? ((1U >= ((IData)(1U) + 
                                     (1U & (~ (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__b_arb_inst__DOT____Vcellinp__priority_encoder_masked__input_unencoded)))))
                              ? ((IData)(3U) << ((IData)(1U) 
                                                 + 
                                                 (1U 
                                                  & (~ (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__b_arb_inst__DOT____Vcellinp__priority_encoder_masked__input_unencoded)))))
                              : 0U) : ((1U >= ((IData)(1U) 
                                               + (1U 
                                                  & (~ (IData)(vlSelf->__VdfgTmp_h8970d10f__0)))))
                                        ? ((IData)(3U) 
                                           << ((IData)(1U) 
                                               + (1U 
                                                  & (~ (IData)(vlSelf->__VdfgTmp_h8970d10f__0)))))
                                        : 0U)));
        }
    }
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__b_arb_inst__DOT__grant_encoded_next = 0U;
    if (((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__b_arb_inst__DOT__grant_valid_reg) 
         & (~ (IData)((0U != ((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__b_arb_inst__DOT__grant_reg) 
                              & (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__b_acknowledge))))))) {
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__b_arb_inst__DOT__grant_valid_next 
            = vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__b_arb_inst__DOT__grant_valid_reg;
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__b_arb_inst__DOT__grant_next 
            = vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__b_arb_inst__DOT__grant_reg;
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__b_arb_inst__DOT__grant_encoded_next 
            = vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__b_arb_inst__DOT__grant_encoded_reg;
    } else if ((0U != (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__b_arb_inst__DOT__priority_encoder_inst__DOT__input_padded))) {
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__b_arb_inst__DOT__grant_valid_next = 1U;
        if ((0U != (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__b_arb_inst__DOT____Vcellinp__priority_encoder_masked__input_unencoded))) {
            vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__b_arb_inst__DOT__grant_next 
                = (3U & ((IData)(1U) << (1U & (~ (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__b_arb_inst__DOT____Vcellinp__priority_encoder_masked__input_unencoded)))));
            vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__b_arb_inst__DOT__grant_encoded_next 
                = (1U & (~ (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__b_arb_inst__DOT____Vcellinp__priority_encoder_masked__input_unencoded)));
        } else {
            vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__b_arb_inst__DOT__grant_next 
                = (3U & ((IData)(1U) << (1U & (~ (IData)(vlSelf->__VdfgTmp_h8970d10f__0)))));
            vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__b_arb_inst__DOT__grant_encoded_next 
                = (1U & (~ (IData)(vlSelf->__VdfgTmp_h8970d10f__0)));
        }
    }
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__r_arb_inst__DOT__priority_encoder_masked__DOT__stage_valid[0U] 
        = (0U != (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__r_arb_inst__DOT____Vcellinp__priority_encoder_masked__input_unencoded));
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__r_arb_inst__DOT__priority_encoder_masked__DOT__stage_enc[0U] 
        = (1U & (~ (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__r_arb_inst__DOT____Vcellinp__priority_encoder_masked__input_unencoded)));
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__r_arb_inst__DOT__grant_next = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__r_arb_inst__DOT__mask_next 
        = vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__r_arb_inst__DOT__mask_reg;
    if ((1U & (~ ((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__r_arb_inst__DOT__grant_valid_reg) 
                  & (~ (IData)((0U != ((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__r_arb_inst__DOT__grant_reg) 
                                       & (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__r_acknowledge))))))))) {
        if ((0U != (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__r_arb_inst__DOT__priority_encoder_inst__DOT__input_padded))) {
            vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__r_arb_inst__DOT__mask_next 
                = (3U & ((0U != (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__r_arb_inst__DOT____Vcellinp__priority_encoder_masked__input_unencoded))
                          ? ((1U >= ((IData)(1U) + 
                                     (1U & (~ (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__r_arb_inst__DOT____Vcellinp__priority_encoder_masked__input_unencoded)))))
                              ? ((IData)(3U) << ((IData)(1U) 
                                                 + 
                                                 (1U 
                                                  & (~ (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__r_arb_inst__DOT____Vcellinp__priority_encoder_masked__input_unencoded)))))
                              : 0U) : ((1U >= ((IData)(1U) 
                                               + (1U 
                                                  & (~ (IData)(vlSelf->__VdfgTmp_hcebced5e__0)))))
                                        ? ((IData)(3U) 
                                           << ((IData)(1U) 
                                               + (1U 
                                                  & (~ (IData)(vlSelf->__VdfgTmp_hcebced5e__0)))))
                                        : 0U)));
        }
    }
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__r_arb_inst__DOT__grant_encoded_next = 0U;
    if (((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__r_arb_inst__DOT__grant_valid_reg) 
         & (~ (IData)((0U != ((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__r_arb_inst__DOT__grant_reg) 
                              & (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__r_acknowledge))))))) {
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__r_arb_inst__DOT__grant_valid_next 
            = vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__r_arb_inst__DOT__grant_valid_reg;
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__r_arb_inst__DOT__grant_next 
            = vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__r_arb_inst__DOT__grant_reg;
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__r_arb_inst__DOT__grant_encoded_next 
            = vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__r_arb_inst__DOT__grant_encoded_reg;
    } else if ((0U != (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__r_arb_inst__DOT__priority_encoder_inst__DOT__input_padded))) {
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__r_arb_inst__DOT__grant_valid_next = 1U;
        if ((0U != (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__r_arb_inst__DOT____Vcellinp__priority_encoder_masked__input_unencoded))) {
            vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__r_arb_inst__DOT__grant_next 
                = (3U & ((IData)(1U) << (1U & (~ (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__r_arb_inst__DOT____Vcellinp__priority_encoder_masked__input_unencoded)))));
            vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__r_arb_inst__DOT__grant_encoded_next 
                = (1U & (~ (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__r_arb_inst__DOT____Vcellinp__priority_encoder_masked__input_unencoded)));
        } else {
            vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__r_arb_inst__DOT__grant_next 
                = (3U & ((IData)(1U) << (1U & (~ (IData)(vlSelf->__VdfgTmp_hcebced5e__0)))));
            vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__r_arb_inst__DOT__grant_encoded_next 
                = (1U & (~ (IData)(vlSelf->__VdfgTmp_hcebced5e__0)));
        }
    }
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__r_arb_inst__DOT__priority_encoder_masked__DOT__stage_valid[0U] 
        = (0U != (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__r_arb_inst__DOT____Vcellinp__priority_encoder_masked__input_unencoded));
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__r_arb_inst__DOT__priority_encoder_masked__DOT__stage_enc[0U] 
        = (1U & (~ (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__r_arb_inst__DOT____Vcellinp__priority_encoder_masked__input_unencoded)));
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__r_arb_inst__DOT__grant_next = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__r_arb_inst__DOT__mask_next 
        = vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__r_arb_inst__DOT__mask_reg;
    if ((1U & (~ ((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__r_arb_inst__DOT__grant_valid_reg) 
                  & (~ (IData)((0U != ((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__r_arb_inst__DOT__grant_reg) 
                                       & (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__r_acknowledge))))))))) {
        if ((0U != (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__r_arb_inst__DOT__priority_encoder_inst__DOT__input_padded))) {
            vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__r_arb_inst__DOT__mask_next 
                = (3U & ((0U != (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__r_arb_inst__DOT____Vcellinp__priority_encoder_masked__input_unencoded))
                          ? ((1U >= ((IData)(1U) + 
                                     (1U & (~ (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__r_arb_inst__DOT____Vcellinp__priority_encoder_masked__input_unencoded)))))
                              ? ((IData)(3U) << ((IData)(1U) 
                                                 + 
                                                 (1U 
                                                  & (~ (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__r_arb_inst__DOT____Vcellinp__priority_encoder_masked__input_unencoded)))))
                              : 0U) : ((1U >= ((IData)(1U) 
                                               + (1U 
                                                  & (~ (IData)(vlSelf->__VdfgTmp_h988dd293__0)))))
                                        ? ((IData)(3U) 
                                           << ((IData)(1U) 
                                               + (1U 
                                                  & (~ (IData)(vlSelf->__VdfgTmp_h988dd293__0)))))
                                        : 0U)));
        }
    }
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__r_arb_inst__DOT__grant_encoded_next = 0U;
    if (((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__r_arb_inst__DOT__grant_valid_reg) 
         & (~ (IData)((0U != ((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__r_arb_inst__DOT__grant_reg) 
                              & (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__r_acknowledge))))))) {
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__r_arb_inst__DOT__grant_valid_next 
            = vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__r_arb_inst__DOT__grant_valid_reg;
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__r_arb_inst__DOT__grant_next 
            = vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__r_arb_inst__DOT__grant_reg;
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__r_arb_inst__DOT__grant_encoded_next 
            = vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__r_arb_inst__DOT__grant_encoded_reg;
    } else if ((0U != (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__r_arb_inst__DOT__priority_encoder_inst__DOT__input_padded))) {
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__r_arb_inst__DOT__grant_valid_next = 1U;
        if ((0U != (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__r_arb_inst__DOT____Vcellinp__priority_encoder_masked__input_unencoded))) {
            vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__r_arb_inst__DOT__grant_next 
                = (3U & ((IData)(1U) << (1U & (~ (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__r_arb_inst__DOT____Vcellinp__priority_encoder_masked__input_unencoded)))));
            vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__r_arb_inst__DOT__grant_encoded_next 
                = (1U & (~ (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__r_arb_inst__DOT____Vcellinp__priority_encoder_masked__input_unencoded)));
        } else {
            vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__r_arb_inst__DOT__grant_next 
                = (3U & ((IData)(1U) << (1U & (~ (IData)(vlSelf->__VdfgTmp_h988dd293__0)))));
            vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__r_arb_inst__DOT__grant_encoded_next 
                = (1U & (~ (IData)(vlSelf->__VdfgTmp_h988dd293__0)));
        }
    }
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__priority_encoder_inst__DOT__stage_enc[0U] 
        = (1U & (~ (IData)(vlSelf->__VdfgTmp_h1d58ce79__0)));
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__priority_encoder_inst__DOT__input_padded 
        = ((((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT____VdfgTmp_h10656024__0) 
             & ((~ ((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__grant_reg) 
                    >> 1U)) & (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT____VdfgTmp_h765d7b6e__0))) 
            << 1U) | (IData)(vlSelf->__VdfgTmp_h1d58ce79__0));
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__priority_encoder_inst__DOT__stage_enc[0U] 
        = (1U & (~ (IData)(vlSelf->__VdfgTmp_h6c65d37d__0)));
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__priority_encoder_inst__DOT__input_padded 
        = ((((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT____VdfgTmp_h10656024__0) 
             & ((~ ((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__grant_reg) 
                    >> 1U)) & (~ (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__trans_limit)))) 
            << 1U) | (IData)(vlSelf->__VdfgTmp_h6c65d37d__0));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_idle_rd_2 
        = (1U & (((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT____Vcellinp__agu_src1__widen) 
                  & ((~ (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT____Vcellinp__agu_src2__en)) 
                     & (~ (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src2__DOT__state)))) 
                 | ((~ (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT____Vcellinp__agu_src1__widen)) 
                    & (~ (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src2__DOT__state_next)))));
    if (vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_addr_start_rd_2) {
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src2__DOT__base_reg_out 
            = (0x1fU & (vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__insn_in_f 
                        >> 0x14U));
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src2__DOT__max_off_out 
            = (0xffU & vlSelf->__VdfgTmp_hc14a2981__0);
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src2__DOT__max_reg_out 
            = (7U & ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__whole_reg_rd)
                      ? (((IData)(1U) << ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__logic_mop)
                                           ? 0U : (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__sew))) 
                         - (IData)(1U)) : ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__logic_mop)
                                            ? 0U : (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__avl_max_reg))));
    } else {
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src2__DOT__base_reg_out 
            = (0x1fU & (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src2__DOT__base_reg));
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src2__DOT__max_off_out 
            = (0xffU & (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src2__DOT__max_off));
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src2__DOT__max_reg_out 
            = (7U & (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src2__DOT__max_reg));
    }
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src2__DOT__curr_reg_out 
        = (((~ (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_addr_start_rd_2)) 
            & (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src2__DOT__state_next))
            ? (7U & ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src2__DOT__curr_reg) 
                     + ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src2__DOT____VdfgTmp_h8e9ef457__0) 
                        & ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src2__DOT____VdfgTmp_h43d852dd__0) 
                           & vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src2__DOT____VdfgTmp_h2306eb48__0))))
            : 0U);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src2__DOT__curr_off_out 
        = (0xffU & (((~ (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_addr_start_rd_2)) 
                     & ((((~ (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT____Vcellinp__agu_src1__widen)) 
                          & (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src2__DOT__state_next)) 
                         | ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src2__DOT__state) 
                            & (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT____Vcellinp__agu_src1__widen))) 
                        & ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src2__DOT____VdfgTmp_h79cacbbc__0) 
                           | (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT____Vcellinp__agu_src1__widen))))
                     ? ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src2__DOT__curr_off) 
                        + ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src2__DOT____VdfgTmp_h79cacbbc__0) 
                           & vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src2__DOT____VdfgTmp_h2306eb48__0))
                     : ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_addr_start_rd_2)
                         ? ((0xfU == (vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__insn_in_f 
                                      >> 0x1aU)) ? 
                            (0xffU & ((3U == (7U & 
                                              (vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__insn_in_f 
                                               >> 0xcU)))
                                       ? ((0x1fU >= 
                                           ((IData)(3U) 
                                            - (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__sew)))
                                           ? ((0x1fU 
                                               & (vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__insn_in_f 
                                                  >> 0xfU)) 
                                              >> ((IData)(3U) 
                                                  - (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__sew)))
                                           : 0U) : 
                                      ((4U == (7U & 
                                               (vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__insn_in_f 
                                                >> 0xcU)))
                                        ? ((0x1fU >= 
                                            ((IData)(3U) 
                                             - (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__sew)))
                                            ? (vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__rf_issue.data
                                               [0U] 
                                               >> ((IData)(3U) 
                                                   - (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__sew)))
                                            : 0U) : 0U)))
                             : 0U) : 0U)));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_idle_rd_1 
        = (1U & (((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT____Vcellinp__agu_src1__widen) 
                  & ((~ (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT____Vcellinp__agu_src1__en)) 
                     & (~ (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src1__DOT__state)))) 
                 | ((~ (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT____Vcellinp__agu_src1__widen)) 
                    & (~ (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src1__DOT__state_next)))));
    if (vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_addr_start_rd_1) {
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src1__DOT__max_off_out 
            = (0xffU & vlSelf->__VdfgTmp_hc14a2981__0);
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src1__DOT__base_reg_out 
            = (0x1fU & ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__en_vs1)
                         ? (vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__insn_in_f 
                            >> 0xfU) : (vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__insn_in_f 
                                        >> 7U)));
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src1__DOT__max_reg_out 
            = (7U & ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__whole_reg_rd)
                      ? (((IData)(1U) << ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__logic_mop)
                                           ? 0U : (3U 
                                                   & ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__en_vs1)
                                                       ? (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__sew)
                                                       : 
                                                      (3U 
                                                       & (vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__insn_in_f 
                                                          >> 0xcU)))))) 
                         - (IData)(1U)) : ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__logic_mop)
                                            ? 0U : 
                                           (7U & ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__en_vs1)
                                                   ? (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__avl_max_reg)
                                                   : 
                                                  ((0xaU 
                                                    >= 
                                                    ((IData)(0xbU) 
                                                     - 
                                                     (3U 
                                                      & (vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__insn_in_f 
                                                         >> 0xcU))))
                                                    ? 
                                                   (7U 
                                                    & ((0x7ffU 
                                                        & ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__avl) 
                                                           - (IData)(1U))) 
                                                       >> 
                                                       ((IData)(0xbU) 
                                                        - 
                                                        (3U 
                                                         & (vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__insn_in_f 
                                                            >> 0xcU)))))
                                                    : 0U))))));
    } else {
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src1__DOT__max_off_out 
            = (0xffU & (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src1__DOT__max_off));
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src1__DOT__base_reg_out 
            = (0x1fU & (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src1__DOT__base_reg));
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src1__DOT__max_reg_out 
            = (7U & (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src1__DOT__max_reg));
    }
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src1__DOT__curr_reg_out 
        = (((~ (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_addr_start_rd_1)) 
            & (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src1__DOT__state_next))
            ? (7U & ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src1__DOT__curr_reg) 
                     + ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src1__DOT____VdfgTmp_h8e9ef457__0) 
                        & ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src1__DOT____VdfgTmp_h43d852dd__0) 
                           & vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src1__DOT____VdfgTmp_h2306eb48__0))))
            : 0U);
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src1__DOT__curr_off_out 
        = (((~ (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_addr_start_rd_1)) 
            & ((((~ (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT____Vcellinp__agu_src1__widen)) 
                 & (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src1__DOT__state_next)) 
                | ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src1__DOT__state) 
                   & (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT____Vcellinp__agu_src1__widen))) 
               & ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src1__DOT____VdfgTmp_h79cacbbc__0) 
                  | (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT____Vcellinp__agu_src1__widen))))
            ? (0xffU & ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src1__DOT__curr_off) 
                        + ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src1__DOT____VdfgTmp_h79cacbbc__0) 
                           & vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src1__DOT____VdfgTmp_h2306eb48__0)))
            : 0U);
    vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__issue_ready 
        = ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__unit_needed_issue_stage) 
           & (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__unit_ready));
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__priority_encoder_inst__DOT__stage_valid[0U] 
        = (0U != (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__priority_encoder_inst__DOT__input_padded));
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__grant_valid_next = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT____Vcellinp__priority_encoder_masked__input_unencoded 
        = ((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__mask_reg) 
           & (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__priority_encoder_inst__DOT__input_padded));
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__priority_encoder_inst__DOT__stage_valid[0U] 
        = (0U != (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__priority_encoder_inst__DOT__input_padded));
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__grant_valid_next = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT____Vcellinp__priority_encoder_masked__input_unencoded 
        = ((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__mask_reg) 
           & (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__priority_encoder_inst__DOT__input_padded));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__vm_alu__DOT__vmask_sew[0U] 
        = (0xffU & (IData)((vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__vm0 
                            >> (0x3fU & (((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src1__DOT__curr_off_out) 
                                          >> (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__sew)) 
                                         << 3U)))));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT____Vcellinp__mask_regs__DOT__vm_alu__vmask_in 
        = (0xffU & (IData)((vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__vm0 
                            >> (0x3fU & (((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src1__DOT__curr_off_out) 
                                          >> (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__sew)) 
                                         << 3U)))));
    vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__issue_stage_ready 
        = (1U & ((~ (vlSelf->cva5_sim__DOT__cpu__DOT__gc[3U] 
                     >> 0x10U)) & ((~ (vlSelf->cva5_sim__DOT__cpu__DOT__issue[0U] 
                                       >> 6U)) | ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__issue_valid) 
                                                  & (0U 
                                                     != (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__issue_ready))))));
    vlSelf->cva5_sim__DOT__cpu__DOT__instruction_issued 
        = ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT____VdfgTmp_h26631355__0) 
           & (0U != (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__issue_ready)));
    vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__issue_to 
        = ((- (IData)((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT____VdfgTmp_h26631355__0))) 
           & (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__issue_ready));
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__priority_encoder_masked__DOT__stage_valid[0U] 
        = (0U != (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT____Vcellinp__priority_encoder_masked__input_unencoded));
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__priority_encoder_masked__DOT__stage_enc[0U] 
        = (1U & (~ (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT____Vcellinp__priority_encoder_masked__input_unencoded)));
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__grant_next = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__mask_next 
        = vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__mask_reg;
    if ((1U & (~ ((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__grant_valid_reg) 
                  & (~ (IData)((0U != ((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__grant_reg) 
                                       & (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_acknowledge))))))))) {
        if ((0U != (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__priority_encoder_inst__DOT__input_padded))) {
            vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__mask_next 
                = (3U & ((0U != (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT____Vcellinp__priority_encoder_masked__input_unencoded))
                          ? ((1U >= ((IData)(1U) + 
                                     (1U & (~ (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT____Vcellinp__priority_encoder_masked__input_unencoded)))))
                              ? ((IData)(3U) << ((IData)(1U) 
                                                 + 
                                                 (1U 
                                                  & (~ (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT____Vcellinp__priority_encoder_masked__input_unencoded)))))
                              : 0U) : ((1U >= ((IData)(1U) 
                                               + (1U 
                                                  & (~ (IData)(vlSelf->__VdfgTmp_h1d58ce79__0)))))
                                        ? ((IData)(3U) 
                                           << ((IData)(1U) 
                                               + (1U 
                                                  & (~ (IData)(vlSelf->__VdfgTmp_h1d58ce79__0)))))
                                        : 0U)));
        }
    }
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__grant_encoded_next = 0U;
    if (((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__grant_valid_reg) 
         & (~ (IData)((0U != ((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__grant_reg) 
                              & (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_acknowledge))))))) {
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__grant_valid_next 
            = vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__grant_valid_reg;
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__grant_next 
            = vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__grant_reg;
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__grant_encoded_next 
            = vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__grant_encoded_reg;
    } else if ((0U != (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__priority_encoder_inst__DOT__input_padded))) {
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__grant_valid_next = 1U;
        if ((0U != (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT____Vcellinp__priority_encoder_masked__input_unencoded))) {
            vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__grant_next 
                = (3U & ((IData)(1U) << (1U & (~ (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT____Vcellinp__priority_encoder_masked__input_unencoded)))));
            vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__grant_encoded_next 
                = (1U & (~ (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT____Vcellinp__priority_encoder_masked__input_unencoded)));
        } else {
            vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__grant_next 
                = (3U & ((IData)(1U) << (1U & (~ (IData)(vlSelf->__VdfgTmp_h1d58ce79__0)))));
            vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__grant_encoded_next 
                = (1U & (~ (IData)(vlSelf->__VdfgTmp_h1d58ce79__0)));
        }
    }
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__priority_encoder_masked__DOT__stage_valid[0U] 
        = (0U != (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT____Vcellinp__priority_encoder_masked__input_unencoded));
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__priority_encoder_masked__DOT__stage_enc[0U] 
        = (1U & (~ (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT____Vcellinp__priority_encoder_masked__input_unencoded)));
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__grant_next = 0U;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__mask_next 
        = vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__mask_reg;
    if ((1U & (~ ((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__grant_valid_reg) 
                  & (~ (IData)((0U != ((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__grant_reg) 
                                       & (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_acknowledge))))))))) {
        if ((0U != (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__priority_encoder_inst__DOT__input_padded))) {
            vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__mask_next 
                = (3U & ((0U != (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT____Vcellinp__priority_encoder_masked__input_unencoded))
                          ? ((1U >= ((IData)(1U) + 
                                     (1U & (~ (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT____Vcellinp__priority_encoder_masked__input_unencoded)))))
                              ? ((IData)(3U) << ((IData)(1U) 
                                                 + 
                                                 (1U 
                                                  & (~ (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT____Vcellinp__priority_encoder_masked__input_unencoded)))))
                              : 0U) : ((1U >= ((IData)(1U) 
                                               + (1U 
                                                  & (~ (IData)(vlSelf->__VdfgTmp_h6c65d37d__0)))))
                                        ? ((IData)(3U) 
                                           << ((IData)(1U) 
                                               + (1U 
                                                  & (~ (IData)(vlSelf->__VdfgTmp_h6c65d37d__0)))))
                                        : 0U)));
        }
    }
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__grant_encoded_next = 0U;
    if (((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__grant_valid_reg) 
         & (~ (IData)((0U != ((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__grant_reg) 
                              & (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_acknowledge))))))) {
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__grant_valid_next 
            = vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__grant_valid_reg;
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__grant_next 
            = vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__grant_reg;
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__grant_encoded_next 
            = vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__grant_encoded_reg;
    } else if ((0U != (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__priority_encoder_inst__DOT__input_padded))) {
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__grant_valid_next = 1U;
        if ((0U != (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT____Vcellinp__priority_encoder_masked__input_unencoded))) {
            vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__grant_next 
                = (3U & ((IData)(1U) << (1U & (~ (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT____Vcellinp__priority_encoder_masked__input_unencoded)))));
            vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__grant_encoded_next 
                = (1U & (~ (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT____Vcellinp__priority_encoder_masked__input_unencoded)));
        } else {
            vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__grant_next 
                = (3U & ((IData)(1U) << (1U & (~ (IData)(vlSelf->__VdfgTmp_h6c65d37d__0)))));
            vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__grant_encoded_next 
                = (1U & (~ (IData)(vlSelf->__VdfgTmp_h6c65d37d__0)));
        }
    }
    cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__vm_alu__DOT____VdfgTmp_hf1dfd614__0 
        = (1U & ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT____Vcellinp__mask_regs__DOT__vm_alu__vmask_in) 
                 >> (7U & ((IData)(1U) + (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT____Vcellinp__mask_regs__DOT__vm_alu__reg_off)))));
    cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__vm_alu__DOT____VdfgTmp_h67ee469c__0 
        = (1U & ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT____Vcellinp__mask_regs__DOT__vm_alu__vmask_in) 
                 >> (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT____Vcellinp__mask_regs__DOT__vm_alu__reg_off)));
    vlSelf->cva5_sim__DOT__cpu__DOT__decode_advance 
        = (((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__id_block__DOT__fetched_count_neg) 
            >> 3U) & (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__issue_stage_ready));
    vlSelf->cva5_sim__DOT__cpu__DOT__id_block__DOT__pre_issue_count_next 
        = (0xfU & (((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__id_block__DOT__pre_issue_count) 
                    + (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__pc_id_assigned)) 
                   - (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__instruction_issued)));
    vlSelf->cva5_sim__DOT__cpu__DOT__id_block__DOT__post_issue_count_next 
        = (0xfU & (((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__post_issue_count) 
                    + (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__instruction_issued)) 
                   - (3U & (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__id_block__DOT__retire_next))));
    vlSelf->cva5_sim__DOT__cpu__DOT__instruction_issued_with_rd 
        = ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__instruction_issued) 
           & (vlSelf->cva5_sim__DOT__cpu__DOT__issue[0U] 
              >> 0xdU));
    vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_exceptions__DOT__new_exception 
        = (((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__unaligned_addr) 
            & ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__issue_to) 
               >> 1U)) & (~ (vlSelf->cva5_sim__DOT__cpu__DOT__ls_inputs[0U] 
                             >> 0xcU)));
    vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq.push 
        = (1U & ((((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__issue_to) 
                   >> 1U) & (~ (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__unaligned_addr))) 
                 & (~ (vlSelf->cva5_sim__DOT__cpu__DOT__ls_inputs[0U] 
                       >> 0xcU))));
    vlSelf->cva5_sim__DOT__cpu__DOT__gc_unit_block__DOT__next_state 
        = vlSelf->cva5_sim__DOT__cpu__DOT__gc_unit_block__DOT__state;
    if (((((((((0U == vlSelf->cva5_sim__DOT__cpu__DOT__gc_unit_block__DOT__state) 
               | (1U == vlSelf->cva5_sim__DOT__cpu__DOT__gc_unit_block__DOT__state)) 
              | (2U == vlSelf->cva5_sim__DOT__cpu__DOT__gc_unit_block__DOT__state)) 
             | (3U == vlSelf->cva5_sim__DOT__cpu__DOT__gc_unit_block__DOT__state)) 
            | (4U == vlSelf->cva5_sim__DOT__cpu__DOT__gc_unit_block__DOT__state)) 
           | (5U == vlSelf->cva5_sim__DOT__cpu__DOT__gc_unit_block__DOT__state)) 
          | (6U == vlSelf->cva5_sim__DOT__cpu__DOT__gc_unit_block__DOT__state)) 
         | (7U == vlSelf->cva5_sim__DOT__cpu__DOT__gc_unit_block__DOT__state))) {
        if ((0U == vlSelf->cva5_sim__DOT__cpu__DOT__gc_unit_block__DOT__state)) {
            vlSelf->cva5_sim__DOT__cpu__DOT__gc_unit_block__DOT__next_state = 1U;
        } else if ((1U == vlSelf->cva5_sim__DOT__cpu__DOT__gc_unit_block__DOT__state)) {
            vlSelf->cva5_sim__DOT__cpu__DOT__gc_unit_block__DOT__next_state = 2U;
        } else if ((2U == vlSelf->cva5_sim__DOT__cpu__DOT__gc_unit_block__DOT__state)) {
            if ((0x40U & (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__gc_unit_block__DOT__state_counter))) {
                vlSelf->cva5_sim__DOT__cpu__DOT__gc_unit_block__DOT__next_state = 3U;
            }
        } else if ((3U == vlSelf->cva5_sim__DOT__cpu__DOT__gc_unit_block__DOT__state)) {
            if ((0x200U & vlSelf->cva5_sim__DOT__cpu__DOT__gc[3U])) {
                vlSelf->cva5_sim__DOT__cpu__DOT__gc_unit_block__DOT__next_state = 6U;
            } else if ((1U & ((((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__issue_to) 
                                >> 7U) | (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__interrupt_pending)) 
                              | (vlSelf->cva5_sim__DOT__cpu__DOT__gc[3U] 
                                 >> 0xaU)))) {
                vlSelf->cva5_sim__DOT__cpu__DOT__gc_unit_block__DOT__next_state = 5U;
            }
        } else if ((4U == vlSelf->cva5_sim__DOT__cpu__DOT__gc_unit_block__DOT__state)) {
            if ((0x40U & (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__gc_unit_block__DOT__state_counter))) {
                vlSelf->cva5_sim__DOT__cpu__DOT__gc_unit_block__DOT__next_state = 3U;
            }
        } else if ((5U == vlSelf->cva5_sim__DOT__cpu__DOT__gc_unit_block__DOT__state)) {
            if ((1U & (((((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__gc_unit_block__DOT__ifence_in_progress) 
                          | (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__gc_unit_block__DOT__ret_in_progress)) 
                         & ((0U == (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__post_issue_count)) 
                            & ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__load_store_status) 
                               >> 2U))) | (vlSelf->cva5_sim__DOT__cpu__DOT__gc[3U] 
                                           >> 9U)) 
                       | (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__interrupt_pending)))) {
                vlSelf->cva5_sim__DOT__cpu__DOT__gc_unit_block__DOT__next_state = 6U;
            }
        } else if ((6U == vlSelf->cva5_sim__DOT__cpu__DOT__gc_unit_block__DOT__state)) {
            vlSelf->cva5_sim__DOT__cpu__DOT__gc_unit_block__DOT__next_state = 7U;
        } else if (((0U == (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__post_issue_count)) 
                    & ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__load_store_status) 
                       >> 1U))) {
            vlSelf->cva5_sim__DOT__cpu__DOT__gc_unit_block__DOT__next_state = 3U;
        }
    } else {
        vlSelf->cva5_sim__DOT__cpu__DOT__gc_unit_block__DOT__next_state = 0U;
    }
    vlSelf->cva5_sim__DOT__stats[0U] = 0U;
    vlSelf->cva5_sim__DOT__stats[1U] = 0U;
    vlSelf->cva5_sim__DOT__stats[2U] = 0U;
    vlSelf->cva5_sim__DOT__stats[3U] = 0U;
    vlSelf->cva5_sim__DOT__stats[4U] = 0U;
    vlSelf->cva5_sim__DOT__stats[5U] = 0U;
    vlSelf->cva5_sim__DOT__stats[6U] = 0U;
    vlSelf->cva5_sim__DOT__stats[7U] = 0U;
    vlSelf->cva5_sim__DOT__stats[8U] = 0U;
    vlSelf->cva5_sim__DOT__stats[9U] = 0U;
    vlSelf->cva5_sim__DOT__stats[0xaU] = 0U;
    vlSelf->cva5_sim__DOT__stats[0xbU] = 0U;
    vlSelf->cva5_sim__DOT__stats[0xcU] = 0U;
    vlSelf->cva5_sim__DOT__stats[0xdU] = 0U;
    vlSelf->cva5_sim__DOT__stats[0xeU] = 0U;
    vlSelf->cva5_sim__DOT__stats[0xfU] = 0U;
    vlSelf->cva5_sim__DOT__stats[0x10U] = 0U;
    vlSelf->cva5_sim__DOT__stats[0x11U] = 0U;
    vlSelf->cva5_sim__DOT__stats[0x12U] = 0U;
    vlSelf->cva5_sim__DOT__stats[0x13U] = 0U;
    vlSelf->cva5_sim__DOT__stats[0x14U] = 0U;
    vlSelf->cva5_sim__DOT__stats[0x15U] = 0U;
    vlSelf->cva5_sim__DOT__stats[0x16U] = 0U;
    vlSelf->cva5_sim__DOT__stats[0x17U] = 0U;
    vlSelf->cva5_sim__DOT__stats[0x18U] = 0U;
    vlSelf->cva5_sim__DOT__stats[0x19U] = 0U;
    vlSelf->cva5_sim__DOT__stats[0x1aU] = 0U;
    vlSelf->cva5_sim__DOT__stats[0x1bU] = 0U;
    vlSelf->cva5_sim__DOT__stats[0U] = vlSelf->cva5_sim__DOT__cpu__DOT__early_branch_flush;
    vlSelf->cva5_sim__DOT__stats[1U] = ((~ ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__id_block__DOT__inflight_count) 
                                            >> 3U)) 
                                        & (IData)(vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__input_fifo.full));
    vlSelf->cva5_sim__DOT__stats[2U] = (1U & ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__id_block__DOT__inflight_count) 
                                              >> 3U));
    vlSelf->cva5_sim__DOT__stats[3U] = (0U != (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__tag_hit_way));
    vlSelf->cva5_sim__DOT__stats[4U] = ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__second_cycle) 
                                        & (~ (IData)(
                                                     (0U 
                                                      != (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__tag_hit_way)))));
    vlSelf->cva5_sim__DOT__stats[5U] = ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__request_r) 
                                        & (~ ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__gen_l1_arbiter__DOT__arb__DOT__acks) 
                                              >> 1U)));
    vlSelf->cva5_sim__DOT__stats[6U] = (((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__branch_unit_block__DOT__instruction_is_completing) 
                                         & (~ (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__branch_unit_block__DOT__is_return))) 
                                        & (~ (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__branch_flush)));
    vlSelf->cva5_sim__DOT__stats[7U] = (((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__branch_unit_block__DOT__instruction_is_completing) 
                                         & (~ (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__branch_unit_block__DOT__is_return))) 
                                        & (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__branch_flush));
    vlSelf->cva5_sim__DOT__stats[8U] = (((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__branch_unit_block__DOT__instruction_is_completing) 
                                         & (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__branch_unit_block__DOT__is_return)) 
                                        & (~ (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__branch_flush)));
    vlSelf->cva5_sim__DOT__stats[9U] = (((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__branch_unit_block__DOT__instruction_is_completing) 
                                         & (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__branch_unit_block__DOT__is_return)) 
                                        & (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__branch_flush));
    vlSelf->cva5_sim__DOT__base_no_instruction_stall 
        = (1U & ((~ (vlSelf->cva5_sim__DOT__cpu__DOT__issue[0U] 
                     >> 6U)) | (vlSelf->cva5_sim__DOT__cpu__DOT__gc[3U] 
                                >> 0xfU)));
    vlSelf->cva5_sim__DOT__base_no_id_sub_stall = (8U 
                                                   == (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__post_issue_count));
    vlSelf->cva5_sim__DOT__base_flush_sub_stall = (1U 
                                                   & (vlSelf->cva5_sim__DOT__cpu__DOT__gc[3U] 
                                                      >> 0xfU));
    vlSelf->cva5_sim__DOT__base_unit_busy_stall = (1U 
                                                   & ((vlSelf->cva5_sim__DOT__cpu__DOT__issue[0U] 
                                                       >> 6U) 
                                                      & (~ (IData)(
                                                                   (0U 
                                                                    != (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__issue_ready))))));
    vlSelf->cva5_sim__DOT__base_operands_stall = ((
                                                   vlSelf->cva5_sim__DOT__cpu__DOT__issue[0U] 
                                                   >> 6U) 
                                                  & (0U 
                                                     != (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__rs_conflict)));
    vlSelf->cva5_sim__DOT__base_hold_stall = (1U & 
                                              ((vlSelf->cva5_sim__DOT__cpu__DOT__issue[0U] 
                                                >> 6U) 
                                               & ((vlSelf->cva5_sim__DOT__cpu__DOT__gc[3U] 
                                                   >> 0x10U) 
                                                  | (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__pre_issue_exception_pending))));
    vlSelf->cva5_sim__DOT__stall_source_count = (0xfU 
                                                 & ((((IData)(vlSelf->cva5_sim__DOT__base_no_instruction_stall) 
                                                      + (IData)(vlSelf->cva5_sim__DOT__base_unit_busy_stall)) 
                                                     + (IData)(vlSelf->cva5_sim__DOT__base_operands_stall)) 
                                                    + (IData)(vlSelf->cva5_sim__DOT__base_hold_stall)));
    vlSelf->cva5_sim__DOT__single_source_issue_stall 
        = (1U == (IData)(vlSelf->cva5_sim__DOT__stall_source_count));
    vlSelf->cva5_sim__DOT__stats[0xaU] = ((IData)(vlSelf->cva5_sim__DOT__base_no_instruction_stall) 
                                          & (IData)(vlSelf->cva5_sim__DOT__single_source_issue_stall));
    vlSelf->cva5_sim__DOT__stats[0xbU] = (((IData)(vlSelf->cva5_sim__DOT__base_no_instruction_stall) 
                                           & (IData)(vlSelf->cva5_sim__DOT__base_no_id_sub_stall)) 
                                          & (IData)(vlSelf->cva5_sim__DOT__single_source_issue_stall));
    vlSelf->cva5_sim__DOT__stats[0xcU] = (((IData)(vlSelf->cva5_sim__DOT__base_no_instruction_stall) 
                                           & (IData)(vlSelf->cva5_sim__DOT__base_flush_sub_stall)) 
                                          & (IData)(vlSelf->cva5_sim__DOT__single_source_issue_stall));
    vlSelf->cva5_sim__DOT__stats[0xdU] = ((IData)(vlSelf->cva5_sim__DOT__base_unit_busy_stall) 
                                          & (IData)(vlSelf->cva5_sim__DOT__single_source_issue_stall));
    vlSelf->cva5_sim__DOT__stats[0xeU] = ((IData)(vlSelf->cva5_sim__DOT__base_operands_stall) 
                                          & (IData)(vlSelf->cva5_sim__DOT__single_source_issue_stall));
    vlSelf->cva5_sim__DOT__stats[0xfU] = ((IData)(vlSelf->cva5_sim__DOT__base_hold_stall) 
                                          & (IData)(vlSelf->cva5_sim__DOT__single_source_issue_stall));
    vlSelf->cva5_sim__DOT__stats[0x10U] = (((((IData)(vlSelf->cva5_sim__DOT__base_no_instruction_stall) 
                                              | (IData)(vlSelf->cva5_sim__DOT__base_unit_busy_stall)) 
                                             | (IData)(vlSelf->cva5_sim__DOT__base_operands_stall)) 
                                            | (IData)(vlSelf->cva5_sim__DOT__base_hold_stall)) 
                                           & (~ (IData)(vlSelf->cva5_sim__DOT__single_source_issue_stall)));
    vlSelf->cva5_sim__DOT__stats[0x14U] = (vlSelf->cva5_sim__DOT__stats
                                           [0xeU] & 
                                           ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__unit_needed_issue_stage) 
                                            >> 6U));
    vlSelf->cva5_sim__DOT__stats[0x15U] = ((((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__issue_to) 
                                             >> 1U) 
                                            & (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__is_store_r)) 
                                           & (vlSelf->cva5_sim__DOT__cpu__DOT__ls_inputs[0U] 
                                              >> 0xbU));
    vlSelf->cva5_sim__DOT__stats[0x16U] = (((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__issue_to) 
                                            >> 4U) 
                                           & ((((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__gen_decode_div_inputs__DOT__prev_div_result_valid) 
                                                << 0xcU) 
                                               | ((vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__gen_decode_div_inputs__DOT__prev_div_rs_addr
                                                   [0U] 
                                                   << 6U) 
                                                  | vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__gen_decode_div_inputs__DOT__prev_div_rs_addr
                                                  [1U])) 
                                              == (0x1000U 
                                                  | ((vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__issue_phys_rs_addr
                                                      [0U] 
                                                      << 6U) 
                                                     | vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__issue_phys_rs_addr
                                                     [1U]))));
    vlSelf->cva5_sim__DOT__stats[0x11U] = (1U & (vlSelf->cva5_sim__DOT__stats
                                                 [0x11U] 
                                                 | (((vlSelf->cva5_sim__DOT__cpu__DOT__issue[0U] 
                                                      >> 6U) 
                                                     & (vlSelf->cva5_sim__DOT__phys_addr_table
                                                        [
                                                        vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__issue_phys_rs_addr
                                                        [0U]] 
                                                        >> 1U)) 
                                                    & (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__rs_conflict))));
    vlSelf->cva5_sim__DOT__stats[0x12U] = (1U & (vlSelf->cva5_sim__DOT__stats
                                                 [0x12U] 
                                                 | (((vlSelf->cva5_sim__DOT__cpu__DOT__issue[0U] 
                                                      >> 6U) 
                                                     & (vlSelf->cva5_sim__DOT__phys_addr_table
                                                        [
                                                        vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__issue_phys_rs_addr
                                                        [0U]] 
                                                        >> 3U)) 
                                                    & (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__rs_conflict))));
    vlSelf->cva5_sim__DOT__stats[0x13U] = (1U & (vlSelf->cva5_sim__DOT__stats
                                                 [0x13U] 
                                                 | (((vlSelf->cva5_sim__DOT__cpu__DOT__issue[0U] 
                                                      >> 6U) 
                                                     & (vlSelf->cva5_sim__DOT__phys_addr_table
                                                        [
                                                        vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__issue_phys_rs_addr
                                                        [0U]] 
                                                        >> 4U)) 
                                                    & (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__rs_conflict))));
    vlSelf->cva5_sim__DOT__stats[0x11U] = (1U & (vlSelf->cva5_sim__DOT__stats
                                                 [0x11U] 
                                                 | (((vlSelf->cva5_sim__DOT__cpu__DOT__issue[0U] 
                                                      >> 6U) 
                                                     & (vlSelf->cva5_sim__DOT__phys_addr_table
                                                        [
                                                        vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__issue_phys_rs_addr
                                                        [1U]] 
                                                        >> 1U)) 
                                                    & ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__rs_conflict) 
                                                       >> 1U))));
    vlSelf->cva5_sim__DOT__stats[0x12U] = (1U & (vlSelf->cva5_sim__DOT__stats
                                                 [0x12U] 
                                                 | (((vlSelf->cva5_sim__DOT__cpu__DOT__issue[0U] 
                                                      >> 6U) 
                                                     & (vlSelf->cva5_sim__DOT__phys_addr_table
                                                        [
                                                        vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__issue_phys_rs_addr
                                                        [1U]] 
                                                        >> 3U)) 
                                                    & ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__rs_conflict) 
                                                       >> 1U))));
    vlSelf->cva5_sim__DOT__stats[0x13U] = (1U & (vlSelf->cva5_sim__DOT__stats
                                                 [0x13U] 
                                                 | (((vlSelf->cva5_sim__DOT__cpu__DOT__issue[0U] 
                                                      >> 6U) 
                                                     & (vlSelf->cva5_sim__DOT__phys_addr_table
                                                        [
                                                        vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__issue_phys_rs_addr
                                                        [1U]] 
                                                        >> 4U)) 
                                                    & ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__rs_conflict) 
                                                       >> 1U))));
    vlSelf->cva5_sim__DOT__stats[0x17U] = (((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__load_queue_fifo__DOT__gen_width_3_plus__DOT__inflight_count) 
                                            >> 3U) 
                                           & (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__store_conflict));
    vlSelf->cva5_sim__DOT__stats[0x18U] = (((IData)(vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq.load_valid) 
                                            | (IData)(vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq.valid)) 
                                           & (~ (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__sub_unit_ready)));
    vlSelf->cva5_sim__DOT__stats[0x19U] = vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__load_tag_hit_way;
    vlSelf->cva5_sim__DOT__stats[0x1aU] = vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__line_complete;
    vlSelf->cva5_sim__DOT__stats[0x1bU] = ((IData)(vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__l1_request__BRA__0__KET__.request) 
                                           & (~ (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__gen_l1_arbiter__DOT__arb__DOT__acks)));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__vm_alu__DOT__vmask_sew[3U] 
        = (0xffU & (- (IData)((IData)(cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__vm_alu__DOT____VdfgTmp_h67ee469c__0))));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__vm_alu__DOT__vmask_sew[2U] 
        = ((0xf0U & ((- (IData)((IData)(cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__vm_alu__DOT____VdfgTmp_hf1dfd614__0))) 
                     << 4U)) | (0xfU & (- (IData)((IData)(cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__vm_alu__DOT____VdfgTmp_h67ee469c__0)))));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__vm_alu__DOT__vmask_sew[1U] 
        = ((0xc0U & ((- (IData)((1U & ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT____Vcellinp__mask_regs__DOT__vm_alu__vmask_in) 
                                       >> (7U & ((IData)(3U) 
                                                 + (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT____Vcellinp__mask_regs__DOT__vm_alu__reg_off))))))) 
                     << 6U)) | ((0x30U & ((- (IData)(
                                                     (1U 
                                                      & ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT____Vcellinp__mask_regs__DOT__vm_alu__vmask_in) 
                                                         >> 
                                                         (7U 
                                                          & ((IData)(2U) 
                                                             + (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT____Vcellinp__mask_regs__DOT__vm_alu__reg_off))))))) 
                                          << 4U)) | 
                                ((0xcU & ((- (IData)((IData)(cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__vm_alu__DOT____VdfgTmp_hf1dfd614__0))) 
                                          << 2U)) | 
                                 (3U & (- (IData)((IData)(cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__vm_alu__DOT____VdfgTmp_h67ee469c__0)))))));
    vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__rename_valid 
        = ((((~ (vlSelf->cva5_sim__DOT__cpu__DOT__gc[3U] 
                 >> 0xfU)) & (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__decode_advance)) 
            & (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__uses_rd)) 
           & (0U != (0x1fU & (vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT____Vcellinp__gen_decode_exceptions__DOT__illegal_op_check__instruction 
                              >> 7U))));
    vlSelf->cva5_sim__DOT__cpu__DOT__register_file_block__DOT____Vcellinp__id_inuse_toggle_mem_set__toggle[0U] 
        = ((((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__decode_advance) 
             & (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__uses_rd)) 
            & (0U != (IData)(vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__decode_rename_interface.phys_rd_addr))) 
           & (~ (vlSelf->cva5_sim__DOT__cpu__DOT__gc[3U] 
                 >> 0xfU)));
    vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__renamer_block__DOT__inuse_list.potential_push 
        = ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__instruction_issued_with_rd) 
           & (0U != (0x1fU & (vlSelf->cva5_sim__DOT__cpu__DOT__issue[0U] 
                              >> 0x14U))));
    vlSelf->cva5_sim__DOT__cpu__DOT__id_block__DOT____Vcellinp__id_waiting_for_writeback_toggle_mem_set__toggle[0U] 
        = ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__instruction_issued_with_rd) 
           & (vlSelf->cva5_sim__DOT__cpu__DOT__issue[0U] 
              >> 0xcU));
    vlSelf->cva5_sim__DOT__cpu__DOT__register_file_block__DOT____Vcellinp__id_inuse_toggle_mem_set__toggle[1U] 
        = ((((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__instruction_issued_with_rd) 
             & (0U != (0x1fU & (vlSelf->cva5_sim__DOT__cpu__DOT__issue[0U] 
                                >> 0x14U)))) & (~ (
                                                   vlSelf->cva5_sim__DOT__cpu__DOT__issue[0U] 
                                                   >> 0xcU))) 
           | (((IData)((0x2040U == (0x2040U & vlSelf->cva5_sim__DOT__cpu__DOT__issue[0U]))) 
               & (0U != (0x1fU & (vlSelf->cva5_sim__DOT__cpu__DOT__issue[0U] 
                                  >> 0x14U)))) & (vlSelf->cva5_sim__DOT__cpu__DOT__gc[3U] 
                                                  >> 0xfU)));
    vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq.push 
        = ((IData)(vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq.push) 
           & (vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq.data_in[1U] 
              >> 0x14U));
    vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__lq.push 
        = ((IData)(vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq.push) 
           & (vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq.data_in[1U] 
              >> 0x15U));
    vlSelf->cva5_sim__DOT__cpu__DOT__interrupt_taken 
        = ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__interrupt_pending) 
           & ((~ ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__gc_unit_block__DOT__ifence_in_progress) 
                  | ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__gc_unit_block__DOT__ret_in_progress) 
                     | (vlSelf->cva5_sim__DOT__cpu__DOT__gc[3U] 
                        >> 9U)))) & (6U == vlSelf->cva5_sim__DOT__cpu__DOT__gc_unit_block__DOT__next_state)));
    cva5_sim__DOT__cpu__DOT__gc_unit_block__DOT____VdfgTmp_h30c7cbd4__0 
        = ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__gc_unit_block__DOT__ret_in_progress) 
           & (6U == vlSelf->cva5_sim__DOT__cpu__DOT__gc_unit_block__DOT__next_state));
    vlSelf->cva5_sim__DOT____Vcellinp__stats_block__stats[0U] 
        = vlSelf->cva5_sim__DOT__stats[0U];
    vlSelf->cva5_sim__DOT____Vcellinp__stats_block__stats[1U] 
        = vlSelf->cva5_sim__DOT__stats[1U];
    vlSelf->cva5_sim__DOT____Vcellinp__stats_block__stats[2U] 
        = vlSelf->cva5_sim__DOT__stats[2U];
    vlSelf->cva5_sim__DOT____Vcellinp__stats_block__stats[3U] 
        = vlSelf->cva5_sim__DOT__stats[3U];
    vlSelf->cva5_sim__DOT____Vcellinp__stats_block__stats[4U] 
        = vlSelf->cva5_sim__DOT__stats[4U];
    vlSelf->cva5_sim__DOT____Vcellinp__stats_block__stats[5U] 
        = vlSelf->cva5_sim__DOT__stats[5U];
    vlSelf->cva5_sim__DOT____Vcellinp__stats_block__stats[6U] 
        = vlSelf->cva5_sim__DOT__stats[6U];
    vlSelf->cva5_sim__DOT____Vcellinp__stats_block__stats[7U] 
        = vlSelf->cva5_sim__DOT__stats[7U];
    vlSelf->cva5_sim__DOT____Vcellinp__stats_block__stats[8U] 
        = vlSelf->cva5_sim__DOT__stats[8U];
    vlSelf->cva5_sim__DOT____Vcellinp__stats_block__stats[9U] 
        = vlSelf->cva5_sim__DOT__stats[9U];
    vlSelf->cva5_sim__DOT____Vcellinp__stats_block__stats[0xaU] 
        = vlSelf->cva5_sim__DOT__stats[0xaU];
    vlSelf->cva5_sim__DOT____Vcellinp__stats_block__stats[0xbU] 
        = vlSelf->cva5_sim__DOT__stats[0xbU];
    vlSelf->cva5_sim__DOT____Vcellinp__stats_block__stats[0xcU] 
        = vlSelf->cva5_sim__DOT__stats[0xcU];
    vlSelf->cva5_sim__DOT____Vcellinp__stats_block__stats[0xdU] 
        = vlSelf->cva5_sim__DOT__stats[0xdU];
    vlSelf->cva5_sim__DOT____Vcellinp__stats_block__stats[0xeU] 
        = vlSelf->cva5_sim__DOT__stats[0xeU];
    vlSelf->cva5_sim__DOT____Vcellinp__stats_block__stats[0xfU] 
        = vlSelf->cva5_sim__DOT__stats[0xfU];
    vlSelf->cva5_sim__DOT____Vcellinp__stats_block__stats[0x10U] 
        = vlSelf->cva5_sim__DOT__stats[0x10U];
    vlSelf->cva5_sim__DOT____Vcellinp__stats_block__stats[0x11U] 
        = vlSelf->cva5_sim__DOT__stats[0x11U];
    vlSelf->cva5_sim__DOT____Vcellinp__stats_block__stats[0x12U] 
        = vlSelf->cva5_sim__DOT__stats[0x12U];
    vlSelf->cva5_sim__DOT____Vcellinp__stats_block__stats[0x13U] 
        = vlSelf->cva5_sim__DOT__stats[0x13U];
    vlSelf->cva5_sim__DOT____Vcellinp__stats_block__stats[0x14U] 
        = vlSelf->cva5_sim__DOT__stats[0x14U];
    vlSelf->cva5_sim__DOT____Vcellinp__stats_block__stats[0x15U] 
        = vlSelf->cva5_sim__DOT__stats[0x15U];
    vlSelf->cva5_sim__DOT____Vcellinp__stats_block__stats[0x16U] 
        = vlSelf->cva5_sim__DOT__stats[0x16U];
    vlSelf->cva5_sim__DOT____Vcellinp__stats_block__stats[0x17U] 
        = vlSelf->cva5_sim__DOT__stats[0x17U];
    vlSelf->cva5_sim__DOT____Vcellinp__stats_block__stats[0x18U] 
        = vlSelf->cva5_sim__DOT__stats[0x18U];
    vlSelf->cva5_sim__DOT____Vcellinp__stats_block__stats[0x19U] 
        = vlSelf->cva5_sim__DOT__stats[0x19U];
    vlSelf->cva5_sim__DOT____Vcellinp__stats_block__stats[0x1aU] 
        = vlSelf->cva5_sim__DOT__stats[0x1aU];
    vlSelf->cva5_sim__DOT____Vcellinp__stats_block__stats[0x1bU] 
        = vlSelf->cva5_sim__DOT__stats[0x1bU];
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu_req_be 
        = (((((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__opcode_mnr_d) 
              >> 1U) ^ (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__opcode_mnr_d)) 
            & (0x10U == (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__funct6_d)))
            ? ((0U == (((IData)((0U != (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu_vr_idx))) 
                        << 2U) | (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__sew)))
                ? 1U : ((1U == (((IData)((0U != (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu_vr_idx))) 
                                 << 2U) | (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__sew)))
                         ? 3U : ((2U == (((IData)((0U 
                                                   != (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu_vr_idx))) 
                                          << 2U) | (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__sew)))
                                  ? 0xfU : ((3U == 
                                             (((IData)(
                                                       (0U 
                                                        != (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu_vr_idx))) 
                                               << 2U) 
                                              | (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__sew)))
                                             ? 0xffU
                                             : 0U))))
            : (vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__gen_be_alu__DOT__avl_be_sew
               [vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__sew] 
               & ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vm_d)
                   ? 0xffU : vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__vm_alu__DOT__vmask_sew
                  [vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__sew])));
    vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__spec_table_update 
        = ((((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__rename_valid) 
             | (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__rollback)) 
            | (vlSelf->cva5_sim__DOT__cpu__DOT__gc[3U] 
               >> 0x12U)) | (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT____VdfgTmp_h58444fa9__0));
    vlSelf->cva5_sim__DOT__cpu__DOT__id_block__DOT__id_waiting_for_writeback_toggle_mem_set__DOT___toggle[0U] 
        = vlSelf->cva5_sim__DOT__cpu__DOT__id_block__DOT____Vcellinp__id_waiting_for_writeback_toggle_mem_set__toggle
        [0U];
    vlSelf->cva5_sim__DOT__cpu__DOT__id_block__DOT__id_waiting_for_writeback_toggle_mem_set__DOT___toggle[1U] 
        = vlSelf->cva5_sim__DOT__cpu__DOT__id_block__DOT____Vcellinp__id_waiting_for_writeback_toggle_mem_set__toggle
        [1U];
    vlSelf->cva5_sim__DOT__cpu__DOT__id_block__DOT__id_waiting_for_writeback_toggle_mem_set__DOT___toggle[2U] 
        = ((vlSelf->cva5_sim__DOT__cpu__DOT__gc[3U] 
            >> 0x12U) & vlSelf->cva5_sim__DOT__cpu__DOT__id_block__DOT__id_waiting_for_writeback_toggle_mem_set__DOT___in_use
           [2U]);
    vlSelf->cva5_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT___toggle[0U] 
        = vlSelf->cva5_sim__DOT__cpu__DOT__register_file_block__DOT____Vcellinp__id_inuse_toggle_mem_set__toggle
        [0U];
    vlSelf->cva5_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT___toggle[1U] 
        = vlSelf->cva5_sim__DOT__cpu__DOT__register_file_block__DOT____Vcellinp__id_inuse_toggle_mem_set__toggle
        [1U];
    vlSelf->cva5_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT___toggle[2U] 
        = vlSelf->cva5_sim__DOT__cpu__DOT__register_file_block__DOT____Vcellinp__id_inuse_toggle_mem_set__toggle
        [2U];
    vlSelf->cva5_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT___toggle[3U] 
        = ((vlSelf->cva5_sim__DOT__cpu__DOT__gc[3U] 
            >> 0x12U) & vlSelf->cva5_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT___in_use
           [4U]);
    vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__sq_index_next 
        = (3U & ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__sq_index) 
                 + (IData)(vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq.push)));
    vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__new_request_one_hot 
        = (0xfU & ((IData)(vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq.push) 
                   << (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__sq_index)));
    vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__potential_store_conflicts 
        = ((0xeU & (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__potential_store_conflicts)) 
           | (((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__valid) 
               & (~ (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__issued_one_hot))) 
              & ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__addr_hash) 
                 == (0xfU & (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__hashes)))));
    vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__new_load_waiting 
        = ((0xeU & (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__new_load_waiting)) 
           | ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__potential_store_conflicts) 
              & (IData)(vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__lq.push)));
    vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__waiting_load_completed 
        = ((0xeU & (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__waiting_load_completed)) 
           | ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__load_queue_fifo__DOT____Vcellout__gen_width_3_plus__DOT__write_port__ram_data_out) 
              & (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__sub_unit_load_issue)));
    vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__load_check_count_next 
        = ((0xfff0U & (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__load_check_count_next)) 
           | (0xfU & (((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__load_check_count) 
                       + (1U & (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__new_load_waiting))) 
                      - (1U & (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__waiting_load_completed)))));
    vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__potential_store_conflicts 
        = ((0xdU & (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__potential_store_conflicts)) 
           | (0xfffffffeU & (((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__valid) 
                              & ((~ ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__issued_one_hot) 
                                     >> 1U)) << 1U)) 
                             & (((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__addr_hash) 
                                 == (0xfU & ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__hashes) 
                                             >> 4U))) 
                                << 1U))));
    vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__new_load_waiting 
        = ((0xdU & (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__new_load_waiting)) 
           | (0xfffffffeU & ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__potential_store_conflicts) 
                             & ((IData)(vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__lq.push) 
                                << 1U))));
    vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__waiting_load_completed 
        = ((0xdU & (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__waiting_load_completed)) 
           | (((IData)((vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__load_queue_fifo__DOT____Vcellout__gen_width_3_plus__DOT__write_port__ram_data_out 
                        >> 1U)) & (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__sub_unit_load_issue)) 
              << 1U));
    vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__load_check_count_next 
        = ((0xff0fU & (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__load_check_count_next)) 
           | (0xf0U & (((((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__load_check_count) 
                          >> 4U) + (1U & ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__new_load_waiting) 
                                          >> 1U))) 
                        - (1U & ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__waiting_load_completed) 
                                 >> 1U))) << 4U)));
    vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__potential_store_conflicts 
        = ((0xbU & (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__potential_store_conflicts)) 
           | (0xfffffffcU & (((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__valid) 
                              & ((~ ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__issued_one_hot) 
                                     >> 2U)) << 2U)) 
                             & (((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__addr_hash) 
                                 == (0xfU & ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__hashes) 
                                             >> 8U))) 
                                << 2U))));
    vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__new_load_waiting 
        = ((0xbU & (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__new_load_waiting)) 
           | (0xfffffffcU & ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__potential_store_conflicts) 
                             & ((IData)(vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__lq.push) 
                                << 2U))));
    vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__waiting_load_completed 
        = ((0xbU & (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__waiting_load_completed)) 
           | (((IData)((vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__load_queue_fifo__DOT____Vcellout__gen_width_3_plus__DOT__write_port__ram_data_out 
                        >> 2U)) & (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__sub_unit_load_issue)) 
              << 2U));
    vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__load_check_count_next 
        = ((0xf0ffU & (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__load_check_count_next)) 
           | (0xf00U & (((((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__load_check_count) 
                           >> 8U) + (1U & ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__new_load_waiting) 
                                           >> 2U))) 
                         - (1U & ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__waiting_load_completed) 
                                  >> 2U))) << 8U)));
    vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__potential_store_conflicts 
        = ((7U & (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__potential_store_conflicts)) 
           | (0xfffffff8U & (((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__valid) 
                              & ((~ ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__issued_one_hot) 
                                     >> 3U)) << 3U)) 
                             & (((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__addr_hash) 
                                 == (0xfU & ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__hashes) 
                                             >> 0xcU))) 
                                << 3U))));
    vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__new_load_waiting 
        = ((7U & (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__new_load_waiting)) 
           | (0xfffffff8U & ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__potential_store_conflicts) 
                             & ((IData)(vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__lq.push) 
                                << 3U))));
    vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__waiting_load_completed 
        = ((7U & (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__waiting_load_completed)) 
           | (((IData)((vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__load_queue_fifo__DOT____Vcellout__gen_width_3_plus__DOT__write_port__ram_data_out 
                        >> 3U)) & (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__sub_unit_load_issue)) 
              << 3U));
    vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__load_check_count_next 
        = ((0xfffU & (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__load_check_count_next)) 
           | (0xf000U & (((((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__load_check_count) 
                            >> 0xcU) + (1U & ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__new_load_waiting) 
                                              >> 3U))) 
                          - (1U & ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__waiting_load_completed) 
                                   >> 3U))) << 0xcU)));
    vlSelf->cva5_sim__DOT__cpu__DOT__mret = ((IData)(
                                                     (vlSelf->cva5_sim__DOT__cpu__DOT__gc_unit_block__DOT__gc_inputs_r 
                                                      >> 1U)) 
                                             & (IData)(cva5_sim__DOT__cpu__DOT__gc_unit_block__DOT____VdfgTmp_h30c7cbd4__0));
    vlSelf->cva5_sim__DOT__cpu__DOT__sret = ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__gc_unit_block__DOT__gc_inputs_r) 
                                             & (IData)(cva5_sim__DOT__cpu__DOT__gc_unit_block__DOT____VdfgTmp_h30c7cbd4__0));
    vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__valid_next 
        = ((~ (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__issued_one_hot)) 
           & ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__new_request_one_hot) 
              | (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__valid)));
    vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__gen_csr_m_mode__DOT__mstatus_return 
        = vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__mstatus;
    if (vlSelf->cva5_sim__DOT__cpu__DOT__sret) {
        vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__gen_csr_m_mode__DOT__mstatus_return 
            = ((0xfffffffdU & vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__gen_csr_m_mode__DOT__mstatus_return) 
               | (2U & (vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__mstatus 
                        >> 4U)));
        vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__gen_csr_m_mode__DOT__mstatus_return 
            = (0x20U | vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__gen_csr_m_mode__DOT__mstatus_return);
        vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__gen_csr_m_mode__DOT__mstatus_return 
            = (0xfffffeffU & vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__gen_csr_m_mode__DOT__mstatus_return);
        vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__gen_csr_m_mode__DOT__mstatus_return 
            = (0xfffdffffU & vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__gen_csr_m_mode__DOT__mstatus_return);
    } else if (vlSelf->cva5_sim__DOT__cpu__DOT__mret) {
        vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__gen_csr_m_mode__DOT__mstatus_return 
            = ((0xfffffff7U & vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__gen_csr_m_mode__DOT__mstatus_return) 
               | (8U & (vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__mstatus 
                        >> 4U)));
        vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__gen_csr_m_mode__DOT__mstatus_return 
            = (0x80U | vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__gen_csr_m_mode__DOT__mstatus_return);
        vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__gen_csr_m_mode__DOT__mstatus_return 
            = (0x1800U | vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__gen_csr_m_mode__DOT__mstatus_return);
        if ((3U != (3U & (vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__mstatus 
                          >> 0xbU)))) {
            vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__gen_csr_m_mode__DOT__mstatus_return 
                = (0xfffdffffU & vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__gen_csr_m_mode__DOT__mstatus_return);
        }
    }
    vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__next_privilege_level 
        = (3U & (((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__mret) 
                  | (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__sret))
                  ? ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__mret)
                      ? (vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__mstatus 
                         >> 0xbU) : (1U & (vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__mstatus 
                                           >> 8U)))
                  : ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__interrupt_taken)
                      ? 3U : ((0x200U & vlSelf->cva5_sim__DOT__cpu__DOT__gc[3U])
                               ? 3U : (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__privilege_level)))));
    vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__gen_csr_m_mode__DOT__mstatus_exception 
        = vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__mstatus;
    if ((1U == (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__next_privilege_level))) {
        vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__gen_csr_m_mode__DOT__mstatus_exception 
            = ((0xffffffdfU & vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__gen_csr_m_mode__DOT__mstatus_exception) 
               | (((1U == (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__privilege_level))
                    ? (1U & (vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__mstatus 
                             >> 1U)) : 0U) << 5U));
        vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__gen_csr_m_mode__DOT__mstatus_exception 
            = (0xfffffffdU & vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__gen_csr_m_mode__DOT__mstatus_exception);
        vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__gen_csr_m_mode__DOT__mstatus_exception 
            = ((0xfffffeffU & vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__gen_csr_m_mode__DOT__mstatus_exception) 
               | (0x100U & ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__privilege_level) 
                            << 8U)));
    } else {
        vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__gen_csr_m_mode__DOT__mstatus_exception 
            = ((0xffffff7fU & vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__gen_csr_m_mode__DOT__mstatus_exception) 
               | (0x80U & (((3U == (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__privilege_level))
                             ? (1U & (vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__mstatus 
                                      >> 3U)) : ((1U 
                                                  == (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__privilege_level))
                                                  ? 
                                                 (1U 
                                                  & (vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__mstatus 
                                                     >> 1U))
                                                  : 0U)) 
                           << 7U)));
        vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__gen_csr_m_mode__DOT__mstatus_exception 
            = (0xfffffff7U & vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__gen_csr_m_mode__DOT__mstatus_exception);
        vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__gen_csr_m_mode__DOT__mstatus_exception 
            = ((0xffffe7ffU & vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__gen_csr_m_mode__DOT__mstatus_exception) 
               | ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__privilege_level) 
                  << 0xbU));
    }
    vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__gen_csr_m_mode__DOT__mstatus_new 
        = vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__mstatus;
    __Vfunc_cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__swrite_en__40__Vfuncout 
        = ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__swrite) 
           & (0ULL == (0xff000000000ULL & vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__csr_inputs_r)));
    __Vfunc_cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__mwrite_en__39__Vfuncout 
        = ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__mwrite) 
           & (0ULL == (0xff000000000ULL & vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__csr_inputs_r)));
    if (((IData)(__Vfunc_cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__mwrite_en__39__Vfuncout) 
         | (IData)(__Vfunc_cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__swrite_en__40__Vfuncout))) {
        vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__gen_csr_m_mode__DOT__mstatus_new 
            = ((vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__mstatus 
                & (~ ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__swrite)
                       ? 0xc0122U : 0x1888U))) | (vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__updated_csr 
                                                  & ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__swrite)
                                                      ? 0xc0122U
                                                      : 0x1888U)));
    } else if ((1U & ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__interrupt_taken) 
                      | (vlSelf->cva5_sim__DOT__cpu__DOT__gc[3U] 
                         >> 9U)))) {
        vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__gen_csr_m_mode__DOT__mstatus_new 
            = vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__gen_csr_m_mode__DOT__mstatus_exception;
    } else if (((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__mret) 
                | (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__sret))) {
        vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__gen_csr_m_mode__DOT__mstatus_new 
            = vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__gen_csr_m_mode__DOT__mstatus_return;
    }
}

#ifdef VL_DEBUG
VL_ATTR_COLD void Vcva5_sim___024root___dump_triggers__act(Vcva5_sim___024root* vlSelf);
#endif  // VL_DEBUG

void Vcva5_sim___024root___eval_triggers__act(Vcva5_sim___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vcva5_sim__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vcva5_sim___024root___eval_triggers__act\n"); );
    // Body
    vlSelf->__VactTriggered.at(0U) = ((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_trans_start) 
                                      != (IData)(vlSelf->__Vtrigrprev__TOP__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_trans_start));
    vlSelf->__VactTriggered.at(1U) = ((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_trans_start) 
                                      != (IData)(vlSelf->__Vtrigrprev__TOP__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_trans_start));
    vlSelf->__VactTriggered.at(2U) = ((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_trans_start) 
                                      != (IData)(vlSelf->__Vtrigrprev__TOP__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_trans_start));
    vlSelf->__VactTriggered.at(3U) = ((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_trans_start) 
                                      != (IData)(vlSelf->__Vtrigrprev__TOP__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_trans_start));
    vlSelf->__VactTriggered.at(4U) = ((IData)(vlSelf->clk) 
                                      & (~ (IData)(vlSelf->__Vtrigrprev__TOP__clk)));
    vlSelf->__Vtrigrprev__TOP__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_trans_start 
        = vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_trans_start;
    vlSelf->__Vtrigrprev__TOP__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_trans_start 
        = vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_trans_start;
    vlSelf->__Vtrigrprev__TOP__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_trans_start 
        = vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_trans_start;
    vlSelf->__Vtrigrprev__TOP__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_trans_start 
        = vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_trans_start;
    vlSelf->__Vtrigrprev__TOP__clk = vlSelf->clk;
    if (VL_UNLIKELY((1U & (~ (IData)(vlSelf->__VactDidInit))))) {
        vlSelf->__VactDidInit = 1U;
        vlSelf->__VactTriggered.at(0U) = 1U;
        vlSelf->__VactTriggered.at(1U) = 1U;
        vlSelf->__VactTriggered.at(2U) = 1U;
        vlSelf->__VactTriggered.at(3U) = 1U;
    }
#ifdef VL_DEBUG
    if (VL_UNLIKELY(vlSymsp->_vm_contextp__->debug())) {
        Vcva5_sim___024root___dump_triggers__act(vlSelf);
    }
#endif
}

VL_INLINE_OPT void Vcva5_sim___024root___nba_sequent__TOP__0(Vcva5_sim___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vcva5_sim__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vcva5_sim___024root___nba_sequent__TOP__0\n"); );
    // Init
    CData/*0:0*/ __Vfunc_cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__mwrite_en__42__Vfuncout;
    CData/*0:0*/ __Vfunc_cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__mwrite_en__43__Vfuncout;
    CData/*0:0*/ __Vfunc_cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__swrite_en__44__Vfuncout;
    CData/*0:0*/ __Vfunc_cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__mwrite_en__46__Vfuncout;
    CData/*0:0*/ __Vfunc_cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__mwrite_en__47__Vfuncout;
    CData/*0:0*/ __Vfunc_cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__mwrite_en__48__Vfuncout;
    CData/*0:0*/ __Vfunc_cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__mwrite_en__49__Vfuncout;
    CData/*5:0*/ __Vdlyvdim0__cva5_sim__DOT__phys_addr_table__v0;
    CData/*7:0*/ __Vdlyvval__cva5_sim__DOT__phys_addr_table__v0;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__phys_addr_table__v0;
    CData/*0:0*/ __Vdly__cva5_sim__DOT__arb__DOT__aw_complete_r;
    CData/*0:0*/ __Vdly__cva5_sim__DOT__arb__DOT__w_complete_r;
    CData/*3:0*/ __Vdly__cva5_sim__DOT__arb__DOT__request_fifo_block__DOT__gen_width_3_plus__DOT__read_index;
    CData/*3:0*/ __Vdly__cva5_sim__DOT__arb__DOT__request_fifo_block__DOT__gen_width_3_plus__DOT__write_index;
    CData/*3:0*/ __Vdlyvdim0__cva5_sim__DOT__arb__DOT__request_fifo_block__DOT__gen_width_3_plus__DOT__write_port__DOT__ram__v0;
    QData/*42:0*/ __Vdlyvval__cva5_sim__DOT__arb__DOT__request_fifo_block__DOT__gen_width_3_plus__DOT__write_port__DOT__ram__v0;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__arb__DOT__request_fifo_block__DOT__gen_width_3_plus__DOT__write_port__DOT__ram__v0;
    CData/*3:0*/ __Vdly__cva5_sim__DOT__arb__DOT__data_fifo_block__DOT__gen_width_3_plus__DOT__read_index;
    CData/*3:0*/ __Vdly__cva5_sim__DOT__arb__DOT__data_fifo_block__DOT__gen_width_3_plus__DOT__write_index;
    CData/*3:0*/ __Vdlyvdim0__cva5_sim__DOT__arb__DOT__data_fifo_block__DOT__gen_width_3_plus__DOT__write_port__DOT__ram__v0;
    IData/*31:0*/ __Vdlyvval__cva5_sim__DOT__arb__DOT__data_fifo_block__DOT__gen_width_3_plus__DOT__write_port__DOT__ram__v0;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__arb__DOT__data_fifo_block__DOT__gen_width_3_plus__DOT__write_port__DOT__ram__v0;
    CData/*2:0*/ __Vdlyvdim0__cva5_sim__DOT__cpu__DOT__id_block__DOT__pc_table__v0;
    IData/*31:0*/ __Vdlyvval__cva5_sim__DOT__cpu__DOT__id_block__DOT__pc_table__v0;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__cpu__DOT__id_block__DOT__pc_table__v0;
    CData/*2:0*/ __Vdlyvdim0__cva5_sim__DOT__cpu__DOT__id_block__DOT__instruction_table__v0;
    IData/*31:0*/ __Vdlyvval__cva5_sim__DOT__cpu__DOT__id_block__DOT__instruction_table__v0;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__cpu__DOT__id_block__DOT__instruction_table__v0;
    CData/*2:0*/ __Vdlyvdim0__cva5_sim__DOT__cpu__DOT__id_block__DOT__fetch_metadata_table__v0;
    CData/*5:0*/ __Vdlyvval__cva5_sim__DOT__cpu__DOT__id_block__DOT__fetch_metadata_table__v0;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__cpu__DOT__id_block__DOT__fetch_metadata_table__v0;
    CData/*2:0*/ __Vdlyvdim0__cva5_sim__DOT__cpu__DOT__id_block__DOT__uses_rd_table__v0;
    CData/*0:0*/ __Vdlyvval__cva5_sim__DOT__cpu__DOT__id_block__DOT__uses_rd_table__v0;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__cpu__DOT__id_block__DOT__uses_rd_table__v0;
    CData/*2:0*/ __Vdlyvdim0__cva5_sim__DOT__cpu__DOT__id_block__DOT__exception_unit_table__v0;
    CData/*1:0*/ __Vdlyvval__cva5_sim__DOT__cpu__DOT__id_block__DOT__exception_unit_table__v0;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__cpu__DOT__id_block__DOT__exception_unit_table__v0;
    CData/*2:0*/ __Vdly__cva5_sim__DOT__cpu__DOT__id_block__DOT__oldest_pre_issue_id;
    CData/*2:0*/ __Vdly__cva5_sim__DOT__cpu__DOT__pc_id;
    CData/*2:0*/ __Vdly__cva5_sim__DOT__cpu__DOT__fetch_id;
    CData/*2:0*/ __Vdlyvval__cva5_sim__DOT__cpu__DOT____Vcellout__id_block__retire_ids_next__v0;
    CData/*2:0*/ __Vdlyvval__cva5_sim__DOT__cpu__DOT____Vcellout__id_block__retire_ids__v0;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__cpu__DOT____Vcellout__id_block__retire_ids__v0;
    CData/*2:0*/ __Vdlyvval__cva5_sim__DOT__cpu__DOT____Vcellout__id_block__retire_ids_next__v1;
    CData/*2:0*/ __Vdlyvval__cva5_sim__DOT__cpu__DOT____Vcellout__id_block__retire_ids__v1;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__cpu__DOT____Vcellout__id_block__retire_ids__v1;
    CData/*0:0*/ __Vdlyvval__cva5_sim__DOT__cpu__DOT____Vcellout__id_block__retire_port_valid__v0;
    CData/*0:0*/ __Vdlyvval__cva5_sim__DOT__cpu__DOT____Vcellout__id_block__retire_port_valid__v1;
    CData/*2:0*/ __Vdlyvdim0__cva5_sim__DOT__cpu__DOT__id_block__DOT__id_waiting_for_writeback_toggle_mem_set__DOT__write_port_gen__BRA__0__KET____DOT__mem__DOT__write_port__DOT__xilinx_gen__DOT__ram__v0;
    CData/*0:0*/ __Vdlyvval__cva5_sim__DOT__cpu__DOT__id_block__DOT__id_waiting_for_writeback_toggle_mem_set__DOT__write_port_gen__BRA__0__KET____DOT__mem__DOT__write_port__DOT__xilinx_gen__DOT__ram__v0;
    CData/*2:0*/ __Vdlyvdim0__cva5_sim__DOT__cpu__DOT__id_block__DOT__id_waiting_for_writeback_toggle_mem_set__DOT__write_port_gen__BRA__1__KET____DOT__mem__DOT__write_port__DOT__xilinx_gen__DOT__ram__v0;
    CData/*0:0*/ __Vdlyvval__cva5_sim__DOT__cpu__DOT__id_block__DOT__id_waiting_for_writeback_toggle_mem_set__DOT__write_port_gen__BRA__1__KET____DOT__mem__DOT__write_port__DOT__xilinx_gen__DOT__ram__v0;
    CData/*2:0*/ __Vdlyvdim0__cva5_sim__DOT__cpu__DOT__id_block__DOT__id_waiting_for_writeback_toggle_mem_set__DOT__write_port_gen__BRA__2__KET____DOT__mem__DOT__write_port__DOT__xilinx_gen__DOT__ram__v0;
    CData/*0:0*/ __Vdlyvval__cva5_sim__DOT__cpu__DOT__id_block__DOT__id_waiting_for_writeback_toggle_mem_set__DOT__write_port_gen__BRA__2__KET____DOT__mem__DOT__write_port__DOT__xilinx_gen__DOT__ram__v0;
    CData/*1:0*/ __Vdly__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__flush_count;
    CData/*4:0*/ __Vdlyvval__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__attributes_fifo__DOT__gen_width_two__DOT__shift_reg__v0;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__attributes_fifo__DOT__gen_width_two__DOT__shift_reg__v0;
    CData/*4:0*/ __Vdlyvval__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__attributes_fifo__DOT__gen_width_two__DOT__shift_reg__v1;
    IData/*31:0*/ __Vdlyvval__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__cache_input_fifo__DOT__gen_width_two__DOT__shift_reg__v0;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__cache_input_fifo__DOT__gen_width_two__DOT__shift_reg__v0;
    IData/*31:0*/ __Vdlyvval__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__cache_input_fifo__DOT__gen_width_two__DOT__shift_reg__v1;
    SData/*8:0*/ __Vdlyvdim0__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__icache_tag_banks__DOT__tag_bank_gen__BRA__0__KET____DOT__itag_bank__DOT__tag_entry__v0;
    SData/*14:0*/ __Vdlyvval__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__icache_tag_banks__DOT__tag_bank_gen__BRA__0__KET____DOT__itag_bank__DOT__tag_entry__v0;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__icache_tag_banks__DOT__tag_bank_gen__BRA__0__KET____DOT__itag_bank__DOT__tag_entry__v0;
    SData/*8:0*/ __Vdlyvdim0__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__icache_tag_banks__DOT__tag_bank_gen__BRA__1__KET____DOT__itag_bank__DOT__tag_entry__v0;
    SData/*14:0*/ __Vdlyvval__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__icache_tag_banks__DOT__tag_bank_gen__BRA__1__KET____DOT__itag_bank__DOT__tag_entry__v0;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__icache_tag_banks__DOT__tag_bank_gen__BRA__1__KET____DOT__itag_bank__DOT__tag_entry__v0;
    SData/*10:0*/ __Vdlyvdim0__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__0__KET____DOT__idata_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v0;
    CData/*4:0*/ __Vdlyvlsb__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__0__KET____DOT__idata_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v0;
    CData/*7:0*/ __Vdlyvval__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__0__KET____DOT__idata_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v0;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__0__KET____DOT__idata_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v0;
    SData/*10:0*/ __Vdlyvdim0__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__0__KET____DOT__idata_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v1;
    CData/*4:0*/ __Vdlyvlsb__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__0__KET____DOT__idata_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v1;
    CData/*7:0*/ __Vdlyvval__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__0__KET____DOT__idata_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v1;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__0__KET____DOT__idata_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v1;
    SData/*10:0*/ __Vdlyvdim0__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__0__KET____DOT__idata_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v2;
    CData/*4:0*/ __Vdlyvlsb__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__0__KET____DOT__idata_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v2;
    CData/*7:0*/ __Vdlyvval__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__0__KET____DOT__idata_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v2;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__0__KET____DOT__idata_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v2;
    SData/*10:0*/ __Vdlyvdim0__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__0__KET____DOT__idata_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v3;
    CData/*4:0*/ __Vdlyvlsb__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__0__KET____DOT__idata_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v3;
    CData/*7:0*/ __Vdlyvval__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__0__KET____DOT__idata_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v3;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__0__KET____DOT__idata_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v3;
    SData/*10:0*/ __Vdlyvdim0__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__1__KET____DOT__idata_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v0;
    CData/*4:0*/ __Vdlyvlsb__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__1__KET____DOT__idata_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v0;
    CData/*7:0*/ __Vdlyvval__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__1__KET____DOT__idata_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v0;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__1__KET____DOT__idata_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v0;
    SData/*10:0*/ __Vdlyvdim0__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__1__KET____DOT__idata_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v1;
    CData/*4:0*/ __Vdlyvlsb__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__1__KET____DOT__idata_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v1;
    CData/*7:0*/ __Vdlyvval__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__1__KET____DOT__idata_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v1;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__1__KET____DOT__idata_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v1;
    SData/*10:0*/ __Vdlyvdim0__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__1__KET____DOT__idata_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v2;
    CData/*4:0*/ __Vdlyvlsb__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__1__KET____DOT__idata_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v2;
    CData/*7:0*/ __Vdlyvval__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__1__KET____DOT__idata_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v2;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__1__KET____DOT__idata_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v2;
    SData/*10:0*/ __Vdlyvdim0__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__1__KET____DOT__idata_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v3;
    CData/*4:0*/ __Vdlyvlsb__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__1__KET____DOT__idata_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v3;
    CData/*7:0*/ __Vdlyvval__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__1__KET____DOT__idata_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v3;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__1__KET____DOT__idata_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v3;
    CData/*2:0*/ __Vdlyvdim0__cva5_sim__DOT__cpu__DOT__bp_block__DOT__branch_metadata_table__v0;
    CData/*4:0*/ __Vdlyvval__cva5_sim__DOT__cpu__DOT__bp_block__DOT__branch_metadata_table__v0;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__cpu__DOT__bp_block__DOT__branch_metadata_table__v0;
    CData/*1:0*/ __Vdly__cva5_sim__DOT__cpu__DOT__bp_block__DOT__replacement_way;
    SData/*8:0*/ __Vdlyvdim0__cva5_sim__DOT__cpu__DOT__bp_block__DOT__genblk1__DOT__gen_branch_tag_banks__BRA__0__KET____DOT__tag_bank__DOT__branch_ram__v0;
    IData/*21:0*/ __Vdlyvval__cva5_sim__DOT__cpu__DOT__bp_block__DOT__genblk1__DOT__gen_branch_tag_banks__BRA__0__KET____DOT__tag_bank__DOT__branch_ram__v0;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__cpu__DOT__bp_block__DOT__genblk1__DOT__gen_branch_tag_banks__BRA__0__KET____DOT__tag_bank__DOT__branch_ram__v0;
    SData/*8:0*/ __Vdlyvdim0__cva5_sim__DOT__cpu__DOT__bp_block__DOT__genblk1__DOT__gen_branch_tag_banks__BRA__1__KET____DOT__tag_bank__DOT__branch_ram__v0;
    IData/*21:0*/ __Vdlyvval__cva5_sim__DOT__cpu__DOT__bp_block__DOT__genblk1__DOT__gen_branch_tag_banks__BRA__1__KET____DOT__tag_bank__DOT__branch_ram__v0;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__cpu__DOT__bp_block__DOT__genblk1__DOT__gen_branch_tag_banks__BRA__1__KET____DOT__tag_bank__DOT__branch_ram__v0;
    SData/*8:0*/ __Vdlyvdim0__cva5_sim__DOT__cpu__DOT__bp_block__DOT__genblk2__DOT__gen_branch_table_banks__BRA__0__KET____DOT__addr_table__DOT__branch_ram__v0;
    IData/*31:0*/ __Vdlyvval__cva5_sim__DOT__cpu__DOT__bp_block__DOT__genblk2__DOT__gen_branch_table_banks__BRA__0__KET____DOT__addr_table__DOT__branch_ram__v0;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__cpu__DOT__bp_block__DOT__genblk2__DOT__gen_branch_table_banks__BRA__0__KET____DOT__addr_table__DOT__branch_ram__v0;
    SData/*8:0*/ __Vdlyvdim0__cva5_sim__DOT__cpu__DOT__bp_block__DOT__genblk2__DOT__gen_branch_table_banks__BRA__1__KET____DOT__addr_table__DOT__branch_ram__v0;
    IData/*31:0*/ __Vdlyvval__cva5_sim__DOT__cpu__DOT__bp_block__DOT__genblk2__DOT__gen_branch_table_banks__BRA__1__KET____DOT__addr_table__DOT__branch_ram__v0;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__cpu__DOT__bp_block__DOT__genblk2__DOT__gen_branch_table_banks__BRA__1__KET____DOT__addr_table__DOT__branch_ram__v0;
    CData/*2:0*/ __Vdlyvdim0__cva5_sim__DOT__cpu__DOT__ras_block__DOT__lut_ram__v0;
    IData/*31:0*/ __Vdlyvval__cva5_sim__DOT__cpu__DOT__ras_block__DOT__lut_ram__v0;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__cpu__DOT__ras_block__DOT__lut_ram__v0;
    CData/*2:0*/ __Vdly__cva5_sim__DOT__cpu__DOT__ras_block__DOT__read_index_fifo__DOT__gen_width_3_plus__DOT__read_index;
    CData/*2:0*/ __Vdly__cva5_sim__DOT__cpu__DOT__ras_block__DOT__read_index_fifo__DOT__gen_width_3_plus__DOT__write_index;
    CData/*2:0*/ __Vdlyvdim0__cva5_sim__DOT__cpu__DOT__ras_block__DOT__read_index_fifo__DOT__gen_width_3_plus__DOT__write_port__DOT__ram__v0;
    CData/*2:0*/ __Vdlyvval__cva5_sim__DOT__cpu__DOT__ras_block__DOT__read_index_fifo__DOT__gen_width_3_plus__DOT__write_port__DOT__ram__v0;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__cpu__DOT__ras_block__DOT__read_index_fifo__DOT__gen_width_3_plus__DOT__write_port__DOT__ram__v0;
    CData/*4:0*/ __Vdly__cva5_sim__DOT__cpu__DOT__renamer_block__DOT__free_list_fifo__DOT__write_index;
    CData/*4:0*/ __Vdlyvdim0__cva5_sim__DOT__cpu__DOT__renamer_block__DOT__free_list_fifo__DOT__lut_ram__v0;
    CData/*5:0*/ __Vdlyvval__cva5_sim__DOT__cpu__DOT__renamer_block__DOT__free_list_fifo__DOT__lut_ram__v0;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__cpu__DOT__renamer_block__DOT__free_list_fifo__DOT__lut_ram__v0;
    CData/*4:0*/ __Vdly__cva5_sim__DOT__cpu__DOT__renamer_block__DOT__inuse_list_fifo__DOT__gen_width_3_plus__DOT__read_index;
    CData/*4:0*/ __Vdly__cva5_sim__DOT__cpu__DOT__renamer_block__DOT__inuse_list_fifo__DOT__gen_width_3_plus__DOT__write_index;
    CData/*4:0*/ __Vdlyvdim0__cva5_sim__DOT__cpu__DOT__renamer_block__DOT__inuse_list_fifo__DOT__gen_width_3_plus__DOT__write_port__DOT__ram__v0;
    IData/*17:0*/ __Vdlyvval__cva5_sim__DOT__cpu__DOT__renamer_block__DOT__inuse_list_fifo__DOT__gen_width_3_plus__DOT__write_port__DOT__ram__v0;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__cpu__DOT__renamer_block__DOT__inuse_list_fifo__DOT__gen_width_3_plus__DOT__write_port__DOT__ram__v0;
    CData/*4:0*/ __Vdlyvdim0__cva5_sim__DOT__cpu__DOT__renamer_block__DOT__spec_table_ram__DOT__xilinx_gen__DOT__ram__v0;
    CData/*6:0*/ __Vdlyvval__cva5_sim__DOT__cpu__DOT__renamer_block__DOT__spec_table_ram__DOT__xilinx_gen__DOT__ram__v0;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__cpu__DOT__renamer_block__DOT__spec_table_ram__DOT__xilinx_gen__DOT__ram__v0;
    CData/*0:0*/ __Vdlyvval__cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__issue_rs_wb_group__v0;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__issue_rs_wb_group__v0;
    CData/*0:0*/ __Vdlyvval__cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__issue_rs_wb_group__v1;
    CData/*5:0*/ __Vdlyvval__cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__issue_phys_rs_addr__v0;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__issue_phys_rs_addr__v0;
    CData/*5:0*/ __Vdlyvval__cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__issue_phys_rs_addr__v1;
    CData/*4:0*/ __Vdlyvval__cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__issue_rs_addr__v0;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__issue_rs_addr__v0;
    CData/*4:0*/ __Vdlyvval__cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__issue_rs_addr__v1;
    CData/*0:0*/ __Vdlyvval__cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__issue_uses_rs__v0;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__issue_uses_rs__v0;
    CData/*0:0*/ __Vdlyvval__cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__issue_uses_rs__v1;
    CData/*4:0*/ __Vdlyvdim0__cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__rd_to_id_table__v0;
    CData/*2:0*/ __Vdlyvval__cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__rd_to_id_table__v0;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__rd_to_id_table__v0;
    CData/*5:0*/ __Vdlyvval__cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__gen_decode_div_inputs__DOT__prev_div_rs_addr__v0;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__gen_decode_div_inputs__DOT__prev_div_rs_addr__v0;
    CData/*5:0*/ __Vdlyvval__cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__gen_decode_div_inputs__DOT__prev_div_rs_addr__v1;
    CData/*0:0*/ __Vdlyvval__cva5_sim__DOT__cpu__DOT__register_file_block__DOT__decode_inuse_r__v0;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__cpu__DOT__register_file_block__DOT__decode_inuse_r__v0;
    CData/*0:0*/ __Vdlyvval__cva5_sim__DOT__cpu__DOT__register_file_block__DOT__decode_inuse_r__v1;
    CData/*0:0*/ __Vdlyvval__cva5_sim__DOT__cpu__DOT__register_file_block__DOT__bypass__v0;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__cpu__DOT__register_file_block__DOT__bypass__v0;
    CData/*0:0*/ __Vdlyvval__cva5_sim__DOT__cpu__DOT__register_file_block__DOT__bypass__v1;
    CData/*0:0*/ __Vdlyvval__cva5_sim__DOT__cpu__DOT__register_file_block__DOT__bypass__v2;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__cpu__DOT__register_file_block__DOT__bypass__v2;
    CData/*0:0*/ __Vdlyvval__cva5_sim__DOT__cpu__DOT__register_file_block__DOT__bypass__v3;
    QData/*41:0*/ __Vdlyvval__cva5_sim__DOT__cpu__DOT__register_file_block__DOT__commit_r__v0;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__cpu__DOT__register_file_block__DOT__commit_r__v0;
    QData/*41:0*/ __Vdlyvval__cva5_sim__DOT__cpu__DOT__register_file_block__DOT__commit_r__v1;
    QData/*41:0*/ __Vdlyvval__cva5_sim__DOT__cpu__DOT__register_file_block__DOT__commit_r__v2;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__cpu__DOT__register_file_block__DOT__commit_r__v2;
    QData/*41:0*/ __Vdlyvval__cva5_sim__DOT__cpu__DOT__register_file_block__DOT__commit_r__v3;
    IData/*31:0*/ __Vdlyvval__cva5_sim__DOT__cpu__DOT__register_file_block__DOT__rs_data_set_r__v0;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__cpu__DOT__register_file_block__DOT__rs_data_set_r__v0;
    IData/*31:0*/ __Vdlyvval__cva5_sim__DOT__cpu__DOT__register_file_block__DOT__rs_data_set_r__v1;
    IData/*31:0*/ __Vdlyvval__cva5_sim__DOT__cpu__DOT__register_file_block__DOT__rs_data_set_r__v2;
    IData/*31:0*/ __Vdlyvval__cva5_sim__DOT__cpu__DOT__register_file_block__DOT__rs_data_set_r__v3;
    CData/*5:0*/ __Vdlyvdim0__cva5_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__0__KET____DOT__mem__DOT__write_port__DOT__xilinx_gen__DOT__ram__v0;
    CData/*0:0*/ __Vdlyvval__cva5_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__0__KET____DOT__mem__DOT__write_port__DOT__xilinx_gen__DOT__ram__v0;
    CData/*5:0*/ __Vdlyvdim0__cva5_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__1__KET____DOT__mem__DOT__write_port__DOT__xilinx_gen__DOT__ram__v0;
    CData/*0:0*/ __Vdlyvval__cva5_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__1__KET____DOT__mem__DOT__write_port__DOT__xilinx_gen__DOT__ram__v0;
    CData/*5:0*/ __Vdlyvdim0__cva5_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__2__KET____DOT__mem__DOT__write_port__DOT__xilinx_gen__DOT__ram__v0;
    CData/*0:0*/ __Vdlyvval__cva5_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__2__KET____DOT__mem__DOT__write_port__DOT__xilinx_gen__DOT__ram__v0;
    CData/*5:0*/ __Vdlyvdim0__cva5_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__3__KET____DOT__mem__DOT__write_port__DOT__xilinx_gen__DOT__ram__v0;
    CData/*0:0*/ __Vdlyvval__cva5_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__3__KET____DOT__mem__DOT__write_port__DOT__xilinx_gen__DOT__ram__v0;
    CData/*5:0*/ __Vdlyvdim0__cva5_sim__DOT__cpu__DOT__register_file_block__DOT__register_file_gen__BRA__0__KET____DOT__reg_group__DOT__register_file_bank__v0;
    IData/*31:0*/ __Vdlyvval__cva5_sim__DOT__cpu__DOT__register_file_block__DOT__register_file_gen__BRA__0__KET____DOT__reg_group__DOT__register_file_bank__v0;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__cpu__DOT__register_file_block__DOT__register_file_gen__BRA__0__KET____DOT__reg_group__DOT__register_file_bank__v0;
    CData/*5:0*/ __Vdlyvdim0__cva5_sim__DOT__cpu__DOT__register_file_block__DOT__register_file_gen__BRA__1__KET____DOT__reg_group__DOT__register_file_bank__v0;
    IData/*31:0*/ __Vdlyvval__cva5_sim__DOT__cpu__DOT__register_file_block__DOT__register_file_gen__BRA__1__KET____DOT__reg_group__DOT__register_file_bank__v0;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__cpu__DOT__register_file_block__DOT__register_file_gen__BRA__1__KET____DOT__reg_group__DOT__register_file_bank__v0;
    CData/*2:0*/ __Vdly__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__load_queue_fifo__DOT__gen_width_3_plus__DOT__read_index;
    CData/*2:0*/ __Vdly__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__load_queue_fifo__DOT__gen_width_3_plus__DOT__write_index;
    CData/*2:0*/ __Vdlyvdim0__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__load_queue_fifo__DOT__gen_width_3_plus__DOT__write_port__DOT__ram__v0;
    QData/*47:0*/ __Vdlyvval__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__load_queue_fifo__DOT__gen_width_3_plus__DOT__write_port__DOT__ram__v0;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__load_queue_fifo__DOT__gen_width_3_plus__DOT__write_port__DOT__ram__v0;
    CData/*1:0*/ __Vdlyvdim0__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__sq_entry__v0;
    VlWide<3>/*71:0*/ __Vdlyvval__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__sq_entry__v0;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__sq_entry__v0;
    CData/*2:0*/ __Vdlyvdim0__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__sq_ids__v0;
    CData/*1:0*/ __Vdlyvval__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__sq_ids__v0;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__sq_ids__v0;
    CData/*3:0*/ __Vdly__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__released;
    IData/*31:0*/ __Vdlyvval__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__store_data_from_wb__v0;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__store_data_from_wb__v0;
    IData/*31:0*/ __Vdlyvval__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__store_data_from_wb__v1;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__store_data_from_wb__v1;
    IData/*31:0*/ __Vdlyvval__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__store_data_from_wb__v2;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__store_data_from_wb__v2;
    IData/*31:0*/ __Vdlyvval__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__store_data_from_wb__v3;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__store_data_from_wb__v3;
    CData/*1:0*/ __Vdly__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__word_count;
    CData/*0:0*/ __Vdlyvval__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__request_order_fifo__DOT__gen_width_two__DOT__shift_reg__v0;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__request_order_fifo__DOT__gen_width_two__DOT__shift_reg__v0;
    CData/*0:0*/ __Vdlyvval__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__request_order_fifo__DOT__gen_width_two__DOT__shift_reg__v1;
    SData/*9:0*/ __Vdlyvdim0__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__tag_banks__DOT__tag_bank_gen__BRA__0__KET____DOT__dtag_bank__DOT__tag_entry__v0;
    SData/*14:0*/ __Vdlyvval__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__tag_banks__DOT__tag_bank_gen__BRA__0__KET____DOT__dtag_bank__DOT__tag_entry__v0;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__tag_banks__DOT__tag_bank_gen__BRA__0__KET____DOT__dtag_bank__DOT__tag_entry__v0;
    SData/*11:0*/ __Vdlyvdim0__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_bank_gen__BRA__0__KET____DOT__data_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v0;
    CData/*4:0*/ __Vdlyvlsb__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_bank_gen__BRA__0__KET____DOT__data_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v0;
    CData/*7:0*/ __Vdlyvval__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_bank_gen__BRA__0__KET____DOT__data_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v0;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_bank_gen__BRA__0__KET____DOT__data_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v0;
    SData/*11:0*/ __Vdlyvdim0__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_bank_gen__BRA__0__KET____DOT__data_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v1;
    CData/*4:0*/ __Vdlyvlsb__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_bank_gen__BRA__0__KET____DOT__data_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v1;
    CData/*7:0*/ __Vdlyvval__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_bank_gen__BRA__0__KET____DOT__data_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v1;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_bank_gen__BRA__0__KET____DOT__data_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v1;
    SData/*11:0*/ __Vdlyvdim0__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_bank_gen__BRA__0__KET____DOT__data_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v2;
    CData/*4:0*/ __Vdlyvlsb__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_bank_gen__BRA__0__KET____DOT__data_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v2;
    CData/*7:0*/ __Vdlyvval__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_bank_gen__BRA__0__KET____DOT__data_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v2;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_bank_gen__BRA__0__KET____DOT__data_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v2;
    SData/*11:0*/ __Vdlyvdim0__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_bank_gen__BRA__0__KET____DOT__data_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v3;
    CData/*4:0*/ __Vdlyvlsb__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_bank_gen__BRA__0__KET____DOT__data_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v3;
    CData/*7:0*/ __Vdlyvval__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_bank_gen__BRA__0__KET____DOT__data_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v3;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_bank_gen__BRA__0__KET____DOT__data_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v3;
    SData/*11:0*/ __Vdlyvdim0__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_bank_gen__BRA__0__KET____DOT__data_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v4;
    CData/*4:0*/ __Vdlyvlsb__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_bank_gen__BRA__0__KET____DOT__data_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v4;
    CData/*7:0*/ __Vdlyvval__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_bank_gen__BRA__0__KET____DOT__data_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v4;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_bank_gen__BRA__0__KET____DOT__data_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v4;
    SData/*11:0*/ __Vdlyvdim0__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_bank_gen__BRA__0__KET____DOT__data_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v5;
    CData/*4:0*/ __Vdlyvlsb__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_bank_gen__BRA__0__KET____DOT__data_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v5;
    CData/*7:0*/ __Vdlyvval__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_bank_gen__BRA__0__KET____DOT__data_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v5;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_bank_gen__BRA__0__KET____DOT__data_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v5;
    SData/*11:0*/ __Vdlyvdim0__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_bank_gen__BRA__0__KET____DOT__data_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v6;
    CData/*4:0*/ __Vdlyvlsb__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_bank_gen__BRA__0__KET____DOT__data_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v6;
    CData/*7:0*/ __Vdlyvval__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_bank_gen__BRA__0__KET____DOT__data_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v6;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_bank_gen__BRA__0__KET____DOT__data_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v6;
    SData/*11:0*/ __Vdlyvdim0__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_bank_gen__BRA__0__KET____DOT__data_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v7;
    CData/*4:0*/ __Vdlyvlsb__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_bank_gen__BRA__0__KET____DOT__data_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v7;
    CData/*7:0*/ __Vdlyvval__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_bank_gen__BRA__0__KET____DOT__data_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v7;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_bank_gen__BRA__0__KET____DOT__data_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v7;
    CData/*6:0*/ __Vdly__cva5_sim__DOT__cpu__DOT__gc_unit_block__DOT__state_counter;
    CData/*0:0*/ __Vdly__cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__busy;
    CData/*0:0*/ __Vdlyvval__cva5_sim__DOT__cpu__DOT__gen_mul__DOT__mul_unit_block__DOT__mulh__v0;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__cpu__DOT__gen_mul__DOT__mul_unit_block__DOT__mulh__v0;
    CData/*0:0*/ __Vdlyvval__cva5_sim__DOT__cpu__DOT__gen_mul__DOT__mul_unit_block__DOT__mulh__v1;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__cpu__DOT__gen_mul__DOT__mul_unit_block__DOT__mulh__v1;
    CData/*5:0*/ __Vdlyvval__cva5_sim__DOT__cpu__DOT__gen_mul__DOT__mul_unit_block__DOT__phys_addr__v0;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__cpu__DOT__gen_mul__DOT__mul_unit_block__DOT__phys_addr__v0;
    CData/*5:0*/ __Vdlyvval__cva5_sim__DOT__cpu__DOT__gen_mul__DOT__mul_unit_block__DOT__phys_addr__v1;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__cpu__DOT__gen_mul__DOT__mul_unit_block__DOT__phys_addr__v1;
    CData/*2:0*/ __Vdlyvval__cva5_sim__DOT__cpu__DOT__gen_mul__DOT__mul_unit_block__DOT__id__v0;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__cpu__DOT__gen_mul__DOT__mul_unit_block__DOT__id__v0;
    CData/*2:0*/ __Vdlyvval__cva5_sim__DOT__cpu__DOT__gen_mul__DOT__mul_unit_block__DOT__id__v1;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__cpu__DOT__gen_mul__DOT__mul_unit_block__DOT__id__v1;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__cpu__DOT__gen_mul__DOT__mul_unit_block__DOT__valid__v0;
    CData/*0:0*/ __Vdlyvval__cva5_sim__DOT__cpu__DOT__gen_mul__DOT__mul_unit_block__DOT__valid__v2;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__cpu__DOT__gen_mul__DOT__mul_unit_block__DOT__valid__v2;
    CData/*0:0*/ __Vdlyvval__cva5_sim__DOT__cpu__DOT__gen_mul__DOT__mul_unit_block__DOT__valid__v3;
    CData/*4:0*/ __Vdlyvdim0__cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__mask_data__v0;
    CData/*5:0*/ __Vdlyvlsb__cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__mask_data__v0;
    CData/*7:0*/ __Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__mask_data__v0;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__mask_data__v0;
    CData/*4:0*/ __Vdlyvdim0__cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__mask_data__v1;
    CData/*5:0*/ __Vdlyvlsb__cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__mask_data__v1;
    CData/*7:0*/ __Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__mask_data__v1;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__mask_data__v1;
    CData/*4:0*/ __Vdlyvdim0__cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__mask_data__v2;
    CData/*5:0*/ __Vdlyvlsb__cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__mask_data__v2;
    CData/*7:0*/ __Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__mask_data__v2;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__mask_data__v2;
    CData/*4:0*/ __Vdlyvdim0__cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__mask_data__v3;
    CData/*5:0*/ __Vdlyvlsb__cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__mask_data__v3;
    CData/*7:0*/ __Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__mask_data__v3;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__mask_data__v3;
    CData/*4:0*/ __Vdlyvdim0__cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__mask_data__v4;
    CData/*5:0*/ __Vdlyvlsb__cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__mask_data__v4;
    CData/*7:0*/ __Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__mask_data__v4;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__mask_data__v4;
    CData/*4:0*/ __Vdlyvdim0__cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__mask_data__v5;
    CData/*5:0*/ __Vdlyvlsb__cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__mask_data__v5;
    CData/*7:0*/ __Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__mask_data__v5;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__mask_data__v5;
    CData/*4:0*/ __Vdlyvdim0__cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__mask_data__v6;
    CData/*5:0*/ __Vdlyvlsb__cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__mask_data__v6;
    CData/*7:0*/ __Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__mask_data__v6;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__mask_data__v6;
    CData/*4:0*/ __Vdlyvdim0__cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__mask_data__v7;
    CData/*5:0*/ __Vdlyvlsb__cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__mask_data__v7;
    CData/*7:0*/ __Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__mask_data__v7;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__mask_data__v7;
    CData/*2:0*/ __Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__mask_off__v1;
    CData/*2:0*/ __Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__mask_off__v2;
    CData/*2:0*/ __Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__mask_off__v3;
    IData/*31:0*/ __Vdly__cva5_sim__DOT__x_rvv_proc_main__DOT__data_in_1_f;
    CData/*0:0*/ __Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz__v0;
    CData/*0:0*/ __Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz__v1;
    CData/*0:0*/ __Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz__v2;
    CData/*0:0*/ __Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz__v3;
    CData/*0:0*/ __Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz__v4;
    CData/*0:0*/ __Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz__v5;
    CData/*0:0*/ __Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz__v6;
    CData/*0:0*/ __Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz__v7;
    CData/*0:0*/ __Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz__v8;
    CData/*0:0*/ __Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz__v9;
    CData/*0:0*/ __Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz__v10;
    CData/*0:0*/ __Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz__v11;
    CData/*0:0*/ __Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz__v12;
    CData/*0:0*/ __Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz__v13;
    CData/*0:0*/ __Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz__v14;
    CData/*0:0*/ __Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz__v15;
    CData/*0:0*/ __Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz__v16;
    CData/*0:0*/ __Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz__v17;
    CData/*0:0*/ __Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz__v18;
    CData/*0:0*/ __Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz__v19;
    CData/*0:0*/ __Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz__v20;
    CData/*0:0*/ __Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz__v21;
    CData/*0:0*/ __Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz__v22;
    CData/*0:0*/ __Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz__v23;
    CData/*0:0*/ __Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz__v24;
    CData/*0:0*/ __Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz__v25;
    CData/*0:0*/ __Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz__v26;
    CData/*0:0*/ __Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz__v27;
    CData/*0:0*/ __Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz__v28;
    CData/*0:0*/ __Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz__v29;
    CData/*0:0*/ __Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz__v30;
    CData/*0:0*/ __Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz__v31;
    QData/*63:0*/ __Vdly__cva5_sim__DOT__x_rvv_proc_main__DOT__s_ext_imm_d;
    SData/*10:0*/ __Vdlyvdim0__cva5_sim__DOT__x_rvv_proc_main__DOT__w_buf_l__DOT__FIFO__v0;
    VlWide<3>/*64:0*/ __Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__w_buf_l__DOT__FIFO__v0;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__x_rvv_proc_main__DOT__w_buf_l__DOT__FIFO__v0;
    CData/*2:0*/ __Vdly__cva5_sim__DOT__id_list_fifo__DOT__gen_width_3_plus__DOT__read_index;
    CData/*2:0*/ __Vdly__cva5_sim__DOT__id_list_fifo__DOT__gen_width_3_plus__DOT__write_index;
    CData/*2:0*/ __Vdlyvdim0__cva5_sim__DOT__id_list_fifo__DOT__gen_width_3_plus__DOT__write_port__DOT__ram__v0;
    SData/*9:0*/ __Vdlyvval__cva5_sim__DOT__id_list_fifo__DOT__gen_width_3_plus__DOT__write_port__DOT__ram__v0;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__id_list_fifo__DOT__gen_width_3_plus__DOT__write_port__DOT__ram__v0;
    CData/*2:0*/ __Vdly__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__trans_count_reg;
    CData/*3:0*/ __Vdlyvval__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_region_reg__v0;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_region_reg__v0;
    CData/*1:0*/ __Vdlyvval__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_m_reg__v0;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_m_reg__v0;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_count_reg__v0;
    CData/*4:0*/ __Vdlyvval__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_count_reg__v1;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_count_reg__v1;
    CData/*4:0*/ __Vdlyvval__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_count_reg__v2;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_count_reg__v2;
    CData/*5:0*/ __Vdlyvval__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_id_reg__v0;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_id_reg__v0;
    CData/*3:0*/ __Vdlyvval__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_region_reg__v1;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_region_reg__v1;
    CData/*1:0*/ __Vdlyvval__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_m_reg__v1;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_m_reg__v1;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_count_reg__v3;
    CData/*4:0*/ __Vdlyvval__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_count_reg__v4;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_count_reg__v4;
    CData/*4:0*/ __Vdlyvval__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_count_reg__v5;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_count_reg__v5;
    CData/*5:0*/ __Vdlyvval__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_id_reg__v1;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_id_reg__v1;
    CData/*4:0*/ __Vdly__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__trans_count_reg;
    CData/*3:0*/ __Vdlyvval__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_region_reg__v0;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_region_reg__v0;
    CData/*1:0*/ __Vdlyvval__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_m_reg__v0;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_m_reg__v0;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_count_reg__v0;
    CData/*4:0*/ __Vdlyvval__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_count_reg__v1;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_count_reg__v1;
    CData/*4:0*/ __Vdlyvval__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_count_reg__v2;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_count_reg__v2;
    CData/*5:0*/ __Vdlyvval__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_id_reg__v0;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_id_reg__v0;
    CData/*3:0*/ __Vdlyvval__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_region_reg__v1;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_region_reg__v1;
    CData/*1:0*/ __Vdlyvval__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_m_reg__v1;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_m_reg__v1;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_count_reg__v3;
    CData/*4:0*/ __Vdlyvval__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_count_reg__v4;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_count_reg__v4;
    CData/*4:0*/ __Vdlyvval__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_count_reg__v5;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_count_reg__v5;
    CData/*5:0*/ __Vdlyvval__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_id_reg__v1;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_id_reg__v1;
    CData/*4:0*/ __Vdly__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__trans_count_reg;
    CData/*2:0*/ __Vdly__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__trans_count_reg;
    CData/*3:0*/ __Vdlyvval__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_region_reg__v0;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_region_reg__v0;
    CData/*1:0*/ __Vdlyvval__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_m_reg__v0;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_m_reg__v0;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_count_reg__v0;
    CData/*4:0*/ __Vdlyvval__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_count_reg__v1;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_count_reg__v1;
    CData/*4:0*/ __Vdlyvval__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_count_reg__v2;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_count_reg__v2;
    CData/*5:0*/ __Vdlyvval__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_id_reg__v0;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_id_reg__v0;
    CData/*3:0*/ __Vdlyvval__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_region_reg__v1;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_region_reg__v1;
    CData/*1:0*/ __Vdlyvval__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_m_reg__v1;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_m_reg__v1;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_count_reg__v3;
    CData/*4:0*/ __Vdlyvval__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_count_reg__v4;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_count_reg__v4;
    CData/*4:0*/ __Vdlyvval__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_count_reg__v5;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_count_reg__v5;
    CData/*5:0*/ __Vdlyvval__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_id_reg__v1;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_id_reg__v1;
    CData/*4:0*/ __Vdly__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__trans_count_reg;
    CData/*3:0*/ __Vdlyvval__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_region_reg__v0;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_region_reg__v0;
    CData/*1:0*/ __Vdlyvval__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_m_reg__v0;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_m_reg__v0;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_count_reg__v0;
    CData/*4:0*/ __Vdlyvval__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_count_reg__v1;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_count_reg__v1;
    CData/*4:0*/ __Vdlyvval__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_count_reg__v2;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_count_reg__v2;
    CData/*5:0*/ __Vdlyvval__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_id_reg__v0;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_id_reg__v0;
    CData/*3:0*/ __Vdlyvval__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_region_reg__v1;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_region_reg__v1;
    CData/*1:0*/ __Vdlyvval__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_m_reg__v1;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_m_reg__v1;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_count_reg__v3;
    CData/*4:0*/ __Vdlyvval__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_count_reg__v4;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_count_reg__v4;
    CData/*4:0*/ __Vdlyvval__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_count_reg__v5;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_count_reg__v5;
    CData/*5:0*/ __Vdlyvval__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_id_reg__v1;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_id_reg__v1;
    CData/*4:0*/ __Vdly__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__trans_count_reg;
    CData/*0:0*/ __Vdly__cva5_sim__DOT__stats_block__DOT__en;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__stats_block__DOT__instruction_mix_stat_count__v0;
    QData/*63:0*/ __Vdlyvval__cva5_sim__DOT__stats_block__DOT__instruction_mix_stat_count__v7;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__stats_block__DOT__instruction_mix_stat_count__v7;
    QData/*63:0*/ __Vdlyvval__cva5_sim__DOT__stats_block__DOT__instruction_mix_stat_count__v8;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__stats_block__DOT__instruction_mix_stat_count__v8;
    QData/*63:0*/ __Vdlyvval__cva5_sim__DOT__stats_block__DOT__instruction_mix_stat_count__v9;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__stats_block__DOT__instruction_mix_stat_count__v9;
    QData/*63:0*/ __Vdlyvval__cva5_sim__DOT__stats_block__DOT__instruction_mix_stat_count__v10;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__stats_block__DOT__instruction_mix_stat_count__v10;
    QData/*63:0*/ __Vdlyvval__cva5_sim__DOT__stats_block__DOT__instruction_mix_stat_count__v11;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__stats_block__DOT__instruction_mix_stat_count__v11;
    QData/*63:0*/ __Vdlyvval__cva5_sim__DOT__stats_block__DOT__instruction_mix_stat_count__v12;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__stats_block__DOT__instruction_mix_stat_count__v12;
    QData/*63:0*/ __Vdlyvval__cva5_sim__DOT__stats_block__DOT__instruction_mix_stat_count__v13;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__stats_block__DOT__instruction_mix_stat_count__v13;
    QData/*63:0*/ __Vdly__cva5_sim__DOT__stats_block__DOT__cycle_count;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__stats_block__DOT__stat_count__v0;
    QData/*63:0*/ __Vdlyvval__cva5_sim__DOT__stats_block__DOT__stat_count__v28;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__stats_block__DOT__stat_count__v28;
    QData/*63:0*/ __Vdlyvval__cva5_sim__DOT__stats_block__DOT__stat_count__v29;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__stats_block__DOT__stat_count__v29;
    QData/*63:0*/ __Vdlyvval__cva5_sim__DOT__stats_block__DOT__stat_count__v30;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__stats_block__DOT__stat_count__v30;
    QData/*63:0*/ __Vdlyvval__cva5_sim__DOT__stats_block__DOT__stat_count__v31;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__stats_block__DOT__stat_count__v31;
    QData/*63:0*/ __Vdlyvval__cva5_sim__DOT__stats_block__DOT__stat_count__v32;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__stats_block__DOT__stat_count__v32;
    QData/*63:0*/ __Vdlyvval__cva5_sim__DOT__stats_block__DOT__stat_count__v33;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__stats_block__DOT__stat_count__v33;
    QData/*63:0*/ __Vdlyvval__cva5_sim__DOT__stats_block__DOT__stat_count__v34;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__stats_block__DOT__stat_count__v34;
    QData/*63:0*/ __Vdlyvval__cva5_sim__DOT__stats_block__DOT__stat_count__v35;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__stats_block__DOT__stat_count__v35;
    QData/*63:0*/ __Vdlyvval__cva5_sim__DOT__stats_block__DOT__stat_count__v36;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__stats_block__DOT__stat_count__v36;
    QData/*63:0*/ __Vdlyvval__cva5_sim__DOT__stats_block__DOT__stat_count__v37;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__stats_block__DOT__stat_count__v37;
    QData/*63:0*/ __Vdlyvval__cva5_sim__DOT__stats_block__DOT__stat_count__v38;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__stats_block__DOT__stat_count__v38;
    QData/*63:0*/ __Vdlyvval__cva5_sim__DOT__stats_block__DOT__stat_count__v39;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__stats_block__DOT__stat_count__v39;
    QData/*63:0*/ __Vdlyvval__cva5_sim__DOT__stats_block__DOT__stat_count__v40;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__stats_block__DOT__stat_count__v40;
    QData/*63:0*/ __Vdlyvval__cva5_sim__DOT__stats_block__DOT__stat_count__v41;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__stats_block__DOT__stat_count__v41;
    QData/*63:0*/ __Vdlyvval__cva5_sim__DOT__stats_block__DOT__stat_count__v42;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__stats_block__DOT__stat_count__v42;
    QData/*63:0*/ __Vdlyvval__cva5_sim__DOT__stats_block__DOT__stat_count__v43;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__stats_block__DOT__stat_count__v43;
    QData/*63:0*/ __Vdlyvval__cva5_sim__DOT__stats_block__DOT__stat_count__v44;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__stats_block__DOT__stat_count__v44;
    QData/*63:0*/ __Vdlyvval__cva5_sim__DOT__stats_block__DOT__stat_count__v45;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__stats_block__DOT__stat_count__v45;
    QData/*63:0*/ __Vdlyvval__cva5_sim__DOT__stats_block__DOT__stat_count__v46;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__stats_block__DOT__stat_count__v46;
    QData/*63:0*/ __Vdlyvval__cva5_sim__DOT__stats_block__DOT__stat_count__v47;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__stats_block__DOT__stat_count__v47;
    QData/*63:0*/ __Vdlyvval__cva5_sim__DOT__stats_block__DOT__stat_count__v48;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__stats_block__DOT__stat_count__v48;
    QData/*63:0*/ __Vdlyvval__cva5_sim__DOT__stats_block__DOT__stat_count__v49;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__stats_block__DOT__stat_count__v49;
    QData/*63:0*/ __Vdlyvval__cva5_sim__DOT__stats_block__DOT__stat_count__v50;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__stats_block__DOT__stat_count__v50;
    QData/*63:0*/ __Vdlyvval__cva5_sim__DOT__stats_block__DOT__stat_count__v51;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__stats_block__DOT__stat_count__v51;
    QData/*63:0*/ __Vdlyvval__cva5_sim__DOT__stats_block__DOT__stat_count__v52;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__stats_block__DOT__stat_count__v52;
    QData/*63:0*/ __Vdlyvval__cva5_sim__DOT__stats_block__DOT__stat_count__v53;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__stats_block__DOT__stat_count__v53;
    QData/*63:0*/ __Vdlyvval__cva5_sim__DOT__stats_block__DOT__stat_count__v54;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__stats_block__DOT__stat_count__v54;
    QData/*63:0*/ __Vdlyvval__cva5_sim__DOT__stats_block__DOT__stat_count__v55;
    CData/*0:0*/ __Vdlyvset__cva5_sim__DOT__stats_block__DOT__stat_count__v55;
    QData/*63:0*/ __Vdly__cva5_sim__DOT__stats_block__DOT__instructions_retired;
    CData/*0:0*/ TOP__cva5_sim__DOT__cpu__DOT__exception__BRA__1__KET____DOT____Vdly__valid;
    IData/*31:0*/ TOP__cva5_sim__DOT__cpu__DOT__gen_div__DOT__div_unit_block__DOT__div_core__DOT____Vdly__quotient;
    std::string __Vtemp_he5f5215b__0;
    std::string __Vtemp_he5f502fd__0;
    std::string __Vtemp_he5f502be__0;
    std::string __Vtemp_he5f502b3__0;
    std::string __Vtemp_he5f50274__0;
    std::string __Vtemp_he5f50838__0;
    std::string __Vtemp_he5f507f7__0;
    std::string __Vtemp_he5f503b2__0;
    std::string __Vtemp_he5f50371__0;
    std::string __Vtemp_he5f5052f__0;
    std::string __Vtemp_he5f504f0__0;
    std::string __Vtemp_he5f504a9__0;
    std::string __Vtemp_he5f5046a__0;
    std::string __Vtemp_he5f5022a__0;
    std::string __Vtemp_he5f501e9__0;
    std::string __Vtemp_he5f505b0__0;
    std::string __Vtemp_he5f5056f__0;
    std::string __Vtemp_he5f536c9__0;
    std::string __Vtemp_he5f5370a__0;
    std::string __Vtemp_he5f5364f__0;
    std::string __Vtemp_he5f53690__0;
    std::string __Vtemp_he5f4fbcc__0;
    std::string __Vtemp_he5f4fc0b__0;
    std::string __Vtemp_he5f53756__0;
    std::string __Vtemp_he5f53795__0;
    std::string __Vtemp_he5f538cb__0;
    std::string __Vtemp_he5f5390c__0;
    std::string __Vtemp_he5f53855__0;
    VlWide<3>/*95:0*/ __Vtemp_h42fba48a__0;
    VlWide<3>/*95:0*/ __Vtemp_hc77d61d9__0;
    VlWide<3>/*95:0*/ __Vtemp_hbf566549__0;
    VlWide<3>/*95:0*/ __Vtemp_h563f142f__0;
    VlWide<3>/*95:0*/ __Vtemp_hb0e42105__0;
    VlWide<3>/*95:0*/ __Vtemp_hc32d5add__0;
    VlWide<3>/*95:0*/ __Vtemp_h690706bc__0;
    VlWide<3>/*95:0*/ __Vtemp_hc541c363__0;
    VlWide<3>/*95:0*/ __Vtemp_hbfe1c509__0;
    VlWide<3>/*95:0*/ __Vtemp_he7e1c7bf__0;
    VlWide<3>/*95:0*/ __Vtemp_h4552feb2__0;
    VlWide<3>/*95:0*/ __Vtemp_hd73e7c22__0;
    VlWide<3>/*95:0*/ __Vtemp_h7854936b__0;
    VlWide<3>/*95:0*/ __Vtemp_hb2bc0309__0;
    VlWide<3>/*95:0*/ __Vtemp_h8c7e3a82__0;
    VlWide<3>/*95:0*/ __Vtemp_h6a7a8d25__0;
    VlWide<3>/*95:0*/ __Vtemp_hd8d3de4a__0;
    VlWide<3>/*95:0*/ __Vtemp_h0e7f178d__0;
    VlWide<3>/*95:0*/ __Vtemp_h21bb5fc4__0;
    VlWide<3>/*95:0*/ __Vtemp_h656d05e9__0;
    VlWide<3>/*95:0*/ __Vtemp_hd73b5943__0;
    VlWide<3>/*95:0*/ __Vtemp_h18cbfbcc__0;
    VlWide<3>/*95:0*/ __Vtemp_h17f08903__0;
    VlWide<3>/*95:0*/ __Vtemp_h22e375b0__0;
    VlWide<3>/*95:0*/ __Vtemp_h7832a193__0;
    VlWide<3>/*95:0*/ __Vtemp_h18f9b327__0;
    // Body
    __Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_region_reg__v0 = 0U;
    __Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_region_reg__v1 = 0U;
    __Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_region_reg__v0 = 0U;
    __Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_region_reg__v1 = 0U;
    __Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_region_reg__v0 = 0U;
    __Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_region_reg__v1 = 0U;
    __Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_region_reg__v0 = 0U;
    __Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_region_reg__v1 = 0U;
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((IData)(vlSelf->__Vsampled__TOP__cva5_sim__DOT__cpu__DOT__ras_block__DOT____Vcellinp__read_index_fifo__rst) 
                                | ((~ (IData)(vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__ras_block__DOT__ri_fifo.pop)) 
                                   | ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__ras_block__DOT__read_index_fifo__DOT__gen_width_3_plus__DOT__inflight_count) 
                                      >> 3U))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF("[%0t] %%Error: cva5_fifo.sv:137: Assertion failed in %Ncva5_sim.cpu.ras_block.read_index_fifo.fifo_underflow_assertion: underflow\n",
                          64,VL_TIME_UNITED_Q(1000),
                          -9,vlSymsp->name());
                VL_STOP_MT("/mnt/c/D/cva5pr/cva5/core/cva5_fifo.sv", 137, "");
            }
        }
    }
    __Vdly__cva5_sim__DOT__cpu__DOT__ras_block__DOT__read_index_fifo__DOT__gen_width_3_plus__DOT__write_index 
        = vlSelf->cva5_sim__DOT__cpu__DOT__ras_block__DOT__read_index_fifo__DOT__gen_width_3_plus__DOT__write_index;
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((IData)(vlSelf->__Vsampled__TOP__cva5_sim__DOT__cpu__DOT__ras_block__DOT____Vcellinp__read_index_fifo__rst) 
                                | ((~ (IData)(vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__ras.branch_fetched)) 
                                   | ((~ (((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__ras_block__DOT__read_index_fifo__DOT__gen_width_3_plus__DOT__inflight_count) 
                                           >> 3U) & 
                                          (~ (IData)(
                                                     (0U 
                                                      != 
                                                      (7U 
                                                       & (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__ras_block__DOT__read_index_fifo__DOT__gen_width_3_plus__DOT__inflight_count))))))) 
                                      | (IData)(vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__ras_block__DOT__ri_fifo.pop)))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF("[%0t] %%Error: cva5_fifo.sv:133: Assertion failed in %Ncva5_sim.cpu.ras_block.read_index_fifo.fifo_overflow_assertion: overflow\n",
                          64,VL_TIME_UNITED_Q(1000),
                          -9,vlSymsp->name());
                VL_STOP_MT("/mnt/c/D/cva5pr/cva5/core/cva5_fifo.sv", 133, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((IData)(vlSelf->__Vsampled__TOP__cva5_sim__DOT__cpu__DOT__ras_block__DOT____Vcellinp__read_index_fifo__rst) 
                                | ((~ (IData)(vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__ras.branch_fetched)) 
                                   | ((~ (((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__ras_block__DOT__read_index_fifo__DOT__gen_width_3_plus__DOT__inflight_count) 
                                           >> 3U) & 
                                          (~ (IData)(
                                                     (0U 
                                                      != 
                                                      (7U 
                                                       & (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__ras_block__DOT__read_index_fifo__DOT__gen_width_3_plus__DOT__inflight_count))))))) 
                                      | (IData)(vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__ras_block__DOT__ri_fifo.pop)))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF("[%0t] %%Error: cva5_fifo.sv:135: Assertion failed in %Ncva5_sim.cpu.ras_block.read_index_fifo.fifo_potenial_push_overflow_assertion: potential push overflow\n",
                          64,VL_TIME_UNITED_Q(1000),
                          -9,vlSymsp->name());
                VL_STOP_MT("/mnt/c/D/cva5pr/cva5/core/cva5_fifo.sv", 135, "");
            }
        }
    }
    __Vdlyvset__cva5_sim__DOT__cpu__DOT__register_file_block__DOT__decode_inuse_r__v0 = 0U;
    __Vdlyvset__cva5_sim__DOT__cpu__DOT__bp_block__DOT__genblk1__DOT__gen_branch_tag_banks__BRA__1__KET____DOT__tag_bank__DOT__branch_ram__v0 = 0U;
    __Vdlyvset__cva5_sim__DOT__cpu__DOT__bp_block__DOT__genblk1__DOT__gen_branch_tag_banks__BRA__0__KET____DOT__tag_bank__DOT__branch_ram__v0 = 0U;
    __Vdly__cva5_sim__DOT__cpu__DOT__ras_block__DOT__read_index_fifo__DOT__gen_width_3_plus__DOT__read_index 
        = vlSelf->cva5_sim__DOT__cpu__DOT__ras_block__DOT__read_index_fifo__DOT__gen_width_3_plus__DOT__read_index;
    __Vdlyvset__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__tag_banks__DOT__tag_bank_gen__BRA__0__KET____DOT__dtag_bank__DOT__tag_entry__v0 = 0U;
    __Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_m_reg__v0 = 0U;
    __Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_m_reg__v1 = 0U;
    __Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_m_reg__v0 = 0U;
    __Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_m_reg__v1 = 0U;
    __Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_m_reg__v0 = 0U;
    __Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_m_reg__v1 = 0U;
    __Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_m_reg__v0 = 0U;
    __Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_m_reg__v1 = 0U;
    __Vdlyvset__cva5_sim__DOT__cpu__DOT__ras_block__DOT__read_index_fifo__DOT__gen_width_3_plus__DOT__write_port__DOT__ram__v0 = 0U;
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((IData)(vlSelf->__Vsampled__TOP__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT____Vcellinp__lsq_addr_hash__rst) 
                                | ((~ (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__sub_unit_store_issue)) 
                                   | (IData)(vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq.valid))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF("[%0t] %%Error: store_queue.sv:264: Assertion failed in %Ncva5_sim.cpu.load_store_unit_block.lsq_block.sq_block.fifo_underflow_assertion: sq underflow\n",
                          64,VL_TIME_UNITED_Q(1000),
                          -9,vlSymsp->name());
                VL_STOP_MT("/mnt/c/D/cva5pr/cva5/core/store_queue.sv", 264, "");
            }
        }
    }
    __Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_id_reg__v0 = 0U;
    __Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_id_reg__v1 = 0U;
    __Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_id_reg__v0 = 0U;
    __Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_id_reg__v1 = 0U;
    __Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_id_reg__v0 = 0U;
    __Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_id_reg__v1 = 0U;
    __Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_id_reg__v0 = 0U;
    __Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_id_reg__v1 = 0U;
    __Vdlyvset__cva5_sim__DOT__cpu__DOT__id_block__DOT__fetch_metadata_table__v0 = 0U;
    vlSelf->__Vdlyvset__cva5_sim__DOT__x_rvv_proc_main__DOT__vr__DOT__vec_data__v0 = 0U;
    vlSelf->__Vdlyvset__cva5_sim__DOT__x_rvv_proc_main__DOT__vr__DOT__vec_data__v1 = 0U;
    vlSelf->__Vdlyvset__cva5_sim__DOT__x_rvv_proc_main__DOT__vr__DOT__vec_data__v2 = 0U;
    vlSelf->__Vdlyvset__cva5_sim__DOT__x_rvv_proc_main__DOT__vr__DOT__vec_data__v3 = 0U;
    vlSelf->__Vdlyvset__cva5_sim__DOT__x_rvv_proc_main__DOT__vr__DOT__vec_data__v4 = 0U;
    vlSelf->__Vdlyvset__cva5_sim__DOT__x_rvv_proc_main__DOT__vr__DOT__vec_data__v5 = 0U;
    vlSelf->__Vdlyvset__cva5_sim__DOT__x_rvv_proc_main__DOT__vr__DOT__vec_data__v6 = 0U;
    vlSelf->__Vdlyvset__cva5_sim__DOT__x_rvv_proc_main__DOT__vr__DOT__vec_data__v7 = 0U;
    __Vdlyvset__cva5_sim__DOT__arb__DOT__data_fifo_block__DOT__gen_width_3_plus__DOT__write_port__DOT__ram__v0 = 0U;
    __Vdly__cva5_sim__DOT__cpu__DOT__bp_block__DOT__replacement_way 
        = vlSelf->cva5_sim__DOT__cpu__DOT__bp_block__DOT__replacement_way;
    vlSelf->__Vdly__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__replacement_way 
        = vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__replacement_way;
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((IData)(vlSelf->__Vsampled__TOP__rst) 
                                | ((~ (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__rename_valid)) 
                                   | ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__free_list_fifo__DOT__inflight_count) 
                                      >> 5U))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF("[%0t] %%Error: register_free_list.sv:92: Assertion failed in %Ncva5_sim.cpu.renamer_block.free_list_fifo.fifo_underflow_assertion: underflow\n",
                          64,VL_TIME_UNITED_Q(1000),
                          -9,vlSymsp->name());
                VL_STOP_MT("/mnt/c/D/cva5pr/cva5/core/register_free_list.sv", 92, "");
            }
        }
    }
    __Vdly__cva5_sim__DOT__stats_block__DOT__cycle_count 
        = vlSelf->cva5_sim__DOT__stats_block__DOT__cycle_count;
    __Vdly__cva5_sim__DOT__cpu__DOT__renamer_block__DOT__free_list_fifo__DOT__write_index 
        = vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__free_list_fifo__DOT__write_index;
    __Vdly__cva5_sim__DOT__stats_block__DOT__en = vlSelf->cva5_sim__DOT__stats_block__DOT__en;
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((IData)(vlSelf->__Vsampled__TOP__rst) 
                                | ((~ (IData)(vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__renamer_block__DOT__free_list.potential_push)) 
                                   | ((~ (((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__free_list_fifo__DOT__inflight_count) 
                                           >> 5U) & 
                                          (~ (IData)(
                                                     (0U 
                                                      != 
                                                      (0x1fU 
                                                       & (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__free_list_fifo__DOT__inflight_count))))))) 
                                      | (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__rename_valid)))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF("[%0t] %%Error: register_free_list.sv:90: Assertion failed in %Ncva5_sim.cpu.renamer_block.free_list_fifo.fifo_overflow_assertion: overflow\n",
                          64,VL_TIME_UNITED_Q(1000),
                          -9,vlSymsp->name());
                VL_STOP_MT("/mnt/c/D/cva5pr/cva5/core/register_free_list.sv", 90, "");
            }
        }
    }
    __Vdly__cva5_sim__DOT__cpu__DOT__renamer_block__DOT__inuse_list_fifo__DOT__gen_width_3_plus__DOT__write_index 
        = vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__inuse_list_fifo__DOT__gen_width_3_plus__DOT__write_index;
    __Vdly__cva5_sim__DOT__arb__DOT__data_fifo_block__DOT__gen_width_3_plus__DOT__write_index 
        = vlSelf->cva5_sim__DOT__arb__DOT__data_fifo_block__DOT__gen_width_3_plus__DOT__write_index;
    __Vdly__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__load_queue_fifo__DOT__gen_width_3_plus__DOT__write_index 
        = vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__load_queue_fifo__DOT__gen_width_3_plus__DOT__write_index;
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((IData)(vlSelf->__Vsampled__TOP__rst) 
                                | (~ ((~ (vlSelf->__Vsampled__TOP__cva5_sim__DOT__cpu__DOT__decode[0U] 
                                          >> 6U)) & (IData)(vlSelf->__Vsampled__TOP__cva5_sim__DOT__cpu__DOT__decode_advance)))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF("[%0t] %%Error: instruction_metadata_and_id_management.sv:335: Assertion failed in %Ncva5_sim.cpu.id_block.decode_advanced_without_id_assertion: Decode advanced without ID\n",
                          64,VL_TIME_UNITED_Q(1000),
                          -9,vlSymsp->name());
                VL_STOP_MT("/mnt/c/D/cva5pr/cva5/core/instruction_metadata_and_id_management.sv", 335, "");
            }
        }
    }
    __Vdly__cva5_sim__DOT__cpu__DOT__id_block__DOT__oldest_pre_issue_id 
        = vlSelf->cva5_sim__DOT__cpu__DOT__id_block__DOT__oldest_pre_issue_id;
    __Vdly__cva5_sim__DOT__arb__DOT__data_fifo_block__DOT__gen_width_3_plus__DOT__read_index 
        = vlSelf->cva5_sim__DOT__arb__DOT__data_fifo_block__DOT__gen_width_3_plus__DOT__read_index;
    vlSelf->__Vdly__cva5_sim__DOT__cpu__DOT__gen_div__DOT__div_unit_block__DOT__divider_block__DOT__running 
        = vlSelf->cva5_sim__DOT__cpu__DOT__gen_div__DOT__div_unit_block__DOT__divider_block__DOT__running;
    __Vdlyvset__cva5_sim__DOT__cpu__DOT__bp_block__DOT__branch_metadata_table__v0 = 0U;
    __Vdlyvset__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_bank_gen__BRA__0__KET____DOT__data_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v4 = 0U;
    __Vdlyvset__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_bank_gen__BRA__0__KET____DOT__data_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v5 = 0U;
    __Vdlyvset__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_bank_gen__BRA__0__KET____DOT__data_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v6 = 0U;
    __Vdlyvset__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_bank_gen__BRA__0__KET____DOT__data_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v7 = 0U;
    __Vdly__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__trans_count_reg 
        = vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__trans_count_reg;
    __Vdly__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__trans_count_reg 
        = vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__trans_count_reg;
    __Vdly__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__trans_count_reg 
        = vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__trans_count_reg;
    __Vdly__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__trans_count_reg 
        = vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__trans_count_reg;
    __Vdlyvset__cva5_sim__DOT__stats_block__DOT__instruction_mix_stat_count__v0 = 0U;
    __Vdlyvset__cva5_sim__DOT__stats_block__DOT__instruction_mix_stat_count__v7 = 0U;
    __Vdlyvset__cva5_sim__DOT__stats_block__DOT__instruction_mix_stat_count__v8 = 0U;
    __Vdlyvset__cva5_sim__DOT__stats_block__DOT__instruction_mix_stat_count__v9 = 0U;
    __Vdlyvset__cva5_sim__DOT__stats_block__DOT__instruction_mix_stat_count__v10 = 0U;
    __Vdlyvset__cva5_sim__DOT__stats_block__DOT__instruction_mix_stat_count__v11 = 0U;
    __Vdlyvset__cva5_sim__DOT__stats_block__DOT__instruction_mix_stat_count__v12 = 0U;
    __Vdlyvset__cva5_sim__DOT__stats_block__DOT__instruction_mix_stat_count__v13 = 0U;
    __Vdly__cva5_sim__DOT__arb__DOT__aw_complete_r 
        = vlSelf->cva5_sim__DOT__arb__DOT__aw_complete_r;
    __Vdly__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__trans_count_reg 
        = vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__trans_count_reg;
    __Vdly__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__trans_count_reg 
        = vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__trans_count_reg;
    __Vdly__cva5_sim__DOT__cpu__DOT__gc_unit_block__DOT__state_counter 
        = vlSelf->cva5_sim__DOT__cpu__DOT__gc_unit_block__DOT__state_counter;
    __Vdlyvset__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__sq_ids__v0 = 0U;
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((IData)(vlSelf->__Vsampled__TOP__rst) 
                                | ((~ ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__new_request) 
                                       & ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__cache_input_fifo__DOT__gen_width_two__DOT__inflight_count) 
                                          >> 1U))) 
                                   | ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__cache_input_fifo__DOT__gen_width_two__DOT__inflight_count) 
                                      >> 1U))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF("[%0t] %%Error: cva5_fifo.sv:137: Assertion failed in %Ncva5_sim.cpu.fetch_block.gen_fetch_icache.i_cache.cache_input_fifo.fifo_underflow_assertion: underflow\n",
                          64,VL_TIME_UNITED_Q(1000),
                          -9,vlSymsp->name());
                VL_STOP_MT("/mnt/c/D/cva5pr/cva5/core/cva5_fifo.sv", 137, "");
            }
        }
    }
    __Vdly__cva5_sim__DOT__id_list_fifo__DOT__gen_width_3_plus__DOT__write_index 
        = vlSelf->cva5_sim__DOT__id_list_fifo__DOT__gen_width_3_plus__DOT__write_index;
    __Vdly__cva5_sim__DOT__arb__DOT__w_complete_r = vlSelf->cva5_sim__DOT__arb__DOT__w_complete_r;
    __Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_count_reg__v0 = 0U;
    __Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_count_reg__v1 = 0U;
    __Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_count_reg__v2 = 0U;
    __Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_count_reg__v3 = 0U;
    __Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_count_reg__v4 = 0U;
    __Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_count_reg__v5 = 0U;
    __Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_count_reg__v0 = 0U;
    __Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_count_reg__v1 = 0U;
    __Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_count_reg__v2 = 0U;
    __Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_count_reg__v3 = 0U;
    __Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_count_reg__v4 = 0U;
    __Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_count_reg__v5 = 0U;
    __Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_count_reg__v0 = 0U;
    __Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_count_reg__v1 = 0U;
    __Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_count_reg__v2 = 0U;
    __Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_count_reg__v3 = 0U;
    __Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_count_reg__v4 = 0U;
    __Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_count_reg__v5 = 0U;
    __Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_count_reg__v0 = 0U;
    __Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_count_reg__v1 = 0U;
    __Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_count_reg__v2 = 0U;
    __Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_count_reg__v3 = 0U;
    __Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_count_reg__v4 = 0U;
    __Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_count_reg__v5 = 0U;
    __Vdlyvset__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__1__KET____DOT__idata_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v0 = 0U;
    __Vdlyvset__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__1__KET____DOT__idata_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v1 = 0U;
    __Vdlyvset__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__1__KET____DOT__idata_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v2 = 0U;
    __Vdlyvset__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__1__KET____DOT__idata_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v3 = 0U;
    __Vdlyvset__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__0__KET____DOT__idata_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v0 = 0U;
    __Vdlyvset__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__0__KET____DOT__idata_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v1 = 0U;
    __Vdlyvset__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__0__KET____DOT__idata_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v2 = 0U;
    __Vdlyvset__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__0__KET____DOT__idata_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v3 = 0U;
    __Vdlyvset__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_bank_gen__BRA__0__KET____DOT__data_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v0 = 0U;
    __Vdlyvset__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_bank_gen__BRA__0__KET____DOT__data_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v1 = 0U;
    __Vdlyvset__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_bank_gen__BRA__0__KET____DOT__data_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v2 = 0U;
    __Vdlyvset__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_bank_gen__BRA__0__KET____DOT__data_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v3 = 0U;
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((IData)(vlSelf->__Vsampled__TOP__rst) 
                                | ((~ (IData)(vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__l1_response__BRA__1__KET__.data_valid)) 
                                   | (IData)(vlSelf->__Vsampled__TOP__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__linefill_in_progress))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF("[%0t] %%Error: icache.sv:258: Assertion failed in %Ncva5_sim.cpu.fetch_block.gen_fetch_icache.i_cache.icache_l1_arb_data_valid_assertion: Spurious icache data received from arbiter!\n",
                          64,VL_TIME_UNITED_Q(1000),
                          -9,vlSymsp->name());
                VL_STOP_MT("/mnt/c/D/cva5pr/cva5/core/icache.sv", 258, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((IData)(vlSelf->__Vsampled__TOP__rst) 
                                | ((~ (IData)(vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__input_fifo.push)) 
                                   | ((~ (IData)(vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__input_fifo.full)) 
                                      | ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__new_request) 
                                         & ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__cache_input_fifo__DOT__gen_width_two__DOT__inflight_count) 
                                            >> 1U))))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF("[%0t] %%Error: cva5_fifo.sv:133: Assertion failed in %Ncva5_sim.cpu.fetch_block.gen_fetch_icache.i_cache.cache_input_fifo.fifo_overflow_assertion: overflow\n",
                          64,VL_TIME_UNITED_Q(1000),
                          -9,vlSymsp->name());
                VL_STOP_MT("/mnt/c/D/cva5pr/cva5/core/cva5_fifo.sv", 133, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((IData)(vlSelf->__Vsampled__TOP__rst) 
                                | ((~ (IData)(vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__input_fifo.push)) 
                                   | ((~ (IData)(vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__input_fifo.full)) 
                                      | ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__new_request) 
                                         & ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__cache_input_fifo__DOT__gen_width_two__DOT__inflight_count) 
                                            >> 1U))))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF("[%0t] %%Error: cva5_fifo.sv:135: Assertion failed in %Ncva5_sim.cpu.fetch_block.gen_fetch_icache.i_cache.cache_input_fifo.fifo_potenial_push_overflow_assertion: potential push overflow\n",
                          64,VL_TIME_UNITED_Q(1000),
                          -9,vlSymsp->name());
                VL_STOP_MT("/mnt/c/D/cva5pr/cva5/core/cva5_fifo.sv", 135, "");
            }
        }
    }
    __Vdly__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__released 
        = vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__released;
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((IData)(vlSelf->__Vsampled__TOP__rst) 
                                | ((~ (IData)(vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__gen_div__DOT__div_unit_block__DOT__input_fifo.pop)) 
                                   | (IData)(vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__gen_div__DOT__div_unit_block__DOT__input_fifo.valid))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF("[%0t] %%Error: cva5_fifo.sv:137: Assertion failed in %Ncva5_sim.cpu.gen_div.div_unit_block.div_input_fifo.fifo_underflow_assertion: underflow\n",
                          64,VL_TIME_UNITED_Q(1000),
                          -9,vlSymsp->name());
                VL_STOP_MT("/mnt/c/D/cva5pr/cva5/core/cva5_fifo.sv", 137, "");
            }
        }
    }
    __Vdly__cva5_sim__DOT__arb__DOT__request_fifo_block__DOT__gen_width_3_plus__DOT__write_index 
        = vlSelf->cva5_sim__DOT__arb__DOT__request_fifo_block__DOT__gen_width_3_plus__DOT__write_index;
    __Vdly__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__word_count 
        = vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__word_count;
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((IData)(vlSelf->__Vsampled__TOP__rst) 
                                | ((~ (IData)(vlSelf->cva5_sim__DOT__arb__DOT__write_pop)) 
                                   | ((IData)(vlSelf->cva5_sim__DOT__arb__DOT__data_fifo_block__DOT__gen_width_3_plus__DOT__inflight_count) 
                                      >> 4U))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF("[%0t] %%Error: cva5_fifo.sv:137: Assertion failed in %Ncva5_sim.arb.data_fifo_block.fifo_underflow_assertion: underflow\n",
                          64,VL_TIME_UNITED_Q(1000),
                          -9,vlSymsp->name());
                VL_STOP_MT("/mnt/c/D/cva5pr/cva5/core/cva5_fifo.sv", 137, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((IData)(vlSelf->__Vsampled__TOP__rst) 
                                | ((~ (IData)(vlSymsp->TOP__cva5_sim__DOT__l2.wr_data_push)) 
                                   | ((~ (((IData)(vlSelf->cva5_sim__DOT__arb__DOT__data_fifo_block__DOT__gen_width_3_plus__DOT__inflight_count) 
                                           >> 4U) & 
                                          (~ (IData)(
                                                     (0U 
                                                      != 
                                                      (0xfU 
                                                       & (IData)(vlSelf->cva5_sim__DOT__arb__DOT__data_fifo_block__DOT__gen_width_3_plus__DOT__inflight_count))))))) 
                                      | (IData)(vlSelf->cva5_sim__DOT__arb__DOT__write_pop)))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF("[%0t] %%Error: cva5_fifo.sv:133: Assertion failed in %Ncva5_sim.arb.data_fifo_block.fifo_overflow_assertion: overflow\n",
                          64,VL_TIME_UNITED_Q(1000),
                          -9,vlSymsp->name());
                VL_STOP_MT("/mnt/c/D/cva5pr/cva5/core/cva5_fifo.sv", 133, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((IData)(vlSelf->__Vsampled__TOP__rst) 
                                | ((~ (IData)(vlSymsp->TOP__cva5_sim__DOT__l2.wr_data_push)) 
                                   | ((~ (((IData)(vlSelf->cva5_sim__DOT__arb__DOT__data_fifo_block__DOT__gen_width_3_plus__DOT__inflight_count) 
                                           >> 4U) & 
                                          (~ (IData)(
                                                     (0U 
                                                      != 
                                                      (0xfU 
                                                       & (IData)(vlSelf->cva5_sim__DOT__arb__DOT__data_fifo_block__DOT__gen_width_3_plus__DOT__inflight_count))))))) 
                                      | (IData)(vlSelf->cva5_sim__DOT__arb__DOT__write_pop)))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF("[%0t] %%Error: cva5_fifo.sv:135: Assertion failed in %Ncva5_sim.arb.data_fifo_block.fifo_potenial_push_overflow_assertion: potential push overflow\n",
                          64,VL_TIME_UNITED_Q(1000),
                          -9,vlSymsp->name());
                VL_STOP_MT("/mnt/c/D/cva5pr/cva5/core/cva5_fifo.sv", 135, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((IData)(vlSelf->__Vsampled__TOP__rst) 
                                | ((~ (IData)(vlSymsp->TOP__cva5_sim__DOT__arb__DOT__request_fifo.pop)) 
                                   | ((IData)(vlSelf->cva5_sim__DOT__arb__DOT__request_fifo_block__DOT__gen_width_3_plus__DOT__inflight_count) 
                                      >> 4U))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF("[%0t] %%Error: cva5_fifo.sv:137: Assertion failed in %Ncva5_sim.arb.request_fifo_block.fifo_underflow_assertion: underflow\n",
                          64,VL_TIME_UNITED_Q(1000),
                          -9,vlSymsp->name());
                VL_STOP_MT("/mnt/c/D/cva5pr/cva5/core/cva5_fifo.sv", 137, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((IData)(vlSelf->__Vsampled__TOP__rst) 
                                | ((~ ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__issue_to) 
                                       >> 4U)) | ((~ (IData)(vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__gen_div__DOT__div_unit_block__DOT__input_fifo.valid)) 
                                                  | (IData)(vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__gen_div__DOT__div_unit_block__DOT__input_fifo.pop)))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF("[%0t] %%Error: cva5_fifo.sv:133: Assertion failed in %Ncva5_sim.cpu.gen_div.div_unit_block.div_input_fifo.fifo_overflow_assertion: overflow\n",
                          64,VL_TIME_UNITED_Q(1000),
                          -9,vlSymsp->name());
                VL_STOP_MT("/mnt/c/D/cva5pr/cva5/core/cva5_fifo.sv", 133, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((IData)(vlSelf->__Vsampled__TOP__rst) 
                                | ((~ (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__internal_fetch_complete)) 
                                   | ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__attributes_fifo__DOT__gen_width_two__DOT__inflight_count) 
                                      >> 1U))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF("[%0t] %%Error: cva5_fifo.sv:137: Assertion failed in %Ncva5_sim.cpu.fetch_block.attributes_fifo.fifo_underflow_assertion: underflow\n",
                          64,VL_TIME_UNITED_Q(1000),
                          -9,vlSymsp->name());
                VL_STOP_MT("/mnt/c/D/cva5pr/cva5/core/cva5_fifo.sv", 137, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((IData)(vlSelf->__Vsampled__TOP__rst) 
                                | ((~ (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__pc_id_assigned)) 
                                   | ((~ (IData)((2U 
                                                  == (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__attributes_fifo__DOT__gen_width_two__DOT__inflight_count)))) 
                                      | (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__internal_fetch_complete)))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF("[%0t] %%Error: cva5_fifo.sv:133: Assertion failed in %Ncva5_sim.cpu.fetch_block.attributes_fifo.fifo_overflow_assertion: overflow\n",
                          64,VL_TIME_UNITED_Q(1000),
                          -9,vlSymsp->name());
                VL_STOP_MT("/mnt/c/D/cva5pr/cva5/core/cva5_fifo.sv", 133, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((IData)(vlSelf->__Vsampled__TOP__rst) 
                                | ((~ (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__pc_id_assigned)) 
                                   | ((~ (IData)((2U 
                                                  == (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__attributes_fifo__DOT__gen_width_two__DOT__inflight_count)))) 
                                      | (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__internal_fetch_complete)))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF("[%0t] %%Error: cva5_fifo.sv:135: Assertion failed in %Ncva5_sim.cpu.fetch_block.attributes_fifo.fifo_potenial_push_overflow_assertion: potential push overflow\n",
                          64,VL_TIME_UNITED_Q(1000),
                          -9,vlSymsp->name());
                VL_STOP_MT("/mnt/c/D/cva5pr/cva5/core/cva5_fifo.sv", 135, "");
            }
        }
    }
    __Vdlyvset__cva5_sim__DOT__stats_block__DOT__stat_count__v0 = 0U;
    __Vdlyvset__cva5_sim__DOT__stats_block__DOT__stat_count__v28 = 0U;
    __Vdlyvset__cva5_sim__DOT__stats_block__DOT__stat_count__v29 = 0U;
    __Vdlyvset__cva5_sim__DOT__stats_block__DOT__stat_count__v30 = 0U;
    __Vdlyvset__cva5_sim__DOT__stats_block__DOT__stat_count__v31 = 0U;
    __Vdlyvset__cva5_sim__DOT__stats_block__DOT__stat_count__v32 = 0U;
    __Vdlyvset__cva5_sim__DOT__stats_block__DOT__stat_count__v33 = 0U;
    __Vdlyvset__cva5_sim__DOT__stats_block__DOT__stat_count__v34 = 0U;
    __Vdlyvset__cva5_sim__DOT__stats_block__DOT__stat_count__v35 = 0U;
    __Vdlyvset__cva5_sim__DOT__stats_block__DOT__stat_count__v36 = 0U;
    __Vdlyvset__cva5_sim__DOT__stats_block__DOT__stat_count__v37 = 0U;
    __Vdlyvset__cva5_sim__DOT__stats_block__DOT__stat_count__v38 = 0U;
    __Vdlyvset__cva5_sim__DOT__stats_block__DOT__stat_count__v39 = 0U;
    __Vdlyvset__cva5_sim__DOT__stats_block__DOT__stat_count__v40 = 0U;
    __Vdlyvset__cva5_sim__DOT__stats_block__DOT__stat_count__v41 = 0U;
    __Vdlyvset__cva5_sim__DOT__stats_block__DOT__stat_count__v42 = 0U;
    __Vdlyvset__cva5_sim__DOT__stats_block__DOT__stat_count__v43 = 0U;
    __Vdlyvset__cva5_sim__DOT__stats_block__DOT__stat_count__v44 = 0U;
    __Vdlyvset__cva5_sim__DOT__stats_block__DOT__stat_count__v45 = 0U;
    __Vdlyvset__cva5_sim__DOT__stats_block__DOT__stat_count__v46 = 0U;
    __Vdlyvset__cva5_sim__DOT__stats_block__DOT__stat_count__v47 = 0U;
    __Vdlyvset__cva5_sim__DOT__stats_block__DOT__stat_count__v48 = 0U;
    __Vdlyvset__cva5_sim__DOT__stats_block__DOT__stat_count__v49 = 0U;
    __Vdlyvset__cva5_sim__DOT__stats_block__DOT__stat_count__v50 = 0U;
    __Vdlyvset__cva5_sim__DOT__stats_block__DOT__stat_count__v51 = 0U;
    __Vdlyvset__cva5_sim__DOT__stats_block__DOT__stat_count__v52 = 0U;
    __Vdlyvset__cva5_sim__DOT__stats_block__DOT__stat_count__v53 = 0U;
    __Vdlyvset__cva5_sim__DOT__stats_block__DOT__stat_count__v54 = 0U;
    __Vdlyvset__cva5_sim__DOT__stats_block__DOT__stat_count__v55 = 0U;
    __Vdlyvset__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__request_order_fifo__DOT__gen_width_two__DOT__shift_reg__v0 = 0U;
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((IData)(vlSelf->__Vsampled__TOP__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT____Vcellinp__lsq_addr_hash__rst) 
                                | ((~ (IData)(vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq.push)) 
                                   | ((~ (IData)(vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq.full)) 
                                      | (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__sub_unit_store_issue)))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF("[%0t] %%Error: store_queue.sv:262: Assertion failed in %Ncva5_sim.cpu.load_store_unit_block.lsq_block.sq_block.sq_overflow_assertion: sq overflow\n",
                          64,VL_TIME_UNITED_Q(1000),
                          -9,vlSymsp->name());
                VL_STOP_MT("/mnt/c/D/cva5pr/cva5/core/store_queue.sv", 262, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((IData)(vlSelf->__Vsampled__TOP__rst) 
                                | ((~ (IData)(vlSymsp->TOP__cva5_sim__DOT__l2.request_push)) 
                                   | ((~ (((IData)(vlSelf->cva5_sim__DOT__arb__DOT__request_fifo_block__DOT__gen_width_3_plus__DOT__inflight_count) 
                                           >> 4U) & 
                                          (~ (IData)(
                                                     (0U 
                                                      != 
                                                      (0xfU 
                                                       & (IData)(vlSelf->cva5_sim__DOT__arb__DOT__request_fifo_block__DOT__gen_width_3_plus__DOT__inflight_count))))))) 
                                      | (IData)(vlSymsp->TOP__cva5_sim__DOT__arb__DOT__request_fifo.pop)))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF("[%0t] %%Error: cva5_fifo.sv:133: Assertion failed in %Ncva5_sim.arb.request_fifo_block.fifo_overflow_assertion: overflow\n",
                          64,VL_TIME_UNITED_Q(1000),
                          -9,vlSymsp->name());
                VL_STOP_MT("/mnt/c/D/cva5pr/cva5/core/cva5_fifo.sv", 133, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((IData)(vlSelf->__Vsampled__TOP__rst) 
                                | ((~ (IData)(vlSymsp->TOP__cva5_sim__DOT__l2.request_push)) 
                                   | ((~ (((IData)(vlSelf->cva5_sim__DOT__arb__DOT__request_fifo_block__DOT__gen_width_3_plus__DOT__inflight_count) 
                                           >> 4U) & 
                                          (~ (IData)(
                                                     (0U 
                                                      != 
                                                      (0xfU 
                                                       & (IData)(vlSelf->cva5_sim__DOT__arb__DOT__request_fifo_block__DOT__gen_width_3_plus__DOT__inflight_count))))))) 
                                      | (IData)(vlSymsp->TOP__cva5_sim__DOT__arb__DOT__request_fifo.pop)))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF("[%0t] %%Error: cva5_fifo.sv:135: Assertion failed in %Ncva5_sim.arb.request_fifo_block.fifo_potenial_push_overflow_assertion: potential push overflow\n",
                          64,VL_TIME_UNITED_Q(1000),
                          -9,vlSymsp->name());
                VL_STOP_MT("/mnt/c/D/cva5pr/cva5/core/cva5_fifo.sv", 135, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((IData)(vlSelf->__Vsampled__TOP__rst) 
                                | ((~ (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__sub_unit_load_issue)) 
                                   | ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__load_queue_fifo__DOT__gen_width_3_plus__DOT__inflight_count) 
                                      >> 3U))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF("[%0t] %%Error: cva5_fifo.sv:137: Assertion failed in %Ncva5_sim.cpu.load_store_unit_block.lsq_block.load_queue_fifo.fifo_underflow_assertion: underflow\n",
                          64,VL_TIME_UNITED_Q(1000),
                          -9,vlSymsp->name());
                VL_STOP_MT("/mnt/c/D/cva5pr/cva5/core/cva5_fifo.sv", 137, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((IData)(vlSelf->__Vsampled__TOP__rst) 
                                | ((~ (IData)(vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__lq.push)) 
                                   | ((~ (((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__load_queue_fifo__DOT__gen_width_3_plus__DOT__inflight_count) 
                                           >> 3U) & 
                                          (~ (IData)(
                                                     (0U 
                                                      != 
                                                      (7U 
                                                       & (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__load_queue_fifo__DOT__gen_width_3_plus__DOT__inflight_count))))))) 
                                      | (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__sub_unit_load_issue)))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF("[%0t] %%Error: cva5_fifo.sv:133: Assertion failed in %Ncva5_sim.cpu.load_store_unit_block.lsq_block.load_queue_fifo.fifo_overflow_assertion: overflow\n",
                          64,VL_TIME_UNITED_Q(1000),
                          -9,vlSymsp->name());
                VL_STOP_MT("/mnt/c/D/cva5pr/cva5/core/cva5_fifo.sv", 133, "");
            }
        }
    }
    vlSelf->__Vdly__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__linefill_in_progress 
        = vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__linefill_in_progress;
    __Vdly__cva5_sim__DOT__arb__DOT__request_fifo_block__DOT__gen_width_3_plus__DOT__read_index 
        = vlSelf->cva5_sim__DOT__arb__DOT__request_fifo_block__DOT__gen_width_3_plus__DOT__read_index;
    __Vdlyvset__cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__issue_uses_rs__v0 = 0U;
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((IData)(vlSelf->__Vsampled__TOP__rst) 
                                | ((~ ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__gen_l1_arbiter__DOT__arb__DOT__acks) 
                                       >> 1U)) | (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__request_r))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF("[%0t] %%Error: icache.sv:254: Assertion failed in %Ncva5_sim.cpu.fetch_block.gen_fetch_icache.i_cache.icache_l1_arb_ack_assertion: Spurious icache ack received from arbiter!\n",
                          64,VL_TIME_UNITED_Q(1000),
                          -9,vlSymsp->name());
                VL_STOP_MT("/mnt/c/D/cva5pr/cva5/core/icache.sv", 254, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((IData)(vlSelf->__Vsampled__TOP__rst) 
                                | ((~ (IData)(vlSelf->__Vsampled__TOP__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__sub_unit__BRA__0__KET____data_valid)) 
                                   | (((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__attributes_fifo__DOT__gen_width_two__DOT__inflight_count) 
                                       >> 1U) & ((0U 
                                                  >= 
                                                  (1U 
                                                   & (IData)(vlSelf->__Vsampled__TOP__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__fetch_attr_fifo__data_out))) 
                                                 & ((IData)(vlSelf->__Vsampled__TOP__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__sub_unit__BRA__0__KET____data_valid) 
                                                    >> 
                                                    (1U 
                                                     & (IData)(vlSelf->__Vsampled__TOP__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__fetch_attr_fifo__data_out))))))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF("[%0t] %%Error: fetch.sv:317: Assertion failed in %Ncva5_sim.cpu.fetch_block.spurious_fetch_complete_assertion: Spurious fetch complete detected!\n",
                          64,VL_TIME_UNITED_Q(1000),
                          -9,vlSymsp->name());
                VL_STOP_MT("/mnt/c/D/cva5pr/cva5/core/fetch.sv", 317, "");
            }
        }
    }
    __Vdlyvset__cva5_sim__DOT__arb__DOT__request_fifo_block__DOT__gen_width_3_plus__DOT__write_port__DOT__ram__v0 = 0U;
    __Vdlyvset__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__icache_tag_banks__DOT__tag_bank_gen__BRA__1__KET____DOT__itag_bank__DOT__tag_entry__v0 = 0U;
    __Vdlyvset__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__icache_tag_banks__DOT__tag_bank_gen__BRA__0__KET____DOT__itag_bank__DOT__tag_entry__v0 = 0U;
    vlSelf->__Vdly__cva5_sim__DOT__x_rvv_proc_main__DOT__avl 
        = vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__avl;
    __Vdly__cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__busy 
        = vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__busy;
    __Vdlyvset__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__attributes_fifo__DOT__gen_width_two__DOT__shift_reg__v0 = 0U;
    __Vdlyvset__cva5_sim__DOT__x_rvv_proc_main__DOT__w_buf_l__DOT__FIFO__v0 = 0U;
    __Vdlyvset__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__sq_entry__v0 = 0U;
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((IData)(vlSelf->__Vsampled__TOP__rst) 
                                | ((~ (IData)(vlSelf->__Vsampled__TOP__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__dcache_load_request)) 
                                   | ((IData)(vlSelf->__Vsampled__TOP__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT____VdfgTmp_hc99cfb62__0) 
                                      & (IData)(vlSelf->__Vsampled__TOP__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__store_state)))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF("[%0t] %%Error: dcache.sv:305: Assertion failed in %Ncva5_sim.cpu.load_store_unit_block.gen_ls_dcache.data_cache.dcache_request_when_not_ready_assertion: dcache received request when not ready\n",
                          64,VL_TIME_UNITED_Q(1000),
                          -9,vlSymsp->name());
                VL_STOP_MT("/mnt/c/D/cva5pr/cva5/core/dcache.sv", 305, "");
            }
        }
    }
    __Vdly__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__load_queue_fifo__DOT__gen_width_3_plus__DOT__read_index 
        = vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__load_queue_fifo__DOT__gen_width_3_plus__DOT__read_index;
    vlSelf->__Vdly__cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__turn 
        = vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__turn;
    vlSelf->__Vdly__cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__s3_end 
        = vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__s3_end;
    vlSelf->__Vdly__cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__s2_end 
        = vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__s2_end;
    vlSelf->__Vdly__cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__s1_end 
        = vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__s1_end;
    vlSelf->__Vdly__cva5_sim__DOT__x_rvv_proc_main__DOT__vm_d 
        = vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vm_d;
    vlSelf->__Vdly__cva5_sim__DOT__x_rvv_proc_main__DOT__funct6_d 
        = vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__funct6_d;
    vlSelf->__Vdly__cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__narrow__DOT__vNarrow_0__DOT__turn 
        = vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__narrow__DOT__vNarrow_0__DOT__turn;
    vlSelf->__Vdly__cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__count 
        = vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__count;
    vlSelf->__Vdly__cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__idx_out 
        = vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__idx_out;
    vlSelf->__Vdly__cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__found 
        = vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__found;
    __Vdly__cva5_sim__DOT__x_rvv_proc_main__DOT__s_ext_imm_d 
        = vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__s_ext_imm_d;
    vlSelf->__Vdly__cva5_sim__DOT__x_rvv_proc_main__DOT__reg_count 
        = vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__reg_count;
    vlSelf->__Vdly__cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__s3_out_be 
        = vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__s3_out_be;
    vlSelf->__Vdly__cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__s2_start_idx 
        = vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__s2_start_idx;
    vlSelf->__Vdly__cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__s3_valid 
        = vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__s3_valid;
    vlSelf->__Vdly__cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__s3_out_vec 
        = vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__s3_out_vec;
    __Vdlyvset__cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__mask_data__v0 = 0U;
    __Vdlyvset__cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__mask_data__v1 = 0U;
    __Vdlyvset__cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__mask_data__v2 = 0U;
    __Vdlyvset__cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__mask_data__v3 = 0U;
    __Vdlyvset__cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__mask_data__v4 = 0U;
    __Vdlyvset__cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__mask_data__v5 = 0U;
    __Vdlyvset__cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__mask_data__v6 = 0U;
    __Vdlyvset__cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__mask_data__v7 = 0U;
    TOP__cva5_sim__DOT__cpu__DOT__gen_div__DOT__div_unit_block__DOT__div_core__DOT____Vdly__quotient 
        = vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__gen_div__DOT__div_unit_block__DOT__div_core.quotient;
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((IData)(vlSelf->__Vsampled__TOP__rst) 
                                | ((~ (IData)(vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__sub_unit__BRA__0__KET__.data_valid)) 
                                   | (IData)(vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__load_attributes.valid))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF("[%0t] %%Error: cva5_fifo.sv:137: Assertion failed in %Ncva5_sim.cpu.load_store_unit_block.attributes_fifo.fifo_underflow_assertion: underflow\n",
                          64,VL_TIME_UNITED_Q(1000),
                          -9,vlSymsp->name());
                VL_STOP_MT("/mnt/c/D/cva5pr/cva5/core/cva5_fifo.sv", 137, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((IData)(vlSelf->__Vsampled__TOP__rst) 
                                | ((~ (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__sub_unit_load_issue)) 
                                   | ((~ (IData)(vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__load_attributes.valid)) 
                                      | (IData)(vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__sub_unit__BRA__0__KET__.data_valid)))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF("[%0t] %%Error: cva5_fifo.sv:133: Assertion failed in %Ncva5_sim.cpu.load_store_unit_block.attributes_fifo.fifo_overflow_assertion: overflow\n",
                          64,VL_TIME_UNITED_Q(1000),
                          -9,vlSymsp->name());
                VL_STOP_MT("/mnt/c/D/cva5pr/cva5/core/cva5_fifo.sv", 133, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((IData)(vlSelf->__Vsampled__TOP__rst) 
                                | ((~ (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__sub_unit_load_issue)) 
                                   | ((~ (IData)(vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__load_attributes.valid)) 
                                      | (IData)(vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__sub_unit__BRA__0__KET__.data_valid)))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF("[%0t] %%Error: cva5_fifo.sv:135: Assertion failed in %Ncva5_sim.cpu.load_store_unit_block.attributes_fifo.fifo_potenial_push_overflow_assertion: potential push overflow\n",
                          64,VL_TIME_UNITED_Q(1000),
                          -9,vlSymsp->name());
                VL_STOP_MT("/mnt/c/D/cva5pr/cva5/core/cva5_fifo.sv", 135, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((IData)(vlSelf->__Vsampled__TOP__rst) 
                                | ((~ ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__gen_l1_arbiter__DOT__arb__DOT__acks) 
                                       | (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__load_tag_hit_way))) 
                                   | ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__request_order_fifo__DOT__gen_width_two__DOT__inflight_count) 
                                      >> 1U))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF("[%0t] %%Error: cva5_fifo.sv:137: Assertion failed in %Ncva5_sim.cpu.load_store_unit_block.gen_ls_dcache.data_cache.request_order_fifo.fifo_underflow_assertion: underflow\n",
                          64,VL_TIME_UNITED_Q(1000),
                          -9,vlSymsp->name());
                VL_STOP_MT("/mnt/c/D/cva5pr/cva5/core/cva5_fifo.sv", 137, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((IData)(vlSelf->__Vsampled__TOP__rst) 
                                | ((~ (IData)(vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__request_order.push)) 
                                   | ((~ (IData)((2U 
                                                  == (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__request_order_fifo__DOT__gen_width_two__DOT__inflight_count)))) 
                                      | ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__gen_l1_arbiter__DOT__arb__DOT__acks) 
                                         | (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__load_tag_hit_way))))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF("[%0t] %%Error: cva5_fifo.sv:133: Assertion failed in %Ncva5_sim.cpu.load_store_unit_block.gen_ls_dcache.data_cache.request_order_fifo.fifo_overflow_assertion: overflow\n",
                          64,VL_TIME_UNITED_Q(1000),
                          -9,vlSymsp->name());
                VL_STOP_MT("/mnt/c/D/cva5pr/cva5/core/cva5_fifo.sv", 133, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((IData)(vlSelf->__Vsampled__TOP__rst) 
                                | ((~ (IData)(vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__request_order.push)) 
                                   | ((~ (IData)((2U 
                                                  == (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__request_order_fifo__DOT__gen_width_two__DOT__inflight_count)))) 
                                      | ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__gen_l1_arbiter__DOT__arb__DOT__acks) 
                                         | (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__load_tag_hit_way))))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF("[%0t] %%Error: cva5_fifo.sv:135: Assertion failed in %Ncva5_sim.cpu.load_store_unit_block.gen_ls_dcache.data_cache.request_order_fifo.fifo_potenial_push_overflow_assertion: potential push overflow\n",
                          64,VL_TIME_UNITED_Q(1000),
                          -9,vlSymsp->name());
                VL_STOP_MT("/mnt/c/D/cva5pr/cva5/core/cva5_fifo.sv", 135, "");
            }
        }
    }
    vlSelf->__Vdly__cva5_sim__DOT__x_rvv_proc_main__DOT__mop_d 
        = vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__mop_d;
    vlSelf->__Vdly__cva5_sim__DOT__x_rvv_proc_main__DOT__dest_d 
        = vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__dest_d;
    vlSelf->__Vdly__cva5_sim__DOT__x_rvv_proc_main__DOT__wait_mem_msk 
        = vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__wait_mem_msk;
    vlSelf->__Vdly__cva5_sim__DOT__x_rvv_proc_main__DOT__mop_m 
        = vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__mop_m;
    vlSelf->__Vdly__cva5_sim__DOT__x_rvv_proc_main__DOT__lumop_m 
        = vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__lumop_m;
    vlSelf->__Vdly__cva5_sim__DOT__x_rvv_proc_main__DOT__opcode_mjr_m 
        = vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__opcode_mjr_m;
    vlSelf->__Vdly__cva5_sim__DOT__x_rvv_proc_main__DOT__opcode_mnr_m 
        = vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__opcode_mnr_m;
    vlSelf->__Vdly__cva5_sim__DOT__x_rvv_proc_main__DOT__dest_m 
        = vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__dest_m;
    vlSelf->__Vdly__cva5_sim__DOT__x_rvv_proc_main__DOT__lumop_d 
        = vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__lumop_d;
    vlSelf->__Vdly__cva5_sim__DOT__x_rvv_proc_main__DOT__opcode_mjr_d 
        = vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__opcode_mjr_d;
    vlSelf->__Vdly__cva5_sim__DOT__x_rvv_proc_main__DOT__wait_mem 
        = vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__wait_mem;
    vlSelf->__Vdly__cva5_sim__DOT__x_rvv_proc_main__DOT__opcode_mnr_d 
        = vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__opcode_mnr_d;
    __Vdlyvset__cva5_sim__DOT__cpu__DOT__gen_mul__DOT__mul_unit_block__DOT__mulh__v0 = 0U;
    __Vdlyvset__cva5_sim__DOT__cpu__DOT__gen_mul__DOT__mul_unit_block__DOT__mulh__v1 = 0U;
    __Vdlyvset__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__store_data_from_wb__v0 = 0U;
    __Vdlyvset__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__store_data_from_wb__v1 = 0U;
    __Vdlyvset__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__store_data_from_wb__v2 = 0U;
    __Vdlyvset__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__store_data_from_wb__v3 = 0U;
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((IData)(vlSelf->__Vsampled__TOP__rst) 
                                | ((~ (IData)(vlSelf->cva5_sim__DOT__resp_valid)) 
                                   | ((IData)(vlSelf->cva5_sim__DOT__id_list_fifo__DOT__gen_width_3_plus__DOT__inflight_count) 
                                      >> 3U))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF("[%0t] %%Error: cva5_fifo.sv:137: Assertion failed in %Ncva5_sim.id_list_fifo.fifo_underflow_assertion: underflow\n",
                          64,VL_TIME_UNITED_Q(1000),
                          -9,vlSymsp->name());
                VL_STOP_MT("/mnt/c/D/cva5pr/cva5/core/cva5_fifo.sv", 137, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((IData)(vlSelf->__Vsampled__TOP__rst) 
                                | ((~ ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__issue_to) 
                                       >> 5U)) | ((~ 
                                                   (((IData)(vlSelf->cva5_sim__DOT__id_list_fifo__DOT__gen_width_3_plus__DOT__inflight_count) 
                                                     >> 3U) 
                                                    & (~ (IData)(
                                                                 (0U 
                                                                  != 
                                                                  (7U 
                                                                   & (IData)(vlSelf->cva5_sim__DOT__id_list_fifo__DOT__gen_width_3_plus__DOT__inflight_count))))))) 
                                                  | (IData)(vlSelf->cva5_sim__DOT__resp_valid)))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF("[%0t] %%Error: cva5_fifo.sv:133: Assertion failed in %Ncva5_sim.id_list_fifo.fifo_overflow_assertion: overflow\n",
                          64,VL_TIME_UNITED_Q(1000),
                          -9,vlSymsp->name());
                VL_STOP_MT("/mnt/c/D/cva5pr/cva5/core/cva5_fifo.sv", 133, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((IData)(vlSelf->__Vsampled__TOP__rst) 
                                | ((~ ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__issue_to) 
                                       >> 5U)) | ((~ 
                                                   (((IData)(vlSelf->cva5_sim__DOT__id_list_fifo__DOT__gen_width_3_plus__DOT__inflight_count) 
                                                     >> 3U) 
                                                    & (~ (IData)(
                                                                 (0U 
                                                                  != 
                                                                  (7U 
                                                                   & (IData)(vlSelf->cva5_sim__DOT__id_list_fifo__DOT__gen_width_3_plus__DOT__inflight_count))))))) 
                                                  | (IData)(vlSelf->cva5_sim__DOT__resp_valid)))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF("[%0t] %%Error: cva5_fifo.sv:135: Assertion failed in %Ncva5_sim.id_list_fifo.fifo_potenial_push_overflow_assertion: potential push overflow\n",
                          64,VL_TIME_UNITED_Q(1000),
                          -9,vlSymsp->name());
                VL_STOP_MT("/mnt/c/D/cva5pr/cva5/core/cva5_fifo.sv", 135, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((IData)(vlSelf->__Vsampled__TOP__rst) 
                                | ((~ (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__gen_l1_arbiter__DOT__arb__DOT__acks)) 
                                   | (((IData)(vlSelf->__Vsampled__TOP__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__load_state) 
                                       >> 2U) | ((IData)(vlSelf->__Vsampled__TOP__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__store_state) 
                                                 >> 1U)))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF("[%0t] %%Error: dcache.sv:309: Assertion failed in %Ncva5_sim.cpu.load_store_unit_block.gen_ls_dcache.data_cache.dache_suprious_l1_ack_assertion: dcache received ack without a request\n",
                          64,VL_TIME_UNITED_Q(1000),
                          -9,vlSymsp->name());
                VL_STOP_MT("/mnt/c/D/cva5pr/cva5/core/dcache.sv", 309, "");
            }
        }
    }
    __Vdlyvset__cva5_sim__DOT__cpu__DOT__gen_mul__DOT__mul_unit_block__DOT__valid__v0 = 0U;
    __Vdlyvset__cva5_sim__DOT__cpu__DOT__gen_mul__DOT__mul_unit_block__DOT__valid__v2 = 0U;
    __Vdlyvset__cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__gen_decode_div_inputs__DOT__prev_div_rs_addr__v0 = 0U;
    __Vdly__cva5_sim__DOT__id_list_fifo__DOT__gen_width_3_plus__DOT__read_index 
        = vlSelf->cva5_sim__DOT__id_list_fifo__DOT__gen_width_3_plus__DOT__read_index;
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((IData)(vlSelf->__Vsampled__TOP__rst) 
                                | ((~ (IData)(vlSelf->__Vsampled__TOP__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__sub_unit__BRA__0__KET____data_valid)) 
                                   | ((IData)(vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__load_attributes.valid) 
                                      & ((0U >= (1U 
                                                 & vlSelf->__Vsampled__TOP__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__load_attributes__data_out)) 
                                         & ((IData)(vlSelf->__Vsampled__TOP__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__sub_unit__BRA__0__KET____data_valid) 
                                            >> (1U 
                                                & vlSelf->__Vsampled__TOP__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__load_attributes__data_out)))))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF("[%0t] %%Error: load_store_unit.sv:450: Assertion failed in %Ncva5_sim.cpu.load_store_unit_block.spurious_load_complete_assertion: Spurious load complete detected!\n",
                          64,VL_TIME_UNITED_Q(1000),
                          -9,vlSymsp->name());
                VL_STOP_MT("/mnt/c/D/cva5pr/cva5/core/load_store_unit.sv", 450, "");
            }
        }
    }
    __Vdlyvset__cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__issue_phys_rs_addr__v0 = 0U;
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((IData)(vlSelf->__Vsampled__TOP__rst) 
                                | ((0U != vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__decode_rename_interface.rs_addr
                                    [0U]) | (0U == 
                                             vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__decode_rename_interface.phys_rs_addr
                                             [0U]))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF("[%0t] %%Error: renamer.sv:217: Assertion failed in %Ncva5_sim.cpu.renamer_block.rename_rs_zero_assertion[0]: rs zero renamed\n",
                          64,VL_TIME_UNITED_Q(1000),
                          -9,vlSymsp->name());
                VL_STOP_MT("/mnt/c/D/cva5pr/cva5/core/renamer.sv", 217, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((IData)(vlSelf->__Vsampled__TOP__rst) 
                                | ((0U != vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__decode_rename_interface.rs_addr
                                    [1U]) | (0U == 
                                             vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__decode_rename_interface.phys_rs_addr
                                             [1U]))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF("[%0t] %%Error: renamer.sv:217: Assertion failed in %Ncva5_sim.cpu.renamer_block.rename_rs_zero_assertion[1]: rs zero renamed\n",
                          64,VL_TIME_UNITED_Q(1000),
                          -9,vlSymsp->name());
                VL_STOP_MT("/mnt/c/D/cva5pr/cva5/core/renamer.sv", 217, "");
            }
        }
    }
    __Vdlyvset__cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__issue_rs_addr__v0 = 0U;
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((IData)(vlSelf->__Vsampled__TOP__rst) 
                                | (IData)(((0U != (0xf80U 
                                                   & vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT____Vcellinp__gen_decode_exceptions__DOT__illegal_op_check__instruction)) 
                                           | (0U == (IData)(vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__decode_rename_interface.phys_rd_addr))))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF("[%0t] %%Error: renamer.sv:214: Assertion failed in %Ncva5_sim.cpu.renamer_block.rename_rd_zero_assertion: rd zero renamed\n",
                          64,VL_TIME_UNITED_Q(1000),
                          -9,vlSymsp->name());
                VL_STOP_MT("/mnt/c/D/cva5pr/cva5/core/renamer.sv", 214, "");
            }
        }
    }
    __Vdly__cva5_sim__DOT__x_rvv_proc_main__DOT__data_in_1_f 
        = vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__data_in_1_f;
    __Vdlyvset__cva5_sim__DOT__cpu__DOT__renamer_block__DOT__spec_table_ram__DOT__xilinx_gen__DOT__ram__v0 = 0U;
    __Vdly__cva5_sim__DOT__cpu__DOT__fetch_id = vlSelf->cva5_sim__DOT__cpu__DOT__fetch_id;
    __Vdly__cva5_sim__DOT__cpu__DOT__pc_id = vlSelf->cva5_sim__DOT__cpu__DOT__pc_id;
    __Vdly__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__flush_count 
        = vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__flush_count;
    __Vdlyvset__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__cache_input_fifo__DOT__gen_width_two__DOT__shift_reg__v0 = 0U;
    __Vdlyvset__cva5_sim__DOT__cpu__DOT__ras_block__DOT__lut_ram__v0 = 0U;
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((IData)(vlSelf->__Vsampled__TOP__rst) 
                                | (~ (((IData)(vlSelf->__Vsampled__TOP__cva5_sim__DOT__cpu__DOT__id_block__DOT__inflight_count) 
                                       >> 3U) & (IData)(vlSelf->__Vsampled__TOP__cva5_sim__DOT__cpu__DOT__pc_id_assigned)))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF("[%0t] %%Error: instruction_metadata_and_id_management.sv:331: Assertion failed in %Ncva5_sim.cpu.id_block.pc_id_assigned_without_pc_id_available_assertion: ID assigned without any ID available\n",
                          64,VL_TIME_UNITED_Q(1000),
                          -9,vlSymsp->name());
                VL_STOP_MT("/mnt/c/D/cva5pr/cva5/core/instruction_metadata_and_id_management.sv", 331, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((IData)(vlSelf->__Vsampled__TOP__rst) 
                                | (~ (((IData)((vlSelf->__Vsampled__TOP__cva5_sim__DOT__cpu__DOT____Vcellinp__register_file_block__commit
                                                [0U] 
                                                >> 0x20U)) 
                                       & ((~ (vlSelf->__Vsampled__TOP__cva5_sim__DOT__cpu__DOT__gc[3U] 
                                              >> 0xeU)) 
                                          & (0U != 
                                             (0x3fU 
                                              & (IData)(
                                                        (vlSelf->__Vsampled__TOP__cva5_sim__DOT__cpu__DOT____Vcellinp__register_file_block__commit
                                                         [0U] 
                                                         >> 0x21U)))))) 
                                      & (0U == (0x3fU 
                                                & (IData)(
                                                          (vlSelf->__Vsampled__TOP__cva5_sim__DOT__cpu__DOT____Vcellinp__register_file_block__commit
                                                           [0U] 
                                                           >> 0x21U))))))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF("[%0t] %%Error: register_bank.sv:67: Assertion failed in %Ncva5_sim.cpu.register_file_block.register_file_gen[0].reg_group.write_to_zero_reg_assertion: Write to zero reg occured!\n",
                          64,VL_TIME_UNITED_Q(1000),
                          -9,vlSymsp->name());
                VL_STOP_MT("/mnt/c/D/cva5pr/cva5/core/register_bank.sv", 67, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((IData)(vlSelf->__Vsampled__TOP__rst) 
                                | (~ (((IData)((vlSelf->__Vsampled__TOP__cva5_sim__DOT__cpu__DOT____Vcellinp__register_file_block__commit
                                                [1U] 
                                                >> 0x20U)) 
                                       & ((~ (vlSelf->__Vsampled__TOP__cva5_sim__DOT__cpu__DOT__gc[3U] 
                                              >> 0xeU)) 
                                          & (0U != 
                                             (0x3fU 
                                              & (IData)(
                                                        (vlSelf->__Vsampled__TOP__cva5_sim__DOT__cpu__DOT____Vcellinp__register_file_block__commit
                                                         [1U] 
                                                         >> 0x21U)))))) 
                                      & (0U == (0x3fU 
                                                & (IData)(
                                                          (vlSelf->__Vsampled__TOP__cva5_sim__DOT__cpu__DOT____Vcellinp__register_file_block__commit
                                                           [1U] 
                                                           >> 0x21U))))))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF("[%0t] %%Error: register_bank.sv:67: Assertion failed in %Ncva5_sim.cpu.register_file_block.register_file_gen[1].reg_group.write_to_zero_reg_assertion: Write to zero reg occured!\n",
                          64,VL_TIME_UNITED_Q(1000),
                          -9,vlSymsp->name());
                VL_STOP_MT("/mnt/c/D/cva5pr/cva5/core/register_bank.sv", 67, "");
            }
        }
    }
    __Vdlyvset__cva5_sim__DOT__cpu__DOT__register_file_block__DOT__register_file_gen__BRA__1__KET____DOT__reg_group__DOT__register_file_bank__v0 = 0U;
    __Vdlyvset__cva5_sim__DOT__cpu__DOT__register_file_block__DOT__register_file_gen__BRA__0__KET____DOT__reg_group__DOT__register_file_bank__v0 = 0U;
    __Vdlyvset__cva5_sim__DOT__cpu__DOT__id_block__DOT__uses_rd_table__v0 = 0U;
    __Vdlyvset__cva5_sim__DOT__cpu__DOT__renamer_block__DOT__free_list_fifo__DOT__lut_ram__v0 = 0U;
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((IData)(vlSelf->__Vsampled__TOP__rst) 
                                | ((~ ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__retire) 
                                       >> 5U)) | ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__inuse_list_fifo__DOT__gen_width_3_plus__DOT__inflight_count) 
                                                  >> 5U))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF("[%0t] %%Error: cva5_fifo.sv:137: Assertion failed in %Ncva5_sim.cpu.renamer_block.inuse_list_fifo.fifo_underflow_assertion: underflow\n",
                          64,VL_TIME_UNITED_Q(1000),
                          -9,vlSymsp->name());
                VL_STOP_MT("/mnt/c/D/cva5pr/cva5/core/cva5_fifo.sv", 137, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((IData)(vlSelf->__Vsampled__TOP__rst) 
                                | ((~ (IData)(vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__renamer_block__DOT__inuse_list.potential_push)) 
                                   | ((~ (((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__inuse_list_fifo__DOT__gen_width_3_plus__DOT__inflight_count) 
                                           >> 5U) & 
                                          (~ (IData)(
                                                     (0U 
                                                      != 
                                                      (0x1fU 
                                                       & (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__inuse_list_fifo__DOT__gen_width_3_plus__DOT__inflight_count))))))) 
                                      | ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__retire) 
                                         >> 5U)))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF("[%0t] %%Error: cva5_fifo.sv:133: Assertion failed in %Ncva5_sim.cpu.renamer_block.inuse_list_fifo.fifo_overflow_assertion: overflow\n",
                          64,VL_TIME_UNITED_Q(1000),
                          -9,vlSymsp->name());
                VL_STOP_MT("/mnt/c/D/cva5pr/cva5/core/cva5_fifo.sv", 133, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((IData)(vlSelf->__Vsampled__TOP__rst) 
                                | ((~ (IData)(vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__renamer_block__DOT__inuse_list.potential_push)) 
                                   | ((~ (((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__inuse_list_fifo__DOT__gen_width_3_plus__DOT__inflight_count) 
                                           >> 5U) & 
                                          (~ (IData)(
                                                     (0U 
                                                      != 
                                                      (0x1fU 
                                                       & (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__inuse_list_fifo__DOT__gen_width_3_plus__DOT__inflight_count))))))) 
                                      | ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__retire) 
                                         >> 5U)))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF("[%0t] %%Error: cva5_fifo.sv:135: Assertion failed in %Ncva5_sim.cpu.renamer_block.inuse_list_fifo.fifo_potenial_push_overflow_assertion: potential push overflow\n",
                          64,VL_TIME_UNITED_Q(1000),
                          -9,vlSymsp->name());
                VL_STOP_MT("/mnt/c/D/cva5pr/cva5/core/cva5_fifo.sv", 135, "");
            }
        }
    }
    __Vdly__cva5_sim__DOT__stats_block__DOT__instructions_retired 
        = vlSelf->cva5_sim__DOT__stats_block__DOT__instructions_retired;
    __Vdly__cva5_sim__DOT__cpu__DOT__renamer_block__DOT__inuse_list_fifo__DOT__gen_width_3_plus__DOT__read_index 
        = vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__inuse_list_fifo__DOT__gen_width_3_plus__DOT__read_index;
    __Vdlyvset__cva5_sim__DOT__cpu__DOT__id_block__DOT__exception_unit_table__v0 = 0U;
    TOP__cva5_sim__DOT__cpu__DOT__exception__BRA__1__KET____DOT____Vdly__valid 
        = vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__exception__BRA__1__KET__.valid;
    vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__exception__BRA__0__KET__.__Vdly__valid 
        = vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__exception__BRA__0__KET__.valid;
    __Vdlyvset__cva5_sim__DOT__cpu__DOT__id_block__DOT__instruction_table__v0 = 0U;
    __Vdlyvset__cva5_sim__DOT__cpu__DOT__id_block__DOT__pc_table__v0 = 0U;
    __Vdlyvset__cva5_sim__DOT__cpu__DOT__bp_block__DOT__genblk2__DOT__gen_branch_table_banks__BRA__1__KET____DOT__addr_table__DOT__branch_ram__v0 = 0U;
    __Vdlyvset__cva5_sim__DOT__cpu__DOT__bp_block__DOT__genblk2__DOT__gen_branch_table_banks__BRA__0__KET____DOT__addr_table__DOT__branch_ram__v0 = 0U;
    __Vdlyvset__cva5_sim__DOT__cpu__DOT____Vcellout__id_block__retire_ids__v0 = 0U;
    __Vdlyvset__cva5_sim__DOT__cpu__DOT____Vcellout__id_block__retire_ids__v1 = 0U;
    __Vdlyvset__cva5_sim__DOT__cpu__DOT__register_file_block__DOT__rs_data_set_r__v0 = 0U;
    __Vdlyvset__cva5_sim__DOT__cpu__DOT__register_file_block__DOT__bypass__v0 = 0U;
    __Vdlyvset__cva5_sim__DOT__cpu__DOT__register_file_block__DOT__bypass__v2 = 0U;
    __Vdlyvset__cva5_sim__DOT__cpu__DOT__register_file_block__DOT__commit_r__v0 = 0U;
    __Vdlyvset__cva5_sim__DOT__cpu__DOT__register_file_block__DOT__commit_r__v2 = 0U;
    __Vdlyvset__cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__rd_to_id_table__v0 = 0U;
    vlSelf->__Vdly__cva5_sim__DOT__x_rvv_proc_main__DOT__insn_in_f 
        = vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__insn_in_f;
    __Vdlyvset__cva5_sim__DOT__cpu__DOT__gen_mul__DOT__mul_unit_block__DOT__id__v0 = 0U;
    __Vdlyvset__cva5_sim__DOT__cpu__DOT__gen_mul__DOT__mul_unit_block__DOT__id__v1 = 0U;
    __Vdlyvset__cva5_sim__DOT__cpu__DOT__gen_mul__DOT__mul_unit_block__DOT__phys_addr__v0 = 0U;
    __Vdlyvset__cva5_sim__DOT__cpu__DOT__gen_mul__DOT__mul_unit_block__DOT__phys_addr__v1 = 0U;
    __Vdlyvset__cva5_sim__DOT__phys_addr_table__v0 = 0U;
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((IData)(vlSelf->__Vsampled__TOP__rst) 
                                | ((~ (((vlSelf->cva5_sim__DOT__cpu__DOT__issue[0U] 
                                         >> 6U) & ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__unit_needed_issue_stage) 
                                                   >> 4U)) 
                                       & (IData)(vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__unit_issue__BRA__4__KET__.ready))) 
                                   | ((~ (IData)(vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__gen_div__DOT__div_unit_block__DOT__input_fifo.valid)) 
                                      | (IData)(vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__gen_div__DOT__div_unit_block__DOT__input_fifo.pop)))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF("[%0t] %%Error: cva5_fifo.sv:135: Assertion failed in %Ncva5_sim.cpu.gen_div.div_unit_block.div_input_fifo.fifo_potenial_push_overflow_assertion: potential push overflow\n",
                          64,VL_TIME_UNITED_Q(1000),
                          -9,vlSymsp->name());
                VL_STOP_MT("/mnt/c/D/cva5pr/cva5/core/cva5_fifo.sv", 135, "");
            }
        }
    }
    if (vlSymsp->_vm_contextp__->assertOn()) {
        if (VL_LIKELY((1U & (~ ((IData)(vlSelf->__Vsampled__TOP__rst) 
                                | ((~ (((vlSelf->cva5_sim__DOT__cpu__DOT__issue[0U] 
                                         >> 6U) & ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__unit_needed_issue_stage) 
                                                   >> 1U)) 
                                       & (IData)(vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__unit_issue__BRA__1__KET__.ready))) 
                                   | ((~ (((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__load_queue_fifo__DOT__gen_width_3_plus__DOT__inflight_count) 
                                           >> 3U) & 
                                          (~ (IData)(
                                                     (0U 
                                                      != 
                                                      (7U 
                                                       & (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__load_queue_fifo__DOT__gen_width_3_plus__DOT__inflight_count))))))) 
                                      | (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__sub_unit_load_issue)))))))) {
            if (VL_UNLIKELY(vlSymsp->_vm_contextp__->assertOn())) {
                VL_WRITEF("[%0t] %%Error: cva5_fifo.sv:135: Assertion failed in %Ncva5_sim.cpu.load_store_unit_block.lsq_block.load_queue_fifo.fifo_potenial_push_overflow_assertion: potential push overflow\n",
                          64,VL_TIME_UNITED_Q(1000),
                          -9,vlSymsp->name());
                VL_STOP_MT("/mnt/c/D/cva5pr/cva5/core/cva5_fifo.sv", 135, "");
            }
        }
    }
    __Vdlyvset__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__load_queue_fifo__DOT__gen_width_3_plus__DOT__write_port__DOT__ram__v0 = 0U;
    __Vdlyvset__cva5_sim__DOT__id_list_fifo__DOT__gen_width_3_plus__DOT__write_port__DOT__ram__v0 = 0U;
    __Vdlyvset__cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__issue_rs_wb_group__v0 = 0U;
    __Vdlyvset__cva5_sim__DOT__cpu__DOT__renamer_block__DOT__inuse_list_fifo__DOT__gen_width_3_plus__DOT__write_port__DOT__ram__v0 = 0U;
    vlSelf->cva5_sim__DOT__cpu__DOT__id_block__DOT__unnamedblk3__DOT__i = 2U;
    vlSelf->cva5_sim__DOT__cpu__DOT__register_file_block__DOT__unnamedblk2__DOT__i = 2U;
    vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__unnamedblk3__DOT__i = 4U;
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__j = 8U;
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vr__DOT__j = 8U;
    if (VL_UNLIKELY(vlSelf->cva5_sim__DOT__end_collection)) {
        VL_WRITEF("Fetch---------------------------------------------------------\nEarly Branch Correction : %-#\nSub Unit Stall : %-#\nNo ID available : %-#\nInstruction Cache\n  Hits : %-#\n  Misses : %-#\n  Arbiter stall : %-#\nBranch Predictor\n  Branches\n    Correct : %-#\n    Mispredict : %-#\n  Returns (RAS)\n    Correct : %-#\n    Mispredict : %-#\nIssue---------------------------------------------------------\nStall Sources\n  No Instruction : %-#\n    Max IDs Issued : %-#\n    Flush : %-#\n  Unit Busy : %-#\n",
                  64,vlSelf->cva5_sim__DOT__stats_block__DOT__stat_count
                  [0U],64,vlSelf->cva5_sim__DOT__stats_block__DOT__stat_count
                  [1U],64,vlSelf->cva5_sim__DOT__stats_block__DOT__stat_count
                  [2U],64,vlSelf->cva5_sim__DOT__stats_block__DOT__stat_count
                  [3U],64,vlSelf->cva5_sim__DOT__stats_block__DOT__stat_count
                  [4U],64,vlSelf->cva5_sim__DOT__stats_block__DOT__stat_count
                  [5U],64,vlSelf->cva5_sim__DOT__stats_block__DOT__stat_count
                  [6U],64,vlSelf->cva5_sim__DOT__stats_block__DOT__stat_count
                  [7U],64,vlSelf->cva5_sim__DOT__stats_block__DOT__stat_count
                  [8U],64,vlSelf->cva5_sim__DOT__stats_block__DOT__stat_count
                  [9U],64,vlSelf->cva5_sim__DOT__stats_block__DOT__stat_count
                  [0xaU],64,vlSelf->cva5_sim__DOT__stats_block__DOT__stat_count
                  [0xbU],64,vlSelf->cva5_sim__DOT__stats_block__DOT__stat_count
                  [0xcU],64,vlSelf->cva5_sim__DOT__stats_block__DOT__stat_count
                  [0xdU]);
        VL_WRITEF("  Operands Not Ready : %-#\n  Hold : %-#\n  Multi-Source : %-#\nOperand Stall Waiting On\n  Load : %-#\n  Multiply : %-#\n  Divide : %-#\nOperands Stall (Branch) : %-#\nStore with Forwarded Data : %-#\nDivider Result Reuse : %-#\nLoad-Store Unit-----------------------------------------------\nLoad Blocked by Store : %-#\nSub Unit Stall : %-#\nData Cache\n  Hits : %-#\n  Misses : %-#\n  Arbiter stall : %-#\nRetire--------------------------------------------------------\nInstructions Retired : %-#\n",
                  64,vlSelf->cva5_sim__DOT__stats_block__DOT__stat_count
                  [0xeU],64,vlSelf->cva5_sim__DOT__stats_block__DOT__stat_count
                  [0xfU],64,vlSelf->cva5_sim__DOT__stats_block__DOT__stat_count
                  [0x10U],64,vlSelf->cva5_sim__DOT__stats_block__DOT__stat_count
                  [0x11U],64,vlSelf->cva5_sim__DOT__stats_block__DOT__stat_count
                  [0x12U],64,vlSelf->cva5_sim__DOT__stats_block__DOT__stat_count
                  [0x13U],64,vlSelf->cva5_sim__DOT__stats_block__DOT__stat_count
                  [0x14U],64,vlSelf->cva5_sim__DOT__stats_block__DOT__stat_count
                  [0x15U],64,vlSelf->cva5_sim__DOT__stats_block__DOT__stat_count
                  [0x16U],64,vlSelf->cva5_sim__DOT__stats_block__DOT__stat_count
                  [0x17U],64,vlSelf->cva5_sim__DOT__stats_block__DOT__stat_count
                  [0x18U],64,vlSelf->cva5_sim__DOT__stats_block__DOT__stat_count
                  [0x19U],64,vlSelf->cva5_sim__DOT__stats_block__DOT__stat_count
                  [0x1aU],64,vlSelf->cva5_sim__DOT__stats_block__DOT__stat_count
                  [0x1bU],64,vlSelf->cva5_sim__DOT__stats_block__DOT__instructions_retired);
        VL_WRITEF("Runtime (cycles) : %-#\nIPC : %-f\nInstruction Mix\n  Basic ALU : %-#\n  Branch or Jump : %-#\n  Multiply : %-#\n  Divide : %-#\n  Load : %-#\n  Store : %-#\n  Misc : %-#\n\n",
                  64,vlSelf->cva5_sim__DOT__stats_block__DOT__cycle_count,
                  64,(VL_ITOR_D_Q(64, vlSelf->cva5_sim__DOT__stats_block__DOT__instructions_retired) 
                      / VL_ITOR_D_Q(64, vlSelf->cva5_sim__DOT__stats_block__DOT__cycle_count)),
                  64,vlSelf->cva5_sim__DOT__stats_block__DOT__instruction_mix_stat_count
                  [0U],64,vlSelf->cva5_sim__DOT__stats_block__DOT__instruction_mix_stat_count
                  [1U],64,vlSelf->cva5_sim__DOT__stats_block__DOT__instruction_mix_stat_count
                  [2U],64,vlSelf->cva5_sim__DOT__stats_block__DOT__instruction_mix_stat_count
                  [3U],64,vlSelf->cva5_sim__DOT__stats_block__DOT__instruction_mix_stat_count
                  [4U],64,vlSelf->cva5_sim__DOT__stats_block__DOT__instruction_mix_stat_count
                  [5U],64,vlSelf->cva5_sim__DOT__stats_block__DOT__instruction_mix_stat_count
                  [6U]);
        if (VL_UNLIKELY((0U != vlSelf->cva5_sim__DOT__stats_block__DOT__log_file))) {
            VL_FWRITEF(vlSelf->cva5_sim__DOT__stats_block__DOT__log_file,"Instructions Retired,%-#\nRuntime (cycles),%-#\nIPC,%-f\n",
                       64,vlSelf->cva5_sim__DOT__stats_block__DOT__instructions_retired,
                       64,vlSelf->cva5_sim__DOT__stats_block__DOT__cycle_count,
                       64,(VL_ITOR_D_Q(64, vlSelf->cva5_sim__DOT__stats_block__DOT__instructions_retired) 
                           / VL_ITOR_D_Q(64, vlSelf->cva5_sim__DOT__stats_block__DOT__cycle_count)));
            __Vtemp_he5f5215b__0 = Vcva5_sim___024unit::__Venumtab_enum_name0
                .at(0U);
            VL_FWRITEF(vlSelf->cva5_sim__DOT__stats_block__DOT__log_file,"%@,%-#\n",
                       -1,&(__Vtemp_he5f5215b__0),64,
                       vlSelf->cva5_sim__DOT__stats_block__DOT__stat_count
                       [0U]);
            __Vtemp_he5f502fd__0 = Vcva5_sim___024unit::__Venumtab_enum_name0
                .at(1U);
            VL_FWRITEF(vlSelf->cva5_sim__DOT__stats_block__DOT__log_file,"%@,%-#\n",
                       -1,&(__Vtemp_he5f502fd__0),64,
                       vlSelf->cva5_sim__DOT__stats_block__DOT__stat_count
                       [1U]);
            __Vtemp_he5f502be__0 = Vcva5_sim___024unit::__Venumtab_enum_name0
                .at(2U);
            VL_FWRITEF(vlSelf->cva5_sim__DOT__stats_block__DOT__log_file,"%@,%-#\n",
                       -1,&(__Vtemp_he5f502be__0),64,
                       vlSelf->cva5_sim__DOT__stats_block__DOT__stat_count
                       [2U]);
            __Vtemp_he5f502b3__0 = Vcva5_sim___024unit::__Venumtab_enum_name0
                .at(3U);
            VL_FWRITEF(vlSelf->cva5_sim__DOT__stats_block__DOT__log_file,"%@,%-#\n",
                       -1,&(__Vtemp_he5f502b3__0),64,
                       vlSelf->cva5_sim__DOT__stats_block__DOT__stat_count
                       [3U]);
            __Vtemp_he5f50274__0 = Vcva5_sim___024unit::__Venumtab_enum_name0
                .at(4U);
            VL_FWRITEF(vlSelf->cva5_sim__DOT__stats_block__DOT__log_file,"%@,%-#\n",
                       -1,&(__Vtemp_he5f50274__0),64,
                       vlSelf->cva5_sim__DOT__stats_block__DOT__stat_count
                       [4U]);
            __Vtemp_he5f50838__0 = Vcva5_sim___024unit::__Venumtab_enum_name0
                .at(5U);
            VL_FWRITEF(vlSelf->cva5_sim__DOT__stats_block__DOT__log_file,"%@,%-#\n",
                       -1,&(__Vtemp_he5f50838__0),64,
                       vlSelf->cva5_sim__DOT__stats_block__DOT__stat_count
                       [5U]);
            __Vtemp_he5f507f7__0 = Vcva5_sim___024unit::__Venumtab_enum_name0
                .at(6U);
            VL_FWRITEF(vlSelf->cva5_sim__DOT__stats_block__DOT__log_file,"%@,%-#\n",
                       -1,&(__Vtemp_he5f507f7__0),64,
                       vlSelf->cva5_sim__DOT__stats_block__DOT__stat_count
                       [6U]);
            __Vtemp_he5f503b2__0 = Vcva5_sim___024unit::__Venumtab_enum_name0
                .at(7U);
            VL_FWRITEF(vlSelf->cva5_sim__DOT__stats_block__DOT__log_file,"%@,%-#\n",
                       -1,&(__Vtemp_he5f503b2__0),64,
                       vlSelf->cva5_sim__DOT__stats_block__DOT__stat_count
                       [7U]);
            __Vtemp_he5f50371__0 = Vcva5_sim___024unit::__Venumtab_enum_name0
                .at(8U);
            VL_FWRITEF(vlSelf->cva5_sim__DOT__stats_block__DOT__log_file,"%@,%-#\n",
                       -1,&(__Vtemp_he5f50371__0),64,
                       vlSelf->cva5_sim__DOT__stats_block__DOT__stat_count
                       [8U]);
            __Vtemp_he5f5052f__0 = Vcva5_sim___024unit::__Venumtab_enum_name0
                .at(9U);
            VL_FWRITEF(vlSelf->cva5_sim__DOT__stats_block__DOT__log_file,"%@,%-#\n",
                       -1,&(__Vtemp_he5f5052f__0),64,
                       vlSelf->cva5_sim__DOT__stats_block__DOT__stat_count
                       [9U]);
            __Vtemp_he5f504f0__0 = Vcva5_sim___024unit::__Venumtab_enum_name0
                .at(0xaU);
            VL_FWRITEF(vlSelf->cva5_sim__DOT__stats_block__DOT__log_file,"%@,%-#\n",
                       -1,&(__Vtemp_he5f504f0__0),64,
                       vlSelf->cva5_sim__DOT__stats_block__DOT__stat_count
                       [0xaU]);
            __Vtemp_he5f504a9__0 = Vcva5_sim___024unit::__Venumtab_enum_name0
                .at(0xbU);
            VL_FWRITEF(vlSelf->cva5_sim__DOT__stats_block__DOT__log_file,"%@,%-#\n",
                       -1,&(__Vtemp_he5f504a9__0),64,
                       vlSelf->cva5_sim__DOT__stats_block__DOT__stat_count
                       [0xbU]);
            __Vtemp_he5f5046a__0 = Vcva5_sim___024unit::__Venumtab_enum_name0
                .at(0xcU);
            VL_FWRITEF(vlSelf->cva5_sim__DOT__stats_block__DOT__log_file,"%@,%-#\n",
                       -1,&(__Vtemp_he5f5046a__0),64,
                       vlSelf->cva5_sim__DOT__stats_block__DOT__stat_count
                       [0xcU]);
            __Vtemp_he5f5022a__0 = Vcva5_sim___024unit::__Venumtab_enum_name0
                .at(0xdU);
            VL_FWRITEF(vlSelf->cva5_sim__DOT__stats_block__DOT__log_file,"%@,%-#\n",
                       -1,&(__Vtemp_he5f5022a__0),64,
                       vlSelf->cva5_sim__DOT__stats_block__DOT__stat_count
                       [0xdU]);
            __Vtemp_he5f501e9__0 = Vcva5_sim___024unit::__Venumtab_enum_name0
                .at(0xeU);
            VL_FWRITEF(vlSelf->cva5_sim__DOT__stats_block__DOT__log_file,"%@,%-#\n",
                       -1,&(__Vtemp_he5f501e9__0),64,
                       vlSelf->cva5_sim__DOT__stats_block__DOT__stat_count
                       [0xeU]);
            __Vtemp_he5f505b0__0 = Vcva5_sim___024unit::__Venumtab_enum_name0
                .at(0xfU);
            VL_FWRITEF(vlSelf->cva5_sim__DOT__stats_block__DOT__log_file,"%@,%-#\n",
                       -1,&(__Vtemp_he5f505b0__0),64,
                       vlSelf->cva5_sim__DOT__stats_block__DOT__stat_count
                       [0xfU]);
            __Vtemp_he5f5056f__0 = Vcva5_sim___024unit::__Venumtab_enum_name0
                .at(0x10U);
            VL_FWRITEF(vlSelf->cva5_sim__DOT__stats_block__DOT__log_file,"%@,%-#\n",
                       -1,&(__Vtemp_he5f5056f__0),64,
                       vlSelf->cva5_sim__DOT__stats_block__DOT__stat_count
                       [0x10U]);
            __Vtemp_he5f536c9__0 = Vcva5_sim___024unit::__Venumtab_enum_name0
                .at(0x11U);
            VL_FWRITEF(vlSelf->cva5_sim__DOT__stats_block__DOT__log_file,"%@,%-#\n",
                       -1,&(__Vtemp_he5f536c9__0),64,
                       vlSelf->cva5_sim__DOT__stats_block__DOT__stat_count
                       [0x11U]);
            __Vtemp_he5f5370a__0 = Vcva5_sim___024unit::__Venumtab_enum_name0
                .at(0x12U);
            VL_FWRITEF(vlSelf->cva5_sim__DOT__stats_block__DOT__log_file,"%@,%-#\n",
                       -1,&(__Vtemp_he5f5370a__0),64,
                       vlSelf->cva5_sim__DOT__stats_block__DOT__stat_count
                       [0x12U]);
            __Vtemp_he5f5364f__0 = Vcva5_sim___024unit::__Venumtab_enum_name0
                .at(0x13U);
            VL_FWRITEF(vlSelf->cva5_sim__DOT__stats_block__DOT__log_file,"%@,%-#\n",
                       -1,&(__Vtemp_he5f5364f__0),64,
                       vlSelf->cva5_sim__DOT__stats_block__DOT__stat_count
                       [0x13U]);
            __Vtemp_he5f53690__0 = Vcva5_sim___024unit::__Venumtab_enum_name0
                .at(0x14U);
            VL_FWRITEF(vlSelf->cva5_sim__DOT__stats_block__DOT__log_file,"%@,%-#\n",
                       -1,&(__Vtemp_he5f53690__0),64,
                       vlSelf->cva5_sim__DOT__stats_block__DOT__stat_count
                       [0x14U]);
            __Vtemp_he5f4fbcc__0 = Vcva5_sim___024unit::__Venumtab_enum_name0
                .at(0x15U);
            VL_FWRITEF(vlSelf->cva5_sim__DOT__stats_block__DOT__log_file,"%@,%-#\n",
                       -1,&(__Vtemp_he5f4fbcc__0),64,
                       vlSelf->cva5_sim__DOT__stats_block__DOT__stat_count
                       [0x15U]);
            __Vtemp_he5f4fc0b__0 = Vcva5_sim___024unit::__Venumtab_enum_name0
                .at(0x16U);
            VL_FWRITEF(vlSelf->cva5_sim__DOT__stats_block__DOT__log_file,"%@,%-#\n",
                       -1,&(__Vtemp_he5f4fc0b__0),64,
                       vlSelf->cva5_sim__DOT__stats_block__DOT__stat_count
                       [0x16U]);
            __Vtemp_he5f53756__0 = Vcva5_sim___024unit::__Venumtab_enum_name0
                .at(0x17U);
            VL_FWRITEF(vlSelf->cva5_sim__DOT__stats_block__DOT__log_file,"%@,%-#\n",
                       -1,&(__Vtemp_he5f53756__0),64,
                       vlSelf->cva5_sim__DOT__stats_block__DOT__stat_count
                       [0x17U]);
            __Vtemp_he5f53795__0 = Vcva5_sim___024unit::__Venumtab_enum_name0
                .at(0x18U);
            VL_FWRITEF(vlSelf->cva5_sim__DOT__stats_block__DOT__log_file,"%@,%-#\n",
                       -1,&(__Vtemp_he5f53795__0),64,
                       vlSelf->cva5_sim__DOT__stats_block__DOT__stat_count
                       [0x18U]);
            __Vtemp_he5f538cb__0 = Vcva5_sim___024unit::__Venumtab_enum_name0
                .at(0x19U);
            VL_FWRITEF(vlSelf->cva5_sim__DOT__stats_block__DOT__log_file,"%@,%-#\n",
                       -1,&(__Vtemp_he5f538cb__0),64,
                       vlSelf->cva5_sim__DOT__stats_block__DOT__stat_count
                       [0x19U]);
            __Vtemp_he5f5390c__0 = Vcva5_sim___024unit::__Venumtab_enum_name0
                .at(0x1aU);
            VL_FWRITEF(vlSelf->cva5_sim__DOT__stats_block__DOT__log_file,"%@,%-#\n",
                       -1,&(__Vtemp_he5f5390c__0),64,
                       vlSelf->cva5_sim__DOT__stats_block__DOT__stat_count
                       [0x1aU]);
            __Vtemp_he5f53855__0 = Vcva5_sim___024unit::__Venumtab_enum_name0
                .at(0x1bU);
            VL_FWRITEF(vlSelf->cva5_sim__DOT__stats_block__DOT__log_file,"%@,%-#\nMISC_STAT,%-#\nSTORE_STAT,%-#\nLOAD_STAT,%-#\nDIV_STAT,%-#\nMUL_STAT,%-#\nBR_STAT,%-#\nALU_STAT,%-#\n",
                       -1,&(__Vtemp_he5f53855__0),64,
                       vlSelf->cva5_sim__DOT__stats_block__DOT__stat_count
                       [0x1bU],64,vlSelf->cva5_sim__DOT__stats_block__DOT__instruction_mix_stat_count
                       [6U],64,vlSelf->cva5_sim__DOT__stats_block__DOT__instruction_mix_stat_count
                       [5U],64,vlSelf->cva5_sim__DOT__stats_block__DOT__instruction_mix_stat_count
                       [4U],64,vlSelf->cva5_sim__DOT__stats_block__DOT__instruction_mix_stat_count
                       [3U],64,vlSelf->cva5_sim__DOT__stats_block__DOT__instruction_mix_stat_count
                       [2U],64,vlSelf->cva5_sim__DOT__stats_block__DOT__instruction_mix_stat_count
                       [1U],64,vlSelf->cva5_sim__DOT__stats_block__DOT__instruction_mix_stat_count
                       [0U]);
            VL_FCLOSE_I(vlSelf->cva5_sim__DOT__stats_block__DOT__log_file); vlSelf->cva5_sim__DOT__stats_block__DOT__log_file = 0;
        }
    }
    if ((1U & (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_trans_start))) {
        __Vdlyvval__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_region_reg__v0 
            = vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__m_axi_aregion_next;
        __Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_region_reg__v0 = 1U;
        __Vdlyvval__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_m_reg__v0 
            = vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__m_select_next;
        __Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_m_reg__v0 = 1U;
        __Vdlyvval__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_id_reg__v0 
            = (0x3fU & ((IData)(vlSelf->cva5_sim__DOT__s_axi_arid_xbar) 
                        >> 6U));
        __Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_id_reg__v0 = 1U;
    }
    if ((2U & (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_trans_start))) {
        __Vdlyvval__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_region_reg__v1 
            = vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__m_axi_aregion_next;
        __Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_region_reg__v1 = 1U;
        __Vdlyvval__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_m_reg__v1 
            = vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__m_select_next;
        __Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_m_reg__v1 = 1U;
        __Vdlyvval__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_id_reg__v1 
            = (0x3fU & ((IData)(vlSelf->cva5_sim__DOT__s_axi_arid_xbar) 
                        >> 6U));
        __Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_id_reg__v1 = 1U;
    }
    if ((1U & (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_trans_start))) {
        __Vdlyvval__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_region_reg__v0 
            = vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__m_axi_aregion_next;
        __Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_region_reg__v0 = 1U;
        __Vdlyvval__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_m_reg__v0 
            = vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__m_select_next;
        __Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_m_reg__v0 = 1U;
        __Vdlyvval__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_id_reg__v0 
            = (0x3fU & (IData)(vlSelf->cva5_sim__DOT__s_axi_arid_xbar));
        __Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_id_reg__v0 = 1U;
    }
    if ((2U & (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_trans_start))) {
        __Vdlyvval__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_region_reg__v1 
            = vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__m_axi_aregion_next;
        __Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_region_reg__v1 = 1U;
        __Vdlyvval__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_m_reg__v1 
            = vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__m_select_next;
        __Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_m_reg__v1 = 1U;
        __Vdlyvval__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_id_reg__v1 
            = (0x3fU & (IData)(vlSelf->cva5_sim__DOT__s_axi_arid_xbar));
        __Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_id_reg__v1 = 1U;
    }
    if ((1U & (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_trans_start))) {
        __Vdlyvval__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_region_reg__v0 
            = vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__m_axi_aregion_next;
        __Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_region_reg__v0 = 1U;
        __Vdlyvval__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_m_reg__v0 
            = vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__m_select_next;
        __Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_m_reg__v0 = 1U;
        __Vdlyvval__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_id_reg__v0 
            = (0x3fU & ((IData)(vlSelf->cva5_sim__DOT__s_axi_awid_xbar) 
                        >> 6U));
        __Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_id_reg__v0 = 1U;
    }
    if ((2U & (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_trans_start))) {
        __Vdlyvval__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_region_reg__v1 
            = vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__m_axi_aregion_next;
        __Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_region_reg__v1 = 1U;
        __Vdlyvval__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_m_reg__v1 
            = vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__m_select_next;
        __Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_m_reg__v1 = 1U;
        __Vdlyvval__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_id_reg__v1 
            = (0x3fU & ((IData)(vlSelf->cva5_sim__DOT__s_axi_awid_xbar) 
                        >> 6U));
        __Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_id_reg__v1 = 1U;
    }
    if ((1U & (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_trans_start))) {
        __Vdlyvval__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_region_reg__v0 
            = vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__m_axi_aregion_next;
        __Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_region_reg__v0 = 1U;
        __Vdlyvval__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_m_reg__v0 
            = vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__m_select_next;
        __Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_m_reg__v0 = 1U;
        __Vdlyvval__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_id_reg__v0 
            = (0x3fU & (IData)(vlSelf->cva5_sim__DOT__s_axi_awid_xbar));
        __Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_id_reg__v0 = 1U;
    }
    if ((2U & (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_trans_start))) {
        __Vdlyvval__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_region_reg__v1 
            = vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__m_axi_aregion_next;
        __Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_region_reg__v1 = 1U;
        __Vdlyvval__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_m_reg__v1 
            = vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__m_select_next;
        __Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_m_reg__v1 = 1U;
        __Vdlyvval__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_id_reg__v1 
            = (0x3fU & (IData)(vlSelf->cva5_sim__DOT__s_axi_awid_xbar));
        __Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_id_reg__v1 = 1U;
    }
    if ((1U & (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__ras_block__DOT____Vcellinp__read_index_fifo__rst))) {
        __Vdly__cva5_sim__DOT__cpu__DOT__ras_block__DOT__read_index_fifo__DOT__gen_width_3_plus__DOT__write_index = 0U;
        __Vdly__cva5_sim__DOT__cpu__DOT__ras_block__DOT__read_index_fifo__DOT__gen_width_3_plus__DOT__read_index = 0U;
    } else {
        if (vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__ras.branch_fetched) {
            __Vdly__cva5_sim__DOT__cpu__DOT__ras_block__DOT__read_index_fifo__DOT__gen_width_3_plus__DOT__write_index 
                = ((6U & ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__ras_block__DOT__read_index_fifo__DOT__gen_width_3_plus__DOT__write_index) 
                          << 1U)) | (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__ras_block__DOT__read_index_fifo__DOT__gen_width_3_plus__DOT__lfsr_write_index__DOT__feedback));
        }
        if (vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__ras_block__DOT__ri_fifo.pop) {
            __Vdly__cva5_sim__DOT__cpu__DOT__ras_block__DOT__read_index_fifo__DOT__gen_width_3_plus__DOT__read_index 
                = ((6U & ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__ras_block__DOT__read_index_fifo__DOT__gen_width_3_plus__DOT__read_index) 
                          << 1U)) | (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__ras_block__DOT__read_index_fifo__DOT__gen_width_3_plus__DOT__lfsr_read_index__DOT__feedback));
        }
    }
    if (vlSelf->cva5_sim__DOT__cpu__DOT__decode_advance) {
        __Vdlyvval__cva5_sim__DOT__cpu__DOT__register_file_block__DOT__decode_inuse_r__v0 
            = vlSelf->cva5_sim__DOT__cpu__DOT__register_file_block__DOT__decode_inuse
            [0U];
        __Vdlyvset__cva5_sim__DOT__cpu__DOT__register_file_block__DOT__decode_inuse_r__v0 = 1U;
        __Vdlyvval__cva5_sim__DOT__cpu__DOT__register_file_block__DOT__decode_inuse_r__v1 
            = vlSelf->cva5_sim__DOT__cpu__DOT__register_file_block__DOT__decode_inuse
            [1U];
        __Vdlyvval__cva5_sim__DOT__cpu__DOT__id_block__DOT__uses_rd_table__v0 
            = ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__uses_rd) 
               & (0U != (0x1fU & (vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT____Vcellinp__gen_decode_exceptions__DOT__illegal_op_check__instruction 
                                  >> 7U))));
        __Vdlyvset__cva5_sim__DOT__cpu__DOT__id_block__DOT__uses_rd_table__v0 = 1U;
        __Vdlyvdim0__cva5_sim__DOT__cpu__DOT__id_block__DOT__uses_rd_table__v0 
            = vlSelf->cva5_sim__DOT__cpu__DOT__id_block__DOT__decode_id;
        __Vdlyvval__cva5_sim__DOT__cpu__DOT__id_block__DOT__exception_unit_table__v0 
            = vlSelf->cva5_sim__DOT__cpu__DOT__decode_exception_unit;
        __Vdlyvset__cva5_sim__DOT__cpu__DOT__id_block__DOT__exception_unit_table__v0 = 1U;
        __Vdlyvdim0__cva5_sim__DOT__cpu__DOT__id_block__DOT__exception_unit_table__v0 
            = vlSelf->cva5_sim__DOT__cpu__DOT__id_block__DOT__decode_id;
        __Vdlyvval__cva5_sim__DOT__cpu__DOT__register_file_block__DOT__rs_data_set_r__v0 
            = vlSelf->cva5_sim__DOT__cpu__DOT__register_file_block__DOT__rs_data_set
            [0U][0U];
        __Vdlyvset__cva5_sim__DOT__cpu__DOT__register_file_block__DOT__rs_data_set_r__v0 = 1U;
        __Vdlyvval__cva5_sim__DOT__cpu__DOT__register_file_block__DOT__rs_data_set_r__v1 
            = vlSelf->cva5_sim__DOT__cpu__DOT__register_file_block__DOT__rs_data_set
            [0U][1U];
        __Vdlyvval__cva5_sim__DOT__cpu__DOT__register_file_block__DOT__rs_data_set_r__v2 
            = vlSelf->cva5_sim__DOT__cpu__DOT__register_file_block__DOT__rs_data_set
            [1U][0U];
        __Vdlyvval__cva5_sim__DOT__cpu__DOT__register_file_block__DOT__rs_data_set_r__v3 
            = vlSelf->cva5_sim__DOT__cpu__DOT__register_file_block__DOT__rs_data_set
            [1U][1U];
    }
    if ((2U & (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__bp_block__DOT__tag_update_way))) {
        __Vdlyvval__cva5_sim__DOT__cpu__DOT__bp_block__DOT__genblk1__DOT__gen_branch_tag_banks__BRA__1__KET____DOT__tag_bank__DOT__branch_ram__v0 
            = vlSelf->cva5_sim__DOT__cpu__DOT__bp_block__DOT__ex_entry;
        __Vdlyvset__cva5_sim__DOT__cpu__DOT__bp_block__DOT__genblk1__DOT__gen_branch_tag_banks__BRA__1__KET____DOT__tag_bank__DOT__branch_ram__v0 = 1U;
        __Vdlyvdim0__cva5_sim__DOT__cpu__DOT__bp_block__DOT__genblk1__DOT__gen_branch_tag_banks__BRA__1__KET____DOT__tag_bank__DOT__branch_ram__v0 
            = vlSelf->cva5_sim__DOT__cpu__DOT__bp_block__DOT____Vcellinp__genblk1__DOT__gen_branch_tag_banks__BRA__1__KET____DOT__tag_bank__write_addr;
    }
    if ((1U & (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__bp_block__DOT__tag_update_way))) {
        __Vdlyvval__cva5_sim__DOT__cpu__DOT__bp_block__DOT__genblk1__DOT__gen_branch_tag_banks__BRA__0__KET____DOT__tag_bank__DOT__branch_ram__v0 
            = vlSelf->cva5_sim__DOT__cpu__DOT__bp_block__DOT__ex_entry;
        __Vdlyvset__cva5_sim__DOT__cpu__DOT__bp_block__DOT__genblk1__DOT__gen_branch_tag_banks__BRA__0__KET____DOT__tag_bank__DOT__branch_ram__v0 = 1U;
        __Vdlyvdim0__cva5_sim__DOT__cpu__DOT__bp_block__DOT__genblk1__DOT__gen_branch_tag_banks__BRA__0__KET____DOT__tag_bank__DOT__branch_ram__v0 
            = vlSelf->cva5_sim__DOT__cpu__DOT__bp_block__DOT____Vcellinp__genblk1__DOT__gen_branch_tag_banks__BRA__0__KET____DOT__tag_bank__write_addr;
    }
    if (vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__tag_banks__DOT____Vcellinp__tag_bank_gen__BRA__0__KET____DOT__dtag_bank__en_a) {
        if (vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__load_l1_arb_ack) {
            __Vdlyvval__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__tag_banks__DOT__tag_bank_gen__BRA__0__KET____DOT__dtag_bank__DOT__tag_entry__v0 
                = vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__tag_banks__DOT__new_tagline;
            __Vdlyvset__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__tag_banks__DOT__tag_bank_gen__BRA__0__KET____DOT__dtag_bank__DOT__tag_entry__v0 = 1U;
            __Vdlyvdim0__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__tag_banks__DOT__tag_bank_gen__BRA__0__KET____DOT__dtag_bank__DOT__tag_entry__v0 
                = vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__tag_banks__DOT__porta_addr;
        }
        if ((1U & (~ (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__load_l1_arb_ack)))) {
            vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__tag_banks__DOT____Vcellout__tag_bank_gen__BRA__0__KET____DOT__dtag_bank__data_out_a 
                = vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__tag_banks__DOT__tag_bank_gen__BRA__0__KET____DOT__dtag_bank__DOT__tag_entry
                [vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__tag_banks__DOT__porta_addr];
        }
    }
    vlSelf->cva5_sim__DOT__cpu__DOT__ras_block__DOT__read_index_fifo__DOT__gen_width_3_plus__DOT__inflight_count 
        = ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__ras_block__DOT____Vcellinp__read_index_fifo__rst)
            ? 0U : (0xfU & (((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__ras_block__DOT__read_index_fifo__DOT__gen_width_3_plus__DOT__inflight_count) 
                             + (IData)(vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__ras_block__DOT__ri_fifo.pop)) 
                            - (IData)(vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__ras.branch_fetched))));
    if (vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__ras.branch_fetched) {
        __Vdlyvval__cva5_sim__DOT__cpu__DOT__ras_block__DOT__read_index_fifo__DOT__gen_width_3_plus__DOT__write_port__DOT__ram__v0 
            = vlSelf->cva5_sim__DOT__cpu__DOT__ras_block__DOT__read_index;
        __Vdlyvset__cva5_sim__DOT__cpu__DOT__ras_block__DOT__read_index_fifo__DOT__gen_width_3_plus__DOT__write_port__DOT__ram__v0 = 1U;
        __Vdlyvdim0__cva5_sim__DOT__cpu__DOT__ras_block__DOT__read_index_fifo__DOT__gen_width_3_plus__DOT__write_port__DOT__ram__v0 
            = vlSelf->cva5_sim__DOT__cpu__DOT__ras_block__DOT__read_index_fifo__DOT__gen_width_3_plus__DOT__write_index;
    }
    __Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__mask_off__v1 
        = (4U & ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src1__DOT__curr_off_out) 
                 << 2U));
    __Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__mask_off__v2 
        = (6U & ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src1__DOT__curr_off_out) 
                 << 1U));
    __Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__mask_off__v3 
        = (7U & (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src1__DOT__curr_off_out));
    if (vlSelf->cva5_sim__DOT__cpu__DOT__fetch_complete) {
        __Vdlyvval__cva5_sim__DOT__cpu__DOT__id_block__DOT__fetch_metadata_table__v0 
            = (1U | ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__valid_fetch_result) 
                     << 5U));
        __Vdlyvset__cva5_sim__DOT__cpu__DOT__id_block__DOT__fetch_metadata_table__v0 = 1U;
        __Vdlyvdim0__cva5_sim__DOT__cpu__DOT__id_block__DOT__fetch_metadata_table__v0 
            = vlSelf->cva5_sim__DOT__cpu__DOT__fetch_id;
        __Vdlyvval__cva5_sim__DOT__cpu__DOT__id_block__DOT__instruction_table__v0 
            = vlSelf->cva5_sim__DOT__cpu__DOT__fetch_instruction;
        __Vdlyvset__cva5_sim__DOT__cpu__DOT__id_block__DOT__instruction_table__v0 = 1U;
        __Vdlyvdim0__cva5_sim__DOT__cpu__DOT__id_block__DOT__instruction_table__v0 
            = vlSelf->cva5_sim__DOT__cpu__DOT__fetch_id;
    }
    if ((1U & (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vr_in_en))) {
        vlSelf->__Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__vr__DOT__vec_data__v0 
            = (0xffU & (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vr_in_data));
        vlSelf->__Vdlyvset__cva5_sim__DOT__x_rvv_proc_main__DOT__vr__DOT__vec_data__v0 = 1U;
        vlSelf->__Vdlyvlsb__cva5_sim__DOT__x_rvv_proc_main__DOT__vr__DOT__vec_data__v0 = 0U;
        vlSelf->__Vdlyvdim0__cva5_sim__DOT__x_rvv_proc_main__DOT__vr__DOT__vec_data__v0 
            = (0x1fffU & (((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vr_in_addr) 
                           << 8U) + (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vr_in_off)));
    }
    if ((2U & (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vr_in_en))) {
        vlSelf->__Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__vr__DOT__vec_data__v1 
            = (0xffU & (IData)((vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vr_in_data 
                                >> 8U)));
        vlSelf->__Vdlyvset__cva5_sim__DOT__x_rvv_proc_main__DOT__vr__DOT__vec_data__v1 = 1U;
        vlSelf->__Vdlyvlsb__cva5_sim__DOT__x_rvv_proc_main__DOT__vr__DOT__vec_data__v1 = 8U;
        vlSelf->__Vdlyvdim0__cva5_sim__DOT__x_rvv_proc_main__DOT__vr__DOT__vec_data__v1 
            = (0x1fffU & (((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vr_in_addr) 
                           << 8U) + (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vr_in_off)));
    }
    if ((4U & (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vr_in_en))) {
        vlSelf->__Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__vr__DOT__vec_data__v2 
            = (0xffU & (IData)((vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vr_in_data 
                                >> 0x10U)));
        vlSelf->__Vdlyvset__cva5_sim__DOT__x_rvv_proc_main__DOT__vr__DOT__vec_data__v2 = 1U;
        vlSelf->__Vdlyvlsb__cva5_sim__DOT__x_rvv_proc_main__DOT__vr__DOT__vec_data__v2 = 0x10U;
        vlSelf->__Vdlyvdim0__cva5_sim__DOT__x_rvv_proc_main__DOT__vr__DOT__vec_data__v2 
            = (0x1fffU & (((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vr_in_addr) 
                           << 8U) + (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vr_in_off)));
    }
    if ((8U & (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vr_in_en))) {
        vlSelf->__Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__vr__DOT__vec_data__v3 
            = (0xffU & (IData)((vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vr_in_data 
                                >> 0x18U)));
        vlSelf->__Vdlyvset__cva5_sim__DOT__x_rvv_proc_main__DOT__vr__DOT__vec_data__v3 = 1U;
        vlSelf->__Vdlyvlsb__cva5_sim__DOT__x_rvv_proc_main__DOT__vr__DOT__vec_data__v3 = 0x18U;
        vlSelf->__Vdlyvdim0__cva5_sim__DOT__x_rvv_proc_main__DOT__vr__DOT__vec_data__v3 
            = (0x1fffU & (((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vr_in_addr) 
                           << 8U) + (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vr_in_off)));
    }
    if ((0x10U & (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vr_in_en))) {
        vlSelf->__Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__vr__DOT__vec_data__v4 
            = (0xffU & (IData)((vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vr_in_data 
                                >> 0x20U)));
        vlSelf->__Vdlyvset__cva5_sim__DOT__x_rvv_proc_main__DOT__vr__DOT__vec_data__v4 = 1U;
        vlSelf->__Vdlyvlsb__cva5_sim__DOT__x_rvv_proc_main__DOT__vr__DOT__vec_data__v4 = 0x20U;
        vlSelf->__Vdlyvdim0__cva5_sim__DOT__x_rvv_proc_main__DOT__vr__DOT__vec_data__v4 
            = (0x1fffU & (((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vr_in_addr) 
                           << 8U) + (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vr_in_off)));
    }
    if ((0x20U & (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vr_in_en))) {
        vlSelf->__Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__vr__DOT__vec_data__v5 
            = (0xffU & (IData)((vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vr_in_data 
                                >> 0x28U)));
        vlSelf->__Vdlyvset__cva5_sim__DOT__x_rvv_proc_main__DOT__vr__DOT__vec_data__v5 = 1U;
        vlSelf->__Vdlyvlsb__cva5_sim__DOT__x_rvv_proc_main__DOT__vr__DOT__vec_data__v5 = 0x28U;
        vlSelf->__Vdlyvdim0__cva5_sim__DOT__x_rvv_proc_main__DOT__vr__DOT__vec_data__v5 
            = (0x1fffU & (((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vr_in_addr) 
                           << 8U) + (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vr_in_off)));
    }
    if ((0x40U & (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vr_in_en))) {
        vlSelf->__Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__vr__DOT__vec_data__v6 
            = (0xffU & (IData)((vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vr_in_data 
                                >> 0x30U)));
        vlSelf->__Vdlyvset__cva5_sim__DOT__x_rvv_proc_main__DOT__vr__DOT__vec_data__v6 = 1U;
        vlSelf->__Vdlyvlsb__cva5_sim__DOT__x_rvv_proc_main__DOT__vr__DOT__vec_data__v6 = 0x30U;
        vlSelf->__Vdlyvdim0__cva5_sim__DOT__x_rvv_proc_main__DOT__vr__DOT__vec_data__v6 
            = (0x1fffU & (((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vr_in_addr) 
                           << 8U) + (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vr_in_off)));
    }
    if ((0x80U & (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vr_in_en))) {
        vlSelf->__Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__vr__DOT__vec_data__v7 
            = (0xffU & (IData)((vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vr_in_data 
                                >> 0x38U)));
        vlSelf->__Vdlyvset__cva5_sim__DOT__x_rvv_proc_main__DOT__vr__DOT__vec_data__v7 = 1U;
        vlSelf->__Vdlyvlsb__cva5_sim__DOT__x_rvv_proc_main__DOT__vr__DOT__vec_data__v7 = 0x38U;
        vlSelf->__Vdlyvdim0__cva5_sim__DOT__x_rvv_proc_main__DOT__vr__DOT__vec_data__v7 
            = (0x1fffU & (((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vr_in_addr) 
                           << 8U) + (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vr_in_off)));
    }
    if (vlSymsp->TOP__cva5_sim__DOT__l2.wr_data_push) {
        __Vdlyvval__cva5_sim__DOT__arb__DOT__data_fifo_block__DOT__gen_width_3_plus__DOT__write_port__DOT__ram__v0 
            = ((vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__stage2_store[1U] 
                << 0x1fU) | (vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__stage2_store[0U] 
                             >> 1U));
        __Vdlyvset__cva5_sim__DOT__arb__DOT__data_fifo_block__DOT__gen_width_3_plus__DOT__write_port__DOT__ram__v0 = 1U;
        __Vdlyvdim0__cva5_sim__DOT__arb__DOT__data_fifo_block__DOT__gen_width_3_plus__DOT__write_port__DOT__ram__v0 
            = vlSelf->cva5_sim__DOT__arb__DOT__data_fifo_block__DOT__gen_width_3_plus__DOT__write_index;
    }
    __Vdly__cva5_sim__DOT__stats_block__DOT__en = (
                                                   (~ (IData)(vlSelf->rst)) 
                                                   & (((IData)(vlSelf->cva5_sim__DOT__stats_block__DOT__en) 
                                                       & (~ (IData)(vlSelf->cva5_sim__DOT__end_collection))) 
                                                      | (IData)(vlSelf->cva5_sim__DOT__start_collection)));
    if ((1U & (IData)(vlSelf->rst))) {
        __Vdly__cva5_sim__DOT__cpu__DOT__renamer_block__DOT__inuse_list_fifo__DOT__gen_width_3_plus__DOT__write_index = 0U;
        __Vdly__cva5_sim__DOT__arb__DOT__data_fifo_block__DOT__gen_width_3_plus__DOT__write_index = 0U;
        __Vdly__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__load_queue_fifo__DOT__gen_width_3_plus__DOT__write_index = 0U;
        __Vdly__cva5_sim__DOT__arb__DOT__data_fifo_block__DOT__gen_width_3_plus__DOT__read_index = 0U;
        __Vdly__cva5_sim__DOT__id_list_fifo__DOT__gen_width_3_plus__DOT__write_index = 0U;
        __Vdly__cva5_sim__DOT__arb__DOT__request_fifo_block__DOT__gen_width_3_plus__DOT__write_index = 0U;
        __Vdly__cva5_sim__DOT__arb__DOT__request_fifo_block__DOT__gen_width_3_plus__DOT__read_index = 0U;
        __Vdly__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__load_queue_fifo__DOT__gen_width_3_plus__DOT__read_index = 0U;
        __Vdly__cva5_sim__DOT__id_list_fifo__DOT__gen_width_3_plus__DOT__read_index = 0U;
        __Vdly__cva5_sim__DOT__cpu__DOT__renamer_block__DOT__inuse_list_fifo__DOT__gen_width_3_plus__DOT__read_index = 0U;
    } else {
        if (vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__renamer_block__DOT__inuse_list.potential_push) {
            __Vdly__cva5_sim__DOT__cpu__DOT__renamer_block__DOT__inuse_list_fifo__DOT__gen_width_3_plus__DOT__write_index 
                = ((0x1eU & ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__inuse_list_fifo__DOT__gen_width_3_plus__DOT__write_index) 
                             << 1U)) | (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__inuse_list_fifo__DOT__gen_width_3_plus__DOT__lfsr_write_index__DOT__feedback));
        }
        if (vlSymsp->TOP__cva5_sim__DOT__l2.wr_data_push) {
            __Vdly__cva5_sim__DOT__arb__DOT__data_fifo_block__DOT__gen_width_3_plus__DOT__write_index 
                = ((0xeU & ((IData)(vlSelf->cva5_sim__DOT__arb__DOT__data_fifo_block__DOT__gen_width_3_plus__DOT__write_index) 
                            << 1U)) | (IData)(vlSelf->cva5_sim__DOT__arb__DOT__data_fifo_block__DOT__gen_width_3_plus__DOT__lfsr_write_index__DOT__feedback));
        }
        if (vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__lq.push) {
            __Vdly__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__load_queue_fifo__DOT__gen_width_3_plus__DOT__write_index 
                = ((6U & ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__load_queue_fifo__DOT__gen_width_3_plus__DOT__write_index) 
                          << 1U)) | (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__load_queue_fifo__DOT__gen_width_3_plus__DOT__lfsr_write_index__DOT__feedback));
        }
        if (vlSelf->cva5_sim__DOT__arb__DOT__write_pop) {
            __Vdly__cva5_sim__DOT__arb__DOT__data_fifo_block__DOT__gen_width_3_plus__DOT__read_index 
                = ((0xeU & ((IData)(vlSelf->cva5_sim__DOT__arb__DOT__data_fifo_block__DOT__gen_width_3_plus__DOT__read_index) 
                            << 1U)) | (IData)(vlSelf->cva5_sim__DOT__arb__DOT__data_fifo_block__DOT__gen_width_3_plus__DOT__lfsr_read_index__DOT__feedback));
        }
        if ((0x20U & (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__issue_to))) {
            __Vdly__cva5_sim__DOT__id_list_fifo__DOT__gen_width_3_plus__DOT__write_index 
                = ((6U & ((IData)(vlSelf->cva5_sim__DOT__id_list_fifo__DOT__gen_width_3_plus__DOT__write_index) 
                          << 1U)) | (IData)(vlSelf->cva5_sim__DOT__id_list_fifo__DOT__gen_width_3_plus__DOT__lfsr_write_index__DOT__feedback));
        }
        if (vlSymsp->TOP__cva5_sim__DOT__l2.request_push) {
            __Vdly__cva5_sim__DOT__arb__DOT__request_fifo_block__DOT__gen_width_3_plus__DOT__write_index 
                = ((0xeU & ((IData)(vlSelf->cva5_sim__DOT__arb__DOT__request_fifo_block__DOT__gen_width_3_plus__DOT__write_index) 
                            << 1U)) | (IData)(vlSelf->cva5_sim__DOT__arb__DOT__request_fifo_block__DOT__gen_width_3_plus__DOT__lfsr_write_index__DOT__feedback));
        }
        if (vlSymsp->TOP__cva5_sim__DOT__arb__DOT__request_fifo.pop) {
            __Vdly__cva5_sim__DOT__arb__DOT__request_fifo_block__DOT__gen_width_3_plus__DOT__read_index 
                = ((0xeU & ((IData)(vlSelf->cva5_sim__DOT__arb__DOT__request_fifo_block__DOT__gen_width_3_plus__DOT__read_index) 
                            << 1U)) | (IData)(vlSelf->cva5_sim__DOT__arb__DOT__request_fifo_block__DOT__gen_width_3_plus__DOT__lfsr_read_index__DOT__feedback));
        }
        if (vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__sub_unit_load_issue) {
            __Vdly__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__load_queue_fifo__DOT__gen_width_3_plus__DOT__read_index 
                = ((6U & ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__load_queue_fifo__DOT__gen_width_3_plus__DOT__read_index) 
                          << 1U)) | (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__load_queue_fifo__DOT__gen_width_3_plus__DOT__lfsr_read_index__DOT__feedback));
        }
        if (vlSelf->cva5_sim__DOT__resp_valid) {
            __Vdly__cva5_sim__DOT__id_list_fifo__DOT__gen_width_3_plus__DOT__read_index 
                = ((6U & ((IData)(vlSelf->cva5_sim__DOT__id_list_fifo__DOT__gen_width_3_plus__DOT__read_index) 
                          << 1U)) | (IData)(vlSelf->cva5_sim__DOT__id_list_fifo__DOT__gen_width_3_plus__DOT__lfsr_read_index__DOT__feedback));
        }
        if ((0x20U & (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__retire))) {
            __Vdly__cva5_sim__DOT__cpu__DOT__renamer_block__DOT__inuse_list_fifo__DOT__gen_width_3_plus__DOT__read_index 
                = ((0x1eU & ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__inuse_list_fifo__DOT__gen_width_3_plus__DOT__read_index) 
                             << 1U)) | (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__inuse_list_fifo__DOT__gen_width_3_plus__DOT__lfsr_read_index__DOT__feedback));
        }
    }
    vlSelf->__Vdly__cva5_sim__DOT__cpu__DOT__gen_div__DOT__div_unit_block__DOT__divider_block__DOT__running 
        = ((~ (IData)(vlSelf->rst)) & (((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__gen_div__DOT__div_unit_block__DOT__divider_block__DOT__running) 
                                        & (~ (1U & 
                                              (((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__gen_div__DOT__div_unit_block__DOT__divider_block__DOT__cycles_remaining) 
                                                - (IData)(1U)) 
                                               >> 4U)))) 
                                       | ((IData)(vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__gen_div__DOT__div_unit_block__DOT__div_core.start) 
                                          & (~ (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__gen_div__DOT__div_unit_block__DOT__divider_block__DOT__divisor_greater_than_dividend)))));
    if (vlSelf->cva5_sim__DOT__cpu__DOT__pc_id_assigned) {
        __Vdlyvval__cva5_sim__DOT__cpu__DOT__bp_block__DOT__branch_metadata_table__v0 
            = ((((0x2bU >= (0x3fU & ((IData)(0x16U) 
                                     * (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__bp_block__DOT__hit_way))))
                  ? (3U & (IData)((vlSelf->cva5_sim__DOT__cpu__DOT__bp_block__DOT__if_entry 
                                   >> (0x3fU & ((IData)(0x16U) 
                                                * (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__bp_block__DOT__hit_way))))))
                  : 0U) << 3U) | (((IData)((0U != (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__bp_block__DOT__tag_matches))) 
                                   << 2U) | ((0U != (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__bp_block__DOT__tag_matches))
                                              ? (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__bp_block__DOT__tag_matches)
                                              : (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__bp_block__DOT__replacement_way))));
        __Vdlyvset__cva5_sim__DOT__cpu__DOT__bp_block__DOT__branch_metadata_table__v0 = 1U;
        __Vdlyvdim0__cva5_sim__DOT__cpu__DOT__bp_block__DOT__branch_metadata_table__v0 
            = vlSelf->cva5_sim__DOT__cpu__DOT__pc_id;
        __Vdlyvval__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__attributes_fifo__DOT__gen_width_two__DOT__shift_reg__v0 
            = vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__fetch_attr_next;
        __Vdlyvset__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__attributes_fifo__DOT__gen_width_two__DOT__shift_reg__v0 = 1U;
        __Vdlyvval__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__attributes_fifo__DOT__gen_width_two__DOT__shift_reg__v1 
            = vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__attributes_fifo__DOT__gen_width_two__DOT__shift_reg
            [0U];
        __Vdlyvval__cva5_sim__DOT__cpu__DOT__id_block__DOT__pc_table__v0 
            = vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__pc;
        __Vdlyvset__cva5_sim__DOT__cpu__DOT__id_block__DOT__pc_table__v0 = 1U;
        __Vdlyvdim0__cva5_sim__DOT__cpu__DOT__id_block__DOT__pc_table__v0 
            = vlSelf->cva5_sim__DOT__cpu__DOT__pc_id;
    }
    if (vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__store_tag_hit_way) {
        if ((2U & vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__stage2_store[1U])) {
            __Vdlyvval__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_bank_gen__BRA__0__KET____DOT__data_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v4 
                = (0xffU & (vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__stage2_store[0U] 
                            >> 1U));
            __Vdlyvset__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_bank_gen__BRA__0__KET____DOT__data_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v4 = 1U;
            __Vdlyvlsb__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_bank_gen__BRA__0__KET____DOT__data_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v4 = 0U;
            __Vdlyvdim0__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_bank_gen__BRA__0__KET____DOT__data_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v4 
                = vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT____Vcellinp__data_bank_gen__BRA__0__KET____DOT__data_bank__addr_b;
        }
        if ((4U & vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__stage2_store[1U])) {
            __Vdlyvval__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_bank_gen__BRA__0__KET____DOT__data_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v5 
                = (0xffU & (vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__stage2_store[0U] 
                            >> 9U));
            __Vdlyvset__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_bank_gen__BRA__0__KET____DOT__data_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v5 = 1U;
            __Vdlyvlsb__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_bank_gen__BRA__0__KET____DOT__data_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v5 = 8U;
            __Vdlyvdim0__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_bank_gen__BRA__0__KET____DOT__data_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v5 
                = vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT____Vcellinp__data_bank_gen__BRA__0__KET____DOT__data_bank__addr_b;
        }
        if ((8U & vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__stage2_store[1U])) {
            __Vdlyvval__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_bank_gen__BRA__0__KET____DOT__data_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v6 
                = (0xffU & (vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__stage2_store[0U] 
                            >> 0x11U));
            __Vdlyvset__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_bank_gen__BRA__0__KET____DOT__data_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v6 = 1U;
            __Vdlyvlsb__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_bank_gen__BRA__0__KET____DOT__data_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v6 = 0x10U;
            __Vdlyvdim0__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_bank_gen__BRA__0__KET____DOT__data_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v6 
                = vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT____Vcellinp__data_bank_gen__BRA__0__KET____DOT__data_bank__addr_b;
        }
        if ((0x10U & vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__stage2_store[1U])) {
            __Vdlyvval__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_bank_gen__BRA__0__KET____DOT__data_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v7 
                = (0xffU & ((vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__stage2_store[1U] 
                             << 7U) | (vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__stage2_store[0U] 
                                       >> 0x19U)));
            __Vdlyvset__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_bank_gen__BRA__0__KET____DOT__data_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v7 = 1U;
            __Vdlyvlsb__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_bank_gen__BRA__0__KET____DOT__data_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v7 = 0x18U;
            __Vdlyvdim0__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_bank_gen__BRA__0__KET____DOT__data_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v7 
                = vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT____Vcellinp__data_bank_gen__BRA__0__KET____DOT__data_bank__addr_b;
        }
        vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_bank_gen__BRA__0__KET____DOT__data_bank__DOT__data_out_b 
            = ((0xffffff00U & vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_bank_gen__BRA__0__KET____DOT__data_bank__DOT__data_out_b) 
               | (0xffU & ((2U & vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__stage2_store[1U])
                            ? ((vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__stage2_store[0U] 
                                << 0x1fU) | (vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__stage2_store[0U] 
                                             >> 1U))
                            : vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_bank_gen__BRA__0__KET____DOT__data_bank__DOT__genblk1__DOT__ram_block__DOT__ram
                           [vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT____Vcellinp__data_bank_gen__BRA__0__KET____DOT__data_bank__addr_b])));
        vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_bank_gen__BRA__0__KET____DOT__data_bank__DOT__data_out_b 
            = ((0xffff00ffU & vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_bank_gen__BRA__0__KET____DOT__data_bank__DOT__data_out_b) 
               | (0xff00U & (((4U & vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__stage2_store[1U])
                               ? ((vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__stage2_store[0U] 
                                   << 0x17U) | (vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__stage2_store[0U] 
                                                >> 9U))
                               : (vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_bank_gen__BRA__0__KET____DOT__data_bank__DOT__genblk1__DOT__ram_block__DOT__ram
                                  [vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT____Vcellinp__data_bank_gen__BRA__0__KET____DOT__data_bank__addr_b] 
                                  >> 8U)) << 8U)));
        vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_bank_gen__BRA__0__KET____DOT__data_bank__DOT__data_out_b 
            = ((0xff00ffffU & vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_bank_gen__BRA__0__KET____DOT__data_bank__DOT__data_out_b) 
               | (0xff0000U & (((8U & vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__stage2_store[1U])
                                 ? ((vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__stage2_store[0U] 
                                     << 0xfU) | (vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__stage2_store[0U] 
                                                 >> 0x11U))
                                 : (vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_bank_gen__BRA__0__KET____DOT__data_bank__DOT__genblk1__DOT__ram_block__DOT__ram
                                    [vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT____Vcellinp__data_bank_gen__BRA__0__KET____DOT__data_bank__addr_b] 
                                    >> 0x10U)) << 0x10U)));
        vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_bank_gen__BRA__0__KET____DOT__data_bank__DOT__data_out_b 
            = ((0xffffffU & vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_bank_gen__BRA__0__KET____DOT__data_bank__DOT__data_out_b) 
               | (((0x10U & vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__stage2_store[1U])
                    ? ((vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__stage2_store[1U] 
                        << 7U) | (vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__stage2_store[0U] 
                                  >> 0x19U)) : (vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_bank_gen__BRA__0__KET____DOT__data_bank__DOT__genblk1__DOT__ram_block__DOT__ram
                                                [vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT____Vcellinp__data_bank_gen__BRA__0__KET____DOT__data_bank__addr_b] 
                                                >> 0x18U)) 
                  << 0x18U));
    }
    __Vdly__cva5_sim__DOT__arb__DOT__aw_complete_r 
        = ((~ (IData)(vlSelf->rst)) & (((IData)(vlSelf->cva5_sim__DOT__arb__DOT__aw_complete_r) 
                                        | (IData)(vlSelf->cva5_sim__DOT__arb__DOT__aw_complete)) 
                                       & (~ (IData)(vlSelf->cva5_sim__DOT__arb__DOT__write_pop))));
    if (((IData)(vlSelf->rst) | (3U == vlSelf->cva5_sim__DOT__cpu__DOT__gc_unit_block__DOT__next_state))) {
        __Vdly__cva5_sim__DOT__cpu__DOT__gc_unit_block__DOT__state_counter = 0U;
    } else if (((2U == vlSelf->cva5_sim__DOT__cpu__DOT__gc_unit_block__DOT__next_state) 
                | (4U == vlSelf->cva5_sim__DOT__cpu__DOT__gc_unit_block__DOT__next_state))) {
        __Vdly__cva5_sim__DOT__cpu__DOT__gc_unit_block__DOT__state_counter 
            = (0x7fU & ((IData)(1U) + (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__gc_unit_block__DOT__state_counter)));
    }
    vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__commit_in_progress 
        = ((~ (IData)(vlSelf->rst)) & (((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__commit_in_progress) 
                                        & (~ ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__issue_to) 
                                              >> 2U))) 
                                       | (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__commit)));
    __Vdly__cva5_sim__DOT__arb__DOT__w_complete_r = 
        ((~ (IData)(vlSelf->rst)) & (((IData)(vlSelf->cva5_sim__DOT__arb__DOT__w_complete_r) 
                                      | (IData)(vlSelf->cva5_sim__DOT__arb__DOT__w_complete)) 
                                     & (~ (IData)(vlSelf->cva5_sim__DOT__arb__DOT__write_pop))));
    __Vdly__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__released 
        = (((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__released) 
            | (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__newly_released)) 
           & (~ (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__new_request_one_hot)));
    __Vdly__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__word_count 
        = ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__dcache_load_request)
            ? 0U : (3U & ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__word_count) 
                          + (IData)(vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__l1_response__BRA__0__KET__.data_valid))));
    vlSelf->cva5_sim__DOT__cpu__DOT__gc_unit_block__DOT__ifence_in_progress 
        = (1U & ((~ (IData)(vlSelf->rst)) & (((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__gc_unit_block__DOT__ifence_in_progress) 
                                              & (6U 
                                                 != vlSelf->cva5_sim__DOT__cpu__DOT__gc_unit_block__DOT__next_state)) 
                                             | (((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__issue_to) 
                                                 >> 7U) 
                                                & (IData)(
                                                          (vlSelf->cva5_sim__DOT__cpu__DOT__gc_inputs 
                                                           >> 2U))))));
    vlSelf->cva5_sim__DOT__cpu__DOT__gc_unit_block__DOT__ret_in_progress 
        = (1U & ((~ (IData)(vlSelf->rst)) & (((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__gc_unit_block__DOT__ret_in_progress) 
                                              & (6U 
                                                 != vlSelf->cva5_sim__DOT__cpu__DOT__gc_unit_block__DOT__next_state)) 
                                             | (((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__issue_to) 
                                                 >> 7U) 
                                                & ((IData)(
                                                           (vlSelf->cva5_sim__DOT__cpu__DOT__gc_inputs 
                                                            >> 1U)) 
                                                   | (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__gc_inputs))))));
    vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__unit_switch_in_progress 
        = (((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__unit_switch_in_progress) 
            | (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__unit_switch)) 
           & (~ (IData)(vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__load_attributes.valid)));
    if (vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__request_order.push) {
        __Vdlyvval__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__request_order_fifo__DOT__gen_width_two__DOT__shift_reg__v0 
            = vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__dcache_load_request;
        __Vdlyvset__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__request_order_fifo__DOT__gen_width_two__DOT__shift_reg__v0 = 1U;
        __Vdlyvval__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__request_order_fifo__DOT__gen_width_two__DOT__shift_reg__v1 
            = vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__request_order_fifo__DOT__gen_width_two__DOT__shift_reg
            [0U];
    }
    vlSelf->__Vdly__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__linefill_in_progress 
        = (1U & ((~ (IData)(vlSelf->rst)) & (((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__linefill_in_progress) 
                                              & (~ 
                                                 ((IData)(vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__l1_response__BRA__1__KET__.data_valid) 
                                                  & (3U 
                                                     == (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__word_count))))) 
                                             | ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__gen_l1_arbiter__DOT__arb__DOT__acks) 
                                                >> 1U))));
    if (vlSelf->rst) {
        __Vdly__cva5_sim__DOT__cpu__DOT__bp_block__DOT__replacement_way = 1U;
        vlSelf->__Vdly__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__replacement_way = 1U;
        __Vdly__cva5_sim__DOT__stats_block__DOT__cycle_count = 0ULL;
    } else {
        __Vdly__cva5_sim__DOT__cpu__DOT__bp_block__DOT__replacement_way 
            = ((2U & ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__bp_block__DOT__replacement_way) 
                      << 1U)) | (1U & ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__bp_block__DOT__replacement_way) 
                                       >> 1U)));
        vlSelf->__Vdly__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__replacement_way 
            = ((2U & ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__replacement_way) 
                      << 1U)) | (1U & ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__replacement_way) 
                                       >> 1U)));
    }
    if (vlSelf->cva5_sim__DOT__stats_block__DOT__en) {
        __Vdly__cva5_sim__DOT__stats_block__DOT__cycle_count 
            = (1ULL + vlSelf->cva5_sim__DOT__stats_block__DOT__cycle_count);
    }
    if (vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT____Vcellinp__idata_bank_gen__BRA__1__KET____DOT__idata_bank__en_b) {
        __Vdlyvval__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__1__KET____DOT__idata_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v0 
            = (0xffU & vlSymsp->TOP__cva5_sim__DOT__l2.rd_data);
        __Vdlyvset__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__1__KET____DOT__idata_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v0 = 1U;
        __Vdlyvlsb__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__1__KET____DOT__idata_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v0 = 0U;
        __Vdlyvdim0__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__1__KET____DOT__idata_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v0 
            = vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT____Vcellinp__idata_bank_gen__BRA__1__KET____DOT__idata_bank__addr_b;
        __Vdlyvval__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__1__KET____DOT__idata_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v1 
            = (0xffU & (vlSymsp->TOP__cva5_sim__DOT__l2.rd_data 
                        >> 8U));
        __Vdlyvset__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__1__KET____DOT__idata_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v1 = 1U;
        __Vdlyvlsb__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__1__KET____DOT__idata_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v1 = 8U;
        __Vdlyvdim0__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__1__KET____DOT__idata_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v1 
            = vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT____Vcellinp__idata_bank_gen__BRA__1__KET____DOT__idata_bank__addr_b;
        __Vdlyvval__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__1__KET____DOT__idata_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v2 
            = (0xffU & (vlSymsp->TOP__cva5_sim__DOT__l2.rd_data 
                        >> 0x10U));
        __Vdlyvset__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__1__KET____DOT__idata_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v2 = 1U;
        __Vdlyvlsb__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__1__KET____DOT__idata_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v2 = 0x10U;
        __Vdlyvdim0__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__1__KET____DOT__idata_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v2 
            = vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT____Vcellinp__idata_bank_gen__BRA__1__KET____DOT__idata_bank__addr_b;
        __Vdlyvval__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__1__KET____DOT__idata_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v3 
            = (vlSymsp->TOP__cva5_sim__DOT__l2.rd_data 
               >> 0x18U);
        __Vdlyvset__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__1__KET____DOT__idata_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v3 = 1U;
        __Vdlyvlsb__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__1__KET____DOT__idata_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v3 = 0x18U;
        __Vdlyvdim0__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__1__KET____DOT__idata_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v3 
            = vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT____Vcellinp__idata_bank_gen__BRA__1__KET____DOT__idata_bank__addr_b;
        vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__1__KET____DOT__idata_bank__DOT__data_out_b 
            = ((0xffffff00U & vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__1__KET____DOT__idata_bank__DOT__data_out_b) 
               | (0xffU & vlSymsp->TOP__cva5_sim__DOT__l2.rd_data));
        vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__1__KET____DOT__idata_bank__DOT__data_out_b 
            = ((0xffff00ffU & vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__1__KET____DOT__idata_bank__DOT__data_out_b) 
               | (0xff00U & vlSymsp->TOP__cva5_sim__DOT__l2.rd_data));
        vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__1__KET____DOT__idata_bank__DOT__data_out_b 
            = ((0xff00ffffU & vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__1__KET____DOT__idata_bank__DOT__data_out_b) 
               | (0xff0000U & vlSymsp->TOP__cva5_sim__DOT__l2.rd_data));
        vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__1__KET____DOT__idata_bank__DOT__data_out_b 
            = ((0xffffffU & vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__1__KET____DOT__idata_bank__DOT__data_out_b) 
               | (0xff000000U & vlSymsp->TOP__cva5_sim__DOT__l2.rd_data));
    }
    if (vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT____Vcellinp__idata_bank_gen__BRA__0__KET____DOT__idata_bank__en_b) {
        __Vdlyvval__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__0__KET____DOT__idata_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v0 
            = (0xffU & vlSymsp->TOP__cva5_sim__DOT__l2.rd_data);
        __Vdlyvset__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__0__KET____DOT__idata_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v0 = 1U;
        __Vdlyvlsb__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__0__KET____DOT__idata_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v0 = 0U;
        __Vdlyvdim0__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__0__KET____DOT__idata_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v0 
            = vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT____Vcellinp__idata_bank_gen__BRA__0__KET____DOT__idata_bank__addr_b;
        __Vdlyvval__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__0__KET____DOT__idata_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v1 
            = (0xffU & (vlSymsp->TOP__cva5_sim__DOT__l2.rd_data 
                        >> 8U));
        __Vdlyvset__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__0__KET____DOT__idata_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v1 = 1U;
        __Vdlyvlsb__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__0__KET____DOT__idata_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v1 = 8U;
        __Vdlyvdim0__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__0__KET____DOT__idata_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v1 
            = vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT____Vcellinp__idata_bank_gen__BRA__0__KET____DOT__idata_bank__addr_b;
        __Vdlyvval__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__0__KET____DOT__idata_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v2 
            = (0xffU & (vlSymsp->TOP__cva5_sim__DOT__l2.rd_data 
                        >> 0x10U));
        __Vdlyvset__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__0__KET____DOT__idata_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v2 = 1U;
        __Vdlyvlsb__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__0__KET____DOT__idata_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v2 = 0x10U;
        __Vdlyvdim0__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__0__KET____DOT__idata_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v2 
            = vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT____Vcellinp__idata_bank_gen__BRA__0__KET____DOT__idata_bank__addr_b;
        __Vdlyvval__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__0__KET____DOT__idata_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v3 
            = (vlSymsp->TOP__cva5_sim__DOT__l2.rd_data 
               >> 0x18U);
        __Vdlyvset__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__0__KET____DOT__idata_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v3 = 1U;
        __Vdlyvlsb__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__0__KET____DOT__idata_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v3 = 0x18U;
        __Vdlyvdim0__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__0__KET____DOT__idata_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v3 
            = vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT____Vcellinp__idata_bank_gen__BRA__0__KET____DOT__idata_bank__addr_b;
        vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__0__KET____DOT__idata_bank__DOT__data_out_b 
            = ((0xffffff00U & vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__0__KET____DOT__idata_bank__DOT__data_out_b) 
               | (0xffU & vlSymsp->TOP__cva5_sim__DOT__l2.rd_data));
        vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__0__KET____DOT__idata_bank__DOT__data_out_b 
            = ((0xffff00ffU & vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__0__KET____DOT__idata_bank__DOT__data_out_b) 
               | (0xff00U & vlSymsp->TOP__cva5_sim__DOT__l2.rd_data));
        vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__0__KET____DOT__idata_bank__DOT__data_out_b 
            = ((0xff00ffffU & vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__0__KET____DOT__idata_bank__DOT__data_out_b) 
               | (0xff0000U & vlSymsp->TOP__cva5_sim__DOT__l2.rd_data));
        vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__0__KET____DOT__idata_bank__DOT__data_out_b 
            = ((0xffffffU & vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__0__KET____DOT__idata_bank__DOT__data_out_b) 
               | (0xff000000U & vlSymsp->TOP__cva5_sim__DOT__l2.rd_data));
    }
    if (vlSelf->cva5_sim__DOT__stats_block__DOT__en) {
        vlSelf->cva5_sim__DOT__stats_block__DOT____Vlvbound_he8dd5623__0 
            = (vlSelf->cva5_sim__DOT__stats_block__DOT__instruction_mix_stat_count
               [6U] + (QData)((IData)(vlSelf->cva5_sim__DOT__stats_block__DOT__instruction_mix_inc
                                      [6U])));
        __Vdlyvval__cva5_sim__DOT__stats_block__DOT__instruction_mix_stat_count__v7 
            = vlSelf->cva5_sim__DOT__stats_block__DOT____Vlvbound_he8dd5623__0;
        __Vdlyvset__cva5_sim__DOT__stats_block__DOT__instruction_mix_stat_count__v7 = 1U;
        vlSelf->cva5_sim__DOT__stats_block__DOT____Vlvbound_he8dd5623__0 
            = (vlSelf->cva5_sim__DOT__stats_block__DOT__instruction_mix_stat_count
               [5U] + (QData)((IData)(vlSelf->cva5_sim__DOT__stats_block__DOT__instruction_mix_inc
                                      [5U])));
        __Vdlyvval__cva5_sim__DOT__stats_block__DOT__instruction_mix_stat_count__v8 
            = vlSelf->cva5_sim__DOT__stats_block__DOT____Vlvbound_he8dd5623__0;
        __Vdlyvset__cva5_sim__DOT__stats_block__DOT__instruction_mix_stat_count__v8 = 1U;
        vlSelf->cva5_sim__DOT__stats_block__DOT____Vlvbound_he8dd5623__0 
            = (vlSelf->cva5_sim__DOT__stats_block__DOT__instruction_mix_stat_count
               [4U] + (QData)((IData)(vlSelf->cva5_sim__DOT__stats_block__DOT__instruction_mix_inc
                                      [4U])));
        __Vdlyvval__cva5_sim__DOT__stats_block__DOT__instruction_mix_stat_count__v9 
            = vlSelf->cva5_sim__DOT__stats_block__DOT____Vlvbound_he8dd5623__0;
        __Vdlyvset__cva5_sim__DOT__stats_block__DOT__instruction_mix_stat_count__v9 = 1U;
        vlSelf->cva5_sim__DOT__stats_block__DOT____Vlvbound_he8dd5623__0 
            = (vlSelf->cva5_sim__DOT__stats_block__DOT__instruction_mix_stat_count
               [3U] + (QData)((IData)(vlSelf->cva5_sim__DOT__stats_block__DOT__instruction_mix_inc
                                      [3U])));
        __Vdlyvval__cva5_sim__DOT__stats_block__DOT__instruction_mix_stat_count__v10 
            = vlSelf->cva5_sim__DOT__stats_block__DOT____Vlvbound_he8dd5623__0;
        __Vdlyvset__cva5_sim__DOT__stats_block__DOT__instruction_mix_stat_count__v10 = 1U;
        vlSelf->cva5_sim__DOT__stats_block__DOT____Vlvbound_he8dd5623__0 
            = (vlSelf->cva5_sim__DOT__stats_block__DOT__instruction_mix_stat_count
               [2U] + (QData)((IData)(vlSelf->cva5_sim__DOT__stats_block__DOT__instruction_mix_inc
                                      [2U])));
        __Vdlyvval__cva5_sim__DOT__stats_block__DOT__instruction_mix_stat_count__v11 
            = vlSelf->cva5_sim__DOT__stats_block__DOT____Vlvbound_he8dd5623__0;
        __Vdlyvset__cva5_sim__DOT__stats_block__DOT__instruction_mix_stat_count__v11 = 1U;
        vlSelf->cva5_sim__DOT__stats_block__DOT____Vlvbound_he8dd5623__0 
            = (vlSelf->cva5_sim__DOT__stats_block__DOT__instruction_mix_stat_count
               [1U] + (QData)((IData)(vlSelf->cva5_sim__DOT__stats_block__DOT__instruction_mix_inc
                                      [1U])));
        __Vdlyvval__cva5_sim__DOT__stats_block__DOT__instruction_mix_stat_count__v12 
            = vlSelf->cva5_sim__DOT__stats_block__DOT____Vlvbound_he8dd5623__0;
        __Vdlyvset__cva5_sim__DOT__stats_block__DOT__instruction_mix_stat_count__v12 = 1U;
        vlSelf->cva5_sim__DOT__stats_block__DOT____Vlvbound_he8dd5623__0 
            = (vlSelf->cva5_sim__DOT__stats_block__DOT__instruction_mix_stat_count
               [0U] + (QData)((IData)(vlSelf->cva5_sim__DOT__stats_block__DOT__instruction_mix_inc
                                      [0U])));
        __Vdlyvval__cva5_sim__DOT__stats_block__DOT__instruction_mix_stat_count__v13 
            = vlSelf->cva5_sim__DOT__stats_block__DOT____Vlvbound_he8dd5623__0;
        __Vdlyvset__cva5_sim__DOT__stats_block__DOT__instruction_mix_stat_count__v13 = 1U;
        vlSelf->cva5_sim__DOT__stats_block__DOT____Vlvbound_h3f4988d2__0 
            = (vlSelf->cva5_sim__DOT__stats_block__DOT__stat_count
               [0U] + (QData)((IData)(vlSelf->cva5_sim__DOT____Vcellinp__stats_block__stats
                                      [0U])));
        __Vdlyvval__cva5_sim__DOT__stats_block__DOT__stat_count__v28 
            = vlSelf->cva5_sim__DOT__stats_block__DOT____Vlvbound_h3f4988d2__0;
        __Vdlyvset__cva5_sim__DOT__stats_block__DOT__stat_count__v28 = 1U;
        vlSelf->cva5_sim__DOT__stats_block__DOT____Vlvbound_h3f4988d2__0 
            = (vlSelf->cva5_sim__DOT__stats_block__DOT__stat_count
               [1U] + (QData)((IData)(vlSelf->cva5_sim__DOT____Vcellinp__stats_block__stats
                                      [1U])));
        __Vdlyvval__cva5_sim__DOT__stats_block__DOT__stat_count__v29 
            = vlSelf->cva5_sim__DOT__stats_block__DOT____Vlvbound_h3f4988d2__0;
        __Vdlyvset__cva5_sim__DOT__stats_block__DOT__stat_count__v29 = 1U;
        vlSelf->cva5_sim__DOT__stats_block__DOT____Vlvbound_h3f4988d2__0 
            = (vlSelf->cva5_sim__DOT__stats_block__DOT__stat_count
               [2U] + (QData)((IData)(vlSelf->cva5_sim__DOT____Vcellinp__stats_block__stats
                                      [2U])));
        __Vdlyvval__cva5_sim__DOT__stats_block__DOT__stat_count__v30 
            = vlSelf->cva5_sim__DOT__stats_block__DOT____Vlvbound_h3f4988d2__0;
        __Vdlyvset__cva5_sim__DOT__stats_block__DOT__stat_count__v30 = 1U;
        vlSelf->cva5_sim__DOT__stats_block__DOT____Vlvbound_h3f4988d2__0 
            = (vlSelf->cva5_sim__DOT__stats_block__DOT__stat_count
               [3U] + (QData)((IData)(vlSelf->cva5_sim__DOT____Vcellinp__stats_block__stats
                                      [3U])));
        __Vdlyvval__cva5_sim__DOT__stats_block__DOT__stat_count__v31 
            = vlSelf->cva5_sim__DOT__stats_block__DOT____Vlvbound_h3f4988d2__0;
        __Vdlyvset__cva5_sim__DOT__stats_block__DOT__stat_count__v31 = 1U;
        vlSelf->cva5_sim__DOT__stats_block__DOT____Vlvbound_h3f4988d2__0 
            = (vlSelf->cva5_sim__DOT__stats_block__DOT__stat_count
               [4U] + (QData)((IData)(vlSelf->cva5_sim__DOT____Vcellinp__stats_block__stats
                                      [4U])));
        __Vdlyvval__cva5_sim__DOT__stats_block__DOT__stat_count__v32 
            = vlSelf->cva5_sim__DOT__stats_block__DOT____Vlvbound_h3f4988d2__0;
        __Vdlyvset__cva5_sim__DOT__stats_block__DOT__stat_count__v32 = 1U;
        vlSelf->cva5_sim__DOT__stats_block__DOT____Vlvbound_h3f4988d2__0 
            = (vlSelf->cva5_sim__DOT__stats_block__DOT__stat_count
               [5U] + (QData)((IData)(vlSelf->cva5_sim__DOT____Vcellinp__stats_block__stats
                                      [5U])));
        __Vdlyvval__cva5_sim__DOT__stats_block__DOT__stat_count__v33 
            = vlSelf->cva5_sim__DOT__stats_block__DOT____Vlvbound_h3f4988d2__0;
        __Vdlyvset__cva5_sim__DOT__stats_block__DOT__stat_count__v33 = 1U;
        vlSelf->cva5_sim__DOT__stats_block__DOT____Vlvbound_h3f4988d2__0 
            = (vlSelf->cva5_sim__DOT__stats_block__DOT__stat_count
               [6U] + (QData)((IData)(vlSelf->cva5_sim__DOT____Vcellinp__stats_block__stats
                                      [6U])));
        __Vdlyvval__cva5_sim__DOT__stats_block__DOT__stat_count__v34 
            = vlSelf->cva5_sim__DOT__stats_block__DOT____Vlvbound_h3f4988d2__0;
        __Vdlyvset__cva5_sim__DOT__stats_block__DOT__stat_count__v34 = 1U;
        vlSelf->cva5_sim__DOT__stats_block__DOT____Vlvbound_h3f4988d2__0 
            = (vlSelf->cva5_sim__DOT__stats_block__DOT__stat_count
               [7U] + (QData)((IData)(vlSelf->cva5_sim__DOT____Vcellinp__stats_block__stats
                                      [7U])));
        __Vdlyvval__cva5_sim__DOT__stats_block__DOT__stat_count__v35 
            = vlSelf->cva5_sim__DOT__stats_block__DOT____Vlvbound_h3f4988d2__0;
        __Vdlyvset__cva5_sim__DOT__stats_block__DOT__stat_count__v35 = 1U;
        vlSelf->cva5_sim__DOT__stats_block__DOT____Vlvbound_h3f4988d2__0 
            = (vlSelf->cva5_sim__DOT__stats_block__DOT__stat_count
               [8U] + (QData)((IData)(vlSelf->cva5_sim__DOT____Vcellinp__stats_block__stats
                                      [8U])));
        __Vdlyvval__cva5_sim__DOT__stats_block__DOT__stat_count__v36 
            = vlSelf->cva5_sim__DOT__stats_block__DOT____Vlvbound_h3f4988d2__0;
        __Vdlyvset__cva5_sim__DOT__stats_block__DOT__stat_count__v36 = 1U;
        vlSelf->cva5_sim__DOT__stats_block__DOT____Vlvbound_h3f4988d2__0 
            = (vlSelf->cva5_sim__DOT__stats_block__DOT__stat_count
               [9U] + (QData)((IData)(vlSelf->cva5_sim__DOT____Vcellinp__stats_block__stats
                                      [9U])));
        __Vdlyvval__cva5_sim__DOT__stats_block__DOT__stat_count__v37 
            = vlSelf->cva5_sim__DOT__stats_block__DOT____Vlvbound_h3f4988d2__0;
        __Vdlyvset__cva5_sim__DOT__stats_block__DOT__stat_count__v37 = 1U;
        vlSelf->cva5_sim__DOT__stats_block__DOT____Vlvbound_h3f4988d2__0 
            = (vlSelf->cva5_sim__DOT__stats_block__DOT__stat_count
               [0xaU] + (QData)((IData)(vlSelf->cva5_sim__DOT____Vcellinp__stats_block__stats
                                        [0xaU])));
        __Vdlyvval__cva5_sim__DOT__stats_block__DOT__stat_count__v38 
            = vlSelf->cva5_sim__DOT__stats_block__DOT____Vlvbound_h3f4988d2__0;
        __Vdlyvset__cva5_sim__DOT__stats_block__DOT__stat_count__v38 = 1U;
        vlSelf->cva5_sim__DOT__stats_block__DOT____Vlvbound_h3f4988d2__0 
            = (vlSelf->cva5_sim__DOT__stats_block__DOT__stat_count
               [0xbU] + (QData)((IData)(vlSelf->cva5_sim__DOT____Vcellinp__stats_block__stats
                                        [0xbU])));
        __Vdlyvval__cva5_sim__DOT__stats_block__DOT__stat_count__v39 
            = vlSelf->cva5_sim__DOT__stats_block__DOT____Vlvbound_h3f4988d2__0;
        __Vdlyvset__cva5_sim__DOT__stats_block__DOT__stat_count__v39 = 1U;
        vlSelf->cva5_sim__DOT__stats_block__DOT____Vlvbound_h3f4988d2__0 
            = (vlSelf->cva5_sim__DOT__stats_block__DOT__stat_count
               [0xcU] + (QData)((IData)(vlSelf->cva5_sim__DOT____Vcellinp__stats_block__stats
                                        [0xcU])));
        __Vdlyvval__cva5_sim__DOT__stats_block__DOT__stat_count__v40 
            = vlSelf->cva5_sim__DOT__stats_block__DOT____Vlvbound_h3f4988d2__0;
        __Vdlyvset__cva5_sim__DOT__stats_block__DOT__stat_count__v40 = 1U;
        vlSelf->cva5_sim__DOT__stats_block__DOT____Vlvbound_h3f4988d2__0 
            = (vlSelf->cva5_sim__DOT__stats_block__DOT__stat_count
               [0xdU] + (QData)((IData)(vlSelf->cva5_sim__DOT____Vcellinp__stats_block__stats
                                        [0xdU])));
        __Vdlyvval__cva5_sim__DOT__stats_block__DOT__stat_count__v41 
            = vlSelf->cva5_sim__DOT__stats_block__DOT____Vlvbound_h3f4988d2__0;
        __Vdlyvset__cva5_sim__DOT__stats_block__DOT__stat_count__v41 = 1U;
        vlSelf->cva5_sim__DOT__stats_block__DOT____Vlvbound_h3f4988d2__0 
            = (vlSelf->cva5_sim__DOT__stats_block__DOT__stat_count
               [0xeU] + (QData)((IData)(vlSelf->cva5_sim__DOT____Vcellinp__stats_block__stats
                                        [0xeU])));
        __Vdlyvval__cva5_sim__DOT__stats_block__DOT__stat_count__v42 
            = vlSelf->cva5_sim__DOT__stats_block__DOT____Vlvbound_h3f4988d2__0;
        __Vdlyvset__cva5_sim__DOT__stats_block__DOT__stat_count__v42 = 1U;
        vlSelf->cva5_sim__DOT__stats_block__DOT____Vlvbound_h3f4988d2__0 
            = (vlSelf->cva5_sim__DOT__stats_block__DOT__stat_count
               [0xfU] + (QData)((IData)(vlSelf->cva5_sim__DOT____Vcellinp__stats_block__stats
                                        [0xfU])));
        __Vdlyvval__cva5_sim__DOT__stats_block__DOT__stat_count__v43 
            = vlSelf->cva5_sim__DOT__stats_block__DOT____Vlvbound_h3f4988d2__0;
        __Vdlyvset__cva5_sim__DOT__stats_block__DOT__stat_count__v43 = 1U;
        vlSelf->cva5_sim__DOT__stats_block__DOT____Vlvbound_h3f4988d2__0 
            = (vlSelf->cva5_sim__DOT__stats_block__DOT__stat_count
               [0x10U] + (QData)((IData)(vlSelf->cva5_sim__DOT____Vcellinp__stats_block__stats
                                         [0x10U])));
        __Vdlyvval__cva5_sim__DOT__stats_block__DOT__stat_count__v44 
            = vlSelf->cva5_sim__DOT__stats_block__DOT____Vlvbound_h3f4988d2__0;
        __Vdlyvset__cva5_sim__DOT__stats_block__DOT__stat_count__v44 = 1U;
        vlSelf->cva5_sim__DOT__stats_block__DOT____Vlvbound_h3f4988d2__0 
            = (vlSelf->cva5_sim__DOT__stats_block__DOT__stat_count
               [0x11U] + (QData)((IData)(vlSelf->cva5_sim__DOT____Vcellinp__stats_block__stats
                                         [0x11U])));
        __Vdlyvval__cva5_sim__DOT__stats_block__DOT__stat_count__v45 
            = vlSelf->cva5_sim__DOT__stats_block__DOT____Vlvbound_h3f4988d2__0;
        __Vdlyvset__cva5_sim__DOT__stats_block__DOT__stat_count__v45 = 1U;
        vlSelf->cva5_sim__DOT__stats_block__DOT____Vlvbound_h3f4988d2__0 
            = (vlSelf->cva5_sim__DOT__stats_block__DOT__stat_count
               [0x12U] + (QData)((IData)(vlSelf->cva5_sim__DOT____Vcellinp__stats_block__stats
                                         [0x12U])));
        __Vdlyvval__cva5_sim__DOT__stats_block__DOT__stat_count__v46 
            = vlSelf->cva5_sim__DOT__stats_block__DOT____Vlvbound_h3f4988d2__0;
        __Vdlyvset__cva5_sim__DOT__stats_block__DOT__stat_count__v46 = 1U;
        vlSelf->cva5_sim__DOT__stats_block__DOT____Vlvbound_h3f4988d2__0 
            = (vlSelf->cva5_sim__DOT__stats_block__DOT__stat_count
               [0x13U] + (QData)((IData)(vlSelf->cva5_sim__DOT____Vcellinp__stats_block__stats
                                         [0x13U])));
        __Vdlyvval__cva5_sim__DOT__stats_block__DOT__stat_count__v47 
            = vlSelf->cva5_sim__DOT__stats_block__DOT____Vlvbound_h3f4988d2__0;
        __Vdlyvset__cva5_sim__DOT__stats_block__DOT__stat_count__v47 = 1U;
        vlSelf->cva5_sim__DOT__stats_block__DOT____Vlvbound_h3f4988d2__0 
            = (vlSelf->cva5_sim__DOT__stats_block__DOT__stat_count
               [0x14U] + (QData)((IData)(vlSelf->cva5_sim__DOT____Vcellinp__stats_block__stats
                                         [0x14U])));
        __Vdlyvval__cva5_sim__DOT__stats_block__DOT__stat_count__v48 
            = vlSelf->cva5_sim__DOT__stats_block__DOT____Vlvbound_h3f4988d2__0;
        __Vdlyvset__cva5_sim__DOT__stats_block__DOT__stat_count__v48 = 1U;
        vlSelf->cva5_sim__DOT__stats_block__DOT____Vlvbound_h3f4988d2__0 
            = (vlSelf->cva5_sim__DOT__stats_block__DOT__stat_count
               [0x15U] + (QData)((IData)(vlSelf->cva5_sim__DOT____Vcellinp__stats_block__stats
                                         [0x15U])));
        __Vdlyvval__cva5_sim__DOT__stats_block__DOT__stat_count__v49 
            = vlSelf->cva5_sim__DOT__stats_block__DOT____Vlvbound_h3f4988d2__0;
        __Vdlyvset__cva5_sim__DOT__stats_block__DOT__stat_count__v49 = 1U;
        vlSelf->cva5_sim__DOT__stats_block__DOT____Vlvbound_h3f4988d2__0 
            = (vlSelf->cva5_sim__DOT__stats_block__DOT__stat_count
               [0x16U] + (QData)((IData)(vlSelf->cva5_sim__DOT____Vcellinp__stats_block__stats
                                         [0x16U])));
        __Vdlyvval__cva5_sim__DOT__stats_block__DOT__stat_count__v50 
            = vlSelf->cva5_sim__DOT__stats_block__DOT____Vlvbound_h3f4988d2__0;
        __Vdlyvset__cva5_sim__DOT__stats_block__DOT__stat_count__v50 = 1U;
        vlSelf->cva5_sim__DOT__stats_block__DOT____Vlvbound_h3f4988d2__0 
            = (vlSelf->cva5_sim__DOT__stats_block__DOT__stat_count
               [0x17U] + (QData)((IData)(vlSelf->cva5_sim__DOT____Vcellinp__stats_block__stats
                                         [0x17U])));
        __Vdlyvval__cva5_sim__DOT__stats_block__DOT__stat_count__v51 
            = vlSelf->cva5_sim__DOT__stats_block__DOT____Vlvbound_h3f4988d2__0;
        __Vdlyvset__cva5_sim__DOT__stats_block__DOT__stat_count__v51 = 1U;
        vlSelf->cva5_sim__DOT__stats_block__DOT____Vlvbound_h3f4988d2__0 
            = (vlSelf->cva5_sim__DOT__stats_block__DOT__stat_count
               [0x18U] + (QData)((IData)(vlSelf->cva5_sim__DOT____Vcellinp__stats_block__stats
                                         [0x18U])));
        __Vdlyvval__cva5_sim__DOT__stats_block__DOT__stat_count__v52 
            = vlSelf->cva5_sim__DOT__stats_block__DOT____Vlvbound_h3f4988d2__0;
        __Vdlyvset__cva5_sim__DOT__stats_block__DOT__stat_count__v52 = 1U;
        vlSelf->cva5_sim__DOT__stats_block__DOT____Vlvbound_h3f4988d2__0 
            = (vlSelf->cva5_sim__DOT__stats_block__DOT__stat_count
               [0x19U] + (QData)((IData)(vlSelf->cva5_sim__DOT____Vcellinp__stats_block__stats
                                         [0x19U])));
        __Vdlyvval__cva5_sim__DOT__stats_block__DOT__stat_count__v53 
            = vlSelf->cva5_sim__DOT__stats_block__DOT____Vlvbound_h3f4988d2__0;
        __Vdlyvset__cva5_sim__DOT__stats_block__DOT__stat_count__v53 = 1U;
        vlSelf->cva5_sim__DOT__stats_block__DOT____Vlvbound_h3f4988d2__0 
            = (vlSelf->cva5_sim__DOT__stats_block__DOT__stat_count
               [0x1aU] + (QData)((IData)(vlSelf->cva5_sim__DOT____Vcellinp__stats_block__stats
                                         [0x1aU])));
        __Vdlyvval__cva5_sim__DOT__stats_block__DOT__stat_count__v54 
            = vlSelf->cva5_sim__DOT__stats_block__DOT____Vlvbound_h3f4988d2__0;
        __Vdlyvset__cva5_sim__DOT__stats_block__DOT__stat_count__v54 = 1U;
        vlSelf->cva5_sim__DOT__stats_block__DOT____Vlvbound_h3f4988d2__0 
            = (vlSelf->cva5_sim__DOT__stats_block__DOT__stat_count
               [0x1bU] + (QData)((IData)(vlSelf->cva5_sim__DOT____Vcellinp__stats_block__stats
                                         [0x1bU])));
        __Vdlyvval__cva5_sim__DOT__stats_block__DOT__stat_count__v55 
            = vlSelf->cva5_sim__DOT__stats_block__DOT____Vlvbound_h3f4988d2__0;
        __Vdlyvset__cva5_sim__DOT__stats_block__DOT__stat_count__v55 = 1U;
    }
    if (vlSelf->rst) {
        __Vdly__cva5_sim__DOT__cpu__DOT__renamer_block__DOT__free_list_fifo__DOT__write_index = 0U;
        __Vdly__cva5_sim__DOT__cpu__DOT__id_block__DOT__oldest_pre_issue_id = 0U;
        __Vdly__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__trans_count_reg = 0U;
        __Vdly__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__trans_count_reg = 0U;
        __Vdly__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__trans_count_reg = 0U;
        __Vdly__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__trans_count_reg = 0U;
        __Vdlyvset__cva5_sim__DOT__stats_block__DOT__instruction_mix_stat_count__v0 = 1U;
        __Vdly__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__trans_count_reg = 0U;
        __Vdly__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__trans_count_reg = 0U;
        __Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_count_reg__v0 = 1U;
        __Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_count_reg__v3 = 1U;
        __Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_count_reg__v0 = 1U;
        __Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_count_reg__v3 = 1U;
        __Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_count_reg__v0 = 1U;
        __Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_count_reg__v3 = 1U;
        __Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_count_reg__v0 = 1U;
        __Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_count_reg__v3 = 1U;
        vlSelf->cva5_sim__DOT__arb__DOT__write_in_flight_count = 0U;
        vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__cache_input_fifo__DOT__gen_width_two__DOT__inflight_count = 0U;
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vxrm_in_d = 0U;
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__mem_addr_in_d = 0U;
        __Vdlyvset__cva5_sim__DOT__stats_block__DOT__stat_count__v0 = 1U;
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__insn_valid_f = 0U;
        vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__word_count = 0U;
        vlSelf->cva5_sim__DOT__arb__DOT__data_fifo_block__DOT__gen_width_3_plus__DOT__inflight_count = 0U;
        vlSelf->cva5_sim__DOT__arb__DOT__request_fifo_block__DOT__gen_width_3_plus__DOT__inflight_count = 0U;
        vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__attributes_fifo__DOT__gen_width_two__DOT__inflight_count = 0U;
        vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__load_queue_fifo__DOT__gen_width_3_plus__DOT__inflight_count = 0U;
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__sca_data_in_2_d = 0U;
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__sca_data_in_1_d = 0U;
        vlSelf->__Vdly__cva5_sim__DOT__x_rvv_proc_main__DOT__funct6_d = 0U;
        vlSelf->__Vdly__cva5_sim__DOT__x_rvv_proc_main__DOT__reg_count = 0U;
        __Vdly__cva5_sim__DOT__x_rvv_proc_main__DOT__s_ext_imm_d = 0ULL;
        vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__request_order_fifo__DOT__gen_width_two__DOT__inflight_count = 0U;
        vlSelf->cva5_sim__DOT__id_list_fifo__DOT__gen_width_3_plus__DOT__inflight_count = 0U;
        __Vdlyvset__cva5_sim__DOT__cpu__DOT__gen_mul__DOT__mul_unit_block__DOT__valid__v0 = 1U;
        vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__free_list_fifo__DOT__inflight_count = 0U;
        vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__free_list_fifo__DOT__read_index = 0U;
        __Vdly__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__flush_count = 0U;
        __Vdly__cva5_sim__DOT__stats_block__DOT__instructions_retired = 0ULL;
    } else {
        __Vdly__cva5_sim__DOT__cpu__DOT__renamer_block__DOT__free_list_fifo__DOT__write_index 
            = (0x1fU & ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__free_list_fifo__DOT__write_index) 
                        + (IData)(vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__renamer_block__DOT__free_list.potential_push)));
        if (vlSelf->cva5_sim__DOT__cpu__DOT__instruction_issued) {
            __Vdly__cva5_sim__DOT__cpu__DOT__id_block__DOT__oldest_pre_issue_id 
                = (7U & ((IData)(1U) + (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__id_block__DOT__oldest_pre_issue_id)));
        }
        if (((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__trans_start) 
             & (~ (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__s_cpl_valid)))) {
            __Vdly__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__trans_count_reg 
                = (0x1fU & ((IData)(1U) + (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__trans_count_reg)));
        } else if (((~ (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__trans_start)) 
                    & (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__s_cpl_valid))) {
            __Vdly__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__trans_count_reg 
                = (0x1fU & ((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__trans_count_reg) 
                            - (IData)(1U)));
        }
        if (((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__trans_start) 
             & (~ (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__s_cpl_valid)))) {
            __Vdly__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__trans_count_reg 
                = (0x1fU & ((IData)(1U) + (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__trans_count_reg)));
        } else if (((~ (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__trans_start)) 
                    & (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__s_cpl_valid))) {
            __Vdly__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__trans_count_reg 
                = (0x1fU & ((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__trans_count_reg) 
                            - (IData)(1U)));
        }
        if (((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__trans_start) 
             & (~ (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__s_cpl_valid)))) {
            __Vdly__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__trans_count_reg 
                = (0x1fU & ((IData)(1U) + (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__trans_count_reg)));
        } else if (((~ (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__trans_start)) 
                    & (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__s_cpl_valid))) {
            __Vdly__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__trans_count_reg 
                = (0x1fU & ((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__trans_count_reg) 
                            - (IData)(1U)));
        }
        if (((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__trans_start) 
             & (~ (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__s_cpl_valid)))) {
            __Vdly__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__trans_count_reg 
                = (0x1fU & ((IData)(1U) + (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__trans_count_reg)));
        } else if (((~ (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__trans_start)) 
                    & (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__s_cpl_valid))) {
            __Vdly__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__trans_count_reg 
                = (0x1fU & ((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__trans_count_reg) 
                            - (IData)(1U)));
        }
        if (((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__trans_start) 
             & (~ (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__trans_complete)))) {
            __Vdly__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__trans_count_reg 
                = (7U & ((IData)(1U) + (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__trans_count_reg)));
        } else if (((~ (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__trans_start)) 
                    & (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__trans_complete))) {
            __Vdly__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__trans_count_reg 
                = (7U & ((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__trans_count_reg) 
                         - (IData)(1U)));
        }
        if (((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__trans_start) 
             & (~ (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__trans_complete)))) {
            __Vdly__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__trans_count_reg 
                = (7U & ((IData)(1U) + (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__trans_count_reg)));
        } else if (((~ (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__trans_start)) 
                    & (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__trans_complete))) {
            __Vdly__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__trans_count_reg 
                = (7U & ((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__trans_count_reg) 
                         - (IData)(1U)));
        }
        if ((1U & ((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_trans_start) 
                   & (~ (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_trans_complete))))) {
            __Vdlyvval__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_count_reg__v1 
                = (0x1fU & ((IData)(1U) + vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_count_reg
                            [0U]));
            __Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_count_reg__v1 = 1U;
        } else if ((1U & ((~ (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_trans_start)) 
                          & (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_trans_complete)))) {
            __Vdlyvval__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_count_reg__v2 
                = (0x1fU & (vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_count_reg
                            [0U] - (IData)(1U)));
            __Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_count_reg__v2 = 1U;
        }
        if ((IData)((((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_trans_start) 
                      >> 1U) & (~ ((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_trans_complete) 
                                   >> 1U))))) {
            __Vdlyvval__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_count_reg__v4 
                = (0x1fU & ((IData)(1U) + vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_count_reg
                            [1U]));
            __Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_count_reg__v4 = 1U;
        } else if ((IData)(((~ ((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_trans_start) 
                                >> 1U)) & ((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_trans_complete) 
                                           >> 1U)))) {
            __Vdlyvval__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_count_reg__v5 
                = (0x1fU & (vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_count_reg
                            [1U] - (IData)(1U)));
            __Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_count_reg__v5 = 1U;
        }
        if ((1U & ((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_trans_start) 
                   & (~ (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_trans_complete))))) {
            __Vdlyvval__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_count_reg__v1 
                = (0x1fU & ((IData)(1U) + vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_count_reg
                            [0U]));
            __Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_count_reg__v1 = 1U;
        } else if ((1U & ((~ (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_trans_start)) 
                          & (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_trans_complete)))) {
            __Vdlyvval__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_count_reg__v2 
                = (0x1fU & (vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_count_reg
                            [0U] - (IData)(1U)));
            __Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_count_reg__v2 = 1U;
        }
        if ((IData)((((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_trans_start) 
                      >> 1U) & (~ ((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_trans_complete) 
                                   >> 1U))))) {
            __Vdlyvval__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_count_reg__v4 
                = (0x1fU & ((IData)(1U) + vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_count_reg
                            [1U]));
            __Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_count_reg__v4 = 1U;
        } else if ((IData)(((~ ((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_trans_start) 
                                >> 1U)) & ((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_trans_complete) 
                                           >> 1U)))) {
            __Vdlyvval__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_count_reg__v5 
                = (0x1fU & (vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_count_reg
                            [1U] - (IData)(1U)));
            __Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_count_reg__v5 = 1U;
        }
        if ((1U & ((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_trans_start) 
                   & (~ (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_trans_complete))))) {
            __Vdlyvval__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_count_reg__v1 
                = (0x1fU & ((IData)(1U) + vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_count_reg
                            [0U]));
            __Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_count_reg__v1 = 1U;
        } else if ((1U & ((~ (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_trans_start)) 
                          & (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_trans_complete)))) {
            __Vdlyvval__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_count_reg__v2 
                = (0x1fU & (vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_count_reg
                            [0U] - (IData)(1U)));
            __Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_count_reg__v2 = 1U;
        }
        if ((IData)((((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_trans_start) 
                      >> 1U) & (~ ((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_trans_complete) 
                                   >> 1U))))) {
            __Vdlyvval__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_count_reg__v4 
                = (0x1fU & ((IData)(1U) + vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_count_reg
                            [1U]));
            __Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_count_reg__v4 = 1U;
        } else if ((IData)(((~ ((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_trans_start) 
                                >> 1U)) & ((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_trans_complete) 
                                           >> 1U)))) {
            __Vdlyvval__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_count_reg__v5 
                = (0x1fU & (vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_count_reg
                            [1U] - (IData)(1U)));
            __Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_count_reg__v5 = 1U;
        }
        if ((1U & ((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_trans_start) 
                   & (~ (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_trans_complete))))) {
            __Vdlyvval__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_count_reg__v1 
                = (0x1fU & ((IData)(1U) + vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_count_reg
                            [0U]));
            __Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_count_reg__v1 = 1U;
        } else if ((1U & ((~ (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_trans_start)) 
                          & (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_trans_complete)))) {
            __Vdlyvval__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_count_reg__v2 
                = (0x1fU & (vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_count_reg
                            [0U] - (IData)(1U)));
            __Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_count_reg__v2 = 1U;
        }
        if ((IData)((((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_trans_start) 
                      >> 1U) & (~ ((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_trans_complete) 
                                   >> 1U))))) {
            __Vdlyvval__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_count_reg__v4 
                = (0x1fU & ((IData)(1U) + vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_count_reg
                            [1U]));
            __Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_count_reg__v4 = 1U;
        } else if ((IData)(((~ ((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_trans_start) 
                                >> 1U)) & ((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_trans_complete) 
                                           >> 1U)))) {
            __Vdlyvval__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_count_reg__v5 
                = (0x1fU & (vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_count_reg
                            [1U] - (IData)(1U)));
            __Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_count_reg__v5 = 1U;
        }
        vlSelf->cva5_sim__DOT__arb__DOT__write_in_flight_count 
            = (0x3fU & (((IData)(vlSelf->cva5_sim__DOT__arb__DOT__write_in_flight_count) 
                         + (((IData)(vlSelf->cva5_sim__DOT__arb__DOT__aw_complete) 
                             | (IData)(vlSelf->cva5_sim__DOT__arb__DOT__aw_complete_r)) 
                            & ((IData)(vlSelf->cva5_sim__DOT__arb__DOT__w_complete) 
                               | (IData)(vlSelf->cva5_sim__DOT__arb__DOT__w_complete_r)))) 
                        - (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk3__DOT__s_axi_bvalid_reg)));
        vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__cache_input_fifo__DOT__gen_width_two__DOT__inflight_count 
            = (3U & (((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__cache_input_fifo__DOT__gen_width_two__DOT__inflight_count) 
                      + (IData)(vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__input_fifo.pop)) 
                     - (IData)(vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__input_fifo.push)));
        if (vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__stall) {
            if (vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__no_bubble) {
                vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vxrm_in_d 
                    = (3U & (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vxrm_in_d));
                vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__mem_addr_in_d 
                    = ((IData)(8U) + vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__mem_addr_in_d);
                vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__sca_data_in_2_d 
                    = vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__sca_data_in_2_d;
                vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__sca_data_in_1_d 
                    = vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__sca_data_in_1_d;
                vlSelf->__Vdly__cva5_sim__DOT__x_rvv_proc_main__DOT__funct6_d 
                    = (0x3fU & (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__funct6_d));
            } else {
                vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vxrm_in_d = 0U;
                vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__mem_addr_in_d = 0U;
                vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__sca_data_in_2_d = 0U;
                vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__sca_data_in_1_d = 0U;
                vlSelf->__Vdly__cva5_sim__DOT__x_rvv_proc_main__DOT__funct6_d 
                    = (0x3fU & 0U);
            }
            vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__insn_valid_f 
                = (1U & (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__insn_valid_f));
        } else {
            vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vxrm_in_d = 0U;
            vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__mem_addr_in_d 
                = vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__data_in_1_f;
            vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__insn_valid_f 
                = (1U & (1U & ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__issue_to) 
                               >> 5U)));
            if ((0x40002000U == (0xfc007000U & vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__insn_in_f))) {
                vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__sca_data_in_2_d 
                    = ((0U == (0x1fU & (vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__insn_in_f 
                                        >> 0x14U)))
                        ? 0U : vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__data_in_2_f);
                vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__sca_data_in_1_d 
                    = ((((0U == (0x1fU & (vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__insn_in_f 
                                          >> 0xfU))) 
                         | (0x10U == (0x1fU & (vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__insn_in_f 
                                               >> 0xfU)))) 
                        | (0x11U == (0x1fU & (vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__insn_in_f 
                                              >> 0xfU))))
                        ? (0x1fU & (vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__insn_in_f 
                                    >> 0xfU)) : vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__data_in_1_f);
            } else {
                vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__sca_data_in_2_d 
                    = vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__data_in_2_f;
                vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__sca_data_in_1_d 
                    = ((IData)((0x38003000U == (0xf8007000U 
                                                & vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__insn_in_f)))
                        ? (0x1fU & (vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__insn_in_f 
                                    >> 0xfU)) : vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__data_in_1_f);
            }
            vlSelf->__Vdly__cva5_sim__DOT__x_rvv_proc_main__DOT__funct6_d 
                = (0x3fU & (vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__insn_in_f 
                            >> 0x1aU));
        }
        vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__word_count 
            = (3U & ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__word_count) 
                     + (IData)(vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__l1_response__BRA__1__KET__.data_valid)));
        vlSelf->cva5_sim__DOT__arb__DOT__data_fifo_block__DOT__gen_width_3_plus__DOT__inflight_count 
            = (0x1fU & (((IData)(vlSelf->cva5_sim__DOT__arb__DOT__data_fifo_block__DOT__gen_width_3_plus__DOT__inflight_count) 
                         + (IData)(vlSelf->cva5_sim__DOT__arb__DOT__write_pop)) 
                        - (IData)(vlSymsp->TOP__cva5_sim__DOT__l2.wr_data_push)));
        vlSelf->cva5_sim__DOT__arb__DOT__request_fifo_block__DOT__gen_width_3_plus__DOT__inflight_count 
            = (0x1fU & (((IData)(vlSelf->cva5_sim__DOT__arb__DOT__request_fifo_block__DOT__gen_width_3_plus__DOT__inflight_count) 
                         + (IData)(vlSymsp->TOP__cva5_sim__DOT__arb__DOT__request_fifo.pop)) 
                        - (IData)(vlSymsp->TOP__cva5_sim__DOT__l2.request_push)));
        vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__attributes_fifo__DOT__gen_width_two__DOT__inflight_count 
            = (3U & (((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__attributes_fifo__DOT__gen_width_two__DOT__inflight_count) 
                      + (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__internal_fetch_complete)) 
                     - (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__pc_id_assigned)));
        vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__load_queue_fifo__DOT__gen_width_3_plus__DOT__inflight_count 
            = (0xfU & (((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__load_queue_fifo__DOT__gen_width_3_plus__DOT__inflight_count) 
                        + (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__sub_unit_load_issue)) 
                       - (IData)(vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__lq.push)));
        vlSelf->__Vdly__cva5_sim__DOT__x_rvv_proc_main__DOT__reg_count 
            = (0x3ffU & ((0U != (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__reg_count))
                          ? ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__reg_count) 
                             - (IData)(1U)) : (((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__hold_reg_group) 
                                                & (~ (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__stall)))
                                                ? (
                                                   (0x57U 
                                                    == 
                                                    (0x7fU 
                                                     & vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__insn_in_f))
                                                    ? 
                                                   ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__logic_mop)
                                                     ? 
                                                    ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__reg_count_avl) 
                                                     >> 6U)
                                                     : 
                                                    ((0x1fU 
                                                      >= 
                                                      ((IData)(3U) 
                                                       - (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__sew)))
                                                      ? 
                                                     ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__reg_count_avl) 
                                                      >> 
                                                      ((IData)(3U) 
                                                       - (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__sew)))
                                                      : 0U))
                                                    : 
                                                   ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__logic_mop)
                                                     ? 
                                                    ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__reg_count_avl) 
                                                     >> 6U)
                                                     : 
                                                    ((0x1fU 
                                                      >= 
                                                      ((IData)(3U) 
                                                       - 
                                                       (3U 
                                                        & (vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__insn_in_f 
                                                           >> 0xcU))))
                                                      ? 
                                                     ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__reg_count_avl) 
                                                      >> 
                                                      ((IData)(3U) 
                                                       - 
                                                       (3U 
                                                        & (vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__insn_in_f 
                                                           >> 0xcU))))
                                                      : 0U)))
                                                : 0U)));
        __Vdly__cva5_sim__DOT__x_rvv_proc_main__DOT__s_ext_imm_d 
            = (((~ (IData)((0U != (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__reg_count)))) 
                & (0x57U == (0x7fU & vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__insn_in_f)))
                ? (((- (QData)((IData)((1U & (vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__insn_in_f 
                                              >> 0x13U))))) 
                    << 5U) | (QData)((IData)((0x1fU 
                                              & (vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__insn_in_f 
                                                 >> 0xfU)))))
                : vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__s_ext_imm_d);
        vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__request_order_fifo__DOT__gen_width_two__DOT__inflight_count 
            = (3U & (((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__request_order_fifo__DOT__gen_width_two__DOT__inflight_count) 
                      + (1U & ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__gen_l1_arbiter__DOT__arb__DOT__acks) 
                               | (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__load_tag_hit_way)))) 
                     - (IData)(vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__request_order.push)));
        vlSelf->cva5_sim__DOT__id_list_fifo__DOT__gen_width_3_plus__DOT__inflight_count 
            = (0xfU & (((IData)(vlSelf->cva5_sim__DOT__id_list_fifo__DOT__gen_width_3_plus__DOT__inflight_count) 
                        + (IData)(vlSelf->cva5_sim__DOT__resp_valid)) 
                       - (1U & ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__issue_to) 
                                >> 5U))));
        __Vdlyvval__cva5_sim__DOT__cpu__DOT__gen_mul__DOT__mul_unit_block__DOT__valid__v2 
            = (1U & ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__gen_mul__DOT__mul_unit_block__DOT__stage1_advance)
                      ? ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__issue_to) 
                         >> 3U) : vlSelf->cva5_sim__DOT__cpu__DOT__gen_mul__DOT__mul_unit_block__DOT__valid
                     [0U]));
        __Vdlyvset__cva5_sim__DOT__cpu__DOT__gen_mul__DOT__mul_unit_block__DOT__valid__v2 = 1U;
        __Vdlyvval__cva5_sim__DOT__cpu__DOT__gen_mul__DOT__mul_unit_block__DOT__valid__v3 
            = ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__gen_mul__DOT__mul_unit_block__DOT__stage2_advance)
                ? vlSelf->cva5_sim__DOT__cpu__DOT__gen_mul__DOT__mul_unit_block__DOT__valid
               [0U] : vlSelf->cva5_sim__DOT__cpu__DOT__gen_mul__DOT__mul_unit_block__DOT__valid
               [1U]);
        vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__free_list_fifo__DOT__inflight_count 
            = (0x3fU & ((((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__free_list_fifo__DOT__inflight_count) 
                          + (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__rename_valid)) 
                         - (IData)(vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__renamer_block__DOT__free_list.potential_push)) 
                        - (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__rollback)));
        vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__free_list_fifo__DOT__read_index 
            = (0x1fU & (((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__free_list_fifo__DOT__read_index) 
                         + (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__rename_valid)) 
                        - (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__rollback)));
        if ((0x8000U & vlSelf->cva5_sim__DOT__cpu__DOT__gc[3U])) {
            __Vdly__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__flush_count 
                = vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__inflight_count_next;
        } else if (((0U != (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__flush_count)) 
                    & (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__internal_fetch_complete))) {
            __Vdly__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__flush_count 
                = (3U & ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__flush_count) 
                         - (IData)(1U)));
        }
    }
    if (vlSelf->cva5_sim__DOT__stats_block__DOT__en) {
        __Vdly__cva5_sim__DOT__stats_block__DOT__instructions_retired 
            = (vlSelf->cva5_sim__DOT__stats_block__DOT__instructions_retired 
               + (QData)((IData)((3U & (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__retire)))));
    }
    vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__request_in_progress 
        = ((~ (IData)(vlSelf->rst)) & (((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__request_in_progress) 
                                        & (~ (IData)(vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__sub_unit__BRA__0__KET__.data_valid))) 
                                       | (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__new_request)));
    vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__gen_div__DOT__div_unit_block__DOT__input_fifo.valid 
        = (1U & ((~ (IData)(vlSelf->rst)) & (((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__issue_to) 
                                              >> 4U) 
                                             | ((IData)(vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__gen_div__DOT__div_unit_block__DOT__input_fifo.valid) 
                                                & (~ (IData)(vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__gen_div__DOT__div_unit_block__DOT__input_fifo.pop))))));
    if ((1U & (~ (IData)(vlSelf->rst)))) {
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__widen_en_d 
            = (1U & ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__stall)
                      ? ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__no_bubble)
                          ? (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__widen_en_d)
                          : 0U) : (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__widen_en)));
    }
    if (vlSymsp->TOP__cva5_sim__DOT__l2.request_push) {
        __Vdlyvval__cva5_sim__DOT__arb__DOT__request_fifo_block__DOT__gen_width_3_plus__DOT__write_port__DOT__ram__v0 
            = vlSelf->cva5_sim__DOT__arb__DOT__request_in;
        __Vdlyvset__cva5_sim__DOT__arb__DOT__request_fifo_block__DOT__gen_width_3_plus__DOT__write_port__DOT__ram__v0 = 1U;
        __Vdlyvdim0__cva5_sim__DOT__arb__DOT__request_fifo_block__DOT__gen_width_3_plus__DOT__write_port__DOT__ram__v0 
            = vlSelf->cva5_sim__DOT__arb__DOT__request_fifo_block__DOT__gen_width_3_plus__DOT__write_index;
    }
    if (vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__tag_update) {
        if ((2U & (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__tag_update_way))) {
            __Vdlyvval__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__icache_tag_banks__DOT__tag_bank_gen__BRA__1__KET____DOT__itag_bank__DOT__tag_entry__v0 
                = (0x4000U | (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT____Vcellinp__icache_tag_banks__stage2_tag));
            __Vdlyvset__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__icache_tag_banks__DOT__tag_bank_gen__BRA__1__KET____DOT__itag_bank__DOT__tag_entry__v0 = 1U;
            __Vdlyvdim0__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__icache_tag_banks__DOT__tag_bank_gen__BRA__1__KET____DOT__itag_bank__DOT__tag_entry__v0 
                = vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT____Vcellinp__icache_tag_banks__stage2_line_addr;
        }
        if ((1U & (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__tag_update_way))) {
            __Vdlyvval__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__icache_tag_banks__DOT__tag_bank_gen__BRA__0__KET____DOT__itag_bank__DOT__tag_entry__v0 
                = (0x4000U | (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT____Vcellinp__icache_tag_banks__stage2_tag));
            __Vdlyvset__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__icache_tag_banks__DOT__tag_bank_gen__BRA__0__KET____DOT__itag_bank__DOT__tag_entry__v0 = 1U;
            __Vdlyvdim0__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__icache_tag_banks__DOT__tag_bank_gen__BRA__0__KET____DOT__itag_bank__DOT__tag_entry__v0 
                = vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT____Vcellinp__icache_tag_banks__stage2_line_addr;
        }
        if ((1U & (~ ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__tag_update_way) 
                      >> 1U)))) {
            vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__icache_tag_banks__DOT__tag_bank_gen__BRA__1__KET____DOT__itag_bank__DOT__data_out_b 
                = vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__icache_tag_banks__DOT__tag_bank_gen__BRA__1__KET____DOT__itag_bank__DOT__tag_entry
                [vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT____Vcellinp__icache_tag_banks__stage2_line_addr];
        }
        if ((1U & (~ (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__tag_update_way)))) {
            vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__icache_tag_banks__DOT__tag_bank_gen__BRA__0__KET____DOT__itag_bank__DOT__data_out_b 
                = vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__icache_tag_banks__DOT__tag_bank_gen__BRA__0__KET____DOT__itag_bank__DOT__tag_entry
                [vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT____Vcellinp__icache_tag_banks__stage2_line_addr];
        }
    }
    vlSelf->cva5_sim__DOT__cpu__DOT__gen_div__DOT__div_unit_block__DOT__in_progress 
        = ((~ (IData)(vlSelf->rst)) & ((IData)(vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__gen_div__DOT__div_unit_block__DOT__input_fifo.pop) 
                                       | ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__gen_div__DOT__div_unit_block__DOT__in_progress) 
                                          & (~ (vlSelf->cva5_sim__DOT__cpu__DOT__writeback_block__DOT__unit_ack
                                                [1U] 
                                                >> 3U)))));
    if (vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__cfg_en) {
        vlSelf->__Vdly__cva5_sim__DOT__x_rvv_proc_main__DOT__avl 
            = (((0U == (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__avl_set)) 
                | (2U == (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__avl_set)))
                ? ((0U < (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT____Vcellinp__cfg_unit__avl_new))
                    ? (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT____Vcellinp__cfg_unit__avl_new)
                    : (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__avl))
                : ((1U == (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__avl_set))
                    ? 0U : (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__avl)));
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vill 
            = ((vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vtype_nxt 
                >> 0x1fU) | ((7U & vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vtype_nxt) 
                             != (7U & (vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vtype_nxt 
                                       >> 3U))));
    }
    __Vdly__cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__busy 
        = (1U & ((~ (IData)(vlSelf->rst)) & (((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__busy) 
                                              & (~ 
                                                 (vlSelf->cva5_sim__DOT__cpu__DOT__writeback_block__DOT__unit_ack
                                                  [1U] 
                                                  >> 1U))) 
                                             | ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__issue_to) 
                                                >> 2U))));
    __Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz__v0 
        = ((~ (IData)(vlSelf->rst)) & (vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz_set
                                       [0U] | (vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz
                                               [0U] 
                                               & (~ 
                                                  vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz_clr
                                                  [0U]))));
    __Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz__v1 
        = ((~ (IData)(vlSelf->rst)) & (vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz_set
                                       [1U] | (vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz
                                               [1U] 
                                               & (~ 
                                                  vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz_clr
                                                  [1U]))));
    __Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz__v2 
        = ((~ (IData)(vlSelf->rst)) & (vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz_set
                                       [2U] | (vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz
                                               [2U] 
                                               & (~ 
                                                  vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz_clr
                                                  [2U]))));
    __Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz__v3 
        = ((~ (IData)(vlSelf->rst)) & (vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz_set
                                       [3U] | (vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz
                                               [3U] 
                                               & (~ 
                                                  vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz_clr
                                                  [3U]))));
    if (vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__commit) {
        vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__updated_csr 
            = ((1U == (3U & (IData)((vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__csr_inputs_r 
                                     >> 0x22U)))) ? (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__csr_inputs_r)
                : ((2U == (3U & (IData)((vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__csr_inputs_r 
                                         >> 0x22U))))
                    ? (vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__selected_csr 
                       | (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__csr_inputs_r))
                    : ((3U == (3U & (IData)((vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__csr_inputs_r 
                                             >> 0x22U))))
                        ? (vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__selected_csr 
                           & (~ (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__csr_inputs_r)))
                        : (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__csr_inputs_r))));
        vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__selected_csr_r 
            = vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__selected_csr;
    }
    __Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz__v4 
        = ((~ (IData)(vlSelf->rst)) & (vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz_set
                                       [4U] | (vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz
                                               [4U] 
                                               & (~ 
                                                  vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz_clr
                                                  [4U]))));
    __Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz__v5 
        = ((~ (IData)(vlSelf->rst)) & (vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz_set
                                       [5U] | (vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz
                                               [5U] 
                                               & (~ 
                                                  vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz_clr
                                                  [5U]))));
    __Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz__v6 
        = ((~ (IData)(vlSelf->rst)) & (vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz_set
                                       [6U] | (vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz
                                               [6U] 
                                               & (~ 
                                                  vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz_clr
                                                  [6U]))));
    __Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz__v7 
        = ((~ (IData)(vlSelf->rst)) & (vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz_set
                                       [7U] | (vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz
                                               [7U] 
                                               & (~ 
                                                  vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz_clr
                                                  [7U]))));
    __Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz__v8 
        = ((~ (IData)(vlSelf->rst)) & (vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz_set
                                       [8U] | (vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz
                                               [8U] 
                                               & (~ 
                                                  vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz_clr
                                                  [8U]))));
    __Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz__v9 
        = ((~ (IData)(vlSelf->rst)) & (vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz_set
                                       [9U] | (vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz
                                               [9U] 
                                               & (~ 
                                                  vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz_clr
                                                  [9U]))));
    if (vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT____Vcellinp__data_bank_gen__BRA__0__KET____DOT__data_bank__en_a) {
        if ((1U & (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT____Vcellinp__data_bank_gen__BRA__0__KET____DOT__data_bank__be_a))) {
            __Vdlyvval__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_bank_gen__BRA__0__KET____DOT__data_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v0 
                = (0xffU & vlSymsp->TOP__cva5_sim__DOT__l2.rd_data);
            __Vdlyvset__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_bank_gen__BRA__0__KET____DOT__data_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v0 = 1U;
            __Vdlyvlsb__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_bank_gen__BRA__0__KET____DOT__data_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v0 = 0U;
            __Vdlyvdim0__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_bank_gen__BRA__0__KET____DOT__data_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v0 
                = vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_read_addr;
        }
        if ((2U & (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT____Vcellinp__data_bank_gen__BRA__0__KET____DOT__data_bank__be_a))) {
            __Vdlyvval__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_bank_gen__BRA__0__KET____DOT__data_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v1 
                = (0xffU & (vlSymsp->TOP__cva5_sim__DOT__l2.rd_data 
                            >> 8U));
            __Vdlyvset__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_bank_gen__BRA__0__KET____DOT__data_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v1 = 1U;
            __Vdlyvlsb__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_bank_gen__BRA__0__KET____DOT__data_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v1 = 8U;
            __Vdlyvdim0__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_bank_gen__BRA__0__KET____DOT__data_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v1 
                = vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_read_addr;
        }
        if ((4U & (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT____Vcellinp__data_bank_gen__BRA__0__KET____DOT__data_bank__be_a))) {
            __Vdlyvval__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_bank_gen__BRA__0__KET____DOT__data_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v2 
                = (0xffU & (vlSymsp->TOP__cva5_sim__DOT__l2.rd_data 
                            >> 0x10U));
            __Vdlyvset__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_bank_gen__BRA__0__KET____DOT__data_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v2 = 1U;
            __Vdlyvlsb__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_bank_gen__BRA__0__KET____DOT__data_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v2 = 0x10U;
            __Vdlyvdim0__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_bank_gen__BRA__0__KET____DOT__data_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v2 
                = vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_read_addr;
        }
        if ((8U & (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT____Vcellinp__data_bank_gen__BRA__0__KET____DOT__data_bank__be_a))) {
            __Vdlyvval__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_bank_gen__BRA__0__KET____DOT__data_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v3 
                = (vlSymsp->TOP__cva5_sim__DOT__l2.rd_data 
                   >> 0x18U);
            __Vdlyvset__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_bank_gen__BRA__0__KET____DOT__data_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v3 = 1U;
            __Vdlyvlsb__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_bank_gen__BRA__0__KET____DOT__data_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v3 = 0x18U;
            __Vdlyvdim0__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_bank_gen__BRA__0__KET____DOT__data_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v3 
                = vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_read_addr;
        }
        vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT____Vcellout__data_bank_gen__BRA__0__KET____DOT__data_bank__data_out_a 
            = ((0xffffff00U & vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT____Vcellout__data_bank_gen__BRA__0__KET____DOT__data_bank__data_out_a) 
               | (0xffU & ((1U & (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT____Vcellinp__data_bank_gen__BRA__0__KET____DOT__data_bank__be_a))
                            ? vlSymsp->TOP__cva5_sim__DOT__l2.rd_data
                            : vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_bank_gen__BRA__0__KET____DOT__data_bank__DOT__genblk1__DOT__ram_block__DOT__ram
                           [vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_read_addr])));
        vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT____Vcellout__data_bank_gen__BRA__0__KET____DOT__data_bank__data_out_a 
            = ((0xffff00ffU & vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT____Vcellout__data_bank_gen__BRA__0__KET____DOT__data_bank__data_out_a) 
               | (0xff00U & (((2U & (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT____Vcellinp__data_bank_gen__BRA__0__KET____DOT__data_bank__be_a))
                               ? (vlSymsp->TOP__cva5_sim__DOT__l2.rd_data 
                                  >> 8U) : (vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_bank_gen__BRA__0__KET____DOT__data_bank__DOT__genblk1__DOT__ram_block__DOT__ram
                                            [vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_read_addr] 
                                            >> 8U)) 
                             << 8U)));
        vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT____Vcellout__data_bank_gen__BRA__0__KET____DOT__data_bank__data_out_a 
            = ((0xff00ffffU & vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT____Vcellout__data_bank_gen__BRA__0__KET____DOT__data_bank__data_out_a) 
               | (0xff0000U & (((4U & (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT____Vcellinp__data_bank_gen__BRA__0__KET____DOT__data_bank__be_a))
                                 ? (vlSymsp->TOP__cva5_sim__DOT__l2.rd_data 
                                    >> 0x10U) : (vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_bank_gen__BRA__0__KET____DOT__data_bank__DOT__genblk1__DOT__ram_block__DOT__ram
                                                 [vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_read_addr] 
                                                 >> 0x10U)) 
                               << 0x10U)));
        vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT____Vcellout__data_bank_gen__BRA__0__KET____DOT__data_bank__data_out_a 
            = ((0xffffffU & vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT____Vcellout__data_bank_gen__BRA__0__KET____DOT__data_bank__data_out_a) 
               | (((8U & (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT____Vcellinp__data_bank_gen__BRA__0__KET____DOT__data_bank__be_a))
                    ? (vlSymsp->TOP__cva5_sim__DOT__l2.rd_data 
                       >> 0x18U) : (vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_bank_gen__BRA__0__KET____DOT__data_bank__DOT__genblk1__DOT__ram_block__DOT__ram
                                    [vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_read_addr] 
                                    >> 0x18U)) << 0x18U));
    }
    __Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz__v10 
        = ((~ (IData)(vlSelf->rst)) & (vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz_set
                                       [0xaU] | (vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz
                                                 [0xaU] 
                                                 & (~ 
                                                    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz_clr
                                                    [0xaU]))));
    __Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz__v11 
        = ((~ (IData)(vlSelf->rst)) & (vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz_set
                                       [0xbU] | (vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz
                                                 [0xbU] 
                                                 & (~ 
                                                    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz_clr
                                                    [0xbU]))));
    __Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz__v12 
        = ((~ (IData)(vlSelf->rst)) & (vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz_set
                                       [0xcU] | (vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz
                                                 [0xcU] 
                                                 & (~ 
                                                    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz_clr
                                                    [0xcU]))));
    __Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz__v13 
        = ((~ (IData)(vlSelf->rst)) & (vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz_set
                                       [0xdU] | (vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz
                                                 [0xdU] 
                                                 & (~ 
                                                    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz_clr
                                                    [0xdU]))));
    __Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz__v14 
        = ((~ (IData)(vlSelf->rst)) & (vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz_set
                                       [0xeU] | (vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz
                                                 [0xeU] 
                                                 & (~ 
                                                    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz_clr
                                                    [0xeU]))));
    __Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz__v15 
        = ((~ (IData)(vlSelf->rst)) & (vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz_set
                                       [0xfU] | (vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz
                                                 [0xfU] 
                                                 & (~ 
                                                    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz_clr
                                                    [0xfU]))));
    __Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz__v16 
        = ((~ (IData)(vlSelf->rst)) & (vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz_set
                                       [0x10U] | (vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz
                                                  [0x10U] 
                                                  & (~ 
                                                     vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz_clr
                                                     [0x10U]))));
    __Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz__v17 
        = ((~ (IData)(vlSelf->rst)) & (vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz_set
                                       [0x11U] | (vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz
                                                  [0x11U] 
                                                  & (~ 
                                                     vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz_clr
                                                     [0x11U]))));
    __Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz__v18 
        = ((~ (IData)(vlSelf->rst)) & (vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz_set
                                       [0x12U] | (vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz
                                                  [0x12U] 
                                                  & (~ 
                                                     vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz_clr
                                                     [0x12U]))));
    __Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz__v19 
        = ((~ (IData)(vlSelf->rst)) & (vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz_set
                                       [0x13U] | (vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz
                                                  [0x13U] 
                                                  & (~ 
                                                     vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz_clr
                                                     [0x13U]))));
    __Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz__v20 
        = ((~ (IData)(vlSelf->rst)) & (vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz_set
                                       [0x14U] | (vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz
                                                  [0x14U] 
                                                  & (~ 
                                                     vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz_clr
                                                     [0x14U]))));
    __Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz__v21 
        = ((~ (IData)(vlSelf->rst)) & (vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz_set
                                       [0x15U] | (vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz
                                                  [0x15U] 
                                                  & (~ 
                                                     vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz_clr
                                                     [0x15U]))));
    __Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz__v22 
        = ((~ (IData)(vlSelf->rst)) & (vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz_set
                                       [0x16U] | (vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz
                                                  [0x16U] 
                                                  & (~ 
                                                     vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz_clr
                                                     [0x16U]))));
    __Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz__v23 
        = ((~ (IData)(vlSelf->rst)) & (vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz_set
                                       [0x17U] | (vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz
                                                  [0x17U] 
                                                  & (~ 
                                                     vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz_clr
                                                     [0x17U]))));
    __Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz__v24 
        = ((~ (IData)(vlSelf->rst)) & (vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz_set
                                       [0x18U] | (vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz
                                                  [0x18U] 
                                                  & (~ 
                                                     vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz_clr
                                                     [0x18U]))));
    __Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz__v25 
        = ((~ (IData)(vlSelf->rst)) & (vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz_set
                                       [0x19U] | (vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz
                                                  [0x19U] 
                                                  & (~ 
                                                     vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz_clr
                                                     [0x19U]))));
    __Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz__v26 
        = ((~ (IData)(vlSelf->rst)) & (vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz_set
                                       [0x1aU] | (vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz
                                                  [0x1aU] 
                                                  & (~ 
                                                     vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz_clr
                                                     [0x1aU]))));
    __Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz__v27 
        = ((~ (IData)(vlSelf->rst)) & (vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz_set
                                       [0x1bU] | (vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz
                                                  [0x1bU] 
                                                  & (~ 
                                                     vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz_clr
                                                     [0x1bU]))));
    __Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz__v28 
        = ((~ (IData)(vlSelf->rst)) & (vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz_set
                                       [0x1cU] | (vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz
                                                  [0x1cU] 
                                                  & (~ 
                                                     vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz_clr
                                                     [0x1cU]))));
    __Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz__v29 
        = ((~ (IData)(vlSelf->rst)) & (vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz_set
                                       [0x1dU] | (vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz
                                                  [0x1dU] 
                                                  & (~ 
                                                     vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz_clr
                                                     [0x1dU]))));
    __Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz__v30 
        = ((~ (IData)(vlSelf->rst)) & (vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz_set
                                       [0x1eU] | (vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz
                                                  [0x1eU] 
                                                  & (~ 
                                                     vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz_clr
                                                     [0x1eU]))));
    __Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz__v31 
        = ((~ (IData)(vlSelf->rst)) & (vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz_set
                                       [0x1fU] | (vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz
                                                  [0x1fU] 
                                                  & (~ 
                                                     vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz_clr
                                                     [0x1fU]))));
    if ((((~ (IData)(vlSelf->rst)) & (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__mem_port_valid_out)) 
         & (~ (IData)((0x7ffU == (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__w_buf_l__DOT__count)))))) {
        __Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__w_buf_l__DOT__FIFO__v0[0U] 
            = (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vr_rd_data_out_1);
        __Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__w_buf_l__DOT__FIFO__v0[1U] 
            = (IData)((vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vr_rd_data_out_1 
                       >> 0x20U));
        __Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__w_buf_l__DOT__FIFO__v0[2U] 
            = ((0U == (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__reg_count)) 
               & (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__mem_port_valid_out));
        __Vdlyvset__cva5_sim__DOT__x_rvv_proc_main__DOT__w_buf_l__DOT__FIFO__v0 = 1U;
        __Vdlyvdim0__cva5_sim__DOT__x_rvv_proc_main__DOT__w_buf_l__DOT__FIFO__v0 
            = vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__w_buf_l__DOT__w_count_d;
    }
    if (vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT____Vcellinp__lsq_addr_hash__rst) {
        vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__sq_oldest = 0U;
        vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__load_check_count = 0U;
        vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__valid = 0U;
    } else {
        vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__sq_oldest 
            = (3U & ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__sq_oldest) 
                     + (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__sub_unit_store_issue)));
        vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__load_check_count 
            = vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__load_check_count_next;
        vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__valid 
            = vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__valid_next;
    }
    vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__request_r 
        = ((~ (IData)(vlSelf->rst)) & ((((~ (IData)(
                                                    (0U 
                                                     != (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__tag_hit_way)))) 
                                         & (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__second_cycle)) 
                                        | (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__request_r)) 
                                       & (~ ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__gen_l1_arbiter__DOT__arb__DOT__acks) 
                                             >> 1U))));
    vlSelf->__Vdly__cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__turn 
        = ((~ (IData)(vlSelf->rst)) & ((~ (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu_req_end)) 
                                       & ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vWiden_en) 
                                          & (~ (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__turn)))));
    vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__fence_hold 
        = (1U & ((~ (IData)(vlSelf->rst)) & (((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__fence_hold) 
                                              & (~ (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__load_store_status))) 
                                             | (((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__issue_to) 
                                                 >> 1U) 
                                                & (vlSelf->cva5_sim__DOT__cpu__DOT__ls_inputs[0U] 
                                                   >> 0xcU)))));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__mem_port_req_out 
        = ((~ (IData)(vlSelf->rst)) & ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__stall)
                                        ? ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__no_bubble) 
                                           & (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__mem_port_req_out))
                                        : (7U == (0x7fU 
                                                  & vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__insn_in_f))));
    vlSelf->__Vdly__cva5_sim__DOT__x_rvv_proc_main__DOT__vm_d 
        = (1U & ((IData)(vlSelf->rst) | ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__stall)
                                          ? ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__no_bubble)
                                              ? (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vm_d)
                                              : 1U)
                                          : (1U & (vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__insn_in_f 
                                                   >> 0x19U)))));
    __Vdlyvval__cva5_sim__DOT__cpu__DOT__id_block__DOT__id_waiting_for_writeback_toggle_mem_set__DOT__write_port_gen__BRA__2__KET____DOT__mem__DOT__write_port__DOT__xilinx_gen__DOT__ram__v0 
        = (vlSelf->cva5_sim__DOT__cpu__DOT__id_block__DOT__id_waiting_for_writeback_toggle_mem_set__DOT___toggle
           [2U] ^ vlSelf->cva5_sim__DOT__cpu__DOT__id_block__DOT__id_waiting_for_writeback_toggle_mem_set__DOT__write_port_gen__BRA__2__KET____DOT__mem__DOT___read_data
           [0U]);
    __Vdlyvdim0__cva5_sim__DOT__cpu__DOT__id_block__DOT__id_waiting_for_writeback_toggle_mem_set__DOT__write_port_gen__BRA__2__KET____DOT__mem__DOT__write_port__DOT__xilinx_gen__DOT__ram__v0 
        = vlSelf->cva5_sim__DOT__cpu__DOT__id_block__DOT__id_waiting_for_writeback_toggle_mem_set__DOT___toggle_addr
        [2U];
    __Vdlyvval__cva5_sim__DOT__cpu__DOT__id_block__DOT__id_waiting_for_writeback_toggle_mem_set__DOT__write_port_gen__BRA__1__KET____DOT__mem__DOT__write_port__DOT__xilinx_gen__DOT__ram__v0 
        = (vlSelf->cva5_sim__DOT__cpu__DOT__id_block__DOT__id_waiting_for_writeback_toggle_mem_set__DOT___toggle
           [1U] ^ vlSelf->cva5_sim__DOT__cpu__DOT__id_block__DOT__id_waiting_for_writeback_toggle_mem_set__DOT__write_port_gen__BRA__1__KET____DOT__mem__DOT___read_data
           [0U]);
    __Vdlyvdim0__cva5_sim__DOT__cpu__DOT__id_block__DOT__id_waiting_for_writeback_toggle_mem_set__DOT__write_port_gen__BRA__1__KET____DOT__mem__DOT__write_port__DOT__xilinx_gen__DOT__ram__v0 
        = vlSelf->cva5_sim__DOT__cpu__DOT__id_block__DOT__id_waiting_for_writeback_toggle_mem_set__DOT___toggle_addr
        [1U];
    __Vdlyvval__cva5_sim__DOT__cpu__DOT__id_block__DOT__id_waiting_for_writeback_toggle_mem_set__DOT__write_port_gen__BRA__0__KET____DOT__mem__DOT__write_port__DOT__xilinx_gen__DOT__ram__v0 
        = (vlSelf->cva5_sim__DOT__cpu__DOT__id_block__DOT__id_waiting_for_writeback_toggle_mem_set__DOT___toggle
           [0U] ^ vlSelf->cva5_sim__DOT__cpu__DOT__id_block__DOT__id_waiting_for_writeback_toggle_mem_set__DOT__write_port_gen__BRA__0__KET____DOT__mem__DOT___read_data
           [0U]);
    __Vdlyvdim0__cva5_sim__DOT__cpu__DOT__id_block__DOT__id_waiting_for_writeback_toggle_mem_set__DOT__write_port_gen__BRA__0__KET____DOT__mem__DOT__write_port__DOT__xilinx_gen__DOT__ram__v0 
        = vlSelf->cva5_sim__DOT__cpu__DOT__id_block__DOT__id_waiting_for_writeback_toggle_mem_set__DOT___toggle_addr
        [0U];
    vlSelf->__Vdly__cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__narrow__DOT__vNarrow_0__DOT__turn 
        = ((~ (IData)(vlSelf->rst)) & ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vMul_outNarrow) 
                                       & (~ (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__narrow__DOT__vNarrow_0__DOT__turn))));
    if ((1U & (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vm_wr_en))) {
        __Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__mask_data__v0 
            = (0xffU & (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu_data_out));
        __Vdlyvset__cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__mask_data__v0 = 1U;
        __Vdlyvlsb__cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__mask_data__v0 = 0U;
        __Vdlyvdim0__cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__mask_data__v0 
            = (0x1fU & (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu_off_out));
    }
    if ((2U & (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vm_wr_en))) {
        __Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__mask_data__v1 
            = (0xffU & (IData)((vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu_data_out 
                                >> 8U)));
        __Vdlyvset__cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__mask_data__v1 = 1U;
        __Vdlyvlsb__cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__mask_data__v1 = 8U;
        __Vdlyvdim0__cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__mask_data__v1 
            = (0x1fU & (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu_off_out));
    }
    if ((4U & (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vm_wr_en))) {
        __Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__mask_data__v2 
            = (0xffU & (IData)((vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu_data_out 
                                >> 0x10U)));
        __Vdlyvset__cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__mask_data__v2 = 1U;
        __Vdlyvlsb__cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__mask_data__v2 = 0x10U;
        __Vdlyvdim0__cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__mask_data__v2 
            = (0x1fU & (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu_off_out));
    }
    if ((8U & (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vm_wr_en))) {
        __Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__mask_data__v3 
            = (0xffU & (IData)((vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu_data_out 
                                >> 0x18U)));
        __Vdlyvset__cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__mask_data__v3 = 1U;
        __Vdlyvlsb__cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__mask_data__v3 = 0x18U;
        __Vdlyvdim0__cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__mask_data__v3 
            = (0x1fU & (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu_off_out));
    }
    if ((0x10U & (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vm_wr_en))) {
        __Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__mask_data__v4 
            = (0xffU & (IData)((vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu_data_out 
                                >> 0x20U)));
        __Vdlyvset__cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__mask_data__v4 = 1U;
        __Vdlyvlsb__cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__mask_data__v4 = 0x20U;
        __Vdlyvdim0__cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__mask_data__v4 
            = (0x1fU & (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu_off_out));
    }
    if ((0x20U & (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vm_wr_en))) {
        __Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__mask_data__v5 
            = (0xffU & (IData)((vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu_data_out 
                                >> 0x28U)));
        __Vdlyvset__cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__mask_data__v5 = 1U;
        __Vdlyvlsb__cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__mask_data__v5 = 0x28U;
        __Vdlyvdim0__cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__mask_data__v5 
            = (0x1fU & (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu_off_out));
    }
    if ((0x40U & (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vm_wr_en))) {
        __Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__mask_data__v6 
            = (0xffU & (IData)((vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu_data_out 
                                >> 0x30U)));
        __Vdlyvset__cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__mask_data__v6 = 1U;
        __Vdlyvlsb__cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__mask_data__v6 = 0x30U;
        __Vdlyvdim0__cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__mask_data__v6 
            = (0x1fU & (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu_off_out));
    }
    if ((0x80U & (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vm_wr_en))) {
        __Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__mask_data__v7 
            = (0xffU & (IData)((vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu_data_out 
                                >> 0x38U)));
        __Vdlyvset__cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__mask_data__v7 = 1U;
        __Vdlyvlsb__cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__mask_data__v7 = 0x38U;
        __Vdlyvdim0__cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__mask_data__v7 
            = (0x1fU & (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu_off_out));
    }
    __Vdlyvval__cva5_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__3__KET____DOT__mem__DOT__write_port__DOT__xilinx_gen__DOT__ram__v0 
        = (vlSelf->cva5_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT___toggle
           [3U] ^ vlSelf->cva5_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__3__KET____DOT__mem__DOT___read_data
           [0U]);
    __Vdlyvdim0__cva5_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__3__KET____DOT__mem__DOT__write_port__DOT__xilinx_gen__DOT__ram__v0 
        = vlSelf->cva5_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT___toggle_addr
        [3U];
    __Vdlyvval__cva5_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__2__KET____DOT__mem__DOT__write_port__DOT__xilinx_gen__DOT__ram__v0 
        = (vlSelf->cva5_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT___toggle
           [2U] ^ vlSelf->cva5_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__2__KET____DOT__mem__DOT___read_data
           [0U]);
    __Vdlyvdim0__cva5_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__2__KET____DOT__mem__DOT__write_port__DOT__xilinx_gen__DOT__ram__v0 
        = vlSelf->cva5_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT___toggle_addr
        [2U];
    __Vdlyvval__cva5_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__1__KET____DOT__mem__DOT__write_port__DOT__xilinx_gen__DOT__ram__v0 
        = (vlSelf->cva5_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT___toggle
           [1U] ^ vlSelf->cva5_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__1__KET____DOT__mem__DOT___read_data
           [0U]);
    __Vdlyvdim0__cva5_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__1__KET____DOT__mem__DOT__write_port__DOT__xilinx_gen__DOT__ram__v0 
        = vlSelf->cva5_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT___toggle_addr
        [1U];
    __Vdlyvval__cva5_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__0__KET____DOT__mem__DOT__write_port__DOT__xilinx_gen__DOT__ram__v0 
        = (vlSelf->cva5_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT___toggle
           [0U] ^ vlSelf->cva5_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__0__KET____DOT__mem__DOT___read_data
           [0U]);
    __Vdlyvdim0__cva5_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__0__KET____DOT__mem__DOT__write_port__DOT__xilinx_gen__DOT__ram__v0 
        = vlSelf->cva5_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT___toggle_addr
        [0U];
    if (vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__gen_div__DOT__div_unit_block__DOT__div_core.start) {
        TOP__cva5_sim__DOT__cpu__DOT__gen_div__DOT__div_unit_block__DOT__div_core__DOT____Vdly__quotient = 0U;
    } else if (vlSelf->cva5_sim__DOT__cpu__DOT__gen_div__DOT__div_unit_block__DOT__divider_block__DOT__running) {
        TOP__cva5_sim__DOT__cpu__DOT__gen_div__DOT__div_unit_block__DOT__div_core__DOT____Vdly__quotient 
            = ((vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__gen_div__DOT__div_unit_block__DOT__div_core.quotient 
                << 2U) | (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__gen_div__DOT__div_unit_block__DOT__divider_block__DOT__new_quotient_bits));
    }
    vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__load_attributes.valid 
        = ((~ (IData)(vlSelf->rst)) & ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__sub_unit_load_issue) 
                                       | ((IData)(vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__load_attributes.valid) 
                                          & (~ (IData)(vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__sub_unit__BRA__0__KET__.data_valid)))));
    if (vlSelf->cva5_sim__DOT__cpu__DOT__gen_mul__DOT__mul_unit_block__DOT__stage1_advance) {
        __Vdlyvval__cva5_sim__DOT__cpu__DOT__gen_mul__DOT__mul_unit_block__DOT__mulh__v0 
            = (0U != (3U & vlSelf->cva5_sim__DOT__cpu__DOT__mul_inputs[0U]));
        __Vdlyvset__cva5_sim__DOT__cpu__DOT__gen_mul__DOT__mul_unit_block__DOT__mulh__v0 = 1U;
        __Vdlyvval__cva5_sim__DOT__cpu__DOT__gen_mul__DOT__mul_unit_block__DOT__id__v0 
            = (7U & (vlSelf->cva5_sim__DOT__cpu__DOT__issue[0U] 
                     >> 9U));
        __Vdlyvset__cva5_sim__DOT__cpu__DOT__gen_mul__DOT__mul_unit_block__DOT__id__v0 = 1U;
        __Vdlyvval__cva5_sim__DOT__cpu__DOT__gen_mul__DOT__mul_unit_block__DOT__phys_addr__v0 
            = (0x3fU & (vlSelf->cva5_sim__DOT__cpu__DOT__issue[0U] 
                        >> 0xeU));
        __Vdlyvset__cva5_sim__DOT__cpu__DOT__gen_mul__DOT__mul_unit_block__DOT__phys_addr__v0 = 1U;
    }
    if (vlSelf->cva5_sim__DOT__cpu__DOT__gen_mul__DOT__mul_unit_block__DOT__stage2_advance) {
        __Vdlyvval__cva5_sim__DOT__cpu__DOT__gen_mul__DOT__mul_unit_block__DOT__mulh__v1 
            = vlSelf->cva5_sim__DOT__cpu__DOT__gen_mul__DOT__mul_unit_block__DOT__mulh
            [0U];
        __Vdlyvset__cva5_sim__DOT__cpu__DOT__gen_mul__DOT__mul_unit_block__DOT__mulh__v1 = 1U;
        __Vdlyvval__cva5_sim__DOT__cpu__DOT__gen_mul__DOT__mul_unit_block__DOT__id__v1 
            = vlSelf->cva5_sim__DOT__cpu__DOT__gen_mul__DOT__mul_unit_block__DOT__id
            [0U];
        __Vdlyvset__cva5_sim__DOT__cpu__DOT__gen_mul__DOT__mul_unit_block__DOT__id__v1 = 1U;
        __Vdlyvval__cva5_sim__DOT__cpu__DOT__gen_mul__DOT__mul_unit_block__DOT__phys_addr__v1 
            = vlSelf->cva5_sim__DOT__cpu__DOT__gen_mul__DOT__mul_unit_block__DOT__phys_addr
            [0U];
        __Vdlyvset__cva5_sim__DOT__cpu__DOT__gen_mul__DOT__mul_unit_block__DOT__phys_addr__v1 = 1U;
        vlSelf->cva5_sim__DOT__cpu__DOT__gen_mul__DOT__mul_unit_block__DOT__result 
            = VL_MULS_QQQ(64, VL_EXTENDS_QQ(64,33, vlSelf->cva5_sim__DOT__cpu__DOT__gen_mul__DOT__mul_unit_block__DOT__rs1_r), 
                          VL_EXTENDS_QQ(64,33, vlSelf->cva5_sim__DOT__cpu__DOT__gen_mul__DOT__mul_unit_block__DOT__rs2_r));
    }
    if ((((8U & ((IData)((vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__wb_snoop_r 
                          >> 0x20U)) << 3U)) | (7U 
                                                & (IData)(
                                                          (vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__wb_snoop_r 
                                                           >> 0x27U)))) 
         == (8U | ((0x10U & ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__released) 
                             << 4U)) | (7U & (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__id_needed)))))) {
        __Vdlyvval__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__store_data_from_wb__v0 
            = (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__wb_snoop_r);
        __Vdlyvset__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__store_data_from_wb__v0 = 1U;
    }
    if ((((8U & ((IData)((vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__wb_snoop_r 
                          >> 0x20U)) << 3U)) | (7U 
                                                & (IData)(
                                                          (vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__wb_snoop_r 
                                                           >> 0x27U)))) 
         == (8U | ((0x10U & ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__released) 
                             << 3U)) | (7U & ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__id_needed) 
                                              >> 3U)))))) {
        __Vdlyvval__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__store_data_from_wb__v1 
            = (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__wb_snoop_r);
        __Vdlyvset__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__store_data_from_wb__v1 = 1U;
    }
    if ((((8U & ((IData)((vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__wb_snoop_r 
                          >> 0x20U)) << 3U)) | (7U 
                                                & (IData)(
                                                          (vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__wb_snoop_r 
                                                           >> 0x27U)))) 
         == (8U | ((0x10U & ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__released) 
                             << 2U)) | (7U & ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__id_needed) 
                                              >> 6U)))))) {
        __Vdlyvval__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__store_data_from_wb__v2 
            = (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__wb_snoop_r);
        __Vdlyvset__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__store_data_from_wb__v2 = 1U;
    }
    if ((((8U & ((IData)((vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__wb_snoop_r 
                          >> 0x20U)) << 3U)) | (7U 
                                                & (IData)(
                                                          (vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__wb_snoop_r 
                                                           >> 0x27U)))) 
         == (8U | ((0x10U & ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__released) 
                             << 1U)) | (7U & ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__id_needed) 
                                              >> 9U)))))) {
        __Vdlyvval__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__store_data_from_wb__v3 
            = (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__wb_snoop_r);
        __Vdlyvset__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__store_data_from_wb__v3 = 1U;
    }
    vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__unit_wb__BRA__2__KET__.done 
        = ((~ (IData)(vlSelf->rst)) & (((IData)(vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__unit_wb__BRA__2__KET__.done) 
                                        & (~ (vlSelf->cva5_sim__DOT__cpu__DOT__writeback_block__DOT__unit_ack
                                              [1U] 
                                              >> 1U))) 
                                       | (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__commit)));
    if ((0x10U & (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__issue_to))) {
        __Vdlyvval__cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__gen_decode_div_inputs__DOT__prev_div_rs_addr__v0 
            = vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__issue_phys_rs_addr
            [0U];
        __Vdlyvset__cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__gen_decode_div_inputs__DOT__prev_div_rs_addr__v0 = 1U;
        __Vdlyvval__cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__gen_decode_div_inputs__DOT__prev_div_rs_addr__v1 
            = vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__issue_phys_rs_addr
            [1U];
    }
    if (vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__stall) {
        __Vdly__cva5_sim__DOT__x_rvv_proc_main__DOT__data_in_1_f 
            = vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__data_in_1_f;
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__data_in_2_f 
            = vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__data_in_2_f;
    } else {
        __Vdly__cva5_sim__DOT__x_rvv_proc_main__DOT__data_in_1_f 
            = vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__rf_issue.data
            [0U];
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__data_in_2_f 
            = ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__cfu_imm_type)
                ? (0xffU & ((vlSelf->cva5_sim__DOT__cpu__DOT__issue[2U] 
                             << 5U) | (vlSelf->cva5_sim__DOT__cpu__DOT__issue[1U] 
                                       >> 0x1bU))) : 
               vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__rf_issue.data
               [1U]);
    }
    __Vdlyvval__cva5_sim__DOT__cpu__DOT____Vcellout__id_block__retire_port_valid__v0 
        = (vlSelf->cva5_sim__DOT__cpu__DOT__id_block__DOT__retire_port_valid_next
           [0U] & (~ (vlSelf->cva5_sim__DOT__cpu__DOT__gc[3U] 
                      >> 0xeU)));
    __Vdlyvval__cva5_sim__DOT__cpu__DOT____Vcellout__id_block__retire_port_valid__v1 
        = (vlSelf->cva5_sim__DOT__cpu__DOT__id_block__DOT__retire_port_valid_next
           [1U] & (~ (vlSelf->cva5_sim__DOT__cpu__DOT__gc[3U] 
                      >> 0xeU)));
    if (vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__input_fifo.push) {
        __Vdlyvval__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__cache_input_fifo__DOT__gen_width_two__DOT__shift_reg__v0 
            = vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__pc;
        __Vdlyvset__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__cache_input_fifo__DOT__gen_width_two__DOT__shift_reg__v0 = 1U;
        __Vdlyvval__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__cache_input_fifo__DOT__gen_width_two__DOT__shift_reg__v1 
            = vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__cache_input_fifo__DOT__gen_width_two__DOT__shift_reg
            [0U];
    }
    if (vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__ras.push) {
        __Vdlyvval__cva5_sim__DOT__cpu__DOT__ras_block__DOT__lut_ram__v0 
            = ((IData)(4U) + vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__pc);
        __Vdlyvset__cva5_sim__DOT__cpu__DOT__ras_block__DOT__lut_ram__v0 = 1U;
        __Vdlyvdim0__cva5_sim__DOT__cpu__DOT__ras_block__DOT__lut_ram__v0 
            = vlSelf->cva5_sim__DOT__cpu__DOT__ras_block__DOT__new_index;
    }
    if (((IData)((vlSelf->cva5_sim__DOT__cpu__DOT____Vcellinp__register_file_block__commit
                  [1U] >> 0x20U)) & ((~ (vlSelf->cva5_sim__DOT__cpu__DOT__gc[3U] 
                                         >> 0xeU)) 
                                     & (0U != (0x3fU 
                                               & (IData)(
                                                         (vlSelf->cva5_sim__DOT__cpu__DOT____Vcellinp__register_file_block__commit
                                                          [1U] 
                                                          >> 0x21U))))))) {
        __Vdlyvval__cva5_sim__DOT__cpu__DOT__register_file_block__DOT__register_file_gen__BRA__1__KET____DOT__reg_group__DOT__register_file_bank__v0 
            = (IData)(vlSelf->cva5_sim__DOT__cpu__DOT____Vcellinp__register_file_block__commit
                      [1U]);
        __Vdlyvset__cva5_sim__DOT__cpu__DOT__register_file_block__DOT__register_file_gen__BRA__1__KET____DOT__reg_group__DOT__register_file_bank__v0 = 1U;
        __Vdlyvdim0__cva5_sim__DOT__cpu__DOT__register_file_block__DOT__register_file_gen__BRA__1__KET____DOT__reg_group__DOT__register_file_bank__v0 
            = (0x3fU & (IData)((vlSelf->cva5_sim__DOT__cpu__DOT____Vcellinp__register_file_block__commit
                                [1U] >> 0x21U)));
    }
    if (((IData)((vlSelf->cva5_sim__DOT__cpu__DOT____Vcellinp__register_file_block__commit
                  [0U] >> 0x20U)) & ((~ (vlSelf->cva5_sim__DOT__cpu__DOT__gc[3U] 
                                         >> 0xeU)) 
                                     & (0U != (0x3fU 
                                               & (IData)(
                                                         (vlSelf->cva5_sim__DOT__cpu__DOT____Vcellinp__register_file_block__commit
                                                          [0U] 
                                                          >> 0x21U))))))) {
        __Vdlyvval__cva5_sim__DOT__cpu__DOT__register_file_block__DOT__register_file_gen__BRA__0__KET____DOT__reg_group__DOT__register_file_bank__v0 
            = (IData)(vlSelf->cva5_sim__DOT__cpu__DOT____Vcellinp__register_file_block__commit
                      [0U]);
        __Vdlyvset__cva5_sim__DOT__cpu__DOT__register_file_block__DOT__register_file_gen__BRA__0__KET____DOT__reg_group__DOT__register_file_bank__v0 = 1U;
        __Vdlyvdim0__cva5_sim__DOT__cpu__DOT__register_file_block__DOT__register_file_gen__BRA__0__KET____DOT__reg_group__DOT__register_file_bank__v0 
            = (0x3fU & (IData)((vlSelf->cva5_sim__DOT__cpu__DOT____Vcellinp__register_file_block__commit
                                [0U] >> 0x21U)));
    }
    if (vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__renamer_block__DOT__free_list.potential_push) {
        __Vdlyvval__cva5_sim__DOT__cpu__DOT__renamer_block__DOT__free_list_fifo__DOT__lut_ram__v0 
            = (0x3fU & ((0x40000U & vlSelf->cva5_sim__DOT__cpu__DOT__gc[3U])
                         ? (0x20U | (0x1fU & (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__clear_index)))
                         : ((0x4000U & vlSelf->cva5_sim__DOT__cpu__DOT__gc[3U])
                             ? (vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__inuse_list_fifo__DOT____Vcellout__gen_width_3_plus__DOT__write_port__ram_data_out 
                                >> 7U) : (vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__inuse_list_fifo__DOT____Vcellout__gen_width_3_plus__DOT__write_port__ram_data_out 
                                          >> 1U))));
        __Vdlyvset__cva5_sim__DOT__cpu__DOT__renamer_block__DOT__free_list_fifo__DOT__lut_ram__v0 = 1U;
        __Vdlyvdim0__cva5_sim__DOT__cpu__DOT__renamer_block__DOT__free_list_fifo__DOT__lut_ram__v0 
            = vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__free_list_fifo__DOT__write_index;
    }
    vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__exception__BRA__2__KET__.valid 
        = ((~ (IData)(vlSelf->rst)) & (((IData)(vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__exception__BRA__2__KET__.valid) 
                                        | (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__gen_decode_exceptions__DOT__new_exception)) 
                                       & (~ (vlSelf->cva5_sim__DOT__cpu__DOT__gc[3U] 
                                             >> 9U))));
    TOP__cva5_sim__DOT__cpu__DOT__exception__BRA__1__KET____DOT____Vdly__valid 
        = ((~ (IData)(vlSelf->rst)) & (((IData)(vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__exception__BRA__1__KET__.valid) 
                                        & (~ (vlSelf->cva5_sim__DOT__cpu__DOT__gc[3U] 
                                              >> 9U))) 
                                       | (((vlSelf->cva5_sim__DOT__cpu__DOT__branch_unit_block__DOT__new_pc 
                                            >> 1U) 
                                           & (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__branch_unit_block__DOT__branch_taken)) 
                                          & ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__issue_to) 
                                             >> 6U))));
    vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__exception__BRA__0__KET__.__Vdly__valid 
        = ((~ (IData)(vlSelf->rst)) & (((IData)(vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__exception__BRA__0__KET__.valid) 
                                        & (~ (vlSelf->cva5_sim__DOT__cpu__DOT__gc[3U] 
                                              >> 9U))) 
                                       | (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_exceptions__DOT__new_exception)));
    vlSelf->cva5_sim__DOT__cpu__DOT__branch_unit_block__DOT__branch_issued_r 
        = (1U & ((~ (IData)(vlSelf->rst)) & (((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__issue_to) 
                                              >> 6U) 
                                             | ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__branch_unit_block__DOT__branch_issued_r) 
                                                & (~ 
                                                   ((vlSelf->cva5_sim__DOT__cpu__DOT__branch_inputs[0U] 
                                                     >> 0x1aU) 
                                                    | (IData)(vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__exception__BRA__1__KET__.valid)))))));
    if ((2U & (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__bp_block__DOT__target_update_way))) {
        __Vdlyvval__cva5_sim__DOT__cpu__DOT__bp_block__DOT__genblk2__DOT__gen_branch_table_banks__BRA__1__KET____DOT__addr_table__DOT__branch_ram__v0 
            = vlSelf->cva5_sim__DOT__cpu__DOT__branch_unit_block__DOT__new_pc_ex;
        __Vdlyvset__cva5_sim__DOT__cpu__DOT__bp_block__DOT__genblk2__DOT__gen_branch_table_banks__BRA__1__KET____DOT__addr_table__DOT__branch_ram__v0 = 1U;
        __Vdlyvdim0__cva5_sim__DOT__cpu__DOT__bp_block__DOT__genblk2__DOT__gen_branch_table_banks__BRA__1__KET____DOT__addr_table__DOT__branch_ram__v0 
            = vlSelf->cva5_sim__DOT__cpu__DOT__bp_block__DOT____Vcellinp__genblk2__DOT__gen_branch_table_banks__BRA__1__KET____DOT__addr_table__write_addr;
    }
    if ((1U & (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__bp_block__DOT__target_update_way))) {
        __Vdlyvval__cva5_sim__DOT__cpu__DOT__bp_block__DOT__genblk2__DOT__gen_branch_table_banks__BRA__0__KET____DOT__addr_table__DOT__branch_ram__v0 
            = vlSelf->cva5_sim__DOT__cpu__DOT__branch_unit_block__DOT__new_pc_ex;
        __Vdlyvset__cva5_sim__DOT__cpu__DOT__bp_block__DOT__genblk2__DOT__gen_branch_table_banks__BRA__0__KET____DOT__addr_table__DOT__branch_ram__v0 = 1U;
        __Vdlyvdim0__cva5_sim__DOT__cpu__DOT__bp_block__DOT__genblk2__DOT__gen_branch_table_banks__BRA__0__KET____DOT__addr_table__DOT__branch_ram__v0 
            = vlSelf->cva5_sim__DOT__cpu__DOT__bp_block__DOT____Vcellinp__genblk2__DOT__gen_branch_table_banks__BRA__0__KET____DOT__addr_table__write_addr;
    }
    if ((1U & (~ (vlSelf->cva5_sim__DOT__cpu__DOT__gc[3U] 
                  >> 0xdU)))) {
        __Vdlyvval__cva5_sim__DOT__cpu__DOT____Vcellout__id_block__retire_ids__v0 
            = vlSelf->cva5_sim__DOT__cpu__DOT____Vcellout__id_block__retire_ids_next
            [0U];
        __Vdlyvset__cva5_sim__DOT__cpu__DOT____Vcellout__id_block__retire_ids__v0 = 1U;
        __Vdlyvval__cva5_sim__DOT__cpu__DOT____Vcellout__id_block__retire_ids__v1 
            = vlSelf->cva5_sim__DOT__cpu__DOT____Vcellout__id_block__retire_ids_next
            [1U];
        __Vdlyvset__cva5_sim__DOT__cpu__DOT____Vcellout__id_block__retire_ids__v1 = 1U;
    }
    if (((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__decode_advance) 
         | vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__rf_issue.inuse
         [0U])) {
        if (vlSelf->cva5_sim__DOT__cpu__DOT__decode_advance) {
            __Vdlyvval__cva5_sim__DOT__cpu__DOT__register_file_block__DOT__bypass__v0 
                = vlSelf->cva5_sim__DOT__cpu__DOT__register_file_block__DOT__decode_inuse
                [0U];
            __Vdlyvval__cva5_sim__DOT__cpu__DOT__register_file_block__DOT__bypass__v1 
                = vlSelf->cva5_sim__DOT__cpu__DOT__register_file_block__DOT__decode_inuse
                [1U];
        } else {
            __Vdlyvval__cva5_sim__DOT__cpu__DOT__register_file_block__DOT__bypass__v0 
                = vlSelf->cva5_sim__DOT__cpu__DOT__register_file_block__DOT__decode_inuse_r
                [0U];
            __Vdlyvval__cva5_sim__DOT__cpu__DOT__register_file_block__DOT__bypass__v1 
                = vlSelf->cva5_sim__DOT__cpu__DOT__register_file_block__DOT__decode_inuse_r
                [1U];
        }
        __Vdlyvset__cva5_sim__DOT__cpu__DOT__register_file_block__DOT__bypass__v0 = 1U;
        __Vdlyvval__cva5_sim__DOT__cpu__DOT__register_file_block__DOT__commit_r__v0 
            = vlSelf->cva5_sim__DOT__cpu__DOT____Vcellinp__register_file_block__commit
            [0U];
        __Vdlyvset__cva5_sim__DOT__cpu__DOT__register_file_block__DOT__commit_r__v0 = 1U;
        __Vdlyvval__cva5_sim__DOT__cpu__DOT__register_file_block__DOT__commit_r__v1 
            = vlSelf->cva5_sim__DOT__cpu__DOT____Vcellinp__register_file_block__commit
            [1U];
    }
    if (((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__decode_advance) 
         | vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__rf_issue.inuse
         [1U])) {
        if (vlSelf->cva5_sim__DOT__cpu__DOT__decode_advance) {
            __Vdlyvval__cva5_sim__DOT__cpu__DOT__register_file_block__DOT__bypass__v2 
                = vlSelf->cva5_sim__DOT__cpu__DOT__register_file_block__DOT__decode_inuse
                [0U];
            __Vdlyvval__cva5_sim__DOT__cpu__DOT__register_file_block__DOT__bypass__v3 
                = vlSelf->cva5_sim__DOT__cpu__DOT__register_file_block__DOT__decode_inuse
                [1U];
        } else {
            __Vdlyvval__cva5_sim__DOT__cpu__DOT__register_file_block__DOT__bypass__v2 
                = vlSelf->cva5_sim__DOT__cpu__DOT__register_file_block__DOT__decode_inuse_r
                [0U];
            __Vdlyvval__cva5_sim__DOT__cpu__DOT__register_file_block__DOT__bypass__v3 
                = vlSelf->cva5_sim__DOT__cpu__DOT__register_file_block__DOT__decode_inuse_r
                [1U];
        }
        __Vdlyvset__cva5_sim__DOT__cpu__DOT__register_file_block__DOT__bypass__v2 = 1U;
        __Vdlyvval__cva5_sim__DOT__cpu__DOT__register_file_block__DOT__commit_r__v2 
            = vlSelf->cva5_sim__DOT__cpu__DOT____Vcellinp__register_file_block__commit
            [0U];
        __Vdlyvset__cva5_sim__DOT__cpu__DOT__register_file_block__DOT__commit_r__v2 = 1U;
        __Vdlyvval__cva5_sim__DOT__cpu__DOT__register_file_block__DOT__commit_r__v3 
            = vlSelf->cva5_sim__DOT__cpu__DOT____Vcellinp__register_file_block__commit
            [1U];
    }
    if (vlSelf->cva5_sim__DOT__cpu__DOT__instruction_issued_with_rd) {
        __Vdlyvval__cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__rd_to_id_table__v0 
            = (7U & (vlSelf->cva5_sim__DOT__cpu__DOT__issue[0U] 
                     >> 9U));
        __Vdlyvset__cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__rd_to_id_table__v0 = 1U;
        __Vdlyvdim0__cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__rd_to_id_table__v0 
            = (0x1fU & (vlSelf->cva5_sim__DOT__cpu__DOT__issue[0U] 
                        >> 0x14U));
        __Vdlyvval__cva5_sim__DOT__phys_addr_table__v0 
            = vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__unit_needed_issue_stage;
        __Vdlyvset__cva5_sim__DOT__phys_addr_table__v0 = 1U;
        __Vdlyvdim0__cva5_sim__DOT__phys_addr_table__v0 
            = (0x3fU & (vlSelf->cva5_sim__DOT__cpu__DOT__issue[0U] 
                        >> 0xeU));
    }
    if ((((vlSelf->cva5_sim__DOT__cpu__DOT__issue[0U] 
           >> 6U) & ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__unit_needed_issue_stage) 
                     >> 1U)) & (IData)(vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__unit_issue__BRA__1__KET__.ready))) {
        __Vdlyvval__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__load_queue_fifo__DOT__gen_width_3_plus__DOT__write_port__DOT__ram__v0 
            = (((QData)((IData)(((vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq.data_in[2U] 
                                  << 0xaU) | (vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq.data_in[1U] 
                                              >> 0x16U)))) 
                << 0x10U) | (QData)((IData)(((0xe000U 
                                              & vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq.data_in[1U]) 
                                             | ((0x1c00U 
                                                 & vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq.data_in[0U]) 
                                                | ((0x3f0U 
                                                    & vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq.data_in[0U]) 
                                                   | (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__potential_store_conflicts)))))));
        __Vdlyvset__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__load_queue_fifo__DOT__gen_width_3_plus__DOT__write_port__DOT__ram__v0 = 1U;
        __Vdlyvdim0__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__load_queue_fifo__DOT__gen_width_3_plus__DOT__write_port__DOT__ram__v0 
            = vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__load_queue_fifo__DOT__gen_width_3_plus__DOT__write_index;
    }
    if ((0x20U & (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__issue_to))) {
        __Vdlyvval__cva5_sim__DOT__id_list_fifo__DOT__gen_width_3_plus__DOT__write_port__DOT__ram__v0 
            = ((0x200U & (vlSelf->cva5_sim__DOT__cpu__DOT__issue[0U] 
                          >> 4U)) | ((0x1f8U & (vlSelf->cva5_sim__DOT__cpu__DOT__issue[0U] 
                                                >> 0xbU)) 
                                     | (7U & (vlSelf->cva5_sim__DOT__cpu__DOT__issue[0U] 
                                              >> 9U))));
        __Vdlyvset__cva5_sim__DOT__id_list_fifo__DOT__gen_width_3_plus__DOT__write_port__DOT__ram__v0 = 1U;
        __Vdlyvdim0__cva5_sim__DOT__id_list_fifo__DOT__gen_width_3_plus__DOT__write_port__DOT__ram__v0 
            = vlSelf->cva5_sim__DOT__id_list_fifo__DOT__gen_width_3_plus__DOT__write_index;
    }
    vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__unit_wb__BRA__4__KET__.done 
        = ((~ (IData)(vlSelf->rst)) & (((IData)(vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__unit_wb__BRA__4__KET__.done) 
                                        & (~ (vlSelf->cva5_sim__DOT__cpu__DOT__writeback_block__DOT__unit_ack
                                              [1U] 
                                              >> 3U))) 
                                       | ((((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__gen_div__DOT__div_unit_block__DOT__divider_block__DOT__running) 
                                            & (((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__gen_div__DOT__div_unit_block__DOT__divider_block__DOT__cycles_remaining) 
                                                - (IData)(1U)) 
                                               >> 4U)) 
                                           | ((IData)(vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__gen_div__DOT__div_unit_block__DOT__div_core.start) 
                                              & (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__gen_div__DOT__div_unit_block__DOT__divider_block__DOT__divisor_greater_than_dividend))) 
                                          | ((IData)(vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__gen_div__DOT__div_unit_block__DOT__input_fifo.pop) 
                                             & (vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__gen_div__DOT__div_unit_block__DOT__input_fifo.data_out[0U] 
                                                >> 9U)))));
    if (vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__renamer_block__DOT__inuse_list.potential_push) {
        __Vdlyvval__cva5_sim__DOT__cpu__DOT__renamer_block__DOT__inuse_list_fifo__DOT__gen_width_3_plus__DOT__write_port__DOT__ram__v0 
            = ((0x3ff80U & (vlSelf->cva5_sim__DOT__cpu__DOT__issue[0U] 
                            >> 7U)) | (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__spec_table_previous_r));
        __Vdlyvset__cva5_sim__DOT__cpu__DOT__renamer_block__DOT__inuse_list_fifo__DOT__gen_width_3_plus__DOT__write_port__DOT__ram__v0 = 1U;
        __Vdlyvdim0__cva5_sim__DOT__cpu__DOT__renamer_block__DOT__inuse_list_fifo__DOT__gen_width_3_plus__DOT__write_port__DOT__ram__v0 
            = vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__inuse_list_fifo__DOT__gen_width_3_plus__DOT__write_index;
    }
    vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__gen_decode_div_inputs__DOT__prev_div_result_valid 
        = ((~ (IData)(vlSelf->rst)) & (((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__instruction_issued) 
                                        & ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__unit_needed_issue_stage) 
                                           >> 4U)) 
                                       | ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__gen_decode_div_inputs__DOT__prev_div_result_valid) 
                                          & (~ (((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__instruction_issued_with_rd) 
                                                 & (((0x3fU 
                                                      & (vlSelf->cva5_sim__DOT__cpu__DOT__issue[0U] 
                                                         >> 0xeU)) 
                                                     == 
                                                     vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__gen_decode_div_inputs__DOT__prev_div_rs_addr
                                                     [1U]) 
                                                    | ((0x3fU 
                                                        & (vlSelf->cva5_sim__DOT__cpu__DOT__issue[0U] 
                                                           >> 0xeU)) 
                                                       == 
                                                       vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__gen_decode_div_inputs__DOT__prev_div_rs_addr
                                                       [0U]))) 
                                                | (vlSelf->cva5_sim__DOT__cpu__DOT__gc[3U] 
                                                   >> 0xeU))))));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vAAdd_outFXP = 0U;
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__s4_vd1 = 0U;
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__s4_vd = 0U;
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vAAdd_vd = 0U;
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vAAdd_vd1 = 0U;
    vlSelf->uart_byte = (0xffU & vlSelf->ddr_axi_wdata);
    if (vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__reg_inst__DOT__genblk3__DOT__store_axi_b_input_to_output) {
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__reg_inst__DOT__genblk3__DOT__s_axi_buser_reg = 0U;
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__reg_inst__DOT__genblk3__DOT__s_axi_bid_reg 
            = vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__s_cpl_id;
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__reg_inst__DOT__genblk3__DOT__s_axi_bresp_reg 
            = ((3U >= ((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__b_arb_inst__DOT__grant_encoded_reg) 
                       << 1U)) ? (3U & ((0xcU | (IData)(vlSelf->ddr_axi_bresp)) 
                                        >> ((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__b_arb_inst__DOT__grant_encoded_reg) 
                                            << 1U)))
                : 0U);
    }
    if (vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk3__DOT__store_axi_b_input_to_output) {
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk3__DOT__s_axi_buser_reg = 0U;
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk3__DOT__s_axi_bid_reg 
            = vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__s_cpl_id;
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk3__DOT__s_axi_bresp_reg 
            = ((3U >= ((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__b_arb_inst__DOT__grant_encoded_reg) 
                       << 1U)) ? (3U & ((0xcU | (IData)(vlSelf->ddr_axi_bresp)) 
                                        >> ((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__b_arb_inst__DOT__grant_encoded_reg) 
                                            << 1U)))
                : 0U);
    }
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__ruser_reg 
        = vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__ruser_next;
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__s_axi_buser_reg 
        = vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__s_axi_buser_next;
    vlSelf->write_uart = (((IData)(vlSelf->ddr_axi_wvalid) 
                           & (IData)(vlSelf->ddr_axi_wready)) 
                          & (0x88001000U == vlSelf->ddr_axi_awaddr));
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__m_axi_arlock_reg 
        = vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__m_axi_arlock_next;
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__m_axi_arprot_reg 
        = vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__m_axi_arprot_next;
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__m_axi_arqos_reg 
        = vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__m_axi_arqos_next;
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__m_axi_arregion_reg 
        = vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__m_axi_arregion_next;
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__m_axi_aruser_reg 
        = vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__m_axi_aruser_next;
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__m_axi_awuser_reg 
        = vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__m_axi_awuser_next;
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__m_axi_awregion_reg 
        = vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__m_axi_awregion_next;
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__m_axi_awqos_reg 
        = vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__m_axi_awqos_next;
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__m_axi_awprot_reg 
        = vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__m_axi_awprot_next;
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__m_axi_awlock_reg 
        = vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__m_axi_awlock_next;
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__s_axi_bid_reg 
        = vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__s_axi_bid_next;
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__s_axi_bresp_reg 
        = vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__s_axi_bresp_next;
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__resp_reg 
        = vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__resp_next;
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__id_reg 
        = vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__id_next;
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__id_reg 
        = vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__id_next;
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__strb_reg 
        = vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__strb_next;
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__first_transfer_reg 
        = vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__first_transfer_next;
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__wuser_reg 
        = vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__wuser_next;
    vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__tag_banks__DOT__store_req_r 
        = vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__dcache_store_request;
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__data_reg 
        = vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__data_next;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__decerr_len_reg 
        = vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__decerr_len_next;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__decerr_len_reg 
        = vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__decerr_len_next;
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__w_buf_l__DOT__r_count_d 
        = vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__w_buf_l__DOT__r_count;
    if (vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__load_l1_arb_ack) {
        vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__replacement_way_r = 1U;
        vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__replacement_index_r = 0U;
    }
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__master_burst_size_reg 
        = vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__master_burst_size_next;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__decerr_m_axi_rid_reg 
        = vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__decerr_m_axi_rid_next;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__decerr_m_axi_rid_reg 
        = vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__decerr_m_axi_rid_next;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__decerr_m_axi_bid_reg 
        = vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__decerr_m_axi_bid_next;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__decerr_m_axi_bid_reg 
        = vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__decerr_m_axi_bid_next;
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__burst_reg 
        = vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__burst_next;
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__burst_size_reg 
        = vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__burst_size_next;
    if (vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk2__DOT__store_axi_r_input_to_output) {
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk2__DOT__s_axi_ruser_reg = 0U;
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk2__DOT__s_axi_rresp_reg 
            = vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__m_axi_rresp_mux;
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk2__DOT__s_axi_rlast_reg 
            = vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__m_axi_rlast_mux;
    } else if (vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk2__DOT__store_axi_r_temp_to_output) {
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk2__DOT__s_axi_ruser_reg 
            = vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk2__DOT__temp_s_axi_ruser_reg;
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk2__DOT__s_axi_rresp_reg 
            = vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk2__DOT__temp_s_axi_rresp_reg;
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk2__DOT__s_axi_rlast_reg 
            = vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk2__DOT__temp_s_axi_rlast_reg;
    }
    if (vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__reg_inst__DOT__genblk2__DOT__store_axi_r_input_to_output) {
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__reg_inst__DOT__genblk2__DOT__s_axi_ruser_reg = 0U;
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__reg_inst__DOT__genblk2__DOT__s_axi_rresp_reg 
            = vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__m_axi_rresp_mux;
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__reg_inst__DOT__genblk2__DOT__s_axi_rid_reg 
            = vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__s_cpl_id;
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__reg_inst__DOT__genblk2__DOT__s_axi_rdata_reg 
            = vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__m_axi_rdata_mux;
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__reg_inst__DOT__genblk2__DOT__s_axi_rlast_reg 
            = vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__m_axi_rlast_mux;
    } else if (vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__reg_inst__DOT__genblk2__DOT__store_axi_r_temp_to_output) {
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__reg_inst__DOT__genblk2__DOT__s_axi_ruser_reg 
            = vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__reg_inst__DOT__genblk2__DOT__temp_s_axi_ruser_reg;
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__reg_inst__DOT__genblk2__DOT__s_axi_rresp_reg 
            = vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__reg_inst__DOT__genblk2__DOT__temp_s_axi_rresp_reg;
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__reg_inst__DOT__genblk2__DOT__s_axi_rid_reg 
            = vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__reg_inst__DOT__genblk2__DOT__temp_s_axi_rid_reg;
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__reg_inst__DOT__genblk2__DOT__s_axi_rdata_reg 
            = vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__reg_inst__DOT__genblk2__DOT__temp_s_axi_rdata_reg;
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__reg_inst__DOT__genblk2__DOT__s_axi_rlast_reg 
            = vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__reg_inst__DOT__genblk2__DOT__temp_s_axi_rlast_reg;
    }
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__m_decerr_reg 
        = vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__m_decerr_next;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__m_decerr_reg 
        = vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__m_decerr_next;
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__addr_reg 
        = vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__addr_next;
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__burst_active_reg 
        = vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__burst_active_next;
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__master_burst_size_reg 
        = vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__master_burst_size_next;
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__burst_size_reg 
        = vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__burst_size_next;
    if (vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__store_axi_r_int_to_output) {
        vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__s_axi_rid_reg 
            = vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__s_axi_rid_int;
        vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__s_axi_ruser_reg 
            = vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__s_axi_ruser_int;
        vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__s_axi_rresp_reg 
            = vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__s_axi_rresp_int;
        vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__s_axi_rdata_reg 
            = vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__s_axi_rdata_int;
    } else if (vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__store_axi_r_temp_to_output) {
        vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__s_axi_rid_reg 
            = vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__temp_s_axi_rid_reg;
        vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__s_axi_ruser_reg 
            = vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__temp_s_axi_ruser_reg;
        vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__s_axi_rresp_reg 
            = vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__temp_s_axi_rresp_reg;
        vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__s_axi_rdata_reg 
            = vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__temp_s_axi_rdata_reg;
    }
    if (vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk2__DOT__store_axi_w_input_to_output) {
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk2__DOT__m_axi_wstrb_reg 
            = vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__s_axi_wstrb_mux;
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk2__DOT__m_axi_wdata_reg 
            = vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__s_axi_wdata_mux;
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk2__DOT__m_axi_wlast_reg 
            = vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__s_axi_wlast_mux;
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk2__DOT__m_axi_wuser_reg = 0U;
    } else if (vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk2__DOT__store_axi_w_temp_to_output) {
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk2__DOT__m_axi_wstrb_reg 
            = vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk2__DOT__temp_m_axi_wstrb_reg;
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk2__DOT__m_axi_wdata_reg 
            = vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk2__DOT__temp_m_axi_wdata_reg;
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk2__DOT__m_axi_wlast_reg 
            = vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk2__DOT__temp_m_axi_wlast_reg;
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk2__DOT__m_axi_wuser_reg 
            = vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk2__DOT__temp_m_axi_wuser_reg;
    }
    if (vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__store_axi_w_int_to_output) {
        vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__m_axi_wuser_reg 
            = vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__m_axi_wuser_int;
        vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__m_axi_wstrb_reg 
            = vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__m_axi_wstrb_int;
        vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__m_axi_wdata_reg 
            = vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__m_axi_wdata_int;
        vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__m_axi_wlast_reg 
            = vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__m_axi_wlast_int;
    } else if (vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__store_axi_w_temp_to_output) {
        vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__m_axi_wuser_reg 
            = vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__temp_m_axi_wuser_reg;
        vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__m_axi_wstrb_reg 
            = vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__temp_m_axi_wstrb_reg;
        vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__m_axi_wdata_reg 
            = vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__temp_m_axi_wdata_reg;
        vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__m_axi_wlast_reg 
            = vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__temp_m_axi_wlast_reg;
    }
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__master_burst_reg 
        = vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__master_burst_next;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__m_decerr_reg 
        = vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__m_decerr_next;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__m_decerr_reg 
        = vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__m_decerr_next;
    if (vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__update_pc) {
        vlSelf->cva5_sim__DOT__cpu__DOT__bp_block__DOT____Vcellout__genblk2__DOT__gen_branch_table_banks__BRA__1__KET____DOT__addr_table__read_data 
            = vlSelf->cva5_sim__DOT__cpu__DOT__bp_block__DOT__genblk2__DOT__gen_branch_table_banks__BRA__1__KET____DOT__addr_table__DOT__branch_ram
            [vlSelf->cva5_sim__DOT__cpu__DOT__bp_block__DOT____Vcellinp__genblk2__DOT__gen_branch_table_banks__BRA__1__KET____DOT__addr_table__read_addr];
        vlSelf->cva5_sim__DOT__cpu__DOT__bp_block__DOT____Vcellout__genblk2__DOT__gen_branch_table_banks__BRA__0__KET____DOT__addr_table__read_data 
            = vlSelf->cva5_sim__DOT__cpu__DOT__bp_block__DOT__genblk2__DOT__gen_branch_table_banks__BRA__0__KET____DOT__addr_table__DOT__branch_ram
            [vlSelf->cva5_sim__DOT__cpu__DOT__bp_block__DOT____Vcellinp__genblk2__DOT__gen_branch_table_banks__BRA__0__KET____DOT__addr_table__read_addr];
        vlSelf->cva5_sim__DOT__cpu__DOT__bp_block__DOT____Vcellout__genblk1__DOT__gen_branch_tag_banks__BRA__1__KET____DOT__tag_bank__read_data 
            = vlSelf->cva5_sim__DOT__cpu__DOT__bp_block__DOT__genblk1__DOT__gen_branch_tag_banks__BRA__1__KET____DOT__tag_bank__DOT__branch_ram
            [vlSelf->cva5_sim__DOT__cpu__DOT__bp_block__DOT____Vcellinp__genblk1__DOT__gen_branch_tag_banks__BRA__1__KET____DOT__tag_bank__read_addr];
        vlSelf->cva5_sim__DOT__cpu__DOT__bp_block__DOT____Vcellout__genblk1__DOT__gen_branch_tag_banks__BRA__0__KET____DOT__tag_bank__read_data 
            = vlSelf->cva5_sim__DOT__cpu__DOT__bp_block__DOT__genblk1__DOT__gen_branch_tag_banks__BRA__0__KET____DOT__tag_bank__DOT__branch_ram
            [vlSelf->cva5_sim__DOT__cpu__DOT__bp_block__DOT____Vcellinp__genblk1__DOT__gen_branch_tag_banks__BRA__0__KET____DOT__tag_bank__read_addr];
    }
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vr_rd_active_2 
        = (1U & (~ (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_idle_rd_2)));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vr_rd_active_1 
        = (1U & (~ (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_idle_rd_1)));
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__addr_reg 
        = vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__addr_next;
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__data_reg 
        = vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__data_next;
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__m_axi_arlen_reg 
        = vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__m_axi_arlen_next;
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__burst_reg 
        = vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__burst_next;
    vlSelf->cva5_sim__DOT__cpu__DOT__gc_unit_block__DOT__gc_tlb_flush 
        = ((2U == vlSelf->cva5_sim__DOT__cpu__DOT__gc_unit_block__DOT__next_state) 
           | (4U == vlSelf->cva5_sim__DOT__cpu__DOT__gc_unit_block__DOT__next_state));
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__master_burst_reg 
        = vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__master_burst_next;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__decerr_m_axi_rlast_reg 
        = vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__decerr_m_axi_rlast_next;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__decerr_m_axi_rlast_reg 
        = vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__decerr_m_axi_rlast_next;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__m_select_reg 
        = vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__m_select_next;
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__m_axi_awaddr_reg 
        = vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__m_axi_awaddr_next;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__m_select_reg 
        = vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__m_select_next;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__m_select_reg 
        = vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__m_select_next;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__w_select_reg 
        = vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__w_select_next;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__w_select_reg 
        = vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__w_select_next;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__m_select_reg 
        = vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__m_select_next;
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__m_axi_araddr_reg 
        = vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__m_axi_araddr_next;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__w_drop_reg 
        = vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__w_drop_next;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__w_drop_reg 
        = vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__w_drop_next;
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__m_axi_arid_reg 
        = vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__m_axi_arid_next;
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__m_axi_awid_reg 
        = vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__m_axi_awid_next;
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src2__DOT__base_reg 
        = vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src2__DOT__base_reg_out;
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src1__DOT__base_reg 
        = vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src1__DOT__base_reg_out;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk1__DOT__m_axi_arvalid_reg 
        = ((~ (IData)(vlSelf->rst)) & (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk1__DOT__m_axi_arvalid_next));
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk1__DOT__m_axi_awvalid_reg 
        = ((~ (IData)(vlSelf->rst)) & (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk1__DOT__m_axi_awvalid_next));
    if ((0x8000U & vlSelf->cva5_sim__DOT__cpu__DOT__gc[3U])) {
        vlSelf->cva5_sim__DOT__cpu__DOT__id_block__DOT__fetched_count_neg = 0U;
        __Vdly__cva5_sim__DOT__cpu__DOT__pc_id = vlSelf->cva5_sim__DOT__cpu__DOT__id_block__DOT__oldest_pre_issue_id;
        __Vdly__cva5_sim__DOT__cpu__DOT__fetch_id = vlSelf->cva5_sim__DOT__cpu__DOT__id_block__DOT__oldest_pre_issue_id;
        vlSelf->cva5_sim__DOT__cpu__DOT__id_block__DOT__decode_id 
            = (7U & (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__id_block__DOT__oldest_pre_issue_id));
        vlSelf->cva5_sim__DOT__cpu__DOT__id_block__DOT__pre_issue_count = 0U;
        vlSelf->cva5_sim__DOT__cpu__DOT__id_block__DOT__inflight_count 
            = (0xfU & (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__id_block__DOT__post_issue_count_next));
    } else {
        vlSelf->cva5_sim__DOT__cpu__DOT__id_block__DOT__fetched_count_neg 
            = (0xfU & (((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__id_block__DOT__fetched_count_neg) 
                        + (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__decode_advance)) 
                       - (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__fetch_complete)));
        __Vdly__cva5_sim__DOT__cpu__DOT__pc_id = (7U 
                                                  & (((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__early_branch_flush)
                                                       ? (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__fetch_id)
                                                       : (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__pc_id)) 
                                                     + (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__pc_id_assigned)));
        __Vdly__cva5_sim__DOT__cpu__DOT__fetch_id = 
            (7U & ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__fetch_id) 
                   + (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__fetch_complete)));
        vlSelf->cva5_sim__DOT__cpu__DOT__id_block__DOT__decode_id 
            = (7U & ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__id_block__DOT__decode_id) 
                     + (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__decode_advance)));
        vlSelf->cva5_sim__DOT__cpu__DOT__id_block__DOT__pre_issue_count 
            = vlSelf->cva5_sim__DOT__cpu__DOT__id_block__DOT__pre_issue_count_next;
        vlSelf->cva5_sim__DOT__cpu__DOT__id_block__DOT__inflight_count 
            = (0xfU & ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__id_block__DOT__pre_issue_count_next) 
                       + (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__id_block__DOT__post_issue_count_next)));
    }
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__m_wc_valid_reg 
        = ((~ (IData)(vlSelf->rst)) & (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__m_wc_valid_next));
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__m_wc_valid_reg 
        = ((~ (IData)(vlSelf->rst)) & (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__m_wc_valid_next));
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__s_axi_rready_int_reg 
        = (1U & (~ (IData)(vlSelf->rst)));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_dest__DOT__base_reg 
        = vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_dest__DOT__base_reg_out;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk2__DOT__temp_s_axi_rvalid_reg 
        = ((~ (IData)(vlSelf->rst)) & (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk2__DOT__temp_s_axi_rvalid_next));
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__temp_s_axi_rvalid_reg 
        = ((~ (IData)(vlSelf->rst)) & (IData)(vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__temp_s_axi_rvalid_next));
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__temp_m_axi_wvalid_reg 
        = ((~ (IData)(vlSelf->rst)) & (IData)(vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__temp_m_axi_wvalid_next));
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__m_rc_valid_reg 
        = ((~ (IData)(vlSelf->rst)) & (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__m_rc_valid_next));
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__m_rc_valid_reg 
        = ((~ (IData)(vlSelf->rst)) & (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__m_rc_valid_next));
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__m_rc_valid_reg 
        = ((~ (IData)(vlSelf->rst)) & (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__m_rc_valid_next));
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__m_rc_valid_reg 
        = ((~ (IData)(vlSelf->rst)) & (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__m_rc_valid_next));
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__m_wc_valid_reg 
        = ((~ (IData)(vlSelf->rst)) & (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__m_wc_valid_next));
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__m_wc_valid_reg 
        = ((~ (IData)(vlSelf->rst)) & (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__m_wc_valid_next));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src2__DOT__max_reg 
        = vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src2__DOT__max_reg_out;
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src2__DOT__curr_reg 
        = vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src2__DOT__curr_reg_out;
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src2__DOT__max_off 
        = vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src2__DOT__max_off_out;
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src2__DOT__turn 
        = vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src2__DOT__turn_next;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__s_axi_aready_reg 
        = ((~ (IData)(vlSelf->rst)) & (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__s_axi_aready_next));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src2__DOT__curr_off 
        = vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src2__DOT__curr_off_out;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__s_axi_aready_reg 
        = ((~ (IData)(vlSelf->rst)) & (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__s_axi_aready_next));
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__reg_inst__DOT__genblk3__DOT__s_axi_bvalid_reg 
        = ((~ (IData)(vlSelf->rst)) & (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__reg_inst__DOT__genblk3__DOT__s_axi_bvalid_next));
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__s_axi_aready_reg 
        = ((~ (IData)(vlSelf->rst)) & (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__s_axi_aready_next));
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__m_axi_bready_reg 
        = vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__m_axi_bready_next;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk1__DOT__s_axi_arready_reg 
        = (1U & ((~ (IData)(vlSelf->rst)) & (~ (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk1__DOT__m_axi_arvalid_next))));
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__grant_valid_reg 
        = ((~ (IData)(vlSelf->rst)) & (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__grant_valid_next));
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__s_axi_aready_reg 
        = ((~ (IData)(vlSelf->rst)) & (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__s_axi_aready_next));
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk1__DOT__s_axi_awready_reg 
        = (1U & ((~ (IData)(vlSelf->rst)) & (~ (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk1__DOT__m_axi_awvalid_next))));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_dest__DOT__max_reg 
        = vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_dest__DOT__max_reg_out;
    if (((IData)(vlSelf->rst) | (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT____VdfgTmp_h7908b698__0))) {
        vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__exception_pending = 0U;
    } else if (((IData)(vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__itlb.is_fault) 
                | ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__new_mem_request) 
                   & (~ (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__sub_unit_address_match))))) {
        vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__exception_pending = 1U;
    }
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__m_axi_wready_int_reg 
        = ((~ (IData)(vlSelf->rst)) & (IData)(vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__m_axi_wready_int_early));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_dest__DOT__curr_reg 
        = vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_dest__DOT__curr_reg_out;
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_dest__DOT__turn 
        = vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_dest__DOT__turn_next;
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_dest__DOT__max_off 
        = vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_dest__DOT__max_off_out;
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_dest__DOT__state 
        = vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_dest__DOT__state_next;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__m_axi_avalid_reg 
        = ((~ (IData)(vlSelf->rst)) & (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__m_axi_avalid_next));
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__s_axi_wready_reg 
        = vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__s_axi_wready_next;
    if (vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk1__DOT__store_axi_ar_input_to_output) {
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk1__DOT__m_axi_aruser_reg = 0U;
        if ((5U >= (7U & ((IData)(3U) * (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__grant_encoded_reg))))) {
            vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk1__DOT__m_axi_arprot_reg 
                = (7U & ((IData)(vlSelf->cva5_sim__DOT__s_axi_arprot_xbar) 
                         >> (7U & ((IData)(3U) * (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__grant_encoded_reg)))));
            vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk1__DOT__m_axi_arsize_reg 
                = (7U & ((2U | ((IData)(vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__m_axi_arsize_reg) 
                                << 3U)) >> (7U & ((IData)(3U) 
                                                  * (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__grant_encoded_reg)))));
        } else {
            vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk1__DOT__m_axi_arprot_reg = 0U;
            vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk1__DOT__m_axi_arsize_reg = 0U;
        }
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk1__DOT__m_axi_arqos_reg 
            = (0xfU & ((IData)(vlSelf->cva5_sim__DOT__s_axi_arqos_xbar) 
                       >> (7U & ((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__grant_encoded_reg) 
                                 << 2U))));
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk1__DOT__m_axi_arlock_reg 
            = (1U & ((IData)(vlSelf->cva5_sim__DOT__s_axi_arlock_xbar) 
                     >> (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__grant_encoded_reg)));
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk1__DOT__m_axi_arlen_reg 
            = (0xffU & ((IData)(vlSelf->cva5_sim__DOT__s_axi_arlen_xbar) 
                        >> (0xfU & ((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__grant_encoded_reg) 
                                    << 3U))));
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk1__DOT__m_axi_arcache_reg 
            = (0xfU & ((3U | ((IData)(vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__m_axi_arcache_reg) 
                              << 4U)) >> (7U & ((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__grant_encoded_reg) 
                                                << 2U))));
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk1__DOT__m_axi_arregion_reg 
            = (0xfU & ((((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__m_axi_aregion_reg) 
                         << 4U) | (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__m_axi_aregion_reg)) 
                       >> (7U & ((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__grant_encoded_reg) 
                                 << 2U))));
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk1__DOT__m_axi_araddr_reg 
            = (IData)((vlSelf->cva5_sim__DOT__s_axi_araddr_xbar 
                       >> (0x3fU & ((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__grant_encoded_reg) 
                                    << 5U))));
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk1__DOT__m_axi_arid_reg 
            = (0x7fU & (((0xbU >= (0xfU & ((IData)(6U) 
                                           * (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__grant_encoded_reg))))
                          ? (0x3fU & ((IData)(vlSelf->cva5_sim__DOT__s_axi_arid_xbar) 
                                      >> (0xfU & ((IData)(6U) 
                                                  * (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__grant_encoded_reg)))))
                          : 0U) | ((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__grant_encoded_reg) 
                                   << 6U)));
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk1__DOT__m_axi_arburst_reg 
            = (3U & ((((IData)(vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__m_axi_arburst_reg) 
                       << 2U) | ((0U != (0x1fU & (IData)(
                                                         (vlSelf->cva5_sim__DOT__arb__DOT__request_fifo_block__DOT____Vcellout__gen_width_3_plus__DOT__write_port__ram_data_out 
                                                          >> 2U))))
                                  ? 1U : 0U)) >> (3U 
                                                  & ((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__grant_encoded_reg) 
                                                     << 1U))));
    }
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_dest__DOT__curr_off 
        = vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_dest__DOT__curr_off_out;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__m_axi_avalid_reg 
        = ((~ (IData)(vlSelf->rst)) & (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__m_axi_avalid_next));
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__state_reg 
        = vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__state_next;
    if (vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk1__DOT__store_axi_aw_input_to_output) {
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk1__DOT__m_axi_awuser_reg = 0U;
        if ((5U >= (7U & ((IData)(3U) * (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__grant_encoded_reg))))) {
            vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk1__DOT__m_axi_awprot_reg 
                = (7U & ((IData)(vlSelf->cva5_sim__DOT__s_axi_awprot_xbar) 
                         >> (7U & ((IData)(3U) * (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__grant_encoded_reg)))));
            vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk1__DOT__m_axi_awsize_reg 
                = (7U & ((2U | ((IData)(vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__m_axi_awsize_reg) 
                                << 3U)) >> (7U & ((IData)(3U) 
                                                  * (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__grant_encoded_reg)))));
        } else {
            vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk1__DOT__m_axi_awprot_reg = 0U;
            vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk1__DOT__m_axi_awsize_reg = 0U;
        }
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk1__DOT__m_axi_awqos_reg 
            = (0xfU & ((IData)(vlSelf->cva5_sim__DOT__s_axi_awqos_xbar) 
                       >> (7U & ((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__grant_encoded_reg) 
                                 << 2U))));
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk1__DOT__m_axi_awlock_reg 
            = (1U & ((IData)(vlSelf->cva5_sim__DOT__s_axi_awlock_xbar) 
                     >> (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__grant_encoded_reg)));
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk1__DOT__m_axi_awcache_reg 
            = (0xfU & ((3U | ((IData)(vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__m_axi_awcache_reg) 
                              << 4U)) >> (7U & ((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__grant_encoded_reg) 
                                                << 2U))));
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk1__DOT__m_axi_awburst_reg 
            = (3U & (((IData)(vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__m_axi_awburst_reg) 
                      << 2U) >> (3U & ((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__grant_encoded_reg) 
                                       << 1U))));
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk1__DOT__m_axi_awlen_reg 
            = (0xffU & (((IData)(vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__m_axi_awlen_reg) 
                         << 8U) >> (0xfU & ((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__grant_encoded_reg) 
                                            << 3U))));
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk1__DOT__m_axi_awregion_reg 
            = (0xfU & ((((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__m_axi_aregion_reg) 
                         << 4U) | (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__m_axi_aregion_reg)) 
                       >> (7U & ((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__grant_encoded_reg) 
                                 << 2U))));
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk1__DOT__m_axi_awaddr_reg 
            = (IData)((vlSelf->cva5_sim__DOT__s_axi_awaddr_xbar 
                       >> (0x3fU & ((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__grant_encoded_reg) 
                                    << 5U))));
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk1__DOT__m_axi_awid_reg 
            = (0x7fU & (((0xbU >= (0xfU & ((IData)(6U) 
                                           * (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__grant_encoded_reg))))
                          ? (0x3fU & ((IData)(vlSelf->cva5_sim__DOT__s_axi_awid_xbar) 
                                      >> (0xfU & ((IData)(6U) 
                                                  * (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__grant_encoded_reg)))))
                          : 0U) | ((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__grant_encoded_reg) 
                                   << 6U)));
    }
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__w_select_new_reg 
        = ((IData)(vlSelf->rst) | (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__w_select_new_next));
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__m_axi_avalid_reg 
        = ((~ (IData)(vlSelf->rst)) & (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__m_axi_avalid_next));
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__decerr_m_axi_bvalid_reg 
        = ((~ (IData)(vlSelf->rst)) & (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__decerr_m_axi_bvalid_next));
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__decerr_m_axi_bvalid_reg 
        = ((~ (IData)(vlSelf->rst)) & (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__decerr_m_axi_bvalid_next));
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__m_axi_avalid_reg 
        = ((~ (IData)(vlSelf->rst)) & (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__m_axi_avalid_next));
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__m_axi_arvalid_reg 
        = vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__m_axi_arvalid_next;
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__m_axi_awvalid_reg 
        = vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__m_axi_awvalid_next;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__decerr_m_axi_rvalid_reg 
        = ((~ (IData)(vlSelf->rst)) & (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__decerr_m_axi_rvalid_next));
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__decerr_m_axi_rvalid_reg 
        = ((~ (IData)(vlSelf->rst)) & (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__decerr_m_axi_rvalid_next));
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__w_select_valid_reg 
        = ((~ (IData)(vlSelf->rst)) & (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__w_select_valid_next));
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__w_select_valid_reg 
        = ((~ (IData)(vlSelf->rst)) & (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__w_select_valid_next));
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__b_arb_inst__DOT__grant_valid_reg 
        = ((~ (IData)(vlSelf->rst)) & (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__b_arb_inst__DOT__grant_valid_next));
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__b_arb_inst__DOT__grant_valid_reg 
        = ((~ (IData)(vlSelf->rst)) & (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__b_arb_inst__DOT__grant_valid_next));
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk3__DOT__m_axi_bready_reg 
        = (1U & ((~ (IData)(vlSelf->rst)) & (~ (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk3__DOT__s_axi_bvalid_next))));
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__reg_inst__DOT__genblk3__DOT__m_axi_bready_reg 
        = (1U & ((~ (IData)(vlSelf->rst)) & (~ (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__reg_inst__DOT__genblk3__DOT__s_axi_bvalid_next))));
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__state_reg 
        = vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__state_next;
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__m_axi_wvalid_reg 
        = ((~ (IData)(vlSelf->rst)) & (IData)(vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__m_axi_wvalid_next));
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk2__DOT__m_axi_rready_reg 
        = (1U & (~ (IData)(vlSelf->rst)));
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__r_arb_inst__DOT__grant_valid_reg 
        = ((~ (IData)(vlSelf->rst)) & (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__r_arb_inst__DOT__grant_valid_next));
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__r_arb_inst__DOT__grant_valid_reg 
        = ((~ (IData)(vlSelf->rst)) & (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__r_arb_inst__DOT__grant_valid_next));
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__grant_valid_reg 
        = ((~ (IData)(vlSelf->rst)) & (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__grant_valid_next));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src1__DOT__curr_reg 
        = vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src1__DOT__curr_reg_out;
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src1__DOT__max_reg 
        = vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src1__DOT__max_reg_out;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__r_arb_inst__DOT__grant_encoded_reg 
        = ((~ (IData)(vlSelf->rst)) & (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__r_arb_inst__DOT__grant_encoded_next));
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__r_arb_inst__DOT__grant_encoded_reg 
        = ((~ (IData)(vlSelf->rst)) & (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__r_arb_inst__DOT__grant_encoded_next));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src1__DOT__max_off 
        = vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src1__DOT__max_off_out;
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src1__DOT__turn 
        = vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src1__DOT__turn_next;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__w_select_valid_reg 
        = ((~ (IData)(vlSelf->rst)) & (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__w_select_valid_next));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src1__DOT__curr_off 
        = vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src1__DOT__curr_off_out;
    if (vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__sub_unit_load_issue) {
        vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__last_unit 
            = vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__sub_unit_address_match;
        vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__load_attributes.data_out 
            = ((0x10000U & ((~ (IData)((0U != (3U & 
                                               (vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq.load_data_out[1U] 
                                                >> 0xaU))))) 
                            << 0x10U)) | ((0xc000U 
                                           & (vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq.load_data_out[1U] 
                                              >> 4U)) 
                                          | ((0x3000U 
                                              & (((vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq.load_data_out[1U] 
                                                   << 0x1aU) 
                                                  | (0x3fff000U 
                                                     & (vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq.load_data_out[1U] 
                                                        >> 6U))) 
                                                 | (0x1000U 
                                                    & (vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq.load_data_out[1U] 
                                                       << 3U)))) 
                                             | ((((0x400U 
                                                   & vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq.load_data_out[1U])
                                                   ? 2U
                                                   : 
                                                  ((0x200U 
                                                    & vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq.load_data_out[1U])
                                                    ? 1U
                                                    : 0U)) 
                                                 << 0xaU) 
                                                | ((0x380U 
                                                    & (vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq.load_data_out[0U] 
                                                       << 1U)) 
                                                   | (0x7eU 
                                                      & (vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq.load_data_out[0U] 
                                                         << 1U)))))));
    }
    if (vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__new_request) {
        vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT____Vcellout__idata_bank_gen__BRA__1__KET____DOT__idata_bank__data_out_a 
            = ((0xffffff00U & vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT____Vcellout__idata_bank_gen__BRA__1__KET____DOT__idata_bank__data_out_a) 
               | (0xffU & vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__1__KET____DOT__idata_bank__DOT__genblk1__DOT__ram_block__DOT__ram
                  [vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT____Vcellinp__idata_bank_gen__BRA__1__KET____DOT__idata_bank__addr_a]));
        vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT____Vcellout__idata_bank_gen__BRA__1__KET____DOT__idata_bank__data_out_a 
            = ((0xffff00ffU & vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT____Vcellout__idata_bank_gen__BRA__1__KET____DOT__idata_bank__data_out_a) 
               | (0xff00U & vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__1__KET____DOT__idata_bank__DOT__genblk1__DOT__ram_block__DOT__ram
                  [vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT____Vcellinp__idata_bank_gen__BRA__1__KET____DOT__idata_bank__addr_a]));
        vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT____Vcellout__idata_bank_gen__BRA__1__KET____DOT__idata_bank__data_out_a 
            = ((0xff00ffffU & vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT____Vcellout__idata_bank_gen__BRA__1__KET____DOT__idata_bank__data_out_a) 
               | (0xff0000U & vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__1__KET____DOT__idata_bank__DOT__genblk1__DOT__ram_block__DOT__ram
                  [vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT____Vcellinp__idata_bank_gen__BRA__1__KET____DOT__idata_bank__addr_a]));
        vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT____Vcellout__idata_bank_gen__BRA__1__KET____DOT__idata_bank__data_out_a 
            = ((0xffffffU & vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT____Vcellout__idata_bank_gen__BRA__1__KET____DOT__idata_bank__data_out_a) 
               | (0xff000000U & vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__1__KET____DOT__idata_bank__DOT__genblk1__DOT__ram_block__DOT__ram
                  [vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT____Vcellinp__idata_bank_gen__BRA__1__KET____DOT__idata_bank__addr_a]));
        vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT____Vcellout__idata_bank_gen__BRA__0__KET____DOT__idata_bank__data_out_a 
            = ((0xffffff00U & vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT____Vcellout__idata_bank_gen__BRA__0__KET____DOT__idata_bank__data_out_a) 
               | (0xffU & vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__0__KET____DOT__idata_bank__DOT__genblk1__DOT__ram_block__DOT__ram
                  [vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT____Vcellinp__idata_bank_gen__BRA__0__KET____DOT__idata_bank__addr_a]));
    }
    if (vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq.push) {
        __Vdlyvval__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__sq_ids__v0 
            = vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__sq_index;
        __Vdlyvset__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__sq_ids__v0 = 1U;
        __Vdlyvdim0__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__sq_ids__v0 
            = (7U & (vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq.data_in[0U] 
                     >> 0xaU));
        __Vdlyvval__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__sq_entry__v0[0U] 
            = (IData)((((QData)((IData)((0xfU & (vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq.data_in[1U] 
                                                 >> 0x10U)))) 
                        << 0x24U) | (((QData)((IData)(
                                                      (7U 
                                                       & (vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq.data_in[1U] 
                                                          >> 0xdU)))) 
                                      << 0x21U) | (
                                                   ((QData)((IData)(
                                                                    (1U 
                                                                     & (vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq.data_in[0U] 
                                                                        >> 3U)))) 
                                                    << 0x20U) 
                                                   | (QData)((IData)(
                                                                     ((vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq.data_in[1U] 
                                                                       << 0x13U) 
                                                                      | (vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq.data_in[0U] 
                                                                         >> 0xdU))))))));
        __Vdlyvval__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__sq_entry__v0[1U] 
            = ((0xffffff00U & ((vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq.data_in[2U] 
                                << 0x12U) | (0x3ff00U 
                                             & (vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq.data_in[1U] 
                                                >> 0xeU)))) 
               | (IData)(((((QData)((IData)((0xfU & 
                                             (vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq.data_in[1U] 
                                              >> 0x10U)))) 
                            << 0x24U) | (((QData)((IData)(
                                                          (7U 
                                                           & (vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq.data_in[1U] 
                                                              >> 0xdU)))) 
                                          << 0x21U) 
                                         | (((QData)((IData)(
                                                             (1U 
                                                              & (vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq.data_in[0U] 
                                                                 >> 3U)))) 
                                             << 0x20U) 
                                            | (QData)((IData)(
                                                              ((vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq.data_in[1U] 
                                                                << 0x13U) 
                                                               | (vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq.data_in[0U] 
                                                                  >> 0xdU))))))) 
                          >> 0x20U)));
        __Vdlyvval__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__sq_entry__v0[2U] 
            = (0xffU & (vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq.data_in[2U] 
                        >> 0xeU));
        __Vdlyvset__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__sq_entry__v0 = 1U;
        __Vdlyvdim0__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__sq_entry__v0 
            = vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__sq_index;
        vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__hashes 
            = (((~ ((IData)(0xfU) << (0xfU & ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__sq_index) 
                                              << 2U)))) 
                & (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__hashes)) 
               | (0xffffU & ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__addr_hash) 
                             << (0xfU & ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__sq_index) 
                                         << 2U)))));
        vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT____Vlvbound_hb1ee3856__0 
            = (7U & (vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq.data_in[0U] 
                     >> 0xaU));
        vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT____Vlvbound_h7f8f8077__0 
            = (7U & vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq.data_in[0U]);
        if ((0xbU >= (0xfU & ((IData)(3U) * (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__sq_index))))) {
            vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__ids 
                = (((~ ((IData)(7U) << (0xfU & ((IData)(3U) 
                                                * (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__sq_index))))) 
                    & (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__ids)) 
                   | (0xfffU & ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT____Vlvbound_hb1ee3856__0) 
                                << (0xfU & ((IData)(3U) 
                                            * (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__sq_index))))));
            vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__id_needed 
                = (((~ ((IData)(7U) << (0xfU & ((IData)(3U) 
                                                * (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__sq_index))))) 
                    & (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__id_needed)) 
                   | (0xfffU & ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT____Vlvbound_h7f8f8077__0) 
                                << (0xfU & ((IData)(3U) 
                                            * (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__sq_index))))));
        }
    }
    if (vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__new_request) {
        vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT____Vcellout__idata_bank_gen__BRA__0__KET____DOT__idata_bank__data_out_a 
            = ((0xffff00ffU & vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT____Vcellout__idata_bank_gen__BRA__0__KET____DOT__idata_bank__data_out_a) 
               | (0xff00U & vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__0__KET____DOT__idata_bank__DOT__genblk1__DOT__ram_block__DOT__ram
                  [vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT____Vcellinp__idata_bank_gen__BRA__0__KET____DOT__idata_bank__addr_a]));
        vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT____Vcellout__idata_bank_gen__BRA__0__KET____DOT__idata_bank__data_out_a 
            = ((0xff00ffffU & vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT____Vcellout__idata_bank_gen__BRA__0__KET____DOT__idata_bank__data_out_a) 
               | (0xff0000U & vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__0__KET____DOT__idata_bank__DOT__genblk1__DOT__ram_block__DOT__ram
                  [vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT____Vcellinp__idata_bank_gen__BRA__0__KET____DOT__idata_bank__addr_a]));
        vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT____Vcellout__idata_bank_gen__BRA__0__KET____DOT__idata_bank__data_out_a 
            = ((0xffffffU & vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT____Vcellout__idata_bank_gen__BRA__0__KET____DOT__idata_bank__data_out_a) 
               | (0xff000000U & vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__0__KET____DOT__idata_bank__DOT__genblk1__DOT__ram_block__DOT__ram
                  [vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT____Vcellinp__idata_bank_gen__BRA__0__KET____DOT__idata_bank__addr_a]));
        vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__icache_tag_banks__DOT____Vcellout__tag_bank_gen__BRA__1__KET____DOT__itag_bank__data_out_a 
            = vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__icache_tag_banks__DOT__tag_bank_gen__BRA__1__KET____DOT__itag_bank__DOT__tag_entry
            [vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT____Vcellinp__icache_tag_banks__stage1_line_addr];
        vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__icache_tag_banks__DOT____Vcellout__tag_bank_gen__BRA__0__KET____DOT__itag_bank__data_out_a 
            = vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__icache_tag_banks__DOT__tag_bank_gen__BRA__0__KET____DOT__itag_bank__DOT__tag_entry
            [vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT____Vcellinp__icache_tag_banks__stage1_line_addr];
        vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__second_cycle_addr 
            = vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__new_request_addr;
    }
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk2__DOT__s_axi_wready_reg 
        = (1U & ((~ (IData)(vlSelf->rst)) & ((~ ((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk2__DOT__temp_m_axi_wvalid_reg) 
                                                 | ((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk2__DOT__m_axi_wvalid_reg) 
                                                    & (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__s_axi_wvalid_mux)))) 
                                             | (IData)(vlSelf->ddr_axi_wready))));
    vlSymsp->TOP__cva5_sim__DOT__l2.rd_sub_id = (3U 
                                                 & (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk2__DOT__s_axi_rid_reg));
    if (vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__s_axi_rvalid_reg) {
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_ld__DOT__turn = 0U;
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_ld__DOT__base_reg 
            = vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_ld__DOT__base_reg_out;
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_ld__DOT__max_reg 
            = vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_ld__DOT__max_reg_out;
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_ld__DOT__curr_reg 
            = vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_ld__DOT__curr_reg_out;
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_ld__DOT__max_off 
            = vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_ld__DOT__max_off_out;
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_ld__DOT__curr_off 
            = vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_ld__DOT__curr_off_out;
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_ld__DOT__state 
            = vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_ld__DOT__state_next;
    }
    vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__icache_tag_banks__DOT__hit_allowed 
        = ((~ (IData)(vlSelf->rst)) & (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__new_request));
    vlSymsp->TOP__cva5_sim__DOT__l2.rd_data_valid = vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk2__DOT__s_axi_rvalid_reg;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__reg_inst__DOT__genblk2__DOT__m_axi_rready_reg 
        = (1U & ((~ (IData)(vlSelf->rst)) & ((~ ((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__reg_inst__DOT__genblk2__DOT__temp_s_axi_rvalid_reg) 
                                                 | ((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__reg_inst__DOT__genblk2__DOT__s_axi_rvalid_reg) 
                                                    & (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__m_axi_rvalid_mux)))) 
                                             | (IData)(vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__m_axi_rready_reg))));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu_out_w_reg 
        = ((~ (IData)(vlSelf->rst)) & (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vMove_outWReg));
    __Vtemp_h42fba48a__0[0U] = 0U;
    __Vtemp_h42fba48a__0[1U] = (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m1__DOT__prod16_a0_b0);
    __Vtemp_h42fba48a__0[2U] = (IData)((vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m1__DOT__prod16_a0_b0 
                                        >> 0x20U));
    VL_EXTEND_WW(66,65, __Vtemp_hc77d61d9__0, __Vtemp_h42fba48a__0);
    __Vtemp_hbf566549__0[0U] = (IData)((vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m1__DOT__prod16_a0_b1 
                                        << 0x10U));
    __Vtemp_hbf566549__0[1U] = (((- (IData)((1U & (IData)(
                                                          (vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m1__DOT__prod16_a0_b1 
                                                           >> 0x20U))))) 
                                 << 0x11U) | (IData)(
                                                     ((vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m1__DOT__prod16_a0_b1 
                                                       << 0x10U) 
                                                      >> 0x20U)));
    __Vtemp_hbf566549__0[2U] = (1U & ((- (IData)((1U 
                                                  & (IData)(
                                                            (vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m1__DOT__prod16_a0_b1 
                                                             >> 0x20U))))) 
                                      >> 0xfU));
    VL_EXTEND_WW(66,65, __Vtemp_h563f142f__0, __Vtemp_hbf566549__0);
    __Vtemp_hb0e42105__0[0U] = (IData)((vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m1__DOT__prod16_a1_b0 
                                        << 0x10U));
    __Vtemp_hb0e42105__0[1U] = (((- (IData)((1U & (IData)(
                                                          (vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m1__DOT__prod16_a1_b0 
                                                           >> 0x20U))))) 
                                 << 0x11U) | (IData)(
                                                     ((vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m1__DOT__prod16_a1_b0 
                                                       << 0x10U) 
                                                      >> 0x20U)));
    __Vtemp_hb0e42105__0[2U] = (1U & ((- (IData)((1U 
                                                  & (IData)(
                                                            (vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m1__DOT__prod16_a1_b0 
                                                             >> 0x20U))))) 
                                      >> 0xfU));
    VL_EXTEND_WW(66,65, __Vtemp_hc32d5add__0, __Vtemp_hb0e42105__0);
    __Vtemp_h690706bc__0[0U] = (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m1__DOT__prod16_a1_b1);
    __Vtemp_h690706bc__0[1U] = (((- (IData)((1U & (IData)(
                                                          (vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m1__DOT__prod16_a1_b1 
                                                           >> 0x20U))))) 
                                 << 1U) | (IData)((vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m1__DOT__prod16_a1_b1 
                                                   >> 0x20U)));
    __Vtemp_h690706bc__0[2U] = ((- (IData)((1U & (IData)(
                                                         (vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m1__DOT__prod16_a1_b1 
                                                          >> 0x20U))))) 
                                >> 0x1fU);
    VL_EXTEND_WW(66,65, __Vtemp_hc541c363__0, __Vtemp_h690706bc__0);
    VL_ADD_W(3, __Vtemp_hbfe1c509__0, __Vtemp_hc32d5add__0, __Vtemp_hc541c363__0);
    VL_ADD_W(3, __Vtemp_he7e1c7bf__0, __Vtemp_h563f142f__0, __Vtemp_hbfe1c509__0);
    VL_ADD_W(3, __Vtemp_h4552feb2__0, __Vtemp_hc77d61d9__0, __Vtemp_he7e1c7bf__0);
    __Vtemp_hd73e7c22__0[0U] = __Vtemp_h4552feb2__0[0U];
    __Vtemp_hd73e7c22__0[1U] = __Vtemp_h4552feb2__0[1U];
    __Vtemp_hd73e7c22__0[2U] = (3U & __Vtemp_h4552feb2__0[2U]);
    VL_EXTENDS_WW(67,66, __Vtemp_h7854936b__0, __Vtemp_hd73e7c22__0);
    __Vtemp_hb2bc0309__0[0U] = 0U;
    __Vtemp_hb2bc0309__0[1U] = (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m2__DOT__prod16_a0_b0);
    __Vtemp_hb2bc0309__0[2U] = (IData)((vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m2__DOT__prod16_a0_b0 
                                        >> 0x20U));
    VL_EXTEND_WW(66,65, __Vtemp_h8c7e3a82__0, __Vtemp_hb2bc0309__0);
    __Vtemp_h6a7a8d25__0[0U] = (IData)((vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m2__DOT__prod16_a0_b1 
                                        << 0x10U));
    __Vtemp_h6a7a8d25__0[1U] = (((- (IData)((1U & (IData)(
                                                          (vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m2__DOT__prod16_a0_b1 
                                                           >> 0x20U))))) 
                                 << 0x11U) | (IData)(
                                                     ((vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m2__DOT__prod16_a0_b1 
                                                       << 0x10U) 
                                                      >> 0x20U)));
    __Vtemp_h6a7a8d25__0[2U] = (1U & ((- (IData)((1U 
                                                  & (IData)(
                                                            (vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m2__DOT__prod16_a0_b1 
                                                             >> 0x20U))))) 
                                      >> 0xfU));
    VL_EXTEND_WW(66,65, __Vtemp_hd8d3de4a__0, __Vtemp_h6a7a8d25__0);
    __Vtemp_h0e7f178d__0[0U] = (IData)((vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m2__DOT__prod16_a1_b0 
                                        << 0x10U));
    __Vtemp_h0e7f178d__0[1U] = (((- (IData)((1U & (IData)(
                                                          (vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m2__DOT__prod16_a1_b0 
                                                           >> 0x20U))))) 
                                 << 0x11U) | (IData)(
                                                     ((vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m2__DOT__prod16_a1_b0 
                                                       << 0x10U) 
                                                      >> 0x20U)));
    __Vtemp_h0e7f178d__0[2U] = (1U & ((- (IData)((1U 
                                                  & (IData)(
                                                            (vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m2__DOT__prod16_a1_b0 
                                                             >> 0x20U))))) 
                                      >> 0xfU));
    VL_EXTEND_WW(66,65, __Vtemp_h21bb5fc4__0, __Vtemp_h0e7f178d__0);
    __Vtemp_h656d05e9__0[0U] = (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m2__DOT__prod16_a1_b1);
    __Vtemp_h656d05e9__0[1U] = (((- (IData)((1U & (IData)(
                                                          (vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m2__DOT__prod16_a1_b1 
                                                           >> 0x20U))))) 
                                 << 1U) | (IData)((vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m2__DOT__prod16_a1_b1 
                                                   >> 0x20U)));
    __Vtemp_h656d05e9__0[2U] = ((- (IData)((1U & (IData)(
                                                         (vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m2__DOT__prod16_a1_b1 
                                                          >> 0x20U))))) 
                                >> 0x1fU);
    VL_EXTEND_WW(66,65, __Vtemp_hd73b5943__0, __Vtemp_h656d05e9__0);
    VL_ADD_W(3, __Vtemp_h18cbfbcc__0, __Vtemp_h21bb5fc4__0, __Vtemp_hd73b5943__0);
    VL_ADD_W(3, __Vtemp_h17f08903__0, __Vtemp_hd8d3de4a__0, __Vtemp_h18cbfbcc__0);
    VL_ADD_W(3, __Vtemp_h22e375b0__0, __Vtemp_h8c7e3a82__0, __Vtemp_h17f08903__0);
    __Vtemp_h7832a193__0[0U] = __Vtemp_h22e375b0__0[0U];
    __Vtemp_h7832a193__0[1U] = __Vtemp_h22e375b0__0[1U];
    __Vtemp_h7832a193__0[2U] = (3U & __Vtemp_h22e375b0__0[2U]);
    VL_EXTENDS_WW(67,66, __Vtemp_h18f9b327__0, __Vtemp_h7832a193__0);
    if (vlSelf->cva5_sim__DOT__aw_valid) {
        if (vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__s_axi_awready_reg) {
            vlSelf->cva5_sim__DOT__aw_valid = 0U;
        }
    } else if ((0x27U == (0x7fU & vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__insn_in_f))) {
        vlSelf->cva5_sim__DOT__aw_valid = 1U;
        vlSelf->cva5_sim__DOT__aw_addr = vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__data_in_1_f;
        vlSelf->cva5_sim__DOT__aw_len = ((0xaU >= ((IData)(3U) 
                                                   - 
                                                   (3U 
                                                    & (vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__insn_in_f 
                                                       >> 0xcU))))
                                          ? (0xffU 
                                             & ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__reg_count_avl) 
                                                >> 
                                                ((IData)(3U) 
                                                 - 
                                                 (3U 
                                                  & (vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__insn_in_f 
                                                     >> 0xcU)))))
                                          : 0U);
    }
    if (vlSelf->cva5_sim__DOT__ar_valid) {
        if (vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__s_axi_arready_reg) {
            vlSelf->cva5_sim__DOT__ar_valid = 0U;
        }
    } else if ((7U == (0x7fU & vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__insn_in_f))) {
        vlSelf->cva5_sim__DOT__ar_valid = 1U;
        vlSelf->cva5_sim__DOT__ar_addr = vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__data_in_1_f;
        vlSelf->cva5_sim__DOT__ar_len = ((0xaU >= ((IData)(3U) 
                                                   - 
                                                   (3U 
                                                    & (vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__insn_in_f 
                                                       >> 0xcU))))
                                          ? (0xffU 
                                             & ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__reg_count_avl) 
                                                >> 
                                                ((IData)(3U) 
                                                 - 
                                                 (3U 
                                                  & (vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__insn_in_f 
                                                     >> 0xcU)))))
                                          : 0U);
    }
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__s3_start 
        = ((~ (IData)(vlSelf->rst)) & (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__s2_start));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu_resp_start 
        = ((~ (IData)(vlSelf->rst)) & (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__s5_start));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu_narrow 
        = ((~ (IData)(vlSelf->rst)) & (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vMul_outNarrow));
    if ((1U & ((~ (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_idle_rd_1)) 
               & ((~ (vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__insn_in_f 
                      >> 0x19U)) | (~ (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vm_d)))))) {
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__vm0 
            = vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__mask_data
            [(0x1fU & ((1U & ((~ (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_idle_rd_1)) 
                              & ((~ (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vm_d)) 
                                 | ((~ (vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__insn_in_f 
                                        >> 0x19U)) 
                                    & (~ (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__stall))))))
                        ? ((0xbU >= ((IData)(3U) + (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__sew)))
                            ? ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu_vr_idx_next) 
                               >> ((IData)(3U) + (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__sew)))
                            : 0U) : (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src1__DOT__curr_off_out)))];
    }
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu_mask_out 
        = ((~ (IData)(vlSelf->rst)) & (((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vAndOrXor_outValid) 
                                        & (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vAndOrXor_outMask)) 
                                       | ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vAdd_outValid) 
                                          & (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vAdd_outMask))));
    if (vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__load_tag_check) {
        vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__tag_banks__DOT__load_req_r = 1U;
        vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__tag_banks__DOT____Vcellout__tag_bank_gen__BRA__0__KET____DOT__dtag_bank__data_out_b 
            = vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__tag_banks__DOT__tag_bank_gen__BRA__0__KET____DOT__dtag_bank__DOT__tag_entry
            [vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__tag_banks__DOT__portb_addr];
    } else {
        vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__tag_banks__DOT__load_req_r = 0U;
    }
    vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__miss_data_valid 
        = ((IData)(vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__l1_response__BRA__0__KET__.data_valid) 
           & (((3U & (IData)((vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__stage2_load 
                              >> 3U))) == (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__word_count)) 
              | (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__stage2_load)));
    vlSelf->cva5_sim__DOT__cpu__DOT__gc_unit_block__DOT__gc_init_clear 
        = (2U == vlSelf->cva5_sim__DOT__cpu__DOT__gc_unit_block__DOT__next_state);
    vlSelf->cva5_sim__DOT__cpu__DOT__gc_unit_block__DOT__gc_writeback_supress 
        = (((1U == vlSelf->cva5_sim__DOT__cpu__DOT__gc_unit_block__DOT__next_state) 
            | (2U == vlSelf->cva5_sim__DOT__cpu__DOT__gc_unit_block__DOT__next_state)) 
           | (7U == vlSelf->cva5_sim__DOT__cpu__DOT__gc_unit_block__DOT__next_state));
    vlSelf->cva5_sim__DOT__cpu__DOT__gc_unit_block__DOT__gc_fetch_hold 
        = ((((1U == vlSelf->cva5_sim__DOT__cpu__DOT__gc_unit_block__DOT__next_state) 
             | (2U == vlSelf->cva5_sim__DOT__cpu__DOT__gc_unit_block__DOT__next_state)) 
            | (5U == vlSelf->cva5_sim__DOT__cpu__DOT__gc_unit_block__DOT__next_state)) 
           | (6U == vlSelf->cva5_sim__DOT__cpu__DOT__gc_unit_block__DOT__next_state));
    vlSelf->cva5_sim__DOT__cpu__DOT__gc_unit_block__DOT__gc_retire_hold 
        = (6U == vlSelf->cva5_sim__DOT__cpu__DOT__gc_unit_block__DOT__next_state);
    vlSelf->cva5_sim__DOT__cpu__DOT__gc_unit_block__DOT__gc_sq_flush 
        = ((7U == vlSelf->cva5_sim__DOT__cpu__DOT__gc_unit_block__DOT__state) 
           & (3U == vlSelf->cva5_sim__DOT__cpu__DOT__gc_unit_block__DOT__next_state));
    if ((0x40000U & vlSelf->cva5_sim__DOT__cpu__DOT__gc[3U])) {
        vlSelf->cva5_sim__DOT__cpu__DOT__id_block__DOT__id_waiting_for_writeback_toggle_mem_set__DOT__clear_index 
            = ((6U & ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__id_block__DOT__id_waiting_for_writeback_toggle_mem_set__DOT__clear_index) 
                      << 1U)) | (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__id_block__DOT__id_waiting_for_writeback_toggle_mem_set__DOT__lfsr_counter__DOT__feedback));
        vlSelf->cva5_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT__clear_index 
            = ((0x3eU & ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT__clear_index) 
                         << 1U)) | (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT__lfsr_counter__DOT__feedback));
        vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__clear_index 
            = ((0x3eU & ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__clear_index) 
                         << 1U)) | (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__lfsr_read_index__DOT__feedback));
        vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__pc = 0x80000000U;
    } else if (vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__update_pc) {
        vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__pc 
            = (0xfffffffcU & vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__next_pc);
    }
    if (vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__unit_issue__BRA__6__KET__.possible_issue) {
        vlSelf->cva5_sim__DOT__cpu__DOT__branch_unit_block__DOT__pc_ex 
            = ((vlSelf->cva5_sim__DOT__cpu__DOT__branch_inputs[1U] 
                << 5U) | (vlSelf->cva5_sim__DOT__cpu__DOT__branch_inputs[0U] 
                          >> 0x1bU));
        vlSelf->cva5_sim__DOT__cpu__DOT__branch_unit_block__DOT__is_call 
            = (1U & (vlSelf->cva5_sim__DOT__cpu__DOT__branch_inputs[0U] 
                     >> 0x16U));
        vlSelf->cva5_sim__DOT__cpu__DOT__branch_unit_block__DOT__is_return 
            = (1U & (vlSelf->cva5_sim__DOT__cpu__DOT__branch_inputs[0U] 
                     >> 0x15U));
    }
    vlSelf->cva5_sim__DOT__cpu__DOT__gc_unit_block__DOT__gc_issue_hold 
        = (1U & (((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__busy) 
                  | ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__issue_to) 
                     >> 2U)) | ((((((1U == vlSelf->cva5_sim__DOT__cpu__DOT__gc_unit_block__DOT__next_state) 
                                    | (2U == vlSelf->cva5_sim__DOT__cpu__DOT__gc_unit_block__DOT__next_state)) 
                                   | (4U == vlSelf->cva5_sim__DOT__cpu__DOT__gc_unit_block__DOT__next_state)) 
                                  | (5U == vlSelf->cva5_sim__DOT__cpu__DOT__gc_unit_block__DOT__next_state)) 
                                 | (6U == vlSelf->cva5_sim__DOT__cpu__DOT__gc_unit_block__DOT__next_state)) 
                                | (7U == vlSelf->cva5_sim__DOT__cpu__DOT__gc_unit_block__DOT__next_state))));
    __Vfunc_cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__mwrite_en__48__Vfuncout 
        = ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__mwrite) 
           & (0x43000000000ULL == (0xff000000000ULL 
                                   & vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__csr_inputs_r)));
    if ((1U & ((IData)(__Vfunc_cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__mwrite_en__48__Vfuncout) 
               | (vlSelf->cva5_sim__DOT__cpu__DOT__gc[3U] 
                  >> 9U)))) {
        vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__mtval 
            = ((0x200U & vlSelf->cva5_sim__DOT__cpu__DOT__gc[3U])
                ? ((vlSelf->cva5_sim__DOT__cpu__DOT__gc[3U] 
                    << 0x1cU) | (vlSelf->cva5_sim__DOT__cpu__DOT__gc[2U] 
                                 >> 4U)) : vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__updated_csr);
    }
    vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__mcause 
        = (0x8000001fU & vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__mcause);
    if (vlSelf->rst) {
        vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__inuse_list_fifo__DOT__gen_width_3_plus__DOT__inflight_count = 0U;
        vlSelf->__Vdly__cva5_sim__DOT__x_rvv_proc_main__DOT__insn_in_f = 0U;
    } else {
        vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__inuse_list_fifo__DOT__gen_width_3_plus__DOT__inflight_count 
            = (0x3fU & (((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__inuse_list_fifo__DOT__gen_width_3_plus__DOT__inflight_count) 
                         + (1U & ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__retire) 
                                  >> 5U))) - (IData)(vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__renamer_block__DOT__inuse_list.potential_push)));
        vlSelf->__Vdly__cva5_sim__DOT__x_rvv_proc_main__DOT__insn_in_f 
            = ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__stall)
                ? vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__insn_in_f
                : ((0x20U & (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__issue_to))
                    ? ((vlSelf->cva5_sim__DOT__cpu__DOT__issue[2U] 
                        << 0x1dU) | (vlSelf->cva5_sim__DOT__cpu__DOT__issue[1U] 
                                     >> 3U)) : 0U));
    }
    if (vlSelf->cva5_sim__DOT__cpu__DOT__gen_div__DOT__div_unit_block__DOT__divider_block__DOT__running) {
        vlSelf->cva5_sim__DOT__cpu__DOT__gen_div__DOT__div_unit_block__DOT__divider_block__DOT__shifted_divisor 
            = (vlSelf->cva5_sim__DOT__cpu__DOT__gen_div__DOT__div_unit_block__DOT__divider_block__DOT__shifted_divisor 
               >> 2U);
        vlSelf->cva5_sim__DOT__cpu__DOT__gen_div__DOT__div_unit_block__DOT__divider_block__DOT__cycles_remaining 
            = (0xfU & (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__gen_div__DOT__div_unit_block__DOT__divider_block__DOT__cycles_remaining_next));
    } else {
        vlSelf->cva5_sim__DOT__cpu__DOT__gen_div__DOT__div_unit_block__DOT__divider_block__DOT__shifted_divisor 
            = (((vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__gen_div__DOT__div_unit_block__DOT__input_fifo.data_out[1U] 
                 << 9U) | (vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__gen_div__DOT__div_unit_block__DOT__input_fifo.data_out[0U] 
                           >> 0x17U)) << (0x1eU & (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__gen_div__DOT__div_unit_block__DOT__divider_block__DOT__CLZ_delta)));
        vlSelf->cva5_sim__DOT__cpu__DOT__gen_div__DOT__div_unit_block__DOT__divider_block__DOT__cycles_remaining 
            = (0xfU & ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__gen_div__DOT__div_unit_block__DOT__divider_block__DOT__CLZ_delta) 
                       >> 1U));
    }
    if (vlSelf->rst) {
        __Vdlyvval__cva5_sim__DOT__cpu__DOT____Vcellout__id_block__retire_ids_next__v0 = 0U;
        __Vdlyvval__cva5_sim__DOT__cpu__DOT____Vcellout__id_block__retire_ids_next__v1 = 1U;
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m3__DOT__add1[0U] = 0U;
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m3__DOT__add1[1U] = 0U;
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m3__DOT__add1[2U] = 0U;
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m3__DOT__add2[0U] = 0U;
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m3__DOT__add2[1U] = 0U;
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m3__DOT__add2[2U] = 0U;
    } else {
        __Vdlyvval__cva5_sim__DOT__cpu__DOT____Vcellout__id_block__retire_ids_next__v0 
            = (7U & (vlSelf->cva5_sim__DOT__cpu__DOT____Vcellout__id_block__retire_ids_next
                     [0U] + (3U & (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__id_block__DOT__retire_next))));
        __Vdlyvval__cva5_sim__DOT__cpu__DOT____Vcellout__id_block__retire_ids_next__v1 
            = (7U & (vlSelf->cva5_sim__DOT__cpu__DOT____Vcellout__id_block__retire_ids_next
                     [1U] + (3U & (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__id_block__DOT__retire_next))));
    }
    if (vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__spec_table_update) {
        __Vdlyvval__cva5_sim__DOT__cpu__DOT__renamer_block__DOT__spec_table_ram__DOT__xilinx_gen__DOT__ram__v0 
            = vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__spec_table_next_mux
            [vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__spec_table_sel];
        __Vdlyvset__cva5_sim__DOT__cpu__DOT__renamer_block__DOT__spec_table_ram__DOT__xilinx_gen__DOT__ram__v0 = 1U;
        __Vdlyvdim0__cva5_sim__DOT__cpu__DOT__renamer_block__DOT__spec_table_ram__DOT__xilinx_gen__DOT__ram__v0 
            = vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__spec_table_write_index_mux
            [vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__spec_table_sel];
        vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__spec_table_previous_r 
            = vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__spec_table_read_data
            [0U];
    }
    if (vlSelf->rst) {
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m2__DOT__add1[0U] = 0U;
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m2__DOT__add1[1U] = 0U;
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m2__DOT__add1[2U] = 0U;
    }
    if (vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__issue_stage_ready) {
        __Vdlyvval__cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__issue_uses_rs__v0 
            = vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__uses_rs
            [0U];
        __Vdlyvset__cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__issue_uses_rs__v0 = 1U;
        __Vdlyvval__cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__issue_uses_rs__v1 
            = vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__uses_rs
            [1U];
        __Vdlyvval__cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__issue_phys_rs_addr__v0 
            = vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__decode_rename_interface.phys_rs_addr
            [0U];
        __Vdlyvset__cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__issue_phys_rs_addr__v0 = 1U;
        __Vdlyvval__cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__issue_phys_rs_addr__v1 
            = vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__decode_rename_interface.phys_rs_addr
            [1U];
        __Vdlyvval__cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__issue_rs_addr__v0 
            = vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__rs_addr
            [0U];
        __Vdlyvset__cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__issue_rs_addr__v0 = 1U;
        __Vdlyvval__cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__issue_rs_addr__v1 
            = vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__rs_addr
            [1U];
        __Vdlyvval__cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__issue_rs_wb_group__v0 
            = vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__decode_rename_interface.rs_wb_group
            [0U];
        __Vdlyvset__cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__issue_rs_wb_group__v0 = 1U;
        __Vdlyvval__cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__issue_rs_wb_group__v1 
            = vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__decode_rename_interface.rs_wb_group
            [1U];
        vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__is_ebreak_r 
            = (1U & ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__sys_op_match) 
                     >> 1U));
        vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__is_sret_r 
            = (1U & ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__sys_op_match) 
                     >> 3U));
        vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__is_mret_r 
            = (1U & ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__sys_op_match) 
                     >> 4U));
        vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__is_ifence_r 
            = vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__is_ifence;
        vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__is_cfu_csr_r 
            = vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__is_cfu_csr;
        vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__is_fence_r 
            = vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__is_fence;
        vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__alu_op_r 
            = vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__alu_op;
        vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__is_load_r 
            = ((0U == (0x1fU & (vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT____Vcellinp__gen_decode_exceptions__DOT__illegal_op_check__instruction 
                                >> 2U))) | (0xbU == 
                                            (0x1fU 
                                             & (vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT____Vcellinp__gen_decode_exceptions__DOT__illegal_op_check__instruction 
                                                >> 2U))));
        vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__ls_offset 
            = (0xfffU & ((0x20U & vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT____Vcellinp__gen_decode_exceptions__DOT__illegal_op_check__instruction)
                          ? ((0xfe0U & (vlSelf->cva5_sim__DOT__cpu__DOT__decode[1U] 
                                        << 5U)) | (0x1fU 
                                                   & (vlSelf->cva5_sim__DOT__cpu__DOT__decode[0U] 
                                                      >> 0xeU)))
                          : ((vlSelf->cva5_sim__DOT__cpu__DOT__decode[1U] 
                              << 5U) | (vlSelf->cva5_sim__DOT__cpu__DOT__decode[0U] 
                                        >> 0x1bU))));
        vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__is_store_r 
            = (8U == (0x1fU & (vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT____Vcellinp__gen_decode_exceptions__DOT__illegal_op_check__instruction 
                               >> 2U)));
        vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__alu_subtract 
            = (((3U == (7U & (vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT____Vcellinp__gen_decode_exceptions__DOT__illegal_op_check__instruction 
                              >> 0xcU))) | (2U == (7U 
                                                   & (vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT____Vcellinp__gen_decode_exceptions__DOT__illegal_op_check__instruction 
                                                      >> 0xcU)))) 
               | (IData)((0x40000020U == (0x40007020U 
                                          & vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT____Vcellinp__gen_decode_exceptions__DOT__illegal_op_check__instruction))));
        vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__alu_logic_op_r 
            = ((4U == (7U & (vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT____Vcellinp__gen_decode_exceptions__DOT__illegal_op_check__instruction 
                             >> 0xcU))) ? 0U : ((6U 
                                                 == 
                                                 (7U 
                                                  & (vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT____Vcellinp__gen_decode_exceptions__DOT__illegal_op_check__instruction 
                                                     >> 0xcU)))
                                                 ? 1U
                                                 : 
                                                ((7U 
                                                  == 
                                                  (7U 
                                                   & (vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT____Vcellinp__gen_decode_exceptions__DOT__illegal_op_check__instruction 
                                                      >> 0xcU)))
                                                  ? 2U
                                                  : 3U)));
        vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__alu_imm_type 
            = (4U == (0x1fU & (vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT____Vcellinp__gen_decode_exceptions__DOT__illegal_op_check__instruction 
                               >> 2U)));
        vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__jalr 
            = (IData)((4U == (0xcU & vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT____Vcellinp__gen_decode_exceptions__DOT__illegal_op_check__instruction)));
        vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__pc_offset_r 
            = (0x1fffffU & ((3U == (3U & (vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT____Vcellinp__gen_decode_exceptions__DOT__illegal_op_check__instruction 
                                          >> 2U))) ? 
                            ((0x100000U & (vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT____Vcellinp__gen_decode_exceptions__DOT__illegal_op_check__instruction 
                                           >> 0xbU)) 
                             | ((0xff000U & vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT____Vcellinp__gen_decode_exceptions__DOT__illegal_op_check__instruction) 
                                | ((0x800U & (vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT____Vcellinp__gen_decode_exceptions__DOT__illegal_op_check__instruction 
                                              >> 9U)) 
                                   | (0x7feU & (vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT____Vcellinp__gen_decode_exceptions__DOT__illegal_op_check__instruction 
                                                >> 0x14U)))))
                             : ((1U == (3U & (vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT____Vcellinp__gen_decode_exceptions__DOT__illegal_op_check__instruction 
                                              >> 2U)))
                                 ? VL_EXTENDS_II(21,12, 
                                                 (vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT____Vcellinp__gen_decode_exceptions__DOT__illegal_op_check__instruction 
                                                  >> 0x14U))
                                 : VL_EXTENDS_II(21,13, 
                                                 ((0x1000U 
                                                   & (vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT____Vcellinp__gen_decode_exceptions__DOT__illegal_op_check__instruction 
                                                      >> 0x13U)) 
                                                  | ((0x800U 
                                                      & (vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT____Vcellinp__gen_decode_exceptions__DOT__illegal_op_check__instruction 
                                                         << 4U)) 
                                                     | ((0x7e0U 
                                                         & (vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT____Vcellinp__gen_decode_exceptions__DOT__illegal_op_check__instruction 
                                                            >> 0x14U)) 
                                                        | (0x1eU 
                                                           & (vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT____Vcellinp__gen_decode_exceptions__DOT__illegal_op_check__instruction 
                                                              >> 7U)))))))));
        vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__br_use_signed 
            = (1U & (~ ((6U == (7U & (vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT____Vcellinp__gen_decode_exceptions__DOT__illegal_op_check__instruction 
                                      >> 0xcU))) | 
                        (7U == (7U & (vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT____Vcellinp__gen_decode_exceptions__DOT__illegal_op_check__instruction 
                                      >> 0xcU))))));
        vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__is_call 
            = (((0x1bU == (0x1fU & (vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT____Vcellinp__gen_decode_exceptions__DOT__illegal_op_check__instruction 
                                    >> 2U))) | (0x19U 
                                                == 
                                                (0x1fU 
                                                 & (vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT____Vcellinp__gen_decode_exceptions__DOT__illegal_op_check__instruction 
                                                    >> 2U)))) 
               & (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__rd_link));
        vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__is_return 
            = (IData)(((0x64U == (0x7cU & vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT____Vcellinp__gen_decode_exceptions__DOT__illegal_op_check__instruction)) 
                       & (((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__rs1_link) 
                           & (~ (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__rd_link))) 
                          | (((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__rs1_link) 
                              & (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__rd_link)) 
                             & ((0x1fU & (vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT____Vcellinp__gen_decode_exceptions__DOT__illegal_op_check__instruction 
                                          >> 0xfU)) 
                                != (0x1fU & (vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT____Vcellinp__gen_decode_exceptions__DOT__illegal_op_check__instruction 
                                             >> 7U)))))));
        vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__constant_alu 
            = (((0xdU == (0x1fU & (vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT____Vcellinp__gen_decode_exceptions__DOT__illegal_op_check__instruction 
                                   >> 2U))) ? 0U : 
                ((vlSelf->cva5_sim__DOT__cpu__DOT__decode[2U] 
                  << 0x19U) | (vlSelf->cva5_sim__DOT__cpu__DOT__decode[1U] 
                               >> 7U))) + (((0xdU == 
                                             (0x1fU 
                                              & (vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT____Vcellinp__gen_decode_exceptions__DOT__illegal_op_check__instruction 
                                                 >> 2U))) 
                                            | (5U == 
                                               (0x1fU 
                                                & (vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT____Vcellinp__gen_decode_exceptions__DOT__illegal_op_check__instruction 
                                                   >> 2U))))
                                            ? (0xfffff000U 
                                               & ((vlSelf->cva5_sim__DOT__cpu__DOT__decode[1U] 
                                                   << 0x19U) 
                                                  | (0x1fff000U 
                                                     & (vlSelf->cva5_sim__DOT__cpu__DOT__decode[0U] 
                                                        >> 7U))))
                                            : 4U));
        vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__cfu_imm_type 
            = (IData)(((0x28U == (0x7cU & vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT____Vcellinp__gen_decode_exceptions__DOT__illegal_op_check__instruction)) 
                       & (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__is_cfu)));
    }
    if (vlSelf->rst) {
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m2__DOT__add2[0U] = 0U;
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m2__DOT__add2[1U] = 0U;
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m2__DOT__add2[2U] = 0U;
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m1__DOT__add1[0U] = 0U;
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m1__DOT__add1[1U] = 0U;
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m1__DOT__add1[2U] = 0U;
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m1__DOT__add2[0U] = 0U;
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m1__DOT__add2[1U] = 0U;
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m1__DOT__add2[2U] = 0U;
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m0__DOT__add1[0U] = 0U;
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m0__DOT__add1[1U] = 0U;
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m0__DOT__add1[2U] = 0U;
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m0__DOT__add2[0U] = 0U;
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m0__DOT__add2[1U] = 0U;
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m0__DOT__add2[2U] = 0U;
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__s1_gt = 0U;
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src2__DOT__base_reg = 0U;
        vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__inflight_count = 0U;
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src1__DOT__base_reg = 0U;
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vMerge0__DOT__s0_mask = 0U;
        vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__mideleg = 0U;
        vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__medeleg = 0U;
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_dest__DOT__base_reg = 0U;
        vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__mcycle = 0ULL;
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__mask_reg = 0U;
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__r_arb_inst__DOT__mask_reg = 0U;
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__r_arb_inst__DOT__mask_reg = 0U;
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__mask_reg = 0U;
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__b_arb_inst__DOT__mask_reg = 0U;
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__b_arb_inst__DOT__mask_reg = 0U;
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src2__DOT__max_reg = 0U;
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src2__DOT__curr_reg = 0U;
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src2__DOT__max_off = 0U;
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src2__DOT__turn = 0U;
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__state_reg = 0U;
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__state_reg = 0U;
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vMerge0__DOT__s0_vec1 = 0ULL;
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__state_reg = 0U;
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__state_reg = 0U;
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__s0_mask = 0ULL;
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src2__DOT__curr_off = 0U;
        vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__m_axi_bready_reg = 0U;
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__s0_carry_in = 0ULL;
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_dest__DOT__max_reg = 0U;
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_dest__DOT__curr_reg = 0U;
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_dest__DOT__turn = 0U;
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_dest__DOT__max_off = 0U;
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_dest__DOT__state = 0U;
        vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__s_axi_wready_reg = 0U;
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_dest__DOT__curr_off = 0U;
        vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__state_reg = 0U;
        vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__m_axi_arvalid_reg = 0U;
        vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__m_axi_awvalid_reg = 0U;
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__b_arb_inst__DOT__grant_reg = 0U;
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__b_arb_inst__DOT__grant_reg = 0U;
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__r_arb_inst__DOT__grant_reg = 0U;
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__r_arb_inst__DOT__grant_reg = 0U;
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__grant_reg = 0U;
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__grant_reg = 0U;
        vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__state_reg = 0U;
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src1__DOT__curr_reg = 0U;
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src1__DOT__max_reg = 0U;
        vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__mstatus = 0x1800U;
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src1__DOT__max_off = 0U;
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src1__DOT__turn = 0U;
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src1__DOT__curr_off = 0U;
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__s0_vec1 = 0ULL;
        vlSelf->cva5_sim__DOT__cpu__DOT__post_issue_count = 0U;
        vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__mcfu_selector = 0U;
        vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__mip = 0U;
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vMerge0__DOT__s0_vec0 = 0ULL;
        vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__mie = 0U;
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__slide__DOT__vSlide_0__DOT__s0_vec1 = 0ULL;
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__s2_sew = 0U;
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m1__DOT__out_mult8_b2 = 0U;
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m1__DOT__out_mult8_b3 = 0U;
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m1__DOT__out_mult8_b0 = 0U;
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m1__DOT__out_mult8_b1 = 0U;
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m1__DOT__out_mult16_p1 = 0ULL;
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m1__DOT__out_mult16_p0 = 0ULL;
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m2__DOT__out_mult8_b2 = 0U;
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m2__DOT__out_mult8_b3 = 0U;
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m2__DOT__out_mult8_b0 = 0U;
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m2__DOT__out_mult8_b1 = 0U;
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m2__DOT__out_mult16_p1 = 0ULL;
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m2__DOT__out_mult16_p0 = 0ULL;
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__s0_vec0 = 0ULL;
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_ld__DOT__turn = 0U;
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_ld__DOT__base_reg = 0U;
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vID_outAddr = 0U;
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vMerge_outAddr = 0U;
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vFirst_Popc_outAddr = 0U;
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vRed_outAddr = 0U;
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vMul_outAddr = 0U;
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vAndOrXor_outAddr = 0U;
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vAdd_outAddr = 0U;
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vSlide_outAddr = 0U;
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__s3_vec1 = 0ULL;
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_ld__DOT__max_reg = 0U;
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_ld__DOT__curr_reg = 0U;
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_ld__DOT__max_off = 0U;
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_ld__DOT__curr_off = 0U;
        vlSelf->cva5_sim__DOT__cpu__DOT__gen_l1_arbiter__DOT__arb__DOT__state = 0U;
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_ld__DOT__state = 0U;
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu_addr_out = 0U;
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu_addr_out = 0U;
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m1_mult32[0U] = 0U;
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m1_mult32[1U] = 0U;
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m1_mult32[2U] = 0U;
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m2_mult32[0U] = 0U;
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m2_mult32[1U] = 0U;
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m2_mult32[2U] = 0U;
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__vAdd_mask0__DOT__s0_add0 = 0U;
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__vAdd_mask0__DOT__s0_count = 0ULL;
        vlSelf->cva5_sim__DOT__aw_valid = 0U;
        vlSelf->cva5_sim__DOT__aw_addr = 0U;
        vlSelf->cva5_sim__DOT__aw_len = 0U;
        vlSelf->cva5_sim__DOT__ar_valid = 0U;
        vlSelf->cva5_sim__DOT__ar_addr = 0U;
        vlSelf->cva5_sim__DOT__ar_len = 0U;
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__s3_sew = 0U;
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__s3_sumOut = 0ULL;
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu_resp_sew = 0U;
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu_be_out = 0U;
        vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__cfu_status = 0U;
        vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__pre_issue_exception_pending = 0U;
        vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__mcause 
            = (0x7fffffffU & vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__mcause);
        vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__mcause 
            = (0xffffffe0U & vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__mcause);
        vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__minst_ret = 0ULL;
        vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__store_state = 0U;
        vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__store_state 
            = (1U | (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__store_state));
        vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__load_state = 0U;
        vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__load_state 
            = (1U | (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__load_state));
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu_off_out = 0U;
    } else {
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__s1_gt 
            = vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__w_gt;
        vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__inflight_count 
            = vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__inflight_count_next;
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vMerge0__DOT__s0_mask 
            = vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu_req_be;
        vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__mcycle 
            = (0x1ffffffffULL & (1ULL + vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__mcycle_input_next));
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__mask_reg 
            = vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__mask_next;
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__r_arb_inst__DOT__mask_reg 
            = vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__r_arb_inst__DOT__mask_next;
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__r_arb_inst__DOT__mask_reg 
            = vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__r_arb_inst__DOT__mask_next;
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__mask_reg 
            = vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__mask_next;
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__b_arb_inst__DOT__mask_reg 
            = vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__b_arb_inst__DOT__mask_next;
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__b_arb_inst__DOT__mask_reg 
            = vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__b_arb_inst__DOT__mask_next;
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__state_reg 
            = vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__state_next;
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__state_reg 
            = vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__state_next;
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vMerge0__DOT__s0_vec1 
            = (vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vr_rd_data_out_2 
               & (- (QData)((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vMerge_en))));
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__state_reg 
            = vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__state_next;
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__state_reg 
            = vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__state_next;
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__s0_mask 
            = ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vFirst_Popc_en)
                ? vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vr_rd_data_out_2
                : 0ULL);
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__s0_carry_in 
            = ((((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vAdd_en) 
                 & (~ (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vm_d))) 
                & (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vAddSubCarry_en))
                ? ((2U & (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT____Vcellinp__add_sub__DOT__vAdd_0__in_opSel))
                    ? ((2U & (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vAdd_sew))
                        ? ((1U & (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vAdd_sew))
                            ? (- (QData)((IData)((1U 
                                                  & (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu_req_be)))))
                            : (((QData)((IData)((- (IData)(
                                                           (1U 
                                                            & ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu_req_be) 
                                                               >> 4U)))))) 
                                << 0x20U) | (QData)((IData)(
                                                            (- (IData)(
                                                                       (1U 
                                                                        & (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu_req_be))))))))
                        : ((1U & (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vAdd_sew))
                            ? (((QData)((IData)((((- (IData)(
                                                             (1U 
                                                              & ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu_req_be) 
                                                                 >> 6U)))) 
                                                  << 0x10U) 
                                                 | (0xffffU 
                                                    & (- (IData)(
                                                                 (1U 
                                                                  & ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu_req_be) 
                                                                     >> 4U)))))))) 
                                << 0x20U) | (QData)((IData)(
                                                            (((- (IData)(
                                                                         (1U 
                                                                          & ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu_req_be) 
                                                                             >> 2U)))) 
                                                              << 0x10U) 
                                                             | (0xffffU 
                                                                & (- (IData)(
                                                                             (1U 
                                                                              & (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu_req_be)))))))))
                            : (((QData)((IData)((((- (IData)(
                                                             (1U 
                                                              & ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu_req_be) 
                                                                 >> 7U)))) 
                                                  << 0x18U) 
                                                 | ((0xff0000U 
                                                     & ((- (IData)(
                                                                   (1U 
                                                                    & ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu_req_be) 
                                                                       >> 6U)))) 
                                                        << 0x10U)) 
                                                    | ((0xff00U 
                                                        & ((- (IData)(
                                                                      (1U 
                                                                       & ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu_req_be) 
                                                                          >> 5U)))) 
                                                           << 8U)) 
                                                       | (0xffU 
                                                          & (- (IData)(
                                                                       (1U 
                                                                        & ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu_req_be) 
                                                                           >> 4U)))))))))) 
                                << 0x20U) | (QData)((IData)(
                                                            (((- (IData)(
                                                                         (1U 
                                                                          & ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu_req_be) 
                                                                             >> 3U)))) 
                                                              << 0x18U) 
                                                             | ((0xff0000U 
                                                                 & ((- (IData)(
                                                                               (1U 
                                                                                & ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu_req_be) 
                                                                                >> 2U)))) 
                                                                    << 0x10U)) 
                                                                | ((0xff00U 
                                                                    & ((- (IData)(
                                                                                (1U 
                                                                                & ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu_req_be) 
                                                                                >> 1U)))) 
                                                                       << 8U)) 
                                                                   | (0xffU 
                                                                      & (- (IData)(
                                                                                (1U 
                                                                                & (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu_req_be)))))))))))))
                    : ((2U & (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vAdd_sew))
                        ? ((1U & (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vAdd_sew))
                            ? (QData)((IData)((1U & (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu_req_be))))
                            : (((QData)((IData)((1U 
                                                 & ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu_req_be) 
                                                    >> 4U)))) 
                                << 0x20U) | (QData)((IData)(
                                                            (1U 
                                                             & (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu_req_be))))))
                        : ((1U & (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vAdd_sew))
                            ? (((QData)((IData)(((0x10000U 
                                                  & ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu_req_be) 
                                                     << 0xaU)) 
                                                 | (1U 
                                                    & ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu_req_be) 
                                                       >> 4U))))) 
                                << 0x20U) | (QData)((IData)(
                                                            ((0x10000U 
                                                              & ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu_req_be) 
                                                                 << 0xeU)) 
                                                             | (1U 
                                                                & (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu_req_be))))))
                            : (((QData)((IData)(((0x1000000U 
                                                  & ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu_req_be) 
                                                     << 0x11U)) 
                                                 | ((0x10000U 
                                                     & ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu_req_be) 
                                                        << 0xaU)) 
                                                    | ((0x100U 
                                                        & ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu_req_be) 
                                                           << 3U)) 
                                                       | (1U 
                                                          & ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu_req_be) 
                                                             >> 4U))))))) 
                                << 0x20U) | (QData)((IData)(
                                                            ((0x1000000U 
                                                              & ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu_req_be) 
                                                                 << 0x15U)) 
                                                             | ((0x10000U 
                                                                 & ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu_req_be) 
                                                                    << 0xeU)) 
                                                                | ((0x100U 
                                                                    & ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu_req_be) 
                                                                       << 7U)) 
                                                                   | (1U 
                                                                      & (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu_req_be)))))))))))
                : 0ULL);
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__b_arb_inst__DOT__grant_reg 
            = vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__b_arb_inst__DOT__grant_next;
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__b_arb_inst__DOT__grant_reg 
            = vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__b_arb_inst__DOT__grant_next;
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__r_arb_inst__DOT__grant_reg 
            = vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__r_arb_inst__DOT__grant_next;
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__r_arb_inst__DOT__grant_reg 
            = vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__r_arb_inst__DOT__grant_next;
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__grant_reg 
            = vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__grant_next;
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__grant_reg 
            = vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__grant_next;
        vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__mstatus 
            = vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__gen_csr_m_mode__DOT__mstatus_new;
        if (vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vAdd_en) {
            vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__s0_vec1 
                = vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vAdd_in1;
            vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__s0_vec0 
                = ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vWiden_en)
                    ? vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vWiden_in0
                    : vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu_data_in1);
        } else {
            vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__s0_vec1 = 0ULL;
            vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__s0_vec0 = 0ULL;
        }
        vlSelf->cva5_sim__DOT__cpu__DOT__post_issue_count 
            = vlSelf->cva5_sim__DOT__cpu__DOT__id_block__DOT__post_issue_count_next;
        __Vfunc_cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__mwrite_en__49__Vfuncout 
            = ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__mwrite) 
               & (0xc0000000000ULL == (0xff000000000ULL 
                                       & vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__csr_inputs_r)));
        if (__Vfunc_cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__mwrite_en__49__Vfuncout) {
            vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__mcfu_selector 
                = vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__updated_csr;
        }
        __Vfunc_cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__mwrite_en__42__Vfuncout 
            = ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__mwrite) 
               & (0x44000000000ULL == (0xff000000000ULL 
                                       & vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__csr_inputs_r)));
        if (((IData)(__Vfunc_cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__mwrite_en__42__Vfuncout) 
             | (0U != vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__mip_new))) {
            vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__mip 
                = vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__mip_new;
        }
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vMerge0__DOT__s0_vec0 
            = (vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu_data_in1 
               & (- (QData)((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vMerge_en))));
        __Vfunc_cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__swrite_en__44__Vfuncout 
            = ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__swrite) 
               & (0x4000000000ULL == (0xff000000000ULL 
                                      & vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__csr_inputs_r)));
        __Vfunc_cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__mwrite_en__43__Vfuncout 
            = ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__mwrite) 
               & (0x4000000000ULL == (0xff000000000ULL 
                                      & vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__csr_inputs_r)));
        if (((IData)(__Vfunc_cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__mwrite_en__43__Vfuncout) 
             | (IData)(__Vfunc_cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__swrite_en__44__Vfuncout))) {
            vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__mie 
                = (vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__updated_csr 
                   & ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__swrite)
                       ? 0x222U : 0x888U));
        }
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__slide__DOT__vSlide_0__DOT__s0_vec1 
            = ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vSlide_en)
                ? ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vSlide_insert)
                    ? vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu_data_in1
                    : 0ULL) : 0ULL);
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__s2_sew 
            = vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__s1_sew;
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m1__DOT__out_mult8_b2 
            = (0x3ffffU & VL_EXTENDS_II(18,17, vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m1__DOT__prod8_a1_b1_0));
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m1__DOT__out_mult8_b3 
            = (0x3ffffU & VL_EXTENDS_II(18,17, vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m1__DOT__prod8_a1_b1_1));
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m1__DOT__out_mult8_b0 
            = (0x3ffffU & VL_EXTENDS_II(18,17, vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m1__DOT__prod8_a0_b0_0));
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m1__DOT__out_mult8_b1 
            = (0x3ffffU & VL_EXTENDS_II(18,17, vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m1__DOT__prod8_a0_b0_1));
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m1__DOT__out_mult16_p1 
            = (0x7ffffffffULL & VL_EXTENDS_QQ(35,33, vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m1__DOT__prod16_a1_b1));
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m1__DOT__out_mult16_p0 
            = (0x7ffffffffULL & VL_EXTENDS_QQ(35,33, vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m1__DOT__prod16_a0_b0));
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m2__DOT__out_mult8_b2 
            = (0x3ffffU & VL_EXTENDS_II(18,17, vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m2__DOT__prod8_a1_b1_0));
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m2__DOT__out_mult8_b3 
            = (0x3ffffU & VL_EXTENDS_II(18,17, vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m2__DOT__prod8_a1_b1_1));
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m2__DOT__out_mult8_b0 
            = (0x3ffffU & VL_EXTENDS_II(18,17, vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m2__DOT__prod8_a0_b0_0));
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m2__DOT__out_mult8_b1 
            = (0x3ffffU & VL_EXTENDS_II(18,17, vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m2__DOT__prod8_a0_b0_1));
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m2__DOT__out_mult16_p1 
            = (0x7ffffffffULL & VL_EXTENDS_QQ(35,33, vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m2__DOT__prod16_a1_b1));
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m2__DOT__out_mult16_p0 
            = (0x7ffffffffULL & VL_EXTENDS_QQ(35,33, vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m2__DOT__prod16_a0_b0));
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vID_outAddr 
            = vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vID_0__DOT__s4_out_addr;
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vMerge_outAddr 
            = vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vMerge0__DOT__s4_out_addr;
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vFirst_Popc_outAddr 
            = vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__s4_out_addr;
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vRed_outAddr 
            = vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__s4_out_addr;
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vMul_outAddr 
            = vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__s4_out_addr;
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vAndOrXor_outAddr 
            = vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__and_or_xor__DOT__vAndOrXor_0__DOT__s4_out_addr;
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vAdd_outAddr 
            = vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__add_sub__DOT__vAdd_0__DOT__s4_out_addr;
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vSlide_outAddr 
            = vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__slide__DOT__vSlide_0__DOT__s4_out_addr;
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__s3_vec1 
            = vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__s2_vec1;
        if (vlSymsp->TOP__cva5_sim__DOT__l2.request_push) {
            vlSelf->cva5_sim__DOT__cpu__DOT__gen_l1_arbiter__DOT__arb__DOT__state 
                = vlSelf->cva5_sim__DOT__cpu__DOT__gen_l1_arbiter__DOT__arb__DOT__arb_sel;
        }
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu_addr_out 
            = vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__s5_out_addr;
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m1_mult32[0U] 
            = __Vtemp_h7854936b__0[0U];
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m1_mult32[1U] 
            = __Vtemp_h7854936b__0[1U];
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m1_mult32[2U] 
            = (7U & __Vtemp_h7854936b__0[2U]);
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m2_mult32[0U] 
            = __Vtemp_h18f9b327__0[0U];
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m2_mult32[1U] 
            = __Vtemp_h18f9b327__0[1U];
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mult__DOT__vMul_0__DOT__m2_mult32[2U] 
            = (7U & __Vtemp_h18f9b327__0[2U]);
        if (vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__s0_valid) {
            vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__vAdd_mask0__DOT__s0_add0 
                = (0x3fU & (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__vAdd_mask0__DOT__s0_add0_next));
            vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__vAdd_mask0__DOT__s0_count 
                = vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__w_count;
        } else {
            vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__vAdd_mask0__DOT__s0_add0 = 0U;
            vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__vAdd_mask0__DOT__s0_count = 0ULL;
        }
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__s3_sew 
            = vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__s2_sew;
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__s3_sumOut 
            = ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT____Vcellinp__lop8__in_en)
                ? ((4U & (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__s2_opSel))
                    ? (QData)((IData)((0xffU & ((1U 
                                                 & (((2U 
                                                      & (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__s2_sew))
                                                      ? 
                                                     ((0x80U 
                                                       & (vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__sum8__DOT__result[2U] 
                                                          >> 8U)) 
                                                      | ((0x40U 
                                                          & (vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__sum8__DOT__result[2U] 
                                                             >> 9U)) 
                                                         | ((0x20U 
                                                             & (vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__sum8__DOT__result[2U] 
                                                                >> 0xaU)) 
                                                            | ((0x10U 
                                                                & (vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__sum8__DOT__result[2U] 
                                                                   >> 0xbU)) 
                                                               | (0xfU 
                                                                  & (- (IData)(
                                                                               (1U 
                                                                                & (vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__sum8__DOT__result[1U] 
                                                                                >> 7U)))))))))
                                                      : 
                                                     ((1U 
                                                       & (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__s2_sew))
                                                       ? 
                                                      ((0x80U 
                                                        & (vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__sum8__DOT__result[2U] 
                                                           >> 8U)) 
                                                       | ((0x40U 
                                                           & (vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__sum8__DOT__result[2U] 
                                                              >> 9U)) 
                                                          | ((0x20U 
                                                              & (vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__sum8__DOT__result[1U] 
                                                                 >> 0x16U)) 
                                                             | ((0x10U 
                                                                 & (vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__sum8__DOT__result[1U] 
                                                                    >> 0x17U)) 
                                                                | ((8U 
                                                                    & (vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__sum8__DOT__result[1U] 
                                                                       >> 4U)) 
                                                                   | ((4U 
                                                                       & (vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__sum8__DOT__result[1U] 
                                                                          >> 5U)) 
                                                                      | (3U 
                                                                         & (- (IData)(
                                                                                (1U 
                                                                                & (vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__sum8__DOT__result[0U] 
                                                                                >> 0x13U)))))))))))
                                                       : (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__sum8__DOT__genblk2__DOT__genblk1__DOT__vMinMaxSelector0__DOT__sgn_bits8))) 
                                                    ^ 
                                                    ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__s2_opSel) 
                                                     >> 1U)))
                                                 ? (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__s2_sumOut)
                                                 : (IData)(
                                                           (vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__s2_sumOut 
                                                            >> 8U))))))
                    : (QData)((IData)((0xffU & (vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__sum8__DOT__result[0U] 
                                                >> 1U)))))
                : (QData)((IData)((0xffU & (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__red__DOT__vRed0__DOT__s2_sumOut)))));
        if (vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vMul_outNarrow) {
            vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu_resp_sew 
                = (3U & ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__s5_sew) 
                         - (IData)(1U)));
            vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu_be_out 
                = ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__narrow__DOT__vNarrow_0__DOT__turn)
                    ? ((0x80U & ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__s5_be) 
                                 << 1U)) | ((0x40U 
                                             & ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__s5_be) 
                                                << 2U)) 
                                            | ((0x20U 
                                                & ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__s5_be) 
                                                   << 3U)) 
                                               | (0x10U 
                                                  & ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__s5_be) 
                                                     << 4U)))))
                    : ((8U & ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__s5_be) 
                              >> 3U)) | ((4U & ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__s5_be) 
                                                >> 2U)) 
                                         | ((2U & ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__s5_be) 
                                                   >> 1U)) 
                                            | (1U & (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__s5_be))))));
        } else {
            vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu_resp_sew 
                = (3U & (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__s5_sew));
            vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu_be_out 
                = ((((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vSlide_outBe) 
                     | (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__s5_be)) 
                    | (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vMCmp_outBe)) 
                   | (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vRed_outBe));
        }
        if (((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__commit) 
             & (0x801400000000ULL == (0xfffc00000000ULL 
                                      & vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__csr_inputs_r)))) {
            vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__cfu_status 
                = (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__csr_inputs_r);
        } else if (vlSelf->cva5_sim__DOT__resp_valid) {
            vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__cfu_status 
                = vlSymsp->TOP__cva5_sim__DOT__cfu.resp_status;
        }
        if (vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__issue_stage_ready) {
            vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__pre_issue_exception_pending 
                = (1U & (((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__illegal_instruction_pattern) 
                          | ((IData)(((0x70U == (0x7cU 
                                                 & vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT____Vcellinp__gen_decode_exceptions__DOT__illegal_op_check__instruction)) 
                                      & (~ (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__is_csr)))) 
                             & ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__sys_op_match) 
                                | ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__sys_op_match) 
                                   >> 1U)))) | (~ (
                                                   vlSelf->cva5_sim__DOT__cpu__DOT__decode[0U] 
                                                   >> 5U))));
        }
        __Vfunc_cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__mwrite_en__46__Vfuncout 
            = ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__mwrite) 
               & (0x42000000000ULL == (0xff000000000ULL 
                                       & vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__csr_inputs_r)));
        if ((1U & (((((vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__updated_csr 
                       >> 0x1fU) ? vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__gen_csr_m_mode__DOT__M_INTERRUPT_MASKING_ROM
                      [(0x1fU & vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__updated_csr)]
                       : vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__gen_csr_m_mode__DOT__M_EXCEPTION_MASKING_ROM
                      [(0x1fU & vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__updated_csr)]) 
                     & (IData)(__Vfunc_cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__mwrite_en__46__Vfuncout)) 
                    | (vlSelf->cva5_sim__DOT__cpu__DOT__gc[3U] 
                       >> 9U)) | (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__interrupt_taken)))) {
            __Vfunc_cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__mwrite_en__47__Vfuncout 
                = ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__mwrite) 
                   & (0x42000000000ULL == (0xff000000000ULL 
                                           & vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__csr_inputs_r)));
            vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__mcause 
                = ((0x7fffffffU & vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__mcause) 
                   | (((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__interrupt_taken) 
                       << 0x1fU) | (0x80000000U & (
                                                   ((IData)(__Vfunc_cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__mwrite_en__47__Vfuncout) 
                                                    << 0x1fU) 
                                                   & vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__updated_csr))));
            vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__mcause 
                = ((0xffffffe0U & vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__mcause) 
                   | (0x1fU & ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__interrupt_taken)
                                ? (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__gen_csr_m_mode__DOT__interrupt_cause_r)
                                : ((0x200U & vlSelf->cva5_sim__DOT__cpu__DOT__gc[3U])
                                    ? ((vlSelf->cva5_sim__DOT__cpu__DOT__gc[3U] 
                                        << 0x1cU) | 
                                       (vlSelf->cva5_sim__DOT__cpu__DOT__gc[3U] 
                                        >> 4U)) : vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__updated_csr))));
        }
        vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__minst_ret 
            = (0x1ffffffffULL & (vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__minst_ret_input_next 
                                 + (QData)((IData)(
                                                   (3U 
                                                    & (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__retire))))));
        vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__store_state 
            = vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__store_state_next;
        vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__load_state 
            = vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__load_state_next;
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu_off_out 
            = (0xffU & ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__vSlide_outValid)
                         ? (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT____Vcellout__slide__DOT__vSlide_0__out_off)
                         : (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__s5_off)));
    }
    vlSelf->cva5_sim__DOT__cpu__DOT__gc_unit_block__DOT__gc_pc_override 
        = ((6U == vlSelf->cva5_sim__DOT__cpu__DOT__gc_unit_block__DOT__next_state) 
           | (2U == vlSelf->cva5_sim__DOT__cpu__DOT__gc_unit_block__DOT__next_state));
    vlSelf->cva5_sim__DOT__cpu__DOT__gc_unit_block__DOT__gc_pc 
        = ((1U & ((vlSelf->cva5_sim__DOT__cpu__DOT__gc[3U] 
                   >> 9U) | (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__interrupt_taken)))
            ? vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__mtvec
            : ((1U & (IData)((vlSelf->cva5_sim__DOT__cpu__DOT__gc_unit_block__DOT__gc_inputs_r 
                              >> 2U))) ? (IData)((vlSelf->cva5_sim__DOT__cpu__DOT__gc_unit_block__DOT__gc_inputs_r 
                                                  >> 3U))
                : vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__mepc));
    vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__load_exception_complete 
        = ((~ (IData)(vlSelf->rst)) & (((IData)(vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__exception__BRA__0__KET__.valid) 
                                        & (vlSelf->cva5_sim__DOT__cpu__DOT__gc[3U] 
                                           >> 9U)) 
                                       & (4U == (IData)(vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__exception__BRA__0__KET__.code))));
    if ((4U & (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__issue_to))) {
        vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__unit_wb__BRA__2__KET__.phys_addr 
            = (0x3fU & (vlSelf->cva5_sim__DOT__cpu__DOT__issue[0U] 
                        >> 0xeU));
        vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__unit_wb__BRA__2__KET__.id 
            = (7U & (vlSelf->cva5_sim__DOT__cpu__DOT__issue[0U] 
                     >> 9U));
    }
    if (((IData)(vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__gen_div__DOT__div_unit_block__DOT__div_core.start) 
         | ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__gen_div__DOT__div_unit_block__DOT__divider_block__DOT__running) 
            & (0U != (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__gen_div__DOT__div_unit_block__DOT__divider_block__DOT__new_quotient_bits))))) {
        vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__gen_div__DOT__div_unit_block__DOT__div_core.remainder 
            = ((0U == ((2U & ((~ (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__gen_div__DOT__div_unit_block__DOT__divider_block__DOT__running)) 
                              << 1U)) | (1U & (IData)(
                                                      (vlSelf->cva5_sim__DOT__cpu__DOT__gen_div__DOT__div_unit_block__DOT__divider_block__DOT____VdfgTmp_h338f46d6__0 
                                                       >> 0x20U)))))
                ? (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__gen_div__DOT__div_unit_block__DOT__divider_block__DOT____VdfgTmp_h338f46d6__0)
                : ((1U == ((2U & ((~ (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__gen_div__DOT__div_unit_block__DOT__divider_block__DOT__running)) 
                                  << 1U)) | (1U & (IData)(
                                                          (vlSelf->cva5_sim__DOT__cpu__DOT__gen_div__DOT__div_unit_block__DOT__divider_block__DOT____VdfgTmp_h338f46d6__0 
                                                           >> 0x20U)))))
                    ? vlSelf->cva5_sim__DOT__cpu__DOT__gen_div__DOT__div_unit_block__DOT__divider_block__DOT__sub_2x
                    : ((vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__gen_div__DOT__div_unit_block__DOT__input_fifo.data_out[2U] 
                        << 9U) | (vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__gen_div__DOT__div_unit_block__DOT__input_fifo.data_out[1U] 
                                  >> 0x17U))));
    }
    if (vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__gen_div__DOT__div_unit_block__DOT__input_fifo.pop) {
        vlSelf->cva5_sim__DOT__cpu__DOT__gen_div__DOT__div_unit_block__DOT__wb_attr 
            = (0x1fffU & vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__gen_div__DOT__div_unit_block__DOT__input_fifo.data_out[0U]);
    }
    if (((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_exceptions__DOT__new_exception) 
         & (~ (IData)(vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__exception__BRA__0__KET__.valid)))) {
        vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__exception__BRA__0__KET__.tval 
            = vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__virtual_address;
    }
    if (vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__gen_decode_exceptions__DOT__new_exception) {
        vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__exception__BRA__2__KET__.tval 
            = ((vlSelf->cva5_sim__DOT__cpu__DOT__issue[2U] 
                << 0x1dU) | (vlSelf->cva5_sim__DOT__cpu__DOT__issue[1U] 
                             >> 3U));
        vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__exception__BRA__2__KET__.id 
            = (7U & (vlSelf->cva5_sim__DOT__cpu__DOT__issue[0U] 
                     >> 9U));
        vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__exception__BRA__2__KET__.code 
            = ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__illegal_instruction_pattern_r)
                ? 2U : (0x1fU & ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__is_ecall_r)
                                  ? ((0U == (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__privilege_level))
                                      ? 8U : ((1U == (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__privilege_level))
                                               ? 9U
                                               : ((3U 
                                                   == (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__privilege_level))
                                                   ? 0xbU
                                                   : 8U)))
                                  : ((0x20U & vlSelf->cva5_sim__DOT__cpu__DOT__issue[0U])
                                      ? 3U : vlSelf->cva5_sim__DOT__cpu__DOT__issue[0U]))));
    }
    if ((0x40U & (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__issue_to))) {
        vlSelf->cva5_sim__DOT__cpu__DOT__branch_unit_block__DOT__branch_taken_ex 
            = vlSelf->cva5_sim__DOT__cpu__DOT__branch_unit_block__DOT__branch_taken;
        vlSelf->cva5_sim__DOT__cpu__DOT__branch_unit_block__DOT__jal_jalr_ex 
            = (1U & (vlSelf->cva5_sim__DOT__cpu__DOT__branch_inputs[0U] 
                     >> 0x17U));
        vlSelf->cva5_sim__DOT__cpu__DOT__branch_unit_block__DOT__id_ex 
            = (7U & (vlSelf->cva5_sim__DOT__cpu__DOT__issue[0U] 
                     >> 9U));
        vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__exception__BRA__1__KET__.id 
            = (7U & (vlSelf->cva5_sim__DOT__cpu__DOT__issue[0U] 
                     >> 9U));
        vlSelf->cva5_sim__DOT__cpu__DOT__branch_unit_block__DOT__new_pc_ex 
            = ((0xfffffffeU & vlSelf->cva5_sim__DOT__cpu__DOT__branch_unit_block__DOT__new_pc) 
               | (1U & (vlSelf->cva5_sim__DOT__cpu__DOT__branch_unit_block__DOT__new_pc 
                        & (~ (vlSelf->cva5_sim__DOT__cpu__DOT__branch_inputs[0U] 
                              >> 0x18U)))));
    }
    if (((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_exceptions__DOT__new_exception) 
         & (~ (IData)(vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__exception__BRA__0__KET__.valid)))) {
        vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__exception__BRA__0__KET__.id 
            = (7U & (vlSelf->cva5_sim__DOT__cpu__DOT__issue[0U] 
                     >> 9U));
    }
    if (__Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_region_reg__v0) {
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_region_reg[0U] 
            = __Vdlyvval__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_region_reg__v0;
    }
    if (__Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_region_reg__v1) {
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_region_reg[1U] 
            = __Vdlyvval__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_region_reg__v1;
    }
    if (__Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_region_reg__v0) {
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_region_reg[0U] 
            = __Vdlyvval__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_region_reg__v0;
    }
    if (__Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_region_reg__v1) {
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_region_reg[1U] 
            = __Vdlyvval__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_region_reg__v1;
    }
    if (__Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_region_reg__v0) {
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_region_reg[0U] 
            = __Vdlyvval__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_region_reg__v0;
    }
    if (__Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_region_reg__v1) {
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_region_reg[1U] 
            = __Vdlyvval__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_region_reg__v1;
    }
    if (__Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_region_reg__v0) {
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_region_reg[0U] 
            = __Vdlyvval__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_region_reg__v0;
    }
    if (__Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_region_reg__v1) {
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_region_reg[1U] 
            = __Vdlyvval__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_region_reg__v1;
    }
    vlSelf->cva5_sim__DOT__cpu__DOT__ras_block__DOT__read_index_fifo__DOT__gen_width_3_plus__DOT__read_index 
        = __Vdly__cva5_sim__DOT__cpu__DOT__ras_block__DOT__read_index_fifo__DOT__gen_width_3_plus__DOT__read_index;
    if (__Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_m_reg__v0) {
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_m_reg[0U] 
            = __Vdlyvval__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_m_reg__v0;
    }
    if (__Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_m_reg__v1) {
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_m_reg[1U] 
            = __Vdlyvval__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_m_reg__v1;
    }
    if (__Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_m_reg__v0) {
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_m_reg[0U] 
            = __Vdlyvval__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_m_reg__v0;
    }
    if (__Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_m_reg__v1) {
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_m_reg[1U] 
            = __Vdlyvval__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_m_reg__v1;
    }
    if (__Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_m_reg__v0) {
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_m_reg[0U] 
            = __Vdlyvval__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_m_reg__v0;
    }
    if (__Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_m_reg__v1) {
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_m_reg[1U] 
            = __Vdlyvval__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_m_reg__v1;
    }
    if (__Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_m_reg__v0) {
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_m_reg[0U] 
            = __Vdlyvval__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_m_reg__v0;
    }
    if (__Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_m_reg__v1) {
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_m_reg[1U] 
            = __Vdlyvval__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_m_reg__v1;
    }
    vlSelf->cva5_sim__DOT__cpu__DOT__ras_block__DOT__read_index_fifo__DOT__gen_width_3_plus__DOT__write_index 
        = __Vdly__cva5_sim__DOT__cpu__DOT__ras_block__DOT__read_index_fifo__DOT__gen_width_3_plus__DOT__write_index;
    if (__Vdlyvset__cva5_sim__DOT__cpu__DOT__ras_block__DOT__read_index_fifo__DOT__gen_width_3_plus__DOT__write_port__DOT__ram__v0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__ras_block__DOT__read_index_fifo__DOT__gen_width_3_plus__DOT__write_port__DOT__ram[__Vdlyvdim0__cva5_sim__DOT__cpu__DOT__ras_block__DOT__read_index_fifo__DOT__gen_width_3_plus__DOT__write_port__DOT__ram__v0] 
            = __Vdlyvval__cva5_sim__DOT__cpu__DOT__ras_block__DOT__read_index_fifo__DOT__gen_width_3_plus__DOT__write_port__DOT__ram__v0;
    }
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__mask_off[0U] = 0U;
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__mask_off[1U] 
        = __Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__mask_off__v1;
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__mask_off[2U] 
        = __Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__mask_off__v2;
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__mask_off[3U] 
        = __Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__mask_off__v3;
    if (__Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_id_reg__v0) {
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_id_reg[0U] 
            = __Vdlyvval__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_id_reg__v0;
    }
    if (__Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_id_reg__v1) {
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_id_reg[1U] 
            = __Vdlyvval__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_id_reg__v1;
    }
    if (__Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_id_reg__v0) {
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_id_reg[0U] 
            = __Vdlyvval__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_id_reg__v0;
    }
    if (__Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_id_reg__v1) {
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_id_reg[1U] 
            = __Vdlyvval__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_id_reg__v1;
    }
    if (__Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_id_reg__v0) {
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_id_reg[0U] 
            = __Vdlyvval__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_id_reg__v0;
    }
    if (__Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_id_reg__v1) {
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_id_reg[1U] 
            = __Vdlyvval__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_id_reg__v1;
    }
    if (__Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_id_reg__v0) {
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_id_reg[0U] 
            = __Vdlyvval__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_id_reg__v0;
    }
    if (__Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_id_reg__v1) {
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_id_reg[1U] 
            = __Vdlyvval__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_id_reg__v1;
    }
    if (__Vdlyvset__cva5_sim__DOT__cpu__DOT__id_block__DOT__fetch_metadata_table__v0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__id_block__DOT__fetch_metadata_table[__Vdlyvdim0__cva5_sim__DOT__cpu__DOT__id_block__DOT__fetch_metadata_table__v0] 
            = __Vdlyvval__cva5_sim__DOT__cpu__DOT__id_block__DOT__fetch_metadata_table__v0;
    }
    if (__Vdlyvset__cva5_sim__DOT__arb__DOT__data_fifo_block__DOT__gen_width_3_plus__DOT__write_port__DOT__ram__v0) {
        vlSelf->cva5_sim__DOT__arb__DOT__data_fifo_block__DOT__gen_width_3_plus__DOT__write_port__DOT__ram[__Vdlyvdim0__cva5_sim__DOT__arb__DOT__data_fifo_block__DOT__gen_width_3_plus__DOT__write_port__DOT__ram__v0] 
            = __Vdlyvval__cva5_sim__DOT__arb__DOT__data_fifo_block__DOT__gen_width_3_plus__DOT__write_port__DOT__ram__v0;
    }
    vlSelf->cva5_sim__DOT__stats_block__DOT__cycle_count 
        = __Vdly__cva5_sim__DOT__stats_block__DOT__cycle_count;
    vlSelf->cva5_sim__DOT__arb__DOT__data_fifo_block__DOT__gen_width_3_plus__DOT__write_index 
        = __Vdly__cva5_sim__DOT__arb__DOT__data_fifo_block__DOT__gen_width_3_plus__DOT__write_index;
    vlSelf->cva5_sim__DOT__arb__DOT__data_fifo_block__DOT__gen_width_3_plus__DOT__read_index 
        = __Vdly__cva5_sim__DOT__arb__DOT__data_fifo_block__DOT__gen_width_3_plus__DOT__read_index;
    vlSelf->cva5_sim__DOT__cpu__DOT__bp_block__DOT__replacement_way 
        = __Vdly__cva5_sim__DOT__cpu__DOT__bp_block__DOT__replacement_way;
    if (__Vdlyvset__cva5_sim__DOT__cpu__DOT__bp_block__DOT__branch_metadata_table__v0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__bp_block__DOT__branch_metadata_table[__Vdlyvdim0__cva5_sim__DOT__cpu__DOT__bp_block__DOT__branch_metadata_table__v0] 
            = __Vdlyvval__cva5_sim__DOT__cpu__DOT__bp_block__DOT__branch_metadata_table__v0;
    }
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__trans_count_reg 
        = __Vdly__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__trans_count_reg;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__trans_count_reg 
        = __Vdly__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__trans_count_reg;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__trans_count_reg 
        = __Vdly__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__trans_count_reg;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__trans_count_reg 
        = __Vdly__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__trans_count_reg;
    if (__Vdlyvset__cva5_sim__DOT__stats_block__DOT__instruction_mix_stat_count__v0) {
        vlSelf->cva5_sim__DOT__stats_block__DOT__instruction_mix_stat_count[6U] = 0ULL;
        vlSelf->cva5_sim__DOT__stats_block__DOT__instruction_mix_stat_count[5U] = 0ULL;
        vlSelf->cva5_sim__DOT__stats_block__DOT__instruction_mix_stat_count[4U] = 0ULL;
        vlSelf->cva5_sim__DOT__stats_block__DOT__instruction_mix_stat_count[3U] = 0ULL;
        vlSelf->cva5_sim__DOT__stats_block__DOT__instruction_mix_stat_count[2U] = 0ULL;
        vlSelf->cva5_sim__DOT__stats_block__DOT__instruction_mix_stat_count[1U] = 0ULL;
        vlSelf->cva5_sim__DOT__stats_block__DOT__instruction_mix_stat_count[0U] = 0ULL;
    }
    if (__Vdlyvset__cva5_sim__DOT__stats_block__DOT__instruction_mix_stat_count__v7) {
        vlSelf->cva5_sim__DOT__stats_block__DOT__instruction_mix_stat_count[6U] 
            = __Vdlyvval__cva5_sim__DOT__stats_block__DOT__instruction_mix_stat_count__v7;
    }
    if (__Vdlyvset__cva5_sim__DOT__stats_block__DOT__instruction_mix_stat_count__v8) {
        vlSelf->cva5_sim__DOT__stats_block__DOT__instruction_mix_stat_count[5U] 
            = __Vdlyvval__cva5_sim__DOT__stats_block__DOT__instruction_mix_stat_count__v8;
    }
    if (__Vdlyvset__cva5_sim__DOT__stats_block__DOT__instruction_mix_stat_count__v9) {
        vlSelf->cva5_sim__DOT__stats_block__DOT__instruction_mix_stat_count[4U] 
            = __Vdlyvval__cva5_sim__DOT__stats_block__DOT__instruction_mix_stat_count__v9;
    }
    if (__Vdlyvset__cva5_sim__DOT__stats_block__DOT__instruction_mix_stat_count__v10) {
        vlSelf->cva5_sim__DOT__stats_block__DOT__instruction_mix_stat_count[3U] 
            = __Vdlyvval__cva5_sim__DOT__stats_block__DOT__instruction_mix_stat_count__v10;
    }
    if (__Vdlyvset__cva5_sim__DOT__stats_block__DOT__instruction_mix_stat_count__v11) {
        vlSelf->cva5_sim__DOT__stats_block__DOT__instruction_mix_stat_count[2U] 
            = __Vdlyvval__cva5_sim__DOT__stats_block__DOT__instruction_mix_stat_count__v11;
    }
    if (__Vdlyvset__cva5_sim__DOT__stats_block__DOT__instruction_mix_stat_count__v12) {
        vlSelf->cva5_sim__DOT__stats_block__DOT__instruction_mix_stat_count[1U] 
            = __Vdlyvval__cva5_sim__DOT__stats_block__DOT__instruction_mix_stat_count__v12;
    }
    if (__Vdlyvset__cva5_sim__DOT__stats_block__DOT__instruction_mix_stat_count__v13) {
        vlSelf->cva5_sim__DOT__stats_block__DOT__instruction_mix_stat_count[0U] 
            = __Vdlyvval__cva5_sim__DOT__stats_block__DOT__instruction_mix_stat_count__v13;
    }
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__trans_count_reg 
        = __Vdly__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__trans_count_reg;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__trans_count_reg 
        = __Vdly__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__trans_count_reg;
    vlSelf->cva5_sim__DOT__cpu__DOT__gc_unit_block__DOT__state_counter 
        = __Vdly__cva5_sim__DOT__cpu__DOT__gc_unit_block__DOT__state_counter;
    if (__Vdlyvset__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__sq_ids__v0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__sq_ids[__Vdlyvdim0__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__sq_ids__v0] 
            = __Vdlyvval__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__sq_ids__v0;
    }
    if (__Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_count_reg__v0) {
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_count_reg[0U] = 0U;
    }
    if (__Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_count_reg__v1) {
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_count_reg[0U] 
            = __Vdlyvval__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_count_reg__v1;
    }
    if (__Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_count_reg__v2) {
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_count_reg[0U] 
            = __Vdlyvval__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_count_reg__v2;
    }
    if (__Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_count_reg__v3) {
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_count_reg[1U] = 0U;
    }
    if (__Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_count_reg__v4) {
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_count_reg[1U] 
            = __Vdlyvval__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_count_reg__v4;
    }
    if (__Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_count_reg__v5) {
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_count_reg[1U] 
            = __Vdlyvval__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_count_reg__v5;
    }
    if (__Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_count_reg__v0) {
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_count_reg[0U] = 0U;
    }
    if (__Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_count_reg__v1) {
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_count_reg[0U] 
            = __Vdlyvval__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_count_reg__v1;
    }
    if (__Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_count_reg__v2) {
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_count_reg[0U] 
            = __Vdlyvval__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_count_reg__v2;
    }
    if (__Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_count_reg__v3) {
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_count_reg[1U] = 0U;
    }
    if (__Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_count_reg__v4) {
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_count_reg[1U] 
            = __Vdlyvval__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_count_reg__v4;
    }
    if (__Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_count_reg__v5) {
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_count_reg[1U] 
            = __Vdlyvval__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_count_reg__v5;
    }
    if (__Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_count_reg__v0) {
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_count_reg[0U] = 0U;
    }
    if (__Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_count_reg__v1) {
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_count_reg[0U] 
            = __Vdlyvval__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_count_reg__v1;
    }
    if (__Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_count_reg__v2) {
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_count_reg[0U] 
            = __Vdlyvval__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_count_reg__v2;
    }
    if (__Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_count_reg__v3) {
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_count_reg[1U] = 0U;
    }
    if (__Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_count_reg__v4) {
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_count_reg[1U] 
            = __Vdlyvval__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_count_reg__v4;
    }
    if (__Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_count_reg__v5) {
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_count_reg[1U] 
            = __Vdlyvval__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_count_reg__v5;
    }
    if (__Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_count_reg__v0) {
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_count_reg[0U] = 0U;
    }
    if (__Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_count_reg__v1) {
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_count_reg[0U] 
            = __Vdlyvval__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_count_reg__v1;
    }
    if (__Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_count_reg__v2) {
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_count_reg[0U] 
            = __Vdlyvval__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_count_reg__v2;
    }
    if (__Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_count_reg__v3) {
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_count_reg[1U] = 0U;
    }
    if (__Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_count_reg__v4) {
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_count_reg[1U] 
            = __Vdlyvval__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_count_reg__v4;
    }
    if (__Vdlyvset__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_count_reg__v5) {
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_count_reg[1U] 
            = __Vdlyvval__cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_count_reg__v5;
    }
    vlSelf->cva5_sim__DOT__arb__DOT__aw_complete_r 
        = __Vdly__cva5_sim__DOT__arb__DOT__aw_complete_r;
    vlSelf->cva5_sim__DOT__arb__DOT__w_complete_r = __Vdly__cva5_sim__DOT__arb__DOT__w_complete_r;
    if (__Vdlyvset__cva5_sim__DOT__stats_block__DOT__stat_count__v0) {
        vlSelf->cva5_sim__DOT__stats_block__DOT__stat_count[0U] = 0ULL;
        vlSelf->cva5_sim__DOT__stats_block__DOT__stat_count[1U] = 0ULL;
        vlSelf->cva5_sim__DOT__stats_block__DOT__stat_count[2U] = 0ULL;
        vlSelf->cva5_sim__DOT__stats_block__DOT__stat_count[3U] = 0ULL;
        vlSelf->cva5_sim__DOT__stats_block__DOT__stat_count[4U] = 0ULL;
        vlSelf->cva5_sim__DOT__stats_block__DOT__stat_count[5U] = 0ULL;
        vlSelf->cva5_sim__DOT__stats_block__DOT__stat_count[6U] = 0ULL;
        vlSelf->cva5_sim__DOT__stats_block__DOT__stat_count[7U] = 0ULL;
        vlSelf->cva5_sim__DOT__stats_block__DOT__stat_count[8U] = 0ULL;
        vlSelf->cva5_sim__DOT__stats_block__DOT__stat_count[9U] = 0ULL;
        vlSelf->cva5_sim__DOT__stats_block__DOT__stat_count[0xaU] = 0ULL;
        vlSelf->cva5_sim__DOT__stats_block__DOT__stat_count[0xbU] = 0ULL;
        vlSelf->cva5_sim__DOT__stats_block__DOT__stat_count[0xcU] = 0ULL;
        vlSelf->cva5_sim__DOT__stats_block__DOT__stat_count[0xdU] = 0ULL;
        vlSelf->cva5_sim__DOT__stats_block__DOT__stat_count[0xeU] = 0ULL;
        vlSelf->cva5_sim__DOT__stats_block__DOT__stat_count[0xfU] = 0ULL;
        vlSelf->cva5_sim__DOT__stats_block__DOT__stat_count[0x10U] = 0ULL;
        vlSelf->cva5_sim__DOT__stats_block__DOT__stat_count[0x11U] = 0ULL;
        vlSelf->cva5_sim__DOT__stats_block__DOT__stat_count[0x12U] = 0ULL;
        vlSelf->cva5_sim__DOT__stats_block__DOT__stat_count[0x13U] = 0ULL;
        vlSelf->cva5_sim__DOT__stats_block__DOT__stat_count[0x14U] = 0ULL;
        vlSelf->cva5_sim__DOT__stats_block__DOT__stat_count[0x15U] = 0ULL;
        vlSelf->cva5_sim__DOT__stats_block__DOT__stat_count[0x16U] = 0ULL;
        vlSelf->cva5_sim__DOT__stats_block__DOT__stat_count[0x17U] = 0ULL;
        vlSelf->cva5_sim__DOT__stats_block__DOT__stat_count[0x18U] = 0ULL;
        vlSelf->cva5_sim__DOT__stats_block__DOT__stat_count[0x19U] = 0ULL;
        vlSelf->cva5_sim__DOT__stats_block__DOT__stat_count[0x1aU] = 0ULL;
        vlSelf->cva5_sim__DOT__stats_block__DOT__stat_count[0x1bU] = 0ULL;
    }
    if (__Vdlyvset__cva5_sim__DOT__stats_block__DOT__stat_count__v28) {
        vlSelf->cva5_sim__DOT__stats_block__DOT__stat_count[0U] 
            = __Vdlyvval__cva5_sim__DOT__stats_block__DOT__stat_count__v28;
    }
    if (__Vdlyvset__cva5_sim__DOT__stats_block__DOT__stat_count__v29) {
        vlSelf->cva5_sim__DOT__stats_block__DOT__stat_count[1U] 
            = __Vdlyvval__cva5_sim__DOT__stats_block__DOT__stat_count__v29;
    }
    if (__Vdlyvset__cva5_sim__DOT__stats_block__DOT__stat_count__v30) {
        vlSelf->cva5_sim__DOT__stats_block__DOT__stat_count[2U] 
            = __Vdlyvval__cva5_sim__DOT__stats_block__DOT__stat_count__v30;
    }
    if (__Vdlyvset__cva5_sim__DOT__stats_block__DOT__stat_count__v31) {
        vlSelf->cva5_sim__DOT__stats_block__DOT__stat_count[3U] 
            = __Vdlyvval__cva5_sim__DOT__stats_block__DOT__stat_count__v31;
    }
    if (__Vdlyvset__cva5_sim__DOT__stats_block__DOT__stat_count__v32) {
        vlSelf->cva5_sim__DOT__stats_block__DOT__stat_count[4U] 
            = __Vdlyvval__cva5_sim__DOT__stats_block__DOT__stat_count__v32;
    }
    if (__Vdlyvset__cva5_sim__DOT__stats_block__DOT__stat_count__v33) {
        vlSelf->cva5_sim__DOT__stats_block__DOT__stat_count[5U] 
            = __Vdlyvval__cva5_sim__DOT__stats_block__DOT__stat_count__v33;
    }
    if (__Vdlyvset__cva5_sim__DOT__stats_block__DOT__stat_count__v34) {
        vlSelf->cva5_sim__DOT__stats_block__DOT__stat_count[6U] 
            = __Vdlyvval__cva5_sim__DOT__stats_block__DOT__stat_count__v34;
    }
    if (__Vdlyvset__cva5_sim__DOT__stats_block__DOT__stat_count__v35) {
        vlSelf->cva5_sim__DOT__stats_block__DOT__stat_count[7U] 
            = __Vdlyvval__cva5_sim__DOT__stats_block__DOT__stat_count__v35;
    }
    if (__Vdlyvset__cva5_sim__DOT__stats_block__DOT__stat_count__v36) {
        vlSelf->cva5_sim__DOT__stats_block__DOT__stat_count[8U] 
            = __Vdlyvval__cva5_sim__DOT__stats_block__DOT__stat_count__v36;
    }
    if (__Vdlyvset__cva5_sim__DOT__stats_block__DOT__stat_count__v37) {
        vlSelf->cva5_sim__DOT__stats_block__DOT__stat_count[9U] 
            = __Vdlyvval__cva5_sim__DOT__stats_block__DOT__stat_count__v37;
    }
    if (__Vdlyvset__cva5_sim__DOT__stats_block__DOT__stat_count__v38) {
        vlSelf->cva5_sim__DOT__stats_block__DOT__stat_count[0xaU] 
            = __Vdlyvval__cva5_sim__DOT__stats_block__DOT__stat_count__v38;
    }
    if (__Vdlyvset__cva5_sim__DOT__stats_block__DOT__stat_count__v39) {
        vlSelf->cva5_sim__DOT__stats_block__DOT__stat_count[0xbU] 
            = __Vdlyvval__cva5_sim__DOT__stats_block__DOT__stat_count__v39;
    }
    if (__Vdlyvset__cva5_sim__DOT__stats_block__DOT__stat_count__v40) {
        vlSelf->cva5_sim__DOT__stats_block__DOT__stat_count[0xcU] 
            = __Vdlyvval__cva5_sim__DOT__stats_block__DOT__stat_count__v40;
    }
    if (__Vdlyvset__cva5_sim__DOT__stats_block__DOT__stat_count__v41) {
        vlSelf->cva5_sim__DOT__stats_block__DOT__stat_count[0xdU] 
            = __Vdlyvval__cva5_sim__DOT__stats_block__DOT__stat_count__v41;
    }
    if (__Vdlyvset__cva5_sim__DOT__stats_block__DOT__stat_count__v42) {
        vlSelf->cva5_sim__DOT__stats_block__DOT__stat_count[0xeU] 
            = __Vdlyvval__cva5_sim__DOT__stats_block__DOT__stat_count__v42;
    }
    if (__Vdlyvset__cva5_sim__DOT__stats_block__DOT__stat_count__v43) {
        vlSelf->cva5_sim__DOT__stats_block__DOT__stat_count[0xfU] 
            = __Vdlyvval__cva5_sim__DOT__stats_block__DOT__stat_count__v43;
    }
    if (__Vdlyvset__cva5_sim__DOT__stats_block__DOT__stat_count__v44) {
        vlSelf->cva5_sim__DOT__stats_block__DOT__stat_count[0x10U] 
            = __Vdlyvval__cva5_sim__DOT__stats_block__DOT__stat_count__v44;
    }
    if (__Vdlyvset__cva5_sim__DOT__stats_block__DOT__stat_count__v45) {
        vlSelf->cva5_sim__DOT__stats_block__DOT__stat_count[0x11U] 
            = __Vdlyvval__cva5_sim__DOT__stats_block__DOT__stat_count__v45;
    }
    if (__Vdlyvset__cva5_sim__DOT__stats_block__DOT__stat_count__v46) {
        vlSelf->cva5_sim__DOT__stats_block__DOT__stat_count[0x12U] 
            = __Vdlyvval__cva5_sim__DOT__stats_block__DOT__stat_count__v46;
    }
    if (__Vdlyvset__cva5_sim__DOT__stats_block__DOT__stat_count__v47) {
        vlSelf->cva5_sim__DOT__stats_block__DOT__stat_count[0x13U] 
            = __Vdlyvval__cva5_sim__DOT__stats_block__DOT__stat_count__v47;
    }
    if (__Vdlyvset__cva5_sim__DOT__stats_block__DOT__stat_count__v48) {
        vlSelf->cva5_sim__DOT__stats_block__DOT__stat_count[0x14U] 
            = __Vdlyvval__cva5_sim__DOT__stats_block__DOT__stat_count__v48;
    }
    if (__Vdlyvset__cva5_sim__DOT__stats_block__DOT__stat_count__v49) {
        vlSelf->cva5_sim__DOT__stats_block__DOT__stat_count[0x15U] 
            = __Vdlyvval__cva5_sim__DOT__stats_block__DOT__stat_count__v49;
    }
    if (__Vdlyvset__cva5_sim__DOT__stats_block__DOT__stat_count__v50) {
        vlSelf->cva5_sim__DOT__stats_block__DOT__stat_count[0x16U] 
            = __Vdlyvval__cva5_sim__DOT__stats_block__DOT__stat_count__v50;
    }
    if (__Vdlyvset__cva5_sim__DOT__stats_block__DOT__stat_count__v51) {
        vlSelf->cva5_sim__DOT__stats_block__DOT__stat_count[0x17U] 
            = __Vdlyvval__cva5_sim__DOT__stats_block__DOT__stat_count__v51;
    }
    if (__Vdlyvset__cva5_sim__DOT__stats_block__DOT__stat_count__v52) {
        vlSelf->cva5_sim__DOT__stats_block__DOT__stat_count[0x18U] 
            = __Vdlyvval__cva5_sim__DOT__stats_block__DOT__stat_count__v52;
    }
    if (__Vdlyvset__cva5_sim__DOT__stats_block__DOT__stat_count__v53) {
        vlSelf->cva5_sim__DOT__stats_block__DOT__stat_count[0x19U] 
            = __Vdlyvval__cva5_sim__DOT__stats_block__DOT__stat_count__v53;
    }
    if (__Vdlyvset__cva5_sim__DOT__stats_block__DOT__stat_count__v54) {
        vlSelf->cva5_sim__DOT__stats_block__DOT__stat_count[0x1aU] 
            = __Vdlyvval__cva5_sim__DOT__stats_block__DOT__stat_count__v54;
    }
    if (__Vdlyvset__cva5_sim__DOT__stats_block__DOT__stat_count__v55) {
        vlSelf->cva5_sim__DOT__stats_block__DOT__stat_count[0x1bU] 
            = __Vdlyvval__cva5_sim__DOT__stats_block__DOT__stat_count__v55;
    }
    if (__Vdlyvset__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__request_order_fifo__DOT__gen_width_two__DOT__shift_reg__v0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__request_order_fifo__DOT__gen_width_two__DOT__shift_reg[0U] 
            = __Vdlyvval__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__request_order_fifo__DOT__gen_width_two__DOT__shift_reg__v0;
        vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__request_order_fifo__DOT__gen_width_two__DOT__shift_reg[1U] 
            = __Vdlyvval__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__request_order_fifo__DOT__gen_width_two__DOT__shift_reg__v1;
    }
    vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq.full 
        = (1U & ((~ (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT____Vcellinp__lsq_addr_hash__rst)) 
                 & (((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__valid_next) 
                     >> (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__sq_index_next)) 
                    | (0U != (0xfU & ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__load_check_count_next) 
                                      >> (0xfU & ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__sq_index_next) 
                                                  << 2U))))))));
    vlSelf->cva5_sim__DOT__arb__DOT__request_fifo_block__DOT__gen_width_3_plus__DOT__read_index 
        = __Vdly__cva5_sim__DOT__arb__DOT__request_fifo_block__DOT__gen_width_3_plus__DOT__read_index;
    if (__Vdlyvset__cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__issue_uses_rs__v0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__issue_uses_rs[0U] 
            = __Vdlyvval__cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__issue_uses_rs__v0;
        vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__issue_uses_rs[1U] 
            = __Vdlyvval__cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__issue_uses_rs__v1;
    }
    vlSelf->cva5_sim__DOT__arb__DOT__request_fifo_block__DOT__gen_width_3_plus__DOT__write_index 
        = __Vdly__cva5_sim__DOT__arb__DOT__request_fifo_block__DOT__gen_width_3_plus__DOT__write_index;
    if (__Vdlyvset__cva5_sim__DOT__arb__DOT__request_fifo_block__DOT__gen_width_3_plus__DOT__write_port__DOT__ram__v0) {
        vlSelf->cva5_sim__DOT__arb__DOT__request_fifo_block__DOT__gen_width_3_plus__DOT__write_port__DOT__ram[__Vdlyvdim0__cva5_sim__DOT__arb__DOT__request_fifo_block__DOT__gen_width_3_plus__DOT__write_port__DOT__ram__v0] 
            = __Vdlyvval__cva5_sim__DOT__arb__DOT__request_fifo_block__DOT__gen_width_3_plus__DOT__write_port__DOT__ram__v0;
    }
    if (__Vdlyvset__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__attributes_fifo__DOT__gen_width_two__DOT__shift_reg__v0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__attributes_fifo__DOT__gen_width_two__DOT__shift_reg[0U] 
            = __Vdlyvval__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__attributes_fifo__DOT__gen_width_two__DOT__shift_reg__v0;
        vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__attributes_fifo__DOT__gen_width_two__DOT__shift_reg[1U] 
            = __Vdlyvval__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__attributes_fifo__DOT__gen_width_two__DOT__shift_reg__v1;
    }
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz[0U] 
        = __Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz__v0;
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz[1U] 
        = __Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz__v1;
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz[2U] 
        = __Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz__v2;
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz[3U] 
        = __Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz__v3;
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz[4U] 
        = __Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz__v4;
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz[5U] 
        = __Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz__v5;
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz[6U] 
        = __Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz__v6;
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz[7U] 
        = __Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz__v7;
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz[8U] 
        = __Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz__v8;
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz[9U] 
        = __Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz__v9;
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz[0xaU] 
        = __Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz__v10;
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz[0xbU] 
        = __Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz__v11;
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz[0xcU] 
        = __Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz__v12;
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz[0xdU] 
        = __Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz__v13;
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz[0xeU] 
        = __Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz__v14;
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz[0xfU] 
        = __Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz__v15;
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz[0x10U] 
        = __Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz__v16;
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz[0x11U] 
        = __Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz__v17;
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz[0x12U] 
        = __Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz__v18;
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz[0x13U] 
        = __Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz__v19;
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz[0x14U] 
        = __Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz__v20;
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz[0x15U] 
        = __Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz__v21;
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz[0x16U] 
        = __Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz__v22;
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz[0x17U] 
        = __Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz__v23;
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz[0x18U] 
        = __Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz__v24;
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz[0x19U] 
        = __Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz__v25;
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz[0x1aU] 
        = __Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz__v26;
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz[0x1bU] 
        = __Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz__v27;
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz[0x1cU] 
        = __Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz__v28;
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz[0x1dU] 
        = __Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz__v29;
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz[0x1eU] 
        = __Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz__v30;
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz[0x1fU] 
        = __Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__vec_haz__v31;
    if (__Vdlyvset__cva5_sim__DOT__x_rvv_proc_main__DOT__w_buf_l__DOT__FIFO__v0) {
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__w_buf_l__DOT__FIFO[__Vdlyvdim0__cva5_sim__DOT__x_rvv_proc_main__DOT__w_buf_l__DOT__FIFO__v0][0U] 
            = __Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__w_buf_l__DOT__FIFO__v0[0U];
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__w_buf_l__DOT__FIFO[__Vdlyvdim0__cva5_sim__DOT__x_rvv_proc_main__DOT__w_buf_l__DOT__FIFO__v0][1U] 
            = __Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__w_buf_l__DOT__FIFO__v0[1U];
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__w_buf_l__DOT__FIFO[__Vdlyvdim0__cva5_sim__DOT__x_rvv_proc_main__DOT__w_buf_l__DOT__FIFO__v0][2U] 
            = __Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__w_buf_l__DOT__FIFO__v0[2U];
    }
    if (__Vdlyvset__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__sq_entry__v0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__sq_entry[__Vdlyvdim0__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__sq_entry__v0][0U] 
            = __Vdlyvval__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__sq_entry__v0[0U];
        vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__sq_entry[__Vdlyvdim0__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__sq_entry__v0][1U] 
            = __Vdlyvval__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__sq_entry__v0[1U];
        vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__sq_entry[__Vdlyvdim0__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__sq_entry__v0][2U] 
            = __Vdlyvval__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__sq_entry__v0[2U];
    }
    vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__load_queue_fifo__DOT__gen_width_3_plus__DOT__read_index 
        = __Vdly__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__load_queue_fifo__DOT__gen_width_3_plus__DOT__read_index;
    vlSelf->cva5_sim__DOT__cpu__DOT__id_block__DOT__id_waiting_for_writeback_toggle_mem_set__DOT__write_port_gen__BRA__2__KET____DOT__mem__DOT__write_port__DOT__xilinx_gen__DOT__ram[__Vdlyvdim0__cva5_sim__DOT__cpu__DOT__id_block__DOT__id_waiting_for_writeback_toggle_mem_set__DOT__write_port_gen__BRA__2__KET____DOT__mem__DOT__write_port__DOT__xilinx_gen__DOT__ram__v0] 
        = __Vdlyvval__cva5_sim__DOT__cpu__DOT__id_block__DOT__id_waiting_for_writeback_toggle_mem_set__DOT__write_port_gen__BRA__2__KET____DOT__mem__DOT__write_port__DOT__xilinx_gen__DOT__ram__v0;
    vlSelf->cva5_sim__DOT__cpu__DOT__id_block__DOT__id_waiting_for_writeback_toggle_mem_set__DOT__write_port_gen__BRA__1__KET____DOT__mem__DOT__write_port__DOT__xilinx_gen__DOT__ram[__Vdlyvdim0__cva5_sim__DOT__cpu__DOT__id_block__DOT__id_waiting_for_writeback_toggle_mem_set__DOT__write_port_gen__BRA__1__KET____DOT__mem__DOT__write_port__DOT__xilinx_gen__DOT__ram__v0] 
        = __Vdlyvval__cva5_sim__DOT__cpu__DOT__id_block__DOT__id_waiting_for_writeback_toggle_mem_set__DOT__write_port_gen__BRA__1__KET____DOT__mem__DOT__write_port__DOT__xilinx_gen__DOT__ram__v0;
    vlSelf->cva5_sim__DOT__cpu__DOT__id_block__DOT__id_waiting_for_writeback_toggle_mem_set__DOT__write_port_gen__BRA__0__KET____DOT__mem__DOT__write_port__DOT__xilinx_gen__DOT__ram[__Vdlyvdim0__cva5_sim__DOT__cpu__DOT__id_block__DOT__id_waiting_for_writeback_toggle_mem_set__DOT__write_port_gen__BRA__0__KET____DOT__mem__DOT__write_port__DOT__xilinx_gen__DOT__ram__v0] 
        = __Vdlyvval__cva5_sim__DOT__cpu__DOT__id_block__DOT__id_waiting_for_writeback_toggle_mem_set__DOT__write_port_gen__BRA__0__KET____DOT__mem__DOT__write_port__DOT__xilinx_gen__DOT__ram__v0;
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__s_ext_imm_d 
        = __Vdly__cva5_sim__DOT__x_rvv_proc_main__DOT__s_ext_imm_d;
    vlSelf->cva5_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__3__KET____DOT__mem__DOT__write_port__DOT__xilinx_gen__DOT__ram[__Vdlyvdim0__cva5_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__3__KET____DOT__mem__DOT__write_port__DOT__xilinx_gen__DOT__ram__v0] 
        = __Vdlyvval__cva5_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__3__KET____DOT__mem__DOT__write_port__DOT__xilinx_gen__DOT__ram__v0;
    vlSelf->cva5_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__2__KET____DOT__mem__DOT__write_port__DOT__xilinx_gen__DOT__ram[__Vdlyvdim0__cva5_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__2__KET____DOT__mem__DOT__write_port__DOT__xilinx_gen__DOT__ram__v0] 
        = __Vdlyvval__cva5_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__2__KET____DOT__mem__DOT__write_port__DOT__xilinx_gen__DOT__ram__v0;
    vlSelf->cva5_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__1__KET____DOT__mem__DOT__write_port__DOT__xilinx_gen__DOT__ram[__Vdlyvdim0__cva5_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__1__KET____DOT__mem__DOT__write_port__DOT__xilinx_gen__DOT__ram__v0] 
        = __Vdlyvval__cva5_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__1__KET____DOT__mem__DOT__write_port__DOT__xilinx_gen__DOT__ram__v0;
    vlSelf->cva5_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__0__KET____DOT__mem__DOT__write_port__DOT__xilinx_gen__DOT__ram[__Vdlyvdim0__cva5_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__0__KET____DOT__mem__DOT__write_port__DOT__xilinx_gen__DOT__ram__v0] 
        = __Vdlyvval__cva5_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT__write_port_gen__BRA__0__KET____DOT__mem__DOT__write_port__DOT__xilinx_gen__DOT__ram__v0;
    vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__gen_div__DOT__div_unit_block__DOT__div_core.quotient 
        = TOP__cva5_sim__DOT__cpu__DOT__gen_div__DOT__div_unit_block__DOT__div_core__DOT____Vdly__quotient;
    if (__Vdlyvset__cva5_sim__DOT__cpu__DOT__gen_mul__DOT__mul_unit_block__DOT__mulh__v0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__gen_mul__DOT__mul_unit_block__DOT__mulh[0U] 
            = __Vdlyvval__cva5_sim__DOT__cpu__DOT__gen_mul__DOT__mul_unit_block__DOT__mulh__v0;
    }
    if (__Vdlyvset__cva5_sim__DOT__cpu__DOT__gen_mul__DOT__mul_unit_block__DOT__mulh__v1) {
        vlSelf->cva5_sim__DOT__cpu__DOT__gen_mul__DOT__mul_unit_block__DOT__mulh[1U] 
            = __Vdlyvval__cva5_sim__DOT__cpu__DOT__gen_mul__DOT__mul_unit_block__DOT__mulh__v1;
    }
    vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__released 
        = __Vdly__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__released;
    if (__Vdlyvset__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__store_data_from_wb__v0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__store_data_from_wb[0U] 
            = __Vdlyvval__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__store_data_from_wb__v0;
    }
    if (__Vdlyvset__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__store_data_from_wb__v1) {
        vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__store_data_from_wb[1U] 
            = __Vdlyvval__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__store_data_from_wb__v1;
    }
    if (__Vdlyvset__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__store_data_from_wb__v2) {
        vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__store_data_from_wb[2U] 
            = __Vdlyvval__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__store_data_from_wb__v2;
    }
    if (__Vdlyvset__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__store_data_from_wb__v3) {
        vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__store_data_from_wb[3U] 
            = __Vdlyvval__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__store_data_from_wb__v3;
    }
    if (__Vdlyvset__cva5_sim__DOT__cpu__DOT__gen_mul__DOT__mul_unit_block__DOT__valid__v0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__gen_mul__DOT__mul_unit_block__DOT__valid[0U] = 0U;
        vlSelf->cva5_sim__DOT__cpu__DOT__gen_mul__DOT__mul_unit_block__DOT__valid[1U] = 0U;
    }
    if (__Vdlyvset__cva5_sim__DOT__cpu__DOT__gen_mul__DOT__mul_unit_block__DOT__valid__v2) {
        vlSelf->cva5_sim__DOT__cpu__DOT__gen_mul__DOT__mul_unit_block__DOT__valid[0U] 
            = __Vdlyvval__cva5_sim__DOT__cpu__DOT__gen_mul__DOT__mul_unit_block__DOT__valid__v2;
        vlSelf->cva5_sim__DOT__cpu__DOT__gen_mul__DOT__mul_unit_block__DOT__valid[1U] 
            = __Vdlyvval__cva5_sim__DOT__cpu__DOT__gen_mul__DOT__mul_unit_block__DOT__valid__v3;
    }
    vlSelf->cva5_sim__DOT__id_list_fifo__DOT__gen_width_3_plus__DOT__read_index 
        = __Vdly__cva5_sim__DOT__id_list_fifo__DOT__gen_width_3_plus__DOT__read_index;
    if (__Vdlyvset__cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__issue_phys_rs_addr__v0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__issue_phys_rs_addr[0U] 
            = __Vdlyvval__cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__issue_phys_rs_addr__v0;
        vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__issue_phys_rs_addr[1U] 
            = __Vdlyvval__cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__issue_phys_rs_addr__v1;
    }
    if (__Vdlyvset__cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__issue_rs_addr__v0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__issue_rs_addr[0U] 
            = __Vdlyvval__cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__issue_rs_addr__v0;
        vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__issue_rs_addr[1U] 
            = __Vdlyvval__cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__issue_rs_addr__v1;
    }
    if (__Vdlyvset__cva5_sim__DOT__cpu__DOT__renamer_block__DOT__spec_table_ram__DOT__xilinx_gen__DOT__ram__v0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__spec_table_ram__DOT__xilinx_gen__DOT__ram[__Vdlyvdim0__cva5_sim__DOT__cpu__DOT__renamer_block__DOT__spec_table_ram__DOT__xilinx_gen__DOT__ram__v0] 
            = __Vdlyvval__cva5_sim__DOT__cpu__DOT__renamer_block__DOT__spec_table_ram__DOT__xilinx_gen__DOT__ram__v0;
    }
    vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__flush_count 
        = __Vdly__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__flush_count;
    vlSelf->cva5_sim__DOT__cpu__DOT____Vcellout__id_block__retire_port_valid[0U] 
        = __Vdlyvval__cva5_sim__DOT__cpu__DOT____Vcellout__id_block__retire_port_valid__v0;
    vlSelf->cva5_sim__DOT__cpu__DOT____Vcellout__id_block__retire_port_valid[1U] 
        = __Vdlyvval__cva5_sim__DOT__cpu__DOT____Vcellout__id_block__retire_port_valid__v1;
    if (__Vdlyvset__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__cache_input_fifo__DOT__gen_width_two__DOT__shift_reg__v0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__cache_input_fifo__DOT__gen_width_two__DOT__shift_reg[0U] 
            = __Vdlyvval__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__cache_input_fifo__DOT__gen_width_two__DOT__shift_reg__v0;
        vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__cache_input_fifo__DOT__gen_width_two__DOT__shift_reg[1U] 
            = __Vdlyvval__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__cache_input_fifo__DOT__gen_width_two__DOT__shift_reg__v1;
    }
    if (__Vdlyvset__cva5_sim__DOT__cpu__DOT__ras_block__DOT__lut_ram__v0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__ras_block__DOT__lut_ram[__Vdlyvdim0__cva5_sim__DOT__cpu__DOT__ras_block__DOT__lut_ram__v0] 
            = __Vdlyvval__cva5_sim__DOT__cpu__DOT__ras_block__DOT__lut_ram__v0;
    }
    if (__Vdlyvset__cva5_sim__DOT__cpu__DOT__register_file_block__DOT__register_file_gen__BRA__1__KET____DOT__reg_group__DOT__register_file_bank__v0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__register_file_block__DOT__register_file_gen__BRA__1__KET____DOT__reg_group__DOT__register_file_bank[__Vdlyvdim0__cva5_sim__DOT__cpu__DOT__register_file_block__DOT__register_file_gen__BRA__1__KET____DOT__reg_group__DOT__register_file_bank__v0] 
            = __Vdlyvval__cva5_sim__DOT__cpu__DOT__register_file_block__DOT__register_file_gen__BRA__1__KET____DOT__reg_group__DOT__register_file_bank__v0;
    }
    if (__Vdlyvset__cva5_sim__DOT__cpu__DOT__register_file_block__DOT__register_file_gen__BRA__0__KET____DOT__reg_group__DOT__register_file_bank__v0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__register_file_block__DOT__register_file_gen__BRA__0__KET____DOT__reg_group__DOT__register_file_bank[__Vdlyvdim0__cva5_sim__DOT__cpu__DOT__register_file_block__DOT__register_file_gen__BRA__0__KET____DOT__reg_group__DOT__register_file_bank__v0] 
            = __Vdlyvval__cva5_sim__DOT__cpu__DOT__register_file_block__DOT__register_file_gen__BRA__0__KET____DOT__reg_group__DOT__register_file_bank__v0;
    }
    if (__Vdlyvset__cva5_sim__DOT__cpu__DOT__id_block__DOT__uses_rd_table__v0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__id_block__DOT__uses_rd_table[__Vdlyvdim0__cva5_sim__DOT__cpu__DOT__id_block__DOT__uses_rd_table__v0] 
            = __Vdlyvval__cva5_sim__DOT__cpu__DOT__id_block__DOT__uses_rd_table__v0;
    }
    vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__free_list_fifo__DOT__write_index 
        = __Vdly__cva5_sim__DOT__cpu__DOT__renamer_block__DOT__free_list_fifo__DOT__write_index;
    if (__Vdlyvset__cva5_sim__DOT__cpu__DOT__renamer_block__DOT__free_list_fifo__DOT__lut_ram__v0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__free_list_fifo__DOT__lut_ram[__Vdlyvdim0__cva5_sim__DOT__cpu__DOT__renamer_block__DOT__free_list_fifo__DOT__lut_ram__v0] 
            = __Vdlyvval__cva5_sim__DOT__cpu__DOT__renamer_block__DOT__free_list_fifo__DOT__lut_ram__v0;
    }
    vlSelf->cva5_sim__DOT__stats_block__DOT__instructions_retired 
        = __Vdly__cva5_sim__DOT__stats_block__DOT__instructions_retired;
    vlSelf->cva5_sim__DOT__stats_block__DOT__en = __Vdly__cva5_sim__DOT__stats_block__DOT__en;
    vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__inuse_list_fifo__DOT__gen_width_3_plus__DOT__read_index 
        = __Vdly__cva5_sim__DOT__cpu__DOT__renamer_block__DOT__inuse_list_fifo__DOT__gen_width_3_plus__DOT__read_index;
    if (__Vdlyvset__cva5_sim__DOT__cpu__DOT__id_block__DOT__exception_unit_table__v0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__id_block__DOT__exception_unit_table[__Vdlyvdim0__cva5_sim__DOT__cpu__DOT__id_block__DOT__exception_unit_table__v0] 
            = __Vdlyvval__cva5_sim__DOT__cpu__DOT__id_block__DOT__exception_unit_table__v0;
    }
    vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__exception__BRA__1__KET__.valid 
        = TOP__cva5_sim__DOT__cpu__DOT__exception__BRA__1__KET____DOT____Vdly__valid;
    vlSelf->cva5_sim__DOT__cpu__DOT__fetch_id = __Vdly__cva5_sim__DOT__cpu__DOT__fetch_id;
    if (__Vdlyvset__cva5_sim__DOT__cpu__DOT__id_block__DOT__instruction_table__v0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__id_block__DOT__instruction_table[__Vdlyvdim0__cva5_sim__DOT__cpu__DOT__id_block__DOT__instruction_table__v0] 
            = __Vdlyvval__cva5_sim__DOT__cpu__DOT__id_block__DOT__instruction_table__v0;
    }
    vlSelf->cva5_sim__DOT__cpu__DOT__pc_id = __Vdly__cva5_sim__DOT__cpu__DOT__pc_id;
    if (__Vdlyvset__cva5_sim__DOT__cpu__DOT__id_block__DOT__pc_table__v0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__id_block__DOT__pc_table[__Vdlyvdim0__cva5_sim__DOT__cpu__DOT__id_block__DOT__pc_table__v0] 
            = __Vdlyvval__cva5_sim__DOT__cpu__DOT__id_block__DOT__pc_table__v0;
    }
    vlSelf->cva5_sim__DOT__cpu__DOT__id_block__DOT__oldest_pre_issue_id 
        = __Vdly__cva5_sim__DOT__cpu__DOT__id_block__DOT__oldest_pre_issue_id;
    if (__Vdlyvset__cva5_sim__DOT__cpu__DOT____Vcellout__id_block__retire_ids__v0) {
        vlSelf->cva5_sim__DOT__cpu__DOT____Vcellout__id_block__retire_ids[0U] 
            = __Vdlyvval__cva5_sim__DOT__cpu__DOT____Vcellout__id_block__retire_ids__v0;
    }
    if (__Vdlyvset__cva5_sim__DOT__cpu__DOT____Vcellout__id_block__retire_ids__v1) {
        vlSelf->cva5_sim__DOT__cpu__DOT____Vcellout__id_block__retire_ids[1U] 
            = __Vdlyvval__cva5_sim__DOT__cpu__DOT____Vcellout__id_block__retire_ids__v1;
    }
    if (__Vdlyvset__cva5_sim__DOT__cpu__DOT__register_file_block__DOT__rs_data_set_r__v0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__register_file_block__DOT__rs_data_set_r[0U][0U] 
            = __Vdlyvval__cva5_sim__DOT__cpu__DOT__register_file_block__DOT__rs_data_set_r__v0;
        vlSelf->cva5_sim__DOT__cpu__DOT__register_file_block__DOT__rs_data_set_r[0U][1U] 
            = __Vdlyvval__cva5_sim__DOT__cpu__DOT__register_file_block__DOT__rs_data_set_r__v1;
        vlSelf->cva5_sim__DOT__cpu__DOT__register_file_block__DOT__rs_data_set_r[1U][0U] 
            = __Vdlyvval__cva5_sim__DOT__cpu__DOT__register_file_block__DOT__rs_data_set_r__v2;
        vlSelf->cva5_sim__DOT__cpu__DOT__register_file_block__DOT__rs_data_set_r[1U][1U] 
            = __Vdlyvval__cva5_sim__DOT__cpu__DOT__register_file_block__DOT__rs_data_set_r__v3;
    }
    if (__Vdlyvset__cva5_sim__DOT__cpu__DOT__register_file_block__DOT__decode_inuse_r__v0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__register_file_block__DOT__decode_inuse_r[0U] 
            = __Vdlyvval__cva5_sim__DOT__cpu__DOT__register_file_block__DOT__decode_inuse_r__v0;
        vlSelf->cva5_sim__DOT__cpu__DOT__register_file_block__DOT__decode_inuse_r[1U] 
            = __Vdlyvval__cva5_sim__DOT__cpu__DOT__register_file_block__DOT__decode_inuse_r__v1;
    }
    if (__Vdlyvset__cva5_sim__DOT__cpu__DOT__register_file_block__DOT__bypass__v0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__register_file_block__DOT__bypass[0U] 
            = __Vdlyvval__cva5_sim__DOT__cpu__DOT__register_file_block__DOT__bypass__v0;
        vlSelf->cva5_sim__DOT__cpu__DOT__register_file_block__DOT__bypass[1U] 
            = __Vdlyvval__cva5_sim__DOT__cpu__DOT__register_file_block__DOT__bypass__v1;
    }
    if (__Vdlyvset__cva5_sim__DOT__cpu__DOT__register_file_block__DOT__bypass__v2) {
        vlSelf->cva5_sim__DOT__cpu__DOT__register_file_block__DOT__bypass[0U] 
            = __Vdlyvval__cva5_sim__DOT__cpu__DOT__register_file_block__DOT__bypass__v2;
        vlSelf->cva5_sim__DOT__cpu__DOT__register_file_block__DOT__bypass[1U] 
            = __Vdlyvval__cva5_sim__DOT__cpu__DOT__register_file_block__DOT__bypass__v3;
    }
    if (__Vdlyvset__cva5_sim__DOT__cpu__DOT__register_file_block__DOT__commit_r__v0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__register_file_block__DOT__commit_r[0U][0U] 
            = __Vdlyvval__cva5_sim__DOT__cpu__DOT__register_file_block__DOT__commit_r__v0;
        vlSelf->cva5_sim__DOT__cpu__DOT__register_file_block__DOT__commit_r[0U][1U] 
            = __Vdlyvval__cva5_sim__DOT__cpu__DOT__register_file_block__DOT__commit_r__v1;
    }
    if (__Vdlyvset__cva5_sim__DOT__cpu__DOT__register_file_block__DOT__commit_r__v2) {
        vlSelf->cva5_sim__DOT__cpu__DOT__register_file_block__DOT__commit_r[1U][0U] 
            = __Vdlyvval__cva5_sim__DOT__cpu__DOT__register_file_block__DOT__commit_r__v2;
        vlSelf->cva5_sim__DOT__cpu__DOT__register_file_block__DOT__commit_r[1U][1U] 
            = __Vdlyvval__cva5_sim__DOT__cpu__DOT__register_file_block__DOT__commit_r__v3;
    }
    if (__Vdlyvset__cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__rd_to_id_table__v0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__rd_to_id_table[__Vdlyvdim0__cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__rd_to_id_table__v0] 
            = __Vdlyvval__cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__rd_to_id_table__v0;
    }
    if (__Vdlyvset__cva5_sim__DOT__cpu__DOT__gen_mul__DOT__mul_unit_block__DOT__id__v0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__gen_mul__DOT__mul_unit_block__DOT__id[0U] 
            = __Vdlyvval__cva5_sim__DOT__cpu__DOT__gen_mul__DOT__mul_unit_block__DOT__id__v0;
    }
    if (__Vdlyvset__cva5_sim__DOT__cpu__DOT__gen_mul__DOT__mul_unit_block__DOT__id__v1) {
        vlSelf->cva5_sim__DOT__cpu__DOT__gen_mul__DOT__mul_unit_block__DOT__id[1U] 
            = __Vdlyvval__cva5_sim__DOT__cpu__DOT__gen_mul__DOT__mul_unit_block__DOT__id__v1;
    }
    if (__Vdlyvset__cva5_sim__DOT__cpu__DOT__gen_mul__DOT__mul_unit_block__DOT__phys_addr__v0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__gen_mul__DOT__mul_unit_block__DOT__phys_addr[0U] 
            = __Vdlyvval__cva5_sim__DOT__cpu__DOT__gen_mul__DOT__mul_unit_block__DOT__phys_addr__v0;
    }
    if (__Vdlyvset__cva5_sim__DOT__cpu__DOT__gen_mul__DOT__mul_unit_block__DOT__phys_addr__v1) {
        vlSelf->cva5_sim__DOT__cpu__DOT__gen_mul__DOT__mul_unit_block__DOT__phys_addr[1U] 
            = __Vdlyvval__cva5_sim__DOT__cpu__DOT__gen_mul__DOT__mul_unit_block__DOT__phys_addr__v1;
    }
    if (__Vdlyvset__cva5_sim__DOT__phys_addr_table__v0) {
        vlSelf->cva5_sim__DOT__phys_addr_table[__Vdlyvdim0__cva5_sim__DOT__phys_addr_table__v0] 
            = __Vdlyvval__cva5_sim__DOT__phys_addr_table__v0;
    }
    vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__load_queue_fifo__DOT__gen_width_3_plus__DOT__write_index 
        = __Vdly__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__load_queue_fifo__DOT__gen_width_3_plus__DOT__write_index;
    if (__Vdlyvset__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__load_queue_fifo__DOT__gen_width_3_plus__DOT__write_port__DOT__ram__v0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__load_queue_fifo__DOT__gen_width_3_plus__DOT__write_port__DOT__ram[__Vdlyvdim0__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__load_queue_fifo__DOT__gen_width_3_plus__DOT__write_port__DOT__ram__v0] 
            = __Vdlyvval__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__load_queue_fifo__DOT__gen_width_3_plus__DOT__write_port__DOT__ram__v0;
    }
    vlSelf->cva5_sim__DOT__id_list_fifo__DOT__gen_width_3_plus__DOT__write_index 
        = __Vdly__cva5_sim__DOT__id_list_fifo__DOT__gen_width_3_plus__DOT__write_index;
    if (__Vdlyvset__cva5_sim__DOT__id_list_fifo__DOT__gen_width_3_plus__DOT__write_port__DOT__ram__v0) {
        vlSelf->cva5_sim__DOT__id_list_fifo__DOT__gen_width_3_plus__DOT__write_port__DOT__ram[__Vdlyvdim0__cva5_sim__DOT__id_list_fifo__DOT__gen_width_3_plus__DOT__write_port__DOT__ram__v0] 
            = __Vdlyvval__cva5_sim__DOT__id_list_fifo__DOT__gen_width_3_plus__DOT__write_port__DOT__ram__v0;
    }
    if (__Vdlyvset__cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__issue_rs_wb_group__v0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__issue_rs_wb_group[0U] 
            = __Vdlyvval__cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__issue_rs_wb_group__v0;
        vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__issue_rs_wb_group[1U] 
            = __Vdlyvval__cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__issue_rs_wb_group__v1;
    }
    vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__inuse_list_fifo__DOT__gen_width_3_plus__DOT__write_index 
        = __Vdly__cva5_sim__DOT__cpu__DOT__renamer_block__DOT__inuse_list_fifo__DOT__gen_width_3_plus__DOT__write_index;
    if (__Vdlyvset__cva5_sim__DOT__cpu__DOT__renamer_block__DOT__inuse_list_fifo__DOT__gen_width_3_plus__DOT__write_port__DOT__ram__v0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__inuse_list_fifo__DOT__gen_width_3_plus__DOT__write_port__DOT__ram[__Vdlyvdim0__cva5_sim__DOT__cpu__DOT__renamer_block__DOT__inuse_list_fifo__DOT__gen_width_3_plus__DOT__write_port__DOT__ram__v0] 
            = __Vdlyvval__cva5_sim__DOT__cpu__DOT__renamer_block__DOT__inuse_list_fifo__DOT__gen_width_3_plus__DOT__write_port__DOT__ram__v0;
    }
    if (__Vdlyvset__cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__gen_decode_div_inputs__DOT__prev_div_rs_addr__v0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__gen_decode_div_inputs__DOT__prev_div_rs_addr[0U] 
            = __Vdlyvval__cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__gen_decode_div_inputs__DOT__prev_div_rs_addr__v0;
        vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__gen_decode_div_inputs__DOT__prev_div_rs_addr[1U] 
            = __Vdlyvval__cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__gen_decode_div_inputs__DOT__prev_div_rs_addr__v1;
    }
    vlSelf->cva5_sim__DOT__cpu__DOT____Vcellout__id_block__retire_ids_next[0U] 
        = __Vdlyvval__cva5_sim__DOT__cpu__DOT____Vcellout__id_block__retire_ids_next__v0;
    vlSelf->cva5_sim__DOT__cpu__DOT____Vcellout__id_block__retire_ids_next[1U] 
        = __Vdlyvval__cva5_sim__DOT__cpu__DOT____Vcellout__id_block__retire_ids_next__v1;
    if (__Vdlyvset__cva5_sim__DOT__cpu__DOT__bp_block__DOT__genblk2__DOT__gen_branch_table_banks__BRA__1__KET____DOT__addr_table__DOT__branch_ram__v0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__bp_block__DOT__genblk2__DOT__gen_branch_table_banks__BRA__1__KET____DOT__addr_table__DOT__branch_ram[__Vdlyvdim0__cva5_sim__DOT__cpu__DOT__bp_block__DOT__genblk2__DOT__gen_branch_table_banks__BRA__1__KET____DOT__addr_table__DOT__branch_ram__v0] 
            = __Vdlyvval__cva5_sim__DOT__cpu__DOT__bp_block__DOT__genblk2__DOT__gen_branch_table_banks__BRA__1__KET____DOT__addr_table__DOT__branch_ram__v0;
    }
    if (__Vdlyvset__cva5_sim__DOT__cpu__DOT__bp_block__DOT__genblk2__DOT__gen_branch_table_banks__BRA__0__KET____DOT__addr_table__DOT__branch_ram__v0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__bp_block__DOT__genblk2__DOT__gen_branch_table_banks__BRA__0__KET____DOT__addr_table__DOT__branch_ram[__Vdlyvdim0__cva5_sim__DOT__cpu__DOT__bp_block__DOT__genblk2__DOT__gen_branch_table_banks__BRA__0__KET____DOT__addr_table__DOT__branch_ram__v0] 
            = __Vdlyvval__cva5_sim__DOT__cpu__DOT__bp_block__DOT__genblk2__DOT__gen_branch_table_banks__BRA__0__KET____DOT__addr_table__DOT__branch_ram__v0;
    }
    if (__Vdlyvset__cva5_sim__DOT__cpu__DOT__bp_block__DOT__genblk1__DOT__gen_branch_tag_banks__BRA__1__KET____DOT__tag_bank__DOT__branch_ram__v0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__bp_block__DOT__genblk1__DOT__gen_branch_tag_banks__BRA__1__KET____DOT__tag_bank__DOT__branch_ram[__Vdlyvdim0__cva5_sim__DOT__cpu__DOT__bp_block__DOT__genblk1__DOT__gen_branch_tag_banks__BRA__1__KET____DOT__tag_bank__DOT__branch_ram__v0] 
            = __Vdlyvval__cva5_sim__DOT__cpu__DOT__bp_block__DOT__genblk1__DOT__gen_branch_tag_banks__BRA__1__KET____DOT__tag_bank__DOT__branch_ram__v0;
    }
    if (__Vdlyvset__cva5_sim__DOT__cpu__DOT__bp_block__DOT__genblk1__DOT__gen_branch_tag_banks__BRA__0__KET____DOT__tag_bank__DOT__branch_ram__v0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__bp_block__DOT__genblk1__DOT__gen_branch_tag_banks__BRA__0__KET____DOT__tag_bank__DOT__branch_ram[__Vdlyvdim0__cva5_sim__DOT__cpu__DOT__bp_block__DOT__genblk1__DOT__gen_branch_tag_banks__BRA__0__KET____DOT__tag_bank__DOT__branch_ram__v0] 
            = __Vdlyvval__cva5_sim__DOT__cpu__DOT__bp_block__DOT__genblk1__DOT__gen_branch_tag_banks__BRA__0__KET____DOT__tag_bank__DOT__branch_ram__v0;
    }
    if (__Vdlyvset__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__1__KET____DOT__idata_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__1__KET____DOT__idata_bank__DOT__genblk1__DOT__ram_block__DOT__ram[__Vdlyvdim0__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__1__KET____DOT__idata_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v0] 
            = (((~ ((IData)(0xffU) << (IData)(__Vdlyvlsb__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__1__KET____DOT__idata_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v0))) 
                & vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__1__KET____DOT__idata_bank__DOT__genblk1__DOT__ram_block__DOT__ram
                [__Vdlyvdim0__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__1__KET____DOT__idata_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v0]) 
               | (0xffffffffULL & ((IData)(__Vdlyvval__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__1__KET____DOT__idata_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v0) 
                                   << (IData)(__Vdlyvlsb__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__1__KET____DOT__idata_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v0))));
    }
    if (__Vdlyvset__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__1__KET____DOT__idata_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v1) {
        vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__1__KET____DOT__idata_bank__DOT__genblk1__DOT__ram_block__DOT__ram[__Vdlyvdim0__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__1__KET____DOT__idata_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v1] 
            = (((~ ((IData)(0xffU) << (IData)(__Vdlyvlsb__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__1__KET____DOT__idata_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v1))) 
                & vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__1__KET____DOT__idata_bank__DOT__genblk1__DOT__ram_block__DOT__ram
                [__Vdlyvdim0__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__1__KET____DOT__idata_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v1]) 
               | (0xffffffffULL & ((IData)(__Vdlyvval__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__1__KET____DOT__idata_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v1) 
                                   << (IData)(__Vdlyvlsb__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__1__KET____DOT__idata_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v1))));
    }
    if (__Vdlyvset__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__1__KET____DOT__idata_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v2) {
        vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__1__KET____DOT__idata_bank__DOT__genblk1__DOT__ram_block__DOT__ram[__Vdlyvdim0__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__1__KET____DOT__idata_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v2] 
            = (((~ ((IData)(0xffU) << (IData)(__Vdlyvlsb__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__1__KET____DOT__idata_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v2))) 
                & vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__1__KET____DOT__idata_bank__DOT__genblk1__DOT__ram_block__DOT__ram
                [__Vdlyvdim0__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__1__KET____DOT__idata_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v2]) 
               | (0xffffffffULL & ((IData)(__Vdlyvval__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__1__KET____DOT__idata_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v2) 
                                   << (IData)(__Vdlyvlsb__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__1__KET____DOT__idata_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v2))));
    }
    if (__Vdlyvset__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__1__KET____DOT__idata_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v3) {
        vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__1__KET____DOT__idata_bank__DOT__genblk1__DOT__ram_block__DOT__ram[__Vdlyvdim0__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__1__KET____DOT__idata_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v3] 
            = (((~ ((IData)(0xffU) << (IData)(__Vdlyvlsb__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__1__KET____DOT__idata_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v3))) 
                & vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__1__KET____DOT__idata_bank__DOT__genblk1__DOT__ram_block__DOT__ram
                [__Vdlyvdim0__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__1__KET____DOT__idata_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v3]) 
               | (0xffffffffULL & ((IData)(__Vdlyvval__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__1__KET____DOT__idata_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v3) 
                                   << (IData)(__Vdlyvlsb__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__1__KET____DOT__idata_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v3))));
    }
    if (__Vdlyvset__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__0__KET____DOT__idata_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__0__KET____DOT__idata_bank__DOT__genblk1__DOT__ram_block__DOT__ram[__Vdlyvdim0__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__0__KET____DOT__idata_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v0] 
            = (((~ ((IData)(0xffU) << (IData)(__Vdlyvlsb__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__0__KET____DOT__idata_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v0))) 
                & vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__0__KET____DOT__idata_bank__DOT__genblk1__DOT__ram_block__DOT__ram
                [__Vdlyvdim0__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__0__KET____DOT__idata_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v0]) 
               | (0xffffffffULL & ((IData)(__Vdlyvval__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__0__KET____DOT__idata_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v0) 
                                   << (IData)(__Vdlyvlsb__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__0__KET____DOT__idata_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v0))));
    }
    if (__Vdlyvset__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__0__KET____DOT__idata_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v1) {
        vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__0__KET____DOT__idata_bank__DOT__genblk1__DOT__ram_block__DOT__ram[__Vdlyvdim0__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__0__KET____DOT__idata_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v1] 
            = (((~ ((IData)(0xffU) << (IData)(__Vdlyvlsb__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__0__KET____DOT__idata_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v1))) 
                & vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__0__KET____DOT__idata_bank__DOT__genblk1__DOT__ram_block__DOT__ram
                [__Vdlyvdim0__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__0__KET____DOT__idata_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v1]) 
               | (0xffffffffULL & ((IData)(__Vdlyvval__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__0__KET____DOT__idata_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v1) 
                                   << (IData)(__Vdlyvlsb__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__0__KET____DOT__idata_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v1))));
    }
    if (__Vdlyvset__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__0__KET____DOT__idata_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v2) {
        vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__0__KET____DOT__idata_bank__DOT__genblk1__DOT__ram_block__DOT__ram[__Vdlyvdim0__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__0__KET____DOT__idata_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v2] 
            = (((~ ((IData)(0xffU) << (IData)(__Vdlyvlsb__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__0__KET____DOT__idata_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v2))) 
                & vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__0__KET____DOT__idata_bank__DOT__genblk1__DOT__ram_block__DOT__ram
                [__Vdlyvdim0__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__0__KET____DOT__idata_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v2]) 
               | (0xffffffffULL & ((IData)(__Vdlyvval__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__0__KET____DOT__idata_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v2) 
                                   << (IData)(__Vdlyvlsb__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__0__KET____DOT__idata_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v2))));
    }
    if (__Vdlyvset__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__0__KET____DOT__idata_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v3) {
        vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__0__KET____DOT__idata_bank__DOT__genblk1__DOT__ram_block__DOT__ram[__Vdlyvdim0__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__0__KET____DOT__idata_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v3] 
            = (((~ ((IData)(0xffU) << (IData)(__Vdlyvlsb__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__0__KET____DOT__idata_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v3))) 
                & vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__0__KET____DOT__idata_bank__DOT__genblk1__DOT__ram_block__DOT__ram
                [__Vdlyvdim0__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__0__KET____DOT__idata_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v3]) 
               | (0xffffffffULL & ((IData)(__Vdlyvval__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__0__KET____DOT__idata_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v3) 
                                   << (IData)(__Vdlyvlsb__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__idata_bank_gen__BRA__0__KET____DOT__idata_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v3))));
    }
    if (__Vdlyvset__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__icache_tag_banks__DOT__tag_bank_gen__BRA__1__KET____DOT__itag_bank__DOT__tag_entry__v0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__icache_tag_banks__DOT__tag_bank_gen__BRA__1__KET____DOT__itag_bank__DOT__tag_entry[__Vdlyvdim0__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__icache_tag_banks__DOT__tag_bank_gen__BRA__1__KET____DOT__itag_bank__DOT__tag_entry__v0] 
            = __Vdlyvval__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__icache_tag_banks__DOT__tag_bank_gen__BRA__1__KET____DOT__itag_bank__DOT__tag_entry__v0;
    }
    if (__Vdlyvset__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__icache_tag_banks__DOT__tag_bank_gen__BRA__0__KET____DOT__itag_bank__DOT__tag_entry__v0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__icache_tag_banks__DOT__tag_bank_gen__BRA__0__KET____DOT__itag_bank__DOT__tag_entry[__Vdlyvdim0__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__icache_tag_banks__DOT__tag_bank_gen__BRA__0__KET____DOT__itag_bank__DOT__tag_entry__v0] 
            = __Vdlyvval__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__icache_tag_banks__DOT__tag_bank_gen__BRA__0__KET____DOT__itag_bank__DOT__tag_entry__v0;
    }
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__data_in_1_f 
        = __Vdly__cva5_sim__DOT__x_rvv_proc_main__DOT__data_in_1_f;
    if (__Vdlyvset__cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__mask_data__v0) {
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__mask_data[__Vdlyvdim0__cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__mask_data__v0] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__mask_data__v0))) 
                & vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__mask_data
                [__Vdlyvdim0__cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__mask_data__v0]) 
               | ((QData)((IData)(__Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__mask_data__v0)) 
                  << (IData)(__Vdlyvlsb__cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__mask_data__v0)));
    }
    if (__Vdlyvset__cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__mask_data__v1) {
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__mask_data[__Vdlyvdim0__cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__mask_data__v1] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__mask_data__v1))) 
                & vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__mask_data
                [__Vdlyvdim0__cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__mask_data__v1]) 
               | ((QData)((IData)(__Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__mask_data__v1)) 
                  << (IData)(__Vdlyvlsb__cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__mask_data__v1)));
    }
    if (__Vdlyvset__cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__mask_data__v2) {
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__mask_data[__Vdlyvdim0__cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__mask_data__v2] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__mask_data__v2))) 
                & vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__mask_data
                [__Vdlyvdim0__cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__mask_data__v2]) 
               | ((QData)((IData)(__Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__mask_data__v2)) 
                  << (IData)(__Vdlyvlsb__cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__mask_data__v2)));
    }
    if (__Vdlyvset__cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__mask_data__v3) {
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__mask_data[__Vdlyvdim0__cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__mask_data__v3] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__mask_data__v3))) 
                & vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__mask_data
                [__Vdlyvdim0__cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__mask_data__v3]) 
               | ((QData)((IData)(__Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__mask_data__v3)) 
                  << (IData)(__Vdlyvlsb__cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__mask_data__v3)));
    }
    if (__Vdlyvset__cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__mask_data__v4) {
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__mask_data[__Vdlyvdim0__cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__mask_data__v4] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__mask_data__v4))) 
                & vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__mask_data
                [__Vdlyvdim0__cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__mask_data__v4]) 
               | ((QData)((IData)(__Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__mask_data__v4)) 
                  << (IData)(__Vdlyvlsb__cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__mask_data__v4)));
    }
    if (__Vdlyvset__cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__mask_data__v5) {
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__mask_data[__Vdlyvdim0__cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__mask_data__v5] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__mask_data__v5))) 
                & vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__mask_data
                [__Vdlyvdim0__cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__mask_data__v5]) 
               | ((QData)((IData)(__Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__mask_data__v5)) 
                  << (IData)(__Vdlyvlsb__cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__mask_data__v5)));
    }
    if (__Vdlyvset__cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__mask_data__v6) {
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__mask_data[__Vdlyvdim0__cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__mask_data__v6] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__mask_data__v6))) 
                & vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__mask_data
                [__Vdlyvdim0__cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__mask_data__v6]) 
               | ((QData)((IData)(__Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__mask_data__v6)) 
                  << (IData)(__Vdlyvlsb__cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__mask_data__v6)));
    }
    if (__Vdlyvset__cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__mask_data__v7) {
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__mask_data[__Vdlyvdim0__cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__mask_data__v7] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__mask_data__v7))) 
                & vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__mask_data
                [__Vdlyvdim0__cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__mask_data__v7]) 
               | ((QData)((IData)(__Vdlyvval__cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__mask_data__v7)) 
                  << (IData)(__Vdlyvlsb__cva5_sim__DOT__x_rvv_proc_main__DOT__mask_regs__DOT__mask_data__v7)));
    }
    if (__Vdlyvset__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__tag_banks__DOT__tag_bank_gen__BRA__0__KET____DOT__dtag_bank__DOT__tag_entry__v0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__tag_banks__DOT__tag_bank_gen__BRA__0__KET____DOT__dtag_bank__DOT__tag_entry[__Vdlyvdim0__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__tag_banks__DOT__tag_bank_gen__BRA__0__KET____DOT__dtag_bank__DOT__tag_entry__v0] 
            = __Vdlyvval__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__tag_banks__DOT__tag_bank_gen__BRA__0__KET____DOT__dtag_bank__DOT__tag_entry__v0;
    }
    vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__word_count 
        = __Vdly__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__word_count;
    if (__Vdlyvset__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_bank_gen__BRA__0__KET____DOT__data_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v0) {
        vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_bank_gen__BRA__0__KET____DOT__data_bank__DOT__genblk1__DOT__ram_block__DOT__ram[__Vdlyvdim0__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_bank_gen__BRA__0__KET____DOT__data_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v0] 
            = (((~ ((IData)(0xffU) << (IData)(__Vdlyvlsb__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_bank_gen__BRA__0__KET____DOT__data_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v0))) 
                & vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_bank_gen__BRA__0__KET____DOT__data_bank__DOT__genblk1__DOT__ram_block__DOT__ram
                [__Vdlyvdim0__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_bank_gen__BRA__0__KET____DOT__data_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v0]) 
               | (0xffffffffULL & ((IData)(__Vdlyvval__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_bank_gen__BRA__0__KET____DOT__data_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v0) 
                                   << (IData)(__Vdlyvlsb__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_bank_gen__BRA__0__KET____DOT__data_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v0))));
    }
    if (__Vdlyvset__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_bank_gen__BRA__0__KET____DOT__data_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v1) {
        vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_bank_gen__BRA__0__KET____DOT__data_bank__DOT__genblk1__DOT__ram_block__DOT__ram[__Vdlyvdim0__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_bank_gen__BRA__0__KET____DOT__data_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v1] 
            = (((~ ((IData)(0xffU) << (IData)(__Vdlyvlsb__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_bank_gen__BRA__0__KET____DOT__data_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v1))) 
                & vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_bank_gen__BRA__0__KET____DOT__data_bank__DOT__genblk1__DOT__ram_block__DOT__ram
                [__Vdlyvdim0__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_bank_gen__BRA__0__KET____DOT__data_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v1]) 
               | (0xffffffffULL & ((IData)(__Vdlyvval__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_bank_gen__BRA__0__KET____DOT__data_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v1) 
                                   << (IData)(__Vdlyvlsb__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_bank_gen__BRA__0__KET____DOT__data_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v1))));
    }
    if (__Vdlyvset__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_bank_gen__BRA__0__KET____DOT__data_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v2) {
        vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_bank_gen__BRA__0__KET____DOT__data_bank__DOT__genblk1__DOT__ram_block__DOT__ram[__Vdlyvdim0__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_bank_gen__BRA__0__KET____DOT__data_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v2] 
            = (((~ ((IData)(0xffU) << (IData)(__Vdlyvlsb__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_bank_gen__BRA__0__KET____DOT__data_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v2))) 
                & vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_bank_gen__BRA__0__KET____DOT__data_bank__DOT__genblk1__DOT__ram_block__DOT__ram
                [__Vdlyvdim0__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_bank_gen__BRA__0__KET____DOT__data_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v2]) 
               | (0xffffffffULL & ((IData)(__Vdlyvval__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_bank_gen__BRA__0__KET____DOT__data_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v2) 
                                   << (IData)(__Vdlyvlsb__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_bank_gen__BRA__0__KET____DOT__data_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v2))));
    }
    if (__Vdlyvset__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_bank_gen__BRA__0__KET____DOT__data_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v3) {
        vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_bank_gen__BRA__0__KET____DOT__data_bank__DOT__genblk1__DOT__ram_block__DOT__ram[__Vdlyvdim0__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_bank_gen__BRA__0__KET____DOT__data_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v3] 
            = (((~ ((IData)(0xffU) << (IData)(__Vdlyvlsb__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_bank_gen__BRA__0__KET____DOT__data_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v3))) 
                & vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_bank_gen__BRA__0__KET____DOT__data_bank__DOT__genblk1__DOT__ram_block__DOT__ram
                [__Vdlyvdim0__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_bank_gen__BRA__0__KET____DOT__data_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v3]) 
               | (0xffffffffULL & ((IData)(__Vdlyvval__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_bank_gen__BRA__0__KET____DOT__data_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v3) 
                                   << (IData)(__Vdlyvlsb__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_bank_gen__BRA__0__KET____DOT__data_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v3))));
    }
    if (__Vdlyvset__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_bank_gen__BRA__0__KET____DOT__data_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v4) {
        vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_bank_gen__BRA__0__KET____DOT__data_bank__DOT__genblk1__DOT__ram_block__DOT__ram[__Vdlyvdim0__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_bank_gen__BRA__0__KET____DOT__data_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v4] 
            = (((~ ((IData)(0xffU) << (IData)(__Vdlyvlsb__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_bank_gen__BRA__0__KET____DOT__data_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v4))) 
                & vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_bank_gen__BRA__0__KET____DOT__data_bank__DOT__genblk1__DOT__ram_block__DOT__ram
                [__Vdlyvdim0__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_bank_gen__BRA__0__KET____DOT__data_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v4]) 
               | (0xffffffffULL & ((IData)(__Vdlyvval__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_bank_gen__BRA__0__KET____DOT__data_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v4) 
                                   << (IData)(__Vdlyvlsb__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_bank_gen__BRA__0__KET____DOT__data_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v4))));
    }
    if (__Vdlyvset__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_bank_gen__BRA__0__KET____DOT__data_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v5) {
        vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_bank_gen__BRA__0__KET____DOT__data_bank__DOT__genblk1__DOT__ram_block__DOT__ram[__Vdlyvdim0__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_bank_gen__BRA__0__KET____DOT__data_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v5] 
            = (((~ ((IData)(0xffU) << (IData)(__Vdlyvlsb__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_bank_gen__BRA__0__KET____DOT__data_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v5))) 
                & vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_bank_gen__BRA__0__KET____DOT__data_bank__DOT__genblk1__DOT__ram_block__DOT__ram
                [__Vdlyvdim0__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_bank_gen__BRA__0__KET____DOT__data_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v5]) 
               | (0xffffffffULL & ((IData)(__Vdlyvval__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_bank_gen__BRA__0__KET____DOT__data_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v5) 
                                   << (IData)(__Vdlyvlsb__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_bank_gen__BRA__0__KET____DOT__data_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v5))));
    }
    if (__Vdlyvset__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_bank_gen__BRA__0__KET____DOT__data_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v6) {
        vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_bank_gen__BRA__0__KET____DOT__data_bank__DOT__genblk1__DOT__ram_block__DOT__ram[__Vdlyvdim0__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_bank_gen__BRA__0__KET____DOT__data_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v6] 
            = (((~ ((IData)(0xffU) << (IData)(__Vdlyvlsb__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_bank_gen__BRA__0__KET____DOT__data_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v6))) 
                & vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_bank_gen__BRA__0__KET____DOT__data_bank__DOT__genblk1__DOT__ram_block__DOT__ram
                [__Vdlyvdim0__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_bank_gen__BRA__0__KET____DOT__data_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v6]) 
               | (0xffffffffULL & ((IData)(__Vdlyvval__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_bank_gen__BRA__0__KET____DOT__data_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v6) 
                                   << (IData)(__Vdlyvlsb__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_bank_gen__BRA__0__KET____DOT__data_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v6))));
    }
    if (__Vdlyvset__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_bank_gen__BRA__0__KET____DOT__data_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v7) {
        vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_bank_gen__BRA__0__KET____DOT__data_bank__DOT__genblk1__DOT__ram_block__DOT__ram[__Vdlyvdim0__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_bank_gen__BRA__0__KET____DOT__data_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v7] 
            = (((~ ((IData)(0xffU) << (IData)(__Vdlyvlsb__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_bank_gen__BRA__0__KET____DOT__data_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v7))) 
                & vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_bank_gen__BRA__0__KET____DOT__data_bank__DOT__genblk1__DOT__ram_block__DOT__ram
                [__Vdlyvdim0__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_bank_gen__BRA__0__KET____DOT__data_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v7]) 
               | (0xffffffffULL & ((IData)(__Vdlyvval__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_bank_gen__BRA__0__KET____DOT__data_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v7) 
                                   << (IData)(__Vdlyvlsb__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__data_bank_gen__BRA__0__KET____DOT__data_bank__DOT__genblk1__DOT__ram_block__DOT__ram__v7))));
    }
    vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__busy 
        = __Vdly__cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__busy;
    vlSelf->cva5_sim__DOT__cpu__DOT__ras_block__DOT__read_index_fifo__DOT__gen_width_3_plus__DOT__lfsr_read_index__DOT__feedback 
        = (1U & ((~ (((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__ras_block__DOT__read_index_fifo__DOT__gen_width_3_plus__DOT__read_index) 
                      >> 1U) ^ ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__ras_block__DOT__read_index_fifo__DOT__gen_width_3_plus__DOT__read_index) 
                                >> 2U))) ^ (0U != (3U 
                                                   & (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__ras_block__DOT__read_index_fifo__DOT__gen_width_3_plus__DOT__read_index)))));
    vlSelf->cva5_sim__DOT__cpu__DOT__ras_block__DOT__read_index_fifo__DOT__gen_width_3_plus__DOT__lfsr_write_index__DOT__feedback 
        = (1U & ((~ (((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__ras_block__DOT__read_index_fifo__DOT__gen_width_3_plus__DOT__write_index) 
                      >> 1U) ^ ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__ras_block__DOT__read_index_fifo__DOT__gen_width_3_plus__DOT__write_index) 
                                >> 2U))) ^ (0U != (3U 
                                                   & (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__ras_block__DOT__read_index_fifo__DOT__gen_width_3_plus__DOT__write_index)))));
    vlSelf->cva5_sim__DOT__cpu__DOT__ras_block__DOT__read_index 
        = vlSelf->cva5_sim__DOT__cpu__DOT__ras_block__DOT__new_index;
    vlSelf->cva5_sim__DOT__arb__DOT__data_fifo_block__DOT__gen_width_3_plus__DOT__lfsr_write_index__DOT__feedback 
        = (1U & ((~ (((IData)(vlSelf->cva5_sim__DOT__arb__DOT__data_fifo_block__DOT__gen_width_3_plus__DOT__write_index) 
                      >> 2U) ^ ((IData)(vlSelf->cva5_sim__DOT__arb__DOT__data_fifo_block__DOT__gen_width_3_plus__DOT__write_index) 
                                >> 3U))) ^ (0U != (7U 
                                                   & (IData)(vlSelf->cva5_sim__DOT__arb__DOT__data_fifo_block__DOT__gen_width_3_plus__DOT__write_index)))));
    vlSelf->cva5_sim__DOT__arb__DOT__data_fifo_block__DOT__gen_width_3_plus__DOT__lfsr_read_index__DOT__feedback 
        = (1U & ((~ (((IData)(vlSelf->cva5_sim__DOT__arb__DOT__data_fifo_block__DOT__gen_width_3_plus__DOT__read_index) 
                      >> 2U) ^ ((IData)(vlSelf->cva5_sim__DOT__arb__DOT__data_fifo_block__DOT__gen_width_3_plus__DOT__read_index) 
                                >> 3U))) ^ (0U != (7U 
                                                   & (IData)(vlSelf->cva5_sim__DOT__arb__DOT__data_fifo_block__DOT__gen_width_3_plus__DOT__read_index)))));
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_active 
        = (((0U != vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_count_reg
             [1U]) << 1U) | (0U != vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_count_reg
                             [0U]));
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_active 
        = (((0U != vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_count_reg
             [1U]) << 1U) | (0U != vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_count_reg
                             [0U]));
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_active 
        = (((0U != vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_count_reg
             [1U]) << 1U) | (0U != vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__thread_count_reg
                             [0U]));
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_active 
        = (((0U != vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_count_reg
             [1U]) << 1U) | (0U != vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__thread_count_reg
                             [0U]));
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk3__DOT__s_axi_bvalid_reg 
        = ((~ (IData)(vlSelf->rst)) & (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk3__DOT__s_axi_bvalid_next));
    vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__input_fifo.full 
        = (IData)((2U == (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__gen_fetch_icache__DOT__i_cache__DOT__cache_input_fifo__DOT__gen_width_two__DOT__inflight_count)));
    vlSelf->cva5_sim__DOT__arb__DOT__request_fifo_block__DOT__gen_width_3_plus__DOT__lfsr_read_index__DOT__feedback 
        = (1U & ((~ (((IData)(vlSelf->cva5_sim__DOT__arb__DOT__request_fifo_block__DOT__gen_width_3_plus__DOT__read_index) 
                      >> 2U) ^ ((IData)(vlSelf->cva5_sim__DOT__arb__DOT__request_fifo_block__DOT__gen_width_3_plus__DOT__read_index) 
                                >> 3U))) ^ (0U != (7U 
                                                   & (IData)(vlSelf->cva5_sim__DOT__arb__DOT__request_fifo_block__DOT__gen_width_3_plus__DOT__read_index)))));
    vlSelf->cva5_sim__DOT__arb__DOT__request_fifo_block__DOT__gen_width_3_plus__DOT__lfsr_write_index__DOT__feedback 
        = (1U & ((~ (((IData)(vlSelf->cva5_sim__DOT__arb__DOT__request_fifo_block__DOT__gen_width_3_plus__DOT__write_index) 
                      >> 2U) ^ ((IData)(vlSelf->cva5_sim__DOT__arb__DOT__request_fifo_block__DOT__gen_width_3_plus__DOT__write_index) 
                                >> 3U))) ^ (0U != (7U 
                                                   & (IData)(vlSelf->cva5_sim__DOT__arb__DOT__request_fifo_block__DOT__gen_width_3_plus__DOT__write_index)))));
    vlSelf->cva5_sim__DOT__arb__DOT__request_fifo_block__DOT____Vcellout__gen_width_3_plus__DOT__write_port__ram_data_out 
        = vlSelf->cva5_sim__DOT__arb__DOT__request_fifo_block__DOT__gen_width_3_plus__DOT__write_port__DOT__ram
        [vlSelf->cva5_sim__DOT__arb__DOT__request_fifo_block__DOT__gen_width_3_plus__DOT__read_index];
    vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__fetch_block__DOT__fetch_attr_fifo.data_out 
        = vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__attributes_fifo__DOT__gen_width_two__DOT__shift_reg
        [(1U & (~ (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__fetch_block__DOT__attributes_fifo__DOT__gen_width_two__DOT__inflight_count)))];
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__w_buf_l__DOT__w_count_d 
        = vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__w_buf_l__DOT__w_count;
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__w_buf_l__DOT__count 
        = (0x7ffU & ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__w_buf_l__DOT__w_count) 
                     - (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__w_buf_l__DOT__r_count)));
    if ((1U & (~ (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_idle_rd_1)))) {
        vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vr_rd_data_out_1 
            = vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__vr__DOT__vec_data
            [(0x1fffU & ((0x1f00U & (((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src1__DOT__base_reg_out) 
                                      + (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src1__DOT__curr_reg_out)) 
                                     << 8U)) + (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src1__DOT__curr_off_out)))];
    }
    vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__output_entry[0U] 
        = vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__sq_entry
        [vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__sq_oldest][0U];
    vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__output_entry[1U] 
        = vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__sq_entry
        [vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__sq_oldest][1U];
    vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__output_entry[2U] 
        = vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__sq_entry
        [vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__sq_oldest][2U];
    vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__load_queue_fifo__DOT__gen_width_3_plus__DOT__lfsr_read_index__DOT__feedback 
        = (1U & ((~ (((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__load_queue_fifo__DOT__gen_width_3_plus__DOT__read_index) 
                      >> 1U) ^ ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__load_queue_fifo__DOT__gen_width_3_plus__DOT__read_index) 
                                >> 2U))) ^ (0U != (3U 
                                                   & (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__load_queue_fifo__DOT__gen_width_3_plus__DOT__read_index)))));
    vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__request_order.data_out 
        = vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__request_order_fifo__DOT__gen_width_two__DOT__shift_reg
        [(1U & (~ (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__request_order_fifo__DOT__gen_width_two__DOT__inflight_count)))];
    vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__sq_block__DOT__wb_snoop_r 
        = vlSelf->cva5_sim__DOT__cpu__DOT__wb_snoop;
    vlSelf->cva5_sim__DOT__cpu__DOT__writeback_block__DOT__unit_done[1U] 
        = ((0x3dU & vlSelf->cva5_sim__DOT__cpu__DOT__writeback_block__DOT__unit_done
            [1U]) | ((IData)(vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__unit_wb__BRA__2__KET__.done) 
                     << 1U));
    vlSelf->cva5_sim__DOT__cpu__DOT__writeback_block__DOT__unit_done[1U] 
        = ((0x3bU & vlSelf->cva5_sim__DOT__cpu__DOT__writeback_block__DOT__unit_done
            [1U]) | (vlSelf->cva5_sim__DOT__cpu__DOT__gen_mul__DOT__mul_unit_block__DOT__valid
                     [1U] << 2U));
    vlSelf->cva5_sim__DOT__id_list_fifo__DOT__gen_width_3_plus__DOT__lfsr_read_index__DOT__feedback 
        = (1U & ((~ (((IData)(vlSelf->cva5_sim__DOT__id_list_fifo__DOT__gen_width_3_plus__DOT__read_index) 
                      >> 1U) ^ ((IData)(vlSelf->cva5_sim__DOT__id_list_fifo__DOT__gen_width_3_plus__DOT__read_index) 
                                >> 2U))) ^ (0U != (3U 
                                                   & (IData)(vlSelf->cva5_sim__DOT__id_list_fifo__DOT__gen_width_3_plus__DOT__read_index)))));
    vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__rf_issue.phys_rs_addr[0U] 
        = vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__issue_phys_rs_addr
        [0U];
    vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__rf_issue.phys_rs_addr[1U] 
        = vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__issue_phys_rs_addr
        [1U];
    vlSelf->cva5_sim__DOT__translation[0U] = vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__spec_table_ram__DOT__xilinx_gen__DOT__ram
        [0U];
    vlSelf->cva5_sim__DOT__translation[0U] = vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__spec_table_ram__DOT__xilinx_gen__DOT__ram
        [0U];
    vlSelf->cva5_sim__DOT__translation[1U] = vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__spec_table_ram__DOT__xilinx_gen__DOT__ram
        [1U];
    vlSelf->cva5_sim__DOT__translation[1U] = vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__spec_table_ram__DOT__xilinx_gen__DOT__ram
        [1U];
    vlSelf->cva5_sim__DOT__translation[2U] = vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__spec_table_ram__DOT__xilinx_gen__DOT__ram
        [2U];
    vlSelf->cva5_sim__DOT__translation[2U] = vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__spec_table_ram__DOT__xilinx_gen__DOT__ram
        [2U];
    vlSelf->cva5_sim__DOT__translation[3U] = vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__spec_table_ram__DOT__xilinx_gen__DOT__ram
        [3U];
    vlSelf->cva5_sim__DOT__translation[3U] = vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__spec_table_ram__DOT__xilinx_gen__DOT__ram
        [3U];
    vlSelf->cva5_sim__DOT__translation[4U] = vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__spec_table_ram__DOT__xilinx_gen__DOT__ram
        [4U];
    vlSelf->cva5_sim__DOT__translation[4U] = vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__spec_table_ram__DOT__xilinx_gen__DOT__ram
        [4U];
    vlSelf->cva5_sim__DOT__translation[5U] = vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__spec_table_ram__DOT__xilinx_gen__DOT__ram
        [5U];
    vlSelf->cva5_sim__DOT__translation[5U] = vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__spec_table_ram__DOT__xilinx_gen__DOT__ram
        [5U];
    vlSelf->cva5_sim__DOT__translation[6U] = vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__spec_table_ram__DOT__xilinx_gen__DOT__ram
        [6U];
    vlSelf->cva5_sim__DOT__translation[6U] = vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__spec_table_ram__DOT__xilinx_gen__DOT__ram
        [6U];
    vlSelf->cva5_sim__DOT__translation[7U] = vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__spec_table_ram__DOT__xilinx_gen__DOT__ram
        [7U];
    vlSelf->cva5_sim__DOT__translation[7U] = vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__spec_table_ram__DOT__xilinx_gen__DOT__ram
        [7U];
    vlSelf->cva5_sim__DOT__translation[8U] = vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__spec_table_ram__DOT__xilinx_gen__DOT__ram
        [8U];
    vlSelf->cva5_sim__DOT__translation[8U] = vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__spec_table_ram__DOT__xilinx_gen__DOT__ram
        [8U];
    vlSelf->cva5_sim__DOT__translation[9U] = vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__spec_table_ram__DOT__xilinx_gen__DOT__ram
        [9U];
    vlSelf->cva5_sim__DOT__translation[9U] = vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__spec_table_ram__DOT__xilinx_gen__DOT__ram
        [9U];
    vlSelf->cva5_sim__DOT__translation[0xaU] = vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__spec_table_ram__DOT__xilinx_gen__DOT__ram
        [0xaU];
    vlSelf->cva5_sim__DOT__translation[0xaU] = vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__spec_table_ram__DOT__xilinx_gen__DOT__ram
        [0xaU];
    vlSelf->cva5_sim__DOT__translation[0xbU] = vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__spec_table_ram__DOT__xilinx_gen__DOT__ram
        [0xbU];
    vlSelf->cva5_sim__DOT__translation[0xbU] = vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__spec_table_ram__DOT__xilinx_gen__DOT__ram
        [0xbU];
    vlSelf->cva5_sim__DOT__translation[0xcU] = vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__spec_table_ram__DOT__xilinx_gen__DOT__ram
        [0xcU];
    vlSelf->cva5_sim__DOT__translation[0xcU] = vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__spec_table_ram__DOT__xilinx_gen__DOT__ram
        [0xcU];
    vlSelf->cva5_sim__DOT__translation[0xdU] = vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__spec_table_ram__DOT__xilinx_gen__DOT__ram
        [0xdU];
    vlSelf->cva5_sim__DOT__translation[0xdU] = vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__spec_table_ram__DOT__xilinx_gen__DOT__ram
        [0xdU];
    vlSelf->cva5_sim__DOT__translation[0xeU] = vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__spec_table_ram__DOT__xilinx_gen__DOT__ram
        [0xeU];
    vlSelf->cva5_sim__DOT__translation[0xeU] = vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__spec_table_ram__DOT__xilinx_gen__DOT__ram
        [0xeU];
    vlSelf->cva5_sim__DOT__translation[0xfU] = vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__spec_table_ram__DOT__xilinx_gen__DOT__ram
        [0xfU];
    vlSelf->cva5_sim__DOT__translation[0xfU] = vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__spec_table_ram__DOT__xilinx_gen__DOT__ram
        [0xfU];
    vlSelf->cva5_sim__DOT__translation[0x10U] = vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__spec_table_ram__DOT__xilinx_gen__DOT__ram
        [0x10U];
    vlSelf->cva5_sim__DOT__translation[0x10U] = vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__spec_table_ram__DOT__xilinx_gen__DOT__ram
        [0x10U];
    vlSelf->cva5_sim__DOT__translation[0x11U] = vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__spec_table_ram__DOT__xilinx_gen__DOT__ram
        [0x11U];
    vlSelf->cva5_sim__DOT__translation[0x11U] = vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__spec_table_ram__DOT__xilinx_gen__DOT__ram
        [0x11U];
    vlSelf->cva5_sim__DOT__translation[0x12U] = vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__spec_table_ram__DOT__xilinx_gen__DOT__ram
        [0x12U];
    vlSelf->cva5_sim__DOT__translation[0x12U] = vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__spec_table_ram__DOT__xilinx_gen__DOT__ram
        [0x12U];
    vlSelf->cva5_sim__DOT__translation[0x13U] = vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__spec_table_ram__DOT__xilinx_gen__DOT__ram
        [0x13U];
    vlSelf->cva5_sim__DOT__translation[0x13U] = vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__spec_table_ram__DOT__xilinx_gen__DOT__ram
        [0x13U];
    vlSelf->cva5_sim__DOT__translation[0x14U] = vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__spec_table_ram__DOT__xilinx_gen__DOT__ram
        [0x14U];
    vlSelf->cva5_sim__DOT__translation[0x14U] = vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__spec_table_ram__DOT__xilinx_gen__DOT__ram
        [0x14U];
    vlSelf->cva5_sim__DOT__translation[0x15U] = vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__spec_table_ram__DOT__xilinx_gen__DOT__ram
        [0x15U];
    vlSelf->cva5_sim__DOT__translation[0x15U] = vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__spec_table_ram__DOT__xilinx_gen__DOT__ram
        [0x15U];
    vlSelf->cva5_sim__DOT__translation[0x16U] = vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__spec_table_ram__DOT__xilinx_gen__DOT__ram
        [0x16U];
    vlSelf->cva5_sim__DOT__translation[0x16U] = vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__spec_table_ram__DOT__xilinx_gen__DOT__ram
        [0x16U];
    vlSelf->cva5_sim__DOT__translation[0x17U] = vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__spec_table_ram__DOT__xilinx_gen__DOT__ram
        [0x17U];
    vlSelf->cva5_sim__DOT__translation[0x17U] = vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__spec_table_ram__DOT__xilinx_gen__DOT__ram
        [0x17U];
    vlSelf->cva5_sim__DOT__translation[0x18U] = vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__spec_table_ram__DOT__xilinx_gen__DOT__ram
        [0x18U];
    vlSelf->cva5_sim__DOT__translation[0x18U] = vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__spec_table_ram__DOT__xilinx_gen__DOT__ram
        [0x18U];
    vlSelf->cva5_sim__DOT__translation[0x19U] = vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__spec_table_ram__DOT__xilinx_gen__DOT__ram
        [0x19U];
    vlSelf->cva5_sim__DOT__translation[0x19U] = vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__spec_table_ram__DOT__xilinx_gen__DOT__ram
        [0x19U];
    vlSelf->cva5_sim__DOT__translation[0x1aU] = vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__spec_table_ram__DOT__xilinx_gen__DOT__ram
        [0x1aU];
    vlSelf->cva5_sim__DOT__translation[0x1aU] = vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__spec_table_ram__DOT__xilinx_gen__DOT__ram
        [0x1aU];
    vlSelf->cva5_sim__DOT__translation[0x1bU] = vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__spec_table_ram__DOT__xilinx_gen__DOT__ram
        [0x1bU];
    vlSelf->cva5_sim__DOT__translation[0x1bU] = vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__spec_table_ram__DOT__xilinx_gen__DOT__ram
        [0x1bU];
    vlSelf->cva5_sim__DOT__translation[0x1cU] = vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__spec_table_ram__DOT__xilinx_gen__DOT__ram
        [0x1cU];
    vlSelf->cva5_sim__DOT__translation[0x1cU] = vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__spec_table_ram__DOT__xilinx_gen__DOT__ram
        [0x1cU];
    vlSelf->cva5_sim__DOT__translation[0x1dU] = vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__spec_table_ram__DOT__xilinx_gen__DOT__ram
        [0x1dU];
    vlSelf->cva5_sim__DOT__translation[0x1dU] = vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__spec_table_ram__DOT__xilinx_gen__DOT__ram
        [0x1dU];
    vlSelf->cva5_sim__DOT__translation[0x1eU] = vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__spec_table_ram__DOT__xilinx_gen__DOT__ram
        [0x1eU];
    vlSelf->cva5_sim__DOT__translation[0x1eU] = vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__spec_table_ram__DOT__xilinx_gen__DOT__ram
        [0x1eU];
    vlSelf->cva5_sim__DOT__translation[0x1fU] = vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__spec_table_ram__DOT__xilinx_gen__DOT__ram
        [0x1fU];
    vlSelf->cva5_sim__DOT__translation[0x1fU] = vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__spec_table_ram__DOT__xilinx_gen__DOT__ram
        [0x1fU];
    vlSelf->cva5_sim__DOT__cpu__DOT__retire_port_valid[0U] 
        = vlSelf->cva5_sim__DOT__cpu__DOT____Vcellout__id_block__retire_port_valid
        [0U];
    vlSelf->cva5_sim__DOT__cpu__DOT__retire_port_valid[1U] 
        = vlSelf->cva5_sim__DOT__cpu__DOT____Vcellout__id_block__retire_port_valid
        [1U];
    vlSelf->cva5_sim__DOT__cpu__DOT__id_block__DOT__id_waiting_for_writeback_toggle_mem_set__DOT__lfsr_counter__DOT__feedback 
        = (1U & ((~ (((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__id_block__DOT__id_waiting_for_writeback_toggle_mem_set__DOT__clear_index) 
                      >> 1U) ^ ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__id_block__DOT__id_waiting_for_writeback_toggle_mem_set__DOT__clear_index) 
                                >> 2U))) ^ (0U != (3U 
                                                   & (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__id_block__DOT__id_waiting_for_writeback_toggle_mem_set__DOT__clear_index)))));
    vlSelf->cva5_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT__lfsr_counter__DOT__feedback 
        = (1U & ((~ (((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT__clear_index) 
                      >> 4U) ^ ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT__clear_index) 
                                >> 5U))) ^ (0U != (0x1fU 
                                                   & (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__register_file_block__DOT__id_inuse_toggle_mem_set__DOT__clear_index)))));
    vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__renamer_block__DOT__free_list.data_out 
        = vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__free_list_fifo__DOT__lut_ram
        [vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__free_list_fifo__DOT__read_index];
    vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__lfsr_read_index__DOT__feedback 
        = (1U & ((~ (((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__clear_index) 
                      >> 4U) ^ ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__clear_index) 
                                >> 5U))) ^ (0U != (0x1fU 
                                                   & (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__clear_index)))));
    vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__spec_table_next_mux[3U] 
        = ((1U & vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__spec_table_next_mux
            [3U]) | (0x3eU & ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__clear_index) 
                              << 1U)));
    vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__spec_table_write_index_mux[3U] 
        = (0x1fU & (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__clear_index));
    vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__inuse_list_fifo__DOT__gen_width_3_plus__DOT__lfsr_read_index__DOT__feedback 
        = (1U & ((~ (((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__inuse_list_fifo__DOT__gen_width_3_plus__DOT__read_index) 
                      >> 2U) ^ ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__inuse_list_fifo__DOT__gen_width_3_plus__DOT__read_index) 
                                >> 4U))) ^ (0U != (0xfU 
                                                   & (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__inuse_list_fifo__DOT__gen_width_3_plus__DOT__read_index)))));
    vlSelf->cva5_sim__DOT__cpu__DOT__gc_unit_block__DOT__gen_gc_m_mode__DOT__exception_pending 
        = ((1U & (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__gc_unit_block__DOT__gen_gc_m_mode__DOT__exception_pending)) 
           | (((IData)(vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__exception__BRA__2__KET__.valid) 
               << 2U) | ((IData)(vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__exception__BRA__1__KET__.valid) 
                         << 1U)));
    vlSelf->cva5_sim__DOT__cpu__DOT__retire_ids[0U] 
        = vlSelf->cva5_sim__DOT__cpu__DOT____Vcellout__id_block__retire_ids
        [0U];
    vlSelf->cva5_sim__DOT__cpu__DOT__retire_ids[1U] 
        = vlSelf->cva5_sim__DOT__cpu__DOT____Vcellout__id_block__retire_ids
        [1U];
    vlSelf->cva5_sim__DOT__cpu__DOT__writeback_block__DOT__unit_instruction_id[1U] 
        = ((0x3fe3fU & vlSelf->cva5_sim__DOT__cpu__DOT__writeback_block__DOT__unit_instruction_id
            [1U]) | (vlSelf->cva5_sim__DOT__cpu__DOT__gen_mul__DOT__mul_unit_block__DOT__id
                     [1U] << 6U));
    vlSelf->cva5_sim__DOT__cpu__DOT__writeback_block__DOT__unit_phys_addr[1U] 
        = ((0xffffc0fffULL & vlSelf->cva5_sim__DOT__cpu__DOT__writeback_block__DOT__unit_phys_addr
            [1U]) | ((QData)((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__gen_mul__DOT__mul_unit_block__DOT__phys_addr
                                     [1U])) << 0xcU));
    vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__load_queue_fifo__DOT__gen_width_3_plus__DOT__lfsr_write_index__DOT__feedback 
        = (1U & ((~ (((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__load_queue_fifo__DOT__gen_width_3_plus__DOT__write_index) 
                      >> 1U) ^ ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__load_queue_fifo__DOT__gen_width_3_plus__DOT__write_index) 
                                >> 2U))) ^ (0U != (3U 
                                                   & (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__load_queue_fifo__DOT__gen_width_3_plus__DOT__write_index)))));
    vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__load_queue_fifo__DOT____Vcellout__gen_width_3_plus__DOT__write_port__ram_data_out 
        = vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__load_queue_fifo__DOT__gen_width_3_plus__DOT__write_port__DOT__ram
        [vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__load_queue_fifo__DOT__gen_width_3_plus__DOT__read_index];
    vlSelf->cva5_sim__DOT__id_list_fifo__DOT__gen_width_3_plus__DOT__lfsr_write_index__DOT__feedback 
        = (1U & ((~ (((IData)(vlSelf->cva5_sim__DOT__id_list_fifo__DOT__gen_width_3_plus__DOT__write_index) 
                      >> 1U) ^ ((IData)(vlSelf->cva5_sim__DOT__id_list_fifo__DOT__gen_width_3_plus__DOT__write_index) 
                                >> 2U))) ^ (0U != (3U 
                                                   & (IData)(vlSelf->cva5_sim__DOT__id_list_fifo__DOT__gen_width_3_plus__DOT__write_index)))));
    vlSelf->cva5_sim__DOT__id_list_fifo__DOT____Vcellout__gen_width_3_plus__DOT__write_port__ram_data_out 
        = vlSelf->cva5_sim__DOT__id_list_fifo__DOT__gen_width_3_plus__DOT__write_port__DOT__ram
        [vlSelf->cva5_sim__DOT__id_list_fifo__DOT__gen_width_3_plus__DOT__read_index];
    vlSelf->cva5_sim__DOT__cpu__DOT__writeback_block__DOT__unit_done[1U] 
        = ((0x37U & vlSelf->cva5_sim__DOT__cpu__DOT__writeback_block__DOT__unit_done
            [1U]) | ((IData)(vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__unit_wb__BRA__4__KET__.done) 
                     << 3U));
    vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__rf_issue.rs_wb_group[0U] 
        = vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__issue_rs_wb_group
        [0U];
    vlSymsp->TOP__cva5_sim__DOT__cpu__DOT__rf_issue.rs_wb_group[1U] 
        = vlSelf->cva5_sim__DOT__cpu__DOT__decode_and_issue_block__DOT__issue_rs_wb_group
        [1U];
    vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__inuse_list_fifo__DOT__gen_width_3_plus__DOT__lfsr_write_index__DOT__feedback 
        = (1U & ((~ (((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__inuse_list_fifo__DOT__gen_width_3_plus__DOT__write_index) 
                      >> 2U) ^ ((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__inuse_list_fifo__DOT__gen_width_3_plus__DOT__write_index) 
                                >> 4U))) ^ (0U != (0xfU 
                                                   & (IData)(vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__inuse_list_fifo__DOT__gen_width_3_plus__DOT__write_index)))));
    vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__inuse_list_fifo__DOT____Vcellout__gen_width_3_plus__DOT__write_port__ram_data_out 
        = vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__inuse_list_fifo__DOT__gen_width_3_plus__DOT__write_port__DOT__ram
        [vlSelf->cva5_sim__DOT__cpu__DOT__renamer_block__DOT__inuse_list_fifo__DOT__gen_width_3_plus__DOT__read_index];
    vlSelf->cva5_sim__DOT__cpu__DOT__id_block__DOT__retire_id_uses_rd 
        = ((vlSelf->cva5_sim__DOT__cpu__DOT__id_block__DOT__uses_rd_table
            [vlSelf->cva5_sim__DOT__cpu__DOT____Vcellout__id_block__retire_ids_next
            [1U]] << 1U) | vlSelf->cva5_sim__DOT__cpu__DOT__id_block__DOT__uses_rd_table
           [vlSelf->cva5_sim__DOT__cpu__DOT____Vcellout__id_block__retire_ids_next
           [0U]]);
    vlSelf->cva5_sim__DOT__cpu__DOT__id_block__DOT____Vcellinp__id_waiting_for_writeback_toggle_mem_set__read_addr[0U] 
        = vlSelf->cva5_sim__DOT__cpu__DOT____Vcellout__id_block__retire_ids_next
        [0U];
    vlSelf->cva5_sim__DOT__cpu__DOT__id_block__DOT____Vcellinp__id_waiting_for_writeback_toggle_mem_set__read_addr[1U] 
        = vlSelf->cva5_sim__DOT__cpu__DOT____Vcellout__id_block__retire_ids_next
        [1U];
    vlSelf->cva5_sim__DOT__cpu__DOT__current_exception_unit 
        = vlSelf->cva5_sim__DOT__cpu__DOT__id_block__DOT__exception_unit_table
        [vlSelf->cva5_sim__DOT__cpu__DOT____Vcellout__id_block__retire_ids_next
        [0U]];
    vlSelf->cva5_sim__DOT__cpu__DOT__retire_ids_next[0U] 
        = vlSelf->cva5_sim__DOT__cpu__DOT____Vcellout__id_block__retire_ids_next
        [0U];
    vlSelf->cva5_sim__DOT__cpu__DOT__retire_ids_next[1U] 
        = vlSelf->cva5_sim__DOT__cpu__DOT____Vcellout__id_block__retire_ids_next
        [1U];
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__ruser_next 
        = vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__ruser_reg;
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__s_axi_buser_next 
        = vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__s_axi_buser_reg;
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__w_last_data[0U] 
        = vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__w_buf_l__DOT__FIFO
        [vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__w_buf_l__DOT__r_count_d][0U];
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__w_last_data[1U] 
        = vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__w_buf_l__DOT__FIFO
        [vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__w_buf_l__DOT__r_count_d][1U];
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__w_last_data[2U] 
        = vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__w_buf_l__DOT__FIFO
        [vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__w_buf_l__DOT__r_count_d][2U];
    vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__tag_banks__DOT__tag_line_a[0U] 
        = vlSelf->cva5_sim__DOT__cpu__DOT__load_store_unit_block__DOT__gen_ls_dcache__DOT__data_cache__DOT__tag_banks__DOT____Vcellout__tag_bank_gen__BRA__0__KET____DOT__dtag_bank__data_out_a;
    if (vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk2__DOT__store_axi_r_input_to_temp) {
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk2__DOT__temp_s_axi_ruser_reg = 0U;
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk2__DOT__temp_s_axi_rresp_reg 
            = vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__m_axi_rresp_mux;
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk2__DOT__temp_s_axi_rlast_reg 
            = vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__m_axi_rlast_mux;
    }
    if (vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__reg_inst__DOT__genblk2__DOT__store_axi_r_input_to_temp) {
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__reg_inst__DOT__genblk2__DOT__temp_s_axi_ruser_reg = 0U;
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__reg_inst__DOT__genblk2__DOT__temp_s_axi_rresp_reg 
            = vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__m_axi_rresp_mux;
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__reg_inst__DOT__genblk2__DOT__temp_s_axi_rid_reg 
            = vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__s_cpl_id;
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__reg_inst__DOT__genblk2__DOT__temp_s_axi_rdata_reg 
            = vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__m_axi_rdata_mux;
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__reg_inst__DOT__genblk2__DOT__temp_s_axi_rlast_reg 
            = vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__m_axi_rlast_mux;
    }
    if (vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__store_axi_r_int_to_temp) {
        vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__temp_s_axi_rid_reg 
            = vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__s_axi_rid_int;
        vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__temp_s_axi_ruser_reg 
            = vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__s_axi_ruser_int;
        vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__temp_s_axi_rresp_reg 
            = vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__s_axi_rresp_int;
        vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__temp_s_axi_rdata_reg 
            = vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__s_axi_rdata_int;
    }
    vlSelf->ddr_axi_wstrb = vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk2__DOT__m_axi_wstrb_reg;
    if (vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk2__DOT__store_axi_w_input_to_temp) {
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk2__DOT__temp_m_axi_wstrb_reg 
            = vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__s_axi_wstrb_mux;
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk2__DOT__temp_m_axi_wdata_reg 
            = vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__s_axi_wdata_mux;
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk2__DOT__temp_m_axi_wlast_reg 
            = vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__s_axi_wlast_mux;
    }
    if (vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__store_axi_w_int_to_temp) {
        vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__temp_m_axi_wuser_reg 
            = vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__m_axi_wuser_int;
        vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__temp_m_axi_wstrb_reg 
            = vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__m_axi_wstrb_int;
        vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__temp_m_axi_wdata_reg 
            = vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__m_axi_wdata_int;
        vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__temp_m_axi_wlast_reg 
            = vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__m_axi_wlast_int;
    }
    vlSelf->ddr_axi_wdata = vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk2__DOT__m_axi_wdata_reg;
    vlSelf->ddr_axi_wlast = vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk2__DOT__m_axi_wlast_reg;
    vlSelf->cva5_sim__DOT__cpu__DOT__bp_block__DOT__if_entry 
        = (((QData)((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__bp_block__DOT____Vcellout__genblk1__DOT__gen_branch_tag_banks__BRA__1__KET____DOT__tag_bank__read_data)) 
            << 0x16U) | (QData)((IData)(vlSelf->cva5_sim__DOT__cpu__DOT__bp_block__DOT____Vcellout__genblk1__DOT__gen_branch_tag_banks__BRA__0__KET____DOT__tag_bank__read_data)));
    vlSelf->ddr_axi_arvalid = vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk1__DOT__m_axi_arvalid_reg;
    vlSelf->ddr_axi_awvalid = vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk1__DOT__m_axi_awvalid_reg;
    vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__mcycle_input_next 
        = vlSelf->cva5_sim__DOT__cpu__DOT__gen_csrs__DOT__csr_unit_block__DOT__mcycle;
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src2__DOT____VdfgTmp_h8e9ef457__0 
        = ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src2__DOT__curr_reg) 
           != (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src2__DOT__max_reg));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__vAdd_mask0__DOT__s0_add0_next 
        = (1U & (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__s0_mask));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__vAdd_mask0__DOT__s0_add0_next 
        = (0x3fU & ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__vAdd_mask0__DOT__s0_add0_next) 
                    + (1U & (IData)((vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__s0_mask 
                                     >> 1U)))));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__vAdd_mask0__DOT__s0_add0_next 
        = (0x3fU & ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__vAdd_mask0__DOT__s0_add0_next) 
                    + (1U & (IData)((vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__s0_mask 
                                     >> 2U)))));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__vAdd_mask0__DOT__s0_add0_next 
        = (0x3fU & ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__vAdd_mask0__DOT__s0_add0_next) 
                    + (1U & (IData)((vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__s0_mask 
                                     >> 3U)))));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__vAdd_mask0__DOT__s0_add0_next 
        = (0x3fU & ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__vAdd_mask0__DOT__s0_add0_next) 
                    + (1U & (IData)((vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__s0_mask 
                                     >> 4U)))));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__vAdd_mask0__DOT__s0_add0_next 
        = (0x3fU & ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__vAdd_mask0__DOT__s0_add0_next) 
                    + (1U & (IData)((vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__s0_mask 
                                     >> 5U)))));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__vAdd_mask0__DOT__s0_add0_next 
        = (0x3fU & ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__vAdd_mask0__DOT__s0_add0_next) 
                    + (1U & (IData)((vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__s0_mask 
                                     >> 6U)))));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__vAdd_mask0__DOT__s0_add0_next 
        = (0x3fU & ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__vAdd_mask0__DOT__s0_add0_next) 
                    + (1U & (IData)((vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__s0_mask 
                                     >> 7U)))));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__vAdd_mask0__DOT__s0_add0_next 
        = (0x3fU & ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__vAdd_mask0__DOT__s0_add0_next) 
                    + (1U & (IData)((vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__s0_mask 
                                     >> 8U)))));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__vAdd_mask0__DOT__s0_add0_next 
        = (0x3fU & ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__vAdd_mask0__DOT__s0_add0_next) 
                    + (1U & (IData)((vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__s0_mask 
                                     >> 9U)))));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__vAdd_mask0__DOT__s0_add0_next 
        = (0x3fU & ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__vAdd_mask0__DOT__s0_add0_next) 
                    + (1U & (IData)((vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__s0_mask 
                                     >> 0xaU)))));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__vAdd_mask0__DOT__s0_add0_next 
        = (0x3fU & ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__vAdd_mask0__DOT__s0_add0_next) 
                    + (1U & (IData)((vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__s0_mask 
                                     >> 0xbU)))));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__vAdd_mask0__DOT__s0_add0_next 
        = (0x3fU & ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__vAdd_mask0__DOT__s0_add0_next) 
                    + (1U & (IData)((vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__s0_mask 
                                     >> 0xcU)))));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__vAdd_mask0__DOT__s0_add0_next 
        = (0x3fU & ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__vAdd_mask0__DOT__s0_add0_next) 
                    + (1U & (IData)((vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__s0_mask 
                                     >> 0xdU)))));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__vAdd_mask0__DOT__s0_add0_next 
        = (0x3fU & ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__vAdd_mask0__DOT__s0_add0_next) 
                    + (1U & (IData)((vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__s0_mask 
                                     >> 0xeU)))));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__vAdd_mask0__DOT__s0_add0_next 
        = (0x3fU & ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__vAdd_mask0__DOT__s0_add0_next) 
                    + (1U & (IData)((vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__s0_mask 
                                     >> 0xfU)))));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__vAdd_mask0__DOT__s0_add0_next 
        = (0x3fU & ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__vAdd_mask0__DOT__s0_add0_next) 
                    + (1U & (IData)((vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__s0_mask 
                                     >> 0x10U)))));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__vAdd_mask0__DOT__s0_add0_next 
        = (0x3fU & ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__vAdd_mask0__DOT__s0_add0_next) 
                    + (1U & (IData)((vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__s0_mask 
                                     >> 0x11U)))));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__vAdd_mask0__DOT__s0_add0_next 
        = (0x3fU & ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__vAdd_mask0__DOT__s0_add0_next) 
                    + (1U & (IData)((vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__s0_mask 
                                     >> 0x12U)))));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__vAdd_mask0__DOT__s0_add0_next 
        = (0x3fU & ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__vAdd_mask0__DOT__s0_add0_next) 
                    + (1U & (IData)((vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__s0_mask 
                                     >> 0x13U)))));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__vAdd_mask0__DOT__s0_add0_next 
        = (0x3fU & ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__vAdd_mask0__DOT__s0_add0_next) 
                    + (1U & (IData)((vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__s0_mask 
                                     >> 0x14U)))));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__vAdd_mask0__DOT__s0_add0_next 
        = (0x3fU & ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__vAdd_mask0__DOT__s0_add0_next) 
                    + (1U & (IData)((vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__s0_mask 
                                     >> 0x15U)))));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__vAdd_mask0__DOT__s0_add0_next 
        = (0x3fU & ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__vAdd_mask0__DOT__s0_add0_next) 
                    + (1U & (IData)((vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__s0_mask 
                                     >> 0x16U)))));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__vAdd_mask0__DOT__s0_add0_next 
        = (0x3fU & ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__vAdd_mask0__DOT__s0_add0_next) 
                    + (1U & (IData)((vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__s0_mask 
                                     >> 0x17U)))));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__vAdd_mask0__DOT__s0_add0_next 
        = (0x3fU & ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__vAdd_mask0__DOT__s0_add0_next) 
                    + (1U & (IData)((vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__s0_mask 
                                     >> 0x18U)))));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__vAdd_mask0__DOT__s0_add0_next 
        = (0x3fU & ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__vAdd_mask0__DOT__s0_add0_next) 
                    + (1U & (IData)((vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__s0_mask 
                                     >> 0x19U)))));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__vAdd_mask0__DOT__s0_add0_next 
        = (0x3fU & ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__vAdd_mask0__DOT__s0_add0_next) 
                    + (1U & (IData)((vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__s0_mask 
                                     >> 0x1aU)))));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__vAdd_mask0__DOT__s0_add0_next 
        = (0x3fU & ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__vAdd_mask0__DOT__s0_add0_next) 
                    + (1U & (IData)((vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__s0_mask 
                                     >> 0x1bU)))));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__vAdd_mask0__DOT__s0_add0_next 
        = (0x3fU & ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__vAdd_mask0__DOT__s0_add0_next) 
                    + (1U & (IData)((vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__s0_mask 
                                     >> 0x1cU)))));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__vAdd_mask0__DOT__s0_add0_next 
        = (0x3fU & ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__vAdd_mask0__DOT__s0_add0_next) 
                    + (1U & (IData)((vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__s0_mask 
                                     >> 0x1dU)))));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__vAdd_mask0__DOT__s0_add0_next 
        = (0x3fU & ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__vAdd_mask0__DOT__s0_add0_next) 
                    + (1U & (IData)((vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__s0_mask 
                                     >> 0x1eU)))));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__vAdd_mask0__DOT__s0_add0_next 
        = (0x3fU & ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__vAdd_mask0__DOT__s0_add0_next) 
                    + (1U & (IData)((vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__s0_mask 
                                     >> 0x1fU)))));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__vAdd_mask0__DOT__s0_add0_next 
        = (0x3fU & ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__vAdd_mask0__DOT__s0_add0_next) 
                    + (1U & (IData)((vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__s0_mask 
                                     >> 0x20U)))));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__vAdd_mask0__DOT__s0_add0_next 
        = (0x3fU & ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__vAdd_mask0__DOT__s0_add0_next) 
                    + (1U & (IData)((vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__s0_mask 
                                     >> 0x21U)))));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__vAdd_mask0__DOT__s0_add0_next 
        = (0x3fU & ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__vAdd_mask0__DOT__s0_add0_next) 
                    + (1U & (IData)((vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__s0_mask 
                                     >> 0x22U)))));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__vAdd_mask0__DOT__s0_add0_next 
        = (0x3fU & ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__vAdd_mask0__DOT__s0_add0_next) 
                    + (1U & (IData)((vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__s0_mask 
                                     >> 0x23U)))));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__vAdd_mask0__DOT__s0_add0_next 
        = (0x3fU & ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__vAdd_mask0__DOT__s0_add0_next) 
                    + (1U & (IData)((vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__s0_mask 
                                     >> 0x24U)))));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__vAdd_mask0__DOT__s0_add0_next 
        = (0x3fU & ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__vAdd_mask0__DOT__s0_add0_next) 
                    + (1U & (IData)((vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__s0_mask 
                                     >> 0x25U)))));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__vAdd_mask0__DOT__s0_add0_next 
        = (0x3fU & ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__vAdd_mask0__DOT__s0_add0_next) 
                    + (1U & (IData)((vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__s0_mask 
                                     >> 0x26U)))));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__vAdd_mask0__DOT__s0_add0_next 
        = (0x3fU & ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__vAdd_mask0__DOT__s0_add0_next) 
                    + (1U & (IData)((vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__s0_mask 
                                     >> 0x27U)))));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__vAdd_mask0__DOT__s0_add0_next 
        = (0x3fU & ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__vAdd_mask0__DOT__s0_add0_next) 
                    + (1U & (IData)((vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__s0_mask 
                                     >> 0x28U)))));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__vAdd_mask0__DOT__s0_add0_next 
        = (0x3fU & ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__vAdd_mask0__DOT__s0_add0_next) 
                    + (1U & (IData)((vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__s0_mask 
                                     >> 0x29U)))));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__vAdd_mask0__DOT__s0_add0_next 
        = (0x3fU & ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__vAdd_mask0__DOT__s0_add0_next) 
                    + (1U & (IData)((vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__s0_mask 
                                     >> 0x2aU)))));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__vAdd_mask0__DOT__s0_add0_next 
        = (0x3fU & ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__vAdd_mask0__DOT__s0_add0_next) 
                    + (1U & (IData)((vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__s0_mask 
                                     >> 0x2bU)))));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__vAdd_mask0__DOT__s0_add0_next 
        = (0x3fU & ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__vAdd_mask0__DOT__s0_add0_next) 
                    + (1U & (IData)((vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__s0_mask 
                                     >> 0x2cU)))));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__vAdd_mask0__DOT__s0_add0_next 
        = (0x3fU & ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__vAdd_mask0__DOT__s0_add0_next) 
                    + (1U & (IData)((vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__s0_mask 
                                     >> 0x2dU)))));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__vAdd_mask0__DOT__s0_add0_next 
        = (0x3fU & ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__vAdd_mask0__DOT__s0_add0_next) 
                    + (1U & (IData)((vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__s0_mask 
                                     >> 0x2eU)))));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__vAdd_mask0__DOT__s0_add0_next 
        = (0x3fU & ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__vAdd_mask0__DOT__s0_add0_next) 
                    + (1U & (IData)((vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__s0_mask 
                                     >> 0x2fU)))));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__vAdd_mask0__DOT__s0_add0_next 
        = (0x3fU & ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__vAdd_mask0__DOT__s0_add0_next) 
                    + (1U & (IData)((vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__s0_mask 
                                     >> 0x30U)))));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__vAdd_mask0__DOT__s0_add0_next 
        = (0x3fU & ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__vAdd_mask0__DOT__s0_add0_next) 
                    + (1U & (IData)((vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__s0_mask 
                                     >> 0x31U)))));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__vAdd_mask0__DOT__s0_add0_next 
        = (0x3fU & ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__vAdd_mask0__DOT__s0_add0_next) 
                    + (1U & (IData)((vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__s0_mask 
                                     >> 0x32U)))));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__vAdd_mask0__DOT__s0_add0_next 
        = (0x3fU & ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__vAdd_mask0__DOT__s0_add0_next) 
                    + (1U & (IData)((vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__s0_mask 
                                     >> 0x33U)))));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__vAdd_mask0__DOT__s0_add0_next 
        = (0x3fU & ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__vAdd_mask0__DOT__s0_add0_next) 
                    + (1U & (IData)((vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__s0_mask 
                                     >> 0x34U)))));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__vAdd_mask0__DOT__s0_add0_next 
        = (0x3fU & ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__vAdd_mask0__DOT__s0_add0_next) 
                    + (1U & (IData)((vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__s0_mask 
                                     >> 0x35U)))));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__vAdd_mask0__DOT__s0_add0_next 
        = (0x3fU & ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__vAdd_mask0__DOT__s0_add0_next) 
                    + (1U & (IData)((vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__s0_mask 
                                     >> 0x36U)))));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__vAdd_mask0__DOT__s0_add0_next 
        = (0x3fU & ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__vAdd_mask0__DOT__s0_add0_next) 
                    + (1U & (IData)((vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__s0_mask 
                                     >> 0x37U)))));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__vAdd_mask0__DOT__s0_add0_next 
        = (0x3fU & ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__vAdd_mask0__DOT__s0_add0_next) 
                    + (1U & (IData)((vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__s0_mask 
                                     >> 0x38U)))));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__vAdd_mask0__DOT__s0_add0_next 
        = (0x3fU & ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__vAdd_mask0__DOT__s0_add0_next) 
                    + (1U & (IData)((vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__s0_mask 
                                     >> 0x39U)))));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__vAdd_mask0__DOT__s0_add0_next 
        = (0x3fU & ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__vAdd_mask0__DOT__s0_add0_next) 
                    + (1U & (IData)((vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__s0_mask 
                                     >> 0x3aU)))));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__vAdd_mask0__DOT__s0_add0_next 
        = (0x3fU & ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__vAdd_mask0__DOT__s0_add0_next) 
                    + (1U & (IData)((vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__s0_mask 
                                     >> 0x3bU)))));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__vAdd_mask0__DOT__s0_add0_next 
        = (0x3fU & ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__vAdd_mask0__DOT__s0_add0_next) 
                    + (1U & (IData)((vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__s0_mask 
                                     >> 0x3cU)))));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__vAdd_mask0__DOT__s0_add0_next 
        = (0x3fU & ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__vAdd_mask0__DOT__s0_add0_next) 
                    + (1U & (IData)((vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__s0_mask 
                                     >> 0x3dU)))));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__vAdd_mask0__DOT__s0_add0_next 
        = (0x3fU & ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__vAdd_mask0__DOT__s0_add0_next) 
                    + (1U & (IData)((vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__s0_mask 
                                     >> 0x3eU)))));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__vAdd_mask0__DOT__s0_add0_next 
        = (0x3fU & ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__vAdd_mask0__DOT__s0_add0_next) 
                    + (1U & (IData)((vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__alu__DOT__mask__DOT__vFirstPopc0__DOT__s0_mask 
                                     >> 0x3fU)))));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src2__DOT____VdfgTmp_h79cacbbc__0 
        = ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src2__DOT__curr_off) 
           != (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src2__DOT__max_off));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src2__DOT____VdfgTmp_h43d852dd__0 
        = ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src2__DOT__curr_off) 
           == (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_src2__DOT__max_off));
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk1__DOT__store_axi_ar_input_to_output = 0U;
    if (vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk1__DOT__s_axi_arready_reg) {
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk1__DOT__store_axi_ar_input_to_output = 1U;
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT____VdfgTmp_h374469b8__0 
            = vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__a_arb_inst__DOT__grant_valid_reg;
    } else {
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT____VdfgTmp_h374469b8__0 = 0U;
    }
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk1__DOT__store_axi_aw_input_to_output = 0U;
    if (vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk1__DOT__s_axi_awready_reg) {
        vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk1__DOT__store_axi_aw_input_to_output = 1U;
    }
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_dest__DOT____VdfgTmp_h8e9ef457__0 
        = ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_dest__DOT__curr_reg) 
           != (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_dest__DOT__max_reg));
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT____VdfgTmp_h10656024__0 
        = (1U & ((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__m_axi_avalid_reg) 
                 << (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__m_select_reg)));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_dest__DOT____VdfgTmp_h79cacbbc__0 
        = ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_dest__DOT__curr_off) 
           != (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_dest__DOT__max_off));
    vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_dest__DOT____VdfgTmp_h43d852dd__0 
        = ((IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_dest__DOT__curr_off) 
           == (IData)(vlSelf->cva5_sim__DOT__x_rvv_proc_main__DOT__agu_dest__DOT__max_off));
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT____VdfgTmp_h10656024__0 
        = (1U & ((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__m_axi_avalid_reg) 
                 << (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__1__KET____DOT__addr_inst__DOT__m_select_reg)));
    vlSelf->ddr_axi_arlen = vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk1__DOT__m_axi_arlen_reg;
    vlSelf->ddr_axi_arcache = vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk1__DOT__m_axi_arcache_reg;
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__m_axi_arcache_reg 
        = vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__m_axi_arcache_next;
    vlSelf->ddr_axi_arsize = vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk1__DOT__m_axi_arsize_reg;
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__m_axi_arsize_reg 
        = vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_rd_inst__DOT__m_axi_arsize_next;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT____VdfgTmp_h274b4b5e__0 
        = (1U & ((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__m_axi_avalid_reg) 
                 << (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_rd_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__m_select_reg)));
    vlSelf->ddr_axi_awcache = vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk1__DOT__m_axi_awcache_reg;
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__m_axi_awcache_reg 
        = vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__m_axi_awcache_next;
    vlSelf->ddr_axi_awburst = vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk1__DOT__m_axi_awburst_reg;
    vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__m_axi_awburst_reg 
        = vlSelf->cva5_sim__DOT__x_axi_adapter__DOT__axi_adapter_wr_inst__DOT__m_axi_awburst_next;
    vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT____VdfgTmp_h274b4b5e__0 
        = (1U & ((IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__m_axi_avalid_reg) 
                 << (IData)(vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__s_ifaces__BRA__0__KET____DOT__addr_inst__DOT__m_select_reg)));
    vlSelf->ddr_axi_awsize = vlSelf->cva5_sim__DOT__x_axi_crossbar__DOT__axi_crossbar_wr_inst__DOT__m_ifaces__BRA__0__KET____DOT__reg_inst__DOT__genblk1__DOT__m_axi_awsize_reg;
}
