<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Full_UART_Engine.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="proj4_UART_Engine.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="proj4_UART_Engine.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="proj4_UART_Engine.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="proj4_UART_Engine.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="proj4_UART_Engine.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="proj4_UART_Engine.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="proj4_UART_Engine.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="proj4_UART_Engine.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="proj4_UART_Engine.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="proj4_UART_Engine.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="proj4_UART_Engine.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="proj4_UART_Engine.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="proj4_UART_Engine.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="proj4_UART_Engine.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="proj4_UART_Engine.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="proj4_UART_Engine.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="proj4_UART_Engine.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="proj4_UART_Engine.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="proj4_UART_Engine.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="proj4_UART_Engine.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="proj4_UART_Engine_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="proj4_UART_Engine_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="proj4_UART_Engine_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="proj4_UART_Engine_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="proj4_UART_Engine_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="proj4_UART_Engine_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="proj4_UART_Engine_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="proj4_UART_Engine_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="proj4_UART_Engine_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="proj4_UART_Engine_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="proj4_UART_Engine_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="proj4_UART_Engine_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="proj4_UART_Engine_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="proj4_UART_Engine_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="proj4_UART_Engine_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="proj4_uart_engine.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="proj4_uart_engine.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="proj4_uart_engine.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="receive_engine_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="receive_engine_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="receive_engine_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1447787856" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1447787856">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1490943902" xil_pn:in_ck="6942483412787852260" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1490943902">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="src/UART_FUL.V"/>
      <outfile xil_pn:name="src/UART_RX.V"/>
      <outfile xil_pn:name="src/display_controller.v"/>
      <outfile xil_pn:name="src/embedded_kcpsm3.v"/>
      <outfile xil_pn:name="src/kcpsm3.v"/>
      <outfile xil_pn:name="src/led_controller.v"/>
      <outfile xil_pn:name="src/proj4_UART_Engine.v"/>
      <outfile xil_pn:name="src/proj4_UART_Engine_tb.v"/>
      <outfile xil_pn:name="src/receive_engine.v"/>
      <outfile xil_pn:name="src/receive_engine_tb.v"/>
      <outfile xil_pn:name="src/synch_reset.v"/>
      <outfile xil_pn:name="src/transmit_engine.v"/>
      <outfile xil_pn:name="src/transmit_engine_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1447787856" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="778384227003880164" xil_pn:start_ts="1447787856">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1447787856" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-4875298085300417498" xil_pn:start_ts="1447787856">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1490943902" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-3907652913805467810" xil_pn:start_ts="1490943902">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1490943902" xil_pn:in_ck="6942483412787852260" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1490943902">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="src/UART_FUL.V"/>
      <outfile xil_pn:name="src/UART_RX.V"/>
      <outfile xil_pn:name="src/display_controller.v"/>
      <outfile xil_pn:name="src/embedded_kcpsm3.v"/>
      <outfile xil_pn:name="src/kcpsm3.v"/>
      <outfile xil_pn:name="src/led_controller.v"/>
      <outfile xil_pn:name="src/proj4_UART_Engine.v"/>
      <outfile xil_pn:name="src/proj4_UART_Engine_tb.v"/>
      <outfile xil_pn:name="src/receive_engine.v"/>
      <outfile xil_pn:name="src/receive_engine_tb.v"/>
      <outfile xil_pn:name="src/synch_reset.v"/>
      <outfile xil_pn:name="src/transmit_engine.v"/>
      <outfile xil_pn:name="src/transmit_engine_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1490943907" xil_pn:in_ck="6942483412787852260" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-385525985263966903" xil_pn:start_ts="1490943902">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="receive_engine_tb_beh.prj"/>
      <outfile xil_pn:name="receive_engine_tb_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1490943907" xil_pn:in_ck="-7846966982980491524" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-4285587952243329972" xil_pn:start_ts="1490943907">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="receive_engine_tb_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1447753466" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1447753466">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1447753466" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-5171541060641500264" xil_pn:start_ts="1447753466">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1447753466" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-3907652913805467810" xil_pn:start_ts="1447753466">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1447753466" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1447753466">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1447753466" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-272027276006542826" xil_pn:start_ts="1447753466">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1447753466" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1447753466">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1447753466" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="6220902846745233320" xil_pn:start_ts="1447753466">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1447788753" xil_pn:in_ck="4615327394623020816" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="305602329209050929" xil_pn:start_ts="1447788731">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="proj4_UART_Engine.lso"/>
      <outfile xil_pn:name="proj4_UART_Engine.ngc"/>
      <outfile xil_pn:name="proj4_UART_Engine.ngr"/>
      <outfile xil_pn:name="proj4_UART_Engine.prj"/>
      <outfile xil_pn:name="proj4_UART_Engine.stx"/>
      <outfile xil_pn:name="proj4_UART_Engine.syr"/>
      <outfile xil_pn:name="proj4_UART_Engine.xst"/>
      <outfile xil_pn:name="proj4_UART_Engine_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1447753487" xil_pn:in_ck="6798764471047479255" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-3551995468671560255" xil_pn:start_ts="1447753487">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1447788762" xil_pn:in_ck="-3266175286525224772" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="4933830134380990465" xil_pn:start_ts="1447788753">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="proj4_UART_Engine.bld"/>
      <outfile xil_pn:name="proj4_UART_Engine.ngd"/>
      <outfile xil_pn:name="proj4_UART_Engine_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1447788771" xil_pn:in_ck="-3266175286525224771" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-5849673150125579957" xil_pn:start_ts="1447788762">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="proj4_UART_Engine.pcf"/>
      <outfile xil_pn:name="proj4_UART_Engine_map.map"/>
      <outfile xil_pn:name="proj4_UART_Engine_map.mrp"/>
      <outfile xil_pn:name="proj4_UART_Engine_map.ncd"/>
      <outfile xil_pn:name="proj4_UART_Engine_map.ngm"/>
      <outfile xil_pn:name="proj4_UART_Engine_map.xrpt"/>
      <outfile xil_pn:name="proj4_UART_Engine_summary.xml"/>
      <outfile xil_pn:name="proj4_UART_Engine_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1447788801" xil_pn:in_ck="3011884263646559830" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-5563652517805085498" xil_pn:start_ts="1447788771">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="proj4_UART_Engine.ncd"/>
      <outfile xil_pn:name="proj4_UART_Engine.pad"/>
      <outfile xil_pn:name="proj4_UART_Engine.par"/>
      <outfile xil_pn:name="proj4_UART_Engine.ptwx"/>
      <outfile xil_pn:name="proj4_UART_Engine.unroutes"/>
      <outfile xil_pn:name="proj4_UART_Engine.xpi"/>
      <outfile xil_pn:name="proj4_UART_Engine_pad.csv"/>
      <outfile xil_pn:name="proj4_UART_Engine_pad.txt"/>
      <outfile xil_pn:name="proj4_UART_Engine_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1447788832" xil_pn:in_ck="-3529983145993032702" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="2969983391363831627" xil_pn:start_ts="1447788801">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="proj4_UART_Engine.ut"/>
      <outfile xil_pn:name="proj4_uart_engine.bgn"/>
      <outfile xil_pn:name="proj4_uart_engine.bit"/>
      <outfile xil_pn:name="proj4_uart_engine.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1447788801" xil_pn:in_ck="-3266175286525224903" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1447788796">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="proj4_UART_Engine.twr"/>
      <outfile xil_pn:name="proj4_UART_Engine.twx"/>
    </transform>
  </transforms>

</generated_project>
