
mcp794xx_rtc_avr4808.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000004c  00802800  00006c27  00006cdb  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         0000563a  00000000  00000000  000000b4  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000015ed  0000963a  0000563a  000056ee  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .bss          00000143  0080284c  0080284c  00006d27  2**0
                  ALLOC
  4 .comment      0000005c  00000000  00000000  00006d27  2**0
                  CONTENTS, READONLY
  5 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00006d84  2**2
                  CONTENTS, READONLY
  6 .debug_aranges 000007a8  00000000  00000000  00006dc8  2**3
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   0000d7d2  00000000  00000000  00007570  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000035d7  00000000  00000000  00014d42  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   000050bd  00000000  00000000  00018319  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00001c64  00000000  00000000  0001d3d8  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    000042de  00000000  00000000  0001f03c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00009164  00000000  00000000  0002331a  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 000006e0  00000000  00000000  0002c47e  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 e4 00 	jmp	0x1c8	; 0x1c8 <__ctors_end>
       4:	0c 94 01 01 	jmp	0x202	; 0x202 <__bad_interrupt>
       8:	0c 94 01 01 	jmp	0x202	; 0x202 <__bad_interrupt>
       c:	0c 94 01 01 	jmp	0x202	; 0x202 <__bad_interrupt>
      10:	0c 94 01 01 	jmp	0x202	; 0x202 <__bad_interrupt>
      14:	0c 94 01 01 	jmp	0x202	; 0x202 <__bad_interrupt>
      18:	0c 94 01 01 	jmp	0x202	; 0x202 <__bad_interrupt>
      1c:	0c 94 01 01 	jmp	0x202	; 0x202 <__bad_interrupt>
      20:	0c 94 01 01 	jmp	0x202	; 0x202 <__bad_interrupt>
      24:	0c 94 01 01 	jmp	0x202	; 0x202 <__bad_interrupt>
      28:	0c 94 01 01 	jmp	0x202	; 0x202 <__bad_interrupt>
      2c:	0c 94 01 01 	jmp	0x202	; 0x202 <__bad_interrupt>
      30:	0c 94 01 01 	jmp	0x202	; 0x202 <__bad_interrupt>
      34:	0c 94 01 01 	jmp	0x202	; 0x202 <__bad_interrupt>
      38:	0c 94 01 01 	jmp	0x202	; 0x202 <__bad_interrupt>
      3c:	0c 94 01 01 	jmp	0x202	; 0x202 <__bad_interrupt>
      40:	0c 94 01 01 	jmp	0x202	; 0x202 <__bad_interrupt>
      44:	0c 94 01 01 	jmp	0x202	; 0x202 <__bad_interrupt>
      48:	0c 94 01 01 	jmp	0x202	; 0x202 <__bad_interrupt>
      4c:	0c 94 01 01 	jmp	0x202	; 0x202 <__bad_interrupt>
      50:	0c 94 01 01 	jmp	0x202	; 0x202 <__bad_interrupt>
      54:	0c 94 01 01 	jmp	0x202	; 0x202 <__bad_interrupt>
      58:	0c 94 01 01 	jmp	0x202	; 0x202 <__bad_interrupt>
      5c:	0c 94 01 01 	jmp	0x202	; 0x202 <__bad_interrupt>
      60:	0c 94 01 01 	jmp	0x202	; 0x202 <__bad_interrupt>
      64:	0c 94 01 01 	jmp	0x202	; 0x202 <__bad_interrupt>
      68:	0c 94 01 01 	jmp	0x202	; 0x202 <__bad_interrupt>
      6c:	0c 94 01 01 	jmp	0x202	; 0x202 <__bad_interrupt>
      70:	0c 94 01 01 	jmp	0x202	; 0x202 <__bad_interrupt>
      74:	0c 94 01 01 	jmp	0x202	; 0x202 <__bad_interrupt>
      78:	0c 94 01 01 	jmp	0x202	; 0x202 <__bad_interrupt>
      7c:	0c 94 01 01 	jmp	0x202	; 0x202 <__bad_interrupt>
      80:	0c 94 01 01 	jmp	0x202	; 0x202 <__bad_interrupt>
      84:	0c 94 01 01 	jmp	0x202	; 0x202 <__bad_interrupt>
      88:	0c 94 01 01 	jmp	0x202	; 0x202 <__bad_interrupt>
      8c:	0c 94 01 01 	jmp	0x202	; 0x202 <__bad_interrupt>
      90:	e5 01       	movw	r28, r10
      92:	d9 01       	movw	r26, r18
      94:	f7 01       	movw	r30, r14
      96:	5d 02       	muls	r21, r29
      98:	c7 02       	muls	r28, r23
      9a:	f9 02       	muls	r31, r25
      9c:	d9 01       	movw	r26, r18
      9e:	ff 02       	muls	r31, r31
      a0:	da 03       	fmulsu	r21, r18
      a2:	94 03       	fmuls	r17, r20
      a4:	0e 04       	cpc	r0, r14
      a6:	16 04       	cpc	r1, r6
      a8:	6b 04       	cpc	r6, r11
      aa:	1c 04       	cpc	r1, r12
      ac:	a5 04       	cpc	r10, r5
      ae:	cd 04       	cpc	r12, r13
      b0:	d9 01       	movw	r26, r18
      b2:	54 03       	mulsu	r21, r20
      b4:	a4 02       	muls	r26, r20
      b6:	5d 17       	cp	r21, r29
      b8:	62 17       	cp	r22, r18
      ba:	7f 17       	cp	r23, r31
      bc:	9b 17       	cp	r25, r27
      be:	a0 17       	cp	r26, r16
      c0:	a5 17       	cp	r26, r21
      c2:	aa 17       	cp	r26, r26
      c4:	c6 17       	cp	r28, r22

000000c6 <__trampolines_end>:
      c6:	6e 61       	ori	r22, 0x1E	; 30
      c8:	6e 00       	.word	0x006e	; ????

000000ca <__c.2332>:
      ca:	69 6e 66 00 00 40 7a 10 f3 5a 00 a0 72 4e 18 09     inf..@z..Z..rN..
      da:	00 10 a5 d4 e8 00 00 e8 76 48 17 00 00 e4 0b 54     ........vH.....T
      ea:	02 00 00 ca 9a 3b 00 00 00 e1 f5 05 00 00 80 96     .....;..........
      fa:	98 00 00 00 40 42 0f 00 00 00 a0 86 01 00 00 00     ....@B..........
     10a:	10 27 00 00 00 00 e8 03 00 00 00 00 64 00 00 00     .'..........d...
     11a:	00 00 0a 00 00 00 00 00 01 00 00 00 00 00 2c 76     ..............,v
     12a:	d8 88 dc 67 4f 08 23 df c1 df ae 59 e1 b1 b7 96     ...gO.#....Y....
     13a:	e5 e3 e4 53 c6 3a e6 51 99 76 96 e8 e6 c2 84 26     ...S.:.Q.v.....&
     14a:	eb 89 8c 9b 62 ed 40 7c 6f fc ef bc 9c 9f 40 f2     ....b.@|o.....@.
     15a:	ba a5 6f a5 f4 90 05 5a 2a f7 5c 93 6b 6c f9 67     ..o....Z*.\.kl.g
     16a:	6d c1 1b fc e0 e4 0d 47 fe f5 20 e6 b5 00 d0 ed     m......G.. .....
     17a:	90 2e 03 00 94 35 77 05 00 80 84 1e 08 00 00 20     .....5w........ 
     18a:	4e 0a 00 00 00 c8 0c 33 33 33 33 0f 98 6e 12 83     N......3333..n..
     19a:	11 41 ef 8d 21 14 89 3b e6 55 16 cf fe e6 db 18     .A..!..;.U......
     1aa:	d1 84 4b 38 1b f7 7c 1d 90 1d a4 bb e4 24 20 32     ..K8..|......$ 2
     1ba:	84 72 5e 22 81 00 c9 f1 24 ec a1 e5 3d 27           .r^"....$...='

000001c8 <__ctors_end>:
     1c8:	11 24       	eor	r1, r1
     1ca:	1f be       	out	0x3f, r1	; 63
     1cc:	cf ef       	ldi	r28, 0xFF	; 255
     1ce:	cd bf       	out	0x3d, r28	; 61
     1d0:	df e3       	ldi	r29, 0x3F	; 63
     1d2:	de bf       	out	0x3e, r29	; 62

000001d4 <__do_copy_data>:
     1d4:	18 e2       	ldi	r17, 0x28	; 40
     1d6:	a0 e0       	ldi	r26, 0x00	; 0
     1d8:	b8 e2       	ldi	r27, 0x28	; 40
     1da:	e7 e2       	ldi	r30, 0x27	; 39
     1dc:	fc e6       	ldi	r31, 0x6C	; 108
     1de:	02 c0       	rjmp	.+4      	; 0x1e4 <__do_copy_data+0x10>
     1e0:	05 90       	lpm	r0, Z+
     1e2:	0d 92       	st	X+, r0
     1e4:	ac 34       	cpi	r26, 0x4C	; 76
     1e6:	b1 07       	cpc	r27, r17
     1e8:	d9 f7       	brne	.-10     	; 0x1e0 <__do_copy_data+0xc>

000001ea <__do_clear_bss>:
     1ea:	29 e2       	ldi	r18, 0x29	; 41
     1ec:	ac e4       	ldi	r26, 0x4C	; 76
     1ee:	b8 e2       	ldi	r27, 0x28	; 40
     1f0:	01 c0       	rjmp	.+2      	; 0x1f4 <.do_clear_bss_start>

000001f2 <.do_clear_bss_loop>:
     1f2:	1d 92       	st	X+, r1

000001f4 <.do_clear_bss_start>:
     1f4:	af 38       	cpi	r26, 0x8F	; 143
     1f6:	b2 07       	cpc	r27, r18
     1f8:	e1 f7       	brne	.-8      	; 0x1f2 <.do_clear_bss_loop>
     1fa:	0e 94 06 01 	call	0x20c	; 0x20c <main>
     1fe:	0c 94 1b 2b 	jmp	0x5636	; 0x5636 <_exit>

00000202 <__bad_interrupt>:
     202:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000206 <atmel_start_init>:
/**
 * Initializes MCU, drivers and middleware in the project
 **/
void atmel_start_init(void)
{
	system_init();
     206:	0e 94 12 1f 	call	0x3e24	; 0x3e24 <system_init>
     20a:	08 95       	ret

0000020c <main>:
uint8_t *pSram_data_write;

int main(void)
{
	/* Initializes MCU, drivers and middle-ware */
	atmel_start_init();
     20c:	0e 94 03 01 	call	0x206	; 0x206 <atmel_start_init>
	printf("test device");
     210:	8a e3       	ldi	r24, 0x3A	; 58
     212:	96 e9       	ldi	r25, 0x96	; 150
     214:	9f 93       	push	r25
     216:	8f 93       	push	r24
     218:	0e 94 7b 2a 	call	0x54f6	; 0x54f6 <printf>
	
	err = mcp794xx_basic_initialize(MCP79412_VARIANT);                               /**< initialize device driver  passing in the correct variant*/
     21c:	87 e0       	ldi	r24, 0x07	; 7
     21e:	0e 94 0d 1c 	call	0x381a	; 0x381a <mcp794xx_basic_initialize>
	if(err != MCP794XX_DRV_OK){
     222:	0f 90       	pop	r0
     224:	0f 90       	pop	r0
     226:	88 23       	and	r24, r24
     228:	61 f0       	breq	.+24     	; 0x242 <main+0x36>
		mcp794xx_interface_debug_print("initialize failed, error code: %d\r", err);
     22a:	1f 92       	push	r1
     22c:	8f 93       	push	r24
     22e:	86 e4       	ldi	r24, 0x46	; 70
     230:	96 e9       	ldi	r25, 0x96	; 150
     232:	9f 93       	push	r25
     234:	8f 93       	push	r24
     236:	0e 94 26 1e 	call	0x3c4c	; 0x3c4c <mcp794xx_interface_debug_print>
     23a:	0f 90       	pop	r0
     23c:	0f 90       	pop	r0
     23e:	0f 90       	pop	r0
     240:	0f 90       	pop	r0
	}
	err = mcp794xx_info(&mcp794xx_handler);
     242:	8c e4       	ldi	r24, 0x4C	; 76
     244:	98 e2       	ldi	r25, 0x28	; 40
     246:	0e 94 b1 1b 	call	0x3762	; 0x3762 <mcp794xx_info>

	mcp794xx_interface_debug_print("Chip name :\t%s\n\r", mcp794xx_handler.info.chip_name);
     24a:	80 e6       	ldi	r24, 0x60	; 96
     24c:	98 e2       	ldi	r25, 0x28	; 40
     24e:	9f 93       	push	r25
     250:	8f 93       	push	r24
     252:	89 e6       	ldi	r24, 0x69	; 105
     254:	96 e9       	ldi	r25, 0x96	; 150
     256:	9f 93       	push	r25
     258:	8f 93       	push	r24
     25a:	0e 94 26 1e 	call	0x3c4c	; 0x3c4c <mcp794xx_interface_debug_print>
	mcp794xx_interface_debug_print("Manufacturer: \t%s\n\r",  mcp794xx_handler.info.manufacturer_name);
     25e:	8a e6       	ldi	r24, 0x6A	; 106
     260:	98 e2       	ldi	r25, 0x28	; 40
     262:	9f 93       	push	r25
     264:	8f 93       	push	r24
     266:	8a e7       	ldi	r24, 0x7A	; 122
     268:	96 e9       	ldi	r25, 0x96	; 150
     26a:	9f 93       	push	r25
     26c:	8f 93       	push	r24
     26e:	0e 94 26 1e 	call	0x3c4c	; 0x3c4c <mcp794xx_interface_debug_print>

	mcp794xx_interface_debug_print("Interface: \t%s\n\r",  mcp794xx_handler.info.interface);
     272:	83 e8       	ldi	r24, 0x83	; 131
     274:	98 e2       	ldi	r25, 0x28	; 40
     276:	9f 93       	push	r25
     278:	8f 93       	push	r24
     27a:	8e e8       	ldi	r24, 0x8E	; 142
     27c:	96 e9       	ldi	r25, 0x96	; 150
     27e:	9f 93       	push	r25
     280:	8f 93       	push	r24
     282:	0e 94 26 1e 	call	0x3c4c	; 0x3c4c <mcp794xx_interface_debug_print>
	mcp794xx_interface_debug_print("Supply voltage max : \t%0.2fV\n\r",  mcp794xx_handler.info.supply_voltage_max_v);
     286:	cc e4       	ldi	r28, 0x4C	; 76
     288:	d8 e2       	ldi	r29, 0x28	; 40
     28a:	ec e8       	ldi	r30, 0x8C	; 140
     28c:	f8 e2       	ldi	r31, 0x28	; 40
     28e:	80 81       	ld	r24, Z
     290:	91 81       	ldd	r25, Z+1	; 0x01
     292:	22 81       	ldd	r18, Z+2	; 0x02
     294:	33 81       	ldd	r19, Z+3	; 0x03
     296:	3f 93       	push	r19
     298:	2f 93       	push	r18
     29a:	9f 93       	push	r25
     29c:	8f 93       	push	r24
     29e:	8f e9       	ldi	r24, 0x9F	; 159
     2a0:	96 e9       	ldi	r25, 0x96	; 150
     2a2:	9f 93       	push	r25
     2a4:	8f 93       	push	r24
     2a6:	0e 94 26 1e 	call	0x3c4c	; 0x3c4c <mcp794xx_interface_debug_print>
	mcp794xx_interface_debug_print("Supply voltage min: \t%0.2fV\n\r",  mcp794xx_handler.info.supply_voltage_min_v);
     2aa:	8c ad       	ldd	r24, Y+60	; 0x3c
     2ac:	9d ad       	ldd	r25, Y+61	; 0x3d
     2ae:	2e ad       	ldd	r18, Y+62	; 0x3e
     2b0:	3f ad       	ldd	r19, Y+63	; 0x3f
     2b2:	3f 93       	push	r19
     2b4:	2f 93       	push	r18
     2b6:	9f 93       	push	r25
     2b8:	8f 93       	push	r24
     2ba:	8e eb       	ldi	r24, 0xBE	; 190
     2bc:	96 e9       	ldi	r25, 0x96	; 150
     2be:	9f 93       	push	r25
     2c0:	8f 93       	push	r24
     2c2:	0e 94 26 1e 	call	0x3c4c	; 0x3c4c <mcp794xx_interface_debug_print>
	mcp794xx_interface_debug_print("Maximum current: \t%0.1fmA\n\r",  mcp794xx_handler.info.max_current_ma);
     2c6:	e0 e9       	ldi	r30, 0x90	; 144
     2c8:	f8 e2       	ldi	r31, 0x28	; 40
     2ca:	80 81       	ld	r24, Z
     2cc:	91 81       	ldd	r25, Z+1	; 0x01
     2ce:	22 81       	ldd	r18, Z+2	; 0x02
     2d0:	33 81       	ldd	r19, Z+3	; 0x03
     2d2:	3f 93       	push	r19
     2d4:	2f 93       	push	r18
     2d6:	9f 93       	push	r25
     2d8:	8f 93       	push	r24
     2da:	8c ed       	ldi	r24, 0xDC	; 220
     2dc:	96 e9       	ldi	r25, 0x96	; 150
     2de:	9f 93       	push	r25
     2e0:	8f 93       	push	r24
     2e2:	0e 94 26 1e 	call	0x3c4c	; 0x3c4c <mcp794xx_interface_debug_print>
	mcp794xx_interface_debug_print("Temperature Max: \t%.1fC\n\r",  mcp794xx_handler.info.temperature_max);
     2e6:	e8 e9       	ldi	r30, 0x98	; 152
     2e8:	f8 e2       	ldi	r31, 0x28	; 40
     2ea:	80 81       	ld	r24, Z
     2ec:	91 81       	ldd	r25, Z+1	; 0x01
     2ee:	22 81       	ldd	r18, Z+2	; 0x02
     2f0:	33 81       	ldd	r19, Z+3	; 0x03
     2f2:	3f 93       	push	r19
     2f4:	2f 93       	push	r18
     2f6:	9f 93       	push	r25
     2f8:	8f 93       	push	r24
     2fa:	88 ef       	ldi	r24, 0xF8	; 248
     2fc:	96 e9       	ldi	r25, 0x96	; 150
     2fe:	9f 93       	push	r25
     300:	8f 93       	push	r24
     302:	0e 94 26 1e 	call	0x3c4c	; 0x3c4c <mcp794xx_interface_debug_print>
	mcp794xx_interface_debug_print("Temperature Min: \t%.1fC\n\r",  mcp794xx_handler.info.temperature_min);
     306:	e4 e9       	ldi	r30, 0x94	; 148
     308:	f8 e2       	ldi	r31, 0x28	; 40
     30a:	80 81       	ld	r24, Z
     30c:	91 81       	ldd	r25, Z+1	; 0x01
     30e:	22 81       	ldd	r18, Z+2	; 0x02
     310:	33 81       	ldd	r19, Z+3	; 0x03
     312:	4d b7       	in	r20, 0x3d	; 61
     314:	5e b7       	in	r21, 0x3e	; 62
     316:	4c 5d       	subi	r20, 0xDC	; 220
     318:	5f 4f       	sbci	r21, 0xFF	; 255
     31a:	4d bf       	out	0x3d, r20	; 61
     31c:	5e bf       	out	0x3e, r21	; 62
     31e:	3f 93       	push	r19
     320:	2f 93       	push	r18
     322:	9f 93       	push	r25
     324:	8f 93       	push	r24
     326:	82 e1       	ldi	r24, 0x12	; 18
     328:	97 e9       	ldi	r25, 0x97	; 151
     32a:	9f 93       	push	r25
     32c:	8f 93       	push	r24
     32e:	0e 94 26 1e 	call	0x3c4c	; 0x3c4c <mcp794xx_interface_debug_print>
	mcp794xx_interface_debug_print("Driver version: \tV%.1f.%.2d\n\r", ( mcp794xx_handler.info.driver_version / 1000), (uint8_t)( mcp794xx_handler.info.driver_version - (uint8_t)( mcp794xx_handler.info.driver_version / 100)*100));
     332:	c0 90 9e 28 	lds	r12, 0x289E	; 0x80289e <__data_end+0x52>
     336:	d0 90 9f 28 	lds	r13, 0x289F	; 0x80289f <__data_end+0x53>
     33a:	e0 90 a0 28 	lds	r14, 0x28A0	; 0x8028a0 <__data_end+0x54>
     33e:	f0 90 a1 28 	lds	r15, 0x28A1	; 0x8028a1 <__data_end+0x55>
     342:	20 e0       	ldi	r18, 0x00	; 0
     344:	30 e0       	ldi	r19, 0x00	; 0
     346:	48 ec       	ldi	r20, 0xC8	; 200
     348:	52 e4       	ldi	r21, 0x42	; 66
     34a:	c7 01       	movw	r24, r14
     34c:	b6 01       	movw	r22, r12
     34e:	0e 94 c3 21 	call	0x4386	; 0x4386 <__divsf3>
     352:	0e 94 3c 22 	call	0x4478	; 0x4478 <__fixunssfsi>
     356:	54 e6       	ldi	r21, 0x64	; 100
     358:	65 9f       	mul	r22, r21
     35a:	b0 01       	movw	r22, r0
     35c:	11 24       	eor	r1, r1
     35e:	07 2e       	mov	r0, r23
     360:	00 0c       	add	r0, r0
     362:	88 0b       	sbc	r24, r24
     364:	99 0b       	sbc	r25, r25
     366:	0e 94 6d 22 	call	0x44da	; 0x44da <__floatsisf>
     36a:	9b 01       	movw	r18, r22
     36c:	ac 01       	movw	r20, r24
     36e:	c7 01       	movw	r24, r14
     370:	b6 01       	movw	r22, r12
     372:	0e 94 3f 21 	call	0x427e	; 0x427e <__subsf3>
     376:	0e 94 3c 22 	call	0x4478	; 0x4478 <__fixunssfsi>
     37a:	c6 2f       	mov	r28, r22
     37c:	20 e0       	ldi	r18, 0x00	; 0
     37e:	30 e0       	ldi	r19, 0x00	; 0
     380:	4a e7       	ldi	r20, 0x7A	; 122
     382:	54 e4       	ldi	r21, 0x44	; 68
     384:	c7 01       	movw	r24, r14
     386:	b6 01       	movw	r22, r12
     388:	0e 94 c3 21 	call	0x4386	; 0x4386 <__divsf3>
     38c:	1f 92       	push	r1
     38e:	cf 93       	push	r28
     390:	9f 93       	push	r25
     392:	8f 93       	push	r24
     394:	7f 93       	push	r23
     396:	6f 93       	push	r22
     398:	8c e2       	ldi	r24, 0x2C	; 44
     39a:	97 e9       	ldi	r25, 0x97	; 151
     39c:	9f 93       	push	r25
     39e:	8f 93       	push	r24
     3a0:	0e 94 26 1e 	call	0x3c4c	; 0x3c4c <mcp794xx_interface_debug_print>

	test.state = SET_TIME_DATE;
     3a4:	10 92 5e 29 	sts	0x295E, r1	; 0x80295e <test>
     3a8:	8d b7       	in	r24, 0x3d	; 61
     3aa:	9e b7       	in	r25, 0x3e	; 62
     3ac:	0e 96       	adiw	r24, 0x0e	; 14
     3ae:	8d bf       	out	0x3d, r24	; 61
     3b0:	9e bf       	out	0x3e, r25	; 62

	/* Replace with your application code */
	while (1) {
		
		switch((int)test.state)
     3b2:	e0 91 5e 29 	lds	r30, 0x295E	; 0x80295e <test>
     3b6:	8e 2f       	mov	r24, r30
     3b8:	90 e0       	ldi	r25, 0x00	; 0
     3ba:	83 31       	cpi	r24, 0x13	; 19
     3bc:	91 05       	cpc	r25, r1
     3be:	c8 f7       	brcc	.-14     	; 0x3b2 <main+0x1a6>
     3c0:	fc 01       	movw	r30, r24
     3c2:	e8 5b       	subi	r30, 0xB8	; 184
     3c4:	ff 4f       	sbci	r31, 0xFF	; 255
     3c6:	0c 94 7e 27 	jmp	0x4efc	; 0x4efc <__tablejump2__>
		{
			case SET_TIME_DATE :
			{
				mcp794xx_basic_set_time_date(&default_time_date);   							/**< set rtc time and date manually */
     3ca:	80 e1       	ldi	r24, 0x10	; 16
     3cc:	98 e2       	ldi	r25, 0x28	; 40
     3ce:	0e 94 f9 1c 	call	0x39f2	; 0x39f2 <mcp794xx_basic_set_time_date>

				#ifdef USE_COMPILE_TIME_DATE         											/**< set time and date using compile time and date (if this routine fails use default time and date above )*/
				mcp794xx_basic_get_compile_time_date(__TIMESTAMP__, &compile_time_date);	/**< read and convert compile time and date to rtc time object */
     3d2:	6b e7       	ldi	r22, 0x7B	; 123
     3d4:	79 e2       	ldi	r23, 0x29	; 41
     3d6:	8a e4       	ldi	r24, 0x4A	; 74
     3d8:	97 e9       	ldi	r25, 0x97	; 151
     3da:	0e 94 c2 1d 	call	0x3b84	; 0x3b84 <mcp794xx_basic_get_compile_time_date>
				mcp794xx_basic_set_time_date(&compile_time_date);						    /**< set time and date */
     3de:	8b e7       	ldi	r24, 0x7B	; 123
     3e0:	99 e2       	ldi	r25, 0x29	; 41
     3e2:	0e 94 f9 1c 	call	0x39f2	; 0x39f2 <mcp794xx_basic_set_time_date>
				#endif

				test.state = READ_TIME_AND_DATE;
     3e6:	82 e0       	ldi	r24, 0x02	; 2
     3e8:	80 93 5e 29 	sts	0x295E, r24	; 0x80295e <test>
				break;
     3ec:	e2 cf       	rjmp	.-60     	; 0x3b2 <main+0x1a6>
			}

			case READ_TIME_AND_DATE:
			{
				mcp794xx_basic_get_current_time_date(&now);				/**< read current time and date */
     3ee:	8a e3       	ldi	r24, 0x3A	; 58
     3f0:	99 e2       	ldi	r25, 0x29	; 41
     3f2:	0e 94 d1 1c 	call	0x39a2	; 0x39a2 <mcp794xx_basic_get_current_time_date>

				if(now.second != previous_seconds){                     /**< print time every second */
     3f6:	80 91 3f 29 	lds	r24, 0x293F	; 0x80293f <now+0x5>
     3fa:	90 91 44 29 	lds	r25, 0x2944	; 0x802944 <previous_seconds>
     3fe:	89 17       	cp	r24, r25
     400:	c1 f2       	breq	.-80     	; 0x3b2 <main+0x1a6>
					previous_seconds = now.second;
     402:	80 93 44 29 	sts	0x2944, r24	; 0x802944 <previous_seconds>

					/**< print current time and date*/
					mcp794xx_interface_debug_print("Time: %.2d:",now.hour);
     406:	ca e3       	ldi	r28, 0x3A	; 58
     408:	d9 e2       	ldi	r29, 0x29	; 41
     40a:	8b 81       	ldd	r24, Y+3	; 0x03
     40c:	1f 92       	push	r1
     40e:	8f 93       	push	r24
     410:	83 e6       	ldi	r24, 0x63	; 99
     412:	97 e9       	ldi	r25, 0x97	; 151
     414:	9f 93       	push	r25
     416:	8f 93       	push	r24
     418:	0e 94 26 1e 	call	0x3c4c	; 0x3c4c <mcp794xx_interface_debug_print>
					mcp794xx_interface_debug_print("%.2d:",now.minute);
     41c:	8c 81       	ldd	r24, Y+4	; 0x04
     41e:	1f 92       	push	r1
     420:	8f 93       	push	r24
     422:	89 e6       	ldi	r24, 0x69	; 105
     424:	97 e9       	ldi	r25, 0x97	; 151
     426:	9f 93       	push	r25
     428:	8f 93       	push	r24
     42a:	0e 94 26 1e 	call	0x3c4c	; 0x3c4c <mcp794xx_interface_debug_print>
					mcp794xx_interface_debug_print("%.2d",now.second);
     42e:	8d 81       	ldd	r24, Y+5	; 0x05
     430:	1f 92       	push	r1
     432:	8f 93       	push	r24
     434:	8b e7       	ldi	r24, 0x7B	; 123
     436:	97 e9       	ldi	r25, 0x97	; 151
     438:	9f 93       	push	r25
     43a:	8f 93       	push	r24
     43c:	0e 94 26 1e 	call	0x3c4c	; 0x3c4c <mcp794xx_interface_debug_print>
					//	  mcp794xx_interface_debug_print(" %s \n\r",am_pm_array[now.am_pm_indicator]);
					mcp794xx_interface_debug_print("\r\ndate: %s",week_days_arr[now.weekDay]);
     440:	ef 81       	ldd	r30, Y+7	; 0x07
     442:	f0 e0       	ldi	r31, 0x00	; 0
     444:	ee 0f       	add	r30, r30
     446:	ff 1f       	adc	r31, r31
     448:	e6 5d       	subi	r30, 0xD6	; 214
     44a:	f6 46       	sbci	r31, 0x66	; 102
     44c:	81 81       	ldd	r24, Z+1	; 0x01
     44e:	8f 93       	push	r24
     450:	80 81       	ld	r24, Z
     452:	8f 93       	push	r24
     454:	8f e6       	ldi	r24, 0x6F	; 111
     456:	97 e9       	ldi	r25, 0x97	; 151
     458:	9f 93       	push	r25
     45a:	8f 93       	push	r24
     45c:	0e 94 26 1e 	call	0x3c4c	; 0x3c4c <mcp794xx_interface_debug_print>
					mcp794xx_interface_debug_print(" %.2d",now.date);
     460:	8a 81       	ldd	r24, Y+2	; 0x02
     462:	1f 92       	push	r1
     464:	8f 93       	push	r24
     466:	8a e7       	ldi	r24, 0x7A	; 122
     468:	97 e9       	ldi	r25, 0x97	; 151
     46a:	9f 93       	push	r25
     46c:	8f 93       	push	r24
     46e:	0e 94 26 1e 	call	0x3c4c	; 0x3c4c <mcp794xx_interface_debug_print>
					mcp794xx_interface_debug_print(" %s",months_array[now.month]);
     472:	ee 81       	ldd	r30, Y+6	; 0x06
     474:	f0 e0       	ldi	r31, 0x00	; 0
     476:	ee 0f       	add	r30, r30
     478:	ff 1f       	adc	r31, r31
     47a:	e0 5f       	subi	r30, 0xF0	; 240
     47c:	f6 46       	sbci	r31, 0x66	; 102
     47e:	81 81       	ldd	r24, Z+1	; 0x01
     480:	8f 93       	push	r24
     482:	80 81       	ld	r24, Z
     484:	8f 93       	push	r24
     486:	86 e7       	ldi	r24, 0x76	; 118
     488:	97 e9       	ldi	r25, 0x97	; 151
     48a:	9f 93       	push	r25
     48c:	8f 93       	push	r24
     48e:	0e 94 26 1e 	call	0x3c4c	; 0x3c4c <mcp794xx_interface_debug_print>
					mcp794xx_interface_debug_print(" %d \n\r",now.year);
     492:	89 81       	ldd	r24, Y+1	; 0x01
     494:	8f 93       	push	r24
     496:	88 81       	ld	r24, Y
     498:	8f 93       	push	r24
     49a:	80 e8       	ldi	r24, 0x80	; 128
     49c:	97 e9       	ldi	r25, 0x97	; 151
     49e:	9f 93       	push	r25
     4a0:	8f 93       	push	r24
     4a2:	0e 94 26 1e 	call	0x3c4c	; 0x3c4c <mcp794xx_interface_debug_print>
					
					test.state = TEST_ALARM;
     4a6:	83 e0       	ldi	r24, 0x03	; 3
     4a8:	80 93 5e 29 	sts	0x295E, r24	; 0x80295e <test>
     4ac:	4d b7       	in	r20, 0x3d	; 61
     4ae:	5e b7       	in	r21, 0x3e	; 62
     4b0:	44 5e       	subi	r20, 0xE4	; 228
     4b2:	5f 4f       	sbci	r21, 0xFF	; 255
     4b4:	4d bf       	out	0x3d, r20	; 61
     4b6:	5e bf       	out	0x3e, r21	; 62
     4b8:	7c cf       	rjmp	.-264    	; 0x3b2 <main+0x1a6>
				break;
			}

			case TEST_ALARM:
			{
				if(set_alarm_status == false)
     4ba:	80 91 6c 29 	lds	r24, 0x296C	; 0x80296c <set_alarm_status>
     4be:	81 11       	cpse	r24, r1
     4c0:	22 c0       	rjmp	.+68     	; 0x506 <__LOCK_REGION_LENGTH__+0x106>
				{
					set_alarm_status = true;
     4c2:	81 e0       	ldi	r24, 0x01	; 1
     4c4:	80 93 6c 29 	sts	0x296C, r24	; 0x80296c <set_alarm_status>

					mcp794xx_basic_enable_alarm(MCP794XX_ALARM0, MCP794XX_INT_POLARITY_LOW);								/**< enable alarm 0 and set interrupt output polarity logic low*/
     4c8:	60 e0       	ldi	r22, 0x00	; 0
     4ca:	80 e0       	ldi	r24, 0x00	; 0
     4cc:	0e 94 2a 1d 	call	0x3a54	; 0x3a54 <mcp794xx_basic_enable_alarm>
					mcp794xx_basic_set_alarm_time_date(MCP794XX_ALARM0, MCP794XX_MASK_MINUTES, &alarm_default_time);		/**< set hour alarm (alarm will fire an interrupt when hour match) */
     4d0:	46 e0       	ldi	r20, 0x06	; 6
     4d2:	58 e2       	ldi	r21, 0x28	; 40
     4d4:	61 e0       	ldi	r22, 0x01	; 1
     4d6:	80 e0       	ldi	r24, 0x00	; 0
     4d8:	0e 94 43 1d 	call	0x3a86	; 0x3a86 <mcp794xx_basic_set_alarm_time_date>

					mcp794xx_basic_get_alarm_time_date(MCP794XX_ALARM0, &alarm_mask, &alarm);     							/**< read alarm time, date and alarm mask set(this operation is not necessary when setting alarm) */
     4dc:	41 e5       	ldi	r20, 0x51	; 81
     4de:	59 e2       	ldi	r21, 0x29	; 41
     4e0:	61 e6       	ldi	r22, 0x61	; 97
     4e2:	79 e2       	ldi	r23, 0x29	; 41
     4e4:	80 e0       	ldi	r24, 0x00	; 0
     4e6:	0e 94 73 1d 	call	0x3ae6	; 0x3ae6 <mcp794xx_basic_get_alarm_time_date>
					mcp794xx_interface_debug_print("alarm time: %.2d:",alarm.hour);											/**< print time and date set*/
     4ea:	80 91 54 29 	lds	r24, 0x2954	; 0x802954 <alarm+0x3>
     4ee:	1f 92       	push	r1
     4f0:	8f 93       	push	r24
     4f2:	87 e8       	ldi	r24, 0x87	; 135
     4f4:	97 e9       	ldi	r25, 0x97	; 151
     4f6:	9f 93       	push	r25
     4f8:	8f 93       	push	r24
     4fa:	0e 94 26 1e 	call	0x3c4c	; 0x3c4c <mcp794xx_interface_debug_print>
     4fe:	0f 90       	pop	r0
     500:	0f 90       	pop	r0
     502:	0f 90       	pop	r0
     504:	0f 90       	pop	r0
				}

				mcp794xx_basic_get_alarm_interrupt_flag(MCP794XX_ALARM0, &alarm_flag);       								/**< read alarm interrupt flag */
     506:	6d e5       	ldi	r22, 0x5D	; 93
     508:	79 e2       	ldi	r23, 0x29	; 41
     50a:	80 e0       	ldi	r24, 0x00	; 0
     50c:	0e 94 7d 1d 	call	0x3afa	; 0x3afa <mcp794xx_basic_get_alarm_interrupt_flag>
				mcp794xx_interface_debug_print("int flag: %d\n", alarm_flag);
     510:	80 91 5d 29 	lds	r24, 0x295D	; 0x80295d <alarm_flag>
     514:	1f 92       	push	r1
     516:	8f 93       	push	r24
     518:	89 e9       	ldi	r24, 0x99	; 153
     51a:	97 e9       	ldi	r25, 0x97	; 151
     51c:	9f 93       	push	r25
     51e:	8f 93       	push	r24
     520:	0e 94 26 1e 	call	0x3c4c	; 0x3c4c <mcp794xx_interface_debug_print>

				if(alarm_flag == 1)    																						/**< this routine should be executed inside the external interrupt callback function */
     524:	80 91 5d 29 	lds	r24, 0x295D	; 0x80295d <alarm_flag>
     528:	0f 90       	pop	r0
     52a:	0f 90       	pop	r0
     52c:	0f 90       	pop	r0
     52e:	0f 90       	pop	r0
     530:	81 30       	cpi	r24, 0x01	; 1
     532:	31 f4       	brne	.+12     	; 0x540 <__LOCK_REGION_LENGTH__+0x140>
 *
 * \param[in] pin       The pin number within port
 */
static inline void PORTD_toggle_pin_level(const uint8_t pin)
{
	VPORTD.IN |= 1 << pin;
     534:	8e b1       	in	r24, 0x0e	; 14
     536:	84 60       	ori	r24, 0x04	; 4
     538:	8e b9       	out	0x0e, r24	; 14
				{
					user_led_toggle_level();																				/**< toggle user led for debug purposes */;
					mcp794xx_basic_clr_alarm_interrupt_flag(MCP794XX_ALARM0);												/**< clear alarm time flag (note that if time still match alarm flag will be held */
     53a:	80 e0       	ldi	r24, 0x00	; 0
     53c:	0e 94 86 1d 	call	0x3b0c	; 0x3b0c <mcp794xx_basic_clr_alarm_interrupt_flag>
				}
				test.state = READ_TIME_AND_DATE;
     540:	82 e0       	ldi	r24, 0x02	; 2
     542:	80 93 5e 29 	sts	0x295E, r24	; 0x80295e <test>
				break;
     546:	35 cf       	rjmp	.-406    	; 0x3b2 <main+0x1a6>
			}
			
			case COUNTDOWN_TIMER:
			{
				if(set_alarm_status == false)
     548:	80 91 6c 29 	lds	r24, 0x296C	; 0x80296c <set_alarm_status>
     54c:	81 11       	cpse	r24, r1
     54e:	0a c0       	rjmp	.+20     	; 0x564 <__LOCK_REGION_LENGTH__+0x164>
				{
					set_alarm_status = true;
     550:	81 e0       	ldi	r24, 0x01	; 1
     552:	80 93 6c 29 	sts	0x296C, r24	; 0x80296c <set_alarm_status>
					mcp794xx_basic_enable_countdown_interrupt();							/**< enable count down timer interrupt (this routine uses ALARM1) and generate an interrupt when time expires*/
     556:	0e 94 8e 1d 	call	0x3b1c	; 0x3b1c <mcp794xx_basic_enable_countdown_interrupt>
					mcp794xx_basic_set_countdown_time(5, MCP794XX_CNTDWN_SECONDS);			/**< set count down time (this routine will disable ALARM0)*/
     55a:	60 e0       	ldi	r22, 0x00	; 0
     55c:	85 e0       	ldi	r24, 0x05	; 5
     55e:	90 e0       	ldi	r25, 0x00	; 0
     560:	0e 94 96 1d 	call	0x3b2c	; 0x3b2c <mcp794xx_basic_set_countdown_time>
				}
				
				mcp794xx_basic_get_alarm_interrupt_flag(MCP794XX_ALARM1, &alarm_flag);      /**< read alarm interrupt flag */
     564:	6d e5       	ldi	r22, 0x5D	; 93
     566:	79 e2       	ldi	r23, 0x29	; 41
     568:	81 e0       	ldi	r24, 0x01	; 1
     56a:	0e 94 7d 1d 	call	0x3afa	; 0x3afa <mcp794xx_basic_get_alarm_interrupt_flag>

				if(alarm_flag == 1)    														/**< this routine should be executed inside the external interrupt callback function */
     56e:	80 91 5d 29 	lds	r24, 0x295D	; 0x80295d <alarm_flag>
     572:	81 30       	cpi	r24, 0x01	; 1
     574:	41 f4       	brne	.+16     	; 0x586 <__LOCK_REGION_LENGTH__+0x186>
     576:	8e b1       	in	r24, 0x0e	; 14
     578:	84 60       	ori	r24, 0x04	; 4
     57a:	8e b9       	out	0x0e, r24	; 14
				{
					user_led_toggle_level();												/**< toggle user led for debug purposes */;
					mcp794xx_basic_set_countdown_time(5, MCP794XX_CNTDWN_SECONDS);			/**< load new time in register */
     57c:	60 e0       	ldi	r22, 0x00	; 0
     57e:	85 e0       	ldi	r24, 0x05	; 5
     580:	90 e0       	ldi	r25, 0x00	; 0
     582:	0e 94 96 1d 	call	0x3b2c	; 0x3b2c <mcp794xx_basic_set_countdown_time>
				}
				test.state = READ_TIME_AND_DATE;
     586:	82 e0       	ldi	r24, 0x02	; 2
     588:	80 93 5e 29 	sts	0x295E, r24	; 0x80295e <test>
				break;
     58c:	12 cf       	rjmp	.-476    	; 0x3b2 <main+0x1a6>
			}

			case TEST_POWER_FAIL:
			{
				if(pwr_fail_read == false)   /**< !! make sure power fail time stamp is read before any other instruction clears existing data (must be called before setting time at start up !! */
     58e:	80 91 66 29 	lds	r24, 0x2966	; 0x802966 <pwr_fail_read>
     592:	81 11       	cpse	r24, r1
     594:	09 c0       	rjmp	.+18     	; 0x5a8 <__LOCK_REGION_LENGTH__+0x1a8>
				{
					pwr_fail_read = true;
     596:	81 e0       	ldi	r24, 0x01	; 1
     598:	80 93 66 29 	sts	0x2966, r24	; 0x802966 <pwr_fail_read>
					mcp794xx_basic_get_pwr_fail_time_stamp(MCP794XX_PWR_UP_TIME_STAMP, &pwr_fail);           /**< read power fail time stamp */
     59c:	6d e6       	ldi	r22, 0x6D	; 109
     59e:	79 e2       	ldi	r23, 0x29	; 41
     5a0:	0e 94 0d 1d 	call	0x3a1a	; 0x3a1a <mcp794xx_basic_get_pwr_fail_time_stamp>
					mcp794xx_basic_enable_ext_batt_bckup_pwr();											     /**< enable back up power for future power fail event (calling this function will clear power fail time stamp event) */
     5a4:	0e 94 22 1d 	call	0x3a44	; 0x3a44 <mcp794xx_basic_enable_ext_batt_bckup_pwr>
				}
				/*< print time stamp */
				mcp794xx_interface_debug_print("pwr fail:%.2d:",pwr_fail.hour);
     5a8:	cd e6       	ldi	r28, 0x6D	; 109
     5aa:	d9 e2       	ldi	r29, 0x29	; 41
     5ac:	8b 81       	ldd	r24, Y+3	; 0x03
     5ae:	1f 92       	push	r1
     5b0:	8f 93       	push	r24
     5b2:	87 ea       	ldi	r24, 0xA7	; 167
     5b4:	97 e9       	ldi	r25, 0x97	; 151
     5b6:	9f 93       	push	r25
     5b8:	8f 93       	push	r24
     5ba:	0e 94 26 1e 	call	0x3c4c	; 0x3c4c <mcp794xx_interface_debug_print>
				mcp794xx_interface_debug_print("%.2d - ",pwr_fail.minute);
     5be:	8c 81       	ldd	r24, Y+4	; 0x04
     5c0:	1f 92       	push	r1
     5c2:	8f 93       	push	r24
     5c4:	86 eb       	ldi	r24, 0xB6	; 182
     5c6:	97 e9       	ldi	r25, 0x97	; 151
     5c8:	9f 93       	push	r25
     5ca:	8f 93       	push	r24
     5cc:	0e 94 26 1e 	call	0x3c4c	; 0x3c4c <mcp794xx_interface_debug_print>
				mcp794xx_interface_debug_print("%.2d\r\n",pwr_fail.time_Format);
     5d0:	88 85       	ldd	r24, Y+8	; 0x08
     5d2:	1f 92       	push	r1
     5d4:	8f 93       	push	r24
     5d6:	8e eb       	ldi	r24, 0xBE	; 190
     5d8:	97 e9       	ldi	r25, 0x97	; 151
     5da:	9f 93       	push	r25
     5dc:	8f 93       	push	r24
     5de:	0e 94 26 1e 	call	0x3c4c	; 0x3c4c <mcp794xx_interface_debug_print>

				test.state = SET_TIME_DATE;
     5e2:	10 92 5e 29 	sts	0x295E, r1	; 0x80295e <test>

				break;
     5e6:	8d b7       	in	r24, 0x3d	; 61
     5e8:	9e b7       	in	r25, 0x3e	; 62
     5ea:	0c 96       	adiw	r24, 0x0c	; 12
     5ec:	8d bf       	out	0x3d, r24	; 61
     5ee:	9e bf       	out	0x3e, r25	; 62
     5f0:	e0 ce       	rjmp	.-576    	; 0x3b2 <main+0x1a6>
			}

			case TEST_FREQ_OUT:
			{
				mcp794xx_basic_enable_sqr_wave_output();									/**< enable frequency output */
     5f2:	0e 94 9f 1d 	call	0x3b3e	; 0x3b3e <mcp794xx_basic_enable_sqr_wave_output>
				mcp94xx_basic_set_sqr_wave_output_freq(MCP794XX_SQR_FREQ_SELCET_4_096KHZ);	/**< set frequency output value */
     5f6:	81 e0       	ldi	r24, 0x01	; 1
     5f8:	0e 94 a7 1d 	call	0x3b4e	; 0x3b4e <mcp94xx_basic_set_sqr_wave_output_freq>
				break;
     5fc:	da ce       	rjmp	.-588    	; 0x3b2 <main+0x1a6>
			}

			case TEST_EPOCH_TIME:
			{
				mcp794xx_basic_convert_time_to_epoch_unix_time(&now, (uint32_t *)&epoch_time);              /**< convert current time and date to epoch Unix time (local time) */
     5fe:	62 e6       	ldi	r22, 0x62	; 98
     600:	79 e2       	ldi	r23, 0x29	; 41
     602:	8a e3       	ldi	r24, 0x3A	; 58
     604:	99 e2       	ldi	r25, 0x29	; 41
     606:	0e 94 af 1d 	call	0x3b5e	; 0x3b5e <mcp794xx_basic_convert_time_to_epoch_unix_time>
				mcp794xx_interface_debug_print("time date: %lu\r\n",epoch_time);
     60a:	80 91 65 29 	lds	r24, 0x2965	; 0x802965 <epoch_time+0x3>
     60e:	8f 93       	push	r24
     610:	80 91 64 29 	lds	r24, 0x2964	; 0x802964 <epoch_time+0x2>
     614:	8f 93       	push	r24
     616:	80 91 63 29 	lds	r24, 0x2963	; 0x802963 <epoch_time+0x1>
     61a:	8f 93       	push	r24
     61c:	80 91 62 29 	lds	r24, 0x2962	; 0x802962 <epoch_time>
     620:	8f 93       	push	r24
     622:	85 ec       	ldi	r24, 0xC5	; 197
     624:	97 e9       	ldi	r25, 0x97	; 151
     626:	9f 93       	push	r25
     628:	8f 93       	push	r24
     62a:	0e 94 26 1e 	call	0x3c4c	; 0x3c4c <mcp794xx_interface_debug_print>

				 //struct tm *time = localtime((const time_t *)&epoch_time);          							/**< built-in function from time.h library */
				 //mcp794xx_interface_debug_print("epoch m: %d-%d-%d\n\r", time->tm_year + 1900, time->tm_mon + 1, time->tm_mday);

				mcp794xx_basic_convert_epoch_to_human_time_format(epoch_time, &epoch_t);                    /**< convert epoch time format to human readable format*/
     62e:	60 91 62 29 	lds	r22, 0x2962	; 0x802962 <epoch_time>
     632:	70 91 63 29 	lds	r23, 0x2963	; 0x802963 <epoch_time+0x1>
     636:	80 91 64 29 	lds	r24, 0x2964	; 0x802964 <epoch_time+0x2>
     63a:	90 91 65 29 	lds	r25, 0x2965	; 0x802965 <epoch_time+0x3>
     63e:	45 e4       	ldi	r20, 0x45	; 69
     640:	59 e2       	ldi	r21, 0x29	; 41
     642:	0e 94 b8 1d 	call	0x3b70	; 0x3b70 <mcp794xx_basic_convert_epoch_to_human_time_format>
				mcp794xx_interface_debug_print("current tm: %d-%d-%d  %02d:%02d:%02d, %s\n\r", epoch_t.year, epoch_t.month, epoch_t.date, epoch_t.hour, epoch_t.minute, epoch_t.second, week_days_arr[epoch_t.weekDay]);
     646:	e5 e4       	ldi	r30, 0x45	; 69
     648:	f9 e2       	ldi	r31, 0x29	; 41
     64a:	a7 81       	ldd	r26, Z+7	; 0x07
     64c:	45 81       	ldd	r20, Z+5	; 0x05
     64e:	34 81       	ldd	r19, Z+4	; 0x04
     650:	23 81       	ldd	r18, Z+3	; 0x03
     652:	92 81       	ldd	r25, Z+2	; 0x02
     654:	86 81       	ldd	r24, Z+6	; 0x06
     656:	b0 e0       	ldi	r27, 0x00	; 0
     658:	aa 0f       	add	r26, r26
     65a:	bb 1f       	adc	r27, r27
     65c:	a6 5d       	subi	r26, 0xD6	; 214
     65e:	b6 46       	sbci	r27, 0x66	; 102
     660:	11 96       	adiw	r26, 0x01	; 1
     662:	5c 91       	ld	r21, X
     664:	11 97       	sbiw	r26, 0x01	; 1
     666:	5f 93       	push	r21
     668:	5c 91       	ld	r21, X
     66a:	5f 93       	push	r21
     66c:	1f 92       	push	r1
     66e:	4f 93       	push	r20
     670:	1f 92       	push	r1
     672:	3f 93       	push	r19
     674:	1f 92       	push	r1
     676:	2f 93       	push	r18
     678:	1f 92       	push	r1
     67a:	9f 93       	push	r25
     67c:	1f 92       	push	r1
     67e:	8f 93       	push	r24
     680:	81 81       	ldd	r24, Z+1	; 0x01
     682:	8f 93       	push	r24
     684:	80 81       	ld	r24, Z
     686:	8f 93       	push	r24
     688:	86 ed       	ldi	r24, 0xD6	; 214
     68a:	97 e9       	ldi	r25, 0x97	; 151
     68c:	9f 93       	push	r25
     68e:	8f 93       	push	r24
     690:	0e 94 26 1e 	call	0x3c4c	; 0x3c4c <mcp794xx_interface_debug_print>
				test.state = READ_TIME_AND_DATE;
     694:	82 e0       	ldi	r24, 0x02	; 2
     696:	80 93 5e 29 	sts	0x295E, r24	; 0x80295e <test>
				break;
     69a:	4d b7       	in	r20, 0x3d	; 61
     69c:	5e b7       	in	r21, 0x3e	; 62
     69e:	4a 5e       	subi	r20, 0xEA	; 234
     6a0:	5f 4f       	sbci	r21, 0xFF	; 255
     6a2:	4d bf       	out	0x3d, r20	; 61
     6a4:	5e bf       	out	0x3e, r21	; 62
     6a6:	85 ce       	rjmp	.-758    	; 0x3b2 <main+0x1a6>
			}

			case READ_UID:
			{
				pUnique_id = (uint8_t *)calloc(UID_MAX_LENGTH, sizeof(uint8_t));     	  /**< allocate memory for data to read */
     6a8:	61 e0       	ldi	r22, 0x01	; 1
     6aa:	70 e0       	ldi	r23, 0x00	; 0
     6ac:	88 e0       	ldi	r24, 0x08	; 8
     6ae:	90 e0       	ldi	r25, 0x00	; 0
     6b0:	0e 94 cf 27 	call	0x4f9e	; 0x4f9e <calloc>
     6b4:	80 93 79 29 	sts	0x2979, r24	; 0x802979 <pUnique_id>
     6b8:	90 93 7a 29 	sts	0x297A, r25	; 0x80297a <pUnique_id+0x1>
				if(pUnique_id == NULL)
     6bc:	89 2b       	or	r24, r25
     6be:	41 f4       	brne	.+16     	; 0x6d0 <__LOCK_REGION_LENGTH__+0x2d0>
				mcp794xx_interface_debug_print("failed to allocate memory\n\r");
     6c0:	81 e0       	ldi	r24, 0x01	; 1
     6c2:	98 e9       	ldi	r25, 0x98	; 152
     6c4:	9f 93       	push	r25
     6c6:	8f 93       	push	r24
     6c8:	0e 94 26 1e 	call	0x3c4c	; 0x3c4c <mcp794xx_interface_debug_print>
     6cc:	0f 90       	pop	r0
     6ce:	0f 90       	pop	r0

				mcp794xx_basic_uid_read((uint8_t*)pUnique_id);                            /**< read device unique identifier */
     6d0:	80 91 79 29 	lds	r24, 0x2979	; 0x802979 <pUnique_id>
     6d4:	90 91 7a 29 	lds	r25, 0x297A	; 0x80297a <pUnique_id+0x1>
     6d8:	0e 94 ef 1d 	call	0x3bde	; 0x3bde <mcp794xx_basic_uid_read>
				for(int index = 0; index < UID_MAX_LENGTH; index++){					  /*< print id */
     6dc:	c0 e0       	ldi	r28, 0x00	; 0
     6de:	d0 e0       	ldi	r29, 0x00	; 0
     6e0:	14 c0       	rjmp	.+40     	; 0x70a <__LOCK_REGION_LENGTH__+0x30a>
					mcp794xx_interface_debug_print("%.2x :",pUnique_id[index]);
     6e2:	e0 91 79 29 	lds	r30, 0x2979	; 0x802979 <pUnique_id>
     6e6:	f0 91 7a 29 	lds	r31, 0x297A	; 0x80297a <pUnique_id+0x1>
     6ea:	ec 0f       	add	r30, r28
     6ec:	fd 1f       	adc	r31, r29
     6ee:	80 81       	ld	r24, Z
     6f0:	1f 92       	push	r1
     6f2:	8f 93       	push	r24
     6f4:	8d e1       	ldi	r24, 0x1D	; 29
     6f6:	98 e9       	ldi	r25, 0x98	; 152
     6f8:	9f 93       	push	r25
     6fa:	8f 93       	push	r24
     6fc:	0e 94 26 1e 	call	0x3c4c	; 0x3c4c <mcp794xx_interface_debug_print>
				pUnique_id = (uint8_t *)calloc(UID_MAX_LENGTH, sizeof(uint8_t));     	  /**< allocate memory for data to read */
				if(pUnique_id == NULL)
				mcp794xx_interface_debug_print("failed to allocate memory\n\r");

				mcp794xx_basic_uid_read((uint8_t*)pUnique_id);                            /**< read device unique identifier */
				for(int index = 0; index < UID_MAX_LENGTH; index++){					  /*< print id */
     700:	21 96       	adiw	r28, 0x01	; 1
     702:	0f 90       	pop	r0
     704:	0f 90       	pop	r0
     706:	0f 90       	pop	r0
     708:	0f 90       	pop	r0
     70a:	c8 30       	cpi	r28, 0x08	; 8
     70c:	d1 05       	cpc	r29, r1
     70e:	4c f3       	brlt	.-46     	; 0x6e2 <__LOCK_REGION_LENGTH__+0x2e2>
					mcp794xx_interface_debug_print("%.2x :",pUnique_id[index]);
				}
				mcp794xx_interface_debug_print("\n\r");
     710:	84 e8       	ldi	r24, 0x84	; 132
     712:	97 e9       	ldi	r25, 0x97	; 151
     714:	9f 93       	push	r25
     716:	8f 93       	push	r24
     718:	0e 94 26 1e 	call	0x3c4c	; 0x3c4c <mcp794xx_interface_debug_print>
				//free(pUnique_id);			/**< free memory allocated*/

				test.state = WRITE_EEPROM;
     71c:	8c e0       	ldi	r24, 0x0C	; 12
     71e:	80 93 5e 29 	sts	0x295E, r24	; 0x80295e <test>
				break;
     722:	0f 90       	pop	r0
     724:	0f 90       	pop	r0
     726:	45 ce       	rjmp	.-886    	; 0x3b2 <main+0x1a6>
			}

			case READ_SRAM:
			{
				pSram_data_read = (uint8_t *)calloc(SRAM_MEMORY_SIZE, sizeof(uint8_t));     						  /**< allocate memory for data to read */
     728:	61 e0       	ldi	r22, 0x01	; 1
     72a:	70 e0       	ldi	r23, 0x00	; 0
     72c:	80 e4       	ldi	r24, 0x40	; 64
     72e:	90 e0       	ldi	r25, 0x00	; 0
     730:	0e 94 cf 27 	call	0x4f9e	; 0x4f9e <calloc>
     734:	80 93 4f 29 	sts	0x294F, r24	; 0x80294f <pSram_data_read>
     738:	90 93 50 29 	sts	0x2950, r25	; 0x802950 <pSram_data_read+0x1>
				if(pSram_data_read == NULL){
     73c:	89 2b       	or	r24, r25
     73e:	41 f4       	brne	.+16     	; 0x750 <__LOCK_REGION_LENGTH__+0x350>
					mcp794xx_interface_debug_print("failed to allocate memory\n\r");
     740:	81 e0       	ldi	r24, 0x01	; 1
     742:	98 e9       	ldi	r25, 0x98	; 152
     744:	9f 93       	push	r25
     746:	8f 93       	push	r24
     748:	0e 94 26 1e 	call	0x3c4c	; 0x3c4c <mcp794xx_interface_debug_print>
     74c:	0f 90       	pop	r0
     74e:	0f 90       	pop	r0
				}

				mcp794xx_basic_sram_read_byte(SRAM_FIRST_ADDRESS, (uint8_t *)pSram_data_read, SRAM_MEMORY_SIZE);      /**< read the whole sram memory, starting from first address (0x20) */
     750:	60 91 4f 29 	lds	r22, 0x294F	; 0x80294f <pSram_data_read>
     754:	70 91 50 29 	lds	r23, 0x2950	; 0x802950 <pSram_data_read+0x1>
     758:	40 e4       	ldi	r20, 0x40	; 64
     75a:	50 e0       	ldi	r21, 0x00	; 0
     75c:	80 e2       	ldi	r24, 0x20	; 32
     75e:	0e 94 d5 1d 	call	0x3baa	; 0x3baa <mcp794xx_basic_sram_read_byte>
				for(int index = 0; index < SRAM_MEMORY_SIZE; index++){
     762:	c0 e0       	ldi	r28, 0x00	; 0
     764:	d0 e0       	ldi	r29, 0x00	; 0
     766:	14 c0       	rjmp	.+40     	; 0x790 <__LOCK_REGION_LENGTH__+0x390>
					mcp794xx_interface_debug_print("%.2p ",pSram_data_read[index]);
     768:	e0 91 4f 29 	lds	r30, 0x294F	; 0x80294f <pSram_data_read>
     76c:	f0 91 50 29 	lds	r31, 0x2950	; 0x802950 <pSram_data_read+0x1>
     770:	ec 0f       	add	r30, r28
     772:	fd 1f       	adc	r31, r29
     774:	80 81       	ld	r24, Z
     776:	1f 92       	push	r1
     778:	8f 93       	push	r24
     77a:	84 e2       	ldi	r24, 0x24	; 36
     77c:	98 e9       	ldi	r25, 0x98	; 152
     77e:	9f 93       	push	r25
     780:	8f 93       	push	r24
     782:	0e 94 26 1e 	call	0x3c4c	; 0x3c4c <mcp794xx_interface_debug_print>
				if(pSram_data_read == NULL){
					mcp794xx_interface_debug_print("failed to allocate memory\n\r");
				}

				mcp794xx_basic_sram_read_byte(SRAM_FIRST_ADDRESS, (uint8_t *)pSram_data_read, SRAM_MEMORY_SIZE);      /**< read the whole sram memory, starting from first address (0x20) */
				for(int index = 0; index < SRAM_MEMORY_SIZE; index++){
     786:	21 96       	adiw	r28, 0x01	; 1
     788:	0f 90       	pop	r0
     78a:	0f 90       	pop	r0
     78c:	0f 90       	pop	r0
     78e:	0f 90       	pop	r0
     790:	c0 34       	cpi	r28, 0x40	; 64
     792:	d1 05       	cpc	r29, r1
     794:	4c f3       	brlt	.-46     	; 0x768 <__LOCK_REGION_LENGTH__+0x368>
					mcp794xx_interface_debug_print("%.2p ",pSram_data_read[index]);
				}
				
				mcp794xx_interface_debug_print("\n\r");
     796:	84 e8       	ldi	r24, 0x84	; 132
     798:	97 e9       	ldi	r25, 0x97	; 151
     79a:	9f 93       	push	r25
     79c:	8f 93       	push	r24
     79e:	0e 94 26 1e 	call	0x3c4c	; 0x3c4c <mcp794xx_interface_debug_print>
				free(pSram_data_read);		/**< free memory allocated*/
     7a2:	80 91 4f 29 	lds	r24, 0x294F	; 0x80294f <pSram_data_read>
     7a6:	90 91 50 29 	lds	r25, 0x2950	; 0x802950 <pSram_data_read+0x1>
     7aa:	0e 94 83 28 	call	0x5106	; 0x5106 <free>
				
				//test.state = WIPE_SRAM;
				break;
     7ae:	0f 90       	pop	r0
     7b0:	0f 90       	pop	r0
     7b2:	ff cd       	rjmp	.-1026   	; 0x3b2 <main+0x1a6>
			}

			case WRITE_SRAM:
			{
				pSram_data_write = (uint8_t *)calloc(SRAM_MEMORY_SIZE, sizeof(uint8_t));     /**< allocate memory for data to written */
     7b4:	61 e0       	ldi	r22, 0x01	; 1
     7b6:	70 e0       	ldi	r23, 0x00	; 0
     7b8:	80 e4       	ldi	r24, 0x40	; 64
     7ba:	90 e0       	ldi	r25, 0x00	; 0
     7bc:	0e 94 cf 27 	call	0x4f9e	; 0x4f9e <calloc>
     7c0:	80 93 5f 29 	sts	0x295F, r24	; 0x80295f <pSram_data_write>
     7c4:	90 93 60 29 	sts	0x2960, r25	; 0x802960 <pSram_data_write+0x1>
				if(pSram_data_write == NULL)
     7c8:	89 2b       	or	r24, r25
     7ca:	41 f4       	brne	.+16     	; 0x7dc <__LOCK_REGION_LENGTH__+0x3dc>
				mcp794xx_interface_debug_print("failed to allocate memory\n\r");
     7cc:	81 e0       	ldi	r24, 0x01	; 1
     7ce:	98 e9       	ldi	r25, 0x98	; 152
     7d0:	9f 93       	push	r25
     7d2:	8f 93       	push	r24
     7d4:	0e 94 26 1e 	call	0x3c4c	; 0x3c4c <mcp794xx_interface_debug_print>
     7d8:	0f 90       	pop	r0
     7da:	0f 90       	pop	r0

				memcpy((uint8_t *)pSram_data_write, (uint8_t *)pUnique_id, UID_MAX_LENGTH);   /**< copy UID and write it to sram */
     7dc:	a0 91 5f 29 	lds	r26, 0x295F	; 0x80295f <pSram_data_write>
     7e0:	b0 91 60 29 	lds	r27, 0x2960	; 0x802960 <pSram_data_write+0x1>
     7e4:	e0 91 79 29 	lds	r30, 0x2979	; 0x802979 <pUnique_id>
     7e8:	f0 91 7a 29 	lds	r31, 0x297A	; 0x80297a <pUnique_id+0x1>
     7ec:	88 e0       	ldi	r24, 0x08	; 8
     7ee:	01 90       	ld	r0, Z+
     7f0:	0d 92       	st	X+, r0
     7f2:	8a 95       	dec	r24
     7f4:	e1 f7       	brne	.-8      	; 0x7ee <__LOCK_REGION_LENGTH__+0x3ee>

				mcp794xx_basic_sram_write_byte(SRAM_FIRST_ADDRESS, (uint8_t *)pSram_data_write, UID_MAX_LENGTH);   /**< write data starting from sram first address */
     7f6:	60 91 5f 29 	lds	r22, 0x295F	; 0x80295f <pSram_data_write>
     7fa:	70 91 60 29 	lds	r23, 0x2960	; 0x802960 <pSram_data_write+0x1>
     7fe:	48 e0       	ldi	r20, 0x08	; 8
     800:	50 e0       	ldi	r21, 0x00	; 0
     802:	80 e2       	ldi	r24, 0x20	; 32
     804:	0e 94 cb 1d 	call	0x3b96	; 0x3b96 <mcp794xx_basic_sram_write_byte>

				free(pSram_data_write);
     808:	80 91 5f 29 	lds	r24, 0x295F	; 0x80295f <pSram_data_write>
     80c:	90 91 60 29 	lds	r25, 0x2960	; 0x802960 <pSram_data_write+0x1>
     810:	0e 94 83 28 	call	0x5106	; 0x5106 <free>
				test.state = READ_TIME_AND_DATE;
     814:	82 e0       	ldi	r24, 0x02	; 2
     816:	80 93 5e 29 	sts	0x295E, r24	; 0x80295e <test>
				break;
     81a:	cb cd       	rjmp	.-1130   	; 0x3b2 <main+0x1a6>
			}

			case ERASE_SRAM_SECTOR:
			{
				mcp794xx_basic_sram_erase_selector(0x20, 0x40);             				 /**< erase sram data from address 0x20 - 0x40 */
     81c:	60 e4       	ldi	r22, 0x40	; 64
     81e:	80 e2       	ldi	r24, 0x20	; 32
     820:	0e 94 df 1d 	call	0x3bbe	; 0x3bbe <mcp794xx_basic_sram_erase_selector>
				test.state = READ_UID;
     824:	81 e1       	ldi	r24, 0x11	; 17
     826:	80 93 5e 29 	sts	0x295E, r24	; 0x80295e <test>
				break;
     82a:	c3 cd       	rjmp	.-1146   	; 0x3b2 <main+0x1a6>
			}

			case WIPE_SRAM:
			{
				mcp794xx_basic_sram_wipe();													/**< wipe the whole sram memory */
     82c:	0e 94 e8 1d 	call	0x3bd0	; 0x3bd0 <mcp794xx_basic_sram_wipe>
				test.state = READ_SRAM;
     830:	89 e0       	ldi	r24, 0x09	; 9
     832:	80 93 5e 29 	sts	0x295E, r24	; 0x80295e <test>
				break;
     836:	bd cd       	rjmp	.-1158   	; 0x3b2 <main+0x1a6>
			}

			case READ_EEPROM:
			{
				mcp794xx_interface_delay_ms(5);
     838:	65 e0       	ldi	r22, 0x05	; 5
     83a:	70 e0       	ldi	r23, 0x00	; 0
     83c:	80 e0       	ldi	r24, 0x00	; 0
     83e:	90 e0       	ldi	r25, 0x00	; 0
     840:	0e 94 23 1e 	call	0x3c46	; 0x3c46 <mcp794xx_interface_delay_ms>
				
				pEeprom_data_read = (uint8_t *)calloc(EEPROM_PAGE_SIZE, sizeof(uint8_t));     						  /**< allocate memory for data to read */
     844:	61 e0       	ldi	r22, 0x01	; 1
     846:	70 e0       	ldi	r23, 0x00	; 0
     848:	88 e0       	ldi	r24, 0x08	; 8
     84a:	90 e0       	ldi	r25, 0x00	; 0
     84c:	0e 94 cf 27 	call	0x4f9e	; 0x4f9e <calloc>
     850:	80 93 77 29 	sts	0x2977, r24	; 0x802977 <pEeprom_data_read>
     854:	90 93 78 29 	sts	0x2978, r25	; 0x802978 <pEeprom_data_read+0x1>
				if(pEeprom_data_read == NULL)
     858:	89 2b       	or	r24, r25
     85a:	41 f4       	brne	.+16     	; 0x86c <__LOCK_REGION_LENGTH__+0x46c>
				{
					mcp794xx_interface_debug_print("failed to allocate memory\n\r");
     85c:	81 e0       	ldi	r24, 0x01	; 1
     85e:	98 e9       	ldi	r25, 0x98	; 152
     860:	9f 93       	push	r25
     862:	8f 93       	push	r24
     864:	0e 94 26 1e 	call	0x3c4c	; 0x3c4c <mcp794xx_interface_debug_print>
     868:	0f 90       	pop	r0
     86a:	0f 90       	pop	r0
				}

				mcp794xx_basic_eeprom_read_byte(EEPROM_LOWEST_ADDRESS, (uint8_t *)pEeprom_data_read, EEPROM_PAGE_SIZE);   /**< read the 8 byte starting from address 0x00 */
     86c:	60 91 77 29 	lds	r22, 0x2977	; 0x802977 <pEeprom_data_read>
     870:	70 91 78 29 	lds	r23, 0x2978	; 0x802978 <pEeprom_data_read+0x1>
     874:	48 e0       	ldi	r20, 0x08	; 8
     876:	50 e0       	ldi	r21, 0x00	; 0
     878:	80 e0       	ldi	r24, 0x00	; 0
     87a:	0e 94 01 1e 	call	0x3c02	; 0x3c02 <mcp794xx_basic_eeprom_read_byte>
				for(int index = 0; index < EEPROM_PAGE_SIZE ; index++){
     87e:	c0 e0       	ldi	r28, 0x00	; 0
     880:	d0 e0       	ldi	r29, 0x00	; 0
     882:	14 c0       	rjmp	.+40     	; 0x8ac <__LOCK_REGION_LENGTH__+0x4ac>
					mcp794xx_interface_debug_print("%.2x ", pEeprom_data_read[index]);
     884:	e0 91 77 29 	lds	r30, 0x2977	; 0x802977 <pEeprom_data_read>
     888:	f0 91 78 29 	lds	r31, 0x2978	; 0x802978 <pEeprom_data_read+0x1>
     88c:	ec 0f       	add	r30, r28
     88e:	fd 1f       	adc	r31, r29
     890:	80 81       	ld	r24, Z
     892:	1f 92       	push	r1
     894:	8f 93       	push	r24
     896:	8a e2       	ldi	r24, 0x2A	; 42
     898:	98 e9       	ldi	r25, 0x98	; 152
     89a:	9f 93       	push	r25
     89c:	8f 93       	push	r24
     89e:	0e 94 26 1e 	call	0x3c4c	; 0x3c4c <mcp794xx_interface_debug_print>
				{
					mcp794xx_interface_debug_print("failed to allocate memory\n\r");
				}

				mcp794xx_basic_eeprom_read_byte(EEPROM_LOWEST_ADDRESS, (uint8_t *)pEeprom_data_read, EEPROM_PAGE_SIZE);   /**< read the 8 byte starting from address 0x00 */
				for(int index = 0; index < EEPROM_PAGE_SIZE ; index++){
     8a2:	21 96       	adiw	r28, 0x01	; 1
     8a4:	0f 90       	pop	r0
     8a6:	0f 90       	pop	r0
     8a8:	0f 90       	pop	r0
     8aa:	0f 90       	pop	r0
     8ac:	c8 30       	cpi	r28, 0x08	; 8
     8ae:	d1 05       	cpc	r29, r1
     8b0:	4c f3       	brlt	.-46     	; 0x884 <__LOCK_REGION_LENGTH__+0x484>
					mcp794xx_interface_debug_print("%.2x ", pEeprom_data_read[index]);
				}
				mcp794xx_interface_debug_print("\n\r");
     8b2:	84 e8       	ldi	r24, 0x84	; 132
     8b4:	97 e9       	ldi	r25, 0x97	; 151
     8b6:	9f 93       	push	r25
     8b8:	8f 93       	push	r24
     8ba:	0e 94 26 1e 	call	0x3c4c	; 0x3c4c <mcp794xx_interface_debug_print>
				free(pEeprom_data_read);
     8be:	80 91 77 29 	lds	r24, 0x2977	; 0x802977 <pEeprom_data_read>
     8c2:	90 91 78 29 	lds	r25, 0x2978	; 0x802978 <pEeprom_data_read+0x1>
     8c6:	0e 94 83 28 	call	0x5106	; 0x5106 <free>
				
				test.state = GET_EEPROM;
     8ca:	8f e0       	ldi	r24, 0x0F	; 15
     8cc:	80 93 5e 29 	sts	0x295E, r24	; 0x80295e <test>
				break;
     8d0:	0f 90       	pop	r0
     8d2:	0f 90       	pop	r0
     8d4:	6e cd       	rjmp	.-1316   	; 0x3b2 <main+0x1a6>
			}

			case WRITE_EEPROM:
			{
				pEeprom_data_write = (uint8_t *)calloc(EEPROM_PAGE_SIZE, sizeof(uint8_t));							  /**< allocate a block memory for the eeprom write buffer */
     8d6:	61 e0       	ldi	r22, 0x01	; 1
     8d8:	70 e0       	ldi	r23, 0x00	; 0
     8da:	88 e0       	ldi	r24, 0x08	; 8
     8dc:	90 e0       	ldi	r25, 0x00	; 0
     8de:	0e 94 cf 27 	call	0x4f9e	; 0x4f9e <calloc>
     8e2:	80 93 5b 29 	sts	0x295B, r24	; 0x80295b <pEeprom_data_write>
     8e6:	90 93 5c 29 	sts	0x295C, r25	; 0x80295c <pEeprom_data_write+0x1>
				if(pEeprom_data_write == NULL){
     8ea:	89 2b       	or	r24, r25
     8ec:	41 f4       	brne	.+16     	; 0x8fe <__LOCK_REGION_LENGTH__+0x4fe>
					mcp794xx_interface_debug_print("failed to allocate dynamic memory\n\r");
     8ee:	80 e3       	ldi	r24, 0x30	; 48
     8f0:	98 e9       	ldi	r25, 0x98	; 152
     8f2:	9f 93       	push	r25
     8f4:	8f 93       	push	r24
     8f6:	0e 94 26 1e 	call	0x3c4c	; 0x3c4c <mcp794xx_interface_debug_print>
     8fa:	0f 90       	pop	r0
     8fc:	0f 90       	pop	r0
				}

				memcpy((uint8_t *)pEeprom_data_write, (uint8_t *)pUnique_id, UID_MAX_LENGTH);		 				  /**< copy UID and write it to eeprom */
     8fe:	a0 91 5b 29 	lds	r26, 0x295B	; 0x80295b <pEeprom_data_write>
     902:	b0 91 5c 29 	lds	r27, 0x295C	; 0x80295c <pEeprom_data_write+0x1>
     906:	e0 91 79 29 	lds	r30, 0x2979	; 0x802979 <pUnique_id>
     90a:	f0 91 7a 29 	lds	r31, 0x297A	; 0x80297a <pUnique_id+0x1>
     90e:	88 e0       	ldi	r24, 0x08	; 8
     910:	01 90       	ld	r0, Z+
     912:	0d 92       	st	X+, r0
     914:	8a 95       	dec	r24
     916:	e1 f7       	brne	.-8      	; 0x910 <__LOCK_REGION_LENGTH__+0x510>
				
				mcp794xx_basic_eeprom_write_byte(0x00, (uint8_t *)pEeprom_data_write, EEPROM_PAGE_SIZE);      		  /**< write the first 8 bytes address (keep in mind the 5ms Write Cycle Time before attempt to read back written data)*/
     918:	60 91 5b 29 	lds	r22, 0x295B	; 0x80295b <pEeprom_data_write>
     91c:	70 91 5c 29 	lds	r23, 0x295C	; 0x80295c <pEeprom_data_write+0x1>
     920:	48 e0       	ldi	r20, 0x08	; 8
     922:	50 e0       	ldi	r21, 0x00	; 0
     924:	80 e0       	ldi	r24, 0x00	; 0
     926:	0e 94 f7 1d 	call	0x3bee	; 0x3bee <mcp794xx_basic_eeprom_write_byte>

				free(pEeprom_data_write);   /**< allocated memory */
     92a:	80 91 5b 29 	lds	r24, 0x295B	; 0x80295b <pEeprom_data_write>
     92e:	90 91 5c 29 	lds	r25, 0x295C	; 0x80295c <pEeprom_data_write+0x1>
     932:	0e 94 83 28 	call	0x5106	; 0x5106 <free>
				free(pUnique_id);			/**< free memory allocated*/
     936:	80 91 79 29 	lds	r24, 0x2979	; 0x802979 <pUnique_id>
     93a:	90 91 7a 29 	lds	r25, 0x297A	; 0x80297a <pUnique_id+0x1>
     93e:	0e 94 83 28 	call	0x5106	; 0x5106 <free>
				test.state = READ_EEPROM;
     942:	8d e0       	ldi	r24, 0x0D	; 13
     944:	80 93 5e 29 	sts	0x295E, r24	; 0x80295e <test>
				break;
     948:	34 cd       	rjmp	.-1432   	; 0x3b2 <main+0x1a6>
			}

			case PUT_EEPROM:
			{
				mcp794xx_basic_convert_time_to_epoch_unix_time(&now, (uint32_t *)&epoch_time);			/**< convert current time stamp to epoch Unix time */
     94a:	62 e6       	ldi	r22, 0x62	; 98
     94c:	79 e2       	ldi	r23, 0x29	; 41
     94e:	8a e3       	ldi	r24, 0x3A	; 58
     950:	99 e2       	ldi	r25, 0x29	; 41
     952:	0e 94 af 1d 	call	0x3b5e	; 0x3b5e <mcp794xx_basic_convert_time_to_epoch_unix_time>

				err = mcp794xx_basic_eeprom_put_byte(0x00, (uint32_t*)&epoch_time, 4);  				  /**< store converted epoch time into eeprom from address 0x00, knowing that it is always a 4 bytes long number */
     956:	44 e0       	ldi	r20, 0x04	; 4
     958:	62 e6       	ldi	r22, 0x62	; 98
     95a:	79 e2       	ldi	r23, 0x29	; 41
     95c:	80 e0       	ldi	r24, 0x00	; 0
     95e:	0e 94 0b 1e 	call	0x3c16	; 0x3c16 <mcp794xx_basic_eeprom_put_byte>
				mcp794xx_interface_debug_print("epoch written: %.2p\n\r",epoch_time);
     962:	80 91 65 29 	lds	r24, 0x2965	; 0x802965 <epoch_time+0x3>
     966:	8f 93       	push	r24
     968:	80 91 64 29 	lds	r24, 0x2964	; 0x802964 <epoch_time+0x2>
     96c:	8f 93       	push	r24
     96e:	80 91 63 29 	lds	r24, 0x2963	; 0x802963 <epoch_time+0x1>
     972:	8f 93       	push	r24
     974:	80 91 62 29 	lds	r24, 0x2962	; 0x802962 <epoch_time>
     978:	8f 93       	push	r24
     97a:	84 e5       	ldi	r24, 0x54	; 84
     97c:	98 e9       	ldi	r25, 0x98	; 152
     97e:	9f 93       	push	r25
     980:	8f 93       	push	r24
     982:	0e 94 26 1e 	call	0x3c4c	; 0x3c4c <mcp794xx_interface_debug_print>

				test.state = GET_EEPROM;
     986:	8f e0       	ldi	r24, 0x0F	; 15
     988:	80 93 5e 29 	sts	0x295E, r24	; 0x80295e <test>
				break;
     98c:	0f 90       	pop	r0
     98e:	0f 90       	pop	r0
     990:	0f 90       	pop	r0
     992:	0f 90       	pop	r0
     994:	0f 90       	pop	r0
     996:	0f 90       	pop	r0
     998:	0c cd       	rjmp	.-1512   	; 0x3b2 <main+0x1a6>
			}

			case GET_EEPROM:
			{
				mcp794xx_interface_delay_ms(5);														/**< wait 5ms before read */
     99a:	65 e0       	ldi	r22, 0x05	; 5
     99c:	70 e0       	ldi	r23, 0x00	; 0
     99e:	80 e0       	ldi	r24, 0x00	; 0
     9a0:	90 e0       	ldi	r25, 0x00	; 0
     9a2:	0e 94 23 1e 	call	0x3c46	; 0x3c46 <mcp794xx_interface_delay_ms>

				mcp794xx_basic_eeprom_get_byte(0x00, (uint32_t*)&epoch_time_read, 4);				/**<  read epoch time written in previous state */
     9a6:	44 e0       	ldi	r20, 0x04	; 4
     9a8:	68 e6       	ldi	r22, 0x68	; 104
     9aa:	79 e2       	ldi	r23, 0x29	; 41
     9ac:	80 e0       	ldi	r24, 0x00	; 0
     9ae:	0e 94 15 1e 	call	0x3c2a	; 0x3c2a <mcp794xx_basic_eeprom_get_byte>
				mcp794xx_interface_debug_print("eeprom get: %lu\n\r",epoch_time_read);
     9b2:	80 91 6b 29 	lds	r24, 0x296B	; 0x80296b <epoch_time_read+0x3>
     9b6:	8f 93       	push	r24
     9b8:	80 91 6a 29 	lds	r24, 0x296A	; 0x80296a <epoch_time_read+0x2>
     9bc:	8f 93       	push	r24
     9be:	80 91 69 29 	lds	r24, 0x2969	; 0x802969 <epoch_time_read+0x1>
     9c2:	8f 93       	push	r24
     9c4:	80 91 68 29 	lds	r24, 0x2968	; 0x802968 <epoch_time_read>
     9c8:	8f 93       	push	r24
     9ca:	8a e6       	ldi	r24, 0x6A	; 106
     9cc:	98 e9       	ldi	r25, 0x98	; 152
     9ce:	9f 93       	push	r25
     9d0:	8f 93       	push	r24
     9d2:	0e 94 26 1e 	call	0x3c4c	; 0x3c4c <mcp794xx_interface_debug_print>
				
				test.state = READ_TIME_AND_DATE;
     9d6:	82 e0       	ldi	r24, 0x02	; 2
     9d8:	80 93 5e 29 	sts	0x295E, r24	; 0x80295e <test>
				
				break;
     9dc:	0f 90       	pop	r0
     9de:	0f 90       	pop	r0
     9e0:	0f 90       	pop	r0
     9e2:	0f 90       	pop	r0
     9e4:	0f 90       	pop	r0
     9e6:	0f 90       	pop	r0
     9e8:	e4 cc       	rjmp	.-1592   	; 0x3b2 <main+0x1a6>

000009ea <i2c_write>:
	}
}

uint8_t i2c_write(uint8_t addr, uint8_t *buf, uint16_t len)
{
	I2C_0_master_write();
     9ea:	0e 94 19 21 	call	0x4232	; 0x4232 <I2C_0_master_write>
	return 0;
}
     9ee:	80 e0       	ldi	r24, 0x00	; 0
     9f0:	08 95       	ret

000009f2 <i2c_read>:

uint8_t i2c_read(uint8_t addr, uint8_t *buf, uint16_t len)
{
	I2C_0_master_read();
     9f2:	0e 94 15 21 	call	0x422a	; 0x422a <I2C_0_master_read>
	return 0;
}
     9f6:	80 e0       	ldi	r24, 0x00	; 0
     9f8:	08 95       	ret

000009fa <delay_ms>:

void delay_ms(uint32_t u32Ms)
{
     9fa:	0f 93       	push	r16
     9fc:	1f 93       	push	r17
	 while(u32Ms--)
     9fe:	08 c0       	rjmp	.+16     	; 0xa10 <delay_ms+0x16>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     a00:	8f e9       	ldi	r24, 0x9F	; 159
     a02:	9f e0       	ldi	r25, 0x0F	; 15
     a04:	01 97       	sbiw	r24, 0x01	; 1
     a06:	f1 f7       	brne	.-4      	; 0xa04 <delay_ms+0xa>
     a08:	00 c0       	rjmp	.+0      	; 0xa0a <delay_ms+0x10>
     a0a:	00 00       	nop
     a0c:	c9 01       	movw	r24, r18
     a0e:	b8 01       	movw	r22, r16
     a10:	8b 01       	movw	r16, r22
     a12:	9c 01       	movw	r18, r24
     a14:	01 50       	subi	r16, 0x01	; 1
     a16:	11 09       	sbc	r17, r1
     a18:	21 09       	sbc	r18, r1
     a1a:	31 09       	sbc	r19, r1
     a1c:	67 2b       	or	r22, r23
     a1e:	68 2b       	or	r22, r24
     a20:	69 2b       	or	r22, r25
     a22:	71 f7       	brne	.-36     	; 0xa00 <delay_ms+0x6>
	 {
		 _delay_ms(1);
	 }
     a24:	1f 91       	pop	r17
     a26:	0f 91       	pop	r16
     a28:	08 95       	ret

00000a2a <rtc_mcp794xx_i2c_write>:
        a_mcp794xx_print_error_msg(pHandle, "read register");
        return 1;           /**< failed error */
    }

    return 0;              /**< success */
}
     a2a:	cf 93       	push	r28
     a2c:	df 93       	push	r29
     a2e:	00 d0       	rcall	.+0      	; 0xa30 <rtc_mcp794xx_i2c_write+0x6>
     a30:	cd b7       	in	r28, 0x3d	; 61
     a32:	de b7       	in	r29, 0x3e	; 62
     a34:	69 83       	std	Y+1, r22	; 0x01
     a36:	21 e0       	ldi	r18, 0x01	; 1
     a38:	30 e0       	ldi	r19, 0x00	; 0
     a3a:	0e c0       	rjmp	.+28     	; 0xa58 <rtc_mcp794xx_i2c_write+0x2e>
     a3c:	fa 01       	movw	r30, r20
     a3e:	e2 0f       	add	r30, r18
     a40:	f3 1f       	adc	r31, r19
     a42:	31 97       	sbiw	r30, 0x01	; 1
     a44:	60 81       	ld	r22, Z
     a46:	e1 e0       	ldi	r30, 0x01	; 1
     a48:	f0 e0       	ldi	r31, 0x00	; 0
     a4a:	ec 0f       	add	r30, r28
     a4c:	fd 1f       	adc	r31, r29
     a4e:	e2 0f       	add	r30, r18
     a50:	f3 1f       	adc	r31, r19
     a52:	60 83       	st	Z, r22
     a54:	2f 5f       	subi	r18, 0xFF	; 255
     a56:	3f 4f       	sbci	r19, 0xFF	; 255
     a58:	22 30       	cpi	r18, 0x02	; 2
     a5a:	31 05       	cpc	r19, r1
     a5c:	7c f3       	brlt	.-34     	; 0xa3c <rtc_mcp794xx_i2c_write+0x12>
     a5e:	dc 01       	movw	r26, r24
     a60:	16 96       	adiw	r26, 0x06	; 6
     a62:	ed 91       	ld	r30, X+
     a64:	fc 91       	ld	r31, X
     a66:	17 97       	sbiw	r26, 0x07	; 7
     a68:	42 e0       	ldi	r20, 0x02	; 2
     a6a:	be 01       	movw	r22, r28
     a6c:	6f 5f       	subi	r22, 0xFF	; 255
     a6e:	7f 4f       	sbci	r23, 0xFF	; 255
     a70:	1e 96       	adiw	r26, 0x0e	; 14
     a72:	8c 91       	ld	r24, X
     a74:	09 95       	icall
     a76:	81 11       	cpse	r24, r1
     a78:	81 e0       	ldi	r24, 0x01	; 1
     a7a:	0f 90       	pop	r0
     a7c:	0f 90       	pop	r0
     a7e:	df 91       	pop	r29
     a80:	cf 91       	pop	r28
     a82:	08 95       	ret

00000a84 <rtc_mcp794xx_i2c_read>:
     a84:	df 92       	push	r13
     a86:	ef 92       	push	r14
     a88:	ff 92       	push	r15
     a8a:	0f 93       	push	r16
     a8c:	1f 93       	push	r17
     a8e:	cf 93       	push	r28
     a90:	df 93       	push	r29
     a92:	00 d0       	rcall	.+0      	; 0xa94 <rtc_mcp794xx_i2c_read+0x10>
     a94:	cd b7       	in	r28, 0x3d	; 61
     a96:	de b7       	in	r29, 0x3e	; 62
     a98:	8c 01       	movw	r16, r24
     a9a:	69 83       	std	Y+1, r22	; 0x01
     a9c:	7a 83       	std	Y+2, r23	; 0x02
     a9e:	7a 01       	movw	r14, r20
     aa0:	d2 2e       	mov	r13, r18
     aa2:	dc 01       	movw	r26, r24
     aa4:	16 96       	adiw	r26, 0x06	; 6
     aa6:	ed 91       	ld	r30, X+
     aa8:	fc 91       	ld	r31, X
     aaa:	17 97       	sbiw	r26, 0x07	; 7
     aac:	41 e0       	ldi	r20, 0x01	; 1
     aae:	be 01       	movw	r22, r28
     ab0:	6f 5f       	subi	r22, 0xFF	; 255
     ab2:	7f 4f       	sbci	r23, 0xFF	; 255
     ab4:	1e 96       	adiw	r26, 0x0e	; 14
     ab6:	8c 91       	ld	r24, X
     ab8:	09 95       	icall
     aba:	81 11       	cpse	r24, r1
     abc:	0e c0       	rjmp	.+28     	; 0xada <rtc_mcp794xx_i2c_read+0x56>
     abe:	d8 01       	movw	r26, r16
     ac0:	14 96       	adiw	r26, 0x04	; 4
     ac2:	ed 91       	ld	r30, X+
     ac4:	fc 91       	ld	r31, X
     ac6:	15 97       	sbiw	r26, 0x05	; 5
     ac8:	4d 2d       	mov	r20, r13
     aca:	b7 01       	movw	r22, r14
     acc:	1e 96       	adiw	r26, 0x0e	; 14
     ace:	8c 91       	ld	r24, X
     ad0:	09 95       	icall
     ad2:	88 23       	and	r24, r24
     ad4:	19 f0       	breq	.+6      	; 0xadc <rtc_mcp794xx_i2c_read+0x58>
     ad6:	81 e0       	ldi	r24, 0x01	; 1
     ad8:	01 c0       	rjmp	.+2      	; 0xadc <rtc_mcp794xx_i2c_read+0x58>
     ada:	81 e0       	ldi	r24, 0x01	; 1
     adc:	0f 90       	pop	r0
     ade:	0f 90       	pop	r0
     ae0:	df 91       	pop	r29
     ae2:	cf 91       	pop	r28
     ae4:	1f 91       	pop	r17
     ae6:	0f 91       	pop	r16
     ae8:	ff 90       	pop	r15
     aea:	ef 90       	pop	r14
     aec:	df 90       	pop	r13
     aee:	08 95       	ret

00000af0 <eeprom_mcp794xx_i2c_write>:
     af0:	cf 92       	push	r12
     af2:	df 92       	push	r13
     af4:	ef 92       	push	r14
     af6:	ff 92       	push	r15
     af8:	0f 93       	push	r16
     afa:	1f 93       	push	r17
     afc:	cf 93       	push	r28
     afe:	df 93       	push	r29
     b00:	cd b7       	in	r28, 0x3d	; 61
     b02:	de b7       	in	r29, 0x3e	; 62
     b04:	36 2f       	mov	r19, r22
     b06:	0d b7       	in	r16, 0x3d	; 61
     b08:	1e b7       	in	r17, 0x3e	; 62
     b0a:	e2 2e       	mov	r14, r18
     b0c:	f1 2c       	mov	r15, r1
     b0e:	6f ef       	ldi	r22, 0xFF	; 255
     b10:	e6 1a       	sub	r14, r22
     b12:	f6 0a       	sbc	r15, r22
     b14:	ad b7       	in	r26, 0x3d	; 61
     b16:	be b7       	in	r27, 0x3e	; 62
     b18:	ae 19       	sub	r26, r14
     b1a:	bf 09       	sbc	r27, r15
     b1c:	ad bf       	out	0x3d, r26	; 61
     b1e:	be bf       	out	0x3e, r27	; 62
     b20:	6d b7       	in	r22, 0x3d	; 61
     b22:	7e b7       	in	r23, 0x3e	; 62
     b24:	6f 5f       	subi	r22, 0xFF	; 255
     b26:	7f 4f       	sbci	r23, 0xFF	; 255
     b28:	6b 01       	movw	r12, r22
     b2a:	11 96       	adiw	r26, 0x01	; 1
     b2c:	3c 93       	st	X, r19
     b2e:	e1 e0       	ldi	r30, 0x01	; 1
     b30:	f0 e0       	ldi	r31, 0x00	; 0
     b32:	0a c0       	rjmp	.+20     	; 0xb48 <eeprom_mcp794xx_i2c_write+0x58>
     b34:	da 01       	movw	r26, r20
     b36:	ae 0f       	add	r26, r30
     b38:	bf 1f       	adc	r27, r31
     b3a:	11 97       	sbiw	r26, 0x01	; 1
     b3c:	3c 91       	ld	r19, X
     b3e:	d6 01       	movw	r26, r12
     b40:	ae 0f       	add	r26, r30
     b42:	bf 1f       	adc	r27, r31
     b44:	3c 93       	st	X, r19
     b46:	31 96       	adiw	r30, 0x01	; 1
     b48:	ee 15       	cp	r30, r14
     b4a:	ff 05       	cpc	r31, r15
     b4c:	9c f3       	brlt	.-26     	; 0xb34 <eeprom_mcp794xx_i2c_write+0x44>
     b4e:	dc 01       	movw	r26, r24
     b50:	16 96       	adiw	r26, 0x06	; 6
     b52:	ed 91       	ld	r30, X+
     b54:	fc 91       	ld	r31, X
     b56:	17 97       	sbiw	r26, 0x07	; 7
     b58:	41 e0       	ldi	r20, 0x01	; 1
     b5a:	42 0f       	add	r20, r18
     b5c:	1f 96       	adiw	r26, 0x0f	; 15
     b5e:	8c 91       	ld	r24, X
     b60:	09 95       	icall
     b62:	81 11       	cpse	r24, r1
     b64:	81 e0       	ldi	r24, 0x01	; 1
     b66:	0d bf       	out	0x3d, r16	; 61
     b68:	1e bf       	out	0x3e, r17	; 62
     b6a:	df 91       	pop	r29
     b6c:	cf 91       	pop	r28
     b6e:	1f 91       	pop	r17
     b70:	0f 91       	pop	r16
     b72:	ff 90       	pop	r15
     b74:	ef 90       	pop	r14
     b76:	df 90       	pop	r13
     b78:	cf 90       	pop	r12
     b7a:	08 95       	ret

00000b7c <eeprom_mcp794xx_i2c_read>:
     b7c:	df 92       	push	r13
     b7e:	ef 92       	push	r14
     b80:	ff 92       	push	r15
     b82:	0f 93       	push	r16
     b84:	1f 93       	push	r17
     b86:	cf 93       	push	r28
     b88:	df 93       	push	r29
     b8a:	00 d0       	rcall	.+0      	; 0xb8c <eeprom_mcp794xx_i2c_read+0x10>
     b8c:	cd b7       	in	r28, 0x3d	; 61
     b8e:	de b7       	in	r29, 0x3e	; 62
     b90:	8c 01       	movw	r16, r24
     b92:	69 83       	std	Y+1, r22	; 0x01
     b94:	7a 83       	std	Y+2, r23	; 0x02
     b96:	7a 01       	movw	r14, r20
     b98:	d2 2e       	mov	r13, r18
     b9a:	dc 01       	movw	r26, r24
     b9c:	16 96       	adiw	r26, 0x06	; 6
     b9e:	ed 91       	ld	r30, X+
     ba0:	fc 91       	ld	r31, X
     ba2:	17 97       	sbiw	r26, 0x07	; 7
     ba4:	41 e0       	ldi	r20, 0x01	; 1
     ba6:	be 01       	movw	r22, r28
     ba8:	6f 5f       	subi	r22, 0xFF	; 255
     baa:	7f 4f       	sbci	r23, 0xFF	; 255
     bac:	1f 96       	adiw	r26, 0x0f	; 15
     bae:	8c 91       	ld	r24, X
     bb0:	09 95       	icall
     bb2:	81 11       	cpse	r24, r1
     bb4:	0e c0       	rjmp	.+28     	; 0xbd2 <eeprom_mcp794xx_i2c_read+0x56>
     bb6:	d8 01       	movw	r26, r16
     bb8:	14 96       	adiw	r26, 0x04	; 4
     bba:	ed 91       	ld	r30, X+
     bbc:	fc 91       	ld	r31, X
     bbe:	15 97       	sbiw	r26, 0x05	; 5
     bc0:	4d 2d       	mov	r20, r13
     bc2:	b7 01       	movw	r22, r14
     bc4:	1f 96       	adiw	r26, 0x0f	; 15
     bc6:	8c 91       	ld	r24, X
     bc8:	09 95       	icall
     bca:	88 23       	and	r24, r24
     bcc:	19 f0       	breq	.+6      	; 0xbd4 <eeprom_mcp794xx_i2c_read+0x58>
     bce:	81 e0       	ldi	r24, 0x01	; 1
     bd0:	01 c0       	rjmp	.+2      	; 0xbd4 <eeprom_mcp794xx_i2c_read+0x58>
     bd2:	81 e0       	ldi	r24, 0x01	; 1
     bd4:	0f 90       	pop	r0
     bd6:	0f 90       	pop	r0
     bd8:	df 91       	pop	r29
     bda:	cf 91       	pop	r28
     bdc:	1f 91       	pop	r17
     bde:	0f 91       	pop	r16
     be0:	ff 90       	pop	r15
     be2:	ef 90       	pop	r14
     be4:	df 90       	pop	r13
     be6:	08 95       	ret

00000be8 <sram_mcp794xx_i2c_write>:
     be8:	cf 92       	push	r12
     bea:	df 92       	push	r13
     bec:	ef 92       	push	r14
     bee:	ff 92       	push	r15
     bf0:	0f 93       	push	r16
     bf2:	1f 93       	push	r17
     bf4:	cf 93       	push	r28
     bf6:	df 93       	push	r29
     bf8:	cd b7       	in	r28, 0x3d	; 61
     bfa:	de b7       	in	r29, 0x3e	; 62
     bfc:	36 2f       	mov	r19, r22
     bfe:	0d b7       	in	r16, 0x3d	; 61
     c00:	1e b7       	in	r17, 0x3e	; 62
     c02:	e2 2e       	mov	r14, r18
     c04:	f1 2c       	mov	r15, r1
     c06:	b7 01       	movw	r22, r14
     c08:	6f 5f       	subi	r22, 0xFF	; 255
     c0a:	7f 4f       	sbci	r23, 0xFF	; 255
     c0c:	ad b7       	in	r26, 0x3d	; 61
     c0e:	be b7       	in	r27, 0x3e	; 62
     c10:	a6 1b       	sub	r26, r22
     c12:	b7 0b       	sbc	r27, r23
     c14:	ad bf       	out	0x3d, r26	; 61
     c16:	be bf       	out	0x3e, r27	; 62
     c18:	6d b7       	in	r22, 0x3d	; 61
     c1a:	7e b7       	in	r23, 0x3e	; 62
     c1c:	6f 5f       	subi	r22, 0xFF	; 255
     c1e:	7f 4f       	sbci	r23, 0xFF	; 255
     c20:	6b 01       	movw	r12, r22
     c22:	11 96       	adiw	r26, 0x01	; 1
     c24:	3c 93       	st	X, r19
     c26:	e1 e0       	ldi	r30, 0x01	; 1
     c28:	f0 e0       	ldi	r31, 0x00	; 0
     c2a:	0a c0       	rjmp	.+20     	; 0xc40 <sram_mcp794xx_i2c_write+0x58>
     c2c:	da 01       	movw	r26, r20
     c2e:	ae 0f       	add	r26, r30
     c30:	bf 1f       	adc	r27, r31
     c32:	11 97       	sbiw	r26, 0x01	; 1
     c34:	3c 91       	ld	r19, X
     c36:	d6 01       	movw	r26, r12
     c38:	ae 0f       	add	r26, r30
     c3a:	bf 1f       	adc	r27, r31
     c3c:	3c 93       	st	X, r19
     c3e:	31 96       	adiw	r30, 0x01	; 1
     c40:	ee 15       	cp	r30, r14
     c42:	ff 05       	cpc	r31, r15
     c44:	9c f3       	brlt	.-26     	; 0xc2c <sram_mcp794xx_i2c_write+0x44>
     c46:	dc 01       	movw	r26, r24
     c48:	16 96       	adiw	r26, 0x06	; 6
     c4a:	ed 91       	ld	r30, X+
     c4c:	fc 91       	ld	r31, X
     c4e:	17 97       	sbiw	r26, 0x07	; 7
     c50:	41 e0       	ldi	r20, 0x01	; 1
     c52:	42 0f       	add	r20, r18
     c54:	1e 96       	adiw	r26, 0x0e	; 14
     c56:	8c 91       	ld	r24, X
     c58:	09 95       	icall
     c5a:	81 11       	cpse	r24, r1
     c5c:	81 e0       	ldi	r24, 0x01	; 1
     c5e:	0d bf       	out	0x3d, r16	; 61
     c60:	1e bf       	out	0x3e, r17	; 62
     c62:	df 91       	pop	r29
     c64:	cf 91       	pop	r28
     c66:	1f 91       	pop	r17
     c68:	0f 91       	pop	r16
     c6a:	ff 90       	pop	r15
     c6c:	ef 90       	pop	r14
     c6e:	df 90       	pop	r13
     c70:	cf 90       	pop	r12
     c72:	08 95       	ret

00000c74 <a_mcp794xx_print_error_msg>:
     c74:	dc 01       	movw	r26, r24
     c76:	1a 96       	adiw	r26, 0x0a	; 10
     c78:	ed 91       	ld	r30, X+
     c7a:	fc 91       	ld	r31, X
     c7c:	1b 97       	sbiw	r26, 0x0b	; 11
     c7e:	7f 93       	push	r23
     c80:	6f 93       	push	r22
     c82:	8a e3       	ldi	r24, 0x3A	; 58
     c84:	99 e9       	ldi	r25, 0x99	; 153
     c86:	9f 93       	push	r25
     c88:	8f 93       	push	r24
     c8a:	09 95       	icall
     c8c:	0f 90       	pop	r0
     c8e:	0f 90       	pop	r0
     c90:	0f 90       	pop	r0
     c92:	0f 90       	pop	r0
     c94:	08 95       	ret

00000c96 <a_pcf85xxx_dec2bcd>:
     c96:	9d ec       	ldi	r25, 0xCD	; 205
     c98:	89 9f       	mul	r24, r25
     c9a:	91 2d       	mov	r25, r1
     c9c:	11 24       	eor	r1, r1
     c9e:	96 95       	lsr	r25
     ca0:	96 95       	lsr	r25
     ca2:	96 95       	lsr	r25
     ca4:	20 e1       	ldi	r18, 0x10	; 16
     ca6:	92 9f       	mul	r25, r18
     ca8:	a0 01       	movw	r20, r0
     caa:	11 24       	eor	r1, r1
     cac:	99 0f       	add	r25, r25
     cae:	29 2f       	mov	r18, r25
     cb0:	22 0f       	add	r18, r18
     cb2:	22 0f       	add	r18, r18
     cb4:	92 0f       	add	r25, r18
     cb6:	89 1b       	sub	r24, r25
     cb8:	84 2b       	or	r24, r20
     cba:	08 95       	ret

00000cbc <a_pcf85xxx_bcd2dec>:
     cbc:	98 2f       	mov	r25, r24
     cbe:	92 95       	swap	r25
     cc0:	9f 70       	andi	r25, 0x0F	; 15
     cc2:	99 0f       	add	r25, r25
     cc4:	29 2f       	mov	r18, r25
     cc6:	22 0f       	add	r18, r18
     cc8:	22 0f       	add	r18, r18
     cca:	92 0f       	add	r25, r18
     ccc:	8f 70       	andi	r24, 0x0F	; 15
     cce:	89 0f       	add	r24, r25
     cd0:	08 95       	ret

00000cd2 <mcp794xx_init>:
     cd2:	cf 93       	push	r28
     cd4:	df 93       	push	r29
     cd6:	00 97       	sbiw	r24, 0x00	; 0
     cd8:	09 f4       	brne	.+2      	; 0xcdc <mcp794xx_init+0xa>
     cda:	68 c0       	rjmp	.+208    	; 0xdac <mcp794xx_init+0xda>
     cdc:	dc 01       	movw	r26, r24
     cde:	1a 96       	adiw	r26, 0x0a	; 10
     ce0:	ed 91       	ld	r30, X+
     ce2:	fc 91       	ld	r31, X
     ce4:	1b 97       	sbiw	r26, 0x0b	; 11
     ce6:	30 97       	sbiw	r30, 0x00	; 0
     ce8:	09 f4       	brne	.+2      	; 0xcec <mcp794xx_init+0x1a>
     cea:	62 c0       	rjmp	.+196    	; 0xdb0 <mcp794xx_init+0xde>
     cec:	ec 01       	movw	r28, r24
     cee:	88 81       	ld	r24, Y
     cf0:	99 81       	ldd	r25, Y+1	; 0x01
     cf2:	89 2b       	or	r24, r25
     cf4:	49 f4       	brne	.+18     	; 0xd08 <mcp794xx_init+0x36>
     cf6:	84 e5       	ldi	r24, 0x54	; 84
     cf8:	99 e9       	ldi	r25, 0x99	; 153
     cfa:	9f 93       	push	r25
     cfc:	8f 93       	push	r24
     cfe:	09 95       	icall
     d00:	0f 90       	pop	r0
     d02:	0f 90       	pop	r0
     d04:	83 e0       	ldi	r24, 0x03	; 3
     d06:	55 c0       	rjmp	.+170    	; 0xdb2 <mcp794xx_init+0xe0>
     d08:	8a 81       	ldd	r24, Y+2	; 0x02
     d0a:	9b 81       	ldd	r25, Y+3	; 0x03
     d0c:	89 2b       	or	r24, r25
     d0e:	49 f4       	brne	.+18     	; 0xd22 <mcp794xx_init+0x50>
     d10:	86 e7       	ldi	r24, 0x76	; 118
     d12:	99 e9       	ldi	r25, 0x99	; 153
     d14:	9f 93       	push	r25
     d16:	8f 93       	push	r24
     d18:	09 95       	icall
     d1a:	0f 90       	pop	r0
     d1c:	0f 90       	pop	r0
     d1e:	83 e0       	ldi	r24, 0x03	; 3
     d20:	48 c0       	rjmp	.+144    	; 0xdb2 <mcp794xx_init+0xe0>
     d22:	8c 81       	ldd	r24, Y+4	; 0x04
     d24:	9d 81       	ldd	r25, Y+5	; 0x05
     d26:	89 2b       	or	r24, r25
     d28:	49 f4       	brne	.+18     	; 0xd3c <mcp794xx_init+0x6a>
     d2a:	83 e9       	ldi	r24, 0x93	; 147
     d2c:	99 e9       	ldi	r25, 0x99	; 153
     d2e:	9f 93       	push	r25
     d30:	8f 93       	push	r24
     d32:	09 95       	icall
     d34:	0f 90       	pop	r0
     d36:	0f 90       	pop	r0
     d38:	83 e0       	ldi	r24, 0x03	; 3
     d3a:	3b c0       	rjmp	.+118    	; 0xdb2 <mcp794xx_init+0xe0>
     d3c:	8e 81       	ldd	r24, Y+6	; 0x06
     d3e:	9f 81       	ldd	r25, Y+7	; 0x07
     d40:	89 2b       	or	r24, r25
     d42:	49 f4       	brne	.+18     	; 0xd56 <mcp794xx_init+0x84>
     d44:	8f ea       	ldi	r24, 0xAF	; 175
     d46:	99 e9       	ldi	r25, 0x99	; 153
     d48:	9f 93       	push	r25
     d4a:	8f 93       	push	r24
     d4c:	09 95       	icall
     d4e:	0f 90       	pop	r0
     d50:	0f 90       	pop	r0
     d52:	83 e0       	ldi	r24, 0x03	; 3
     d54:	2e c0       	rjmp	.+92     	; 0xdb2 <mcp794xx_init+0xe0>
     d56:	8c 85       	ldd	r24, Y+12	; 0x0c
     d58:	9d 85       	ldd	r25, Y+13	; 0x0d
     d5a:	89 2b       	or	r24, r25
     d5c:	49 f4       	brne	.+18     	; 0xd70 <mcp794xx_init+0x9e>
     d5e:	8c ec       	ldi	r24, 0xCC	; 204
     d60:	99 e9       	ldi	r25, 0x99	; 153
     d62:	9f 93       	push	r25
     d64:	8f 93       	push	r24
     d66:	09 95       	icall
     d68:	0f 90       	pop	r0
     d6a:	0f 90       	pop	r0
     d6c:	83 e0       	ldi	r24, 0x03	; 3
     d6e:	21 c0       	rjmp	.+66     	; 0xdb2 <mcp794xx_init+0xe0>
     d70:	88 85       	ldd	r24, Y+8	; 0x08
     d72:	99 85       	ldd	r25, Y+9	; 0x09
     d74:	89 2b       	or	r24, r25
     d76:	39 f4       	brne	.+14     	; 0xd86 <mcp794xx_init+0xb4>
     d78:	88 ee       	ldi	r24, 0xE8	; 232
     d7a:	99 e9       	ldi	r25, 0x99	; 153
     d7c:	9f 93       	push	r25
     d7e:	8f 93       	push	r24
     d80:	09 95       	icall
     d82:	0f 90       	pop	r0
     d84:	0f 90       	pop	r0
     d86:	e8 81       	ld	r30, Y
     d88:	f9 81       	ldd	r31, Y+1	; 0x01
     d8a:	09 95       	icall
     d8c:	88 23       	and	r24, r24
     d8e:	59 f0       	breq	.+22     	; 0xda6 <mcp794xx_init+0xd4>
     d90:	ea 85       	ldd	r30, Y+10	; 0x0a
     d92:	fb 85       	ldd	r31, Y+11	; 0x0b
     d94:	8c ef       	ldi	r24, 0xFC	; 252
     d96:	99 e9       	ldi	r25, 0x99	; 153
     d98:	9f 93       	push	r25
     d9a:	8f 93       	push	r24
     d9c:	09 95       	icall
     d9e:	0f 90       	pop	r0
     da0:	0f 90       	pop	r0
     da2:	81 e0       	ldi	r24, 0x01	; 1
     da4:	06 c0       	rjmp	.+12     	; 0xdb2 <mcp794xx_init+0xe0>
     da6:	91 e0       	ldi	r25, 0x01	; 1
     da8:	99 8b       	std	Y+17, r25	; 0x11
     daa:	03 c0       	rjmp	.+6      	; 0xdb2 <mcp794xx_init+0xe0>
     dac:	82 e0       	ldi	r24, 0x02	; 2
     dae:	01 c0       	rjmp	.+2      	; 0xdb2 <mcp794xx_init+0xe0>
     db0:	83 e0       	ldi	r24, 0x03	; 3
     db2:	df 91       	pop	r29
     db4:	cf 91       	pop	r28
     db6:	08 95       	ret

00000db8 <mcp794xx_set_addr_pin>:
     db8:	00 97       	sbiw	r24, 0x00	; 0
     dba:	51 f0       	breq	.+20     	; 0xdd0 <mcp794xx_set_addr_pin+0x18>
     dbc:	fc 01       	movw	r30, r24
     dbe:	21 89       	ldd	r18, Z+17	; 0x11
     dc0:	21 30       	cpi	r18, 0x01	; 1
     dc2:	41 f4       	brne	.+16     	; 0xdd4 <mcp794xx_set_addr_pin+0x1c>
     dc4:	2f e6       	ldi	r18, 0x6F	; 111
     dc6:	26 87       	std	Z+14, r18	; 0x0e
     dc8:	27 e5       	ldi	r18, 0x57	; 87
     dca:	27 87       	std	Z+15, r18	; 0x0f
     dcc:	80 e0       	ldi	r24, 0x00	; 0
     dce:	08 95       	ret
     dd0:	82 e0       	ldi	r24, 0x02	; 2
     dd2:	08 95       	ret
     dd4:	83 e0       	ldi	r24, 0x03	; 3
     dd6:	08 95       	ret

00000dd8 <mcp794xx_set_variant>:
     dd8:	00 97       	sbiw	r24, 0x00	; 0
     dda:	39 f0       	breq	.+14     	; 0xdea <mcp794xx_set_variant+0x12>
     ddc:	fc 01       	movw	r30, r24
     dde:	21 89       	ldd	r18, Z+17	; 0x11
     de0:	21 30       	cpi	r18, 0x01	; 1
     de2:	29 f4       	brne	.+10     	; 0xdee <mcp794xx_set_variant+0x16>
     de4:	60 8b       	std	Z+16, r22	; 0x10
     de6:	80 e0       	ldi	r24, 0x00	; 0
     de8:	08 95       	ret
     dea:	82 e0       	ldi	r24, 0x02	; 2
     dec:	08 95       	ret
     dee:	83 e0       	ldi	r24, 0x03	; 3
     df0:	08 95       	ret

00000df2 <mcp794xx_set_debug_print_buffer_size>:
     df2:	00 97       	sbiw	r24, 0x00	; 0
     df4:	41 f0       	breq	.+16     	; 0xe06 <mcp794xx_set_debug_print_buffer_size+0x14>
     df6:	fc 01       	movw	r30, r24
     df8:	21 89       	ldd	r18, Z+17	; 0x11
     dfa:	21 30       	cpi	r18, 0x01	; 1
     dfc:	31 f4       	brne	.+12     	; 0xe0a <mcp794xx_set_debug_print_buffer_size+0x18>
     dfe:	62 8b       	std	Z+18, r22	; 0x12
     e00:	73 8b       	std	Z+19, r23	; 0x13
     e02:	80 e0       	ldi	r24, 0x00	; 0
     e04:	08 95       	ret
     e06:	82 e0       	ldi	r24, 0x02	; 2
     e08:	08 95       	ret
     e0a:	83 e0       	ldi	r24, 0x03	; 3
     e0c:	08 95       	ret

00000e0e <mcp794xx_get_time_and_date>:
     e0e:	cf 92       	push	r12
     e10:	df 92       	push	r13
     e12:	ef 92       	push	r14
     e14:	ff 92       	push	r15
     e16:	0f 93       	push	r16
     e18:	1f 93       	push	r17
     e1a:	cf 93       	push	r28
     e1c:	df 93       	push	r29
     e1e:	cd b7       	in	r28, 0x3d	; 61
     e20:	de b7       	in	r29, 0x3e	; 62
     e22:	27 97       	sbiw	r28, 0x07	; 7
     e24:	cd bf       	out	0x3d, r28	; 61
     e26:	de bf       	out	0x3e, r29	; 62
     e28:	00 97       	sbiw	r24, 0x00	; 0
     e2a:	09 f4       	brne	.+2      	; 0xe2e <mcp794xx_get_time_and_date+0x20>
     e2c:	67 c0       	rjmp	.+206    	; 0xefc <mcp794xx_get_time_and_date+0xee>
     e2e:	fc 01       	movw	r30, r24
     e30:	11 89       	ldd	r17, Z+17	; 0x11
     e32:	11 30       	cpi	r17, 0x01	; 1
     e34:	09 f0       	breq	.+2      	; 0xe38 <mcp794xx_get_time_and_date+0x2a>
     e36:	64 c0       	rjmp	.+200    	; 0xf00 <mcp794xx_get_time_and_date+0xf2>
     e38:	6b 01       	movw	r12, r22
     e3a:	7c 01       	movw	r14, r24
     e3c:	27 e0       	ldi	r18, 0x07	; 7
     e3e:	ae 01       	movw	r20, r28
     e40:	4f 5f       	subi	r20, 0xFF	; 255
     e42:	5f 4f       	sbci	r21, 0xFF	; 255
     e44:	60 e0       	ldi	r22, 0x00	; 0
     e46:	70 e0       	ldi	r23, 0x00	; 0
     e48:	0e 94 42 05 	call	0xa84	; 0xa84 <rtc_mcp794xx_i2c_read>
     e4c:	08 2f       	mov	r16, r24
     e4e:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
     e52:	88 23       	and	r24, r24
     e54:	39 f0       	breq	.+14     	; 0xe64 <mcp794xx_get_time_and_date+0x56>
     e56:	60 e6       	ldi	r22, 0x60	; 96
     e58:	7a e9       	ldi	r23, 0x9A	; 154
     e5a:	c7 01       	movw	r24, r14
     e5c:	0e 94 3a 06 	call	0xc74	; 0xc74 <a_mcp794xx_print_error_msg>
     e60:	01 2f       	mov	r16, r17
     e62:	4f c0       	rjmp	.+158    	; 0xf02 <mcp794xx_get_time_and_date+0xf4>
     e64:	89 81       	ldd	r24, Y+1	; 0x01
     e66:	8f 77       	andi	r24, 0x7F	; 127
     e68:	0e 94 5e 06 	call	0xcbc	; 0xcbc <a_pcf85xxx_bcd2dec>
     e6c:	f6 01       	movw	r30, r12
     e6e:	85 83       	std	Z+5, r24	; 0x05
     e70:	8a 81       	ldd	r24, Y+2	; 0x02
     e72:	8f 77       	andi	r24, 0x7F	; 127
     e74:	0e 94 5e 06 	call	0xcbc	; 0xcbc <a_pcf85xxx_bcd2dec>
     e78:	f6 01       	movw	r30, r12
     e7a:	84 83       	std	Z+4, r24	; 0x04
     e7c:	f7 01       	movw	r30, r14
     e7e:	e2 5a       	subi	r30, 0xA2	; 162
     e80:	ff 4f       	sbci	r31, 0xFF	; 255
     e82:	80 81       	ld	r24, Z
     e84:	81 11       	cpse	r24, r1
     e86:	07 c0       	rjmp	.+14     	; 0xe96 <mcp794xx_get_time_and_date+0x88>
     e88:	8b 81       	ldd	r24, Y+3	; 0x03
     e8a:	8f 73       	andi	r24, 0x3F	; 63
     e8c:	0e 94 5e 06 	call	0xcbc	; 0xcbc <a_pcf85xxx_bcd2dec>
     e90:	f6 01       	movw	r30, r12
     e92:	83 83       	std	Z+3, r24	; 0x03
     e94:	17 c0       	rjmp	.+46     	; 0xec4 <mcp794xx_get_time_and_date+0xb6>
     e96:	81 30       	cpi	r24, 0x01	; 1
     e98:	a9 f4       	brne	.+42     	; 0xec4 <mcp794xx_get_time_and_date+0xb6>
     e9a:	1b 81       	ldd	r17, Y+3	; 0x03
     e9c:	81 2f       	mov	r24, r17
     e9e:	8f 71       	andi	r24, 0x1F	; 31
     ea0:	0e 94 5e 06 	call	0xcbc	; 0xcbc <a_pcf85xxx_bcd2dec>
     ea4:	f6 01       	movw	r30, r12
     ea6:	83 83       	std	Z+3, r24	; 0x03
     ea8:	10 72       	andi	r17, 0x20	; 32
     eaa:	81 2f       	mov	r24, r17
     eac:	90 e0       	ldi	r25, 0x00	; 0
     eae:	95 95       	asr	r25
     eb0:	87 95       	ror	r24
     eb2:	95 95       	asr	r25
     eb4:	87 95       	ror	r24
     eb6:	95 95       	asr	r25
     eb8:	87 95       	ror	r24
     eba:	95 95       	asr	r25
     ebc:	87 95       	ror	r24
     ebe:	95 95       	asr	r25
     ec0:	87 95       	ror	r24
     ec2:	81 87       	std	Z+9, r24	; 0x09
     ec4:	8c 81       	ldd	r24, Y+4	; 0x04
     ec6:	87 70       	andi	r24, 0x07	; 7
     ec8:	0e 94 5e 06 	call	0xcbc	; 0xcbc <a_pcf85xxx_bcd2dec>
     ecc:	f6 01       	movw	r30, r12
     ece:	87 83       	std	Z+7, r24	; 0x07
     ed0:	8d 81       	ldd	r24, Y+5	; 0x05
     ed2:	8f 73       	andi	r24, 0x3F	; 63
     ed4:	0e 94 5e 06 	call	0xcbc	; 0xcbc <a_pcf85xxx_bcd2dec>
     ed8:	f6 01       	movw	r30, r12
     eda:	82 83       	std	Z+2, r24	; 0x02
     edc:	8e 81       	ldd	r24, Y+6	; 0x06
     ede:	8f 71       	andi	r24, 0x1F	; 31
     ee0:	0e 94 5e 06 	call	0xcbc	; 0xcbc <a_pcf85xxx_bcd2dec>
     ee4:	f6 01       	movw	r30, r12
     ee6:	86 83       	std	Z+6, r24	; 0x06
     ee8:	8f 81       	ldd	r24, Y+7	; 0x07
     eea:	0e 94 5e 06 	call	0xcbc	; 0xcbc <a_pcf85xxx_bcd2dec>
     eee:	90 e0       	ldi	r25, 0x00	; 0
     ef0:	80 53       	subi	r24, 0x30	; 48
     ef2:	98 4f       	sbci	r25, 0xF8	; 248
     ef4:	f6 01       	movw	r30, r12
     ef6:	80 83       	st	Z, r24
     ef8:	91 83       	std	Z+1, r25	; 0x01
     efa:	03 c0       	rjmp	.+6      	; 0xf02 <mcp794xx_get_time_and_date+0xf4>
     efc:	02 e0       	ldi	r16, 0x02	; 2
     efe:	01 c0       	rjmp	.+2      	; 0xf02 <mcp794xx_get_time_and_date+0xf4>
     f00:	03 e0       	ldi	r16, 0x03	; 3
     f02:	80 2f       	mov	r24, r16
     f04:	27 96       	adiw	r28, 0x07	; 7
     f06:	cd bf       	out	0x3d, r28	; 61
     f08:	de bf       	out	0x3e, r29	; 62
     f0a:	df 91       	pop	r29
     f0c:	cf 91       	pop	r28
     f0e:	1f 91       	pop	r17
     f10:	0f 91       	pop	r16
     f12:	ff 90       	pop	r15
     f14:	ef 90       	pop	r14
     f16:	df 90       	pop	r13
     f18:	cf 90       	pop	r12
     f1a:	08 95       	ret

00000f1c <mcp794xx_set_hour_format>:
     f1c:	df 92       	push	r13
     f1e:	ef 92       	push	r14
     f20:	ff 92       	push	r15
     f22:	0f 93       	push	r16
     f24:	1f 93       	push	r17
     f26:	cf 93       	push	r28
     f28:	df 93       	push	r29
     f2a:	1f 92       	push	r1
     f2c:	cd b7       	in	r28, 0x3d	; 61
     f2e:	de b7       	in	r29, 0x3e	; 62
     f30:	00 97       	sbiw	r24, 0x00	; 0
     f32:	c1 f1       	breq	.+112    	; 0xfa4 <mcp794xx_set_hour_format+0x88>
     f34:	fc 01       	movw	r30, r24
     f36:	11 89       	ldd	r17, Z+17	; 0x11
     f38:	11 30       	cpi	r17, 0x01	; 1
     f3a:	b1 f5       	brne	.+108    	; 0xfa8 <mcp794xx_set_hour_format+0x8c>
     f3c:	d4 2e       	mov	r13, r20
     f3e:	06 2f       	mov	r16, r22
     f40:	7c 01       	movw	r14, r24
     f42:	70 e0       	ldi	r23, 0x00	; 0
     f44:	21 e0       	ldi	r18, 0x01	; 1
     f46:	ae 01       	movw	r20, r28
     f48:	4f 5f       	subi	r20, 0xFF	; 255
     f4a:	5f 4f       	sbci	r21, 0xFF	; 255
     f4c:	0e 94 42 05 	call	0xa84	; 0xa84 <rtc_mcp794xx_i2c_read>
     f50:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
     f54:	88 23       	and	r24, r24
     f56:	31 f0       	breq	.+12     	; 0xf64 <mcp794xx_set_hour_format+0x48>
     f58:	63 e7       	ldi	r22, 0x73	; 115
     f5a:	7a e9       	ldi	r23, 0x9A	; 154
     f5c:	c7 01       	movw	r24, r14
     f5e:	0e 94 3a 06 	call	0xc74	; 0xc74 <a_mcp794xx_print_error_msg>
     f62:	23 c0       	rjmp	.+70     	; 0xfaa <mcp794xx_set_hour_format+0x8e>
     f64:	89 81       	ldd	r24, Y+1	; 0x01
     f66:	28 2f       	mov	r18, r24
     f68:	2f 7b       	andi	r18, 0xBF	; 191
     f6a:	f0 e4       	ldi	r31, 0x40	; 64
     f6c:	df 9e       	mul	r13, r31
     f6e:	c0 01       	movw	r24, r0
     f70:	11 24       	eor	r1, r1
     f72:	82 2b       	or	r24, r18
     f74:	89 83       	std	Y+1, r24	; 0x01
     f76:	ae 01       	movw	r20, r28
     f78:	4f 5f       	subi	r20, 0xFF	; 255
     f7a:	5f 4f       	sbci	r21, 0xFF	; 255
     f7c:	60 2f       	mov	r22, r16
     f7e:	c7 01       	movw	r24, r14
     f80:	0e 94 15 05 	call	0xa2a	; 0xa2a <rtc_mcp794xx_i2c_write>
     f84:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
     f88:	88 23       	and	r24, r24
     f8a:	31 f0       	breq	.+12     	; 0xf98 <mcp794xx_set_hour_format+0x7c>
     f8c:	61 e9       	ldi	r22, 0x91	; 145
     f8e:	7a e9       	ldi	r23, 0x9A	; 154
     f90:	c7 01       	movw	r24, r14
     f92:	0e 94 3a 06 	call	0xc74	; 0xc74 <a_mcp794xx_print_error_msg>
     f96:	09 c0       	rjmp	.+18     	; 0xfaa <mcp794xx_set_hour_format+0x8e>
     f98:	f7 01       	movw	r30, r14
     f9a:	e2 5a       	subi	r30, 0xA2	; 162
     f9c:	ff 4f       	sbci	r31, 0xFF	; 255
     f9e:	d0 82       	st	Z, r13
     fa0:	18 2f       	mov	r17, r24
     fa2:	03 c0       	rjmp	.+6      	; 0xfaa <mcp794xx_set_hour_format+0x8e>
     fa4:	12 e0       	ldi	r17, 0x02	; 2
     fa6:	01 c0       	rjmp	.+2      	; 0xfaa <mcp794xx_set_hour_format+0x8e>
     fa8:	13 e0       	ldi	r17, 0x03	; 3
     faa:	81 2f       	mov	r24, r17
     fac:	0f 90       	pop	r0
     fae:	df 91       	pop	r29
     fb0:	cf 91       	pop	r28
     fb2:	1f 91       	pop	r17
     fb4:	0f 91       	pop	r16
     fb6:	ff 90       	pop	r15
     fb8:	ef 90       	pop	r14
     fba:	df 90       	pop	r13
     fbc:	08 95       	ret

00000fbe <mcp794xx_get_hour_format>:
     fbe:	cf 92       	push	r12
     fc0:	df 92       	push	r13
     fc2:	ef 92       	push	r14
     fc4:	ff 92       	push	r15
     fc6:	1f 93       	push	r17
     fc8:	cf 93       	push	r28
     fca:	df 93       	push	r29
     fcc:	1f 92       	push	r1
     fce:	cd b7       	in	r28, 0x3d	; 61
     fd0:	de b7       	in	r29, 0x3e	; 62
     fd2:	00 97       	sbiw	r24, 0x00	; 0
     fd4:	51 f1       	breq	.+84     	; 0x102a <mcp794xx_get_hour_format+0x6c>
     fd6:	fc 01       	movw	r30, r24
     fd8:	11 89       	ldd	r17, Z+17	; 0x11
     fda:	11 30       	cpi	r17, 0x01	; 1
     fdc:	41 f5       	brne	.+80     	; 0x102e <mcp794xx_get_hour_format+0x70>
     fde:	6a 01       	movw	r12, r20
     fe0:	7c 01       	movw	r14, r24
     fe2:	70 e0       	ldi	r23, 0x00	; 0
     fe4:	21 e0       	ldi	r18, 0x01	; 1
     fe6:	ae 01       	movw	r20, r28
     fe8:	4f 5f       	subi	r20, 0xFF	; 255
     fea:	5f 4f       	sbci	r21, 0xFF	; 255
     fec:	0e 94 42 05 	call	0xa84	; 0xa84 <rtc_mcp794xx_i2c_read>
     ff0:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
     ff4:	88 23       	and	r24, r24
     ff6:	39 f0       	breq	.+14     	; 0x1006 <mcp794xx_get_hour_format+0x48>
     ff8:	62 ea       	ldi	r22, 0xA2	; 162
     ffa:	7a e9       	ldi	r23, 0x9A	; 154
     ffc:	c7 01       	movw	r24, r14
     ffe:	0e 94 3a 06 	call	0xc74	; 0xc74 <a_mcp794xx_print_error_msg>
    1002:	81 2f       	mov	r24, r17
    1004:	15 c0       	rjmp	.+42     	; 0x1030 <mcp794xx_get_hour_format+0x72>
    1006:	29 81       	ldd	r18, Y+1	; 0x01
    1008:	20 74       	andi	r18, 0x40	; 64
    100a:	30 e0       	ldi	r19, 0x00	; 0
    100c:	02 2e       	mov	r0, r18
    100e:	23 2f       	mov	r18, r19
    1010:	00 0c       	add	r0, r0
    1012:	22 1f       	adc	r18, r18
    1014:	33 0b       	sbc	r19, r19
    1016:	00 0c       	add	r0, r0
    1018:	22 1f       	adc	r18, r18
    101a:	33 1f       	adc	r19, r19
    101c:	f7 01       	movw	r30, r14
    101e:	e2 5a       	subi	r30, 0xA2	; 162
    1020:	ff 4f       	sbci	r31, 0xFF	; 255
    1022:	20 83       	st	Z, r18
    1024:	f6 01       	movw	r30, r12
    1026:	20 83       	st	Z, r18
    1028:	03 c0       	rjmp	.+6      	; 0x1030 <mcp794xx_get_hour_format+0x72>
    102a:	82 e0       	ldi	r24, 0x02	; 2
    102c:	01 c0       	rjmp	.+2      	; 0x1030 <mcp794xx_get_hour_format+0x72>
    102e:	83 e0       	ldi	r24, 0x03	; 3
    1030:	0f 90       	pop	r0
    1032:	df 91       	pop	r29
    1034:	cf 91       	pop	r28
    1036:	1f 91       	pop	r17
    1038:	ff 90       	pop	r15
    103a:	ef 90       	pop	r14
    103c:	df 90       	pop	r13
    103e:	cf 90       	pop	r12
    1040:	08 95       	ret

00001042 <mcp794xx_set_am_pm>:
    1042:	af 92       	push	r10
    1044:	bf 92       	push	r11
    1046:	df 92       	push	r13
    1048:	ef 92       	push	r14
    104a:	1f 93       	push	r17
    104c:	cf 93       	push	r28
    104e:	df 93       	push	r29
    1050:	1f 92       	push	r1
    1052:	cd b7       	in	r28, 0x3d	; 61
    1054:	de b7       	in	r29, 0x3e	; 62
    1056:	00 97       	sbiw	r24, 0x00	; 0
    1058:	a1 f1       	breq	.+104    	; 0x10c2 <mcp794xx_set_am_pm+0x80>
    105a:	fc 01       	movw	r30, r24
    105c:	11 89       	ldd	r17, Z+17	; 0x11
    105e:	11 30       	cpi	r17, 0x01	; 1
    1060:	91 f5       	brne	.+100    	; 0x10c6 <mcp794xx_set_am_pm+0x84>
    1062:	e4 2e       	mov	r14, r20
    1064:	d6 2e       	mov	r13, r22
    1066:	5c 01       	movw	r10, r24
    1068:	70 e0       	ldi	r23, 0x00	; 0
    106a:	21 e0       	ldi	r18, 0x01	; 1
    106c:	ae 01       	movw	r20, r28
    106e:	4f 5f       	subi	r20, 0xFF	; 255
    1070:	5f 4f       	sbci	r21, 0xFF	; 255
    1072:	0e 94 42 05 	call	0xa84	; 0xa84 <rtc_mcp794xx_i2c_read>
    1076:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    107a:	88 23       	and	r24, r24
    107c:	39 f0       	breq	.+14     	; 0x108c <mcp794xx_set_am_pm+0x4a>
    107e:	62 eb       	ldi	r22, 0xB2	; 178
    1080:	7a e9       	ldi	r23, 0x9A	; 154
    1082:	c5 01       	movw	r24, r10
    1084:	0e 94 3a 06 	call	0xc74	; 0xc74 <a_mcp794xx_print_error_msg>
    1088:	81 2f       	mov	r24, r17
    108a:	1e c0       	rjmp	.+60     	; 0x10c8 <mcp794xx_set_am_pm+0x86>
    108c:	89 81       	ldd	r24, Y+1	; 0x01
    108e:	28 2f       	mov	r18, r24
    1090:	2f 7d       	andi	r18, 0xDF	; 223
    1092:	f0 e2       	ldi	r31, 0x20	; 32
    1094:	ef 9e       	mul	r14, r31
    1096:	c0 01       	movw	r24, r0
    1098:	11 24       	eor	r1, r1
    109a:	82 2b       	or	r24, r18
    109c:	89 83       	std	Y+1, r24	; 0x01
    109e:	ae 01       	movw	r20, r28
    10a0:	4f 5f       	subi	r20, 0xFF	; 255
    10a2:	5f 4f       	sbci	r21, 0xFF	; 255
    10a4:	6d 2d       	mov	r22, r13
    10a6:	c5 01       	movw	r24, r10
    10a8:	0e 94 15 05 	call	0xa2a	; 0xa2a <rtc_mcp794xx_i2c_write>
    10ac:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    10b0:	88 23       	and	r24, r24
    10b2:	51 f0       	breq	.+20     	; 0x10c8 <mcp794xx_set_am_pm+0x86>
    10b4:	69 ed       	ldi	r22, 0xD9	; 217
    10b6:	7a e9       	ldi	r23, 0x9A	; 154
    10b8:	c5 01       	movw	r24, r10
    10ba:	0e 94 3a 06 	call	0xc74	; 0xc74 <a_mcp794xx_print_error_msg>
    10be:	81 2f       	mov	r24, r17
    10c0:	03 c0       	rjmp	.+6      	; 0x10c8 <mcp794xx_set_am_pm+0x86>
    10c2:	82 e0       	ldi	r24, 0x02	; 2
    10c4:	01 c0       	rjmp	.+2      	; 0x10c8 <mcp794xx_set_am_pm+0x86>
    10c6:	83 e0       	ldi	r24, 0x03	; 3
    10c8:	0f 90       	pop	r0
    10ca:	df 91       	pop	r29
    10cc:	cf 91       	pop	r28
    10ce:	1f 91       	pop	r17
    10d0:	ef 90       	pop	r14
    10d2:	df 90       	pop	r13
    10d4:	bf 90       	pop	r11
    10d6:	af 90       	pop	r10
    10d8:	08 95       	ret

000010da <mcp794xx_set_time_and_date>:
    10da:	cf 92       	push	r12
    10dc:	df 92       	push	r13
    10de:	ef 92       	push	r14
    10e0:	ff 92       	push	r15
    10e2:	0f 93       	push	r16
    10e4:	1f 93       	push	r17
    10e6:	cf 93       	push	r28
    10e8:	df 93       	push	r29
    10ea:	cd b7       	in	r28, 0x3d	; 61
    10ec:	de b7       	in	r29, 0x3e	; 62
    10ee:	28 97       	sbiw	r28, 0x08	; 8
    10f0:	cd bf       	out	0x3d, r28	; 61
    10f2:	de bf       	out	0x3e, r29	; 62
    10f4:	00 97       	sbiw	r24, 0x00	; 0
    10f6:	09 f4       	brne	.+2      	; 0x10fa <mcp794xx_set_time_and_date+0x20>
    10f8:	5d c1       	rjmp	.+698    	; 0x13b4 <mcp794xx_set_time_and_date+0x2da>
    10fa:	fc 01       	movw	r30, r24
    10fc:	11 89       	ldd	r17, Z+17	; 0x11
    10fe:	11 30       	cpi	r17, 0x01	; 1
    1100:	09 f0       	breq	.+2      	; 0x1104 <mcp794xx_set_time_and_date+0x2a>
    1102:	5a c1       	rjmp	.+692    	; 0x13b8 <mcp794xx_set_time_and_date+0x2de>
    1104:	6b 01       	movw	r12, r22
    1106:	7c 01       	movw	r14, r24
    1108:	fb 01       	movw	r30, r22
    110a:	80 81       	ld	r24, Z
    110c:	91 81       	ldd	r25, Z+1	; 0x01
    110e:	84 36       	cpi	r24, 0x64	; 100
    1110:	91 05       	cpc	r25, r1
    1112:	38 f0       	brcs	.+14     	; 0x1122 <mcp794xx_set_time_and_date+0x48>
    1114:	62 ef       	ldi	r22, 0xF2	; 242
    1116:	7a e9       	ldi	r23, 0x9A	; 154
    1118:	c7 01       	movw	r24, r14
    111a:	0e 94 3a 06 	call	0xc74	; 0xc74 <a_mcp794xx_print_error_msg>
    111e:	14 e0       	ldi	r17, 0x04	; 4
    1120:	50 c1       	rjmp	.+672    	; 0x13c2 <mcp794xx_set_time_and_date+0x2e8>
    1122:	fb 01       	movw	r30, r22
    1124:	86 81       	ldd	r24, Z+6	; 0x06
    1126:	81 50       	subi	r24, 0x01	; 1
    1128:	8c 30       	cpi	r24, 0x0C	; 12
    112a:	38 f0       	brcs	.+14     	; 0x113a <mcp794xx_set_time_and_date+0x60>
    112c:	6b e2       	ldi	r22, 0x2B	; 43
    112e:	7b e9       	ldi	r23, 0x9B	; 155
    1130:	c7 01       	movw	r24, r14
    1132:	0e 94 3a 06 	call	0xc74	; 0xc74 <a_mcp794xx_print_error_msg>
    1136:	14 e0       	ldi	r17, 0x04	; 4
    1138:	44 c1       	rjmp	.+648    	; 0x13c2 <mcp794xx_set_time_and_date+0x2e8>
    113a:	fb 01       	movw	r30, r22
    113c:	82 81       	ldd	r24, Z+2	; 0x02
    113e:	81 50       	subi	r24, 0x01	; 1
    1140:	8f 31       	cpi	r24, 0x1F	; 31
    1142:	38 f0       	brcs	.+14     	; 0x1152 <mcp794xx_set_time_and_date+0x78>
    1144:	65 e6       	ldi	r22, 0x65	; 101
    1146:	7b e9       	ldi	r23, 0x9B	; 155
    1148:	c7 01       	movw	r24, r14
    114a:	0e 94 3a 06 	call	0xc74	; 0xc74 <a_mcp794xx_print_error_msg>
    114e:	14 e0       	ldi	r17, 0x04	; 4
    1150:	38 c1       	rjmp	.+624    	; 0x13c2 <mcp794xx_set_time_and_date+0x2e8>
    1152:	fb 01       	movw	r30, r22
    1154:	87 81       	ldd	r24, Z+7	; 0x07
    1156:	81 50       	subi	r24, 0x01	; 1
    1158:	87 30       	cpi	r24, 0x07	; 7
    115a:	38 f0       	brcs	.+14     	; 0x116a <mcp794xx_set_time_and_date+0x90>
    115c:	6e e9       	ldi	r22, 0x9E	; 158
    115e:	7b e9       	ldi	r23, 0x9B	; 155
    1160:	c7 01       	movw	r24, r14
    1162:	0e 94 3a 06 	call	0xc74	; 0xc74 <a_mcp794xx_print_error_msg>
    1166:	14 e0       	ldi	r17, 0x04	; 4
    1168:	2c c1       	rjmp	.+600    	; 0x13c2 <mcp794xx_set_time_and_date+0x2e8>
    116a:	fb 01       	movw	r30, r22
    116c:	84 81       	ldd	r24, Z+4	; 0x04
    116e:	8c 33       	cpi	r24, 0x3C	; 60
    1170:	38 f0       	brcs	.+14     	; 0x1180 <mcp794xx_set_time_and_date+0xa6>
    1172:	6a ed       	ldi	r22, 0xDA	; 218
    1174:	7b e9       	ldi	r23, 0x9B	; 155
    1176:	c7 01       	movw	r24, r14
    1178:	0e 94 3a 06 	call	0xc74	; 0xc74 <a_mcp794xx_print_error_msg>
    117c:	14 e0       	ldi	r17, 0x04	; 4
    117e:	21 c1       	rjmp	.+578    	; 0x13c2 <mcp794xx_set_time_and_date+0x2e8>
    1180:	fb 01       	movw	r30, r22
    1182:	85 81       	ldd	r24, Z+5	; 0x05
    1184:	8c 33       	cpi	r24, 0x3C	; 60
    1186:	38 f0       	brcs	.+14     	; 0x1196 <mcp794xx_set_time_and_date+0xbc>
    1188:	65 e1       	ldi	r22, 0x15	; 21
    118a:	7c e9       	ldi	r23, 0x9C	; 156
    118c:	c7 01       	movw	r24, r14
    118e:	0e 94 3a 06 	call	0xc74	; 0xc74 <a_mcp794xx_print_error_msg>
    1192:	14 e0       	ldi	r17, 0x04	; 4
    1194:	16 c1       	rjmp	.+556    	; 0x13c2 <mcp794xx_set_time_and_date+0x2e8>
    1196:	f7 01       	movw	r30, r14
    1198:	e2 5a       	subi	r30, 0xA2	; 162
    119a:	ff 4f       	sbci	r31, 0xFF	; 255
    119c:	80 81       	ld	r24, Z
    119e:	81 11       	cpse	r24, r1
    11a0:	0b c0       	rjmp	.+22     	; 0x11b8 <mcp794xx_set_time_and_date+0xde>
    11a2:	fb 01       	movw	r30, r22
    11a4:	83 81       	ldd	r24, Z+3	; 0x03
    11a6:	88 31       	cpi	r24, 0x18	; 24
    11a8:	e0 f0       	brcs	.+56     	; 0x11e2 <mcp794xx_set_time_and_date+0x108>
    11aa:	61 e5       	ldi	r22, 0x51	; 81
    11ac:	7c e9       	ldi	r23, 0x9C	; 156
    11ae:	c7 01       	movw	r24, r14
    11b0:	0e 94 3a 06 	call	0xc74	; 0xc74 <a_mcp794xx_print_error_msg>
    11b4:	14 e0       	ldi	r17, 0x04	; 4
    11b6:	05 c1       	rjmp	.+522    	; 0x13c2 <mcp794xx_set_time_and_date+0x2e8>
    11b8:	81 30       	cpi	r24, 0x01	; 1
    11ba:	61 f4       	brne	.+24     	; 0x11d4 <mcp794xx_set_time_and_date+0xfa>
    11bc:	fb 01       	movw	r30, r22
    11be:	83 81       	ldd	r24, Z+3	; 0x03
    11c0:	81 50       	subi	r24, 0x01	; 1
    11c2:	8c 30       	cpi	r24, 0x0C	; 12
    11c4:	70 f0       	brcs	.+28     	; 0x11e2 <mcp794xx_set_time_and_date+0x108>
    11c6:	6a e8       	ldi	r22, 0x8A	; 138
    11c8:	7c e9       	ldi	r23, 0x9C	; 156
    11ca:	c7 01       	movw	r24, r14
    11cc:	0e 94 3a 06 	call	0xc74	; 0xc74 <a_mcp794xx_print_error_msg>
    11d0:	14 e0       	ldi	r17, 0x04	; 4
    11d2:	f7 c0       	rjmp	.+494    	; 0x13c2 <mcp794xx_set_time_and_date+0x2e8>
    11d4:	63 ec       	ldi	r22, 0xC3	; 195
    11d6:	7c e9       	ldi	r23, 0x9C	; 156
    11d8:	c7 01       	movw	r24, r14
    11da:	0e 94 3a 06 	call	0xc74	; 0xc74 <a_mcp794xx_print_error_msg>
    11de:	14 e0       	ldi	r17, 0x04	; 4
    11e0:	f0 c0       	rjmp	.+480    	; 0x13c2 <mcp794xx_set_time_and_date+0x2e8>
    11e2:	ae 01       	movw	r20, r28
    11e4:	4f 5f       	subi	r20, 0xFF	; 255
    11e6:	5f 4f       	sbci	r21, 0xFF	; 255
    11e8:	87 e0       	ldi	r24, 0x07	; 7
    11ea:	fa 01       	movw	r30, r20
    11ec:	11 92       	st	Z+, r1
    11ee:	8a 95       	dec	r24
    11f0:	e9 f7       	brne	.-6      	; 0x11ec <mcp794xx_set_time_and_date+0x112>
    11f2:	27 e0       	ldi	r18, 0x07	; 7
    11f4:	60 e0       	ldi	r22, 0x00	; 0
    11f6:	70 e0       	ldi	r23, 0x00	; 0
    11f8:	c7 01       	movw	r24, r14
    11fa:	0e 94 42 05 	call	0xa84	; 0xa84 <rtc_mcp794xx_i2c_read>
    11fe:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    1202:	88 23       	and	r24, r24
    1204:	31 f0       	breq	.+12     	; 0x1212 <mcp794xx_set_time_and_date+0x138>
    1206:	61 ee       	ldi	r22, 0xE1	; 225
    1208:	7c e9       	ldi	r23, 0x9C	; 156
    120a:	c7 01       	movw	r24, r14
    120c:	0e 94 3a 06 	call	0xc74	; 0xc74 <a_mcp794xx_print_error_msg>
    1210:	d8 c0       	rjmp	.+432    	; 0x13c2 <mcp794xx_set_time_and_date+0x2e8>
    1212:	09 81       	ldd	r16, Y+1	; 0x01
    1214:	f6 01       	movw	r30, r12
    1216:	85 81       	ldd	r24, Z+5	; 0x05
    1218:	0e 94 4b 06 	call	0xc96	; 0xc96 <a_pcf85xxx_dec2bcd>
    121c:	00 78       	andi	r16, 0x80	; 128
    121e:	80 2b       	or	r24, r16
    1220:	88 87       	std	Y+8, r24	; 0x08
    1222:	ae 01       	movw	r20, r28
    1224:	48 5f       	subi	r20, 0xF8	; 248
    1226:	5f 4f       	sbci	r21, 0xFF	; 255
    1228:	60 e0       	ldi	r22, 0x00	; 0
    122a:	c7 01       	movw	r24, r14
    122c:	0e 94 15 05 	call	0xa2a	; 0xa2a <rtc_mcp794xx_i2c_write>
    1230:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    1234:	88 23       	and	r24, r24
    1236:	31 f0       	breq	.+12     	; 0x1244 <mcp794xx_set_time_and_date+0x16a>
    1238:	68 ef       	ldi	r22, 0xF8	; 248
    123a:	7c e9       	ldi	r23, 0x9C	; 156
    123c:	c7 01       	movw	r24, r14
    123e:	0e 94 3a 06 	call	0xc74	; 0xc74 <a_mcp794xx_print_error_msg>
    1242:	bf c0       	rjmp	.+382    	; 0x13c2 <mcp794xx_set_time_and_date+0x2e8>
    1244:	f6 01       	movw	r30, r12
    1246:	84 81       	ldd	r24, Z+4	; 0x04
    1248:	0e 94 4b 06 	call	0xc96	; 0xc96 <a_pcf85xxx_dec2bcd>
    124c:	88 87       	std	Y+8, r24	; 0x08
    124e:	ae 01       	movw	r20, r28
    1250:	48 5f       	subi	r20, 0xF8	; 248
    1252:	5f 4f       	sbci	r21, 0xFF	; 255
    1254:	61 e0       	ldi	r22, 0x01	; 1
    1256:	c7 01       	movw	r24, r14
    1258:	0e 94 15 05 	call	0xa2a	; 0xa2a <rtc_mcp794xx_i2c_write>
    125c:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    1260:	88 23       	and	r24, r24
    1262:	31 f0       	breq	.+12     	; 0x1270 <mcp794xx_set_time_and_date+0x196>
    1264:	69 e0       	ldi	r22, 0x09	; 9
    1266:	7d e9       	ldi	r23, 0x9D	; 157
    1268:	c7 01       	movw	r24, r14
    126a:	0e 94 3a 06 	call	0xc74	; 0xc74 <a_mcp794xx_print_error_msg>
    126e:	a9 c0       	rjmp	.+338    	; 0x13c2 <mcp794xx_set_time_and_date+0x2e8>
    1270:	f7 01       	movw	r30, r14
    1272:	e2 5a       	subi	r30, 0xA2	; 162
    1274:	ff 4f       	sbci	r31, 0xFF	; 255
    1276:	80 81       	ld	r24, Z
    1278:	81 11       	cpse	r24, r1
    127a:	16 c0       	rjmp	.+44     	; 0x12a8 <mcp794xx_set_time_and_date+0x1ce>
    127c:	f6 01       	movw	r30, r12
    127e:	83 81       	ldd	r24, Z+3	; 0x03
    1280:	0e 94 4b 06 	call	0xc96	; 0xc96 <a_pcf85xxx_dec2bcd>
    1284:	88 87       	std	Y+8, r24	; 0x08
    1286:	ae 01       	movw	r20, r28
    1288:	48 5f       	subi	r20, 0xF8	; 248
    128a:	5f 4f       	sbci	r21, 0xFF	; 255
    128c:	62 e0       	ldi	r22, 0x02	; 2
    128e:	c7 01       	movw	r24, r14
    1290:	0e 94 15 05 	call	0xa2a	; 0xa2a <rtc_mcp794xx_i2c_write>
    1294:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    1298:	88 23       	and	r24, r24
    129a:	59 f1       	breq	.+86     	; 0x12f2 <mcp794xx_set_time_and_date+0x218>
    129c:	6a e1       	ldi	r22, 0x1A	; 26
    129e:	7d e9       	ldi	r23, 0x9D	; 157
    12a0:	c7 01       	movw	r24, r14
    12a2:	0e 94 3a 06 	call	0xc74	; 0xc74 <a_mcp794xx_print_error_msg>
    12a6:	8d c0       	rjmp	.+282    	; 0x13c2 <mcp794xx_set_time_and_date+0x2e8>
    12a8:	81 30       	cpi	r24, 0x01	; 1
    12aa:	19 f5       	brne	.+70     	; 0x12f2 <mcp794xx_set_time_and_date+0x218>
    12ac:	f6 01       	movw	r30, r12
    12ae:	83 81       	ldd	r24, Z+3	; 0x03
    12b0:	0e 94 4b 06 	call	0xc96	; 0xc96 <a_pcf85xxx_dec2bcd>
    12b4:	9b 81       	ldd	r25, Y+3	; 0x03
    12b6:	90 76       	andi	r25, 0x60	; 96
    12b8:	89 2b       	or	r24, r25
    12ba:	88 87       	std	Y+8, r24	; 0x08
    12bc:	ae 01       	movw	r20, r28
    12be:	48 5f       	subi	r20, 0xF8	; 248
    12c0:	5f 4f       	sbci	r21, 0xFF	; 255
    12c2:	62 e0       	ldi	r22, 0x02	; 2
    12c4:	c7 01       	movw	r24, r14
    12c6:	0e 94 15 05 	call	0xa2a	; 0xa2a <rtc_mcp794xx_i2c_write>
    12ca:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    12ce:	88 23       	and	r24, r24
    12d0:	31 f0       	breq	.+12     	; 0x12de <mcp794xx_set_time_and_date+0x204>
    12d2:	6a e1       	ldi	r22, 0x1A	; 26
    12d4:	7d e9       	ldi	r23, 0x9D	; 157
    12d6:	c7 01       	movw	r24, r14
    12d8:	0e 94 3a 06 	call	0xc74	; 0xc74 <a_mcp794xx_print_error_msg>
    12dc:	72 c0       	rjmp	.+228    	; 0x13c2 <mcp794xx_set_time_and_date+0x2e8>
    12de:	f6 01       	movw	r30, r12
    12e0:	41 85       	ldd	r20, Z+9	; 0x09
    12e2:	62 e0       	ldi	r22, 0x02	; 2
    12e4:	c7 01       	movw	r24, r14
    12e6:	0e 94 21 08 	call	0x1042	; 0x1042 <mcp794xx_set_am_pm>
    12ea:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    12ee:	81 11       	cpse	r24, r1
    12f0:	65 c0       	rjmp	.+202    	; 0x13bc <mcp794xx_set_time_and_date+0x2e2>
    12f2:	f6 01       	movw	r30, r12
    12f4:	87 81       	ldd	r24, Z+7	; 0x07
    12f6:	0e 94 4b 06 	call	0xc96	; 0xc96 <a_pcf85xxx_dec2bcd>
    12fa:	9c 81       	ldd	r25, Y+4	; 0x04
    12fc:	98 73       	andi	r25, 0x38	; 56
    12fe:	89 2b       	or	r24, r25
    1300:	88 87       	std	Y+8, r24	; 0x08
    1302:	ae 01       	movw	r20, r28
    1304:	48 5f       	subi	r20, 0xF8	; 248
    1306:	5f 4f       	sbci	r21, 0xFF	; 255
    1308:	63 e0       	ldi	r22, 0x03	; 3
    130a:	c7 01       	movw	r24, r14
    130c:	0e 94 15 05 	call	0xa2a	; 0xa2a <rtc_mcp794xx_i2c_write>
    1310:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    1314:	88 23       	and	r24, r24
    1316:	31 f0       	breq	.+12     	; 0x1324 <mcp794xx_set_time_and_date+0x24a>
    1318:	69 e2       	ldi	r22, 0x29	; 41
    131a:	7d e9       	ldi	r23, 0x9D	; 157
    131c:	c7 01       	movw	r24, r14
    131e:	0e 94 3a 06 	call	0xc74	; 0xc74 <a_mcp794xx_print_error_msg>
    1322:	4f c0       	rjmp	.+158    	; 0x13c2 <mcp794xx_set_time_and_date+0x2e8>
    1324:	f6 01       	movw	r30, r12
    1326:	82 81       	ldd	r24, Z+2	; 0x02
    1328:	0e 94 4b 06 	call	0xc96	; 0xc96 <a_pcf85xxx_dec2bcd>
    132c:	88 87       	std	Y+8, r24	; 0x08
    132e:	ae 01       	movw	r20, r28
    1330:	48 5f       	subi	r20, 0xF8	; 248
    1332:	5f 4f       	sbci	r21, 0xFF	; 255
    1334:	64 e0       	ldi	r22, 0x04	; 4
    1336:	c7 01       	movw	r24, r14
    1338:	0e 94 15 05 	call	0xa2a	; 0xa2a <rtc_mcp794xx_i2c_write>
    133c:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    1340:	88 23       	and	r24, r24
    1342:	31 f0       	breq	.+12     	; 0x1350 <mcp794xx_set_time_and_date+0x276>
    1344:	6b e3       	ldi	r22, 0x3B	; 59
    1346:	7d e9       	ldi	r23, 0x9D	; 157
    1348:	c7 01       	movw	r24, r14
    134a:	0e 94 3a 06 	call	0xc74	; 0xc74 <a_mcp794xx_print_error_msg>
    134e:	39 c0       	rjmp	.+114    	; 0x13c2 <mcp794xx_set_time_and_date+0x2e8>
    1350:	f6 01       	movw	r30, r12
    1352:	86 81       	ldd	r24, Z+6	; 0x06
    1354:	0e 94 4b 06 	call	0xc96	; 0xc96 <a_pcf85xxx_dec2bcd>
    1358:	08 2f       	mov	r16, r24
    135a:	8e 81       	ldd	r24, Y+6	; 0x06
    135c:	80 72       	andi	r24, 0x20	; 32
    135e:	0e 94 5e 06 	call	0xcbc	; 0xcbc <a_pcf85xxx_bcd2dec>
    1362:	80 2b       	or	r24, r16
    1364:	88 87       	std	Y+8, r24	; 0x08
    1366:	ae 01       	movw	r20, r28
    1368:	48 5f       	subi	r20, 0xF8	; 248
    136a:	5f 4f       	sbci	r21, 0xFF	; 255
    136c:	65 e0       	ldi	r22, 0x05	; 5
    136e:	c7 01       	movw	r24, r14
    1370:	0e 94 15 05 	call	0xa2a	; 0xa2a <rtc_mcp794xx_i2c_write>
    1374:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    1378:	88 23       	and	r24, r24
    137a:	31 f0       	breq	.+12     	; 0x1388 <mcp794xx_set_time_and_date+0x2ae>
    137c:	69 e4       	ldi	r22, 0x49	; 73
    137e:	7d e9       	ldi	r23, 0x9D	; 157
    1380:	c7 01       	movw	r24, r14
    1382:	0e 94 3a 06 	call	0xc74	; 0xc74 <a_mcp794xx_print_error_msg>
    1386:	1d c0       	rjmp	.+58     	; 0x13c2 <mcp794xx_set_time_and_date+0x2e8>
    1388:	f6 01       	movw	r30, r12
    138a:	80 81       	ld	r24, Z
    138c:	0e 94 4b 06 	call	0xc96	; 0xc96 <a_pcf85xxx_dec2bcd>
    1390:	88 87       	std	Y+8, r24	; 0x08
    1392:	ae 01       	movw	r20, r28
    1394:	48 5f       	subi	r20, 0xF8	; 248
    1396:	5f 4f       	sbci	r21, 0xFF	; 255
    1398:	66 e0       	ldi	r22, 0x06	; 6
    139a:	c7 01       	movw	r24, r14
    139c:	0e 94 15 05 	call	0xa2a	; 0xa2a <rtc_mcp794xx_i2c_write>
    13a0:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    13a4:	88 23       	and	r24, r24
    13a6:	61 f0       	breq	.+24     	; 0x13c0 <mcp794xx_set_time_and_date+0x2e6>
    13a8:	68 e5       	ldi	r22, 0x58	; 88
    13aa:	7d e9       	ldi	r23, 0x9D	; 157
    13ac:	c7 01       	movw	r24, r14
    13ae:	0e 94 3a 06 	call	0xc74	; 0xc74 <a_mcp794xx_print_error_msg>
    13b2:	07 c0       	rjmp	.+14     	; 0x13c2 <mcp794xx_set_time_and_date+0x2e8>
    13b4:	12 e0       	ldi	r17, 0x02	; 2
    13b6:	05 c0       	rjmp	.+10     	; 0x13c2 <mcp794xx_set_time_and_date+0x2e8>
    13b8:	13 e0       	ldi	r17, 0x03	; 3
    13ba:	03 c0       	rjmp	.+6      	; 0x13c2 <mcp794xx_set_time_and_date+0x2e8>
    13bc:	18 2f       	mov	r17, r24
    13be:	01 c0       	rjmp	.+2      	; 0x13c2 <mcp794xx_set_time_and_date+0x2e8>
    13c0:	18 2f       	mov	r17, r24
    13c2:	81 2f       	mov	r24, r17
    13c4:	28 96       	adiw	r28, 0x08	; 8
    13c6:	cd bf       	out	0x3d, r28	; 61
    13c8:	de bf       	out	0x3e, r29	; 62
    13ca:	df 91       	pop	r29
    13cc:	cf 91       	pop	r28
    13ce:	1f 91       	pop	r17
    13d0:	0f 91       	pop	r16
    13d2:	ff 90       	pop	r15
    13d4:	ef 90       	pop	r14
    13d6:	df 90       	pop	r13
    13d8:	cf 90       	pop	r12
    13da:	08 95       	ret

000013dc <mcp794xx_get_am_pm>:
    13dc:	cf 92       	push	r12
    13de:	df 92       	push	r13
    13e0:	ef 92       	push	r14
    13e2:	ff 92       	push	r15
    13e4:	1f 93       	push	r17
    13e6:	cf 93       	push	r28
    13e8:	df 93       	push	r29
    13ea:	1f 92       	push	r1
    13ec:	cd b7       	in	r28, 0x3d	; 61
    13ee:	de b7       	in	r29, 0x3e	; 62
    13f0:	00 97       	sbiw	r24, 0x00	; 0
    13f2:	41 f1       	breq	.+80     	; 0x1444 <mcp794xx_get_am_pm+0x68>
    13f4:	fc 01       	movw	r30, r24
    13f6:	11 89       	ldd	r17, Z+17	; 0x11
    13f8:	11 30       	cpi	r17, 0x01	; 1
    13fa:	31 f5       	brne	.+76     	; 0x1448 <mcp794xx_get_am_pm+0x6c>
    13fc:	6a 01       	movw	r12, r20
    13fe:	7c 01       	movw	r14, r24
    1400:	70 e0       	ldi	r23, 0x00	; 0
    1402:	21 e0       	ldi	r18, 0x01	; 1
    1404:	ae 01       	movw	r20, r28
    1406:	4f 5f       	subi	r20, 0xFF	; 255
    1408:	5f 4f       	sbci	r21, 0xFF	; 255
    140a:	0e 94 42 05 	call	0xa84	; 0xa84 <rtc_mcp794xx_i2c_read>
    140e:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    1412:	88 23       	and	r24, r24
    1414:	39 f0       	breq	.+14     	; 0x1424 <mcp794xx_get_am_pm+0x48>
    1416:	66 e6       	ldi	r22, 0x66	; 102
    1418:	7d e9       	ldi	r23, 0x9D	; 157
    141a:	c7 01       	movw	r24, r14
    141c:	0e 94 3a 06 	call	0xc74	; 0xc74 <a_mcp794xx_print_error_msg>
    1420:	81 2f       	mov	r24, r17
    1422:	13 c0       	rjmp	.+38     	; 0x144a <mcp794xx_get_am_pm+0x6e>
    1424:	29 81       	ldd	r18, Y+1	; 0x01
    1426:	20 72       	andi	r18, 0x20	; 32
    1428:	30 e0       	ldi	r19, 0x00	; 0
    142a:	35 95       	asr	r19
    142c:	27 95       	ror	r18
    142e:	35 95       	asr	r19
    1430:	27 95       	ror	r18
    1432:	35 95       	asr	r19
    1434:	27 95       	ror	r18
    1436:	35 95       	asr	r19
    1438:	27 95       	ror	r18
    143a:	35 95       	asr	r19
    143c:	27 95       	ror	r18
    143e:	f6 01       	movw	r30, r12
    1440:	20 83       	st	Z, r18
    1442:	03 c0       	rjmp	.+6      	; 0x144a <mcp794xx_get_am_pm+0x6e>
    1444:	82 e0       	ldi	r24, 0x02	; 2
    1446:	01 c0       	rjmp	.+2      	; 0x144a <mcp794xx_get_am_pm+0x6e>
    1448:	83 e0       	ldi	r24, 0x03	; 3
    144a:	0f 90       	pop	r0
    144c:	df 91       	pop	r29
    144e:	cf 91       	pop	r28
    1450:	1f 91       	pop	r17
    1452:	ff 90       	pop	r15
    1454:	ef 90       	pop	r14
    1456:	df 90       	pop	r13
    1458:	cf 90       	pop	r12
    145a:	08 95       	ret

0000145c <mcp794xx_set_osc_status>:
    145c:	cf 92       	push	r12
    145e:	df 92       	push	r13
    1460:	ef 92       	push	r14
    1462:	1f 93       	push	r17
    1464:	cf 93       	push	r28
    1466:	df 93       	push	r29
    1468:	1f 92       	push	r1
    146a:	cd b7       	in	r28, 0x3d	; 61
    146c:	de b7       	in	r29, 0x3e	; 62
    146e:	00 97       	sbiw	r24, 0x00	; 0
    1470:	a1 f1       	breq	.+104    	; 0x14da <mcp794xx_set_osc_status+0x7e>
    1472:	fc 01       	movw	r30, r24
    1474:	11 89       	ldd	r17, Z+17	; 0x11
    1476:	11 30       	cpi	r17, 0x01	; 1
    1478:	91 f5       	brne	.+100    	; 0x14de <mcp794xx_set_osc_status+0x82>
    147a:	e6 2e       	mov	r14, r22
    147c:	6c 01       	movw	r12, r24
    147e:	21 e0       	ldi	r18, 0x01	; 1
    1480:	ae 01       	movw	r20, r28
    1482:	4f 5f       	subi	r20, 0xFF	; 255
    1484:	5f 4f       	sbci	r21, 0xFF	; 255
    1486:	60 e0       	ldi	r22, 0x00	; 0
    1488:	70 e0       	ldi	r23, 0x00	; 0
    148a:	0e 94 42 05 	call	0xa84	; 0xa84 <rtc_mcp794xx_i2c_read>
    148e:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    1492:	88 23       	and	r24, r24
    1494:	39 f0       	breq	.+14     	; 0x14a4 <mcp794xx_set_osc_status+0x48>
    1496:	60 e8       	ldi	r22, 0x80	; 128
    1498:	7d e9       	ldi	r23, 0x9D	; 157
    149a:	c6 01       	movw	r24, r12
    149c:	0e 94 3a 06 	call	0xc74	; 0xc74 <a_mcp794xx_print_error_msg>
    14a0:	81 2f       	mov	r24, r17
    14a2:	1e c0       	rjmp	.+60     	; 0x14e0 <mcp794xx_set_osc_status+0x84>
    14a4:	89 81       	ldd	r24, Y+1	; 0x01
    14a6:	28 2f       	mov	r18, r24
    14a8:	2f 77       	andi	r18, 0x7F	; 127
    14aa:	f0 e8       	ldi	r31, 0x80	; 128
    14ac:	ef 9e       	mul	r14, r31
    14ae:	c0 01       	movw	r24, r0
    14b0:	11 24       	eor	r1, r1
    14b2:	82 2b       	or	r24, r18
    14b4:	89 83       	std	Y+1, r24	; 0x01
    14b6:	ae 01       	movw	r20, r28
    14b8:	4f 5f       	subi	r20, 0xFF	; 255
    14ba:	5f 4f       	sbci	r21, 0xFF	; 255
    14bc:	60 e0       	ldi	r22, 0x00	; 0
    14be:	c6 01       	movw	r24, r12
    14c0:	0e 94 15 05 	call	0xa2a	; 0xa2a <rtc_mcp794xx_i2c_write>
    14c4:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    14c8:	88 23       	and	r24, r24
    14ca:	51 f0       	breq	.+20     	; 0x14e0 <mcp794xx_set_osc_status+0x84>
    14cc:	64 ea       	ldi	r22, 0xA4	; 164
    14ce:	7d e9       	ldi	r23, 0x9D	; 157
    14d0:	c6 01       	movw	r24, r12
    14d2:	0e 94 3a 06 	call	0xc74	; 0xc74 <a_mcp794xx_print_error_msg>
    14d6:	81 2f       	mov	r24, r17
    14d8:	03 c0       	rjmp	.+6      	; 0x14e0 <mcp794xx_set_osc_status+0x84>
    14da:	82 e0       	ldi	r24, 0x02	; 2
    14dc:	01 c0       	rjmp	.+2      	; 0x14e0 <mcp794xx_set_osc_status+0x84>
    14de:	83 e0       	ldi	r24, 0x03	; 3
    14e0:	0f 90       	pop	r0
    14e2:	df 91       	pop	r29
    14e4:	cf 91       	pop	r28
    14e6:	1f 91       	pop	r17
    14e8:	ef 90       	pop	r14
    14ea:	df 90       	pop	r13
    14ec:	cf 90       	pop	r12
    14ee:	08 95       	ret

000014f0 <mcp794xx_get_pwr_fail_time_stamp>:
    14f0:	cf 92       	push	r12
    14f2:	df 92       	push	r13
    14f4:	ef 92       	push	r14
    14f6:	ff 92       	push	r15
    14f8:	1f 93       	push	r17
    14fa:	cf 93       	push	r28
    14fc:	df 93       	push	r29
    14fe:	00 d0       	rcall	.+0      	; 0x1500 <mcp794xx_get_pwr_fail_time_stamp+0x10>
    1500:	00 d0       	rcall	.+0      	; 0x1502 <mcp794xx_get_pwr_fail_time_stamp+0x12>
    1502:	cd b7       	in	r28, 0x3d	; 61
    1504:	de b7       	in	r29, 0x3e	; 62
    1506:	00 97       	sbiw	r24, 0x00	; 0
    1508:	09 f4       	brne	.+2      	; 0x150c <mcp794xx_get_pwr_fail_time_stamp+0x1c>
    150a:	7b c0       	rjmp	.+246    	; 0x1602 <mcp794xx_get_pwr_fail_time_stamp+0x112>
    150c:	fc 01       	movw	r30, r24
    150e:	11 89       	ldd	r17, Z+17	; 0x11
    1510:	11 30       	cpi	r17, 0x01	; 1
    1512:	09 f0       	breq	.+2      	; 0x1516 <mcp794xx_get_pwr_fail_time_stamp+0x26>
    1514:	78 c0       	rjmp	.+240    	; 0x1606 <mcp794xx_get_pwr_fail_time_stamp+0x116>
    1516:	6a 01       	movw	r12, r20
    1518:	7c 01       	movw	r14, r24
    151a:	80 89       	ldd	r24, Z+16	; 0x10
    151c:	83 30       	cpi	r24, 0x03	; 3
    151e:	39 f4       	brne	.+14     	; 0x152e <mcp794xx_get_pwr_fail_time_stamp+0x3e>
    1520:	60 e7       	ldi	r22, 0x70	; 112
    1522:	7e e9       	ldi	r23, 0x9E	; 158
    1524:	cf 01       	movw	r24, r30
    1526:	0e 94 3a 06 	call	0xc74	; 0xc74 <a_mcp794xx_print_error_msg>
    152a:	14 e0       	ldi	r17, 0x04	; 4
    152c:	6d c0       	rjmp	.+218    	; 0x1608 <mcp794xx_get_pwr_fail_time_stamp+0x118>
    152e:	66 23       	and	r22, r22
    1530:	19 f0       	breq	.+6      	; 0x1538 <mcp794xx_get_pwr_fail_time_stamp+0x48>
    1532:	61 30       	cpi	r22, 0x01	; 1
    1534:	a1 f0       	breq	.+40     	; 0x155e <mcp794xx_get_pwr_fail_time_stamp+0x6e>
    1536:	26 c0       	rjmp	.+76     	; 0x1584 <mcp794xx_get_pwr_fail_time_stamp+0x94>
    1538:	24 e0       	ldi	r18, 0x04	; 4
    153a:	ae 01       	movw	r20, r28
    153c:	4f 5f       	subi	r20, 0xFF	; 255
    153e:	5f 4f       	sbci	r21, 0xFF	; 255
    1540:	68 e1       	ldi	r22, 0x18	; 24
    1542:	70 e0       	ldi	r23, 0x00	; 0
    1544:	cf 01       	movw	r24, r30
    1546:	0e 94 42 05 	call	0xa84	; 0xa84 <rtc_mcp794xx_i2c_read>
    154a:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    154e:	88 23       	and	r24, r24
    1550:	01 f1       	breq	.+64     	; 0x1592 <mcp794xx_get_pwr_fail_time_stamp+0xa2>
    1552:	61 eb       	ldi	r22, 0xB1	; 177
    1554:	7e e9       	ldi	r23, 0x9E	; 158
    1556:	c7 01       	movw	r24, r14
    1558:	0e 94 3a 06 	call	0xc74	; 0xc74 <a_mcp794xx_print_error_msg>
    155c:	55 c0       	rjmp	.+170    	; 0x1608 <mcp794xx_get_pwr_fail_time_stamp+0x118>
    155e:	24 e0       	ldi	r18, 0x04	; 4
    1560:	ae 01       	movw	r20, r28
    1562:	4f 5f       	subi	r20, 0xFF	; 255
    1564:	5f 4f       	sbci	r21, 0xFF	; 255
    1566:	6c e1       	ldi	r22, 0x1C	; 28
    1568:	70 e0       	ldi	r23, 0x00	; 0
    156a:	cf 01       	movw	r24, r30
    156c:	0e 94 42 05 	call	0xa84	; 0xa84 <rtc_mcp794xx_i2c_read>
    1570:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    1574:	88 23       	and	r24, r24
    1576:	69 f0       	breq	.+26     	; 0x1592 <mcp794xx_get_pwr_fail_time_stamp+0xa2>
    1578:	6c ec       	ldi	r22, 0xCC	; 204
    157a:	7e e9       	ldi	r23, 0x9E	; 158
    157c:	c7 01       	movw	r24, r14
    157e:	0e 94 3a 06 	call	0xc74	; 0xc74 <a_mcp794xx_print_error_msg>
    1582:	42 c0       	rjmp	.+132    	; 0x1608 <mcp794xx_get_pwr_fail_time_stamp+0x118>
    1584:	65 ee       	ldi	r22, 0xE5	; 229
    1586:	7e e9       	ldi	r23, 0x9E	; 158
    1588:	cf 01       	movw	r24, r30
    158a:	0e 94 3a 06 	call	0xc74	; 0xc74 <a_mcp794xx_print_error_msg>
    158e:	14 e0       	ldi	r17, 0x04	; 4
    1590:	3b c0       	rjmp	.+118    	; 0x1608 <mcp794xx_get_pwr_fail_time_stamp+0x118>
    1592:	89 81       	ldd	r24, Y+1	; 0x01
    1594:	8f 77       	andi	r24, 0x7F	; 127
    1596:	0e 94 5e 06 	call	0xcbc	; 0xcbc <a_pcf85xxx_bcd2dec>
    159a:	f6 01       	movw	r30, r12
    159c:	84 83       	std	Z+4, r24	; 0x04
    159e:	f7 01       	movw	r30, r14
    15a0:	e2 5a       	subi	r30, 0xA2	; 162
    15a2:	ff 4f       	sbci	r31, 0xFF	; 255
    15a4:	80 81       	ld	r24, Z
    15a6:	81 11       	cpse	r24, r1
    15a8:	07 c0       	rjmp	.+14     	; 0x15b8 <mcp794xx_get_pwr_fail_time_stamp+0xc8>
    15aa:	8a 81       	ldd	r24, Y+2	; 0x02
    15ac:	8f 73       	andi	r24, 0x3F	; 63
    15ae:	0e 94 5e 06 	call	0xcbc	; 0xcbc <a_pcf85xxx_bcd2dec>
    15b2:	f6 01       	movw	r30, r12
    15b4:	83 83       	std	Z+3, r24	; 0x03
    15b6:	17 c0       	rjmp	.+46     	; 0x15e6 <mcp794xx_get_pwr_fail_time_stamp+0xf6>
    15b8:	81 30       	cpi	r24, 0x01	; 1
    15ba:	a9 f4       	brne	.+42     	; 0x15e6 <mcp794xx_get_pwr_fail_time_stamp+0xf6>
    15bc:	1a 81       	ldd	r17, Y+2	; 0x02
    15be:	81 2f       	mov	r24, r17
    15c0:	8f 71       	andi	r24, 0x1F	; 31
    15c2:	0e 94 5e 06 	call	0xcbc	; 0xcbc <a_pcf85xxx_bcd2dec>
    15c6:	f6 01       	movw	r30, r12
    15c8:	83 83       	std	Z+3, r24	; 0x03
    15ca:	10 72       	andi	r17, 0x20	; 32
    15cc:	81 2f       	mov	r24, r17
    15ce:	90 e0       	ldi	r25, 0x00	; 0
    15d0:	95 95       	asr	r25
    15d2:	87 95       	ror	r24
    15d4:	95 95       	asr	r25
    15d6:	87 95       	ror	r24
    15d8:	95 95       	asr	r25
    15da:	87 95       	ror	r24
    15dc:	95 95       	asr	r25
    15de:	87 95       	ror	r24
    15e0:	95 95       	asr	r25
    15e2:	87 95       	ror	r24
    15e4:	81 87       	std	Z+9, r24	; 0x09
    15e6:	8b 81       	ldd	r24, Y+3	; 0x03
    15e8:	8f 73       	andi	r24, 0x3F	; 63
    15ea:	0e 94 5e 06 	call	0xcbc	; 0xcbc <a_pcf85xxx_bcd2dec>
    15ee:	f6 01       	movw	r30, r12
    15f0:	82 83       	std	Z+2, r24	; 0x02
    15f2:	8c 81       	ldd	r24, Y+4	; 0x04
    15f4:	8f 71       	andi	r24, 0x1F	; 31
    15f6:	0e 94 5e 06 	call	0xcbc	; 0xcbc <a_pcf85xxx_bcd2dec>
    15fa:	f6 01       	movw	r30, r12
    15fc:	86 83       	std	Z+6, r24	; 0x06
    15fe:	10 e0       	ldi	r17, 0x00	; 0
    1600:	03 c0       	rjmp	.+6      	; 0x1608 <mcp794xx_get_pwr_fail_time_stamp+0x118>
    1602:	12 e0       	ldi	r17, 0x02	; 2
    1604:	01 c0       	rjmp	.+2      	; 0x1608 <mcp794xx_get_pwr_fail_time_stamp+0x118>
    1606:	13 e0       	ldi	r17, 0x03	; 3
    1608:	81 2f       	mov	r24, r17
    160a:	24 96       	adiw	r28, 0x04	; 4
    160c:	cd bf       	out	0x3d, r28	; 61
    160e:	de bf       	out	0x3e, r29	; 62
    1610:	df 91       	pop	r29
    1612:	cf 91       	pop	r28
    1614:	1f 91       	pop	r17
    1616:	ff 90       	pop	r15
    1618:	ef 90       	pop	r14
    161a:	df 90       	pop	r13
    161c:	cf 90       	pop	r12
    161e:	08 95       	ret

00001620 <mcp794xx_set_pwr_fail_time_param>:
    1620:	0f 93       	push	r16
    1622:	1f 93       	push	r17
    1624:	cf 93       	push	r28
    1626:	df 93       	push	r29
    1628:	00 d0       	rcall	.+0      	; 0x162a <mcp794xx_set_pwr_fail_time_param+0xa>
    162a:	cd b7       	in	r28, 0x3d	; 61
    162c:	de b7       	in	r29, 0x3e	; 62
    162e:	8c 01       	movw	r16, r24
    1630:	fc 01       	movw	r30, r24
    1632:	80 89       	ldd	r24, Z+16	; 0x10
    1634:	83 30       	cpi	r24, 0x03	; 3
    1636:	39 f4       	brne	.+14     	; 0x1646 <mcp794xx_set_pwr_fail_time_param+0x26>
    1638:	64 e0       	ldi	r22, 0x04	; 4
    163a:	7f e9       	ldi	r23, 0x9F	; 159
    163c:	c8 01       	movw	r24, r16
    163e:	0e 94 3a 06 	call	0xc74	; 0xc74 <a_mcp794xx_print_error_msg>
    1642:	84 e0       	ldi	r24, 0x04	; 4
    1644:	38 c0       	rjmp	.+112    	; 0x16b6 <mcp794xx_set_pwr_fail_time_param+0x96>
    1646:	ae 01       	movw	r20, r28
    1648:	4f 5f       	subi	r20, 0xFF	; 255
    164a:	5f 4f       	sbci	r21, 0xFF	; 255
    164c:	62 e0       	ldi	r22, 0x02	; 2
    164e:	c8 01       	movw	r24, r16
    1650:	0e 94 df 07 	call	0xfbe	; 0xfbe <mcp794xx_get_hour_format>
    1654:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    1658:	81 11       	cpse	r24, r1
    165a:	2d c0       	rjmp	.+90     	; 0x16b6 <mcp794xx_set_pwr_fail_time_param+0x96>
    165c:	ae 01       	movw	r20, r28
    165e:	4e 5f       	subi	r20, 0xFE	; 254
    1660:	5f 4f       	sbci	r21, 0xFF	; 255
    1662:	62 e0       	ldi	r22, 0x02	; 2
    1664:	c8 01       	movw	r24, r16
    1666:	0e 94 ee 09 	call	0x13dc	; 0x13dc <mcp794xx_get_am_pm>
    166a:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    166e:	81 11       	cpse	r24, r1
    1670:	22 c0       	rjmp	.+68     	; 0x16b6 <mcp794xx_set_pwr_fail_time_param+0x96>
    1672:	49 81       	ldd	r20, Y+1	; 0x01
    1674:	69 e1       	ldi	r22, 0x19	; 25
    1676:	c8 01       	movw	r24, r16
    1678:	0e 94 8e 07 	call	0xf1c	; 0xf1c <mcp794xx_set_hour_format>
    167c:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    1680:	81 11       	cpse	r24, r1
    1682:	19 c0       	rjmp	.+50     	; 0x16b6 <mcp794xx_set_pwr_fail_time_param+0x96>
    1684:	49 81       	ldd	r20, Y+1	; 0x01
    1686:	6d e1       	ldi	r22, 0x1D	; 29
    1688:	c8 01       	movw	r24, r16
    168a:	0e 94 8e 07 	call	0xf1c	; 0xf1c <mcp794xx_set_hour_format>
    168e:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    1692:	81 11       	cpse	r24, r1
    1694:	10 c0       	rjmp	.+32     	; 0x16b6 <mcp794xx_set_pwr_fail_time_param+0x96>
    1696:	4a 81       	ldd	r20, Y+2	; 0x02
    1698:	69 e1       	ldi	r22, 0x19	; 25
    169a:	c8 01       	movw	r24, r16
    169c:	0e 94 21 08 	call	0x1042	; 0x1042 <mcp794xx_set_am_pm>
    16a0:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    16a4:	81 11       	cpse	r24, r1
    16a6:	07 c0       	rjmp	.+14     	; 0x16b6 <mcp794xx_set_pwr_fail_time_param+0x96>
    16a8:	4a 81       	ldd	r20, Y+2	; 0x02
    16aa:	6d e1       	ldi	r22, 0x1D	; 29
    16ac:	c8 01       	movw	r24, r16
    16ae:	0e 94 21 08 	call	0x1042	; 0x1042 <mcp794xx_set_am_pm>
    16b2:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    16b6:	0f 90       	pop	r0
    16b8:	0f 90       	pop	r0
    16ba:	df 91       	pop	r29
    16bc:	cf 91       	pop	r28
    16be:	1f 91       	pop	r17
    16c0:	0f 91       	pop	r16
    16c2:	08 95       	ret

000016c4 <mcp794xx_set_alarm_enable_status>:
    16c4:	af 92       	push	r10
    16c6:	bf 92       	push	r11
    16c8:	df 92       	push	r13
    16ca:	ef 92       	push	r14
    16cc:	1f 93       	push	r17
    16ce:	cf 93       	push	r28
    16d0:	df 93       	push	r29
    16d2:	1f 92       	push	r1
    16d4:	cd b7       	in	r28, 0x3d	; 61
    16d6:	de b7       	in	r29, 0x3e	; 62
    16d8:	00 97       	sbiw	r24, 0x00	; 0
    16da:	09 f4       	brne	.+2      	; 0x16de <mcp794xx_set_alarm_enable_status+0x1a>
    16dc:	53 c0       	rjmp	.+166    	; 0x1784 <mcp794xx_set_alarm_enable_status+0xc0>
    16de:	fc 01       	movw	r30, r24
    16e0:	11 89       	ldd	r17, Z+17	; 0x11
    16e2:	11 30       	cpi	r17, 0x01	; 1
    16e4:	09 f0       	breq	.+2      	; 0x16e8 <mcp794xx_set_alarm_enable_status+0x24>
    16e6:	50 c0       	rjmp	.+160    	; 0x1788 <mcp794xx_set_alarm_enable_status+0xc4>
    16e8:	d4 2e       	mov	r13, r20
    16ea:	e6 2e       	mov	r14, r22
    16ec:	5c 01       	movw	r10, r24
    16ee:	21 e0       	ldi	r18, 0x01	; 1
    16f0:	ae 01       	movw	r20, r28
    16f2:	4f 5f       	subi	r20, 0xFF	; 255
    16f4:	5f 4f       	sbci	r21, 0xFF	; 255
    16f6:	67 e0       	ldi	r22, 0x07	; 7
    16f8:	70 e0       	ldi	r23, 0x00	; 0
    16fa:	0e 94 42 05 	call	0xa84	; 0xa84 <rtc_mcp794xx_i2c_read>
    16fe:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    1702:	88 23       	and	r24, r24
    1704:	39 f0       	breq	.+14     	; 0x1714 <mcp794xx_set_alarm_enable_status+0x50>
    1706:	63 e5       	ldi	r22, 0x53	; 83
    1708:	7f e9       	ldi	r23, 0x9F	; 159
    170a:	c5 01       	movw	r24, r10
    170c:	0e 94 3a 06 	call	0xc74	; 0xc74 <a_mcp794xx_print_error_msg>
    1710:	81 2f       	mov	r24, r17
    1712:	3b c0       	rjmp	.+118    	; 0x178a <mcp794xx_set_alarm_enable_status+0xc6>
    1714:	e1 10       	cpse	r14, r1
    1716:	1b c0       	rjmp	.+54     	; 0x174e <mcp794xx_set_alarm_enable_status+0x8a>
    1718:	89 81       	ldd	r24, Y+1	; 0x01
    171a:	28 2f       	mov	r18, r24
    171c:	2f 7e       	andi	r18, 0xEF	; 239
    171e:	f0 e1       	ldi	r31, 0x10	; 16
    1720:	df 9e       	mul	r13, r31
    1722:	c0 01       	movw	r24, r0
    1724:	11 24       	eor	r1, r1
    1726:	82 2b       	or	r24, r18
    1728:	89 83       	std	Y+1, r24	; 0x01
    172a:	ae 01       	movw	r20, r28
    172c:	4f 5f       	subi	r20, 0xFF	; 255
    172e:	5f 4f       	sbci	r21, 0xFF	; 255
    1730:	67 e0       	ldi	r22, 0x07	; 7
    1732:	c5 01       	movw	r24, r10
    1734:	0e 94 15 05 	call	0xa2a	; 0xa2a <rtc_mcp794xx_i2c_write>
    1738:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    173c:	88 23       	and	r24, r24
    173e:	39 f0       	breq	.+14     	; 0x174e <mcp794xx_set_alarm_enable_status+0x8a>
    1740:	69 e6       	ldi	r22, 0x69	; 105
    1742:	7f e9       	ldi	r23, 0x9F	; 159
    1744:	c5 01       	movw	r24, r10
    1746:	0e 94 3a 06 	call	0xc74	; 0xc74 <a_mcp794xx_print_error_msg>
    174a:	81 2f       	mov	r24, r17
    174c:	1e c0       	rjmp	.+60     	; 0x178a <mcp794xx_set_alarm_enable_status+0xc6>
    174e:	49 81       	ldd	r20, Y+1	; 0x01
    1750:	84 2f       	mov	r24, r20
    1752:	8f 7d       	andi	r24, 0xDF	; 223
    1754:	30 e2       	ldi	r19, 0x20	; 32
    1756:	d3 9e       	mul	r13, r19
    1758:	a0 01       	movw	r20, r0
    175a:	11 24       	eor	r1, r1
    175c:	48 2b       	or	r20, r24
    175e:	49 83       	std	Y+1, r20	; 0x01
    1760:	ae 01       	movw	r20, r28
    1762:	4f 5f       	subi	r20, 0xFF	; 255
    1764:	5f 4f       	sbci	r21, 0xFF	; 255
    1766:	67 e0       	ldi	r22, 0x07	; 7
    1768:	c5 01       	movw	r24, r10
    176a:	0e 94 15 05 	call	0xa2a	; 0xa2a <rtc_mcp794xx_i2c_write>
    176e:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    1772:	88 23       	and	r24, r24
    1774:	51 f0       	breq	.+20     	; 0x178a <mcp794xx_set_alarm_enable_status+0xc6>
    1776:	69 e6       	ldi	r22, 0x69	; 105
    1778:	7f e9       	ldi	r23, 0x9F	; 159
    177a:	c5 01       	movw	r24, r10
    177c:	0e 94 3a 06 	call	0xc74	; 0xc74 <a_mcp794xx_print_error_msg>
    1780:	81 2f       	mov	r24, r17
    1782:	03 c0       	rjmp	.+6      	; 0x178a <mcp794xx_set_alarm_enable_status+0xc6>
    1784:	82 e0       	ldi	r24, 0x02	; 2
    1786:	01 c0       	rjmp	.+2      	; 0x178a <mcp794xx_set_alarm_enable_status+0xc6>
    1788:	83 e0       	ldi	r24, 0x03	; 3
    178a:	0f 90       	pop	r0
    178c:	df 91       	pop	r29
    178e:	cf 91       	pop	r28
    1790:	1f 91       	pop	r17
    1792:	ef 90       	pop	r14
    1794:	df 90       	pop	r13
    1796:	bf 90       	pop	r11
    1798:	af 90       	pop	r10
    179a:	08 95       	ret

0000179c <mcp794xx_set_alarm_interrupt_output_polarity>:
    179c:	ef 92       	push	r14
    179e:	ff 92       	push	r15
    17a0:	0f 93       	push	r16
    17a2:	1f 93       	push	r17
    17a4:	cf 93       	push	r28
    17a6:	df 93       	push	r29
    17a8:	1f 92       	push	r1
    17aa:	cd b7       	in	r28, 0x3d	; 61
    17ac:	de b7       	in	r29, 0x3e	; 62
    17ae:	00 97       	sbiw	r24, 0x00	; 0
    17b0:	09 f4       	brne	.+2      	; 0x17b4 <mcp794xx_set_alarm_interrupt_output_polarity+0x18>
    17b2:	6a c0       	rjmp	.+212    	; 0x1888 <__DATA_REGION_LENGTH__+0x88>
    17b4:	fc 01       	movw	r30, r24
    17b6:	11 89       	ldd	r17, Z+17	; 0x11
    17b8:	11 30       	cpi	r17, 0x01	; 1
    17ba:	09 f0       	breq	.+2      	; 0x17be <mcp794xx_set_alarm_interrupt_output_polarity+0x22>
    17bc:	67 c0       	rjmp	.+206    	; 0x188c <__DATA_REGION_LENGTH__+0x8c>
    17be:	04 2f       	mov	r16, r20
    17c0:	7c 01       	movw	r14, r24
    17c2:	66 23       	and	r22, r22
    17c4:	19 f0       	breq	.+6      	; 0x17cc <mcp794xx_set_alarm_interrupt_output_polarity+0x30>
    17c6:	61 30       	cpi	r22, 0x01	; 1
    17c8:	69 f1       	breq	.+90     	; 0x1824 <__DATA_REGION_LENGTH__+0x24>
    17ca:	58 c0       	rjmp	.+176    	; 0x187c <__DATA_REGION_LENGTH__+0x7c>
    17cc:	21 e0       	ldi	r18, 0x01	; 1
    17ce:	ae 01       	movw	r20, r28
    17d0:	4f 5f       	subi	r20, 0xFF	; 255
    17d2:	5f 4f       	sbci	r21, 0xFF	; 255
    17d4:	6d e0       	ldi	r22, 0x0D	; 13
    17d6:	70 e0       	ldi	r23, 0x00	; 0
    17d8:	0e 94 42 05 	call	0xa84	; 0xa84 <rtc_mcp794xx_i2c_read>
    17dc:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    17e0:	88 23       	and	r24, r24
    17e2:	31 f0       	breq	.+12     	; 0x17f0 <mcp794xx_set_alarm_interrupt_output_polarity+0x54>
    17e4:	6e e9       	ldi	r22, 0x9E	; 158
    17e6:	7f e9       	ldi	r23, 0x9F	; 159
    17e8:	c7 01       	movw	r24, r14
    17ea:	0e 94 3a 06 	call	0xc74	; 0xc74 <a_mcp794xx_print_error_msg>
    17ee:	53 c0       	rjmp	.+166    	; 0x1896 <__DATA_REGION_LENGTH__+0x96>
    17f0:	89 81       	ldd	r24, Y+1	; 0x01
    17f2:	28 2f       	mov	r18, r24
    17f4:	2f 77       	andi	r18, 0x7F	; 127
    17f6:	f0 e8       	ldi	r31, 0x80	; 128
    17f8:	0f 9f       	mul	r16, r31
    17fa:	c0 01       	movw	r24, r0
    17fc:	11 24       	eor	r1, r1
    17fe:	82 2b       	or	r24, r18
    1800:	89 83       	std	Y+1, r24	; 0x01
    1802:	ae 01       	movw	r20, r28
    1804:	4f 5f       	subi	r20, 0xFF	; 255
    1806:	5f 4f       	sbci	r21, 0xFF	; 255
    1808:	6d e0       	ldi	r22, 0x0D	; 13
    180a:	c7 01       	movw	r24, r14
    180c:	0e 94 15 05 	call	0xa2a	; 0xa2a <rtc_mcp794xx_i2c_write>
    1810:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    1814:	88 23       	and	r24, r24
    1816:	e1 f1       	breq	.+120    	; 0x1890 <__DATA_REGION_LENGTH__+0x90>
    1818:	6e e9       	ldi	r22, 0x9E	; 158
    181a:	7f e9       	ldi	r23, 0x9F	; 159
    181c:	c7 01       	movw	r24, r14
    181e:	0e 94 3a 06 	call	0xc74	; 0xc74 <a_mcp794xx_print_error_msg>
    1822:	39 c0       	rjmp	.+114    	; 0x1896 <__DATA_REGION_LENGTH__+0x96>
    1824:	21 e0       	ldi	r18, 0x01	; 1
    1826:	ae 01       	movw	r20, r28
    1828:	4f 5f       	subi	r20, 0xFF	; 255
    182a:	5f 4f       	sbci	r21, 0xFF	; 255
    182c:	64 e1       	ldi	r22, 0x14	; 20
    182e:	70 e0       	ldi	r23, 0x00	; 0
    1830:	0e 94 42 05 	call	0xa84	; 0xa84 <rtc_mcp794xx_i2c_read>
    1834:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    1838:	88 23       	and	r24, r24
    183a:	31 f0       	breq	.+12     	; 0x1848 <__DATA_REGION_LENGTH__+0x48>
    183c:	6d eb       	ldi	r22, 0xBD	; 189
    183e:	7f e9       	ldi	r23, 0x9F	; 159
    1840:	c7 01       	movw	r24, r14
    1842:	0e 94 3a 06 	call	0xc74	; 0xc74 <a_mcp794xx_print_error_msg>
    1846:	27 c0       	rjmp	.+78     	; 0x1896 <__DATA_REGION_LENGTH__+0x96>
    1848:	89 81       	ldd	r24, Y+1	; 0x01
    184a:	28 2f       	mov	r18, r24
    184c:	2f 77       	andi	r18, 0x7F	; 127
    184e:	30 e8       	ldi	r19, 0x80	; 128
    1850:	03 9f       	mul	r16, r19
    1852:	c0 01       	movw	r24, r0
    1854:	11 24       	eor	r1, r1
    1856:	82 2b       	or	r24, r18
    1858:	89 83       	std	Y+1, r24	; 0x01
    185a:	ae 01       	movw	r20, r28
    185c:	4f 5f       	subi	r20, 0xFF	; 255
    185e:	5f 4f       	sbci	r21, 0xFF	; 255
    1860:	64 e1       	ldi	r22, 0x14	; 20
    1862:	c7 01       	movw	r24, r14
    1864:	0e 94 15 05 	call	0xa2a	; 0xa2a <rtc_mcp794xx_i2c_write>
    1868:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    186c:	88 23       	and	r24, r24
    186e:	91 f0       	breq	.+36     	; 0x1894 <__DATA_REGION_LENGTH__+0x94>
    1870:	6e e9       	ldi	r22, 0x9E	; 158
    1872:	7f e9       	ldi	r23, 0x9F	; 159
    1874:	c7 01       	movw	r24, r14
    1876:	0e 94 3a 06 	call	0xc74	; 0xc74 <a_mcp794xx_print_error_msg>
    187a:	0d c0       	rjmp	.+26     	; 0x1896 <__DATA_REGION_LENGTH__+0x96>
    187c:	6c ed       	ldi	r22, 0xDC	; 220
    187e:	7f e9       	ldi	r23, 0x9F	; 159
    1880:	0e 94 3a 06 	call	0xc74	; 0xc74 <a_mcp794xx_print_error_msg>
    1884:	14 e0       	ldi	r17, 0x04	; 4
    1886:	07 c0       	rjmp	.+14     	; 0x1896 <__DATA_REGION_LENGTH__+0x96>
    1888:	12 e0       	ldi	r17, 0x02	; 2
    188a:	05 c0       	rjmp	.+10     	; 0x1896 <__DATA_REGION_LENGTH__+0x96>
    188c:	13 e0       	ldi	r17, 0x03	; 3
    188e:	03 c0       	rjmp	.+6      	; 0x1896 <__DATA_REGION_LENGTH__+0x96>
    1890:	18 2f       	mov	r17, r24
    1892:	01 c0       	rjmp	.+2      	; 0x1896 <__DATA_REGION_LENGTH__+0x96>
    1894:	18 2f       	mov	r17, r24
    1896:	81 2f       	mov	r24, r17
    1898:	0f 90       	pop	r0
    189a:	df 91       	pop	r29
    189c:	cf 91       	pop	r28
    189e:	1f 91       	pop	r17
    18a0:	0f 91       	pop	r16
    18a2:	ff 90       	pop	r15
    18a4:	ef 90       	pop	r14
    18a6:	08 95       	ret

000018a8 <mcp794xx_set_alarm_time_date>:
    18a8:	cf 92       	push	r12
    18aa:	df 92       	push	r13
    18ac:	ef 92       	push	r14
    18ae:	ff 92       	push	r15
    18b0:	1f 93       	push	r17
    18b2:	cf 93       	push	r28
    18b4:	df 93       	push	r29
    18b6:	cd b7       	in	r28, 0x3d	; 61
    18b8:	de b7       	in	r29, 0x3e	; 62
    18ba:	28 97       	sbiw	r28, 0x08	; 8
    18bc:	cd bf       	out	0x3d, r28	; 61
    18be:	de bf       	out	0x3e, r29	; 62
    18c0:	00 97       	sbiw	r24, 0x00	; 0
    18c2:	09 f4       	brne	.+2      	; 0x18c6 <mcp794xx_set_alarm_time_date+0x1e>
    18c4:	38 c2       	rjmp	.+1136   	; 0x1d36 <mcp794xx_set_alarm_time_date+0x48e>
    18c6:	dc 01       	movw	r26, r24
    18c8:	51 96       	adiw	r26, 0x11	; 17
    18ca:	1c 91       	ld	r17, X
    18cc:	51 97       	sbiw	r26, 0x11	; 17
    18ce:	11 30       	cpi	r17, 0x01	; 1
    18d0:	09 f0       	breq	.+2      	; 0x18d4 <mcp794xx_set_alarm_time_date+0x2c>
    18d2:	33 c2       	rjmp	.+1126   	; 0x1d3a <mcp794xx_set_alarm_time_date+0x492>
    18d4:	6a 01       	movw	r12, r20
    18d6:	7c 01       	movw	r14, r24
    18d8:	fc 01       	movw	r30, r24
    18da:	e2 5a       	subi	r30, 0xA2	; 162
    18dc:	ff 4f       	sbci	r31, 0xFF	; 255
    18de:	80 81       	ld	r24, Z
    18e0:	81 11       	cpse	r24, r1
    18e2:	43 c0       	rjmp	.+134    	; 0x196a <mcp794xx_set_alarm_time_date+0xc2>
    18e4:	fa 01       	movw	r30, r20
    18e6:	86 81       	ldd	r24, Z+6	; 0x06
    18e8:	81 50       	subi	r24, 0x01	; 1
    18ea:	8c 30       	cpi	r24, 0x0C	; 12
    18ec:	38 f0       	brcs	.+14     	; 0x18fc <mcp794xx_set_alarm_time_date+0x54>
    18ee:	63 ef       	ldi	r22, 0xF3	; 243
    18f0:	7f e9       	ldi	r23, 0x9F	; 159
    18f2:	cd 01       	movw	r24, r26
    18f4:	0e 94 3a 06 	call	0xc74	; 0xc74 <a_mcp794xx_print_error_msg>
    18f8:	14 e0       	ldi	r17, 0x04	; 4
    18fa:	28 c2       	rjmp	.+1104   	; 0x1d4c <mcp794xx_set_alarm_time_date+0x4a4>
    18fc:	82 81       	ldd	r24, Z+2	; 0x02
    18fe:	81 50       	subi	r24, 0x01	; 1
    1900:	8f 31       	cpi	r24, 0x1F	; 31
    1902:	38 f0       	brcs	.+14     	; 0x1912 <mcp794xx_set_alarm_time_date+0x6a>
    1904:	63 e3       	ldi	r22, 0x33	; 51
    1906:	70 ea       	ldi	r23, 0xA0	; 160
    1908:	c7 01       	movw	r24, r14
    190a:	0e 94 3a 06 	call	0xc74	; 0xc74 <a_mcp794xx_print_error_msg>
    190e:	14 e0       	ldi	r17, 0x04	; 4
    1910:	1d c2       	rjmp	.+1082   	; 0x1d4c <mcp794xx_set_alarm_time_date+0x4a4>
    1912:	fa 01       	movw	r30, r20
    1914:	87 81       	ldd	r24, Z+7	; 0x07
    1916:	81 50       	subi	r24, 0x01	; 1
    1918:	87 30       	cpi	r24, 0x07	; 7
    191a:	38 f0       	brcs	.+14     	; 0x192a <mcp794xx_set_alarm_time_date+0x82>
    191c:	62 e7       	ldi	r22, 0x72	; 114
    191e:	70 ea       	ldi	r23, 0xA0	; 160
    1920:	c7 01       	movw	r24, r14
    1922:	0e 94 3a 06 	call	0xc74	; 0xc74 <a_mcp794xx_print_error_msg>
    1926:	14 e0       	ldi	r17, 0x04	; 4
    1928:	11 c2       	rjmp	.+1058   	; 0x1d4c <mcp794xx_set_alarm_time_date+0x4a4>
    192a:	83 81       	ldd	r24, Z+3	; 0x03
    192c:	88 31       	cpi	r24, 0x18	; 24
    192e:	38 f0       	brcs	.+14     	; 0x193e <mcp794xx_set_alarm_time_date+0x96>
    1930:	64 eb       	ldi	r22, 0xB4	; 180
    1932:	70 ea       	ldi	r23, 0xA0	; 160
    1934:	c7 01       	movw	r24, r14
    1936:	0e 94 3a 06 	call	0xc74	; 0xc74 <a_mcp794xx_print_error_msg>
    193a:	14 e0       	ldi	r17, 0x04	; 4
    193c:	07 c2       	rjmp	.+1038   	; 0x1d4c <mcp794xx_set_alarm_time_date+0x4a4>
    193e:	fa 01       	movw	r30, r20
    1940:	84 81       	ldd	r24, Z+4	; 0x04
    1942:	8c 33       	cpi	r24, 0x3C	; 60
    1944:	38 f0       	brcs	.+14     	; 0x1954 <mcp794xx_set_alarm_time_date+0xac>
    1946:	63 ef       	ldi	r22, 0xF3	; 243
    1948:	70 ea       	ldi	r23, 0xA0	; 160
    194a:	c7 01       	movw	r24, r14
    194c:	0e 94 3a 06 	call	0xc74	; 0xc74 <a_mcp794xx_print_error_msg>
    1950:	14 e0       	ldi	r17, 0x04	; 4
    1952:	fc c1       	rjmp	.+1016   	; 0x1d4c <mcp794xx_set_alarm_time_date+0x4a4>
    1954:	85 81       	ldd	r24, Z+5	; 0x05
    1956:	8c 33       	cpi	r24, 0x3C	; 60
    1958:	08 f4       	brcc	.+2      	; 0x195c <mcp794xx_set_alarm_time_date+0xb4>
    195a:	53 c0       	rjmp	.+166    	; 0x1a02 <mcp794xx_set_alarm_time_date+0x15a>
    195c:	64 e3       	ldi	r22, 0x34	; 52
    195e:	71 ea       	ldi	r23, 0xA1	; 161
    1960:	c7 01       	movw	r24, r14
    1962:	0e 94 3a 06 	call	0xc74	; 0xc74 <a_mcp794xx_print_error_msg>
    1966:	14 e0       	ldi	r17, 0x04	; 4
    1968:	f1 c1       	rjmp	.+994    	; 0x1d4c <mcp794xx_set_alarm_time_date+0x4a4>
    196a:	81 30       	cpi	r24, 0x01	; 1
    196c:	09 f0       	breq	.+2      	; 0x1970 <mcp794xx_set_alarm_time_date+0xc8>
    196e:	42 c0       	rjmp	.+132    	; 0x19f4 <mcp794xx_set_alarm_time_date+0x14c>
    1970:	fa 01       	movw	r30, r20
    1972:	86 81       	ldd	r24, Z+6	; 0x06
    1974:	8d 30       	cpi	r24, 0x0D	; 13
    1976:	38 f0       	brcs	.+14     	; 0x1986 <mcp794xx_set_alarm_time_date+0xde>
    1978:	63 ef       	ldi	r22, 0xF3	; 243
    197a:	7f e9       	ldi	r23, 0x9F	; 159
    197c:	cd 01       	movw	r24, r26
    197e:	0e 94 3a 06 	call	0xc74	; 0xc74 <a_mcp794xx_print_error_msg>
    1982:	14 e0       	ldi	r17, 0x04	; 4
    1984:	e3 c1       	rjmp	.+966    	; 0x1d4c <mcp794xx_set_alarm_time_date+0x4a4>
    1986:	82 81       	ldd	r24, Z+2	; 0x02
    1988:	81 50       	subi	r24, 0x01	; 1
    198a:	8f 31       	cpi	r24, 0x1F	; 31
    198c:	38 f0       	brcs	.+14     	; 0x199c <mcp794xx_set_alarm_time_date+0xf4>
    198e:	63 e3       	ldi	r22, 0x33	; 51
    1990:	70 ea       	ldi	r23, 0xA0	; 160
    1992:	c7 01       	movw	r24, r14
    1994:	0e 94 3a 06 	call	0xc74	; 0xc74 <a_mcp794xx_print_error_msg>
    1998:	14 e0       	ldi	r17, 0x04	; 4
    199a:	d8 c1       	rjmp	.+944    	; 0x1d4c <mcp794xx_set_alarm_time_date+0x4a4>
    199c:	fa 01       	movw	r30, r20
    199e:	87 81       	ldd	r24, Z+7	; 0x07
    19a0:	81 50       	subi	r24, 0x01	; 1
    19a2:	87 30       	cpi	r24, 0x07	; 7
    19a4:	38 f0       	brcs	.+14     	; 0x19b4 <mcp794xx_set_alarm_time_date+0x10c>
    19a6:	62 e7       	ldi	r22, 0x72	; 114
    19a8:	70 ea       	ldi	r23, 0xA0	; 160
    19aa:	c7 01       	movw	r24, r14
    19ac:	0e 94 3a 06 	call	0xc74	; 0xc74 <a_mcp794xx_print_error_msg>
    19b0:	14 e0       	ldi	r17, 0x04	; 4
    19b2:	cc c1       	rjmp	.+920    	; 0x1d4c <mcp794xx_set_alarm_time_date+0x4a4>
    19b4:	83 81       	ldd	r24, Z+3	; 0x03
    19b6:	81 50       	subi	r24, 0x01	; 1
    19b8:	8c 30       	cpi	r24, 0x0C	; 12
    19ba:	38 f0       	brcs	.+14     	; 0x19ca <mcp794xx_set_alarm_time_date+0x122>
    19bc:	66 e7       	ldi	r22, 0x76	; 118
    19be:	71 ea       	ldi	r23, 0xA1	; 161
    19c0:	c7 01       	movw	r24, r14
    19c2:	0e 94 3a 06 	call	0xc74	; 0xc74 <a_mcp794xx_print_error_msg>
    19c6:	14 e0       	ldi	r17, 0x04	; 4
    19c8:	c1 c1       	rjmp	.+898    	; 0x1d4c <mcp794xx_set_alarm_time_date+0x4a4>
    19ca:	fa 01       	movw	r30, r20
    19cc:	84 81       	ldd	r24, Z+4	; 0x04
    19ce:	8c 33       	cpi	r24, 0x3C	; 60
    19d0:	38 f0       	brcs	.+14     	; 0x19e0 <mcp794xx_set_alarm_time_date+0x138>
    19d2:	63 ef       	ldi	r22, 0xF3	; 243
    19d4:	70 ea       	ldi	r23, 0xA0	; 160
    19d6:	c7 01       	movw	r24, r14
    19d8:	0e 94 3a 06 	call	0xc74	; 0xc74 <a_mcp794xx_print_error_msg>
    19dc:	14 e0       	ldi	r17, 0x04	; 4
    19de:	b6 c1       	rjmp	.+876    	; 0x1d4c <mcp794xx_set_alarm_time_date+0x4a4>
    19e0:	85 81       	ldd	r24, Z+5	; 0x05
    19e2:	8c 33       	cpi	r24, 0x3C	; 60
    19e4:	70 f0       	brcs	.+28     	; 0x1a02 <mcp794xx_set_alarm_time_date+0x15a>
    19e6:	64 e3       	ldi	r22, 0x34	; 52
    19e8:	71 ea       	ldi	r23, 0xA1	; 161
    19ea:	c7 01       	movw	r24, r14
    19ec:	0e 94 3a 06 	call	0xc74	; 0xc74 <a_mcp794xx_print_error_msg>
    19f0:	14 e0       	ldi	r17, 0x04	; 4
    19f2:	ac c1       	rjmp	.+856    	; 0x1d4c <mcp794xx_set_alarm_time_date+0x4a4>
    19f4:	65 eb       	ldi	r22, 0xB5	; 181
    19f6:	71 ea       	ldi	r23, 0xA1	; 161
    19f8:	cd 01       	movw	r24, r26
    19fa:	0e 94 3a 06 	call	0xc74	; 0xc74 <a_mcp794xx_print_error_msg>
    19fe:	14 e0       	ldi	r17, 0x04	; 4
    1a00:	a5 c1       	rjmp	.+842    	; 0x1d4c <mcp794xx_set_alarm_time_date+0x4a4>
    1a02:	fe 01       	movw	r30, r28
    1a04:	31 96       	adiw	r30, 0x01	; 1
    1a06:	87 e0       	ldi	r24, 0x07	; 7
    1a08:	df 01       	movw	r26, r30
    1a0a:	1d 92       	st	X+, r1
    1a0c:	8a 95       	dec	r24
    1a0e:	e9 f7       	brne	.-6      	; 0x1a0a <mcp794xx_set_alarm_time_date+0x162>
    1a10:	61 11       	cpse	r22, r1
    1a12:	c3 c0       	rjmp	.+390    	; 0x1b9a <mcp794xx_set_alarm_time_date+0x2f2>
    1a14:	26 e0       	ldi	r18, 0x06	; 6
    1a16:	af 01       	movw	r20, r30
    1a18:	6a e0       	ldi	r22, 0x0A	; 10
    1a1a:	70 e0       	ldi	r23, 0x00	; 0
    1a1c:	c7 01       	movw	r24, r14
    1a1e:	0e 94 42 05 	call	0xa84	; 0xa84 <rtc_mcp794xx_i2c_read>
    1a22:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    1a26:	f6 01       	movw	r30, r12
    1a28:	85 81       	ldd	r24, Z+5	; 0x05
    1a2a:	0e 94 4b 06 	call	0xc96	; 0xc96 <a_pcf85xxx_dec2bcd>
    1a2e:	88 87       	std	Y+8, r24	; 0x08
    1a30:	ae 01       	movw	r20, r28
    1a32:	48 5f       	subi	r20, 0xF8	; 248
    1a34:	5f 4f       	sbci	r21, 0xFF	; 255
    1a36:	6a e0       	ldi	r22, 0x0A	; 10
    1a38:	c7 01       	movw	r24, r14
    1a3a:	0e 94 15 05 	call	0xa2a	; 0xa2a <rtc_mcp794xx_i2c_write>
    1a3e:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    1a42:	88 23       	and	r24, r24
    1a44:	31 f0       	breq	.+12     	; 0x1a52 <mcp794xx_set_alarm_time_date+0x1aa>
    1a46:	69 ed       	ldi	r22, 0xD9	; 217
    1a48:	71 ea       	ldi	r23, 0xA1	; 161
    1a4a:	c7 01       	movw	r24, r14
    1a4c:	0e 94 3a 06 	call	0xc74	; 0xc74 <a_mcp794xx_print_error_msg>
    1a50:	7d c1       	rjmp	.+762    	; 0x1d4c <mcp794xx_set_alarm_time_date+0x4a4>
    1a52:	d6 01       	movw	r26, r12
    1a54:	14 96       	adiw	r26, 0x04	; 4
    1a56:	8c 91       	ld	r24, X
    1a58:	0e 94 4b 06 	call	0xc96	; 0xc96 <a_pcf85xxx_dec2bcd>
    1a5c:	88 87       	std	Y+8, r24	; 0x08
    1a5e:	ae 01       	movw	r20, r28
    1a60:	48 5f       	subi	r20, 0xF8	; 248
    1a62:	5f 4f       	sbci	r21, 0xFF	; 255
    1a64:	6b e0       	ldi	r22, 0x0B	; 11
    1a66:	c7 01       	movw	r24, r14
    1a68:	0e 94 15 05 	call	0xa2a	; 0xa2a <rtc_mcp794xx_i2c_write>
    1a6c:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    1a70:	88 23       	and	r24, r24
    1a72:	31 f0       	breq	.+12     	; 0x1a80 <mcp794xx_set_alarm_time_date+0x1d8>
    1a74:	62 ef       	ldi	r22, 0xF2	; 242
    1a76:	71 ea       	ldi	r23, 0xA1	; 161
    1a78:	c7 01       	movw	r24, r14
    1a7a:	0e 94 3a 06 	call	0xc74	; 0xc74 <a_mcp794xx_print_error_msg>
    1a7e:	66 c1       	rjmp	.+716    	; 0x1d4c <mcp794xx_set_alarm_time_date+0x4a4>
    1a80:	f7 01       	movw	r30, r14
    1a82:	e2 5a       	subi	r30, 0xA2	; 162
    1a84:	ff 4f       	sbci	r31, 0xFF	; 255
    1a86:	80 81       	ld	r24, Z
    1a88:	81 11       	cpse	r24, r1
    1a8a:	19 c0       	rjmp	.+50     	; 0x1abe <mcp794xx_set_alarm_time_date+0x216>
    1a8c:	f6 01       	movw	r30, r12
    1a8e:	83 81       	ldd	r24, Z+3	; 0x03
    1a90:	0e 94 4b 06 	call	0xc96	; 0xc96 <a_pcf85xxx_dec2bcd>
    1a94:	9b 81       	ldd	r25, Y+3	; 0x03
    1a96:	90 74       	andi	r25, 0x40	; 64
    1a98:	89 2b       	or	r24, r25
    1a9a:	88 87       	std	Y+8, r24	; 0x08
    1a9c:	ae 01       	movw	r20, r28
    1a9e:	48 5f       	subi	r20, 0xF8	; 248
    1aa0:	5f 4f       	sbci	r21, 0xFF	; 255
    1aa2:	6c e0       	ldi	r22, 0x0C	; 12
    1aa4:	c7 01       	movw	r24, r14
    1aa6:	0e 94 15 05 	call	0xa2a	; 0xa2a <rtc_mcp794xx_i2c_write>
    1aaa:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    1aae:	88 23       	and	r24, r24
    1ab0:	61 f1       	breq	.+88     	; 0x1b0a <mcp794xx_set_alarm_time_date+0x262>
    1ab2:	6b e0       	ldi	r22, 0x0B	; 11
    1ab4:	72 ea       	ldi	r23, 0xA2	; 162
    1ab6:	c7 01       	movw	r24, r14
    1ab8:	0e 94 3a 06 	call	0xc74	; 0xc74 <a_mcp794xx_print_error_msg>
    1abc:	47 c1       	rjmp	.+654    	; 0x1d4c <mcp794xx_set_alarm_time_date+0x4a4>
    1abe:	81 30       	cpi	r24, 0x01	; 1
    1ac0:	21 f5       	brne	.+72     	; 0x1b0a <mcp794xx_set_alarm_time_date+0x262>
    1ac2:	d6 01       	movw	r26, r12
    1ac4:	13 96       	adiw	r26, 0x03	; 3
    1ac6:	8c 91       	ld	r24, X
    1ac8:	0e 94 4b 06 	call	0xc96	; 0xc96 <a_pcf85xxx_dec2bcd>
    1acc:	9b 81       	ldd	r25, Y+3	; 0x03
    1ace:	90 76       	andi	r25, 0x60	; 96
    1ad0:	89 2b       	or	r24, r25
    1ad2:	88 87       	std	Y+8, r24	; 0x08
    1ad4:	ae 01       	movw	r20, r28
    1ad6:	48 5f       	subi	r20, 0xF8	; 248
    1ad8:	5f 4f       	sbci	r21, 0xFF	; 255
    1ada:	6c e0       	ldi	r22, 0x0C	; 12
    1adc:	c7 01       	movw	r24, r14
    1ade:	0e 94 15 05 	call	0xa2a	; 0xa2a <rtc_mcp794xx_i2c_write>
    1ae2:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    1ae6:	88 23       	and	r24, r24
    1ae8:	31 f0       	breq	.+12     	; 0x1af6 <mcp794xx_set_alarm_time_date+0x24e>
    1aea:	6b e0       	ldi	r22, 0x0B	; 11
    1aec:	72 ea       	ldi	r23, 0xA2	; 162
    1aee:	c7 01       	movw	r24, r14
    1af0:	0e 94 3a 06 	call	0xc74	; 0xc74 <a_mcp794xx_print_error_msg>
    1af4:	2b c1       	rjmp	.+598    	; 0x1d4c <mcp794xx_set_alarm_time_date+0x4a4>
    1af6:	f6 01       	movw	r30, r12
    1af8:	41 85       	ldd	r20, Z+9	; 0x09
    1afa:	6c e0       	ldi	r22, 0x0C	; 12
    1afc:	c7 01       	movw	r24, r14
    1afe:	0e 94 21 08 	call	0x1042	; 0x1042 <mcp794xx_set_am_pm>
    1b02:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    1b06:	81 11       	cpse	r24, r1
    1b08:	1a c1       	rjmp	.+564    	; 0x1d3e <mcp794xx_set_alarm_time_date+0x496>
    1b0a:	d6 01       	movw	r26, r12
    1b0c:	17 96       	adiw	r26, 0x07	; 7
    1b0e:	8c 91       	ld	r24, X
    1b10:	0e 94 4b 06 	call	0xc96	; 0xc96 <a_pcf85xxx_dec2bcd>
    1b14:	9c 81       	ldd	r25, Y+4	; 0x04
    1b16:	98 7f       	andi	r25, 0xF8	; 248
    1b18:	89 2b       	or	r24, r25
    1b1a:	88 87       	std	Y+8, r24	; 0x08
    1b1c:	ae 01       	movw	r20, r28
    1b1e:	48 5f       	subi	r20, 0xF8	; 248
    1b20:	5f 4f       	sbci	r21, 0xFF	; 255
    1b22:	6d e0       	ldi	r22, 0x0D	; 13
    1b24:	c7 01       	movw	r24, r14
    1b26:	0e 94 15 05 	call	0xa2a	; 0xa2a <rtc_mcp794xx_i2c_write>
    1b2a:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    1b2e:	88 23       	and	r24, r24
    1b30:	31 f0       	breq	.+12     	; 0x1b3e <mcp794xx_set_alarm_time_date+0x296>
    1b32:	62 e2       	ldi	r22, 0x22	; 34
    1b34:	72 ea       	ldi	r23, 0xA2	; 162
    1b36:	c7 01       	movw	r24, r14
    1b38:	0e 94 3a 06 	call	0xc74	; 0xc74 <a_mcp794xx_print_error_msg>
    1b3c:	07 c1       	rjmp	.+526    	; 0x1d4c <mcp794xx_set_alarm_time_date+0x4a4>
    1b3e:	f6 01       	movw	r30, r12
    1b40:	82 81       	ldd	r24, Z+2	; 0x02
    1b42:	0e 94 4b 06 	call	0xc96	; 0xc96 <a_pcf85xxx_dec2bcd>
    1b46:	88 87       	std	Y+8, r24	; 0x08
    1b48:	ae 01       	movw	r20, r28
    1b4a:	48 5f       	subi	r20, 0xF8	; 248
    1b4c:	5f 4f       	sbci	r21, 0xFF	; 255
    1b4e:	6e e0       	ldi	r22, 0x0E	; 14
    1b50:	c7 01       	movw	r24, r14
    1b52:	0e 94 15 05 	call	0xa2a	; 0xa2a <rtc_mcp794xx_i2c_write>
    1b56:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    1b5a:	88 23       	and	r24, r24
    1b5c:	31 f0       	breq	.+12     	; 0x1b6a <mcp794xx_set_alarm_time_date+0x2c2>
    1b5e:	6c e3       	ldi	r22, 0x3C	; 60
    1b60:	72 ea       	ldi	r23, 0xA2	; 162
    1b62:	c7 01       	movw	r24, r14
    1b64:	0e 94 3a 06 	call	0xc74	; 0xc74 <a_mcp794xx_print_error_msg>
    1b68:	f1 c0       	rjmp	.+482    	; 0x1d4c <mcp794xx_set_alarm_time_date+0x4a4>
    1b6a:	d6 01       	movw	r26, r12
    1b6c:	16 96       	adiw	r26, 0x06	; 6
    1b6e:	8c 91       	ld	r24, X
    1b70:	0e 94 4b 06 	call	0xc96	; 0xc96 <a_pcf85xxx_dec2bcd>
    1b74:	88 87       	std	Y+8, r24	; 0x08
    1b76:	ae 01       	movw	r20, r28
    1b78:	48 5f       	subi	r20, 0xF8	; 248
    1b7a:	5f 4f       	sbci	r21, 0xFF	; 255
    1b7c:	6f e0       	ldi	r22, 0x0F	; 15
    1b7e:	c7 01       	movw	r24, r14
    1b80:	0e 94 15 05 	call	0xa2a	; 0xa2a <rtc_mcp794xx_i2c_write>
    1b84:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    1b88:	88 23       	and	r24, r24
    1b8a:	09 f4       	brne	.+2      	; 0x1b8e <mcp794xx_set_alarm_time_date+0x2e6>
    1b8c:	da c0       	rjmp	.+436    	; 0x1d42 <mcp794xx_set_alarm_time_date+0x49a>
    1b8e:	62 e5       	ldi	r22, 0x52	; 82
    1b90:	72 ea       	ldi	r23, 0xA2	; 162
    1b92:	c7 01       	movw	r24, r14
    1b94:	0e 94 3a 06 	call	0xc74	; 0xc74 <a_mcp794xx_print_error_msg>
    1b98:	d9 c0       	rjmp	.+434    	; 0x1d4c <mcp794xx_set_alarm_time_date+0x4a4>
    1b9a:	61 30       	cpi	r22, 0x01	; 1
    1b9c:	09 f0       	breq	.+2      	; 0x1ba0 <mcp794xx_set_alarm_time_date+0x2f8>
    1b9e:	c4 c0       	rjmp	.+392    	; 0x1d28 <mcp794xx_set_alarm_time_date+0x480>
    1ba0:	26 e0       	ldi	r18, 0x06	; 6
    1ba2:	ae 01       	movw	r20, r28
    1ba4:	4f 5f       	subi	r20, 0xFF	; 255
    1ba6:	5f 4f       	sbci	r21, 0xFF	; 255
    1ba8:	61 e1       	ldi	r22, 0x11	; 17
    1baa:	70 e0       	ldi	r23, 0x00	; 0
    1bac:	c7 01       	movw	r24, r14
    1bae:	0e 94 42 05 	call	0xa84	; 0xa84 <rtc_mcp794xx_i2c_read>
    1bb2:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    1bb6:	f6 01       	movw	r30, r12
    1bb8:	85 81       	ldd	r24, Z+5	; 0x05
    1bba:	0e 94 4b 06 	call	0xc96	; 0xc96 <a_pcf85xxx_dec2bcd>
    1bbe:	88 87       	std	Y+8, r24	; 0x08
    1bc0:	ae 01       	movw	r20, r28
    1bc2:	48 5f       	subi	r20, 0xF8	; 248
    1bc4:	5f 4f       	sbci	r21, 0xFF	; 255
    1bc6:	61 e1       	ldi	r22, 0x11	; 17
    1bc8:	c7 01       	movw	r24, r14
    1bca:	0e 94 15 05 	call	0xa2a	; 0xa2a <rtc_mcp794xx_i2c_write>
    1bce:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    1bd2:	88 23       	and	r24, r24
    1bd4:	31 f0       	breq	.+12     	; 0x1be2 <mcp794xx_set_alarm_time_date+0x33a>
    1bd6:	69 e6       	ldi	r22, 0x69	; 105
    1bd8:	72 ea       	ldi	r23, 0xA2	; 162
    1bda:	c7 01       	movw	r24, r14
    1bdc:	0e 94 3a 06 	call	0xc74	; 0xc74 <a_mcp794xx_print_error_msg>
    1be0:	b5 c0       	rjmp	.+362    	; 0x1d4c <mcp794xx_set_alarm_time_date+0x4a4>
    1be2:	d6 01       	movw	r26, r12
    1be4:	14 96       	adiw	r26, 0x04	; 4
    1be6:	8c 91       	ld	r24, X
    1be8:	0e 94 4b 06 	call	0xc96	; 0xc96 <a_pcf85xxx_dec2bcd>
    1bec:	88 87       	std	Y+8, r24	; 0x08
    1bee:	ae 01       	movw	r20, r28
    1bf0:	48 5f       	subi	r20, 0xF8	; 248
    1bf2:	5f 4f       	sbci	r21, 0xFF	; 255
    1bf4:	62 e1       	ldi	r22, 0x12	; 18
    1bf6:	c7 01       	movw	r24, r14
    1bf8:	0e 94 15 05 	call	0xa2a	; 0xa2a <rtc_mcp794xx_i2c_write>
    1bfc:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    1c00:	88 23       	and	r24, r24
    1c02:	31 f0       	breq	.+12     	; 0x1c10 <mcp794xx_set_alarm_time_date+0x368>
    1c04:	62 e8       	ldi	r22, 0x82	; 130
    1c06:	72 ea       	ldi	r23, 0xA2	; 162
    1c08:	c7 01       	movw	r24, r14
    1c0a:	0e 94 3a 06 	call	0xc74	; 0xc74 <a_mcp794xx_print_error_msg>
    1c0e:	9e c0       	rjmp	.+316    	; 0x1d4c <mcp794xx_set_alarm_time_date+0x4a4>
    1c10:	f7 01       	movw	r30, r14
    1c12:	e2 5a       	subi	r30, 0xA2	; 162
    1c14:	ff 4f       	sbci	r31, 0xFF	; 255
    1c16:	80 81       	ld	r24, Z
    1c18:	81 11       	cpse	r24, r1
    1c1a:	19 c0       	rjmp	.+50     	; 0x1c4e <mcp794xx_set_alarm_time_date+0x3a6>
    1c1c:	f6 01       	movw	r30, r12
    1c1e:	83 81       	ldd	r24, Z+3	; 0x03
    1c20:	0e 94 4b 06 	call	0xc96	; 0xc96 <a_pcf85xxx_dec2bcd>
    1c24:	9b 81       	ldd	r25, Y+3	; 0x03
    1c26:	90 74       	andi	r25, 0x40	; 64
    1c28:	89 2b       	or	r24, r25
    1c2a:	88 87       	std	Y+8, r24	; 0x08
    1c2c:	ae 01       	movw	r20, r28
    1c2e:	48 5f       	subi	r20, 0xF8	; 248
    1c30:	5f 4f       	sbci	r21, 0xFF	; 255
    1c32:	63 e1       	ldi	r22, 0x13	; 19
    1c34:	c7 01       	movw	r24, r14
    1c36:	0e 94 15 05 	call	0xa2a	; 0xa2a <rtc_mcp794xx_i2c_write>
    1c3a:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    1c3e:	88 23       	and	r24, r24
    1c40:	61 f1       	breq	.+88     	; 0x1c9a <mcp794xx_set_alarm_time_date+0x3f2>
    1c42:	6b e9       	ldi	r22, 0x9B	; 155
    1c44:	72 ea       	ldi	r23, 0xA2	; 162
    1c46:	c7 01       	movw	r24, r14
    1c48:	0e 94 3a 06 	call	0xc74	; 0xc74 <a_mcp794xx_print_error_msg>
    1c4c:	7f c0       	rjmp	.+254    	; 0x1d4c <mcp794xx_set_alarm_time_date+0x4a4>
    1c4e:	81 30       	cpi	r24, 0x01	; 1
    1c50:	21 f5       	brne	.+72     	; 0x1c9a <mcp794xx_set_alarm_time_date+0x3f2>
    1c52:	d6 01       	movw	r26, r12
    1c54:	13 96       	adiw	r26, 0x03	; 3
    1c56:	8c 91       	ld	r24, X
    1c58:	0e 94 4b 06 	call	0xc96	; 0xc96 <a_pcf85xxx_dec2bcd>
    1c5c:	9b 81       	ldd	r25, Y+3	; 0x03
    1c5e:	90 76       	andi	r25, 0x60	; 96
    1c60:	89 2b       	or	r24, r25
    1c62:	88 87       	std	Y+8, r24	; 0x08
    1c64:	ae 01       	movw	r20, r28
    1c66:	48 5f       	subi	r20, 0xF8	; 248
    1c68:	5f 4f       	sbci	r21, 0xFF	; 255
    1c6a:	63 e1       	ldi	r22, 0x13	; 19
    1c6c:	c7 01       	movw	r24, r14
    1c6e:	0e 94 15 05 	call	0xa2a	; 0xa2a <rtc_mcp794xx_i2c_write>
    1c72:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    1c76:	88 23       	and	r24, r24
    1c78:	31 f0       	breq	.+12     	; 0x1c86 <mcp794xx_set_alarm_time_date+0x3de>
    1c7a:	6b e9       	ldi	r22, 0x9B	; 155
    1c7c:	72 ea       	ldi	r23, 0xA2	; 162
    1c7e:	c7 01       	movw	r24, r14
    1c80:	0e 94 3a 06 	call	0xc74	; 0xc74 <a_mcp794xx_print_error_msg>
    1c84:	63 c0       	rjmp	.+198    	; 0x1d4c <mcp794xx_set_alarm_time_date+0x4a4>
    1c86:	f6 01       	movw	r30, r12
    1c88:	41 85       	ldd	r20, Z+9	; 0x09
    1c8a:	63 e1       	ldi	r22, 0x13	; 19
    1c8c:	c7 01       	movw	r24, r14
    1c8e:	0e 94 21 08 	call	0x1042	; 0x1042 <mcp794xx_set_am_pm>
    1c92:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    1c96:	81 11       	cpse	r24, r1
    1c98:	56 c0       	rjmp	.+172    	; 0x1d46 <mcp794xx_set_alarm_time_date+0x49e>
    1c9a:	d6 01       	movw	r26, r12
    1c9c:	17 96       	adiw	r26, 0x07	; 7
    1c9e:	8c 91       	ld	r24, X
    1ca0:	0e 94 4b 06 	call	0xc96	; 0xc96 <a_pcf85xxx_dec2bcd>
    1ca4:	9c 81       	ldd	r25, Y+4	; 0x04
    1ca6:	98 7f       	andi	r25, 0xF8	; 248
    1ca8:	89 2b       	or	r24, r25
    1caa:	88 87       	std	Y+8, r24	; 0x08
    1cac:	ae 01       	movw	r20, r28
    1cae:	48 5f       	subi	r20, 0xF8	; 248
    1cb0:	5f 4f       	sbci	r21, 0xFF	; 255
    1cb2:	64 e1       	ldi	r22, 0x14	; 20
    1cb4:	c7 01       	movw	r24, r14
    1cb6:	0e 94 15 05 	call	0xa2a	; 0xa2a <rtc_mcp794xx_i2c_write>
    1cba:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    1cbe:	88 23       	and	r24, r24
    1cc0:	31 f0       	breq	.+12     	; 0x1cce <mcp794xx_set_alarm_time_date+0x426>
    1cc2:	62 eb       	ldi	r22, 0xB2	; 178
    1cc4:	72 ea       	ldi	r23, 0xA2	; 162
    1cc6:	c7 01       	movw	r24, r14
    1cc8:	0e 94 3a 06 	call	0xc74	; 0xc74 <a_mcp794xx_print_error_msg>
    1ccc:	3f c0       	rjmp	.+126    	; 0x1d4c <mcp794xx_set_alarm_time_date+0x4a4>
    1cce:	f6 01       	movw	r30, r12
    1cd0:	82 81       	ldd	r24, Z+2	; 0x02
    1cd2:	0e 94 4b 06 	call	0xc96	; 0xc96 <a_pcf85xxx_dec2bcd>
    1cd6:	88 87       	std	Y+8, r24	; 0x08
    1cd8:	ae 01       	movw	r20, r28
    1cda:	48 5f       	subi	r20, 0xF8	; 248
    1cdc:	5f 4f       	sbci	r21, 0xFF	; 255
    1cde:	65 e1       	ldi	r22, 0x15	; 21
    1ce0:	c7 01       	movw	r24, r14
    1ce2:	0e 94 15 05 	call	0xa2a	; 0xa2a <rtc_mcp794xx_i2c_write>
    1ce6:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    1cea:	88 23       	and	r24, r24
    1cec:	31 f0       	breq	.+12     	; 0x1cfa <mcp794xx_set_alarm_time_date+0x452>
    1cee:	6c ec       	ldi	r22, 0xCC	; 204
    1cf0:	72 ea       	ldi	r23, 0xA2	; 162
    1cf2:	c7 01       	movw	r24, r14
    1cf4:	0e 94 3a 06 	call	0xc74	; 0xc74 <a_mcp794xx_print_error_msg>
    1cf8:	29 c0       	rjmp	.+82     	; 0x1d4c <mcp794xx_set_alarm_time_date+0x4a4>
    1cfa:	d6 01       	movw	r26, r12
    1cfc:	16 96       	adiw	r26, 0x06	; 6
    1cfe:	8c 91       	ld	r24, X
    1d00:	0e 94 4b 06 	call	0xc96	; 0xc96 <a_pcf85xxx_dec2bcd>
    1d04:	88 87       	std	Y+8, r24	; 0x08
    1d06:	ae 01       	movw	r20, r28
    1d08:	48 5f       	subi	r20, 0xF8	; 248
    1d0a:	5f 4f       	sbci	r21, 0xFF	; 255
    1d0c:	66 e1       	ldi	r22, 0x16	; 22
    1d0e:	c7 01       	movw	r24, r14
    1d10:	0e 94 15 05 	call	0xa2a	; 0xa2a <rtc_mcp794xx_i2c_write>
    1d14:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    1d18:	88 23       	and	r24, r24
    1d1a:	b9 f0       	breq	.+46     	; 0x1d4a <mcp794xx_set_alarm_time_date+0x4a2>
    1d1c:	62 ee       	ldi	r22, 0xE2	; 226
    1d1e:	72 ea       	ldi	r23, 0xA2	; 162
    1d20:	c7 01       	movw	r24, r14
    1d22:	0e 94 3a 06 	call	0xc74	; 0xc74 <a_mcp794xx_print_error_msg>
    1d26:	12 c0       	rjmp	.+36     	; 0x1d4c <mcp794xx_set_alarm_time_date+0x4a4>
    1d28:	6c ed       	ldi	r22, 0xDC	; 220
    1d2a:	7f e9       	ldi	r23, 0x9F	; 159
    1d2c:	c7 01       	movw	r24, r14
    1d2e:	0e 94 3a 06 	call	0xc74	; 0xc74 <a_mcp794xx_print_error_msg>
    1d32:	14 e0       	ldi	r17, 0x04	; 4
    1d34:	0b c0       	rjmp	.+22     	; 0x1d4c <mcp794xx_set_alarm_time_date+0x4a4>
    1d36:	12 e0       	ldi	r17, 0x02	; 2
    1d38:	09 c0       	rjmp	.+18     	; 0x1d4c <mcp794xx_set_alarm_time_date+0x4a4>
    1d3a:	13 e0       	ldi	r17, 0x03	; 3
    1d3c:	07 c0       	rjmp	.+14     	; 0x1d4c <mcp794xx_set_alarm_time_date+0x4a4>
    1d3e:	18 2f       	mov	r17, r24
    1d40:	05 c0       	rjmp	.+10     	; 0x1d4c <mcp794xx_set_alarm_time_date+0x4a4>
    1d42:	18 2f       	mov	r17, r24
    1d44:	03 c0       	rjmp	.+6      	; 0x1d4c <mcp794xx_set_alarm_time_date+0x4a4>
    1d46:	18 2f       	mov	r17, r24
    1d48:	01 c0       	rjmp	.+2      	; 0x1d4c <mcp794xx_set_alarm_time_date+0x4a4>
    1d4a:	18 2f       	mov	r17, r24
    1d4c:	81 2f       	mov	r24, r17
    1d4e:	28 96       	adiw	r28, 0x08	; 8
    1d50:	cd bf       	out	0x3d, r28	; 61
    1d52:	de bf       	out	0x3e, r29	; 62
    1d54:	df 91       	pop	r29
    1d56:	cf 91       	pop	r28
    1d58:	1f 91       	pop	r17
    1d5a:	ff 90       	pop	r15
    1d5c:	ef 90       	pop	r14
    1d5e:	df 90       	pop	r13
    1d60:	cf 90       	pop	r12
    1d62:	08 95       	ret

00001d64 <mcp794xx_set_alarm>:
    1d64:	bf 92       	push	r11
    1d66:	cf 92       	push	r12
    1d68:	df 92       	push	r13
    1d6a:	ef 92       	push	r14
    1d6c:	ff 92       	push	r15
    1d6e:	0f 93       	push	r16
    1d70:	1f 93       	push	r17
    1d72:	cf 93       	push	r28
    1d74:	df 93       	push	r29
    1d76:	1f 92       	push	r1
    1d78:	cd b7       	in	r28, 0x3d	; 61
    1d7a:	de b7       	in	r29, 0x3e	; 62
    1d7c:	00 97       	sbiw	r24, 0x00	; 0
    1d7e:	09 f4       	brne	.+2      	; 0x1d82 <mcp794xx_set_alarm+0x1e>
    1d80:	93 c0       	rjmp	.+294    	; 0x1ea8 <mcp794xx_set_alarm+0x144>
    1d82:	fc 01       	movw	r30, r24
    1d84:	11 89       	ldd	r17, Z+17	; 0x11
    1d86:	11 30       	cpi	r17, 0x01	; 1
    1d88:	09 f0       	breq	.+2      	; 0x1d8c <mcp794xx_set_alarm+0x28>
    1d8a:	90 c0       	rjmp	.+288    	; 0x1eac <mcp794xx_set_alarm+0x148>
    1d8c:	69 01       	movw	r12, r18
    1d8e:	04 2f       	mov	r16, r20
    1d90:	b6 2e       	mov	r11, r22
    1d92:	7c 01       	movw	r14, r24
    1d94:	66 23       	and	r22, r22
    1d96:	29 f0       	breq	.+10     	; 0x1da2 <mcp794xx_set_alarm+0x3e>
    1d98:	f1 e0       	ldi	r31, 0x01	; 1
    1d9a:	6f 17       	cp	r22, r31
    1d9c:	09 f4       	brne	.+2      	; 0x1da0 <mcp794xx_set_alarm+0x3c>
    1d9e:	40 c0       	rjmp	.+128    	; 0x1e20 <mcp794xx_set_alarm+0xbc>
    1da0:	7d c0       	rjmp	.+250    	; 0x1e9c <mcp794xx_set_alarm+0x138>
    1da2:	21 e0       	ldi	r18, 0x01	; 1
    1da4:	ae 01       	movw	r20, r28
    1da6:	4f 5f       	subi	r20, 0xFF	; 255
    1da8:	5f 4f       	sbci	r21, 0xFF	; 255
    1daa:	6d e0       	ldi	r22, 0x0D	; 13
    1dac:	70 e0       	ldi	r23, 0x00	; 0
    1dae:	0e 94 42 05 	call	0xa84	; 0xa84 <rtc_mcp794xx_i2c_read>
    1db2:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    1db6:	88 23       	and	r24, r24
    1db8:	31 f0       	breq	.+12     	; 0x1dc6 <mcp794xx_set_alarm+0x62>
    1dba:	69 ef       	ldi	r22, 0xF9	; 249
    1dbc:	72 ea       	ldi	r23, 0xA2	; 162
    1dbe:	c7 01       	movw	r24, r14
    1dc0:	0e 94 3a 06 	call	0xc74	; 0xc74 <a_mcp794xx_print_error_msg>
    1dc4:	74 c0       	rjmp	.+232    	; 0x1eae <mcp794xx_set_alarm+0x14a>
    1dc6:	89 81       	ldd	r24, Y+1	; 0x01
    1dc8:	28 2f       	mov	r18, r24
    1dca:	2f 78       	andi	r18, 0x8F	; 143
    1dcc:	30 e1       	ldi	r19, 0x10	; 16
    1dce:	03 9f       	mul	r16, r19
    1dd0:	c0 01       	movw	r24, r0
    1dd2:	11 24       	eor	r1, r1
    1dd4:	82 2b       	or	r24, r18
    1dd6:	89 83       	std	Y+1, r24	; 0x01
    1dd8:	ae 01       	movw	r20, r28
    1dda:	4f 5f       	subi	r20, 0xFF	; 255
    1ddc:	5f 4f       	sbci	r21, 0xFF	; 255
    1dde:	6d e0       	ldi	r22, 0x0D	; 13
    1de0:	c7 01       	movw	r24, r14
    1de2:	0e 94 15 05 	call	0xa2a	; 0xa2a <rtc_mcp794xx_i2c_write>
    1de6:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    1dea:	88 23       	and	r24, r24
    1dec:	31 f0       	breq	.+12     	; 0x1dfa <mcp794xx_set_alarm+0x96>
    1dee:	69 ef       	ldi	r22, 0xF9	; 249
    1df0:	72 ea       	ldi	r23, 0xA2	; 162
    1df2:	c7 01       	movw	r24, r14
    1df4:	0e 94 3a 06 	call	0xc74	; 0xc74 <a_mcp794xx_print_error_msg>
    1df8:	5a c0       	rjmp	.+180    	; 0x1eae <mcp794xx_set_alarm+0x14a>
    1dfa:	a6 01       	movw	r20, r12
    1dfc:	6b 2d       	mov	r22, r11
    1dfe:	c7 01       	movw	r24, r14
    1e00:	0e 94 54 0c 	call	0x18a8	; 0x18a8 <mcp794xx_set_alarm_time_date>
    1e04:	18 2f       	mov	r17, r24
    1e06:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    1e0a:	88 23       	and	r24, r24
    1e0c:	09 f4       	brne	.+2      	; 0x1e10 <mcp794xx_set_alarm+0xac>
    1e0e:	4f c0       	rjmp	.+158    	; 0x1eae <mcp794xx_set_alarm+0x14a>
    1e10:	64 e1       	ldi	r22, 0x14	; 20
    1e12:	73 ea       	ldi	r23, 0xA3	; 163
    1e14:	c7 01       	movw	r24, r14
    1e16:	0e 94 3a 06 	call	0xc74	; 0xc74 <a_mcp794xx_print_error_msg>
    1e1a:	10 91 b4 28 	lds	r17, 0x28B4	; 0x8028b4 <err>
    1e1e:	47 c0       	rjmp	.+142    	; 0x1eae <mcp794xx_set_alarm+0x14a>
    1e20:	21 e0       	ldi	r18, 0x01	; 1
    1e22:	ae 01       	movw	r20, r28
    1e24:	4f 5f       	subi	r20, 0xFF	; 255
    1e26:	5f 4f       	sbci	r21, 0xFF	; 255
    1e28:	64 e1       	ldi	r22, 0x14	; 20
    1e2a:	70 e0       	ldi	r23, 0x00	; 0
    1e2c:	0e 94 42 05 	call	0xa84	; 0xa84 <rtc_mcp794xx_i2c_read>
    1e30:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    1e34:	88 23       	and	r24, r24
    1e36:	31 f0       	breq	.+12     	; 0x1e44 <mcp794xx_set_alarm+0xe0>
    1e38:	6a e2       	ldi	r22, 0x2A	; 42
    1e3a:	73 ea       	ldi	r23, 0xA3	; 163
    1e3c:	c7 01       	movw	r24, r14
    1e3e:	0e 94 3a 06 	call	0xc74	; 0xc74 <a_mcp794xx_print_error_msg>
    1e42:	35 c0       	rjmp	.+106    	; 0x1eae <mcp794xx_set_alarm+0x14a>
    1e44:	89 81       	ldd	r24, Y+1	; 0x01
    1e46:	28 2f       	mov	r18, r24
    1e48:	2f 78       	andi	r18, 0x8F	; 143
    1e4a:	e0 e1       	ldi	r30, 0x10	; 16
    1e4c:	0e 9f       	mul	r16, r30
    1e4e:	c0 01       	movw	r24, r0
    1e50:	11 24       	eor	r1, r1
    1e52:	82 2b       	or	r24, r18
    1e54:	89 83       	std	Y+1, r24	; 0x01
    1e56:	ae 01       	movw	r20, r28
    1e58:	4f 5f       	subi	r20, 0xFF	; 255
    1e5a:	5f 4f       	sbci	r21, 0xFF	; 255
    1e5c:	64 e1       	ldi	r22, 0x14	; 20
    1e5e:	c7 01       	movw	r24, r14
    1e60:	0e 94 15 05 	call	0xa2a	; 0xa2a <rtc_mcp794xx_i2c_write>
    1e64:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    1e68:	88 23       	and	r24, r24
    1e6a:	31 f0       	breq	.+12     	; 0x1e78 <mcp794xx_set_alarm+0x114>
    1e6c:	6a e2       	ldi	r22, 0x2A	; 42
    1e6e:	73 ea       	ldi	r23, 0xA3	; 163
    1e70:	c7 01       	movw	r24, r14
    1e72:	0e 94 3a 06 	call	0xc74	; 0xc74 <a_mcp794xx_print_error_msg>
    1e76:	1b c0       	rjmp	.+54     	; 0x1eae <mcp794xx_set_alarm+0x14a>
    1e78:	a6 01       	movw	r20, r12
    1e7a:	6b 2d       	mov	r22, r11
    1e7c:	c7 01       	movw	r24, r14
    1e7e:	0e 94 54 0c 	call	0x18a8	; 0x18a8 <mcp794xx_set_alarm_time_date>
    1e82:	18 2f       	mov	r17, r24
    1e84:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    1e88:	88 23       	and	r24, r24
    1e8a:	89 f0       	breq	.+34     	; 0x1eae <mcp794xx_set_alarm+0x14a>
    1e8c:	65 e4       	ldi	r22, 0x45	; 69
    1e8e:	73 ea       	ldi	r23, 0xA3	; 163
    1e90:	c7 01       	movw	r24, r14
    1e92:	0e 94 3a 06 	call	0xc74	; 0xc74 <a_mcp794xx_print_error_msg>
    1e96:	10 91 b4 28 	lds	r17, 0x28B4	; 0x8028b4 <err>
    1e9a:	09 c0       	rjmp	.+18     	; 0x1eae <mcp794xx_set_alarm+0x14a>
    1e9c:	6c ed       	ldi	r22, 0xDC	; 220
    1e9e:	7f e9       	ldi	r23, 0x9F	; 159
    1ea0:	0e 94 3a 06 	call	0xc74	; 0xc74 <a_mcp794xx_print_error_msg>
    1ea4:	14 e0       	ldi	r17, 0x04	; 4
    1ea6:	03 c0       	rjmp	.+6      	; 0x1eae <mcp794xx_set_alarm+0x14a>
    1ea8:	12 e0       	ldi	r17, 0x02	; 2
    1eaa:	01 c0       	rjmp	.+2      	; 0x1eae <mcp794xx_set_alarm+0x14a>
    1eac:	13 e0       	ldi	r17, 0x03	; 3
    1eae:	81 2f       	mov	r24, r17
    1eb0:	0f 90       	pop	r0
    1eb2:	df 91       	pop	r29
    1eb4:	cf 91       	pop	r28
    1eb6:	1f 91       	pop	r17
    1eb8:	0f 91       	pop	r16
    1eba:	ff 90       	pop	r15
    1ebc:	ef 90       	pop	r14
    1ebe:	df 90       	pop	r13
    1ec0:	cf 90       	pop	r12
    1ec2:	bf 90       	pop	r11
    1ec4:	08 95       	ret

00001ec6 <mcp794xx_get_alarm_time_date>:
    1ec6:	cf 92       	push	r12
    1ec8:	df 92       	push	r13
    1eca:	ef 92       	push	r14
    1ecc:	ff 92       	push	r15
    1ece:	1f 93       	push	r17
    1ed0:	cf 93       	push	r28
    1ed2:	df 93       	push	r29
    1ed4:	cd b7       	in	r28, 0x3d	; 61
    1ed6:	de b7       	in	r29, 0x3e	; 62
    1ed8:	27 97       	sbiw	r28, 0x07	; 7
    1eda:	cd bf       	out	0x3d, r28	; 61
    1edc:	de bf       	out	0x3e, r29	; 62
    1ede:	00 97       	sbiw	r24, 0x00	; 0
    1ee0:	09 f4       	brne	.+2      	; 0x1ee4 <mcp794xx_get_alarm_time_date+0x1e>
    1ee2:	87 c0       	rjmp	.+270    	; 0x1ff2 <mcp794xx_get_alarm_time_date+0x12c>
    1ee4:	dc 01       	movw	r26, r24
    1ee6:	51 96       	adiw	r26, 0x11	; 17
    1ee8:	1c 91       	ld	r17, X
    1eea:	11 30       	cpi	r17, 0x01	; 1
    1eec:	09 f0       	breq	.+2      	; 0x1ef0 <mcp794xx_get_alarm_time_date+0x2a>
    1eee:	83 c0       	rjmp	.+262    	; 0x1ff6 <mcp794xx_get_alarm_time_date+0x130>
    1ef0:	6a 01       	movw	r12, r20
    1ef2:	7c 01       	movw	r14, r24
    1ef4:	fe 01       	movw	r30, r28
    1ef6:	31 96       	adiw	r30, 0x01	; 1
    1ef8:	87 e0       	ldi	r24, 0x07	; 7
    1efa:	df 01       	movw	r26, r30
    1efc:	1d 92       	st	X+, r1
    1efe:	8a 95       	dec	r24
    1f00:	e9 f7       	brne	.-6      	; 0x1efc <mcp794xx_get_alarm_time_date+0x36>
    1f02:	61 11       	cpse	r22, r1
    1f04:	11 c0       	rjmp	.+34     	; 0x1f28 <mcp794xx_get_alarm_time_date+0x62>
    1f06:	26 e0       	ldi	r18, 0x06	; 6
    1f08:	af 01       	movw	r20, r30
    1f0a:	6a e0       	ldi	r22, 0x0A	; 10
    1f0c:	70 e0       	ldi	r23, 0x00	; 0
    1f0e:	c7 01       	movw	r24, r14
    1f10:	0e 94 42 05 	call	0xa84	; 0xa84 <rtc_mcp794xx_i2c_read>
    1f14:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    1f18:	88 23       	and	r24, r24
    1f1a:	11 f1       	breq	.+68     	; 0x1f60 <mcp794xx_get_alarm_time_date+0x9a>
    1f1c:	6b e5       	ldi	r22, 0x5B	; 91
    1f1e:	73 ea       	ldi	r23, 0xA3	; 163
    1f20:	c7 01       	movw	r24, r14
    1f22:	0e 94 3a 06 	call	0xc74	; 0xc74 <a_mcp794xx_print_error_msg>
    1f26:	68 c0       	rjmp	.+208    	; 0x1ff8 <mcp794xx_get_alarm_time_date+0x132>
    1f28:	61 30       	cpi	r22, 0x01	; 1
    1f2a:	99 f4       	brne	.+38     	; 0x1f52 <mcp794xx_get_alarm_time_date+0x8c>
    1f2c:	26 e0       	ldi	r18, 0x06	; 6
    1f2e:	ae 01       	movw	r20, r28
    1f30:	4f 5f       	subi	r20, 0xFF	; 255
    1f32:	5f 4f       	sbci	r21, 0xFF	; 255
    1f34:	61 e1       	ldi	r22, 0x11	; 17
    1f36:	70 e0       	ldi	r23, 0x00	; 0
    1f38:	c7 01       	movw	r24, r14
    1f3a:	0e 94 42 05 	call	0xa84	; 0xa84 <rtc_mcp794xx_i2c_read>
    1f3e:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    1f42:	88 23       	and	r24, r24
    1f44:	69 f0       	breq	.+26     	; 0x1f60 <mcp794xx_get_alarm_time_date+0x9a>
    1f46:	66 e7       	ldi	r22, 0x76	; 118
    1f48:	73 ea       	ldi	r23, 0xA3	; 163
    1f4a:	c7 01       	movw	r24, r14
    1f4c:	0e 94 3a 06 	call	0xc74	; 0xc74 <a_mcp794xx_print_error_msg>
    1f50:	53 c0       	rjmp	.+166    	; 0x1ff8 <mcp794xx_get_alarm_time_date+0x132>
    1f52:	6c ed       	ldi	r22, 0xDC	; 220
    1f54:	7f e9       	ldi	r23, 0x9F	; 159
    1f56:	c7 01       	movw	r24, r14
    1f58:	0e 94 3a 06 	call	0xc74	; 0xc74 <a_mcp794xx_print_error_msg>
    1f5c:	14 e0       	ldi	r17, 0x04	; 4
    1f5e:	4c c0       	rjmp	.+152    	; 0x1ff8 <mcp794xx_get_alarm_time_date+0x132>
    1f60:	89 81       	ldd	r24, Y+1	; 0x01
    1f62:	8f 77       	andi	r24, 0x7F	; 127
    1f64:	0e 94 5e 06 	call	0xcbc	; 0xcbc <a_pcf85xxx_bcd2dec>
    1f68:	f6 01       	movw	r30, r12
    1f6a:	85 83       	std	Z+5, r24	; 0x05
    1f6c:	8a 81       	ldd	r24, Y+2	; 0x02
    1f6e:	8f 77       	andi	r24, 0x7F	; 127
    1f70:	0e 94 5e 06 	call	0xcbc	; 0xcbc <a_pcf85xxx_bcd2dec>
    1f74:	d6 01       	movw	r26, r12
    1f76:	14 96       	adiw	r26, 0x04	; 4
    1f78:	8c 93       	st	X, r24
    1f7a:	f7 01       	movw	r30, r14
    1f7c:	e2 5a       	subi	r30, 0xA2	; 162
    1f7e:	ff 4f       	sbci	r31, 0xFF	; 255
    1f80:	80 81       	ld	r24, Z
    1f82:	81 11       	cpse	r24, r1
    1f84:	07 c0       	rjmp	.+14     	; 0x1f94 <mcp794xx_get_alarm_time_date+0xce>
    1f86:	8b 81       	ldd	r24, Y+3	; 0x03
    1f88:	8f 73       	andi	r24, 0x3F	; 63
    1f8a:	0e 94 5e 06 	call	0xcbc	; 0xcbc <a_pcf85xxx_bcd2dec>
    1f8e:	f6 01       	movw	r30, r12
    1f90:	83 83       	std	Z+3, r24	; 0x03
    1f92:	1a c0       	rjmp	.+52     	; 0x1fc8 <mcp794xx_get_alarm_time_date+0x102>
    1f94:	81 30       	cpi	r24, 0x01	; 1
    1f96:	c1 f4       	brne	.+48     	; 0x1fc8 <mcp794xx_get_alarm_time_date+0x102>
    1f98:	1b 81       	ldd	r17, Y+3	; 0x03
    1f9a:	81 2f       	mov	r24, r17
    1f9c:	8f 71       	andi	r24, 0x1F	; 31
    1f9e:	0e 94 5e 06 	call	0xcbc	; 0xcbc <a_pcf85xxx_bcd2dec>
    1fa2:	d6 01       	movw	r26, r12
    1fa4:	13 96       	adiw	r26, 0x03	; 3
    1fa6:	8c 93       	st	X, r24
    1fa8:	13 97       	sbiw	r26, 0x03	; 3
    1faa:	81 2f       	mov	r24, r17
    1fac:	80 72       	andi	r24, 0x20	; 32
    1fae:	90 e0       	ldi	r25, 0x00	; 0
    1fb0:	95 95       	asr	r25
    1fb2:	87 95       	ror	r24
    1fb4:	95 95       	asr	r25
    1fb6:	87 95       	ror	r24
    1fb8:	95 95       	asr	r25
    1fba:	87 95       	ror	r24
    1fbc:	95 95       	asr	r25
    1fbe:	87 95       	ror	r24
    1fc0:	95 95       	asr	r25
    1fc2:	87 95       	ror	r24
    1fc4:	19 96       	adiw	r26, 0x09	; 9
    1fc6:	8c 93       	st	X, r24
    1fc8:	8c 81       	ldd	r24, Y+4	; 0x04
    1fca:	87 70       	andi	r24, 0x07	; 7
    1fcc:	0e 94 5e 06 	call	0xcbc	; 0xcbc <a_pcf85xxx_bcd2dec>
    1fd0:	f6 01       	movw	r30, r12
    1fd2:	87 83       	std	Z+7, r24	; 0x07
    1fd4:	8d 81       	ldd	r24, Y+5	; 0x05
    1fd6:	8f 73       	andi	r24, 0x3F	; 63
    1fd8:	0e 94 5e 06 	call	0xcbc	; 0xcbc <a_pcf85xxx_bcd2dec>
    1fdc:	d6 01       	movw	r26, r12
    1fde:	12 96       	adiw	r26, 0x02	; 2
    1fe0:	8c 93       	st	X, r24
    1fe2:	8e 81       	ldd	r24, Y+6	; 0x06
    1fe4:	8f 71       	andi	r24, 0x1F	; 31
    1fe6:	0e 94 5e 06 	call	0xcbc	; 0xcbc <a_pcf85xxx_bcd2dec>
    1fea:	f6 01       	movw	r30, r12
    1fec:	86 83       	std	Z+6, r24	; 0x06
    1fee:	10 e0       	ldi	r17, 0x00	; 0
    1ff0:	03 c0       	rjmp	.+6      	; 0x1ff8 <mcp794xx_get_alarm_time_date+0x132>
    1ff2:	12 e0       	ldi	r17, 0x02	; 2
    1ff4:	01 c0       	rjmp	.+2      	; 0x1ff8 <mcp794xx_get_alarm_time_date+0x132>
    1ff6:	13 e0       	ldi	r17, 0x03	; 3
    1ff8:	81 2f       	mov	r24, r17
    1ffa:	27 96       	adiw	r28, 0x07	; 7
    1ffc:	cd bf       	out	0x3d, r28	; 61
    1ffe:	de bf       	out	0x3e, r29	; 62
    2000:	df 91       	pop	r29
    2002:	cf 91       	pop	r28
    2004:	1f 91       	pop	r17
    2006:	ff 90       	pop	r15
    2008:	ef 90       	pop	r14
    200a:	df 90       	pop	r13
    200c:	cf 90       	pop	r12
    200e:	08 95       	ret

00002010 <mcp794xx_get_alarm>:
    2010:	cf 92       	push	r12
    2012:	df 92       	push	r13
    2014:	ef 92       	push	r14
    2016:	ff 92       	push	r15
    2018:	0f 93       	push	r16
    201a:	1f 93       	push	r17
    201c:	cf 93       	push	r28
    201e:	df 93       	push	r29
    2020:	1f 92       	push	r1
    2022:	cd b7       	in	r28, 0x3d	; 61
    2024:	de b7       	in	r29, 0x3e	; 62
    2026:	00 97       	sbiw	r24, 0x00	; 0
    2028:	09 f4       	brne	.+2      	; 0x202c <mcp794xx_get_alarm+0x1c>
    202a:	5b c0       	rjmp	.+182    	; 0x20e2 <mcp794xx_get_alarm+0xd2>
    202c:	fc 01       	movw	r30, r24
    202e:	71 89       	ldd	r23, Z+17	; 0x11
    2030:	71 30       	cpi	r23, 0x01	; 1
    2032:	09 f0       	breq	.+2      	; 0x2036 <mcp794xx_get_alarm+0x26>
    2034:	58 c0       	rjmp	.+176    	; 0x20e6 <mcp794xx_get_alarm+0xd6>
    2036:	6a 01       	movw	r12, r20
    2038:	06 2f       	mov	r16, r22
    203a:	7c 01       	movw	r14, r24
    203c:	a9 01       	movw	r20, r18
    203e:	0e 94 63 0f 	call	0x1ec6	; 0x1ec6 <mcp794xx_get_alarm_time_date>
    2042:	18 2f       	mov	r17, r24
    2044:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    2048:	88 23       	and	r24, r24
    204a:	41 f0       	breq	.+16     	; 0x205c <mcp794xx_get_alarm+0x4c>
    204c:	61 e9       	ldi	r22, 0x91	; 145
    204e:	73 ea       	ldi	r23, 0xA3	; 163
    2050:	c7 01       	movw	r24, r14
    2052:	0e 94 3a 06 	call	0xc74	; 0xc74 <a_mcp794xx_print_error_msg>
    2056:	10 91 b4 28 	lds	r17, 0x28B4	; 0x8028b4 <err>
    205a:	46 c0       	rjmp	.+140    	; 0x20e8 <mcp794xx_get_alarm+0xd8>
    205c:	01 11       	cpse	r16, r1
    205e:	15 c0       	rjmp	.+42     	; 0x208a <mcp794xx_get_alarm+0x7a>
    2060:	21 e0       	ldi	r18, 0x01	; 1
    2062:	ae 01       	movw	r20, r28
    2064:	4f 5f       	subi	r20, 0xFF	; 255
    2066:	5f 4f       	sbci	r21, 0xFF	; 255
    2068:	6d e0       	ldi	r22, 0x0D	; 13
    206a:	70 e0       	ldi	r23, 0x00	; 0
    206c:	c7 01       	movw	r24, r14
    206e:	0e 94 42 05 	call	0xa84	; 0xa84 <rtc_mcp794xx_i2c_read>
    2072:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    2076:	88 23       	and	r24, r24
    2078:	31 f1       	breq	.+76     	; 0x20c6 <mcp794xx_get_alarm+0xb6>
    207a:	63 eb       	ldi	r22, 0xB3	; 179
    207c:	73 ea       	ldi	r23, 0xA3	; 163
    207e:	c7 01       	movw	r24, r14
    2080:	0e 94 3a 06 	call	0xc74	; 0xc74 <a_mcp794xx_print_error_msg>
    2084:	10 91 b4 28 	lds	r17, 0x28B4	; 0x8028b4 <err>
    2088:	2f c0       	rjmp	.+94     	; 0x20e8 <mcp794xx_get_alarm+0xd8>
    208a:	01 30       	cpi	r16, 0x01	; 1
    208c:	a9 f4       	brne	.+42     	; 0x20b8 <mcp794xx_get_alarm+0xa8>
    208e:	21 e0       	ldi	r18, 0x01	; 1
    2090:	ae 01       	movw	r20, r28
    2092:	4f 5f       	subi	r20, 0xFF	; 255
    2094:	5f 4f       	sbci	r21, 0xFF	; 255
    2096:	64 e1       	ldi	r22, 0x14	; 20
    2098:	70 e0       	ldi	r23, 0x00	; 0
    209a:	c7 01       	movw	r24, r14
    209c:	0e 94 42 05 	call	0xa84	; 0xa84 <rtc_mcp794xx_i2c_read>
    20a0:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    20a4:	88 23       	and	r24, r24
    20a6:	79 f0       	breq	.+30     	; 0x20c6 <mcp794xx_get_alarm+0xb6>
    20a8:	63 eb       	ldi	r22, 0xB3	; 179
    20aa:	73 ea       	ldi	r23, 0xA3	; 163
    20ac:	c7 01       	movw	r24, r14
    20ae:	0e 94 3a 06 	call	0xc74	; 0xc74 <a_mcp794xx_print_error_msg>
    20b2:	10 91 b4 28 	lds	r17, 0x28B4	; 0x8028b4 <err>
    20b6:	18 c0       	rjmp	.+48     	; 0x20e8 <mcp794xx_get_alarm+0xd8>
    20b8:	6c ed       	ldi	r22, 0xDC	; 220
    20ba:	7f e9       	ldi	r23, 0x9F	; 159
    20bc:	c7 01       	movw	r24, r14
    20be:	0e 94 3a 06 	call	0xc74	; 0xc74 <a_mcp794xx_print_error_msg>
    20c2:	14 e0       	ldi	r17, 0x04	; 4
    20c4:	11 c0       	rjmp	.+34     	; 0x20e8 <mcp794xx_get_alarm+0xd8>
    20c6:	89 81       	ldd	r24, Y+1	; 0x01
    20c8:	80 77       	andi	r24, 0x70	; 112
    20ca:	90 e0       	ldi	r25, 0x00	; 0
    20cc:	95 95       	asr	r25
    20ce:	87 95       	ror	r24
    20d0:	95 95       	asr	r25
    20d2:	87 95       	ror	r24
    20d4:	95 95       	asr	r25
    20d6:	87 95       	ror	r24
    20d8:	95 95       	asr	r25
    20da:	87 95       	ror	r24
    20dc:	f6 01       	movw	r30, r12
    20de:	80 83       	st	Z, r24
    20e0:	03 c0       	rjmp	.+6      	; 0x20e8 <mcp794xx_get_alarm+0xd8>
    20e2:	12 e0       	ldi	r17, 0x02	; 2
    20e4:	01 c0       	rjmp	.+2      	; 0x20e8 <mcp794xx_get_alarm+0xd8>
    20e6:	13 e0       	ldi	r17, 0x03	; 3
    20e8:	81 2f       	mov	r24, r17
    20ea:	0f 90       	pop	r0
    20ec:	df 91       	pop	r29
    20ee:	cf 91       	pop	r28
    20f0:	1f 91       	pop	r17
    20f2:	0f 91       	pop	r16
    20f4:	ff 90       	pop	r15
    20f6:	ef 90       	pop	r14
    20f8:	df 90       	pop	r13
    20fa:	cf 90       	pop	r12
    20fc:	08 95       	ret

000020fe <mcp794xx_get_alarm_interrupt_flag>:
    20fe:	cf 92       	push	r12
    2100:	df 92       	push	r13
    2102:	ef 92       	push	r14
    2104:	ff 92       	push	r15
    2106:	1f 93       	push	r17
    2108:	cf 93       	push	r28
    210a:	df 93       	push	r29
    210c:	1f 92       	push	r1
    210e:	cd b7       	in	r28, 0x3d	; 61
    2110:	de b7       	in	r29, 0x3e	; 62
    2112:	00 97       	sbiw	r24, 0x00	; 0
    2114:	09 f4       	brne	.+2      	; 0x2118 <mcp794xx_get_alarm_interrupt_flag+0x1a>
    2116:	4f c0       	rjmp	.+158    	; 0x21b6 <mcp794xx_get_alarm_interrupt_flag+0xb8>
    2118:	fc 01       	movw	r30, r24
    211a:	11 89       	ldd	r17, Z+17	; 0x11
    211c:	11 30       	cpi	r17, 0x01	; 1
    211e:	09 f0       	breq	.+2      	; 0x2122 <mcp794xx_get_alarm_interrupt_flag+0x24>
    2120:	4c c0       	rjmp	.+152    	; 0x21ba <mcp794xx_get_alarm_interrupt_flag+0xbc>
    2122:	6a 01       	movw	r12, r20
    2124:	7c 01       	movw	r14, r24
    2126:	61 11       	cpse	r22, r1
    2128:	1f c0       	rjmp	.+62     	; 0x2168 <mcp794xx_get_alarm_interrupt_flag+0x6a>
    212a:	21 e0       	ldi	r18, 0x01	; 1
    212c:	ae 01       	movw	r20, r28
    212e:	4f 5f       	subi	r20, 0xFF	; 255
    2130:	5f 4f       	sbci	r21, 0xFF	; 255
    2132:	6d e0       	ldi	r22, 0x0D	; 13
    2134:	70 e0       	ldi	r23, 0x00	; 0
    2136:	0e 94 42 05 	call	0xa84	; 0xa84 <rtc_mcp794xx_i2c_read>
    213a:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    213e:	88 23       	and	r24, r24
    2140:	39 f0       	breq	.+14     	; 0x2150 <mcp794xx_get_alarm_interrupt_flag+0x52>
    2142:	6a ec       	ldi	r22, 0xCA	; 202
    2144:	73 ea       	ldi	r23, 0xA3	; 163
    2146:	c7 01       	movw	r24, r14
    2148:	0e 94 3a 06 	call	0xc74	; 0xc74 <a_mcp794xx_print_error_msg>
    214c:	81 2f       	mov	r24, r17
    214e:	36 c0       	rjmp	.+108    	; 0x21bc <mcp794xx_get_alarm_interrupt_flag+0xbe>
    2150:	29 81       	ldd	r18, Y+1	; 0x01
    2152:	28 70       	andi	r18, 0x08	; 8
    2154:	30 e0       	ldi	r19, 0x00	; 0
    2156:	35 95       	asr	r19
    2158:	27 95       	ror	r18
    215a:	35 95       	asr	r19
    215c:	27 95       	ror	r18
    215e:	35 95       	asr	r19
    2160:	27 95       	ror	r18
    2162:	f6 01       	movw	r30, r12
    2164:	20 83       	st	Z, r18
    2166:	2a c0       	rjmp	.+84     	; 0x21bc <mcp794xx_get_alarm_interrupt_flag+0xbe>
    2168:	61 30       	cpi	r22, 0x01	; 1
    216a:	f9 f4       	brne	.+62     	; 0x21aa <mcp794xx_get_alarm_interrupt_flag+0xac>
    216c:	21 e0       	ldi	r18, 0x01	; 1
    216e:	ae 01       	movw	r20, r28
    2170:	4f 5f       	subi	r20, 0xFF	; 255
    2172:	5f 4f       	sbci	r21, 0xFF	; 255
    2174:	64 e1       	ldi	r22, 0x14	; 20
    2176:	70 e0       	ldi	r23, 0x00	; 0
    2178:	0e 94 42 05 	call	0xa84	; 0xa84 <rtc_mcp794xx_i2c_read>
    217c:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    2180:	88 23       	and	r24, r24
    2182:	39 f0       	breq	.+14     	; 0x2192 <mcp794xx_get_alarm_interrupt_flag+0x94>
    2184:	60 ef       	ldi	r22, 0xF0	; 240
    2186:	73 ea       	ldi	r23, 0xA3	; 163
    2188:	c7 01       	movw	r24, r14
    218a:	0e 94 3a 06 	call	0xc74	; 0xc74 <a_mcp794xx_print_error_msg>
    218e:	81 2f       	mov	r24, r17
    2190:	15 c0       	rjmp	.+42     	; 0x21bc <mcp794xx_get_alarm_interrupt_flag+0xbe>
    2192:	29 81       	ldd	r18, Y+1	; 0x01
    2194:	28 70       	andi	r18, 0x08	; 8
    2196:	30 e0       	ldi	r19, 0x00	; 0
    2198:	35 95       	asr	r19
    219a:	27 95       	ror	r18
    219c:	35 95       	asr	r19
    219e:	27 95       	ror	r18
    21a0:	35 95       	asr	r19
    21a2:	27 95       	ror	r18
    21a4:	f6 01       	movw	r30, r12
    21a6:	20 83       	st	Z, r18
    21a8:	09 c0       	rjmp	.+18     	; 0x21bc <mcp794xx_get_alarm_interrupt_flag+0xbe>
    21aa:	6c ed       	ldi	r22, 0xDC	; 220
    21ac:	7f e9       	ldi	r23, 0x9F	; 159
    21ae:	0e 94 3a 06 	call	0xc74	; 0xc74 <a_mcp794xx_print_error_msg>
    21b2:	84 e0       	ldi	r24, 0x04	; 4
    21b4:	03 c0       	rjmp	.+6      	; 0x21bc <mcp794xx_get_alarm_interrupt_flag+0xbe>
    21b6:	82 e0       	ldi	r24, 0x02	; 2
    21b8:	01 c0       	rjmp	.+2      	; 0x21bc <mcp794xx_get_alarm_interrupt_flag+0xbe>
    21ba:	83 e0       	ldi	r24, 0x03	; 3
    21bc:	0f 90       	pop	r0
    21be:	df 91       	pop	r29
    21c0:	cf 91       	pop	r28
    21c2:	1f 91       	pop	r17
    21c4:	ff 90       	pop	r15
    21c6:	ef 90       	pop	r14
    21c8:	df 90       	pop	r13
    21ca:	cf 90       	pop	r12
    21cc:	08 95       	ret

000021ce <mcp794xx_clr_alarm_interrupt_flag>:
    21ce:	ef 92       	push	r14
    21d0:	ff 92       	push	r15
    21d2:	1f 93       	push	r17
    21d4:	cf 93       	push	r28
    21d6:	df 93       	push	r29
    21d8:	1f 92       	push	r1
    21da:	cd b7       	in	r28, 0x3d	; 61
    21dc:	de b7       	in	r29, 0x3e	; 62
    21de:	00 97       	sbiw	r24, 0x00	; 0
    21e0:	09 f4       	brne	.+2      	; 0x21e4 <mcp794xx_clr_alarm_interrupt_flag+0x16>
    21e2:	60 c0       	rjmp	.+192    	; 0x22a4 <mcp794xx_clr_alarm_interrupt_flag+0xd6>
    21e4:	fc 01       	movw	r30, r24
    21e6:	11 89       	ldd	r17, Z+17	; 0x11
    21e8:	11 30       	cpi	r17, 0x01	; 1
    21ea:	09 f0       	breq	.+2      	; 0x21ee <mcp794xx_clr_alarm_interrupt_flag+0x20>
    21ec:	5d c0       	rjmp	.+186    	; 0x22a8 <mcp794xx_clr_alarm_interrupt_flag+0xda>
    21ee:	7c 01       	movw	r14, r24
    21f0:	61 11       	cpse	r22, r1
    21f2:	28 c0       	rjmp	.+80     	; 0x2244 <mcp794xx_clr_alarm_interrupt_flag+0x76>
    21f4:	21 e0       	ldi	r18, 0x01	; 1
    21f6:	ae 01       	movw	r20, r28
    21f8:	4f 5f       	subi	r20, 0xFF	; 255
    21fa:	5f 4f       	sbci	r21, 0xFF	; 255
    21fc:	6d e0       	ldi	r22, 0x0D	; 13
    21fe:	70 e0       	ldi	r23, 0x00	; 0
    2200:	0e 94 42 05 	call	0xa84	; 0xa84 <rtc_mcp794xx_i2c_read>
    2204:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    2208:	88 23       	and	r24, r24
    220a:	39 f0       	breq	.+14     	; 0x221a <mcp794xx_clr_alarm_interrupt_flag+0x4c>
    220c:	66 e1       	ldi	r22, 0x16	; 22
    220e:	74 ea       	ldi	r23, 0xA4	; 164
    2210:	c7 01       	movw	r24, r14
    2212:	0e 94 3a 06 	call	0xc74	; 0xc74 <a_mcp794xx_print_error_msg>
    2216:	81 2f       	mov	r24, r17
    2218:	48 c0       	rjmp	.+144    	; 0x22aa <mcp794xx_clr_alarm_interrupt_flag+0xdc>
    221a:	89 81       	ldd	r24, Y+1	; 0x01
    221c:	87 7f       	andi	r24, 0xF7	; 247
    221e:	89 83       	std	Y+1, r24	; 0x01
    2220:	ae 01       	movw	r20, r28
    2222:	4f 5f       	subi	r20, 0xFF	; 255
    2224:	5f 4f       	sbci	r21, 0xFF	; 255
    2226:	6d e0       	ldi	r22, 0x0D	; 13
    2228:	c7 01       	movw	r24, r14
    222a:	0e 94 15 05 	call	0xa2a	; 0xa2a <rtc_mcp794xx_i2c_write>
    222e:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    2232:	88 23       	and	r24, r24
    2234:	d1 f1       	breq	.+116    	; 0x22aa <mcp794xx_clr_alarm_interrupt_flag+0xdc>
    2236:	6b e3       	ldi	r22, 0x3B	; 59
    2238:	74 ea       	ldi	r23, 0xA4	; 164
    223a:	c7 01       	movw	r24, r14
    223c:	0e 94 3a 06 	call	0xc74	; 0xc74 <a_mcp794xx_print_error_msg>
    2240:	81 2f       	mov	r24, r17
    2242:	33 c0       	rjmp	.+102    	; 0x22aa <mcp794xx_clr_alarm_interrupt_flag+0xdc>
    2244:	61 30       	cpi	r22, 0x01	; 1
    2246:	41 f5       	brne	.+80     	; 0x2298 <mcp794xx_clr_alarm_interrupt_flag+0xca>
    2248:	21 e0       	ldi	r18, 0x01	; 1
    224a:	ae 01       	movw	r20, r28
    224c:	4f 5f       	subi	r20, 0xFF	; 255
    224e:	5f 4f       	sbci	r21, 0xFF	; 255
    2250:	64 e1       	ldi	r22, 0x14	; 20
    2252:	70 e0       	ldi	r23, 0x00	; 0
    2254:	0e 94 42 05 	call	0xa84	; 0xa84 <rtc_mcp794xx_i2c_read>
    2258:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    225c:	88 23       	and	r24, r24
    225e:	39 f0       	breq	.+14     	; 0x226e <mcp794xx_clr_alarm_interrupt_flag+0xa0>
    2260:	6c e5       	ldi	r22, 0x5C	; 92
    2262:	74 ea       	ldi	r23, 0xA4	; 164
    2264:	c7 01       	movw	r24, r14
    2266:	0e 94 3a 06 	call	0xc74	; 0xc74 <a_mcp794xx_print_error_msg>
    226a:	81 2f       	mov	r24, r17
    226c:	1e c0       	rjmp	.+60     	; 0x22aa <mcp794xx_clr_alarm_interrupt_flag+0xdc>
    226e:	89 81       	ldd	r24, Y+1	; 0x01
    2270:	87 7f       	andi	r24, 0xF7	; 247
    2272:	89 83       	std	Y+1, r24	; 0x01
    2274:	ae 01       	movw	r20, r28
    2276:	4f 5f       	subi	r20, 0xFF	; 255
    2278:	5f 4f       	sbci	r21, 0xFF	; 255
    227a:	64 e1       	ldi	r22, 0x14	; 20
    227c:	c7 01       	movw	r24, r14
    227e:	0e 94 15 05 	call	0xa2a	; 0xa2a <rtc_mcp794xx_i2c_write>
    2282:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    2286:	88 23       	and	r24, r24
    2288:	81 f0       	breq	.+32     	; 0x22aa <mcp794xx_clr_alarm_interrupt_flag+0xdc>
    228a:	61 e8       	ldi	r22, 0x81	; 129
    228c:	74 ea       	ldi	r23, 0xA4	; 164
    228e:	c7 01       	movw	r24, r14
    2290:	0e 94 3a 06 	call	0xc74	; 0xc74 <a_mcp794xx_print_error_msg>
    2294:	81 2f       	mov	r24, r17
    2296:	09 c0       	rjmp	.+18     	; 0x22aa <mcp794xx_clr_alarm_interrupt_flag+0xdc>
    2298:	6c ed       	ldi	r22, 0xDC	; 220
    229a:	7f e9       	ldi	r23, 0x9F	; 159
    229c:	0e 94 3a 06 	call	0xc74	; 0xc74 <a_mcp794xx_print_error_msg>
    22a0:	84 e0       	ldi	r24, 0x04	; 4
    22a2:	03 c0       	rjmp	.+6      	; 0x22aa <mcp794xx_clr_alarm_interrupt_flag+0xdc>
    22a4:	82 e0       	ldi	r24, 0x02	; 2
    22a6:	01 c0       	rjmp	.+2      	; 0x22aa <mcp794xx_clr_alarm_interrupt_flag+0xdc>
    22a8:	83 e0       	ldi	r24, 0x03	; 3
    22aa:	0f 90       	pop	r0
    22ac:	df 91       	pop	r29
    22ae:	cf 91       	pop	r28
    22b0:	1f 91       	pop	r17
    22b2:	ff 90       	pop	r15
    22b4:	ef 90       	pop	r14
    22b6:	08 95       	ret

000022b8 <mcp794xx_set_mfp_logic_level>:
    22b8:	cf 92       	push	r12
    22ba:	df 92       	push	r13
    22bc:	ef 92       	push	r14
    22be:	1f 93       	push	r17
    22c0:	cf 93       	push	r28
    22c2:	df 93       	push	r29
    22c4:	1f 92       	push	r1
    22c6:	cd b7       	in	r28, 0x3d	; 61
    22c8:	de b7       	in	r29, 0x3e	; 62
    22ca:	00 97       	sbiw	r24, 0x00	; 0
    22cc:	a1 f1       	breq	.+104    	; 0x2336 <mcp794xx_set_mfp_logic_level+0x7e>
    22ce:	fc 01       	movw	r30, r24
    22d0:	11 89       	ldd	r17, Z+17	; 0x11
    22d2:	11 30       	cpi	r17, 0x01	; 1
    22d4:	91 f5       	brne	.+100    	; 0x233a <mcp794xx_set_mfp_logic_level+0x82>
    22d6:	e6 2e       	mov	r14, r22
    22d8:	6c 01       	movw	r12, r24
    22da:	21 e0       	ldi	r18, 0x01	; 1
    22dc:	ae 01       	movw	r20, r28
    22de:	4f 5f       	subi	r20, 0xFF	; 255
    22e0:	5f 4f       	sbci	r21, 0xFF	; 255
    22e2:	67 e0       	ldi	r22, 0x07	; 7
    22e4:	70 e0       	ldi	r23, 0x00	; 0
    22e6:	0e 94 42 05 	call	0xa84	; 0xa84 <rtc_mcp794xx_i2c_read>
    22ea:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    22ee:	88 23       	and	r24, r24
    22f0:	39 f0       	breq	.+14     	; 0x2300 <mcp794xx_set_mfp_logic_level+0x48>
    22f2:	62 ea       	ldi	r22, 0xA2	; 162
    22f4:	74 ea       	ldi	r23, 0xA4	; 164
    22f6:	c6 01       	movw	r24, r12
    22f8:	0e 94 3a 06 	call	0xc74	; 0xc74 <a_mcp794xx_print_error_msg>
    22fc:	81 2f       	mov	r24, r17
    22fe:	1e c0       	rjmp	.+60     	; 0x233c <mcp794xx_set_mfp_logic_level+0x84>
    2300:	89 81       	ldd	r24, Y+1	; 0x01
    2302:	28 2f       	mov	r18, r24
    2304:	2f 77       	andi	r18, 0x7F	; 127
    2306:	f0 e8       	ldi	r31, 0x80	; 128
    2308:	ef 9e       	mul	r14, r31
    230a:	c0 01       	movw	r24, r0
    230c:	11 24       	eor	r1, r1
    230e:	82 2b       	or	r24, r18
    2310:	89 83       	std	Y+1, r24	; 0x01
    2312:	ae 01       	movw	r20, r28
    2314:	4f 5f       	subi	r20, 0xFF	; 255
    2316:	5f 4f       	sbci	r21, 0xFF	; 255
    2318:	67 e0       	ldi	r22, 0x07	; 7
    231a:	c6 01       	movw	r24, r12
    231c:	0e 94 15 05 	call	0xa2a	; 0xa2a <rtc_mcp794xx_i2c_write>
    2320:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    2324:	88 23       	and	r24, r24
    2326:	51 f0       	breq	.+20     	; 0x233c <mcp794xx_set_mfp_logic_level+0x84>
    2328:	65 eb       	ldi	r22, 0xB5	; 181
    232a:	74 ea       	ldi	r23, 0xA4	; 164
    232c:	c6 01       	movw	r24, r12
    232e:	0e 94 3a 06 	call	0xc74	; 0xc74 <a_mcp794xx_print_error_msg>
    2332:	81 2f       	mov	r24, r17
    2334:	03 c0       	rjmp	.+6      	; 0x233c <mcp794xx_set_mfp_logic_level+0x84>
    2336:	82 e0       	ldi	r24, 0x02	; 2
    2338:	01 c0       	rjmp	.+2      	; 0x233c <mcp794xx_set_mfp_logic_level+0x84>
    233a:	83 e0       	ldi	r24, 0x03	; 3
    233c:	0f 90       	pop	r0
    233e:	df 91       	pop	r29
    2340:	cf 91       	pop	r28
    2342:	1f 91       	pop	r17
    2344:	ef 90       	pop	r14
    2346:	df 90       	pop	r13
    2348:	cf 90       	pop	r12
    234a:	08 95       	ret

0000234c <mcp94xx_set_sqr_wave_output_freq>:
    234c:	cf 92       	push	r12
    234e:	df 92       	push	r13
    2350:	ef 92       	push	r14
    2352:	1f 93       	push	r17
    2354:	cf 93       	push	r28
    2356:	df 93       	push	r29
    2358:	1f 92       	push	r1
    235a:	cd b7       	in	r28, 0x3d	; 61
    235c:	de b7       	in	r29, 0x3e	; 62
    235e:	00 97       	sbiw	r24, 0x00	; 0
    2360:	79 f1       	breq	.+94     	; 0x23c0 <mcp94xx_set_sqr_wave_output_freq+0x74>
    2362:	fc 01       	movw	r30, r24
    2364:	11 89       	ldd	r17, Z+17	; 0x11
    2366:	11 30       	cpi	r17, 0x01	; 1
    2368:	69 f5       	brne	.+90     	; 0x23c4 <mcp94xx_set_sqr_wave_output_freq+0x78>
    236a:	e6 2e       	mov	r14, r22
    236c:	6c 01       	movw	r12, r24
    236e:	21 e0       	ldi	r18, 0x01	; 1
    2370:	ae 01       	movw	r20, r28
    2372:	4f 5f       	subi	r20, 0xFF	; 255
    2374:	5f 4f       	sbci	r21, 0xFF	; 255
    2376:	67 e0       	ldi	r22, 0x07	; 7
    2378:	70 e0       	ldi	r23, 0x00	; 0
    237a:	0e 94 42 05 	call	0xa84	; 0xa84 <rtc_mcp794xx_i2c_read>
    237e:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    2382:	88 23       	and	r24, r24
    2384:	39 f0       	breq	.+14     	; 0x2394 <mcp94xx_set_sqr_wave_output_freq+0x48>
    2386:	62 ea       	ldi	r22, 0xA2	; 162
    2388:	74 ea       	ldi	r23, 0xA4	; 164
    238a:	c6 01       	movw	r24, r12
    238c:	0e 94 3a 06 	call	0xc74	; 0xc74 <a_mcp794xx_print_error_msg>
    2390:	81 2f       	mov	r24, r17
    2392:	19 c0       	rjmp	.+50     	; 0x23c6 <mcp94xx_set_sqr_wave_output_freq+0x7a>
    2394:	69 81       	ldd	r22, Y+1	; 0x01
    2396:	6c 7f       	andi	r22, 0xFC	; 252
    2398:	6e 29       	or	r22, r14
    239a:	69 83       	std	Y+1, r22	; 0x01
    239c:	ae 01       	movw	r20, r28
    239e:	4f 5f       	subi	r20, 0xFF	; 255
    23a0:	5f 4f       	sbci	r21, 0xFF	; 255
    23a2:	67 e0       	ldi	r22, 0x07	; 7
    23a4:	c6 01       	movw	r24, r12
    23a6:	0e 94 15 05 	call	0xa2a	; 0xa2a <rtc_mcp794xx_i2c_write>
    23aa:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    23ae:	88 23       	and	r24, r24
    23b0:	51 f0       	breq	.+20     	; 0x23c6 <mcp94xx_set_sqr_wave_output_freq+0x7a>
    23b2:	65 eb       	ldi	r22, 0xB5	; 181
    23b4:	74 ea       	ldi	r23, 0xA4	; 164
    23b6:	c6 01       	movw	r24, r12
    23b8:	0e 94 3a 06 	call	0xc74	; 0xc74 <a_mcp794xx_print_error_msg>
    23bc:	81 2f       	mov	r24, r17
    23be:	03 c0       	rjmp	.+6      	; 0x23c6 <mcp94xx_set_sqr_wave_output_freq+0x7a>
    23c0:	82 e0       	ldi	r24, 0x02	; 2
    23c2:	01 c0       	rjmp	.+2      	; 0x23c6 <mcp94xx_set_sqr_wave_output_freq+0x7a>
    23c4:	83 e0       	ldi	r24, 0x03	; 3
    23c6:	0f 90       	pop	r0
    23c8:	df 91       	pop	r29
    23ca:	cf 91       	pop	r28
    23cc:	1f 91       	pop	r17
    23ce:	ef 90       	pop	r14
    23d0:	df 90       	pop	r13
    23d2:	cf 90       	pop	r12
    23d4:	08 95       	ret

000023d6 <mcp794xx_set_sqr_wave_enable_status>:
    23d6:	cf 92       	push	r12
    23d8:	df 92       	push	r13
    23da:	ef 92       	push	r14
    23dc:	1f 93       	push	r17
    23de:	cf 93       	push	r28
    23e0:	df 93       	push	r29
    23e2:	1f 92       	push	r1
    23e4:	cd b7       	in	r28, 0x3d	; 61
    23e6:	de b7       	in	r29, 0x3e	; 62
    23e8:	00 97       	sbiw	r24, 0x00	; 0
    23ea:	a1 f1       	breq	.+104    	; 0x2454 <mcp794xx_set_sqr_wave_enable_status+0x7e>
    23ec:	fc 01       	movw	r30, r24
    23ee:	11 89       	ldd	r17, Z+17	; 0x11
    23f0:	11 30       	cpi	r17, 0x01	; 1
    23f2:	91 f5       	brne	.+100    	; 0x2458 <mcp794xx_set_sqr_wave_enable_status+0x82>
    23f4:	e6 2e       	mov	r14, r22
    23f6:	6c 01       	movw	r12, r24
    23f8:	21 e0       	ldi	r18, 0x01	; 1
    23fa:	ae 01       	movw	r20, r28
    23fc:	4f 5f       	subi	r20, 0xFF	; 255
    23fe:	5f 4f       	sbci	r21, 0xFF	; 255
    2400:	67 e0       	ldi	r22, 0x07	; 7
    2402:	70 e0       	ldi	r23, 0x00	; 0
    2404:	0e 94 42 05 	call	0xa84	; 0xa84 <rtc_mcp794xx_i2c_read>
    2408:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    240c:	88 23       	and	r24, r24
    240e:	39 f0       	breq	.+14     	; 0x241e <mcp794xx_set_sqr_wave_enable_status+0x48>
    2410:	62 ea       	ldi	r22, 0xA2	; 162
    2412:	74 ea       	ldi	r23, 0xA4	; 164
    2414:	c6 01       	movw	r24, r12
    2416:	0e 94 3a 06 	call	0xc74	; 0xc74 <a_mcp794xx_print_error_msg>
    241a:	81 2f       	mov	r24, r17
    241c:	1e c0       	rjmp	.+60     	; 0x245a <mcp794xx_set_sqr_wave_enable_status+0x84>
    241e:	89 81       	ldd	r24, Y+1	; 0x01
    2420:	28 2f       	mov	r18, r24
    2422:	2f 7b       	andi	r18, 0xBF	; 191
    2424:	f0 e4       	ldi	r31, 0x40	; 64
    2426:	ef 9e       	mul	r14, r31
    2428:	c0 01       	movw	r24, r0
    242a:	11 24       	eor	r1, r1
    242c:	82 2b       	or	r24, r18
    242e:	89 83       	std	Y+1, r24	; 0x01
    2430:	ae 01       	movw	r20, r28
    2432:	4f 5f       	subi	r20, 0xFF	; 255
    2434:	5f 4f       	sbci	r21, 0xFF	; 255
    2436:	67 e0       	ldi	r22, 0x07	; 7
    2438:	c6 01       	movw	r24, r12
    243a:	0e 94 15 05 	call	0xa2a	; 0xa2a <rtc_mcp794xx_i2c_write>
    243e:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    2442:	88 23       	and	r24, r24
    2444:	51 f0       	breq	.+20     	; 0x245a <mcp794xx_set_sqr_wave_enable_status+0x84>
    2446:	65 eb       	ldi	r22, 0xB5	; 181
    2448:	74 ea       	ldi	r23, 0xA4	; 164
    244a:	c6 01       	movw	r24, r12
    244c:	0e 94 3a 06 	call	0xc74	; 0xc74 <a_mcp794xx_print_error_msg>
    2450:	81 2f       	mov	r24, r17
    2452:	03 c0       	rjmp	.+6      	; 0x245a <mcp794xx_set_sqr_wave_enable_status+0x84>
    2454:	82 e0       	ldi	r24, 0x02	; 2
    2456:	01 c0       	rjmp	.+2      	; 0x245a <mcp794xx_set_sqr_wave_enable_status+0x84>
    2458:	83 e0       	ldi	r24, 0x03	; 3
    245a:	0f 90       	pop	r0
    245c:	df 91       	pop	r29
    245e:	cf 91       	pop	r28
    2460:	1f 91       	pop	r17
    2462:	ef 90       	pop	r14
    2464:	df 90       	pop	r13
    2466:	cf 90       	pop	r12
    2468:	08 95       	ret

0000246a <mcp794xx_set_coarse_trim_mode_status>:
    246a:	cf 92       	push	r12
    246c:	df 92       	push	r13
    246e:	ef 92       	push	r14
    2470:	1f 93       	push	r17
    2472:	cf 93       	push	r28
    2474:	df 93       	push	r29
    2476:	1f 92       	push	r1
    2478:	cd b7       	in	r28, 0x3d	; 61
    247a:	de b7       	in	r29, 0x3e	; 62
    247c:	00 97       	sbiw	r24, 0x00	; 0
    247e:	b1 f1       	breq	.+108    	; 0x24ec <mcp794xx_set_coarse_trim_mode_status+0x82>
    2480:	fc 01       	movw	r30, r24
    2482:	11 89       	ldd	r17, Z+17	; 0x11
    2484:	11 30       	cpi	r17, 0x01	; 1
    2486:	a1 f5       	brne	.+104    	; 0x24f0 <mcp794xx_set_coarse_trim_mode_status+0x86>
    2488:	e6 2e       	mov	r14, r22
    248a:	6c 01       	movw	r12, r24
    248c:	21 e0       	ldi	r18, 0x01	; 1
    248e:	ae 01       	movw	r20, r28
    2490:	4f 5f       	subi	r20, 0xFF	; 255
    2492:	5f 4f       	sbci	r21, 0xFF	; 255
    2494:	67 e0       	ldi	r22, 0x07	; 7
    2496:	70 e0       	ldi	r23, 0x00	; 0
    2498:	0e 94 42 05 	call	0xa84	; 0xa84 <rtc_mcp794xx_i2c_read>
    249c:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    24a0:	88 23       	and	r24, r24
    24a2:	39 f0       	breq	.+14     	; 0x24b2 <mcp794xx_set_coarse_trim_mode_status+0x48>
    24a4:	62 ea       	ldi	r22, 0xA2	; 162
    24a6:	74 ea       	ldi	r23, 0xA4	; 164
    24a8:	c6 01       	movw	r24, r12
    24aa:	0e 94 3a 06 	call	0xc74	; 0xc74 <a_mcp794xx_print_error_msg>
    24ae:	81 2f       	mov	r24, r17
    24b0:	20 c0       	rjmp	.+64     	; 0x24f2 <mcp794xx_set_coarse_trim_mode_status+0x88>
    24b2:	89 81       	ldd	r24, Y+1	; 0x01
    24b4:	28 2f       	mov	r18, r24
    24b6:	2b 7f       	andi	r18, 0xFB	; 251
    24b8:	8e 2d       	mov	r24, r14
    24ba:	90 e0       	ldi	r25, 0x00	; 0
    24bc:	88 0f       	add	r24, r24
    24be:	99 1f       	adc	r25, r25
    24c0:	88 0f       	add	r24, r24
    24c2:	99 1f       	adc	r25, r25
    24c4:	82 2b       	or	r24, r18
    24c6:	89 83       	std	Y+1, r24	; 0x01
    24c8:	ae 01       	movw	r20, r28
    24ca:	4f 5f       	subi	r20, 0xFF	; 255
    24cc:	5f 4f       	sbci	r21, 0xFF	; 255
    24ce:	67 e0       	ldi	r22, 0x07	; 7
    24d0:	c6 01       	movw	r24, r12
    24d2:	0e 94 15 05 	call	0xa2a	; 0xa2a <rtc_mcp794xx_i2c_write>
    24d6:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    24da:	88 23       	and	r24, r24
    24dc:	51 f0       	breq	.+20     	; 0x24f2 <mcp794xx_set_coarse_trim_mode_status+0x88>
    24de:	65 eb       	ldi	r22, 0xB5	; 181
    24e0:	74 ea       	ldi	r23, 0xA4	; 164
    24e2:	c6 01       	movw	r24, r12
    24e4:	0e 94 3a 06 	call	0xc74	; 0xc74 <a_mcp794xx_print_error_msg>
    24e8:	81 2f       	mov	r24, r17
    24ea:	03 c0       	rjmp	.+6      	; 0x24f2 <mcp794xx_set_coarse_trim_mode_status+0x88>
    24ec:	82 e0       	ldi	r24, 0x02	; 2
    24ee:	01 c0       	rjmp	.+2      	; 0x24f2 <mcp794xx_set_coarse_trim_mode_status+0x88>
    24f0:	83 e0       	ldi	r24, 0x03	; 3
    24f2:	0f 90       	pop	r0
    24f4:	df 91       	pop	r29
    24f6:	cf 91       	pop	r28
    24f8:	1f 91       	pop	r17
    24fa:	ef 90       	pop	r14
    24fc:	df 90       	pop	r13
    24fe:	cf 90       	pop	r12
    2500:	08 95       	ret

00002502 <mcp794xx_set_ext_batt_enable_status>:
    2502:	cf 92       	push	r12
    2504:	df 92       	push	r13
    2506:	ff 92       	push	r15
    2508:	1f 93       	push	r17
    250a:	cf 93       	push	r28
    250c:	df 93       	push	r29
    250e:	1f 92       	push	r1
    2510:	cd b7       	in	r28, 0x3d	; 61
    2512:	de b7       	in	r29, 0x3e	; 62
    2514:	00 97       	sbiw	r24, 0x00	; 0
    2516:	09 f4       	brne	.+2      	; 0x251a <mcp794xx_set_ext_batt_enable_status+0x18>
    2518:	44 c0       	rjmp	.+136    	; 0x25a2 <mcp794xx_set_ext_batt_enable_status+0xa0>
    251a:	fc 01       	movw	r30, r24
    251c:	11 89       	ldd	r17, Z+17	; 0x11
    251e:	11 30       	cpi	r17, 0x01	; 1
    2520:	09 f0       	breq	.+2      	; 0x2524 <mcp794xx_set_ext_batt_enable_status+0x22>
    2522:	41 c0       	rjmp	.+130    	; 0x25a6 <mcp794xx_set_ext_batt_enable_status+0xa4>
    2524:	f6 2e       	mov	r15, r22
    2526:	6c 01       	movw	r12, r24
    2528:	80 89       	ldd	r24, Z+16	; 0x10
    252a:	83 30       	cpi	r24, 0x03	; 3
    252c:	39 f4       	brne	.+14     	; 0x253c <mcp794xx_set_ext_batt_enable_status+0x3a>
    252e:	65 e3       	ldi	r22, 0x35	; 53
    2530:	75 ea       	ldi	r23, 0xA5	; 165
    2532:	cf 01       	movw	r24, r30
    2534:	0e 94 3a 06 	call	0xc74	; 0xc74 <a_mcp794xx_print_error_msg>
    2538:	84 e0       	ldi	r24, 0x04	; 4
    253a:	36 c0       	rjmp	.+108    	; 0x25a8 <mcp794xx_set_ext_batt_enable_status+0xa6>
    253c:	21 e0       	ldi	r18, 0x01	; 1
    253e:	ae 01       	movw	r20, r28
    2540:	4f 5f       	subi	r20, 0xFF	; 255
    2542:	5f 4f       	sbci	r21, 0xFF	; 255
    2544:	63 e0       	ldi	r22, 0x03	; 3
    2546:	70 e0       	ldi	r23, 0x00	; 0
    2548:	cf 01       	movw	r24, r30
    254a:	0e 94 42 05 	call	0xa84	; 0xa84 <rtc_mcp794xx_i2c_read>
    254e:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    2552:	88 23       	and	r24, r24
    2554:	39 f0       	breq	.+14     	; 0x2564 <mcp794xx_set_ext_batt_enable_status+0x62>
    2556:	68 e7       	ldi	r22, 0x78	; 120
    2558:	75 ea       	ldi	r23, 0xA5	; 165
    255a:	c6 01       	movw	r24, r12
    255c:	0e 94 3a 06 	call	0xc74	; 0xc74 <a_mcp794xx_print_error_msg>
    2560:	81 2f       	mov	r24, r17
    2562:	22 c0       	rjmp	.+68     	; 0x25a8 <mcp794xx_set_ext_batt_enable_status+0xa6>
    2564:	89 81       	ldd	r24, Y+1	; 0x01
    2566:	28 2f       	mov	r18, r24
    2568:	27 7f       	andi	r18, 0xF7	; 247
    256a:	8f 2d       	mov	r24, r15
    256c:	90 e0       	ldi	r25, 0x00	; 0
    256e:	88 0f       	add	r24, r24
    2570:	99 1f       	adc	r25, r25
    2572:	88 0f       	add	r24, r24
    2574:	99 1f       	adc	r25, r25
    2576:	88 0f       	add	r24, r24
    2578:	99 1f       	adc	r25, r25
    257a:	82 2b       	or	r24, r18
    257c:	89 83       	std	Y+1, r24	; 0x01
    257e:	ae 01       	movw	r20, r28
    2580:	4f 5f       	subi	r20, 0xFF	; 255
    2582:	5f 4f       	sbci	r21, 0xFF	; 255
    2584:	63 e0       	ldi	r22, 0x03	; 3
    2586:	c6 01       	movw	r24, r12
    2588:	0e 94 15 05 	call	0xa2a	; 0xa2a <rtc_mcp794xx_i2c_write>
    258c:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    2590:	88 23       	and	r24, r24
    2592:	51 f0       	breq	.+20     	; 0x25a8 <mcp794xx_set_ext_batt_enable_status+0xa6>
    2594:	63 e9       	ldi	r22, 0x93	; 147
    2596:	75 ea       	ldi	r23, 0xA5	; 165
    2598:	c6 01       	movw	r24, r12
    259a:	0e 94 3a 06 	call	0xc74	; 0xc74 <a_mcp794xx_print_error_msg>
    259e:	81 2f       	mov	r24, r17
    25a0:	03 c0       	rjmp	.+6      	; 0x25a8 <mcp794xx_set_ext_batt_enable_status+0xa6>
    25a2:	82 e0       	ldi	r24, 0x02	; 2
    25a4:	01 c0       	rjmp	.+2      	; 0x25a8 <mcp794xx_set_ext_batt_enable_status+0xa6>
    25a6:	83 e0       	ldi	r24, 0x03	; 3
    25a8:	0f 90       	pop	r0
    25aa:	df 91       	pop	r29
    25ac:	cf 91       	pop	r28
    25ae:	1f 91       	pop	r17
    25b0:	ff 90       	pop	r15
    25b2:	df 90       	pop	r13
    25b4:	cf 90       	pop	r12
    25b6:	08 95       	ret

000025b8 <mcp794xx_set_ext_osc_enable_status>:
    25b8:	cf 92       	push	r12
    25ba:	df 92       	push	r13
    25bc:	ef 92       	push	r14
    25be:	1f 93       	push	r17
    25c0:	cf 93       	push	r28
    25c2:	df 93       	push	r29
    25c4:	1f 92       	push	r1
    25c6:	cd b7       	in	r28, 0x3d	; 61
    25c8:	de b7       	in	r29, 0x3e	; 62
    25ca:	00 97       	sbiw	r24, 0x00	; 0
    25cc:	c1 f1       	breq	.+112    	; 0x263e <mcp794xx_set_ext_osc_enable_status+0x86>
    25ce:	fc 01       	movw	r30, r24
    25d0:	11 89       	ldd	r17, Z+17	; 0x11
    25d2:	11 30       	cpi	r17, 0x01	; 1
    25d4:	b1 f5       	brne	.+108    	; 0x2642 <mcp794xx_set_ext_osc_enable_status+0x8a>
    25d6:	e6 2e       	mov	r14, r22
    25d8:	6c 01       	movw	r12, r24
    25da:	21 e0       	ldi	r18, 0x01	; 1
    25dc:	ae 01       	movw	r20, r28
    25de:	4f 5f       	subi	r20, 0xFF	; 255
    25e0:	5f 4f       	sbci	r21, 0xFF	; 255
    25e2:	67 e0       	ldi	r22, 0x07	; 7
    25e4:	70 e0       	ldi	r23, 0x00	; 0
    25e6:	0e 94 42 05 	call	0xa84	; 0xa84 <rtc_mcp794xx_i2c_read>
    25ea:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    25ee:	88 23       	and	r24, r24
    25f0:	39 f0       	breq	.+14     	; 0x2600 <mcp794xx_set_ext_osc_enable_status+0x48>
    25f2:	68 ed       	ldi	r22, 0xD8	; 216
    25f4:	75 ea       	ldi	r23, 0xA5	; 165
    25f6:	c6 01       	movw	r24, r12
    25f8:	0e 94 3a 06 	call	0xc74	; 0xc74 <a_mcp794xx_print_error_msg>
    25fc:	81 2f       	mov	r24, r17
    25fe:	22 c0       	rjmp	.+68     	; 0x2644 <mcp794xx_set_ext_osc_enable_status+0x8c>
    2600:	89 81       	ldd	r24, Y+1	; 0x01
    2602:	28 2f       	mov	r18, r24
    2604:	27 7f       	andi	r18, 0xF7	; 247
    2606:	8e 2d       	mov	r24, r14
    2608:	90 e0       	ldi	r25, 0x00	; 0
    260a:	88 0f       	add	r24, r24
    260c:	99 1f       	adc	r25, r25
    260e:	88 0f       	add	r24, r24
    2610:	99 1f       	adc	r25, r25
    2612:	88 0f       	add	r24, r24
    2614:	99 1f       	adc	r25, r25
    2616:	82 2b       	or	r24, r18
    2618:	89 83       	std	Y+1, r24	; 0x01
    261a:	ae 01       	movw	r20, r28
    261c:	4f 5f       	subi	r20, 0xFF	; 255
    261e:	5f 4f       	sbci	r21, 0xFF	; 255
    2620:	67 e0       	ldi	r22, 0x07	; 7
    2622:	c6 01       	movw	r24, r12
    2624:	0e 94 15 05 	call	0xa2a	; 0xa2a <rtc_mcp794xx_i2c_write>
    2628:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    262c:	88 23       	and	r24, r24
    262e:	51 f0       	breq	.+20     	; 0x2644 <mcp794xx_set_ext_osc_enable_status+0x8c>
    2630:	68 ed       	ldi	r22, 0xD8	; 216
    2632:	75 ea       	ldi	r23, 0xA5	; 165
    2634:	c6 01       	movw	r24, r12
    2636:	0e 94 3a 06 	call	0xc74	; 0xc74 <a_mcp794xx_print_error_msg>
    263a:	81 2f       	mov	r24, r17
    263c:	03 c0       	rjmp	.+6      	; 0x2644 <mcp794xx_set_ext_osc_enable_status+0x8c>
    263e:	82 e0       	ldi	r24, 0x02	; 2
    2640:	01 c0       	rjmp	.+2      	; 0x2644 <mcp794xx_set_ext_osc_enable_status+0x8c>
    2642:	83 e0       	ldi	r24, 0x03	; 3
    2644:	0f 90       	pop	r0
    2646:	df 91       	pop	r29
    2648:	cf 91       	pop	r28
    264a:	1f 91       	pop	r17
    264c:	ef 90       	pop	r14
    264e:	df 90       	pop	r13
    2650:	cf 90       	pop	r12
    2652:	08 95       	ret

00002654 <mcp794xx_set_osc_start_bit>:
    2654:	cf 92       	push	r12
    2656:	df 92       	push	r13
    2658:	ef 92       	push	r14
    265a:	1f 93       	push	r17
    265c:	cf 93       	push	r28
    265e:	df 93       	push	r29
    2660:	1f 92       	push	r1
    2662:	cd b7       	in	r28, 0x3d	; 61
    2664:	de b7       	in	r29, 0x3e	; 62
    2666:	00 97       	sbiw	r24, 0x00	; 0
    2668:	a1 f1       	breq	.+104    	; 0x26d2 <mcp794xx_set_osc_start_bit+0x7e>
    266a:	fc 01       	movw	r30, r24
    266c:	11 89       	ldd	r17, Z+17	; 0x11
    266e:	11 30       	cpi	r17, 0x01	; 1
    2670:	91 f5       	brne	.+100    	; 0x26d6 <mcp794xx_set_osc_start_bit+0x82>
    2672:	e6 2e       	mov	r14, r22
    2674:	6c 01       	movw	r12, r24
    2676:	21 e0       	ldi	r18, 0x01	; 1
    2678:	ae 01       	movw	r20, r28
    267a:	4f 5f       	subi	r20, 0xFF	; 255
    267c:	5f 4f       	sbci	r21, 0xFF	; 255
    267e:	60 e0       	ldi	r22, 0x00	; 0
    2680:	70 e0       	ldi	r23, 0x00	; 0
    2682:	0e 94 42 05 	call	0xa84	; 0xa84 <rtc_mcp794xx_i2c_read>
    2686:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    268a:	88 23       	and	r24, r24
    268c:	39 f0       	breq	.+14     	; 0x269c <mcp794xx_set_osc_start_bit+0x48>
    268e:	6b e0       	ldi	r22, 0x0B	; 11
    2690:	76 ea       	ldi	r23, 0xA6	; 166
    2692:	c6 01       	movw	r24, r12
    2694:	0e 94 3a 06 	call	0xc74	; 0xc74 <a_mcp794xx_print_error_msg>
    2698:	81 2f       	mov	r24, r17
    269a:	1e c0       	rjmp	.+60     	; 0x26d8 <mcp794xx_set_osc_start_bit+0x84>
    269c:	89 81       	ldd	r24, Y+1	; 0x01
    269e:	28 2f       	mov	r18, r24
    26a0:	2f 77       	andi	r18, 0x7F	; 127
    26a2:	f0 e8       	ldi	r31, 0x80	; 128
    26a4:	ef 9e       	mul	r14, r31
    26a6:	c0 01       	movw	r24, r0
    26a8:	11 24       	eor	r1, r1
    26aa:	82 2b       	or	r24, r18
    26ac:	89 83       	std	Y+1, r24	; 0x01
    26ae:	ae 01       	movw	r20, r28
    26b0:	4f 5f       	subi	r20, 0xFF	; 255
    26b2:	5f 4f       	sbci	r21, 0xFF	; 255
    26b4:	60 e0       	ldi	r22, 0x00	; 0
    26b6:	c6 01       	movw	r24, r12
    26b8:	0e 94 15 05 	call	0xa2a	; 0xa2a <rtc_mcp794xx_i2c_write>
    26bc:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    26c0:	88 23       	and	r24, r24
    26c2:	51 f0       	breq	.+20     	; 0x26d8 <mcp794xx_set_osc_start_bit+0x84>
    26c4:	6b e0       	ldi	r22, 0x0B	; 11
    26c6:	76 ea       	ldi	r23, 0xA6	; 166
    26c8:	c6 01       	movw	r24, r12
    26ca:	0e 94 3a 06 	call	0xc74	; 0xc74 <a_mcp794xx_print_error_msg>
    26ce:	81 2f       	mov	r24, r17
    26d0:	03 c0       	rjmp	.+6      	; 0x26d8 <mcp794xx_set_osc_start_bit+0x84>
    26d2:	82 e0       	ldi	r24, 0x02	; 2
    26d4:	01 c0       	rjmp	.+2      	; 0x26d8 <mcp794xx_set_osc_start_bit+0x84>
    26d6:	83 e0       	ldi	r24, 0x03	; 3
    26d8:	0f 90       	pop	r0
    26da:	df 91       	pop	r29
    26dc:	cf 91       	pop	r28
    26de:	1f 91       	pop	r17
    26e0:	ef 90       	pop	r14
    26e2:	df 90       	pop	r13
    26e4:	cf 90       	pop	r12
    26e6:	08 95       	ret

000026e8 <mcp794xx_read_epoch_unix_time_stamp>:
    26e8:	cf 92       	push	r12
    26ea:	df 92       	push	r13
    26ec:	ef 92       	push	r14
    26ee:	ff 92       	push	r15
    26f0:	0f 93       	push	r16
    26f2:	1f 93       	push	r17
    26f4:	cf 93       	push	r28
    26f6:	df 93       	push	r29
    26f8:	fb 01       	movw	r30, r22
    26fa:	ea 01       	movw	r28, r20
    26fc:	00 97       	sbiw	r24, 0x00	; 0
    26fe:	09 f4       	brne	.+2      	; 0x2702 <mcp794xx_read_epoch_unix_time_stamp+0x1a>
    2700:	7e c0       	rjmp	.+252    	; 0x27fe <mcp794xx_read_epoch_unix_time_stamp+0x116>
    2702:	dc 01       	movw	r26, r24
    2704:	51 96       	adiw	r26, 0x11	; 17
    2706:	8c 91       	ld	r24, X
    2708:	81 30       	cpi	r24, 0x01	; 1
    270a:	09 f0       	breq	.+2      	; 0x270e <mcp794xx_read_epoch_unix_time_stamp+0x26>
    270c:	7a c0       	rjmp	.+244    	; 0x2802 <mcp794xx_read_epoch_unix_time_stamp+0x11a>
    270e:	40 81       	ld	r20, Z
    2710:	42 5b       	subi	r20, 0xB2	; 178
    2712:	06 81       	ldd	r16, Z+6	; 0x06
    2714:	01 50       	subi	r16, 0x01	; 1
    2716:	12 81       	ldd	r17, Z+2	; 0x02
    2718:	11 50       	subi	r17, 0x01	; 1
    271a:	80 e0       	ldi	r24, 0x00	; 0
    271c:	90 e0       	ldi	r25, 0x00	; 0
    271e:	c1 2c       	mov	r12, r1
    2720:	d1 2c       	mov	r13, r1
    2722:	76 01       	movw	r14, r12
    2724:	13 c0       	rjmp	.+38     	; 0x274c <mcp794xx_read_epoch_unix_time_stamp+0x64>
    2726:	9c 01       	movw	r18, r24
    2728:	23 70       	andi	r18, 0x03	; 3
    272a:	33 27       	eor	r19, r19
    272c:	23 2b       	or	r18, r19
    272e:	39 f0       	breq	.+14     	; 0x273e <mcp794xx_read_epoch_unix_time_stamp+0x56>
    2730:	bd e6       	ldi	r27, 0x6D	; 109
    2732:	cb 0e       	add	r12, r27
    2734:	b1 e0       	ldi	r27, 0x01	; 1
    2736:	db 1e       	adc	r13, r27
    2738:	e1 1c       	adc	r14, r1
    273a:	f1 1c       	adc	r15, r1
    273c:	06 c0       	rjmp	.+12     	; 0x274a <mcp794xx_read_epoch_unix_time_stamp+0x62>
    273e:	2e e6       	ldi	r18, 0x6E	; 110
    2740:	c2 0e       	add	r12, r18
    2742:	21 e0       	ldi	r18, 0x01	; 1
    2744:	d2 1e       	adc	r13, r18
    2746:	e1 1c       	adc	r14, r1
    2748:	f1 1c       	adc	r15, r1
    274a:	01 96       	adiw	r24, 0x01	; 1
    274c:	64 2f       	mov	r22, r20
    274e:	70 e0       	ldi	r23, 0x00	; 0
    2750:	86 17       	cp	r24, r22
    2752:	97 07       	cpc	r25, r23
    2754:	44 f3       	brlt	.-48     	; 0x2726 <mcp794xx_read_epoch_unix_time_stamp+0x3e>
    2756:	80 e0       	ldi	r24, 0x00	; 0
    2758:	90 e0       	ldi	r25, 0x00	; 0
    275a:	40 e0       	ldi	r20, 0x00	; 0
    275c:	50 e0       	ldi	r21, 0x00	; 0
    275e:	ba 01       	movw	r22, r20
    2760:	09 c0       	rjmp	.+18     	; 0x2774 <mcp794xx_read_epoch_unix_time_stamp+0x8c>
    2762:	dc 01       	movw	r26, r24
    2764:	a3 52       	subi	r26, 0x23	; 35
    2766:	b4 45       	sbci	r27, 0x54	; 84
    2768:	3c 91       	ld	r19, X
    276a:	43 0f       	add	r20, r19
    276c:	51 1d       	adc	r21, r1
    276e:	61 1d       	adc	r22, r1
    2770:	71 1d       	adc	r23, r1
    2772:	01 96       	adiw	r24, 0x01	; 1
    2774:	a0 2f       	mov	r26, r16
    2776:	b0 e0       	ldi	r27, 0x00	; 0
    2778:	8a 17       	cp	r24, r26
    277a:	9b 07       	cpc	r25, r27
    277c:	94 f3       	brlt	.-28     	; 0x2762 <mcp794xx_read_epoch_unix_time_stamp+0x7a>
    277e:	d7 01       	movw	r26, r14
    2780:	c6 01       	movw	r24, r12
    2782:	84 0f       	add	r24, r20
    2784:	95 1f       	adc	r25, r21
    2786:	a6 1f       	adc	r26, r22
    2788:	b7 1f       	adc	r27, r23
    278a:	81 0f       	add	r24, r17
    278c:	91 1d       	adc	r25, r1
    278e:	a1 1d       	adc	r26, r1
    2790:	b1 1d       	adc	r27, r1
    2792:	9c 01       	movw	r18, r24
    2794:	ad 01       	movw	r20, r26
    2796:	21 50       	subi	r18, 0x01	; 1
    2798:	31 09       	sbc	r19, r1
    279a:	41 09       	sbc	r20, r1
    279c:	51 09       	sbc	r21, r1
    279e:	60 e8       	ldi	r22, 0x80	; 128
    27a0:	71 e5       	ldi	r23, 0x51	; 81
    27a2:	81 e0       	ldi	r24, 0x01	; 1
    27a4:	90 e0       	ldi	r25, 0x00	; 0
    27a6:	0e 94 24 27 	call	0x4e48	; 0x4e48 <__mulsi3>
    27aa:	43 81       	ldd	r20, Z+3	; 0x03
    27ac:	20 e1       	ldi	r18, 0x10	; 16
    27ae:	3e e0       	ldi	r19, 0x0E	; 14
    27b0:	42 9f       	mul	r20, r18
    27b2:	80 01       	movw	r16, r0
    27b4:	43 9f       	mul	r20, r19
    27b6:	10 0d       	add	r17, r0
    27b8:	11 24       	eor	r1, r1
    27ba:	01 2e       	mov	r0, r17
    27bc:	00 0c       	add	r0, r0
    27be:	22 0b       	sbc	r18, r18
    27c0:	33 0b       	sbc	r19, r19
    27c2:	dc 01       	movw	r26, r24
    27c4:	cb 01       	movw	r24, r22
    27c6:	80 0f       	add	r24, r16
    27c8:	91 1f       	adc	r25, r17
    27ca:	a2 1f       	adc	r26, r18
    27cc:	b3 1f       	adc	r27, r19
    27ce:	04 81       	ldd	r16, Z+4	; 0x04
    27d0:	2c e3       	ldi	r18, 0x3C	; 60
    27d2:	02 9f       	mul	r16, r18
    27d4:	80 01       	movw	r16, r0
    27d6:	11 24       	eor	r1, r1
    27d8:	01 2e       	mov	r0, r17
    27da:	00 0c       	add	r0, r0
    27dc:	22 0b       	sbc	r18, r18
    27de:	33 0b       	sbc	r19, r19
    27e0:	80 0f       	add	r24, r16
    27e2:	91 1f       	adc	r25, r17
    27e4:	a2 1f       	adc	r26, r18
    27e6:	b3 1f       	adc	r27, r19
    27e8:	25 81       	ldd	r18, Z+5	; 0x05
    27ea:	82 0f       	add	r24, r18
    27ec:	91 1d       	adc	r25, r1
    27ee:	a1 1d       	adc	r26, r1
    27f0:	b1 1d       	adc	r27, r1
    27f2:	88 83       	st	Y, r24
    27f4:	99 83       	std	Y+1, r25	; 0x01
    27f6:	aa 83       	std	Y+2, r26	; 0x02
    27f8:	bb 83       	std	Y+3, r27	; 0x03
    27fa:	80 e0       	ldi	r24, 0x00	; 0
    27fc:	03 c0       	rjmp	.+6      	; 0x2804 <mcp794xx_read_epoch_unix_time_stamp+0x11c>
    27fe:	82 e0       	ldi	r24, 0x02	; 2
    2800:	01 c0       	rjmp	.+2      	; 0x2804 <mcp794xx_read_epoch_unix_time_stamp+0x11c>
    2802:	83 e0       	ldi	r24, 0x03	; 3
    2804:	df 91       	pop	r29
    2806:	cf 91       	pop	r28
    2808:	1f 91       	pop	r17
    280a:	0f 91       	pop	r16
    280c:	ff 90       	pop	r15
    280e:	ef 90       	pop	r14
    2810:	df 90       	pop	r13
    2812:	cf 90       	pop	r12
    2814:	08 95       	ret

00002816 <mcp794xx_convert_epoch_unix_time_stamp>:
    2816:	8f 92       	push	r8
    2818:	9f 92       	push	r9
    281a:	af 92       	push	r10
    281c:	bf 92       	push	r11
    281e:	cf 92       	push	r12
    2820:	df 92       	push	r13
    2822:	ef 92       	push	r14
    2824:	ff 92       	push	r15
    2826:	cf 93       	push	r28
    2828:	df 93       	push	r29
    282a:	6a 01       	movw	r12, r20
    282c:	7b 01       	movw	r14, r22
    282e:	e9 01       	movw	r28, r18
    2830:	00 97       	sbiw	r24, 0x00	; 0
    2832:	09 f4       	brne	.+2      	; 0x2836 <mcp794xx_convert_epoch_unix_time_stamp+0x20>
    2834:	02 c1       	rjmp	.+516    	; 0x2a3a <mcp794xx_convert_epoch_unix_time_stamp+0x224>
    2836:	fc 01       	movw	r30, r24
    2838:	81 89       	ldd	r24, Z+17	; 0x11
    283a:	81 30       	cpi	r24, 0x01	; 1
    283c:	09 f0       	breq	.+2      	; 0x2840 <mcp794xx_convert_epoch_unix_time_stamp+0x2a>
    283e:	ff c0       	rjmp	.+510    	; 0x2a3e <mcp794xx_convert_epoch_unix_time_stamp+0x228>
    2840:	cb 01       	movw	r24, r22
    2842:	ba 01       	movw	r22, r20
    2844:	20 e8       	ldi	r18, 0x80	; 128
    2846:	31 e5       	ldi	r19, 0x51	; 81
    2848:	40 e0       	ldi	r20, 0x00	; 0
    284a:	50 e0       	ldi	r21, 0x00	; 0
    284c:	0e 94 5c 27 	call	0x4eb8	; 0x4eb8 <__udivmodsi4>
    2850:	20 e1       	ldi	r18, 0x10	; 16
    2852:	3e e0       	ldi	r19, 0x0E	; 14
    2854:	40 e0       	ldi	r20, 0x00	; 0
    2856:	50 e0       	ldi	r21, 0x00	; 0
    2858:	0e 94 5c 27 	call	0x4eb8	; 0x4eb8 <__udivmodsi4>
    285c:	2b 83       	std	Y+3, r18	; 0x03
    285e:	0f 2e       	mov	r0, r31
    2860:	fc e3       	ldi	r31, 0x3C	; 60
    2862:	8f 2e       	mov	r8, r31
    2864:	91 2c       	mov	r9, r1
    2866:	a1 2c       	mov	r10, r1
    2868:	b1 2c       	mov	r11, r1
    286a:	f0 2d       	mov	r31, r0
    286c:	a5 01       	movw	r20, r10
    286e:	94 01       	movw	r18, r8
    2870:	0e 94 5c 27 	call	0x4eb8	; 0x4eb8 <__udivmodsi4>
    2874:	2c 83       	std	Y+4, r18	; 0x04
    2876:	c7 01       	movw	r24, r14
    2878:	b6 01       	movw	r22, r12
    287a:	a5 01       	movw	r20, r10
    287c:	94 01       	movw	r18, r8
    287e:	0e 94 5c 27 	call	0x4eb8	; 0x4eb8 <__udivmodsi4>
    2882:	6d 83       	std	Y+5, r22	; 0x05
    2884:	c7 01       	movw	r24, r14
    2886:	b6 01       	movw	r22, r12
    2888:	60 58       	subi	r22, 0x80	; 128
    288a:	73 44       	sbci	r23, 0x43	; 67
    288c:	8d 46       	sbci	r24, 0x6D	; 109
    288e:	98 43       	sbci	r25, 0x38	; 56
    2890:	20 e8       	ldi	r18, 0x80	; 128
    2892:	31 e5       	ldi	r19, 0x51	; 81
    2894:	41 e0       	ldi	r20, 0x01	; 1
    2896:	50 e0       	ldi	r21, 0x00	; 0
    2898:	0e 94 5c 27 	call	0x4eb8	; 0x4eb8 <__udivmodsi4>
    289c:	c9 01       	movw	r24, r18
    289e:	87 58       	subi	r24, 0x87	; 135
    28a0:	9a 4f       	sbci	r25, 0xFA	; 250
    28a2:	65 eb       	ldi	r22, 0xB5	; 181
    28a4:	75 e0       	ldi	r23, 0x05	; 5
    28a6:	0e 94 34 27 	call	0x4e68	; 0x4e68 <__udivmodhi4>
    28aa:	66 0f       	add	r22, r22
    28ac:	77 1f       	adc	r23, r23
    28ae:	66 0f       	add	r22, r22
    28b0:	77 1f       	adc	r23, r23
    28b2:	68 83       	st	Y, r22
    28b4:	79 83       	std	Y+1, r23	; 0x01
    28b6:	9c 01       	movw	r18, r24
    28b8:	8a 3d       	cpi	r24, 0xDA	; 218
    28ba:	92 40       	sbci	r25, 0x02	; 2
    28bc:	30 f0       	brcs	.+12     	; 0x28ca <mcp794xx_convert_epoch_unix_time_stamp+0xb4>
    28be:	2a 5d       	subi	r18, 0xDA	; 218
    28c0:	32 40       	sbci	r19, 0x02	; 2
    28c2:	6e 5f       	subi	r22, 0xFE	; 254
    28c4:	7f 4f       	sbci	r23, 0xFF	; 255
    28c6:	68 83       	st	Y, r22
    28c8:	79 83       	std	Y+1, r23	; 0x01
    28ca:	2d 36       	cpi	r18, 0x6D	; 109
    28cc:	41 e0       	ldi	r20, 0x01	; 1
    28ce:	34 07       	cpc	r19, r20
    28d0:	38 f0       	brcs	.+14     	; 0x28e0 <mcp794xx_convert_epoch_unix_time_stamp+0xca>
    28d2:	2d 56       	subi	r18, 0x6D	; 109
    28d4:	31 40       	sbci	r19, 0x01	; 1
    28d6:	88 81       	ld	r24, Y
    28d8:	99 81       	ldd	r25, Y+1	; 0x01
    28da:	01 96       	adiw	r24, 0x01	; 1
    28dc:	88 83       	st	Y, r24
    28de:	99 83       	std	Y+1, r25	; 0x01
    28e0:	83 e0       	ldi	r24, 0x03	; 3
    28e2:	8e 83       	std	Y+6, r24	; 0x06
    28e4:	22 33       	cpi	r18, 0x32	; 50
    28e6:	61 e0       	ldi	r22, 0x01	; 1
    28e8:	36 07       	cpc	r19, r22
    28ea:	50 f0       	brcs	.+20     	; 0x2900 <mcp794xx_convert_epoch_unix_time_stamp+0xea>
    28ec:	22 53       	subi	r18, 0x32	; 50
    28ee:	31 40       	sbci	r19, 0x01	; 1
    28f0:	88 81       	ld	r24, Y
    28f2:	99 81       	ldd	r25, Y+1	; 0x01
    28f4:	01 96       	adiw	r24, 0x01	; 1
    28f6:	88 83       	st	Y, r24
    28f8:	99 83       	std	Y+1, r25	; 0x01
    28fa:	81 e0       	ldi	r24, 0x01	; 1
    28fc:	8e 83       	std	Y+6, r24	; 0x06
    28fe:	07 c0       	rjmp	.+14     	; 0x290e <mcp794xx_convert_epoch_unix_time_stamp+0xf8>
    2900:	29 39       	cpi	r18, 0x99	; 153
    2902:	31 05       	cpc	r19, r1
    2904:	20 f0       	brcs	.+8      	; 0x290e <mcp794xx_convert_epoch_unix_time_stamp+0xf8>
    2906:	29 59       	subi	r18, 0x99	; 153
    2908:	31 09       	sbc	r19, r1
    290a:	88 e0       	ldi	r24, 0x08	; 8
    290c:	8e 83       	std	Y+6, r24	; 0x06
    290e:	2a 37       	cpi	r18, 0x7A	; 122
    2910:	31 05       	cpc	r19, r1
    2912:	30 f0       	brcs	.+12     	; 0x2920 <mcp794xx_convert_epoch_unix_time_stamp+0x10a>
    2914:	2a 57       	subi	r18, 0x7A	; 122
    2916:	31 09       	sbc	r19, r1
    2918:	8e 81       	ldd	r24, Y+6	; 0x06
    291a:	8c 5f       	subi	r24, 0xFC	; 252
    291c:	8e 83       	std	Y+6, r24	; 0x06
    291e:	08 c0       	rjmp	.+16     	; 0x2930 <mcp794xx_convert_epoch_unix_time_stamp+0x11a>
    2920:	2d 33       	cpi	r18, 0x3D	; 61
    2922:	31 05       	cpc	r19, r1
    2924:	28 f0       	brcs	.+10     	; 0x2930 <mcp794xx_convert_epoch_unix_time_stamp+0x11a>
    2926:	2d 53       	subi	r18, 0x3D	; 61
    2928:	31 09       	sbc	r19, r1
    292a:	8e 81       	ldd	r24, Y+6	; 0x06
    292c:	8e 5f       	subi	r24, 0xFE	; 254
    292e:	8e 83       	std	Y+6, r24	; 0x06
    2930:	2f 31       	cpi	r18, 0x1F	; 31
    2932:	31 05       	cpc	r19, r1
    2934:	28 f0       	brcs	.+10     	; 0x2940 <mcp794xx_convert_epoch_unix_time_stamp+0x12a>
    2936:	2f 51       	subi	r18, 0x1F	; 31
    2938:	31 09       	sbc	r19, r1
    293a:	8e 81       	ldd	r24, Y+6	; 0x06
    293c:	8f 5f       	subi	r24, 0xFF	; 255
    293e:	8e 83       	std	Y+6, r24	; 0x06
    2940:	2f 5f       	subi	r18, 0xFF	; 255
    2942:	2a 83       	std	Y+2, r18	; 0x02
    2944:	e8 81       	ld	r30, Y
    2946:	f9 81       	ldd	r31, Y+1	; 0x01
    2948:	e4 53       	subi	r30, 0x34	; 52
    294a:	f8 4f       	sbci	r31, 0xF8	; 248
    294c:	e8 83       	st	Y, r30
    294e:	f9 83       	std	Y+1, r31	; 0x01
    2950:	4e 81       	ldd	r20, Y+6	; 0x06
    2952:	c4 2e       	mov	r12, r20
    2954:	d1 2c       	mov	r13, r1
    2956:	8e e0       	ldi	r24, 0x0E	; 14
    2958:	90 e0       	ldi	r25, 0x00	; 0
    295a:	8c 19       	sub	r24, r12
    295c:	9d 09       	sbc	r25, r13
    295e:	6c e0       	ldi	r22, 0x0C	; 12
    2960:	70 e0       	ldi	r23, 0x00	; 0
    2962:	0e 94 48 27 	call	0x4e90	; 0x4e90 <__divmodhi4>
    2966:	7b 01       	movw	r14, r22
    2968:	ab 01       	movw	r20, r22
    296a:	44 0f       	add	r20, r20
    296c:	55 1f       	adc	r21, r21
    296e:	46 0f       	add	r20, r22
    2970:	57 1f       	adc	r21, r23
    2972:	44 0f       	add	r20, r20
    2974:	55 1f       	adc	r21, r21
    2976:	44 0f       	add	r20, r20
    2978:	55 1f       	adc	r21, r21
    297a:	4c 0d       	add	r20, r12
    297c:	5d 1d       	adc	r21, r13
    297e:	43 50       	subi	r20, 0x03	; 3
    2980:	51 09       	sbc	r21, r1
    2982:	39 e9       	ldi	r19, 0x99	; 153
    2984:	34 9f       	mul	r19, r20
    2986:	c0 01       	movw	r24, r0
    2988:	35 9f       	mul	r19, r21
    298a:	90 0d       	add	r25, r0
    298c:	11 24       	eor	r1, r1
    298e:	02 96       	adiw	r24, 0x02	; 2
    2990:	65 e0       	ldi	r22, 0x05	; 5
    2992:	70 e0       	ldi	r23, 0x00	; 0
    2994:	0e 94 48 27 	call	0x4e90	; 0x4e90 <__divmodhi4>
    2998:	62 0f       	add	r22, r18
    299a:	71 1d       	adc	r23, r1
    299c:	ee 19       	sub	r30, r14
    299e:	ff 09       	sbc	r31, r15
    29a0:	8d e6       	ldi	r24, 0x6D	; 109
    29a2:	91 e0       	ldi	r25, 0x01	; 1
    29a4:	e8 9f       	mul	r30, r24
    29a6:	a0 01       	movw	r20, r0
    29a8:	e9 9f       	mul	r30, r25
    29aa:	50 0d       	add	r21, r0
    29ac:	f8 9f       	mul	r31, r24
    29ae:	50 0d       	add	r21, r0
    29b0:	11 24       	eor	r1, r1
    29b2:	46 0f       	add	r20, r22
    29b4:	57 1f       	adc	r21, r23
    29b6:	e0 54       	subi	r30, 0x40	; 64
    29b8:	fd 4e       	sbci	r31, 0xED	; 237
    29ba:	9f 01       	movw	r18, r30
    29bc:	36 95       	lsr	r19
    29be:	27 95       	ror	r18
    29c0:	36 95       	lsr	r19
    29c2:	27 95       	ror	r18
    29c4:	42 0f       	add	r20, r18
    29c6:	53 1f       	adc	r21, r19
    29c8:	ab e7       	ldi	r26, 0x7B	; 123
    29ca:	b4 e1       	ldi	r27, 0x14	; 20
    29cc:	0e 94 84 27 	call	0x4f08	; 0x4f08 <__umulhisi3>
    29d0:	96 95       	lsr	r25
    29d2:	87 95       	ror	r24
    29d4:	48 1b       	sub	r20, r24
    29d6:	59 0b       	sbc	r21, r25
    29d8:	9f 01       	movw	r18, r30
    29da:	32 95       	swap	r19
    29dc:	22 95       	swap	r18
    29de:	2f 70       	andi	r18, 0x0F	; 15
    29e0:	23 27       	eor	r18, r19
    29e2:	3f 70       	andi	r19, 0x0F	; 15
    29e4:	23 27       	eor	r18, r19
    29e6:	ae e3       	ldi	r26, 0x3E	; 62
    29e8:	ba e0       	ldi	r27, 0x0A	; 10
    29ea:	0e 94 84 27 	call	0x4f08	; 0x4f08 <__umulhisi3>
    29ee:	84 0f       	add	r24, r20
    29f0:	95 1f       	adc	r25, r21
    29f2:	ac 01       	movw	r20, r24
    29f4:	4d 56       	subi	r20, 0x6D	; 109
    29f6:	51 4c       	sbci	r21, 0xC1	; 193
    29f8:	9a 01       	movw	r18, r20
    29fa:	a3 e9       	ldi	r26, 0x93	; 147
    29fc:	b4 e2       	ldi	r27, 0x24	; 36
    29fe:	0e 94 84 27 	call	0x4f08	; 0x4f08 <__umulhisi3>
    2a02:	28 1b       	sub	r18, r24
    2a04:	39 0b       	sbc	r19, r25
    2a06:	36 95       	lsr	r19
    2a08:	27 95       	ror	r18
    2a0a:	82 0f       	add	r24, r18
    2a0c:	93 1f       	adc	r25, r19
    2a0e:	96 95       	lsr	r25
    2a10:	87 95       	ror	r24
    2a12:	96 95       	lsr	r25
    2a14:	87 95       	ror	r24
    2a16:	9c 01       	movw	r18, r24
    2a18:	22 0f       	add	r18, r18
    2a1a:	33 1f       	adc	r19, r19
    2a1c:	22 0f       	add	r18, r18
    2a1e:	33 1f       	adc	r19, r19
    2a20:	22 0f       	add	r18, r18
    2a22:	33 1f       	adc	r19, r19
    2a24:	f9 01       	movw	r30, r18
    2a26:	e8 1b       	sub	r30, r24
    2a28:	f9 0b       	sbc	r31, r25
    2a2a:	9a 01       	movw	r18, r20
    2a2c:	2e 1b       	sub	r18, r30
    2a2e:	3f 0b       	sbc	r19, r31
    2a30:	c9 01       	movw	r24, r18
    2a32:	8e 5f       	subi	r24, 0xFE	; 254
    2a34:	8f 83       	std	Y+7, r24	; 0x07
    2a36:	80 e0       	ldi	r24, 0x00	; 0
    2a38:	03 c0       	rjmp	.+6      	; 0x2a40 <mcp794xx_convert_epoch_unix_time_stamp+0x22a>
    2a3a:	82 e0       	ldi	r24, 0x02	; 2
    2a3c:	01 c0       	rjmp	.+2      	; 0x2a40 <mcp794xx_convert_epoch_unix_time_stamp+0x22a>
    2a3e:	83 e0       	ldi	r24, 0x03	; 3
    2a40:	df 91       	pop	r29
    2a42:	cf 91       	pop	r28
    2a44:	ff 90       	pop	r15
    2a46:	ef 90       	pop	r14
    2a48:	df 90       	pop	r13
    2a4a:	cf 90       	pop	r12
    2a4c:	bf 90       	pop	r11
    2a4e:	af 90       	pop	r10
    2a50:	9f 90       	pop	r9
    2a52:	8f 90       	pop	r8
    2a54:	08 95       	ret

00002a56 <mcp794xx_get_compile_time_date>:
    2a56:	ef 92       	push	r14
    2a58:	ff 92       	push	r15
    2a5a:	0f 93       	push	r16
    2a5c:	1f 93       	push	r17
    2a5e:	cf 93       	push	r28
    2a60:	df 93       	push	r29
    2a62:	cd b7       	in	r28, 0x3d	; 61
    2a64:	de b7       	in	r29, 0x3e	; 62
    2a66:	63 97       	sbiw	r28, 0x13	; 19
    2a68:	cd bf       	out	0x3d, r28	; 61
    2a6a:	de bf       	out	0x3e, r29	; 62
    2a6c:	00 97       	sbiw	r24, 0x00	; 0
    2a6e:	09 f4       	brne	.+2      	; 0x2a72 <mcp794xx_get_compile_time_date+0x1c>
    2a70:	0c c1       	rjmp	.+536    	; 0x2c8a <mcp794xx_get_compile_time_date+0x234>
    2a72:	fc 01       	movw	r30, r24
    2a74:	81 89       	ldd	r24, Z+17	; 0x11
    2a76:	81 30       	cpi	r24, 0x01	; 1
    2a78:	09 f0       	breq	.+2      	; 0x2a7c <mcp794xx_get_compile_time_date+0x26>
    2a7a:	09 c1       	rjmp	.+530    	; 0x2c8e <mcp794xx_get_compile_time_date+0x238>
    2a7c:	fb 01       	movw	r30, r22
    2a7e:	86 89       	ldd	r24, Z+22	; 0x16
    2a80:	89 83       	std	Y+1, r24	; 0x01
    2a82:	87 89       	ldd	r24, Z+23	; 0x17
    2a84:	8a 83       	std	Y+2, r24	; 0x02
    2a86:	84 81       	ldd	r24, Z+4	; 0x04
    2a88:	92 eb       	ldi	r25, 0xB2	; 178
    2a8a:	98 0f       	add	r25, r24
    2a8c:	92 30       	cpi	r25, 0x02	; 2
    2a8e:	20 f0       	brcs	.+8      	; 0x2a98 <mcp794xx_get_compile_time_date+0x42>
    2a90:	84 34       	cpi	r24, 0x44	; 68
    2a92:	21 f4       	brne	.+8      	; 0x2a9c <mcp794xx_get_compile_time_date+0x46>
    2a94:	91 e3       	ldi	r25, 0x31	; 49
    2a96:	03 c0       	rjmp	.+6      	; 0x2a9e <mcp794xx_get_compile_time_date+0x48>
    2a98:	91 e3       	ldi	r25, 0x31	; 49
    2a9a:	01 c0       	rjmp	.+2      	; 0x2a9e <mcp794xx_get_compile_time_date+0x48>
    2a9c:	90 e3       	ldi	r25, 0x30	; 48
    2a9e:	9c 83       	std	Y+4, r25	; 0x04
    2aa0:	8a 34       	cpi	r24, 0x4A	; 74
    2aa2:	39 f4       	brne	.+14     	; 0x2ab2 <mcp794xx_get_compile_time_date+0x5c>
    2aa4:	fb 01       	movw	r30, r22
    2aa6:	95 81       	ldd	r25, Z+5	; 0x05
    2aa8:	91 36       	cpi	r25, 0x61	; 97
    2aaa:	19 f4       	brne	.+6      	; 0x2ab2 <mcp794xx_get_compile_time_date+0x5c>
    2aac:	96 81       	ldd	r25, Z+6	; 0x06
    2aae:	9e 36       	cpi	r25, 0x6E	; 110
    2ab0:	e1 f1       	breq	.+120    	; 0x2b2a <mcp794xx_get_compile_time_date+0xd4>
    2ab2:	86 34       	cpi	r24, 0x46	; 70
    2ab4:	e1 f1       	breq	.+120    	; 0x2b2e <mcp794xx_get_compile_time_date+0xd8>
    2ab6:	8d 34       	cpi	r24, 0x4D	; 77
    2ab8:	39 f4       	brne	.+14     	; 0x2ac8 <mcp794xx_get_compile_time_date+0x72>
    2aba:	fb 01       	movw	r30, r22
    2abc:	95 81       	ldd	r25, Z+5	; 0x05
    2abe:	91 36       	cpi	r25, 0x61	; 97
    2ac0:	19 f4       	brne	.+6      	; 0x2ac8 <mcp794xx_get_compile_time_date+0x72>
    2ac2:	96 81       	ldd	r25, Z+6	; 0x06
    2ac4:	92 37       	cpi	r25, 0x72	; 114
    2ac6:	a9 f1       	breq	.+106    	; 0x2b32 <mcp794xx_get_compile_time_date+0xdc>
    2ac8:	81 34       	cpi	r24, 0x41	; 65
    2aca:	21 f4       	brne	.+8      	; 0x2ad4 <mcp794xx_get_compile_time_date+0x7e>
    2acc:	fb 01       	movw	r30, r22
    2ace:	95 81       	ldd	r25, Z+5	; 0x05
    2ad0:	90 37       	cpi	r25, 0x70	; 112
    2ad2:	89 f1       	breq	.+98     	; 0x2b36 <mcp794xx_get_compile_time_date+0xe0>
    2ad4:	8d 34       	cpi	r24, 0x4D	; 77
    2ad6:	39 f4       	brne	.+14     	; 0x2ae6 <mcp794xx_get_compile_time_date+0x90>
    2ad8:	fb 01       	movw	r30, r22
    2ada:	95 81       	ldd	r25, Z+5	; 0x05
    2adc:	91 36       	cpi	r25, 0x61	; 97
    2ade:	19 f4       	brne	.+6      	; 0x2ae6 <mcp794xx_get_compile_time_date+0x90>
    2ae0:	96 81       	ldd	r25, Z+6	; 0x06
    2ae2:	99 37       	cpi	r25, 0x79	; 121
    2ae4:	51 f1       	breq	.+84     	; 0x2b3a <mcp794xx_get_compile_time_date+0xe4>
    2ae6:	8a 34       	cpi	r24, 0x4A	; 74
    2ae8:	39 f4       	brne	.+14     	; 0x2af8 <mcp794xx_get_compile_time_date+0xa2>
    2aea:	fb 01       	movw	r30, r22
    2aec:	95 81       	ldd	r25, Z+5	; 0x05
    2aee:	95 37       	cpi	r25, 0x75	; 117
    2af0:	19 f4       	brne	.+6      	; 0x2af8 <mcp794xx_get_compile_time_date+0xa2>
    2af2:	96 81       	ldd	r25, Z+6	; 0x06
    2af4:	9e 36       	cpi	r25, 0x6E	; 110
    2af6:	19 f1       	breq	.+70     	; 0x2b3e <mcp794xx_get_compile_time_date+0xe8>
    2af8:	8a 34       	cpi	r24, 0x4A	; 74
    2afa:	39 f4       	brne	.+14     	; 0x2b0a <mcp794xx_get_compile_time_date+0xb4>
    2afc:	fb 01       	movw	r30, r22
    2afe:	95 81       	ldd	r25, Z+5	; 0x05
    2b00:	95 37       	cpi	r25, 0x75	; 117
    2b02:	19 f4       	brne	.+6      	; 0x2b0a <mcp794xx_get_compile_time_date+0xb4>
    2b04:	96 81       	ldd	r25, Z+6	; 0x06
    2b06:	9c 36       	cpi	r25, 0x6C	; 108
    2b08:	e1 f0       	breq	.+56     	; 0x2b42 <mcp794xx_get_compile_time_date+0xec>
    2b0a:	81 34       	cpi	r24, 0x41	; 65
    2b0c:	21 f4       	brne	.+8      	; 0x2b16 <mcp794xx_get_compile_time_date+0xc0>
    2b0e:	fb 01       	movw	r30, r22
    2b10:	95 81       	ldd	r25, Z+5	; 0x05
    2b12:	95 37       	cpi	r25, 0x75	; 117
    2b14:	c1 f0       	breq	.+48     	; 0x2b46 <mcp794xx_get_compile_time_date+0xf0>
    2b16:	83 35       	cpi	r24, 0x53	; 83
    2b18:	c1 f0       	breq	.+48     	; 0x2b4a <mcp794xx_get_compile_time_date+0xf4>
    2b1a:	8f 34       	cpi	r24, 0x4F	; 79
    2b1c:	c1 f0       	breq	.+48     	; 0x2b4e <mcp794xx_get_compile_time_date+0xf8>
    2b1e:	8e 34       	cpi	r24, 0x4E	; 78
    2b20:	c1 f0       	breq	.+48     	; 0x2b52 <mcp794xx_get_compile_time_date+0xfc>
    2b22:	84 34       	cpi	r24, 0x44	; 68
    2b24:	c1 f4       	brne	.+48     	; 0x2b56 <mcp794xx_get_compile_time_date+0x100>
    2b26:	82 e3       	ldi	r24, 0x32	; 50
    2b28:	17 c0       	rjmp	.+46     	; 0x2b58 <mcp794xx_get_compile_time_date+0x102>
    2b2a:	81 e3       	ldi	r24, 0x31	; 49
    2b2c:	15 c0       	rjmp	.+42     	; 0x2b58 <mcp794xx_get_compile_time_date+0x102>
    2b2e:	82 e3       	ldi	r24, 0x32	; 50
    2b30:	13 c0       	rjmp	.+38     	; 0x2b58 <mcp794xx_get_compile_time_date+0x102>
    2b32:	83 e3       	ldi	r24, 0x33	; 51
    2b34:	11 c0       	rjmp	.+34     	; 0x2b58 <mcp794xx_get_compile_time_date+0x102>
    2b36:	84 e3       	ldi	r24, 0x34	; 52
    2b38:	0f c0       	rjmp	.+30     	; 0x2b58 <mcp794xx_get_compile_time_date+0x102>
    2b3a:	85 e3       	ldi	r24, 0x35	; 53
    2b3c:	0d c0       	rjmp	.+26     	; 0x2b58 <mcp794xx_get_compile_time_date+0x102>
    2b3e:	86 e3       	ldi	r24, 0x36	; 54
    2b40:	0b c0       	rjmp	.+22     	; 0x2b58 <mcp794xx_get_compile_time_date+0x102>
    2b42:	87 e3       	ldi	r24, 0x37	; 55
    2b44:	09 c0       	rjmp	.+18     	; 0x2b58 <mcp794xx_get_compile_time_date+0x102>
    2b46:	88 e3       	ldi	r24, 0x38	; 56
    2b48:	07 c0       	rjmp	.+14     	; 0x2b58 <mcp794xx_get_compile_time_date+0x102>
    2b4a:	89 e3       	ldi	r24, 0x39	; 57
    2b4c:	05 c0       	rjmp	.+10     	; 0x2b58 <mcp794xx_get_compile_time_date+0x102>
    2b4e:	80 e3       	ldi	r24, 0x30	; 48
    2b50:	03 c0       	rjmp	.+6      	; 0x2b58 <mcp794xx_get_compile_time_date+0x102>
    2b52:	81 e3       	ldi	r24, 0x31	; 49
    2b54:	01 c0       	rjmp	.+2      	; 0x2b58 <mcp794xx_get_compile_time_date+0x102>
    2b56:	8f e3       	ldi	r24, 0x3F	; 63
    2b58:	8d 83       	std	Y+5, r24	; 0x05
    2b5a:	fb 01       	movw	r30, r22
    2b5c:	80 85       	ldd	r24, Z+8	; 0x08
    2b5e:	80 33       	cpi	r24, 0x30	; 48
    2b60:	08 f4       	brcc	.+2      	; 0x2b64 <mcp794xx_get_compile_time_date+0x10e>
    2b62:	80 e3       	ldi	r24, 0x30	; 48
    2b64:	8f 83       	std	Y+7, r24	; 0x07
    2b66:	fb 01       	movw	r30, r22
    2b68:	81 85       	ldd	r24, Z+9	; 0x09
    2b6a:	88 87       	std	Y+8, r24	; 0x08
    2b6c:	83 85       	ldd	r24, Z+11	; 0x0b
    2b6e:	8b 87       	std	Y+11, r24	; 0x0b
    2b70:	84 85       	ldd	r24, Z+12	; 0x0c
    2b72:	8c 87       	std	Y+12, r24	; 0x0c
    2b74:	86 85       	ldd	r24, Z+14	; 0x0e
    2b76:	8e 87       	std	Y+14, r24	; 0x0e
    2b78:	87 85       	ldd	r24, Z+15	; 0x0f
    2b7a:	8f 87       	std	Y+15, r24	; 0x0f
    2b7c:	81 89       	ldd	r24, Z+17	; 0x11
    2b7e:	89 8b       	std	Y+17, r24	; 0x11
    2b80:	82 89       	ldd	r24, Z+18	; 0x12
    2b82:	8a 8b       	std	Y+18, r24	; 0x12
    2b84:	80 81       	ld	r24, Z
    2b86:	83 35       	cpi	r24, 0x53	; 83
    2b88:	31 f4       	brne	.+12     	; 0x2b96 <mcp794xx_get_compile_time_date+0x140>
    2b8a:	91 81       	ldd	r25, Z+1	; 0x01
    2b8c:	95 37       	cpi	r25, 0x75	; 117
    2b8e:	19 f4       	brne	.+6      	; 0x2b96 <mcp794xx_get_compile_time_date+0x140>
    2b90:	92 81       	ldd	r25, Z+2	; 0x02
    2b92:	9e 36       	cpi	r25, 0x6E	; 110
    2b94:	19 f1       	breq	.+70     	; 0x2bdc <mcp794xx_get_compile_time_date+0x186>
    2b96:	8d 34       	cpi	r24, 0x4D	; 77
    2b98:	19 f1       	breq	.+70     	; 0x2be0 <mcp794xx_get_compile_time_date+0x18a>
    2b9a:	84 35       	cpi	r24, 0x54	; 84
    2b9c:	39 f4       	brne	.+14     	; 0x2bac <mcp794xx_get_compile_time_date+0x156>
    2b9e:	fb 01       	movw	r30, r22
    2ba0:	91 81       	ldd	r25, Z+1	; 0x01
    2ba2:	95 37       	cpi	r25, 0x75	; 117
    2ba4:	19 f4       	brne	.+6      	; 0x2bac <mcp794xx_get_compile_time_date+0x156>
    2ba6:	92 81       	ldd	r25, Z+2	; 0x02
    2ba8:	95 36       	cpi	r25, 0x65	; 101
    2baa:	e1 f0       	breq	.+56     	; 0x2be4 <mcp794xx_get_compile_time_date+0x18e>
    2bac:	87 35       	cpi	r24, 0x57	; 87
    2bae:	e1 f0       	breq	.+56     	; 0x2be8 <mcp794xx_get_compile_time_date+0x192>
    2bb0:	84 35       	cpi	r24, 0x54	; 84
    2bb2:	39 f4       	brne	.+14     	; 0x2bc2 <mcp794xx_get_compile_time_date+0x16c>
    2bb4:	fb 01       	movw	r30, r22
    2bb6:	91 81       	ldd	r25, Z+1	; 0x01
    2bb8:	98 36       	cpi	r25, 0x68	; 104
    2bba:	19 f4       	brne	.+6      	; 0x2bc2 <mcp794xx_get_compile_time_date+0x16c>
    2bbc:	92 81       	ldd	r25, Z+2	; 0x02
    2bbe:	95 37       	cpi	r25, 0x75	; 117
    2bc0:	a9 f0       	breq	.+42     	; 0x2bec <mcp794xx_get_compile_time_date+0x196>
    2bc2:	86 34       	cpi	r24, 0x46	; 70
    2bc4:	a9 f0       	breq	.+42     	; 0x2bf0 <mcp794xx_get_compile_time_date+0x19a>
    2bc6:	83 35       	cpi	r24, 0x53	; 83
    2bc8:	a9 f4       	brne	.+42     	; 0x2bf4 <mcp794xx_get_compile_time_date+0x19e>
    2bca:	fb 01       	movw	r30, r22
    2bcc:	81 81       	ldd	r24, Z+1	; 0x01
    2bce:	81 36       	cpi	r24, 0x61	; 97
    2bd0:	99 f4       	brne	.+38     	; 0x2bf8 <mcp794xx_get_compile_time_date+0x1a2>
    2bd2:	82 81       	ldd	r24, Z+2	; 0x02
    2bd4:	84 37       	cpi	r24, 0x74	; 116
    2bd6:	91 f0       	breq	.+36     	; 0x2bfc <mcp794xx_get_compile_time_date+0x1a6>
    2bd8:	8f e3       	ldi	r24, 0x3F	; 63
    2bda:	11 c0       	rjmp	.+34     	; 0x2bfe <mcp794xx_get_compile_time_date+0x1a8>
    2bdc:	81 e3       	ldi	r24, 0x31	; 49
    2bde:	0f c0       	rjmp	.+30     	; 0x2bfe <mcp794xx_get_compile_time_date+0x1a8>
    2be0:	82 e3       	ldi	r24, 0x32	; 50
    2be2:	0d c0       	rjmp	.+26     	; 0x2bfe <mcp794xx_get_compile_time_date+0x1a8>
    2be4:	83 e3       	ldi	r24, 0x33	; 51
    2be6:	0b c0       	rjmp	.+22     	; 0x2bfe <mcp794xx_get_compile_time_date+0x1a8>
    2be8:	84 e3       	ldi	r24, 0x34	; 52
    2bea:	09 c0       	rjmp	.+18     	; 0x2bfe <mcp794xx_get_compile_time_date+0x1a8>
    2bec:	85 e3       	ldi	r24, 0x35	; 53
    2bee:	07 c0       	rjmp	.+14     	; 0x2bfe <mcp794xx_get_compile_time_date+0x1a8>
    2bf0:	86 e3       	ldi	r24, 0x36	; 54
    2bf2:	05 c0       	rjmp	.+10     	; 0x2bfe <mcp794xx_get_compile_time_date+0x1a8>
    2bf4:	8f e3       	ldi	r24, 0x3F	; 63
    2bf6:	03 c0       	rjmp	.+6      	; 0x2bfe <mcp794xx_get_compile_time_date+0x1a8>
    2bf8:	8f e3       	ldi	r24, 0x3F	; 63
    2bfa:	01 c0       	rjmp	.+2      	; 0x2bfe <mcp794xx_get_compile_time_date+0x1a8>
    2bfc:	87 e3       	ldi	r24, 0x37	; 55
    2bfe:	8a 01       	movw	r16, r20
    2c00:	8a 87       	std	Y+10, r24	; 0x0a
    2c02:	ce 01       	movw	r24, r28
    2c04:	01 96       	adiw	r24, 0x01	; 1
    2c06:	0e 94 0c 29 	call	0x5218	; 0x5218 <atoi>
    2c0a:	f8 01       	movw	r30, r16
    2c0c:	80 83       	st	Z, r24
    2c0e:	91 83       	std	Z+1, r25	; 0x01
    2c10:	ce 01       	movw	r24, r28
    2c12:	04 96       	adiw	r24, 0x04	; 4
    2c14:	0e 94 0c 29 	call	0x5218	; 0x5218 <atoi>
    2c18:	f8 01       	movw	r30, r16
    2c1a:	86 83       	std	Z+6, r24	; 0x06
    2c1c:	ce 01       	movw	r24, r28
    2c1e:	07 96       	adiw	r24, 0x07	; 7
    2c20:	0e 94 0c 29 	call	0x5218	; 0x5218 <atoi>
    2c24:	f8 01       	movw	r30, r16
    2c26:	82 83       	std	Z+2, r24	; 0x02
    2c28:	ce 01       	movw	r24, r28
    2c2a:	0a 96       	adiw	r24, 0x0a	; 10
    2c2c:	0e 94 0c 29 	call	0x5218	; 0x5218 <atoi>
    2c30:	f8 01       	movw	r30, r16
    2c32:	87 83       	std	Z+7, r24	; 0x07
    2c34:	ce 01       	movw	r24, r28
    2c36:	0b 96       	adiw	r24, 0x0b	; 11
    2c38:	0e 94 0c 29 	call	0x5218	; 0x5218 <atoi>
    2c3c:	e8 2e       	mov	r14, r24
    2c3e:	f8 01       	movw	r30, r16
    2c40:	83 83       	std	Z+3, r24	; 0x03
    2c42:	ce 01       	movw	r24, r28
    2c44:	0e 96       	adiw	r24, 0x0e	; 14
    2c46:	0e 94 0c 29 	call	0x5218	; 0x5218 <atoi>
    2c4a:	f8 2e       	mov	r15, r24
    2c4c:	f8 01       	movw	r30, r16
    2c4e:	84 83       	std	Z+4, r24	; 0x04
    2c50:	ce 01       	movw	r24, r28
    2c52:	41 96       	adiw	r24, 0x11	; 17
    2c54:	0e 94 0c 29 	call	0x5218	; 0x5218 <atoi>
    2c58:	f8 01       	movw	r30, r16
    2c5a:	85 83       	std	Z+5, r24	; 0x05
    2c5c:	8d 32       	cpi	r24, 0x2D	; 45
    2c5e:	20 f4       	brcc	.+8      	; 0x2c68 <mcp794xx_get_compile_time_date+0x212>
    2c60:	81 5f       	subi	r24, 0xF1	; 241
    2c62:	85 83       	std	Z+5, r24	; 0x05
    2c64:	80 e0       	ldi	r24, 0x00	; 0
    2c66:	14 c0       	rjmp	.+40     	; 0x2c90 <mcp794xx_get_compile_time_date+0x23a>
    2c68:	8d 52       	subi	r24, 0x2D	; 45
    2c6a:	f8 01       	movw	r30, r16
    2c6c:	85 83       	std	Z+5, r24	; 0x05
    2c6e:	f9 e3       	ldi	r31, 0x39	; 57
    2c70:	ff 15       	cp	r31, r15
    2c72:	28 f0       	brcs	.+10     	; 0x2c7e <mcp794xx_get_compile_time_date+0x228>
    2c74:	f3 94       	inc	r15
    2c76:	f8 01       	movw	r30, r16
    2c78:	f4 82       	std	Z+4, r15	; 0x04
    2c7a:	80 e0       	ldi	r24, 0x00	; 0
    2c7c:	09 c0       	rjmp	.+18     	; 0x2c90 <mcp794xx_get_compile_time_date+0x23a>
    2c7e:	e3 94       	inc	r14
    2c80:	f8 01       	movw	r30, r16
    2c82:	e3 82       	std	Z+3, r14	; 0x03
    2c84:	14 82       	std	Z+4, r1	; 0x04
    2c86:	80 e0       	ldi	r24, 0x00	; 0
    2c88:	03 c0       	rjmp	.+6      	; 0x2c90 <mcp794xx_get_compile_time_date+0x23a>
    2c8a:	82 e0       	ldi	r24, 0x02	; 2
    2c8c:	01 c0       	rjmp	.+2      	; 0x2c90 <mcp794xx_get_compile_time_date+0x23a>
    2c8e:	83 e0       	ldi	r24, 0x03	; 3
    2c90:	63 96       	adiw	r28, 0x13	; 19
    2c92:	cd bf       	out	0x3d, r28	; 61
    2c94:	de bf       	out	0x3e, r29	; 62
    2c96:	df 91       	pop	r29
    2c98:	cf 91       	pop	r28
    2c9a:	1f 91       	pop	r17
    2c9c:	0f 91       	pop	r16
    2c9e:	ff 90       	pop	r15
    2ca0:	ef 90       	pop	r14
    2ca2:	08 95       	ret

00002ca4 <mcp794xx_set_countdown_interrupt_enable_status>:
    2ca4:	0f 93       	push	r16
    2ca6:	1f 93       	push	r17
    2ca8:	cf 93       	push	r28
    2caa:	df 93       	push	r29
    2cac:	00 97       	sbiw	r24, 0x00	; 0
    2cae:	29 f1       	breq	.+74     	; 0x2cfa <mcp794xx_set_countdown_interrupt_enable_status+0x56>
    2cb0:	fc 01       	movw	r30, r24
    2cb2:	11 89       	ldd	r17, Z+17	; 0x11
    2cb4:	11 30       	cpi	r17, 0x01	; 1
    2cb6:	19 f5       	brne	.+70     	; 0x2cfe <mcp794xx_set_countdown_interrupt_enable_status+0x5a>
    2cb8:	06 2f       	mov	r16, r22
    2cba:	ec 01       	movw	r28, r24
    2cbc:	40 e0       	ldi	r20, 0x00	; 0
    2cbe:	60 e0       	ldi	r22, 0x00	; 0
    2cc0:	0e 94 62 0b 	call	0x16c4	; 0x16c4 <mcp794xx_set_alarm_enable_status>
    2cc4:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    2cc8:	88 23       	and	r24, r24
    2cca:	39 f0       	breq	.+14     	; 0x2cda <mcp794xx_set_countdown_interrupt_enable_status+0x36>
    2ccc:	67 e3       	ldi	r22, 0x37	; 55
    2cce:	76 ea       	ldi	r23, 0xA6	; 166
    2cd0:	ce 01       	movw	r24, r28
    2cd2:	0e 94 3a 06 	call	0xc74	; 0xc74 <a_mcp794xx_print_error_msg>
    2cd6:	81 2f       	mov	r24, r17
    2cd8:	13 c0       	rjmp	.+38     	; 0x2d00 <mcp794xx_set_countdown_interrupt_enable_status+0x5c>
    2cda:	40 2f       	mov	r20, r16
    2cdc:	61 e0       	ldi	r22, 0x01	; 1
    2cde:	ce 01       	movw	r24, r28
    2ce0:	0e 94 62 0b 	call	0x16c4	; 0x16c4 <mcp794xx_set_alarm_enable_status>
    2ce4:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    2ce8:	88 23       	and	r24, r24
    2cea:	51 f0       	breq	.+20     	; 0x2d00 <mcp794xx_set_countdown_interrupt_enable_status+0x5c>
    2cec:	65 e6       	ldi	r22, 0x65	; 101
    2cee:	76 ea       	ldi	r23, 0xA6	; 166
    2cf0:	ce 01       	movw	r24, r28
    2cf2:	0e 94 3a 06 	call	0xc74	; 0xc74 <a_mcp794xx_print_error_msg>
    2cf6:	81 2f       	mov	r24, r17
    2cf8:	03 c0       	rjmp	.+6      	; 0x2d00 <mcp794xx_set_countdown_interrupt_enable_status+0x5c>
    2cfa:	82 e0       	ldi	r24, 0x02	; 2
    2cfc:	01 c0       	rjmp	.+2      	; 0x2d00 <mcp794xx_set_countdown_interrupt_enable_status+0x5c>
    2cfe:	83 e0       	ldi	r24, 0x03	; 3
    2d00:	df 91       	pop	r29
    2d02:	cf 91       	pop	r28
    2d04:	1f 91       	pop	r17
    2d06:	0f 91       	pop	r16
    2d08:	08 95       	ret

00002d0a <mcp794xx_set_countdown_interrupt_time>:
    2d0a:	cf 92       	push	r12
    2d0c:	df 92       	push	r13
    2d0e:	ff 92       	push	r15
    2d10:	0f 93       	push	r16
    2d12:	1f 93       	push	r17
    2d14:	cf 93       	push	r28
    2d16:	df 93       	push	r29
    2d18:	cd b7       	in	r28, 0x3d	; 61
    2d1a:	de b7       	in	r29, 0x3e	; 62
    2d1c:	2e 97       	sbiw	r28, 0x0e	; 14
    2d1e:	cd bf       	out	0x3d, r28	; 61
    2d20:	de bf       	out	0x3e, r29	; 62
    2d22:	00 97       	sbiw	r24, 0x00	; 0
    2d24:	09 f4       	brne	.+2      	; 0x2d28 <mcp794xx_set_countdown_interrupt_time+0x1e>
    2d26:	8a c0       	rjmp	.+276    	; 0x2e3c <mcp794xx_set_countdown_interrupt_time+0x132>
    2d28:	fc 01       	movw	r30, r24
    2d2a:	21 89       	ldd	r18, Z+17	; 0x11
    2d2c:	21 30       	cpi	r18, 0x01	; 1
    2d2e:	09 f0       	breq	.+2      	; 0x2d32 <mcp794xx_set_countdown_interrupt_time+0x28>
    2d30:	87 c0       	rjmp	.+270    	; 0x2e40 <mcp794xx_set_countdown_interrupt_time+0x136>
    2d32:	f4 2e       	mov	r15, r20
    2d34:	6b 01       	movw	r12, r22
    2d36:	8c 01       	movw	r16, r24
    2d38:	f2 e0       	ldi	r31, 0x02	; 2
    2d3a:	f4 17       	cp	r31, r20
    2d3c:	30 f4       	brcc	.+12     	; 0x2d4a <mcp794xx_set_countdown_interrupt_time+0x40>
    2d3e:	6d e7       	ldi	r22, 0x7D	; 125
    2d40:	76 ea       	ldi	r23, 0xA6	; 166
    2d42:	0e 94 3a 06 	call	0xc74	; 0xc74 <a_mcp794xx_print_error_msg>
    2d46:	84 e0       	ldi	r24, 0x04	; 4
    2d48:	7c c0       	rjmp	.+248    	; 0x2e42 <mcp794xx_set_countdown_interrupt_time+0x138>
    2d4a:	61 e0       	ldi	r22, 0x01	; 1
    2d4c:	0e 94 e7 10 	call	0x21ce	; 0x21ce <mcp794xx_clr_alarm_interrupt_flag>
    2d50:	be 01       	movw	r22, r28
    2d52:	6f 5f       	subi	r22, 0xFF	; 255
    2d54:	7f 4f       	sbci	r23, 0xFF	; 255
    2d56:	c8 01       	movw	r24, r16
    2d58:	0e 94 07 07 	call	0xe0e	; 0xe0e <mcp794xx_get_time_and_date>
    2d5c:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    2d60:	88 23       	and	r24, r24
    2d62:	41 f0       	breq	.+16     	; 0x2d74 <mcp794xx_set_countdown_interrupt_time+0x6a>
    2d64:	64 ea       	ldi	r22, 0xA4	; 164
    2d66:	76 ea       	ldi	r23, 0xA6	; 166
    2d68:	c8 01       	movw	r24, r16
    2d6a:	0e 94 3a 06 	call	0xc74	; 0xc74 <a_mcp794xx_print_error_msg>
    2d6e:	80 91 b4 28 	lds	r24, 0x28B4	; 0x8028b4 <err>
    2d72:	67 c0       	rjmp	.+206    	; 0x2e42 <mcp794xx_set_countdown_interrupt_time+0x138>
    2d74:	ae 01       	movw	r20, r28
    2d76:	45 5f       	subi	r20, 0xF5	; 245
    2d78:	5f 4f       	sbci	r21, 0xFF	; 255
    2d7a:	be 01       	movw	r22, r28
    2d7c:	6f 5f       	subi	r22, 0xFF	; 255
    2d7e:	7f 4f       	sbci	r23, 0xFF	; 255
    2d80:	c8 01       	movw	r24, r16
    2d82:	0e 94 74 13 	call	0x26e8	; 0x26e8 <mcp794xx_read_epoch_unix_time_stamp>
    2d86:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    2d8a:	81 11       	cpse	r24, r1
    2d8c:	5a c0       	rjmp	.+180    	; 0x2e42 <mcp794xx_set_countdown_interrupt_time+0x138>
    2d8e:	81 e0       	ldi	r24, 0x01	; 1
    2d90:	f8 16       	cp	r15, r24
    2d92:	99 f0       	breq	.+38     	; 0x2dba <mcp794xx_set_countdown_interrupt_time+0xb0>
    2d94:	f8 16       	cp	r15, r24
    2d96:	20 f0       	brcs	.+8      	; 0x2da0 <mcp794xx_set_countdown_interrupt_time+0x96>
    2d98:	e2 e0       	ldi	r30, 0x02	; 2
    2d9a:	fe 16       	cp	r15, r30
    2d9c:	09 f1       	breq	.+66     	; 0x2de0 <mcp794xx_set_countdown_interrupt_time+0xd6>
    2d9e:	35 c0       	rjmp	.+106    	; 0x2e0a <mcp794xx_set_countdown_interrupt_time+0x100>
    2da0:	8b 85       	ldd	r24, Y+11	; 0x0b
    2da2:	9c 85       	ldd	r25, Y+12	; 0x0c
    2da4:	ad 85       	ldd	r26, Y+13	; 0x0d
    2da6:	be 85       	ldd	r27, Y+14	; 0x0e
    2da8:	8c 0d       	add	r24, r12
    2daa:	9d 1d       	adc	r25, r13
    2dac:	a1 1d       	adc	r26, r1
    2dae:	b1 1d       	adc	r27, r1
    2db0:	8b 87       	std	Y+11, r24	; 0x0b
    2db2:	9c 87       	std	Y+12, r25	; 0x0c
    2db4:	ad 87       	std	Y+13, r26	; 0x0d
    2db6:	be 87       	std	Y+14, r27	; 0x0e
    2db8:	28 c0       	rjmp	.+80     	; 0x2e0a <mcp794xx_set_countdown_interrupt_time+0x100>
    2dba:	8c e3       	ldi	r24, 0x3C	; 60
    2dbc:	8c 9d       	mul	r24, r12
    2dbe:	90 01       	movw	r18, r0
    2dc0:	8d 9d       	mul	r24, r13
    2dc2:	30 0d       	add	r19, r0
    2dc4:	11 24       	eor	r1, r1
    2dc6:	8b 85       	ldd	r24, Y+11	; 0x0b
    2dc8:	9c 85       	ldd	r25, Y+12	; 0x0c
    2dca:	ad 85       	ldd	r26, Y+13	; 0x0d
    2dcc:	be 85       	ldd	r27, Y+14	; 0x0e
    2dce:	82 0f       	add	r24, r18
    2dd0:	93 1f       	adc	r25, r19
    2dd2:	a1 1d       	adc	r26, r1
    2dd4:	b1 1d       	adc	r27, r1
    2dd6:	8b 87       	std	Y+11, r24	; 0x0b
    2dd8:	9c 87       	std	Y+12, r25	; 0x0c
    2dda:	ad 87       	std	Y+13, r26	; 0x0d
    2ddc:	be 87       	std	Y+14, r27	; 0x0e
    2dde:	15 c0       	rjmp	.+42     	; 0x2e0a <mcp794xx_set_countdown_interrupt_time+0x100>
    2de0:	80 e1       	ldi	r24, 0x10	; 16
    2de2:	9e e0       	ldi	r25, 0x0E	; 14
    2de4:	c8 9e       	mul	r12, r24
    2de6:	90 01       	movw	r18, r0
    2de8:	c9 9e       	mul	r12, r25
    2dea:	30 0d       	add	r19, r0
    2dec:	d8 9e       	mul	r13, r24
    2dee:	30 0d       	add	r19, r0
    2df0:	11 24       	eor	r1, r1
    2df2:	8b 85       	ldd	r24, Y+11	; 0x0b
    2df4:	9c 85       	ldd	r25, Y+12	; 0x0c
    2df6:	ad 85       	ldd	r26, Y+13	; 0x0d
    2df8:	be 85       	ldd	r27, Y+14	; 0x0e
    2dfa:	82 0f       	add	r24, r18
    2dfc:	93 1f       	adc	r25, r19
    2dfe:	a1 1d       	adc	r26, r1
    2e00:	b1 1d       	adc	r27, r1
    2e02:	8b 87       	std	Y+11, r24	; 0x0b
    2e04:	9c 87       	std	Y+12, r25	; 0x0c
    2e06:	ad 87       	std	Y+13, r26	; 0x0d
    2e08:	be 87       	std	Y+14, r27	; 0x0e
    2e0a:	4b 85       	ldd	r20, Y+11	; 0x0b
    2e0c:	5c 85       	ldd	r21, Y+12	; 0x0c
    2e0e:	6d 85       	ldd	r22, Y+13	; 0x0d
    2e10:	7e 85       	ldd	r23, Y+14	; 0x0e
    2e12:	9e 01       	movw	r18, r28
    2e14:	2f 5f       	subi	r18, 0xFF	; 255
    2e16:	3f 4f       	sbci	r19, 0xFF	; 255
    2e18:	c8 01       	movw	r24, r16
    2e1a:	0e 94 0b 14 	call	0x2816	; 0x2816 <mcp794xx_convert_epoch_unix_time_stamp>
    2e1e:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    2e22:	81 11       	cpse	r24, r1
    2e24:	0e c0       	rjmp	.+28     	; 0x2e42 <mcp794xx_set_countdown_interrupt_time+0x138>
    2e26:	9e 01       	movw	r18, r28
    2e28:	2f 5f       	subi	r18, 0xFF	; 255
    2e2a:	3f 4f       	sbci	r19, 0xFF	; 255
    2e2c:	47 e0       	ldi	r20, 0x07	; 7
    2e2e:	61 e0       	ldi	r22, 0x01	; 1
    2e30:	c8 01       	movw	r24, r16
    2e32:	0e 94 b2 0e 	call	0x1d64	; 0x1d64 <mcp794xx_set_alarm>
    2e36:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    2e3a:	03 c0       	rjmp	.+6      	; 0x2e42 <mcp794xx_set_countdown_interrupt_time+0x138>
    2e3c:	82 e0       	ldi	r24, 0x02	; 2
    2e3e:	01 c0       	rjmp	.+2      	; 0x2e42 <mcp794xx_set_countdown_interrupt_time+0x138>
    2e40:	83 e0       	ldi	r24, 0x03	; 3
    2e42:	2e 96       	adiw	r28, 0x0e	; 14
    2e44:	cd bf       	out	0x3d, r28	; 61
    2e46:	de bf       	out	0x3e, r29	; 62
    2e48:	df 91       	pop	r29
    2e4a:	cf 91       	pop	r28
    2e4c:	1f 91       	pop	r17
    2e4e:	0f 91       	pop	r16
    2e50:	ff 90       	pop	r15
    2e52:	df 90       	pop	r13
    2e54:	cf 90       	pop	r12
    2e56:	08 95       	ret

00002e58 <mcp794xx_uid_read>:
    2e58:	8f 92       	push	r8
    2e5a:	9f 92       	push	r9
    2e5c:	af 92       	push	r10
    2e5e:	bf 92       	push	r11
    2e60:	cf 92       	push	r12
    2e62:	df 92       	push	r13
    2e64:	ef 92       	push	r14
    2e66:	ff 92       	push	r15
    2e68:	0f 93       	push	r16
    2e6a:	1f 93       	push	r17
    2e6c:	cf 93       	push	r28
    2e6e:	df 93       	push	r29
    2e70:	cd b7       	in	r28, 0x3d	; 61
    2e72:	de b7       	in	r29, 0x3e	; 62
    2e74:	28 97       	sbiw	r28, 0x08	; 8
    2e76:	cd bf       	out	0x3d, r28	; 61
    2e78:	de bf       	out	0x3e, r29	; 62
    2e7a:	00 97       	sbiw	r24, 0x00	; 0
    2e7c:	09 f4       	brne	.+2      	; 0x2e80 <mcp794xx_uid_read+0x28>
    2e7e:	a2 c0       	rjmp	.+324    	; 0x2fc4 <mcp794xx_uid_read+0x16c>
    2e80:	dc 01       	movw	r26, r24
    2e82:	51 96       	adiw	r26, 0x11	; 17
    2e84:	1c 91       	ld	r17, X
    2e86:	11 30       	cpi	r17, 0x01	; 1
    2e88:	09 f0       	breq	.+2      	; 0x2e8c <mcp794xx_uid_read+0x34>
    2e8a:	9e c0       	rjmp	.+316    	; 0x2fc8 <mcp794xx_uid_read+0x170>
    2e8c:	fe 01       	movw	r30, r28
    2e8e:	31 96       	adiw	r30, 0x01	; 1
    2e90:	28 e0       	ldi	r18, 0x08	; 8
    2e92:	df 01       	movw	r26, r30
    2e94:	1d 92       	st	X+, r1
    2e96:	2a 95       	dec	r18
    2e98:	e9 f7       	brne	.-6      	; 0x2e94 <mcp794xx_uid_read+0x3c>
    2e9a:	fc 01       	movw	r30, r24
    2e9c:	00 89       	ldd	r16, Z+16	; 0x10
    2e9e:	80 2e       	mov	r8, r16
    2ea0:	91 2c       	mov	r9, r1
    2ea2:	f8 e0       	ldi	r31, 0x08	; 8
    2ea4:	8f 16       	cp	r8, r31
    2ea6:	91 04       	cpc	r9, r1
    2ea8:	08 f0       	brcs	.+2      	; 0x2eac <mcp794xx_uid_read+0x54>
    2eaa:	90 c0       	rjmp	.+288    	; 0x2fcc <mcp794xx_uid_read+0x174>
    2eac:	6b 01       	movw	r12, r22
    2eae:	7c 01       	movw	r14, r24
    2eb0:	f4 01       	movw	r30, r8
    2eb2:	e5 5a       	subi	r30, 0xA5	; 165
    2eb4:	ff 4f       	sbci	r31, 0xFF	; 255
    2eb6:	0c 94 7e 27 	jmp	0x4efc	; 0x4efc <__tablejump2__>
    2eba:	6f eb       	ldi	r22, 0xBF	; 191
    2ebc:	76 ea       	ldi	r23, 0xA6	; 166
    2ebe:	0e 94 3a 06 	call	0xc74	; 0xc74 <a_mcp794xx_print_error_msg>
    2ec2:	85 c0       	rjmp	.+266    	; 0x2fce <mcp794xx_uid_read+0x176>
    2ec4:	26 e0       	ldi	r18, 0x06	; 6
    2ec6:	ae 01       	movw	r20, r28
    2ec8:	4f 5f       	subi	r20, 0xFF	; 255
    2eca:	5f 4f       	sbci	r21, 0xFF	; 255
    2ecc:	62 ef       	ldi	r22, 0xF2	; 242
    2ece:	70 e0       	ldi	r23, 0x00	; 0
    2ed0:	0e 94 be 05 	call	0xb7c	; 0xb7c <eeprom_mcp794xx_i2c_read>
    2ed4:	18 2f       	mov	r17, r24
    2ed6:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    2eda:	88 23       	and	r24, r24
    2edc:	39 f0       	breq	.+14     	; 0x2eec <mcp794xx_uid_read+0x94>
    2ede:	68 ef       	ldi	r22, 0xF8	; 248
    2ee0:	76 ea       	ldi	r23, 0xA6	; 166
    2ee2:	c7 01       	movw	r24, r14
    2ee4:	0e 94 3a 06 	call	0xc74	; 0xc74 <a_mcp794xx_print_error_msg>
    2ee8:	10 2f       	mov	r17, r16
    2eea:	71 c0       	rjmp	.+226    	; 0x2fce <mcp794xx_uid_read+0x176>
    2eec:	86 e0       	ldi	r24, 0x06	; 6
    2eee:	fe 01       	movw	r30, r28
    2ef0:	31 96       	adiw	r30, 0x01	; 1
    2ef2:	d6 01       	movw	r26, r12
    2ef4:	01 90       	ld	r0, Z+
    2ef6:	0d 92       	st	X+, r0
    2ef8:	8a 95       	dec	r24
    2efa:	e1 f7       	brne	.-8      	; 0x2ef4 <mcp794xx_uid_read+0x9c>
    2efc:	68 c0       	rjmp	.+208    	; 0x2fce <mcp794xx_uid_read+0x176>
    2efe:	28 e0       	ldi	r18, 0x08	; 8
    2f00:	ae 01       	movw	r20, r28
    2f02:	4f 5f       	subi	r20, 0xFF	; 255
    2f04:	5f 4f       	sbci	r21, 0xFF	; 255
    2f06:	60 ef       	ldi	r22, 0xF0	; 240
    2f08:	70 e0       	ldi	r23, 0x00	; 0
    2f0a:	0e 94 be 05 	call	0xb7c	; 0xb7c <eeprom_mcp794xx_i2c_read>
    2f0e:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    2f12:	88 23       	and	r24, r24
    2f14:	31 f0       	breq	.+12     	; 0x2f22 <mcp794xx_uid_read+0xca>
    2f16:	68 ef       	ldi	r22, 0xF8	; 248
    2f18:	76 ea       	ldi	r23, 0xA6	; 166
    2f1a:	c7 01       	movw	r24, r14
    2f1c:	0e 94 3a 06 	call	0xc74	; 0xc74 <a_mcp794xx_print_error_msg>
    2f20:	56 c0       	rjmp	.+172    	; 0x2fce <mcp794xx_uid_read+0x176>
    2f22:	98 e0       	ldi	r25, 0x08	; 8
    2f24:	fe 01       	movw	r30, r28
    2f26:	31 96       	adiw	r30, 0x01	; 1
    2f28:	d6 01       	movw	r26, r12
    2f2a:	01 90       	ld	r0, Z+
    2f2c:	0d 92       	st	X+, r0
    2f2e:	9a 95       	dec	r25
    2f30:	e1 f7       	brne	.-8      	; 0x2f2a <mcp794xx_uid_read+0xd2>
    2f32:	18 2f       	mov	r17, r24
    2f34:	4c c0       	rjmp	.+152    	; 0x2fce <mcp794xx_uid_read+0x176>
    2f36:	6b e0       	ldi	r22, 0x0B	; 11
    2f38:	77 ea       	ldi	r23, 0xA7	; 167
    2f3a:	0e 94 3a 06 	call	0xc74	; 0xc74 <a_mcp794xx_print_error_msg>
    2f3e:	47 c0       	rjmp	.+142    	; 0x2fce <mcp794xx_uid_read+0x176>
    2f40:	64 e4       	ldi	r22, 0x44	; 68
    2f42:	77 ea       	ldi	r23, 0xA7	; 167
    2f44:	0e 94 3a 06 	call	0xc74	; 0xc74 <a_mcp794xx_print_error_msg>
    2f48:	42 c0       	rjmp	.+132    	; 0x2fce <mcp794xx_uid_read+0x176>
    2f4a:	6d e7       	ldi	r22, 0x7D	; 125
    2f4c:	77 ea       	ldi	r23, 0xA7	; 167
    2f4e:	0e 94 3a 06 	call	0xc74	; 0xc74 <a_mcp794xx_print_error_msg>
    2f52:	3d c0       	rjmp	.+122    	; 0x2fce <mcp794xx_uid_read+0x176>
    2f54:	26 e0       	ldi	r18, 0x06	; 6
    2f56:	ae 01       	movw	r20, r28
    2f58:	4f 5f       	subi	r20, 0xFF	; 255
    2f5a:	5f 4f       	sbci	r21, 0xFF	; 255
    2f5c:	62 ef       	ldi	r22, 0xF2	; 242
    2f5e:	70 e0       	ldi	r23, 0x00	; 0
    2f60:	0e 94 be 05 	call	0xb7c	; 0xb7c <eeprom_mcp794xx_i2c_read>
    2f64:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    2f68:	88 23       	and	r24, r24
    2f6a:	31 f0       	breq	.+12     	; 0x2f78 <mcp794xx_uid_read+0x120>
    2f6c:	68 ef       	ldi	r22, 0xF8	; 248
    2f6e:	76 ea       	ldi	r23, 0xA6	; 166
    2f70:	c7 01       	movw	r24, r14
    2f72:	0e 94 3a 06 	call	0xc74	; 0xc74 <a_mcp794xx_print_error_msg>
    2f76:	2b c0       	rjmp	.+86     	; 0x2fce <mcp794xx_uid_read+0x176>
    2f78:	96 e0       	ldi	r25, 0x06	; 6
    2f7a:	fe 01       	movw	r30, r28
    2f7c:	31 96       	adiw	r30, 0x01	; 1
    2f7e:	d6 01       	movw	r26, r12
    2f80:	01 90       	ld	r0, Z+
    2f82:	0d 92       	st	X+, r0
    2f84:	9a 95       	dec	r25
    2f86:	e1 f7       	brne	.-8      	; 0x2f80 <mcp794xx_uid_read+0x128>
    2f88:	18 2f       	mov	r17, r24
    2f8a:	21 c0       	rjmp	.+66     	; 0x2fce <mcp794xx_uid_read+0x176>
    2f8c:	28 e0       	ldi	r18, 0x08	; 8
    2f8e:	ae 01       	movw	r20, r28
    2f90:	4f 5f       	subi	r20, 0xFF	; 255
    2f92:	5f 4f       	sbci	r21, 0xFF	; 255
    2f94:	60 ef       	ldi	r22, 0xF0	; 240
    2f96:	70 e0       	ldi	r23, 0x00	; 0
    2f98:	0e 94 be 05 	call	0xb7c	; 0xb7c <eeprom_mcp794xx_i2c_read>
    2f9c:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    2fa0:	88 23       	and	r24, r24
    2fa2:	31 f0       	breq	.+12     	; 0x2fb0 <mcp794xx_uid_read+0x158>
    2fa4:	68 ef       	ldi	r22, 0xF8	; 248
    2fa6:	76 ea       	ldi	r23, 0xA6	; 166
    2fa8:	c7 01       	movw	r24, r14
    2faa:	0e 94 3a 06 	call	0xc74	; 0xc74 <a_mcp794xx_print_error_msg>
    2fae:	0f c0       	rjmp	.+30     	; 0x2fce <mcp794xx_uid_read+0x176>
    2fb0:	98 e0       	ldi	r25, 0x08	; 8
    2fb2:	fe 01       	movw	r30, r28
    2fb4:	31 96       	adiw	r30, 0x01	; 1
    2fb6:	d6 01       	movw	r26, r12
    2fb8:	01 90       	ld	r0, Z+
    2fba:	0d 92       	st	X+, r0
    2fbc:	9a 95       	dec	r25
    2fbe:	e1 f7       	brne	.-8      	; 0x2fb8 <mcp794xx_uid_read+0x160>
    2fc0:	18 2f       	mov	r17, r24
    2fc2:	05 c0       	rjmp	.+10     	; 0x2fce <mcp794xx_uid_read+0x176>
    2fc4:	12 e0       	ldi	r17, 0x02	; 2
    2fc6:	03 c0       	rjmp	.+6      	; 0x2fce <mcp794xx_uid_read+0x176>
    2fc8:	13 e0       	ldi	r17, 0x03	; 3
    2fca:	01 c0       	rjmp	.+2      	; 0x2fce <mcp794xx_uid_read+0x176>
    2fcc:	10 e0       	ldi	r17, 0x00	; 0
    2fce:	81 2f       	mov	r24, r17
    2fd0:	28 96       	adiw	r28, 0x08	; 8
    2fd2:	cd bf       	out	0x3d, r28	; 61
    2fd4:	de bf       	out	0x3e, r29	; 62
    2fd6:	df 91       	pop	r29
    2fd8:	cf 91       	pop	r28
    2fda:	1f 91       	pop	r17
    2fdc:	0f 91       	pop	r16
    2fde:	ff 90       	pop	r15
    2fe0:	ef 90       	pop	r14
    2fe2:	df 90       	pop	r13
    2fe4:	cf 90       	pop	r12
    2fe6:	bf 90       	pop	r11
    2fe8:	af 90       	pop	r10
    2fea:	9f 90       	pop	r9
    2fec:	8f 90       	pop	r8
    2fee:	08 95       	ret

00002ff0 <mcp794xx_sram_write_byte>:
    2ff0:	1f 93       	push	r17
    2ff2:	cf 93       	push	r28
    2ff4:	df 93       	push	r29
    2ff6:	00 97       	sbiw	r24, 0x00	; 0
    2ff8:	b1 f1       	breq	.+108    	; 0x3066 <mcp794xx_sram_write_byte+0x76>
    2ffa:	fc 01       	movw	r30, r24
    2ffc:	11 89       	ldd	r17, Z+17	; 0x11
    2ffe:	11 30       	cpi	r17, 0x01	; 1
    3000:	a1 f5       	brne	.+104    	; 0x306a <mcp794xx_sram_write_byte+0x7a>
    3002:	ec 01       	movw	r28, r24
    3004:	80 ee       	ldi	r24, 0xE0	; 224
    3006:	86 0f       	add	r24, r22
    3008:	80 34       	cpi	r24, 0x40	; 64
    300a:	38 f0       	brcs	.+14     	; 0x301a <mcp794xx_sram_write_byte+0x2a>
    300c:	66 eb       	ldi	r22, 0xB6	; 182
    300e:	77 ea       	ldi	r23, 0xA7	; 167
    3010:	cf 01       	movw	r24, r30
    3012:	0e 94 3a 06 	call	0xc74	; 0xc74 <a_mcp794xx_print_error_msg>
    3016:	84 e0       	ldi	r24, 0x04	; 4
    3018:	29 c0       	rjmp	.+82     	; 0x306c <mcp794xx_sram_write_byte+0x7c>
    301a:	21 34       	cpi	r18, 0x41	; 65
    301c:	31 05       	cpc	r19, r1
    301e:	38 f0       	brcs	.+14     	; 0x302e <mcp794xx_sram_write_byte+0x3e>
    3020:	62 ed       	ldi	r22, 0xD2	; 210
    3022:	77 ea       	ldi	r23, 0xA7	; 167
    3024:	cf 01       	movw	r24, r30
    3026:	0e 94 3a 06 	call	0xc74	; 0xc74 <a_mcp794xx_print_error_msg>
    302a:	85 e0       	ldi	r24, 0x05	; 5
    302c:	1f c0       	rjmp	.+62     	; 0x306c <mcp794xx_sram_write_byte+0x7c>
    302e:	c9 01       	movw	r24, r18
    3030:	86 0f       	add	r24, r22
    3032:	91 1d       	adc	r25, r1
    3034:	80 97       	sbiw	r24, 0x20	; 32
    3036:	81 34       	cpi	r24, 0x41	; 65
    3038:	91 05       	cpc	r25, r1
    303a:	38 f0       	brcs	.+14     	; 0x304a <mcp794xx_sram_write_byte+0x5a>
    303c:	61 e0       	ldi	r22, 0x01	; 1
    303e:	78 ea       	ldi	r23, 0xA8	; 168
    3040:	cf 01       	movw	r24, r30
    3042:	0e 94 3a 06 	call	0xc74	; 0xc74 <a_mcp794xx_print_error_msg>
    3046:	85 e0       	ldi	r24, 0x05	; 5
    3048:	11 c0       	rjmp	.+34     	; 0x306c <mcp794xx_sram_write_byte+0x7c>
    304a:	cf 01       	movw	r24, r30
    304c:	0e 94 f4 05 	call	0xbe8	; 0xbe8 <sram_mcp794xx_i2c_write>
    3050:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    3054:	88 23       	and	r24, r24
    3056:	51 f0       	breq	.+20     	; 0x306c <mcp794xx_sram_write_byte+0x7c>
    3058:	62 e2       	ldi	r22, 0x22	; 34
    305a:	78 ea       	ldi	r23, 0xA8	; 168
    305c:	ce 01       	movw	r24, r28
    305e:	0e 94 3a 06 	call	0xc74	; 0xc74 <a_mcp794xx_print_error_msg>
    3062:	81 2f       	mov	r24, r17
    3064:	03 c0       	rjmp	.+6      	; 0x306c <mcp794xx_sram_write_byte+0x7c>
    3066:	82 e0       	ldi	r24, 0x02	; 2
    3068:	01 c0       	rjmp	.+2      	; 0x306c <mcp794xx_sram_write_byte+0x7c>
    306a:	83 e0       	ldi	r24, 0x03	; 3
    306c:	df 91       	pop	r29
    306e:	cf 91       	pop	r28
    3070:	1f 91       	pop	r17
    3072:	08 95       	ret

00003074 <mcp794xx_sram_read_byte>:
    3074:	1f 93       	push	r17
    3076:	cf 93       	push	r28
    3078:	df 93       	push	r29
    307a:	00 97       	sbiw	r24, 0x00	; 0
    307c:	b9 f1       	breq	.+110    	; 0x30ec <mcp794xx_sram_read_byte+0x78>
    307e:	fc 01       	movw	r30, r24
    3080:	11 89       	ldd	r17, Z+17	; 0x11
    3082:	11 30       	cpi	r17, 0x01	; 1
    3084:	a9 f5       	brne	.+106    	; 0x30f0 <mcp794xx_sram_read_byte+0x7c>
    3086:	ec 01       	movw	r28, r24
    3088:	80 ee       	ldi	r24, 0xE0	; 224
    308a:	86 0f       	add	r24, r22
    308c:	80 34       	cpi	r24, 0x40	; 64
    308e:	38 f0       	brcs	.+14     	; 0x309e <mcp794xx_sram_read_byte+0x2a>
    3090:	60 e3       	ldi	r22, 0x30	; 48
    3092:	78 ea       	ldi	r23, 0xA8	; 168
    3094:	cf 01       	movw	r24, r30
    3096:	0e 94 3a 06 	call	0xc74	; 0xc74 <a_mcp794xx_print_error_msg>
    309a:	84 e0       	ldi	r24, 0x04	; 4
    309c:	2a c0       	rjmp	.+84     	; 0x30f2 <mcp794xx_sram_read_byte+0x7e>
    309e:	21 34       	cpi	r18, 0x41	; 65
    30a0:	31 05       	cpc	r19, r1
    30a2:	38 f0       	brcs	.+14     	; 0x30b2 <mcp794xx_sram_read_byte+0x3e>
    30a4:	6b e4       	ldi	r22, 0x4B	; 75
    30a6:	78 ea       	ldi	r23, 0xA8	; 168
    30a8:	cf 01       	movw	r24, r30
    30aa:	0e 94 3a 06 	call	0xc74	; 0xc74 <a_mcp794xx_print_error_msg>
    30ae:	85 e0       	ldi	r24, 0x05	; 5
    30b0:	20 c0       	rjmp	.+64     	; 0x30f2 <mcp794xx_sram_read_byte+0x7e>
    30b2:	70 e0       	ldi	r23, 0x00	; 0
    30b4:	c9 01       	movw	r24, r18
    30b6:	86 0f       	add	r24, r22
    30b8:	97 1f       	adc	r25, r23
    30ba:	80 97       	sbiw	r24, 0x20	; 32
    30bc:	81 34       	cpi	r24, 0x41	; 65
    30be:	91 05       	cpc	r25, r1
    30c0:	38 f0       	brcs	.+14     	; 0x30d0 <mcp794xx_sram_read_byte+0x5c>
    30c2:	69 e7       	ldi	r22, 0x79	; 121
    30c4:	78 ea       	ldi	r23, 0xA8	; 168
    30c6:	cf 01       	movw	r24, r30
    30c8:	0e 94 3a 06 	call	0xc74	; 0xc74 <a_mcp794xx_print_error_msg>
    30cc:	85 e0       	ldi	r24, 0x05	; 5
    30ce:	11 c0       	rjmp	.+34     	; 0x30f2 <mcp794xx_sram_read_byte+0x7e>
    30d0:	cf 01       	movw	r24, r30
    30d2:	0e 94 42 05 	call	0xa84	; 0xa84 <rtc_mcp794xx_i2c_read>
    30d6:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    30da:	88 23       	and	r24, r24
    30dc:	51 f0       	breq	.+20     	; 0x30f2 <mcp794xx_sram_read_byte+0x7e>
    30de:	69 e9       	ldi	r22, 0x99	; 153
    30e0:	78 ea       	ldi	r23, 0xA8	; 168
    30e2:	ce 01       	movw	r24, r28
    30e4:	0e 94 3a 06 	call	0xc74	; 0xc74 <a_mcp794xx_print_error_msg>
    30e8:	81 2f       	mov	r24, r17
    30ea:	03 c0       	rjmp	.+6      	; 0x30f2 <mcp794xx_sram_read_byte+0x7e>
    30ec:	82 e0       	ldi	r24, 0x02	; 2
    30ee:	01 c0       	rjmp	.+2      	; 0x30f2 <mcp794xx_sram_read_byte+0x7e>
    30f0:	83 e0       	ldi	r24, 0x03	; 3
    30f2:	df 91       	pop	r29
    30f4:	cf 91       	pop	r28
    30f6:	1f 91       	pop	r17
    30f8:	08 95       	ret

000030fa <mcp794xx_sram_erase_selector>:
    30fa:	cf 92       	push	r12
    30fc:	df 92       	push	r13
    30fe:	ef 92       	push	r14
    3100:	ff 92       	push	r15
    3102:	0f 93       	push	r16
    3104:	1f 93       	push	r17
    3106:	cf 93       	push	r28
    3108:	df 93       	push	r29
    310a:	1f 92       	push	r1
    310c:	cd b7       	in	r28, 0x3d	; 61
    310e:	de b7       	in	r29, 0x3e	; 62
    3110:	19 82       	std	Y+1, r1	; 0x01
    3112:	00 97       	sbiw	r24, 0x00	; 0
    3114:	d9 f1       	breq	.+118    	; 0x318c <mcp794xx_sram_erase_selector+0x92>
    3116:	fc 01       	movw	r30, r24
    3118:	11 89       	ldd	r17, Z+17	; 0x11
    311a:	11 30       	cpi	r17, 0x01	; 1
    311c:	c9 f5       	brne	.+114    	; 0x3190 <mcp794xx_sram_erase_selector+0x96>
    311e:	04 2f       	mov	r16, r20
    3120:	6c 01       	movw	r12, r24
    3122:	80 ee       	ldi	r24, 0xE0	; 224
    3124:	86 0f       	add	r24, r22
    3126:	80 34       	cpi	r24, 0x40	; 64
    3128:	38 f0       	brcs	.+14     	; 0x3138 <mcp794xx_sram_erase_selector+0x3e>
    312a:	63 ea       	ldi	r22, 0xA3	; 163
    312c:	78 ea       	ldi	r23, 0xA8	; 168
    312e:	cf 01       	movw	r24, r30
    3130:	0e 94 3a 06 	call	0xc74	; 0xc74 <a_mcp794xx_print_error_msg>
    3134:	14 e0       	ldi	r17, 0x04	; 4
    3136:	2d c0       	rjmp	.+90     	; 0x3192 <mcp794xx_sram_erase_selector+0x98>
    3138:	80 ee       	ldi	r24, 0xE0	; 224
    313a:	84 0f       	add	r24, r20
    313c:	80 34       	cpi	r24, 0x40	; 64
    313e:	38 f0       	brcs	.+14     	; 0x314e <mcp794xx_sram_erase_selector+0x54>
    3140:	63 ea       	ldi	r22, 0xA3	; 163
    3142:	78 ea       	ldi	r23, 0xA8	; 168
    3144:	cf 01       	movw	r24, r30
    3146:	0e 94 3a 06 	call	0xc74	; 0xc74 <a_mcp794xx_print_error_msg>
    314a:	14 e0       	ldi	r17, 0x04	; 4
    314c:	22 c0       	rjmp	.+68     	; 0x3192 <mcp794xx_sram_erase_selector+0x98>
    314e:	e6 2e       	mov	r14, r22
    3150:	f1 2c       	mov	r15, r1
    3152:	15 c0       	rjmp	.+42     	; 0x317e <mcp794xx_sram_erase_selector+0x84>
    3154:	21 e0       	ldi	r18, 0x01	; 1
    3156:	ae 01       	movw	r20, r28
    3158:	4f 5f       	subi	r20, 0xFF	; 255
    315a:	5f 4f       	sbci	r21, 0xFF	; 255
    315c:	6e 2d       	mov	r22, r14
    315e:	c6 01       	movw	r24, r12
    3160:	0e 94 f4 05 	call	0xbe8	; 0xbe8 <sram_mcp794xx_i2c_write>
    3164:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    3168:	88 23       	and	r24, r24
    316a:	31 f0       	breq	.+12     	; 0x3178 <mcp794xx_sram_erase_selector+0x7e>
    316c:	64 ed       	ldi	r22, 0xD4	; 212
    316e:	78 ea       	ldi	r23, 0xA8	; 168
    3170:	c6 01       	movw	r24, r12
    3172:	0e 94 3a 06 	call	0xc74	; 0xc74 <a_mcp794xx_print_error_msg>
    3176:	0d c0       	rjmp	.+26     	; 0x3192 <mcp794xx_sram_erase_selector+0x98>
    3178:	ff ef       	ldi	r31, 0xFF	; 255
    317a:	ef 1a       	sub	r14, r31
    317c:	ff 0a       	sbc	r15, r31
    317e:	80 2f       	mov	r24, r16
    3180:	90 e0       	ldi	r25, 0x00	; 0
    3182:	8e 15       	cp	r24, r14
    3184:	9f 05       	cpc	r25, r15
    3186:	34 f7       	brge	.-52     	; 0x3154 <mcp794xx_sram_erase_selector+0x5a>
    3188:	10 e0       	ldi	r17, 0x00	; 0
    318a:	03 c0       	rjmp	.+6      	; 0x3192 <mcp794xx_sram_erase_selector+0x98>
    318c:	12 e0       	ldi	r17, 0x02	; 2
    318e:	01 c0       	rjmp	.+2      	; 0x3192 <mcp794xx_sram_erase_selector+0x98>
    3190:	13 e0       	ldi	r17, 0x03	; 3
    3192:	81 2f       	mov	r24, r17
    3194:	0f 90       	pop	r0
    3196:	df 91       	pop	r29
    3198:	cf 91       	pop	r28
    319a:	1f 91       	pop	r17
    319c:	0f 91       	pop	r16
    319e:	ff 90       	pop	r15
    31a0:	ef 90       	pop	r14
    31a2:	df 90       	pop	r13
    31a4:	cf 90       	pop	r12
    31a6:	08 95       	ret

000031a8 <mcp794xx_wipe_sram>:
    31a8:	ef 92       	push	r14
    31aa:	ff 92       	push	r15
    31ac:	1f 93       	push	r17
    31ae:	cf 93       	push	r28
    31b0:	df 93       	push	r29
    31b2:	cd b7       	in	r28, 0x3d	; 61
    31b4:	de b7       	in	r29, 0x3e	; 62
    31b6:	c0 54       	subi	r28, 0x40	; 64
    31b8:	d1 09       	sbc	r29, r1
    31ba:	cd bf       	out	0x3d, r28	; 61
    31bc:	de bf       	out	0x3e, r29	; 62
    31be:	fe 01       	movw	r30, r28
    31c0:	31 96       	adiw	r30, 0x01	; 1
    31c2:	20 e4       	ldi	r18, 0x40	; 64
    31c4:	df 01       	movw	r26, r30
    31c6:	1d 92       	st	X+, r1
    31c8:	2a 95       	dec	r18
    31ca:	e9 f7       	brne	.-6      	; 0x31c6 <mcp794xx_wipe_sram+0x1e>
    31cc:	00 97       	sbiw	r24, 0x00	; 0
    31ce:	b9 f0       	breq	.+46     	; 0x31fe <mcp794xx_wipe_sram+0x56>
    31d0:	fc 01       	movw	r30, r24
    31d2:	11 89       	ldd	r17, Z+17	; 0x11
    31d4:	11 30       	cpi	r17, 0x01	; 1
    31d6:	a9 f4       	brne	.+42     	; 0x3202 <mcp794xx_wipe_sram+0x5a>
    31d8:	7c 01       	movw	r14, r24
    31da:	20 e4       	ldi	r18, 0x40	; 64
    31dc:	ae 01       	movw	r20, r28
    31de:	4f 5f       	subi	r20, 0xFF	; 255
    31e0:	5f 4f       	sbci	r21, 0xFF	; 255
    31e2:	60 e2       	ldi	r22, 0x20	; 32
    31e4:	0e 94 f4 05 	call	0xbe8	; 0xbe8 <sram_mcp794xx_i2c_write>
    31e8:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    31ec:	88 23       	and	r24, r24
    31ee:	51 f0       	breq	.+20     	; 0x3204 <mcp794xx_wipe_sram+0x5c>
    31f0:	66 ee       	ldi	r22, 0xE6	; 230
    31f2:	78 ea       	ldi	r23, 0xA8	; 168
    31f4:	c7 01       	movw	r24, r14
    31f6:	0e 94 3a 06 	call	0xc74	; 0xc74 <a_mcp794xx_print_error_msg>
    31fa:	81 2f       	mov	r24, r17
    31fc:	03 c0       	rjmp	.+6      	; 0x3204 <mcp794xx_wipe_sram+0x5c>
    31fe:	82 e0       	ldi	r24, 0x02	; 2
    3200:	01 c0       	rjmp	.+2      	; 0x3204 <mcp794xx_wipe_sram+0x5c>
    3202:	83 e0       	ldi	r24, 0x03	; 3
    3204:	c0 5c       	subi	r28, 0xC0	; 192
    3206:	df 4f       	sbci	r29, 0xFF	; 255
    3208:	cd bf       	out	0x3d, r28	; 61
    320a:	de bf       	out	0x3e, r29	; 62
    320c:	df 91       	pop	r29
    320e:	cf 91       	pop	r28
    3210:	1f 91       	pop	r17
    3212:	ff 90       	pop	r15
    3214:	ef 90       	pop	r14
    3216:	08 95       	ret

00003218 <mcp794xx_eeprom_read_byte>:
    3218:	1f 93       	push	r17
    321a:	cf 93       	push	r28
    321c:	df 93       	push	r29
    321e:	00 97       	sbiw	r24, 0x00	; 0
    3220:	d1 f1       	breq	.+116    	; 0x3296 <mcp794xx_eeprom_read_byte+0x7e>
    3222:	fc 01       	movw	r30, r24
    3224:	11 89       	ldd	r17, Z+17	; 0x11
    3226:	11 30       	cpi	r17, 0x01	; 1
    3228:	c1 f5       	brne	.+112    	; 0x329a <mcp794xx_eeprom_read_byte+0x82>
    322a:	ec 01       	movw	r28, r24
    322c:	66 23       	and	r22, r22
    322e:	34 f4       	brge	.+12     	; 0x323c <mcp794xx_eeprom_read_byte+0x24>
    3230:	60 ef       	ldi	r22, 0xF0	; 240
    3232:	78 ea       	ldi	r23, 0xA8	; 168
    3234:	0e 94 3a 06 	call	0xc74	; 0xc74 <a_mcp794xx_print_error_msg>
    3238:	84 e0       	ldi	r24, 0x04	; 4
    323a:	30 c0       	rjmp	.+96     	; 0x329c <mcp794xx_eeprom_read_byte+0x84>
    323c:	82 2f       	mov	r24, r18
    323e:	90 e0       	ldi	r25, 0x00	; 0
    3240:	86 0f       	add	r24, r22
    3242:	91 1d       	adc	r25, r1
    3244:	81 38       	cpi	r24, 0x81	; 129
    3246:	91 05       	cpc	r25, r1
    3248:	3c f0       	brlt	.+14     	; 0x3258 <mcp794xx_eeprom_read_byte+0x40>
    324a:	60 e1       	ldi	r22, 0x10	; 16
    324c:	79 ea       	ldi	r23, 0xA9	; 169
    324e:	cf 01       	movw	r24, r30
    3250:	0e 94 3a 06 	call	0xc74	; 0xc74 <a_mcp794xx_print_error_msg>
    3254:	84 e0       	ldi	r24, 0x04	; 4
    3256:	22 c0       	rjmp	.+68     	; 0x329c <mcp794xx_eeprom_read_byte+0x84>
    3258:	80 89       	ldd	r24, Z+16	; 0x10
    325a:	88 23       	and	r24, r24
    325c:	31 f0       	breq	.+12     	; 0x326a <mcp794xx_eeprom_read_byte+0x52>
    325e:	83 30       	cpi	r24, 0x03	; 3
    3260:	21 f0       	breq	.+8      	; 0x326a <mcp794xx_eeprom_read_byte+0x52>
    3262:	84 30       	cpi	r24, 0x04	; 4
    3264:	11 f0       	breq	.+4      	; 0x326a <mcp794xx_eeprom_read_byte+0x52>
    3266:	85 30       	cpi	r24, 0x05	; 5
    3268:	39 f4       	brne	.+14     	; 0x3278 <mcp794xx_eeprom_read_byte+0x60>
    326a:	65 e3       	ldi	r22, 0x35	; 53
    326c:	79 ea       	ldi	r23, 0xA9	; 169
    326e:	ce 01       	movw	r24, r28
    3270:	0e 94 3a 06 	call	0xc74	; 0xc74 <a_mcp794xx_print_error_msg>
    3274:	85 e0       	ldi	r24, 0x05	; 5
    3276:	12 c0       	rjmp	.+36     	; 0x329c <mcp794xx_eeprom_read_byte+0x84>
    3278:	70 e0       	ldi	r23, 0x00	; 0
    327a:	cf 01       	movw	r24, r30
    327c:	0e 94 be 05 	call	0xb7c	; 0xb7c <eeprom_mcp794xx_i2c_read>
    3280:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    3284:	88 23       	and	r24, r24
    3286:	51 f0       	breq	.+20     	; 0x329c <mcp794xx_eeprom_read_byte+0x84>
    3288:	64 e7       	ldi	r22, 0x74	; 116
    328a:	79 ea       	ldi	r23, 0xA9	; 169
    328c:	ce 01       	movw	r24, r28
    328e:	0e 94 3a 06 	call	0xc74	; 0xc74 <a_mcp794xx_print_error_msg>
    3292:	81 2f       	mov	r24, r17
    3294:	03 c0       	rjmp	.+6      	; 0x329c <mcp794xx_eeprom_read_byte+0x84>
    3296:	82 e0       	ldi	r24, 0x02	; 2
    3298:	01 c0       	rjmp	.+2      	; 0x329c <mcp794xx_eeprom_read_byte+0x84>
    329a:	83 e0       	ldi	r24, 0x03	; 3
    329c:	df 91       	pop	r29
    329e:	cf 91       	pop	r28
    32a0:	1f 91       	pop	r17
    32a2:	08 95       	ret

000032a4 <mcp794xx_eeprom_get_bp_status>:
    32a4:	cf 92       	push	r12
    32a6:	df 92       	push	r13
    32a8:	ef 92       	push	r14
    32aa:	ff 92       	push	r15
    32ac:	1f 93       	push	r17
    32ae:	cf 93       	push	r28
    32b0:	df 93       	push	r29
    32b2:	1f 92       	push	r1
    32b4:	cd b7       	in	r28, 0x3d	; 61
    32b6:	de b7       	in	r29, 0x3e	; 62
    32b8:	19 82       	std	Y+1, r1	; 0x01
    32ba:	00 97       	sbiw	r24, 0x00	; 0
    32bc:	19 f1       	breq	.+70     	; 0x3304 <mcp794xx_eeprom_get_bp_status+0x60>
    32be:	fc 01       	movw	r30, r24
    32c0:	11 89       	ldd	r17, Z+17	; 0x11
    32c2:	11 30       	cpi	r17, 0x01	; 1
    32c4:	09 f5       	brne	.+66     	; 0x3308 <mcp794xx_eeprom_get_bp_status+0x64>
    32c6:	6b 01       	movw	r12, r22
    32c8:	7c 01       	movw	r14, r24
    32ca:	21 e0       	ldi	r18, 0x01	; 1
    32cc:	ae 01       	movw	r20, r28
    32ce:	4f 5f       	subi	r20, 0xFF	; 255
    32d0:	5f 4f       	sbci	r21, 0xFF	; 255
    32d2:	6f ef       	ldi	r22, 0xFF	; 255
    32d4:	70 e0       	ldi	r23, 0x00	; 0
    32d6:	0e 94 be 05 	call	0xb7c	; 0xb7c <eeprom_mcp794xx_i2c_read>
    32da:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    32de:	88 23       	and	r24, r24
    32e0:	39 f0       	breq	.+14     	; 0x32f0 <mcp794xx_eeprom_get_bp_status+0x4c>
    32e2:	60 ea       	ldi	r22, 0xA0	; 160
    32e4:	79 ea       	ldi	r23, 0xA9	; 169
    32e6:	c7 01       	movw	r24, r14
    32e8:	0e 94 3a 06 	call	0xc74	; 0xc74 <a_mcp794xx_print_error_msg>
    32ec:	81 2f       	mov	r24, r17
    32ee:	0d c0       	rjmp	.+26     	; 0x330a <mcp794xx_eeprom_get_bp_status+0x66>
    32f0:	29 81       	ldd	r18, Y+1	; 0x01
    32f2:	2c 70       	andi	r18, 0x0C	; 12
    32f4:	30 e0       	ldi	r19, 0x00	; 0
    32f6:	35 95       	asr	r19
    32f8:	27 95       	ror	r18
    32fa:	35 95       	asr	r19
    32fc:	27 95       	ror	r18
    32fe:	f6 01       	movw	r30, r12
    3300:	20 83       	st	Z, r18
    3302:	03 c0       	rjmp	.+6      	; 0x330a <mcp794xx_eeprom_get_bp_status+0x66>
    3304:	82 e0       	ldi	r24, 0x02	; 2
    3306:	01 c0       	rjmp	.+2      	; 0x330a <mcp794xx_eeprom_get_bp_status+0x66>
    3308:	83 e0       	ldi	r24, 0x03	; 3
    330a:	0f 90       	pop	r0
    330c:	df 91       	pop	r29
    330e:	cf 91       	pop	r28
    3310:	1f 91       	pop	r17
    3312:	ff 90       	pop	r15
    3314:	ef 90       	pop	r14
    3316:	df 90       	pop	r13
    3318:	cf 90       	pop	r12
    331a:	08 95       	ret

0000331c <mcp794xx_eeprom_check_bp_before_write>:
    331c:	ef 92       	push	r14
    331e:	ff 92       	push	r15
    3320:	0f 93       	push	r16
    3322:	1f 93       	push	r17
    3324:	cf 93       	push	r28
    3326:	df 93       	push	r29
    3328:	1f 92       	push	r1
    332a:	cd b7       	in	r28, 0x3d	; 61
    332c:	de b7       	in	r29, 0x3e	; 62
    332e:	00 97       	sbiw	r24, 0x00	; 0
    3330:	c1 f1       	breq	.+112    	; 0x33a2 <mcp794xx_eeprom_check_bp_before_write+0x86>
    3332:	fc 01       	movw	r30, r24
    3334:	11 89       	ldd	r17, Z+17	; 0x11
    3336:	11 30       	cpi	r17, 0x01	; 1
    3338:	b1 f5       	brne	.+108    	; 0x33a6 <mcp794xx_eeprom_check_bp_before_write+0x8a>
    333a:	06 2f       	mov	r16, r22
    333c:	7c 01       	movw	r14, r24
    333e:	be 01       	movw	r22, r28
    3340:	6f 5f       	subi	r22, 0xFF	; 255
    3342:	7f 4f       	sbci	r23, 0xFF	; 255
    3344:	0e 94 52 19 	call	0x32a4	; 0x32a4 <mcp794xx_eeprom_get_bp_status>
    3348:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    334c:	88 23       	and	r24, r24
    334e:	41 f0       	breq	.+16     	; 0x3360 <mcp794xx_eeprom_check_bp_before_write+0x44>
    3350:	6e eb       	ldi	r22, 0xBE	; 190
    3352:	79 ea       	ldi	r23, 0xA9	; 169
    3354:	c7 01       	movw	r24, r14
    3356:	0e 94 3a 06 	call	0xc74	; 0xc74 <a_mcp794xx_print_error_msg>
    335a:	10 91 b4 28 	lds	r17, 0x28B4	; 0x8028b4 <err>
    335e:	28 c0       	rjmp	.+80     	; 0x33b0 <mcp794xx_eeprom_check_bp_before_write+0x94>
    3360:	f7 01       	movw	r30, r14
    3362:	90 89       	ldd	r25, Z+16	; 0x10
    3364:	99 23       	and	r25, r25
    3366:	31 f0       	breq	.+12     	; 0x3374 <mcp794xx_eeprom_check_bp_before_write+0x58>
    3368:	93 30       	cpi	r25, 0x03	; 3
    336a:	21 f0       	breq	.+8      	; 0x3374 <mcp794xx_eeprom_check_bp_before_write+0x58>
    336c:	94 30       	cpi	r25, 0x04	; 4
    336e:	11 f0       	breq	.+4      	; 0x3374 <mcp794xx_eeprom_check_bp_before_write+0x58>
    3370:	95 30       	cpi	r25, 0x05	; 5
    3372:	39 f4       	brne	.+14     	; 0x3382 <mcp794xx_eeprom_check_bp_before_write+0x66>
    3374:	65 e3       	ldi	r22, 0x35	; 53
    3376:	79 ea       	ldi	r23, 0xA9	; 169
    3378:	c7 01       	movw	r24, r14
    337a:	0e 94 3a 06 	call	0xc74	; 0xc74 <a_mcp794xx_print_error_msg>
    337e:	14 e0       	ldi	r17, 0x04	; 4
    3380:	17 c0       	rjmp	.+46     	; 0x33b0 <mcp794xx_eeprom_check_bp_before_write+0x94>
    3382:	99 81       	ldd	r25, Y+1	; 0x01
    3384:	92 30       	cpi	r25, 0x02	; 2
    3386:	51 f0       	breq	.+20     	; 0x339c <mcp794xx_eeprom_check_bp_before_write+0x80>
    3388:	93 30       	cpi	r25, 0x03	; 3
    338a:	91 f0       	breq	.+36     	; 0x33b0 <mcp794xx_eeprom_check_bp_before_write+0x94>
    338c:	91 30       	cpi	r25, 0x01	; 1
    338e:	11 f0       	breq	.+4      	; 0x3394 <mcp794xx_eeprom_check_bp_before_write+0x78>
    3390:	18 2f       	mov	r17, r24
    3392:	0e c0       	rjmp	.+28     	; 0x33b0 <mcp794xx_eeprom_check_bp_before_write+0x94>
    3394:	00 36       	cpi	r16, 0x60	; 96
    3396:	48 f0       	brcs	.+18     	; 0x33aa <mcp794xx_eeprom_check_bp_before_write+0x8e>
    3398:	19 2f       	mov	r17, r25
    339a:	0a c0       	rjmp	.+20     	; 0x33b0 <mcp794xx_eeprom_check_bp_before_write+0x94>
    339c:	00 34       	cpi	r16, 0x40	; 64
    339e:	38 f0       	brcs	.+14     	; 0x33ae <mcp794xx_eeprom_check_bp_before_write+0x92>
    33a0:	07 c0       	rjmp	.+14     	; 0x33b0 <mcp794xx_eeprom_check_bp_before_write+0x94>
    33a2:	12 e0       	ldi	r17, 0x02	; 2
    33a4:	05 c0       	rjmp	.+10     	; 0x33b0 <mcp794xx_eeprom_check_bp_before_write+0x94>
    33a6:	13 e0       	ldi	r17, 0x03	; 3
    33a8:	03 c0       	rjmp	.+6      	; 0x33b0 <mcp794xx_eeprom_check_bp_before_write+0x94>
    33aa:	18 2f       	mov	r17, r24
    33ac:	01 c0       	rjmp	.+2      	; 0x33b0 <mcp794xx_eeprom_check_bp_before_write+0x94>
    33ae:	18 2f       	mov	r17, r24
    33b0:	81 2f       	mov	r24, r17
    33b2:	0f 90       	pop	r0
    33b4:	df 91       	pop	r29
    33b6:	cf 91       	pop	r28
    33b8:	1f 91       	pop	r17
    33ba:	0f 91       	pop	r16
    33bc:	ff 90       	pop	r15
    33be:	ef 90       	pop	r14
    33c0:	08 95       	ret

000033c2 <mcp794xx_eeprom_write_byte>:
    33c2:	cf 92       	push	r12
    33c4:	df 92       	push	r13
    33c6:	ff 92       	push	r15
    33c8:	0f 93       	push	r16
    33ca:	1f 93       	push	r17
    33cc:	cf 93       	push	r28
    33ce:	df 93       	push	r29
    33d0:	00 97       	sbiw	r24, 0x00	; 0
    33d2:	e9 f1       	breq	.+122    	; 0x344e <mcp794xx_eeprom_write_byte+0x8c>
    33d4:	fc 01       	movw	r30, r24
    33d6:	01 89       	ldd	r16, Z+17	; 0x11
    33d8:	01 30       	cpi	r16, 0x01	; 1
    33da:	d9 f5       	brne	.+118    	; 0x3452 <mcp794xx_eeprom_write_byte+0x90>
    33dc:	f2 2e       	mov	r15, r18
    33de:	6a 01       	movw	r12, r20
    33e0:	16 2f       	mov	r17, r22
    33e2:	ec 01       	movw	r28, r24
    33e4:	66 23       	and	r22, r22
    33e6:	34 f4       	brge	.+12     	; 0x33f4 <mcp794xx_eeprom_write_byte+0x32>
    33e8:	64 ee       	ldi	r22, 0xE4	; 228
    33ea:	79 ea       	ldi	r23, 0xA9	; 169
    33ec:	0e 94 3a 06 	call	0xc74	; 0xc74 <a_mcp794xx_print_error_msg>
    33f0:	84 e0       	ldi	r24, 0x04	; 4
    33f2:	30 c0       	rjmp	.+96     	; 0x3454 <mcp794xx_eeprom_write_byte+0x92>
    33f4:	82 2f       	mov	r24, r18
    33f6:	90 e0       	ldi	r25, 0x00	; 0
    33f8:	86 0f       	add	r24, r22
    33fa:	91 1d       	adc	r25, r1
    33fc:	81 38       	cpi	r24, 0x81	; 129
    33fe:	91 05       	cpc	r25, r1
    3400:	3c f0       	brlt	.+14     	; 0x3410 <mcp794xx_eeprom_write_byte+0x4e>
    3402:	65 e0       	ldi	r22, 0x05	; 5
    3404:	7a ea       	ldi	r23, 0xAA	; 170
    3406:	cf 01       	movw	r24, r30
    3408:	0e 94 3a 06 	call	0xc74	; 0xc74 <a_mcp794xx_print_error_msg>
    340c:	84 e0       	ldi	r24, 0x04	; 4
    340e:	22 c0       	rjmp	.+68     	; 0x3454 <mcp794xx_eeprom_write_byte+0x92>
    3410:	cf 01       	movw	r24, r30
    3412:	0e 94 8e 19 	call	0x331c	; 0x331c <mcp794xx_eeprom_check_bp_before_write>
    3416:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    341a:	88 23       	and	r24, r24
    341c:	39 f0       	breq	.+14     	; 0x342c <mcp794xx_eeprom_write_byte+0x6a>
    341e:	6b e2       	ldi	r22, 0x2B	; 43
    3420:	7a ea       	ldi	r23, 0xAA	; 170
    3422:	ce 01       	movw	r24, r28
    3424:	0e 94 3a 06 	call	0xc74	; 0xc74 <a_mcp794xx_print_error_msg>
    3428:	85 e0       	ldi	r24, 0x05	; 5
    342a:	14 c0       	rjmp	.+40     	; 0x3454 <mcp794xx_eeprom_write_byte+0x92>
    342c:	2f 2d       	mov	r18, r15
    342e:	a6 01       	movw	r20, r12
    3430:	61 2f       	mov	r22, r17
    3432:	ce 01       	movw	r24, r28
    3434:	0e 94 78 05 	call	0xaf0	; 0xaf0 <eeprom_mcp794xx_i2c_write>
    3438:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    343c:	88 23       	and	r24, r24
    343e:	51 f0       	breq	.+20     	; 0x3454 <mcp794xx_eeprom_write_byte+0x92>
    3440:	63 e6       	ldi	r22, 0x63	; 99
    3442:	7a ea       	ldi	r23, 0xAA	; 170
    3444:	ce 01       	movw	r24, r28
    3446:	0e 94 3a 06 	call	0xc74	; 0xc74 <a_mcp794xx_print_error_msg>
    344a:	80 2f       	mov	r24, r16
    344c:	03 c0       	rjmp	.+6      	; 0x3454 <mcp794xx_eeprom_write_byte+0x92>
    344e:	82 e0       	ldi	r24, 0x02	; 2
    3450:	01 c0       	rjmp	.+2      	; 0x3454 <mcp794xx_eeprom_write_byte+0x92>
    3452:	83 e0       	ldi	r24, 0x03	; 3
    3454:	df 91       	pop	r29
    3456:	cf 91       	pop	r28
    3458:	1f 91       	pop	r17
    345a:	0f 91       	pop	r16
    345c:	ff 90       	pop	r15
    345e:	df 90       	pop	r13
    3460:	cf 90       	pop	r12
    3462:	08 95       	ret

00003464 <mcp794xx_eeprom_get_legth>:
    3464:	00 97       	sbiw	r24, 0x00	; 0
    3466:	31 f0       	breq	.+12     	; 0x3474 <mcp794xx_eeprom_get_legth+0x10>
    3468:	fc 01       	movw	r30, r24
    346a:	81 89       	ldd	r24, Z+17	; 0x11
    346c:	81 30       	cpi	r24, 0x01	; 1
    346e:	21 f0       	breq	.+8      	; 0x3478 <mcp794xx_eeprom_get_legth+0x14>
    3470:	83 e0       	ldi	r24, 0x03	; 3
    3472:	08 95       	ret
    3474:	82 e0       	ldi	r24, 0x02	; 2
    3476:	08 95       	ret
    3478:	80 e8       	ldi	r24, 0x80	; 128
    347a:	08 95       	ret

0000347c <mcp794xx_eeprom_validate_page_boundary>:
    347c:	cf 92       	push	r12
    347e:	df 92       	push	r13
    3480:	ef 92       	push	r14
    3482:	ff 92       	push	r15
    3484:	0f 93       	push	r16
    3486:	1f 93       	push	r17
    3488:	cf 93       	push	r28
    348a:	df 93       	push	r29
    348c:	00 97       	sbiw	r24, 0x00	; 0
    348e:	09 f4       	brne	.+2      	; 0x3492 <mcp794xx_eeprom_validate_page_boundary+0x16>
    3490:	66 c0       	rjmp	.+204    	; 0x355e <mcp794xx_eeprom_validate_page_boundary+0xe2>
    3492:	dc 01       	movw	r26, r24
    3494:	51 96       	adiw	r26, 0x11	; 17
    3496:	2c 91       	ld	r18, X
    3498:	21 30       	cpi	r18, 0x01	; 1
    349a:	09 f0       	breq	.+2      	; 0x349e <mcp794xx_eeprom_validate_page_boundary+0x22>
    349c:	62 c0       	rjmp	.+196    	; 0x3562 <mcp794xx_eeprom_validate_page_boundary+0xe6>
    349e:	e4 2e       	mov	r14, r20
    34a0:	f6 2e       	mov	r15, r22
    34a2:	8c 01       	movw	r16, r24
    34a4:	c0 e0       	ldi	r28, 0x00	; 0
    34a6:	d0 e0       	ldi	r29, 0x00	; 0
    34a8:	4d c0       	rjmp	.+154    	; 0x3544 <mcp794xx_eeprom_validate_page_boundary+0xc8>
    34aa:	6f 2d       	mov	r22, r15
    34ac:	70 e0       	ldi	r23, 0x00	; 0
    34ae:	9e 01       	movw	r18, r28
    34b0:	22 0f       	add	r18, r18
    34b2:	33 1f       	adc	r19, r19
    34b4:	22 0f       	add	r18, r18
    34b6:	33 1f       	adc	r19, r19
    34b8:	22 0f       	add	r18, r18
    34ba:	33 1f       	adc	r19, r19
    34bc:	62 17       	cp	r22, r18
    34be:	73 07       	cpc	r23, r19
    34c0:	0c f0       	brlt	.+2      	; 0x34c4 <mcp794xx_eeprom_validate_page_boundary+0x48>
    34c2:	3f c0       	rjmp	.+126    	; 0x3542 <mcp794xx_eeprom_validate_page_boundary+0xc6>
    34c4:	6e 0d       	add	r22, r14
    34c6:	71 1d       	adc	r23, r1
    34c8:	07 2e       	mov	r0, r23
    34ca:	00 0c       	add	r0, r0
    34cc:	88 0b       	sbc	r24, r24
    34ce:	99 0b       	sbc	r25, r25
    34d0:	0e 94 6d 22 	call	0x44da	; 0x44da <__floatsisf>
    34d4:	20 e0       	ldi	r18, 0x00	; 0
    34d6:	30 e0       	ldi	r19, 0x00	; 0
    34d8:	40 e0       	ldi	r20, 0x00	; 0
    34da:	5e e3       	ldi	r21, 0x3E	; 62
    34dc:	0e 94 3a 23 	call	0x4674	; 0x4674 <__mulsf3>
    34e0:	0e 94 ac 21 	call	0x4358	; 0x4358 <ceil>
    34e4:	0e 94 35 22 	call	0x446a	; 0x446a <__fixsfsi>
    34e8:	c6 17       	cp	r28, r22
    34ea:	d7 07       	cpc	r29, r23
    34ec:	e4 f5       	brge	.+120    	; 0x3566 <mcp794xx_eeprom_validate_page_boundary+0xea>
    34ee:	7e 01       	movw	r14, r28
    34f0:	b1 e0       	ldi	r27, 0x01	; 1
    34f2:	eb 1a       	sub	r14, r27
    34f4:	f1 08       	sbc	r15, r1
    34f6:	ee 0c       	add	r14, r14
    34f8:	ff 1c       	adc	r15, r15
    34fa:	ee 0c       	add	r14, r14
    34fc:	ff 1c       	adc	r15, r15
    34fe:	ee 0c       	add	r14, r14
    3500:	ff 1c       	adc	r15, r15
    3502:	67 01       	movw	r12, r14
    3504:	e7 e0       	ldi	r30, 0x07	; 7
    3506:	ce 0e       	add	r12, r30
    3508:	d1 1c       	adc	r13, r1
    350a:	6f e2       	ldi	r22, 0x2F	; 47
    350c:	7b ea       	ldi	r23, 0xAB	; 171
    350e:	c8 01       	movw	r24, r16
    3510:	0e 94 3a 06 	call	0xc74	; 0xc74 <a_mcp794xx_print_error_msg>
    3514:	d8 01       	movw	r26, r16
    3516:	1a 96       	adiw	r26, 0x0a	; 10
    3518:	ed 91       	ld	r30, X+
    351a:	fc 91       	ld	r31, X
    351c:	1b 97       	sbiw	r26, 0x0b	; 11
    351e:	df 92       	push	r13
    3520:	cf 92       	push	r12
    3522:	ff 92       	push	r15
    3524:	ef 92       	push	r14
    3526:	df 93       	push	r29
    3528:	cf 93       	push	r28
    352a:	81 e6       	ldi	r24, 0x61	; 97
    352c:	9b ea       	ldi	r25, 0xAB	; 171
    352e:	9f 93       	push	r25
    3530:	8f 93       	push	r24
    3532:	09 95       	icall
    3534:	ad b7       	in	r26, 0x3d	; 61
    3536:	be b7       	in	r27, 0x3e	; 62
    3538:	18 96       	adiw	r26, 0x08	; 8
    353a:	ad bf       	out	0x3d, r26	; 61
    353c:	be bf       	out	0x3e, r27	; 62
    353e:	86 e0       	ldi	r24, 0x06	; 6
    3540:	13 c0       	rjmp	.+38     	; 0x3568 <mcp794xx_eeprom_validate_page_boundary+0xec>
    3542:	21 96       	adiw	r28, 0x01	; 1
    3544:	c8 01       	movw	r24, r16
    3546:	0e 94 32 1a 	call	0x3464	; 0x3464 <mcp794xx_eeprom_get_legth>
    354a:	86 95       	lsr	r24
    354c:	86 95       	lsr	r24
    354e:	86 95       	lsr	r24
    3550:	90 e0       	ldi	r25, 0x00	; 0
    3552:	c8 17       	cp	r28, r24
    3554:	d9 07       	cpc	r29, r25
    3556:	0c f4       	brge	.+2      	; 0x355a <mcp794xx_eeprom_validate_page_boundary+0xde>
    3558:	a8 cf       	rjmp	.-176    	; 0x34aa <mcp794xx_eeprom_validate_page_boundary+0x2e>
    355a:	80 e0       	ldi	r24, 0x00	; 0
    355c:	05 c0       	rjmp	.+10     	; 0x3568 <mcp794xx_eeprom_validate_page_boundary+0xec>
    355e:	82 e0       	ldi	r24, 0x02	; 2
    3560:	03 c0       	rjmp	.+6      	; 0x3568 <mcp794xx_eeprom_validate_page_boundary+0xec>
    3562:	83 e0       	ldi	r24, 0x03	; 3
    3564:	01 c0       	rjmp	.+2      	; 0x3568 <mcp794xx_eeprom_validate_page_boundary+0xec>
    3566:	80 e0       	ldi	r24, 0x00	; 0
    3568:	df 91       	pop	r29
    356a:	cf 91       	pop	r28
    356c:	1f 91       	pop	r17
    356e:	0f 91       	pop	r16
    3570:	ff 90       	pop	r15
    3572:	ef 90       	pop	r14
    3574:	df 90       	pop	r13
    3576:	cf 90       	pop	r12
    3578:	08 95       	ret

0000357a <mcp794xx_eeprom_put_byte>:
    357a:	6f 92       	push	r6
    357c:	7f 92       	push	r7
    357e:	8f 92       	push	r8
    3580:	9f 92       	push	r9
    3582:	af 92       	push	r10
    3584:	bf 92       	push	r11
    3586:	cf 92       	push	r12
    3588:	ef 92       	push	r14
    358a:	0f 93       	push	r16
    358c:	1f 93       	push	r17
    358e:	cf 93       	push	r28
    3590:	df 93       	push	r29
    3592:	00 97       	sbiw	r24, 0x00	; 0
    3594:	09 f4       	brne	.+2      	; 0x3598 <mcp794xx_eeprom_put_byte+0x1e>
    3596:	5c c0       	rjmp	.+184    	; 0x3650 <mcp794xx_eeprom_put_byte+0xd6>
    3598:	dc 01       	movw	r26, r24
    359a:	51 96       	adiw	r26, 0x11	; 17
    359c:	dc 91       	ld	r29, X
    359e:	d1 30       	cpi	r29, 0x01	; 1
    35a0:	09 f0       	breq	.+2      	; 0x35a4 <mcp794xx_eeprom_put_byte+0x2a>
    35a2:	58 c0       	rjmp	.+176    	; 0x3654 <mcp794xx_eeprom_put_byte+0xda>
    35a4:	e2 2e       	mov	r14, r18
    35a6:	5a 01       	movw	r10, r20
    35a8:	c6 2e       	mov	r12, r22
    35aa:	3c 01       	movw	r6, r24
    35ac:	82 2e       	mov	r8, r18
    35ae:	91 2c       	mov	r9, r1
    35b0:	61 e0       	ldi	r22, 0x01	; 1
    35b2:	70 e0       	ldi	r23, 0x00	; 0
    35b4:	c4 01       	movw	r24, r8
    35b6:	0e 94 cf 27 	call	0x4f9e	; 0x4f9e <calloc>
    35ba:	8c 01       	movw	r16, r24
    35bc:	89 2b       	or	r24, r25
    35be:	61 f4       	brne	.+24     	; 0x35d8 <mcp794xx_eeprom_put_byte+0x5e>
    35c0:	d3 01       	movw	r26, r6
    35c2:	1a 96       	adiw	r26, 0x0a	; 10
    35c4:	ed 91       	ld	r30, X+
    35c6:	fc 91       	ld	r31, X
    35c8:	1b 97       	sbiw	r26, 0x0b	; 11
    35ca:	80 e3       	ldi	r24, 0x30	; 48
    35cc:	98 e9       	ldi	r25, 0x98	; 152
    35ce:	9f 93       	push	r25
    35d0:	8f 93       	push	r24
    35d2:	09 95       	icall
    35d4:	0f 90       	pop	r0
    35d6:	0f 90       	pop	r0
    35d8:	a4 01       	movw	r20, r8
    35da:	b5 01       	movw	r22, r10
    35dc:	c8 01       	movw	r24, r16
    35de:	0e 94 0d 2a 	call	0x541a	; 0x541a <memcpy>
    35e2:	4e 2d       	mov	r20, r14
    35e4:	6c 2d       	mov	r22, r12
    35e6:	c3 01       	movw	r24, r6
    35e8:	0e 94 3e 1a 	call	0x347c	; 0x347c <mcp794xx_eeprom_validate_page_boundary>
    35ec:	c8 2f       	mov	r28, r24
    35ee:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    35f2:	81 11       	cpse	r24, r1
    35f4:	30 c0       	rjmp	.+96     	; 0x3656 <mcp794xx_eeprom_put_byte+0xdc>
    35f6:	80 e0       	ldi	r24, 0x00	; 0
    35f8:	11 c0       	rjmp	.+34     	; 0x361c <mcp794xx_eeprom_put_byte+0xa2>
    35fa:	28 2f       	mov	r18, r24
    35fc:	30 e0       	ldi	r19, 0x00	; 0
    35fe:	d8 01       	movw	r26, r16
    3600:	a2 0f       	add	r26, r18
    3602:	b3 1f       	adc	r27, r19
    3604:	9c 91       	ld	r25, X
    3606:	ee 2d       	mov	r30, r14
    3608:	f0 e0       	ldi	r31, 0x00	; 0
    360a:	e2 1b       	sub	r30, r18
    360c:	f3 0b       	sbc	r31, r19
    360e:	31 97       	sbiw	r30, 0x01	; 1
    3610:	e0 0f       	add	r30, r16
    3612:	f1 1f       	adc	r31, r17
    3614:	20 81       	ld	r18, Z
    3616:	2c 93       	st	X, r18
    3618:	90 83       	st	Z, r25
    361a:	8f 5f       	subi	r24, 0xFF	; 255
    361c:	9e 2d       	mov	r25, r14
    361e:	96 95       	lsr	r25
    3620:	89 17       	cp	r24, r25
    3622:	58 f3       	brcs	.-42     	; 0x35fa <mcp794xx_eeprom_put_byte+0x80>
    3624:	2e 2d       	mov	r18, r14
    3626:	a8 01       	movw	r20, r16
    3628:	6c 2d       	mov	r22, r12
    362a:	c3 01       	movw	r24, r6
    362c:	0e 94 e1 19 	call	0x33c2	; 0x33c2 <mcp794xx_eeprom_write_byte>
    3630:	c8 2f       	mov	r28, r24
    3632:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    3636:	88 23       	and	r24, r24
    3638:	39 f0       	breq	.+14     	; 0x3648 <mcp794xx_eeprom_put_byte+0xce>
    363a:	65 e9       	ldi	r22, 0x95	; 149
    363c:	7b ea       	ldi	r23, 0xAB	; 171
    363e:	c3 01       	movw	r24, r6
    3640:	0e 94 3a 06 	call	0xc74	; 0xc74 <a_mcp794xx_print_error_msg>
    3644:	cd 2f       	mov	r28, r29
    3646:	07 c0       	rjmp	.+14     	; 0x3656 <mcp794xx_eeprom_put_byte+0xdc>
    3648:	c8 01       	movw	r24, r16
    364a:	0e 94 83 28 	call	0x5106	; 0x5106 <free>
    364e:	03 c0       	rjmp	.+6      	; 0x3656 <mcp794xx_eeprom_put_byte+0xdc>
    3650:	c2 e0       	ldi	r28, 0x02	; 2
    3652:	01 c0       	rjmp	.+2      	; 0x3656 <mcp794xx_eeprom_put_byte+0xdc>
    3654:	c3 e0       	ldi	r28, 0x03	; 3
    3656:	8c 2f       	mov	r24, r28
    3658:	df 91       	pop	r29
    365a:	cf 91       	pop	r28
    365c:	1f 91       	pop	r17
    365e:	0f 91       	pop	r16
    3660:	ef 90       	pop	r14
    3662:	cf 90       	pop	r12
    3664:	bf 90       	pop	r11
    3666:	af 90       	pop	r10
    3668:	9f 90       	pop	r9
    366a:	8f 90       	pop	r8
    366c:	7f 90       	pop	r7
    366e:	6f 90       	pop	r6
    3670:	08 95       	ret

00003672 <mcp794xx_eeprom_get_byte>:
    3672:	6f 92       	push	r6
    3674:	7f 92       	push	r7
    3676:	8f 92       	push	r8
    3678:	af 92       	push	r10
    367a:	bf 92       	push	r11
    367c:	cf 92       	push	r12
    367e:	df 92       	push	r13
    3680:	ef 92       	push	r14
    3682:	ff 92       	push	r15
    3684:	0f 93       	push	r16
    3686:	1f 93       	push	r17
    3688:	cf 93       	push	r28
    368a:	00 97       	sbiw	r24, 0x00	; 0
    368c:	09 f4       	brne	.+2      	; 0x3690 <mcp794xx_eeprom_get_byte+0x1e>
    368e:	58 c0       	rjmp	.+176    	; 0x3740 <mcp794xx_eeprom_get_byte+0xce>
    3690:	fc 01       	movw	r30, r24
    3692:	c1 89       	ldd	r28, Z+17	; 0x11
    3694:	c1 30       	cpi	r28, 0x01	; 1
    3696:	09 f0       	breq	.+2      	; 0x369a <mcp794xx_eeprom_get_byte+0x28>
    3698:	55 c0       	rjmp	.+170    	; 0x3744 <mcp794xx_eeprom_get_byte+0xd2>
    369a:	02 2f       	mov	r16, r18
    369c:	7a 01       	movw	r14, r20
    369e:	86 2e       	mov	r8, r22
    36a0:	3c 01       	movw	r6, r24
    36a2:	c2 2e       	mov	r12, r18
    36a4:	d1 2c       	mov	r13, r1
    36a6:	61 e0       	ldi	r22, 0x01	; 1
    36a8:	70 e0       	ldi	r23, 0x00	; 0
    36aa:	c6 01       	movw	r24, r12
    36ac:	0e 94 cf 27 	call	0x4f9e	; 0x4f9e <calloc>
    36b0:	5c 01       	movw	r10, r24
    36b2:	40 2f       	mov	r20, r16
    36b4:	68 2d       	mov	r22, r8
    36b6:	c3 01       	movw	r24, r6
    36b8:	0e 94 3e 1a 	call	0x347c	; 0x347c <mcp794xx_eeprom_validate_page_boundary>
    36bc:	18 2f       	mov	r17, r24
    36be:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    36c2:	81 11       	cpse	r24, r1
    36c4:	40 c0       	rjmp	.+128    	; 0x3746 <mcp794xx_eeprom_get_byte+0xd4>
    36c6:	20 2f       	mov	r18, r16
    36c8:	a5 01       	movw	r20, r10
    36ca:	68 2d       	mov	r22, r8
    36cc:	c3 01       	movw	r24, r6
    36ce:	0e 94 0c 19 	call	0x3218	; 0x3218 <mcp794xx_eeprom_read_byte>
    36d2:	18 2f       	mov	r17, r24
    36d4:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    36d8:	88 23       	and	r24, r24
    36da:	c9 f0       	breq	.+50     	; 0x370e <mcp794xx_eeprom_get_byte+0x9c>
    36dc:	6f e9       	ldi	r22, 0x9F	; 159
    36de:	7b ea       	ldi	r23, 0xAB	; 171
    36e0:	c3 01       	movw	r24, r6
    36e2:	0e 94 3a 06 	call	0xc74	; 0xc74 <a_mcp794xx_print_error_msg>
    36e6:	1c 2f       	mov	r17, r28
    36e8:	2e c0       	rjmp	.+92     	; 0x3746 <mcp794xx_eeprom_get_byte+0xd4>
    36ea:	28 2f       	mov	r18, r24
    36ec:	30 e0       	ldi	r19, 0x00	; 0
    36ee:	d5 01       	movw	r26, r10
    36f0:	a2 0f       	add	r26, r18
    36f2:	b3 1f       	adc	r27, r19
    36f4:	9c 91       	ld	r25, X
    36f6:	e0 2f       	mov	r30, r16
    36f8:	f0 e0       	ldi	r31, 0x00	; 0
    36fa:	e2 1b       	sub	r30, r18
    36fc:	f3 0b       	sbc	r31, r19
    36fe:	31 97       	sbiw	r30, 0x01	; 1
    3700:	ea 0d       	add	r30, r10
    3702:	fb 1d       	adc	r31, r11
    3704:	20 81       	ld	r18, Z
    3706:	2c 93       	st	X, r18
    3708:	90 83       	st	Z, r25
    370a:	8f 5f       	subi	r24, 0xFF	; 255
    370c:	01 c0       	rjmp	.+2      	; 0x3710 <mcp794xx_eeprom_get_byte+0x9e>
    370e:	80 e0       	ldi	r24, 0x00	; 0
    3710:	90 2f       	mov	r25, r16
    3712:	96 95       	lsr	r25
    3714:	89 17       	cp	r24, r25
    3716:	48 f3       	brcs	.-46     	; 0x36ea <mcp794xx_eeprom_get_byte+0x78>
    3718:	a6 01       	movw	r20, r12
    371a:	b5 01       	movw	r22, r10
    371c:	8c ea       	ldi	r24, 0xAC	; 172
    371e:	98 e2       	ldi	r25, 0x28	; 40
    3720:	0e 94 0d 2a 	call	0x541a	; 0x541a <memcpy>
    3724:	80 91 ac 28 	lds	r24, 0x28AC	; 0x8028ac <eeprom>
    3728:	90 91 ad 28 	lds	r25, 0x28AD	; 0x8028ad <eeprom+0x1>
    372c:	a0 91 ae 28 	lds	r26, 0x28AE	; 0x8028ae <eeprom+0x2>
    3730:	b0 91 af 28 	lds	r27, 0x28AF	; 0x8028af <eeprom+0x3>
    3734:	f7 01       	movw	r30, r14
    3736:	80 83       	st	Z, r24
    3738:	91 83       	std	Z+1, r25	; 0x01
    373a:	a2 83       	std	Z+2, r26	; 0x02
    373c:	b3 83       	std	Z+3, r27	; 0x03
    373e:	03 c0       	rjmp	.+6      	; 0x3746 <mcp794xx_eeprom_get_byte+0xd4>
    3740:	12 e0       	ldi	r17, 0x02	; 2
    3742:	01 c0       	rjmp	.+2      	; 0x3746 <mcp794xx_eeprom_get_byte+0xd4>
    3744:	13 e0       	ldi	r17, 0x03	; 3
    3746:	81 2f       	mov	r24, r17
    3748:	cf 91       	pop	r28
    374a:	1f 91       	pop	r17
    374c:	0f 91       	pop	r16
    374e:	ff 90       	pop	r15
    3750:	ef 90       	pop	r14
    3752:	df 90       	pop	r13
    3754:	cf 90       	pop	r12
    3756:	bf 90       	pop	r11
    3758:	af 90       	pop	r10
    375a:	8f 90       	pop	r8
    375c:	7f 90       	pop	r7
    375e:	6f 90       	pop	r6
    3760:	08 95       	ret

00003762 <mcp794xx_info>:
 *             - 0 success
 *             - 2 pHandle is NULL
 * @note       none
 */
uint8_t mcp794xx_info(mcp794xx_handle_t *const pHandle)
{
    3762:	cf 93       	push	r28
    3764:	df 93       	push	r29
    3766:	ec 01       	movw	r28, r24

    strncpy(pHandle->info.chip_name, CHIP_NAME, 10);                        /**< copy chip name */
    3768:	4a e0       	ldi	r20, 0x0A	; 10
    376a:	50 e0       	ldi	r21, 0x00	; 0
    376c:	66 ec       	ldi	r22, 0xC6	; 198
    376e:	7b ea       	ldi	r23, 0xAB	; 171
    3770:	44 96       	adiw	r24, 0x14	; 20
    3772:	0e 94 1d 2a 	call	0x543a	; 0x543a <strncpy>
    strncpy(pHandle->info.interface, INTERFACE, 5);                         /**< copy interface name */
    3776:	45 e0       	ldi	r20, 0x05	; 5
    3778:	50 e0       	ldi	r21, 0x00	; 0
    377a:	6f ec       	ldi	r22, 0xCF	; 207
    377c:	7b ea       	ldi	r23, 0xAB	; 171
    377e:	ce 01       	movw	r24, r28
    3780:	c7 96       	adiw	r24, 0x37	; 55
    3782:	0e 94 1d 2a 	call	0x543a	; 0x543a <strncpy>
    strncpy(pHandle->info.manufacturer_name, MANUFACTURER_NAME, 25);        /**< copy manufacturer name */
    3786:	49 e1       	ldi	r20, 0x19	; 25
    3788:	50 e0       	ldi	r21, 0x00	; 0
    378a:	63 ed       	ldi	r22, 0xD3	; 211
    378c:	7b ea       	ldi	r23, 0xAB	; 171
    378e:	ce 01       	movw	r24, r28
    3790:	4e 96       	adiw	r24, 0x1e	; 30
    3792:	0e 94 1d 2a 	call	0x543a	; 0x543a <strncpy>
    pHandle->info.supply_voltage_max_v = SUPPLY_VOLTAGE_MAX;                /**< set minimal supply voltage */
    3796:	fe 01       	movw	r30, r28
    3798:	e0 5c       	subi	r30, 0xC0	; 192
    379a:	ff 4f       	sbci	r31, 0xFF	; 255
    379c:	80 e0       	ldi	r24, 0x00	; 0
    379e:	90 e0       	ldi	r25, 0x00	; 0
    37a0:	a0 eb       	ldi	r26, 0xB0	; 176
    37a2:	b0 e4       	ldi	r27, 0x40	; 64
    37a4:	80 83       	st	Z, r24
    37a6:	91 83       	std	Z+1, r25	; 0x01
    37a8:	a2 83       	std	Z+2, r26	; 0x02
    37aa:	b3 83       	std	Z+3, r27	; 0x03
    pHandle->info.supply_voltage_min_v = SUPPLY_VOLTAGE_MIN;                /**< set maximum supply voltage */
    37ac:	86 e6       	ldi	r24, 0x66	; 102
    37ae:	96 e6       	ldi	r25, 0x66	; 102
    37b0:	a6 ea       	ldi	r26, 0xA6	; 166
    37b2:	bf e3       	ldi	r27, 0x3F	; 63
    37b4:	8c af       	std	Y+60, r24	; 0x3c
    37b6:	9d af       	std	Y+61, r25	; 0x3d
    37b8:	ae af       	std	Y+62, r26	; 0x3e
    37ba:	bf af       	std	Y+63, r27	; 0x3f
    pHandle->info.max_current_ma = MAX_CURRENT;                             /**< set maximum current */
    37bc:	34 96       	adiw	r30, 0x04	; 4
    37be:	80 e0       	ldi	r24, 0x00	; 0
    37c0:	90 e0       	ldi	r25, 0x00	; 0
    37c2:	a8 ec       	ldi	r26, 0xC8	; 200
    37c4:	b3 e4       	ldi	r27, 0x43	; 67
    37c6:	80 83       	st	Z, r24
    37c8:	91 83       	std	Z+1, r25	; 0x01
    37ca:	a2 83       	std	Z+2, r26	; 0x02
    37cc:	b3 83       	std	Z+3, r27	; 0x03
    pHandle->info.temperature_max = TEMPERATURE_MAX;                        /**< set minimal temperature */
    37ce:	38 96       	adiw	r30, 0x08	; 8
    37d0:	80 e0       	ldi	r24, 0x00	; 0
    37d2:	90 e0       	ldi	r25, 0x00	; 0
    37d4:	aa ea       	ldi	r26, 0xAA	; 170
    37d6:	b2 e4       	ldi	r27, 0x42	; 66
    37d8:	80 83       	st	Z, r24
    37da:	91 83       	std	Z+1, r25	; 0x01
    37dc:	a2 83       	std	Z+2, r26	; 0x02
    37de:	b3 83       	std	Z+3, r27	; 0x03
    pHandle->info.temperature_min = TEMPERATURE_MIN;                        /**< set maximum temperature */
    37e0:	34 97       	sbiw	r30, 0x04	; 4
    37e2:	80 e0       	ldi	r24, 0x00	; 0
    37e4:	90 e0       	ldi	r25, 0x00	; 0
    37e6:	a0 e2       	ldi	r26, 0x20	; 32
    37e8:	b2 ec       	ldi	r27, 0xC2	; 194
    37ea:	80 83       	st	Z, r24
    37ec:	91 83       	std	Z+1, r25	; 0x01
    37ee:	a2 83       	std	Z+2, r26	; 0x02
    37f0:	b3 83       	std	Z+3, r27	; 0x03
    pHandle->info.flash_size_min = MCU_FLASH_MIN;                           /**< set the Micro-controller minimum recommended flash size */
    37f2:	38 96       	adiw	r30, 0x08	; 8
    37f4:	80 e4       	ldi	r24, 0x40	; 64
    37f6:	80 83       	st	Z, r24
    pHandle->info.ram_size_min = MCU_RAM_MIN;                               /**< set the Micro-controller minimum recommended ram size */
    37f8:	31 96       	adiw	r30, 0x01	; 1
    37fa:	88 e0       	ldi	r24, 0x08	; 8
    37fc:	80 83       	st	Z, r24
    pHandle->info.driver_version = DRIVER_VERSION;                          /**< set driver version */
    37fe:	ce 5a       	subi	r28, 0xAE	; 174
    3800:	df 4f       	sbci	r29, 0xFF	; 255
    3802:	80 e0       	ldi	r24, 0x00	; 0
    3804:	90 e0       	ldi	r25, 0x00	; 0
    3806:	aa e7       	ldi	r26, 0x7A	; 122
    3808:	b4 e4       	ldi	r27, 0x44	; 68
    380a:	88 83       	st	Y, r24
    380c:	99 83       	std	Y+1, r25	; 0x01
    380e:	aa 83       	std	Y+2, r26	; 0x02
    3810:	bb 83       	std	Y+3, r27	; 0x03

    return 0;
}
    3812:	80 e0       	ldi	r24, 0x00	; 0
    3814:	df 91       	pop	r29
    3816:	cf 91       	pop	r28
    3818:	08 95       	ret

0000381a <mcp794xx_basic_initialize>:
 */
uint8_t mcp794xx_basic_eeprom_get_bp_status(mcp794xx_eeprom_block_protect_stat_t *pStatus)
{
	err = mcp794xx_eeprom_get_bp_status(&mcp794xx_handler, pStatus);
	return err;
}
    381a:	cf 93       	push	r28
    381c:	c8 2f       	mov	r28, r24
    381e:	e5 eb       	ldi	r30, 0xB5	; 181
    3820:	f8 e2       	ldi	r31, 0x28	; 40
    3822:	80 e6       	ldi	r24, 0x60	; 96
    3824:	df 01       	movw	r26, r30
    3826:	1d 92       	st	X+, r1
    3828:	8a 95       	dec	r24
    382a:	e9 f7       	brne	.-6      	; 0x3826 <mcp794xx_basic_initialize+0xc>
    382c:	8f e1       	ldi	r24, 0x1F	; 31
    382e:	9e e1       	ldi	r25, 0x1E	; 30
    3830:	80 83       	st	Z, r24
    3832:	91 83       	std	Z+1, r25	; 0x01
    3834:	81 e2       	ldi	r24, 0x21	; 33
    3836:	9e e1       	ldi	r25, 0x1E	; 30
    3838:	82 83       	std	Z+2, r24	; 0x02
    383a:	93 83       	std	Z+3, r25	; 0x03
    383c:	87 e7       	ldi	r24, 0x77	; 119
    383e:	9e e1       	ldi	r25, 0x1E	; 30
    3840:	86 83       	std	Z+6, r24	; 0x06
    3842:	97 83       	std	Z+7, r25	; 0x07
    3844:	88 e6       	ldi	r24, 0x68	; 104
    3846:	9e e1       	ldi	r25, 0x1E	; 30
    3848:	84 83       	std	Z+4, r24	; 0x04
    384a:	95 83       	std	Z+5, r25	; 0x05
    384c:	83 e2       	ldi	r24, 0x23	; 35
    384e:	9e e1       	ldi	r25, 0x1E	; 30
    3850:	80 87       	std	Z+8, r24	; 0x08
    3852:	91 87       	std	Z+9, r25	; 0x09
    3854:	86 e2       	ldi	r24, 0x26	; 38
    3856:	9e e1       	ldi	r25, 0x1E	; 30
    3858:	82 87       	std	Z+10, r24	; 0x0a
    385a:	93 87       	std	Z+11, r25	; 0x0b
    385c:	86 e8       	ldi	r24, 0x86	; 134
    385e:	9e e1       	ldi	r25, 0x1E	; 30
    3860:	84 87       	std	Z+12, r24	; 0x0c
    3862:	95 87       	std	Z+13, r25	; 0x0d
    3864:	cf 01       	movw	r24, r30
    3866:	0e 94 69 06 	call	0xcd2	; 0xcd2 <mcp794xx_init>
    386a:	80 93 15 29 	sts	0x2915, r24	; 0x802915 <err>
    386e:	88 23       	and	r24, r24
    3870:	59 f0       	breq	.+22     	; 0x3888 <mcp794xx_basic_initialize+0x6e>
    3872:	89 ee       	ldi	r24, 0xE9	; 233
    3874:	9b ea       	ldi	r25, 0xAB	; 171
    3876:	9f 93       	push	r25
    3878:	8f 93       	push	r24
    387a:	0e 94 26 1e 	call	0x3c4c	; 0x3c4c <mcp794xx_interface_debug_print>
    387e:	c0 91 15 29 	lds	r28, 0x2915	; 0x802915 <err>
    3882:	0f 90       	pop	r0
    3884:	0f 90       	pop	r0
    3886:	8a c0       	rjmp	.+276    	; 0x399c <mcp794xx_basic_initialize+0x182>
    3888:	6c 2f       	mov	r22, r28
    388a:	85 eb       	ldi	r24, 0xB5	; 181
    388c:	98 e2       	ldi	r25, 0x28	; 40
    388e:	0e 94 ec 06 	call	0xdd8	; 0xdd8 <mcp794xx_set_variant>
    3892:	c8 2f       	mov	r28, r24
    3894:	80 93 15 29 	sts	0x2915, r24	; 0x802915 <err>
    3898:	81 11       	cpse	r24, r1
    389a:	80 c0       	rjmp	.+256    	; 0x399c <mcp794xx_basic_initialize+0x182>
    389c:	85 eb       	ldi	r24, 0xB5	; 181
    389e:	98 e2       	ldi	r25, 0x28	; 40
    38a0:	0e 94 dc 06 	call	0xdb8	; 0xdb8 <mcp794xx_set_addr_pin>
    38a4:	c8 2f       	mov	r28, r24
    38a6:	80 93 15 29 	sts	0x2915, r24	; 0x802915 <err>
    38aa:	81 11       	cpse	r24, r1
    38ac:	77 c0       	rjmp	.+238    	; 0x399c <mcp794xx_basic_initialize+0x182>
    38ae:	61 e0       	ldi	r22, 0x01	; 1
    38b0:	85 eb       	ldi	r24, 0xB5	; 181
    38b2:	98 e2       	ldi	r25, 0x28	; 40
    38b4:	0e 94 2e 0a 	call	0x145c	; 0x145c <mcp794xx_set_osc_status>
    38b8:	c8 2f       	mov	r28, r24
    38ba:	80 93 15 29 	sts	0x2915, r24	; 0x802915 <err>
    38be:	81 11       	cpse	r24, r1
    38c0:	6d c0       	rjmp	.+218    	; 0x399c <mcp794xx_basic_initialize+0x182>
    38c2:	60 e0       	ldi	r22, 0x00	; 0
    38c4:	85 eb       	ldi	r24, 0xB5	; 181
    38c6:	98 e2       	ldi	r25, 0x28	; 40
    38c8:	0e 94 e7 10 	call	0x21ce	; 0x21ce <mcp794xx_clr_alarm_interrupt_flag>
    38cc:	c8 2f       	mov	r28, r24
    38ce:	80 93 15 29 	sts	0x2915, r24	; 0x802915 <err>
    38d2:	81 11       	cpse	r24, r1
    38d4:	63 c0       	rjmp	.+198    	; 0x399c <mcp794xx_basic_initialize+0x182>
    38d6:	61 e0       	ldi	r22, 0x01	; 1
    38d8:	85 eb       	ldi	r24, 0xB5	; 181
    38da:	98 e2       	ldi	r25, 0x28	; 40
    38dc:	0e 94 e7 10 	call	0x21ce	; 0x21ce <mcp794xx_clr_alarm_interrupt_flag>
    38e0:	c8 2f       	mov	r28, r24
    38e2:	80 93 15 29 	sts	0x2915, r24	; 0x802915 <err>
    38e6:	81 11       	cpse	r24, r1
    38e8:	59 c0       	rjmp	.+178    	; 0x399c <mcp794xx_basic_initialize+0x182>
    38ea:	40 e0       	ldi	r20, 0x00	; 0
    38ec:	60 e0       	ldi	r22, 0x00	; 0
    38ee:	85 eb       	ldi	r24, 0xB5	; 181
    38f0:	98 e2       	ldi	r25, 0x28	; 40
    38f2:	0e 94 62 0b 	call	0x16c4	; 0x16c4 <mcp794xx_set_alarm_enable_status>
    38f6:	c8 2f       	mov	r28, r24
    38f8:	80 93 15 29 	sts	0x2915, r24	; 0x802915 <err>
    38fc:	81 11       	cpse	r24, r1
    38fe:	4e c0       	rjmp	.+156    	; 0x399c <mcp794xx_basic_initialize+0x182>
    3900:	40 e0       	ldi	r20, 0x00	; 0
    3902:	61 e0       	ldi	r22, 0x01	; 1
    3904:	85 eb       	ldi	r24, 0xB5	; 181
    3906:	98 e2       	ldi	r25, 0x28	; 40
    3908:	0e 94 62 0b 	call	0x16c4	; 0x16c4 <mcp794xx_set_alarm_enable_status>
    390c:	c8 2f       	mov	r28, r24
    390e:	80 93 15 29 	sts	0x2915, r24	; 0x802915 <err>
    3912:	81 11       	cpse	r24, r1
    3914:	43 c0       	rjmp	.+134    	; 0x399c <mcp794xx_basic_initialize+0x182>
    3916:	61 e0       	ldi	r22, 0x01	; 1
    3918:	85 eb       	ldi	r24, 0xB5	; 181
    391a:	98 e2       	ldi	r25, 0x28	; 40
    391c:	0e 94 5c 11 	call	0x22b8	; 0x22b8 <mcp794xx_set_mfp_logic_level>
    3920:	c8 2f       	mov	r28, r24
    3922:	80 93 15 29 	sts	0x2915, r24	; 0x802915 <err>
    3926:	81 11       	cpse	r24, r1
    3928:	39 c0       	rjmp	.+114    	; 0x399c <mcp794xx_basic_initialize+0x182>
    392a:	60 e0       	ldi	r22, 0x00	; 0
    392c:	85 eb       	ldi	r24, 0xB5	; 181
    392e:	98 e2       	ldi	r25, 0x28	; 40
    3930:	0e 94 eb 11 	call	0x23d6	; 0x23d6 <mcp794xx_set_sqr_wave_enable_status>
    3934:	c8 2f       	mov	r28, r24
    3936:	80 93 15 29 	sts	0x2915, r24	; 0x802915 <err>
    393a:	81 11       	cpse	r24, r1
    393c:	2f c0       	rjmp	.+94     	; 0x399c <mcp794xx_basic_initialize+0x182>
    393e:	60 e0       	ldi	r22, 0x00	; 0
    3940:	85 eb       	ldi	r24, 0xB5	; 181
    3942:	98 e2       	ldi	r25, 0x28	; 40
    3944:	0e 94 35 12 	call	0x246a	; 0x246a <mcp794xx_set_coarse_trim_mode_status>
    3948:	c8 2f       	mov	r28, r24
    394a:	80 93 15 29 	sts	0x2915, r24	; 0x802915 <err>
    394e:	81 11       	cpse	r24, r1
    3950:	25 c0       	rjmp	.+74     	; 0x399c <mcp794xx_basic_initialize+0x182>
    3952:	60 e0       	ldi	r22, 0x00	; 0
    3954:	85 eb       	ldi	r24, 0xB5	; 181
    3956:	98 e2       	ldi	r25, 0x28	; 40
    3958:	0e 94 dc 12 	call	0x25b8	; 0x25b8 <mcp794xx_set_ext_osc_enable_status>
    395c:	c8 2f       	mov	r28, r24
    395e:	80 93 15 29 	sts	0x2915, r24	; 0x802915 <err>
    3962:	81 11       	cpse	r24, r1
    3964:	1b c0       	rjmp	.+54     	; 0x399c <mcp794xx_basic_initialize+0x182>
    3966:	61 e0       	ldi	r22, 0x01	; 1
    3968:	85 eb       	ldi	r24, 0xB5	; 181
    396a:	98 e2       	ldi	r25, 0x28	; 40
    396c:	0e 94 2a 13 	call	0x2654	; 0x2654 <mcp794xx_set_osc_start_bit>
    3970:	c8 2f       	mov	r28, r24
    3972:	80 93 15 29 	sts	0x2915, r24	; 0x802915 <err>
    3976:	81 11       	cpse	r24, r1
    3978:	11 c0       	rjmp	.+34     	; 0x399c <mcp794xx_basic_initialize+0x182>
    397a:	60 e4       	ldi	r22, 0x40	; 64
    397c:	70 e0       	ldi	r23, 0x00	; 0
    397e:	85 eb       	ldi	r24, 0xB5	; 181
    3980:	98 e2       	ldi	r25, 0x28	; 40
    3982:	0e 94 f9 06 	call	0xdf2	; 0xdf2 <mcp794xx_set_debug_print_buffer_size>
    3986:	c8 2f       	mov	r28, r24
    3988:	80 93 15 29 	sts	0x2915, r24	; 0x802915 <err>
    398c:	81 11       	cpse	r24, r1
    398e:	06 c0       	rjmp	.+12     	; 0x399c <mcp794xx_basic_initialize+0x182>
    3990:	6a e0       	ldi	r22, 0x0A	; 10
    3992:	70 e0       	ldi	r23, 0x00	; 0
    3994:	80 e0       	ldi	r24, 0x00	; 0
    3996:	90 e0       	ldi	r25, 0x00	; 0
    3998:	0e 94 23 1e 	call	0x3c46	; 0x3c46 <mcp794xx_interface_delay_ms>
    399c:	8c 2f       	mov	r24, r28
    399e:	cf 91       	pop	r28
    39a0:	08 95       	ret

000039a2 <mcp794xx_basic_get_current_time_date>:
    39a2:	bc 01       	movw	r22, r24
    39a4:	85 eb       	ldi	r24, 0xB5	; 181
    39a6:	98 e2       	ldi	r25, 0x28	; 40
    39a8:	0e 94 07 07 	call	0xe0e	; 0xe0e <mcp794xx_get_time_and_date>
    39ac:	80 93 15 29 	sts	0x2915, r24	; 0x802915 <err>
    39b0:	08 95       	ret

000039b2 <mcp794xx_basic_set_time_format>:
    39b2:	cf 93       	push	r28
    39b4:	c8 2f       	mov	r28, r24
    39b6:	48 2f       	mov	r20, r24
    39b8:	62 e0       	ldi	r22, 0x02	; 2
    39ba:	85 eb       	ldi	r24, 0xB5	; 181
    39bc:	98 e2       	ldi	r25, 0x28	; 40
    39be:	0e 94 8e 07 	call	0xf1c	; 0xf1c <mcp794xx_set_hour_format>
    39c2:	80 93 15 29 	sts	0x2915, r24	; 0x802915 <err>
    39c6:	81 11       	cpse	r24, r1
    39c8:	12 c0       	rjmp	.+36     	; 0x39ee <mcp794xx_basic_set_time_format+0x3c>
    39ca:	4c 2f       	mov	r20, r28
    39cc:	69 e1       	ldi	r22, 0x19	; 25
    39ce:	85 eb       	ldi	r24, 0xB5	; 181
    39d0:	98 e2       	ldi	r25, 0x28	; 40
    39d2:	0e 94 8e 07 	call	0xf1c	; 0xf1c <mcp794xx_set_hour_format>
    39d6:	80 93 15 29 	sts	0x2915, r24	; 0x802915 <err>
    39da:	81 11       	cpse	r24, r1
    39dc:	08 c0       	rjmp	.+16     	; 0x39ee <mcp794xx_basic_set_time_format+0x3c>
    39de:	4c 2f       	mov	r20, r28
    39e0:	6d e1       	ldi	r22, 0x1D	; 29
    39e2:	85 eb       	ldi	r24, 0xB5	; 181
    39e4:	98 e2       	ldi	r25, 0x28	; 40
    39e6:	0e 94 8e 07 	call	0xf1c	; 0xf1c <mcp794xx_set_hour_format>
    39ea:	80 93 15 29 	sts	0x2915, r24	; 0x802915 <err>
    39ee:	cf 91       	pop	r28
    39f0:	08 95       	ret

000039f2 <mcp794xx_basic_set_time_date>:
    39f2:	cf 93       	push	r28
    39f4:	df 93       	push	r29
    39f6:	ec 01       	movw	r28, r24
    39f8:	88 85       	ldd	r24, Y+8	; 0x08
    39fa:	0e 94 d9 1c 	call	0x39b2	; 0x39b2 <mcp794xx_basic_set_time_format>
    39fe:	80 93 15 29 	sts	0x2915, r24	; 0x802915 <err>
    3a02:	81 11       	cpse	r24, r1
    3a04:	07 c0       	rjmp	.+14     	; 0x3a14 <mcp794xx_basic_set_time_date+0x22>
    3a06:	be 01       	movw	r22, r28
    3a08:	85 eb       	ldi	r24, 0xB5	; 181
    3a0a:	98 e2       	ldi	r25, 0x28	; 40
    3a0c:	0e 94 6d 08 	call	0x10da	; 0x10da <mcp794xx_set_time_and_date>
    3a10:	80 93 15 29 	sts	0x2915, r24	; 0x802915 <err>
    3a14:	df 91       	pop	r29
    3a16:	cf 91       	pop	r28
    3a18:	08 95       	ret

00003a1a <mcp794xx_basic_get_pwr_fail_time_stamp>:
    3a1a:	0f 93       	push	r16
    3a1c:	1f 93       	push	r17
    3a1e:	cf 93       	push	r28
    3a20:	c8 2f       	mov	r28, r24
    3a22:	8b 01       	movw	r16, r22
    3a24:	85 eb       	ldi	r24, 0xB5	; 181
    3a26:	98 e2       	ldi	r25, 0x28	; 40
    3a28:	0e 94 10 0b 	call	0x1620	; 0x1620 <mcp794xx_set_pwr_fail_time_param>
    3a2c:	a8 01       	movw	r20, r16
    3a2e:	6c 2f       	mov	r22, r28
    3a30:	85 eb       	ldi	r24, 0xB5	; 181
    3a32:	98 e2       	ldi	r25, 0x28	; 40
    3a34:	0e 94 78 0a 	call	0x14f0	; 0x14f0 <mcp794xx_get_pwr_fail_time_stamp>
    3a38:	80 93 15 29 	sts	0x2915, r24	; 0x802915 <err>
    3a3c:	cf 91       	pop	r28
    3a3e:	1f 91       	pop	r17
    3a40:	0f 91       	pop	r16
    3a42:	08 95       	ret

00003a44 <mcp794xx_basic_enable_ext_batt_bckup_pwr>:
    3a44:	61 e0       	ldi	r22, 0x01	; 1
    3a46:	85 eb       	ldi	r24, 0xB5	; 181
    3a48:	98 e2       	ldi	r25, 0x28	; 40
    3a4a:	0e 94 81 12 	call	0x2502	; 0x2502 <mcp794xx_set_ext_batt_enable_status>
    3a4e:	80 93 15 29 	sts	0x2915, r24	; 0x802915 <err>
    3a52:	08 95       	ret

00003a54 <mcp794xx_basic_enable_alarm>:
    3a54:	cf 93       	push	r28
    3a56:	df 93       	push	r29
    3a58:	c8 2f       	mov	r28, r24
    3a5a:	d6 2f       	mov	r29, r22
    3a5c:	41 e0       	ldi	r20, 0x01	; 1
    3a5e:	68 2f       	mov	r22, r24
    3a60:	85 eb       	ldi	r24, 0xB5	; 181
    3a62:	98 e2       	ldi	r25, 0x28	; 40
    3a64:	0e 94 62 0b 	call	0x16c4	; 0x16c4 <mcp794xx_set_alarm_enable_status>
    3a68:	80 93 15 29 	sts	0x2915, r24	; 0x802915 <err>
    3a6c:	81 11       	cpse	r24, r1
    3a6e:	08 c0       	rjmp	.+16     	; 0x3a80 <mcp794xx_basic_enable_alarm+0x2c>
    3a70:	4d 2f       	mov	r20, r29
    3a72:	6c 2f       	mov	r22, r28
    3a74:	85 eb       	ldi	r24, 0xB5	; 181
    3a76:	98 e2       	ldi	r25, 0x28	; 40
    3a78:	0e 94 ce 0b 	call	0x179c	; 0x179c <mcp794xx_set_alarm_interrupt_output_polarity>
    3a7c:	80 93 15 29 	sts	0x2915, r24	; 0x802915 <err>
    3a80:	df 91       	pop	r29
    3a82:	cf 91       	pop	r28
    3a84:	08 95       	ret

00003a86 <mcp794xx_basic_set_alarm_time_date>:
    3a86:	0f 93       	push	r16
    3a88:	1f 93       	push	r17
    3a8a:	cf 93       	push	r28
    3a8c:	df 93       	push	r29
    3a8e:	c8 2f       	mov	r28, r24
    3a90:	d6 2f       	mov	r29, r22
    3a92:	8a 01       	movw	r16, r20
    3a94:	81 11       	cpse	r24, r1
    3a96:	0c c0       	rjmp	.+24     	; 0x3ab0 <mcp794xx_basic_set_alarm_time_date+0x2a>
    3a98:	fa 01       	movw	r30, r20
    3a9a:	40 85       	ldd	r20, Z+8	; 0x08
    3a9c:	6c e0       	ldi	r22, 0x0C	; 12
    3a9e:	85 eb       	ldi	r24, 0xB5	; 181
    3aa0:	98 e2       	ldi	r25, 0x28	; 40
    3aa2:	0e 94 8e 07 	call	0xf1c	; 0xf1c <mcp794xx_set_hour_format>
    3aa6:	80 93 15 29 	sts	0x2915, r24	; 0x802915 <err>
    3aaa:	88 23       	and	r24, r24
    3aac:	71 f0       	breq	.+28     	; 0x3aca <mcp794xx_basic_set_alarm_time_date+0x44>
    3aae:	16 c0       	rjmp	.+44     	; 0x3adc <mcp794xx_basic_set_alarm_time_date+0x56>
    3ab0:	81 30       	cpi	r24, 0x01	; 1
    3ab2:	59 f4       	brne	.+22     	; 0x3aca <mcp794xx_basic_set_alarm_time_date+0x44>
    3ab4:	fa 01       	movw	r30, r20
    3ab6:	40 85       	ldd	r20, Z+8	; 0x08
    3ab8:	63 e1       	ldi	r22, 0x13	; 19
    3aba:	85 eb       	ldi	r24, 0xB5	; 181
    3abc:	98 e2       	ldi	r25, 0x28	; 40
    3abe:	0e 94 8e 07 	call	0xf1c	; 0xf1c <mcp794xx_set_hour_format>
    3ac2:	80 93 15 29 	sts	0x2915, r24	; 0x802915 <err>
    3ac6:	81 11       	cpse	r24, r1
    3ac8:	09 c0       	rjmp	.+18     	; 0x3adc <mcp794xx_basic_set_alarm_time_date+0x56>
    3aca:	98 01       	movw	r18, r16
    3acc:	4d 2f       	mov	r20, r29
    3ace:	6c 2f       	mov	r22, r28
    3ad0:	85 eb       	ldi	r24, 0xB5	; 181
    3ad2:	98 e2       	ldi	r25, 0x28	; 40
    3ad4:	0e 94 b2 0e 	call	0x1d64	; 0x1d64 <mcp794xx_set_alarm>
    3ad8:	80 93 15 29 	sts	0x2915, r24	; 0x802915 <err>
    3adc:	df 91       	pop	r29
    3ade:	cf 91       	pop	r28
    3ae0:	1f 91       	pop	r17
    3ae2:	0f 91       	pop	r16
    3ae4:	08 95       	ret

00003ae6 <mcp794xx_basic_get_alarm_time_date>:
    3ae6:	9a 01       	movw	r18, r20
    3ae8:	ab 01       	movw	r20, r22
    3aea:	68 2f       	mov	r22, r24
    3aec:	85 eb       	ldi	r24, 0xB5	; 181
    3aee:	98 e2       	ldi	r25, 0x28	; 40
    3af0:	0e 94 08 10 	call	0x2010	; 0x2010 <mcp794xx_get_alarm>
    3af4:	80 93 15 29 	sts	0x2915, r24	; 0x802915 <err>
    3af8:	08 95       	ret

00003afa <mcp794xx_basic_get_alarm_interrupt_flag>:
    3afa:	ab 01       	movw	r20, r22
    3afc:	68 2f       	mov	r22, r24
    3afe:	85 eb       	ldi	r24, 0xB5	; 181
    3b00:	98 e2       	ldi	r25, 0x28	; 40
    3b02:	0e 94 7f 10 	call	0x20fe	; 0x20fe <mcp794xx_get_alarm_interrupt_flag>
    3b06:	80 93 15 29 	sts	0x2915, r24	; 0x802915 <err>
    3b0a:	08 95       	ret

00003b0c <mcp794xx_basic_clr_alarm_interrupt_flag>:
    3b0c:	68 2f       	mov	r22, r24
    3b0e:	85 eb       	ldi	r24, 0xB5	; 181
    3b10:	98 e2       	ldi	r25, 0x28	; 40
    3b12:	0e 94 e7 10 	call	0x21ce	; 0x21ce <mcp794xx_clr_alarm_interrupt_flag>
    3b16:	80 93 15 29 	sts	0x2915, r24	; 0x802915 <err>
    3b1a:	08 95       	ret

00003b1c <mcp794xx_basic_enable_countdown_interrupt>:
    3b1c:	61 e0       	ldi	r22, 0x01	; 1
    3b1e:	85 eb       	ldi	r24, 0xB5	; 181
    3b20:	98 e2       	ldi	r25, 0x28	; 40
    3b22:	0e 94 52 16 	call	0x2ca4	; 0x2ca4 <mcp794xx_set_countdown_interrupt_enable_status>
    3b26:	80 93 15 29 	sts	0x2915, r24	; 0x802915 <err>
    3b2a:	08 95       	ret

00003b2c <mcp794xx_basic_set_countdown_time>:
    3b2c:	46 2f       	mov	r20, r22
    3b2e:	bc 01       	movw	r22, r24
    3b30:	85 eb       	ldi	r24, 0xB5	; 181
    3b32:	98 e2       	ldi	r25, 0x28	; 40
    3b34:	0e 94 85 16 	call	0x2d0a	; 0x2d0a <mcp794xx_set_countdown_interrupt_time>
    3b38:	80 93 15 29 	sts	0x2915, r24	; 0x802915 <err>
    3b3c:	08 95       	ret

00003b3e <mcp794xx_basic_enable_sqr_wave_output>:
    3b3e:	61 e0       	ldi	r22, 0x01	; 1
    3b40:	85 eb       	ldi	r24, 0xB5	; 181
    3b42:	98 e2       	ldi	r25, 0x28	; 40
    3b44:	0e 94 eb 11 	call	0x23d6	; 0x23d6 <mcp794xx_set_sqr_wave_enable_status>
    3b48:	80 93 15 29 	sts	0x2915, r24	; 0x802915 <err>
    3b4c:	08 95       	ret

00003b4e <mcp94xx_basic_set_sqr_wave_output_freq>:
    3b4e:	68 2f       	mov	r22, r24
    3b50:	85 eb       	ldi	r24, 0xB5	; 181
    3b52:	98 e2       	ldi	r25, 0x28	; 40
    3b54:	0e 94 a6 11 	call	0x234c	; 0x234c <mcp94xx_set_sqr_wave_output_freq>
    3b58:	80 93 15 29 	sts	0x2915, r24	; 0x802915 <err>
    3b5c:	08 95       	ret

00003b5e <mcp794xx_basic_convert_time_to_epoch_unix_time>:
    3b5e:	ab 01       	movw	r20, r22
    3b60:	bc 01       	movw	r22, r24
    3b62:	85 eb       	ldi	r24, 0xB5	; 181
    3b64:	98 e2       	ldi	r25, 0x28	; 40
    3b66:	0e 94 74 13 	call	0x26e8	; 0x26e8 <mcp794xx_read_epoch_unix_time_stamp>
    3b6a:	80 93 15 29 	sts	0x2915, r24	; 0x802915 <err>
    3b6e:	08 95       	ret

00003b70 <mcp794xx_basic_convert_epoch_to_human_time_format>:
    3b70:	9a 01       	movw	r18, r20
    3b72:	ab 01       	movw	r20, r22
    3b74:	bc 01       	movw	r22, r24
    3b76:	85 eb       	ldi	r24, 0xB5	; 181
    3b78:	98 e2       	ldi	r25, 0x28	; 40
    3b7a:	0e 94 0b 14 	call	0x2816	; 0x2816 <mcp794xx_convert_epoch_unix_time_stamp>
    3b7e:	80 93 15 29 	sts	0x2915, r24	; 0x802915 <err>
    3b82:	08 95       	ret

00003b84 <mcp794xx_basic_get_compile_time_date>:
    3b84:	ab 01       	movw	r20, r22
    3b86:	bc 01       	movw	r22, r24
    3b88:	85 eb       	ldi	r24, 0xB5	; 181
    3b8a:	98 e2       	ldi	r25, 0x28	; 40
    3b8c:	0e 94 2b 15 	call	0x2a56	; 0x2a56 <mcp794xx_get_compile_time_date>
    3b90:	80 93 15 29 	sts	0x2915, r24	; 0x802915 <err>
    3b94:	08 95       	ret

00003b96 <mcp794xx_basic_sram_write_byte>:
    3b96:	9a 01       	movw	r18, r20
    3b98:	ab 01       	movw	r20, r22
    3b9a:	68 2f       	mov	r22, r24
    3b9c:	85 eb       	ldi	r24, 0xB5	; 181
    3b9e:	98 e2       	ldi	r25, 0x28	; 40
    3ba0:	0e 94 f8 17 	call	0x2ff0	; 0x2ff0 <mcp794xx_sram_write_byte>
    3ba4:	80 93 15 29 	sts	0x2915, r24	; 0x802915 <err>
    3ba8:	08 95       	ret

00003baa <mcp794xx_basic_sram_read_byte>:
    3baa:	9a 01       	movw	r18, r20
    3bac:	ab 01       	movw	r20, r22
    3bae:	68 2f       	mov	r22, r24
    3bb0:	85 eb       	ldi	r24, 0xB5	; 181
    3bb2:	98 e2       	ldi	r25, 0x28	; 40
    3bb4:	0e 94 3a 18 	call	0x3074	; 0x3074 <mcp794xx_sram_read_byte>
    3bb8:	80 93 15 29 	sts	0x2915, r24	; 0x802915 <err>
    3bbc:	08 95       	ret

00003bbe <mcp794xx_basic_sram_erase_selector>:
    3bbe:	46 2f       	mov	r20, r22
    3bc0:	68 2f       	mov	r22, r24
    3bc2:	85 eb       	ldi	r24, 0xB5	; 181
    3bc4:	98 e2       	ldi	r25, 0x28	; 40
    3bc6:	0e 94 7d 18 	call	0x30fa	; 0x30fa <mcp794xx_sram_erase_selector>
    3bca:	80 93 15 29 	sts	0x2915, r24	; 0x802915 <err>
    3bce:	08 95       	ret

00003bd0 <mcp794xx_basic_sram_wipe>:
    3bd0:	85 eb       	ldi	r24, 0xB5	; 181
    3bd2:	98 e2       	ldi	r25, 0x28	; 40
    3bd4:	0e 94 d4 18 	call	0x31a8	; 0x31a8 <mcp794xx_wipe_sram>
    3bd8:	80 93 15 29 	sts	0x2915, r24	; 0x802915 <err>
    3bdc:	08 95       	ret

00003bde <mcp794xx_basic_uid_read>:
    3bde:	bc 01       	movw	r22, r24
    3be0:	85 eb       	ldi	r24, 0xB5	; 181
    3be2:	98 e2       	ldi	r25, 0x28	; 40
    3be4:	0e 94 2c 17 	call	0x2e58	; 0x2e58 <mcp794xx_uid_read>
    3be8:	80 93 15 29 	sts	0x2915, r24	; 0x802915 <err>
    3bec:	08 95       	ret

00003bee <mcp794xx_basic_eeprom_write_byte>:
 *            - 5 attempt to write a protected block array
 *            - 6 data length is larger than page size
 * @note      the eeprom has a 5ms write cycle time.
 */
uint8_t mcp794xx_basic_eeprom_write_byte(uint8_t u8Addr, uint8_t *pBuf, size_t length)
{
    3bee:	24 2f       	mov	r18, r20
	err = mcp794xx_eeprom_write_byte(&mcp794xx_handler, u8Addr, (uint8_t *)pBuf, length);
    3bf0:	ab 01       	movw	r20, r22
    3bf2:	68 2f       	mov	r22, r24
    3bf4:	85 eb       	ldi	r24, 0xB5	; 181
    3bf6:	98 e2       	ldi	r25, 0x28	; 40
    3bf8:	0e 94 e1 19 	call	0x33c2	; 0x33c2 <mcp794xx_eeprom_write_byte>
    3bfc:	80 93 15 29 	sts	0x2915, r24	; 0x802915 <err>
	return err; /**< return error code */
}
    3c00:	08 95       	ret

00003c02 <mcp794xx_basic_eeprom_read_byte>:
 *            - 3 handle is not initialized
 *            - 4 invalid address
 * @note      none
 */
uint8_t mcp794xx_basic_eeprom_read_byte(uint8_t u8Addr, uint8_t *pBuf, size_t length)
{
    3c02:	24 2f       	mov	r18, r20
	err = mcp794xx_eeprom_read_byte(&mcp794xx_handler, u8Addr, (uint8_t *)pBuf, length);
    3c04:	ab 01       	movw	r20, r22
    3c06:	68 2f       	mov	r22, r24
    3c08:	85 eb       	ldi	r24, 0xB5	; 181
    3c0a:	98 e2       	ldi	r25, 0x28	; 40
    3c0c:	0e 94 0c 19 	call	0x3218	; 0x3218 <mcp794xx_eeprom_read_byte>
    3c10:	80 93 15 29 	sts	0x2915, r24	; 0x802915 <err>
	return err; /**< return error code */
}
    3c14:	08 95       	ret

00003c16 <mcp794xx_basic_eeprom_put_byte>:
 *            - 6 data length is larger than page can contain
 * @note      none
 */

uint8_t mcp794xx_basic_eeprom_put_byte(uint8_t u8Addr, uint32_t *pBuf, uint8_t u8Length)
{
    3c16:	24 2f       	mov	r18, r20
	err = mcp794xx_eeprom_put_byte(&mcp794xx_handler, u8Addr, (uint32_t *)pBuf, u8Length);
    3c18:	ab 01       	movw	r20, r22
    3c1a:	68 2f       	mov	r22, r24
    3c1c:	85 eb       	ldi	r24, 0xB5	; 181
    3c1e:	98 e2       	ldi	r25, 0x28	; 40
    3c20:	0e 94 bd 1a 	call	0x357a	; 0x357a <mcp794xx_eeprom_put_byte>
    3c24:	80 93 15 29 	sts	0x2915, r24	; 0x802915 <err>
	return err; /**< return error code */
}
    3c28:	08 95       	ret

00003c2a <mcp794xx_basic_eeprom_get_byte>:
 *            - 4 invalid address (failed to validate address)
 * @note      none
 */

uint8_t mcp794xx_basic_eeprom_get_byte(uint8_t u8Addr, uint32_t *pBuf, uint8_t u8Length)
{
    3c2a:	24 2f       	mov	r18, r20
	err = mcp794xx_eeprom_get_byte(&mcp794xx_handler, u8Addr, (uint32_t *)pBuf, u8Length);
    3c2c:	ab 01       	movw	r20, r22
    3c2e:	68 2f       	mov	r22, r24
    3c30:	85 eb       	ldi	r24, 0xB5	; 181
    3c32:	98 e2       	ldi	r25, 0x28	; 40
    3c34:	0e 94 39 1b 	call	0x3672	; 0x3672 <mcp794xx_eeprom_get_byte>
    3c38:	80 93 15 29 	sts	0x2915, r24	; 0x802915 <err>
	return err; /**< return error code */
}
    3c3c:	08 95       	ret

00003c3e <mcp794xx_interface_i2c_init>:
{
    /*user code begin */

    /*user code end*/
    return 0;
}
    3c3e:	80 e0       	ldi	r24, 0x00	; 0
    3c40:	08 95       	ret

00003c42 <mcp794xx_interface_i2c_deinit>:
    3c42:	80 e0       	ldi	r24, 0x00	; 0
    3c44:	08 95       	ret

00003c46 <mcp794xx_interface_delay_ms>:
 */
void mcp794xx_interface_delay_ms(uint32_t u32Ms)
{
    /*call your delay function here*/
    /*user code begin */
 delay_ms(u32Ms);
    3c46:	0e 94 fd 04 	call	0x9fa	; 0x9fa <delay_ms>
    3c4a:	08 95       	ret

00003c4c <mcp794xx_interface_debug_print>:
 * @brief     interface print format data
 * @param[in] fmt is the format data
 * @note      none
 */
void mcp794xx_interface_debug_print(const char *const fmt, ...)
{
    3c4c:	0f 93       	push	r16
    3c4e:	1f 93       	push	r17
    3c50:	cf 93       	push	r28
    3c52:	df 93       	push	r29
    3c54:	cd b7       	in	r28, 0x3d	; 61
    3c56:	de b7       	in	r29, 0x3e	; 62
    3c58:	c1 58       	subi	r28, 0x81	; 129
    3c5a:	d1 09       	sbc	r29, r1
    3c5c:	cd bf       	out	0x3d, r28	; 61
    3c5e:	de bf       	out	0x3e, r29	; 62
    3c60:	9e 01       	movw	r18, r28
    3c62:	28 57       	subi	r18, 0x78	; 120
    3c64:	3f 4f       	sbci	r19, 0xFF	; 255
    3c66:	f9 01       	movw	r30, r18
    3c68:	41 91       	ld	r20, Z+
    3c6a:	51 91       	ld	r21, Z+
    3c6c:	9f 01       	movw	r18, r30
#ifdef MCP794XX_DEBUG_MODE
    volatile char str[MCP794XX_DEBUG_PRINT_BUFFER_SIZE_128B];
    volatile uint8_t len;
    va_list args;

    memset((char *) str, 0, sizeof (char) * MCP794XX_DEBUG_PRINT_BUFFER_SIZE_128B);
    3c6e:	8e 01       	movw	r16, r28
    3c70:	0f 5f       	subi	r16, 0xFF	; 255
    3c72:	1f 4f       	sbci	r17, 0xFF	; 255
    3c74:	80 e8       	ldi	r24, 0x80	; 128
    3c76:	f8 01       	movw	r30, r16
    3c78:	11 92       	st	Z+, r1
    3c7a:	8a 95       	dec	r24
    3c7c:	e9 f7       	brne	.-6      	; 0x3c78 <mcp794xx_interface_debug_print+0x2c>
    va_start(args, fmt);
    vsnprintf((char *) str, MCP794XX_DEBUG_PRINT_BUFFER_SIZE_128B, (char const *) fmt, args);
    3c7e:	60 e8       	ldi	r22, 0x80	; 128
    3c80:	70 e0       	ldi	r23, 0x00	; 0
    3c82:	c8 01       	movw	r24, r16
    3c84:	0e 94 91 2a 	call	0x5522	; 0x5522 <vsnprintf>
    va_end(args);

    len = strlen((char *) str);
    3c88:	f8 01       	movw	r30, r16
    3c8a:	01 90       	ld	r0, Z+
    3c8c:	00 20       	and	r0, r0
    3c8e:	e9 f7       	brne	.-6      	; 0x3c8a <mcp794xx_interface_debug_print+0x3e>
    3c90:	31 97       	sbiw	r30, 0x01	; 1
    3c92:	e0 1b       	sub	r30, r16
    3c94:	f1 0b       	sbc	r31, r17
    3c96:	cf 57       	subi	r28, 0x7F	; 127
    3c98:	df 4f       	sbci	r29, 0xFF	; 255
    3c9a:	e8 83       	st	Y, r30
    3c9c:	c1 58       	subi	r28, 0x81	; 129
    3c9e:	d0 40       	sbci	r29, 0x00	; 0
    printf(str, len);                     /**< example of printf function, comment out if used */
    3ca0:	cf 57       	subi	r28, 0x7F	; 127
    3ca2:	df 4f       	sbci	r29, 0xFF	; 255
    3ca4:	88 81       	ld	r24, Y
    3ca6:	c1 58       	subi	r28, 0x81	; 129
    3ca8:	d0 40       	sbci	r29, 0x00	; 0
    3caa:	1f 92       	push	r1
    3cac:	8f 93       	push	r24
    3cae:	1f 93       	push	r17
    3cb0:	0f 93       	push	r16
    3cb2:	0e 94 7b 2a 	call	0x54f6	; 0x54f6 <printf>

    /*user code end*/
#endif
}
    3cb6:	0f 90       	pop	r0
    3cb8:	0f 90       	pop	r0
    3cba:	0f 90       	pop	r0
    3cbc:	0f 90       	pop	r0
    3cbe:	cf 57       	subi	r28, 0x7F	; 127
    3cc0:	df 4f       	sbci	r29, 0xFF	; 255
    3cc2:	cd bf       	out	0x3d, r28	; 61
    3cc4:	de bf       	out	0x3e, r29	; 62
    3cc6:	df 91       	pop	r29
    3cc8:	cf 91       	pop	r28
    3cca:	1f 91       	pop	r17
    3ccc:	0f 91       	pop	r16
    3cce:	08 95       	ret

00003cd0 <mcp794xx_interface_i2c_read>:
 */
uint8_t mcp794xx_interface_i2c_read(uint8_t u8Addr, uint8_t *pBuf, uint8_t u8Length)
{
    /*call your i2c read function here*/
    /*user code begin */
    if(i2c_read(u8Addr, pBuf, u8Length) !=  0)
    3cd0:	50 e0       	ldi	r21, 0x00	; 0
    3cd2:	0e 94 f9 04 	call	0x9f2	; 0x9f2 <i2c_read>
    3cd6:	88 23       	and	r24, r24
    3cd8:	49 f0       	breq	.+18     	; 0x3cec <mcp794xx_interface_i2c_read+0x1c>
    {
	    mcp794xx_interface_debug_print("i2c write failed, check the i2c address or wiring\n");
    3cda:	84 ef       	ldi	r24, 0xF4	; 244
    3cdc:	9b ea       	ldi	r25, 0xAB	; 171
    3cde:	9f 93       	push	r25
    3ce0:	8f 93       	push	r24
    3ce2:	0e 94 26 1e 	call	0x3c4c	; 0x3c4c <mcp794xx_interface_debug_print>
	    return 1;
    3ce6:	0f 90       	pop	r0
    3ce8:	0f 90       	pop	r0
    3cea:	81 e0       	ldi	r24, 0x01	; 1
    }
    /*user code end*/
    return 0; /**< success */
}
    3cec:	08 95       	ret

00003cee <mcp794xx_interface_i2c_write>:
 */
uint8_t mcp794xx_interface_i2c_write(uint8_t u8Addr, uint8_t *pBuf, uint8_t u8Length)
{
    /*call your i2c write function here*/
    /*user code begin */
    if(i2c_write(u8Addr, pBuf, u8Length) !=  0)
    3cee:	50 e0       	ldi	r21, 0x00	; 0
    3cf0:	0e 94 f5 04 	call	0x9ea	; 0x9ea <i2c_write>
    3cf4:	88 23       	and	r24, r24
    3cf6:	49 f0       	breq	.+18     	; 0x3d0a <mcp794xx_interface_i2c_write+0x1c>
    {
	    mcp794xx_interface_debug_print("i2c write failed, check the i2c address or wiring\n");
    3cf8:	84 ef       	ldi	r24, 0xF4	; 244
    3cfa:	9b ea       	ldi	r25, 0xAB	; 171
    3cfc:	9f 93       	push	r25
    3cfe:	8f 93       	push	r24
    3d00:	0e 94 26 1e 	call	0x3c4c	; 0x3c4c <mcp794xx_interface_debug_print>
	    return 1;
    3d04:	0f 90       	pop	r0
    3d06:	0f 90       	pop	r0
    3d08:	81 e0       	ldi	r24, 0x01	; 1
    }
    /*user code end*/
    return 0; /**< success */
}
    3d0a:	08 95       	ret

00003d0c <mcp794xx_interface_irq_callback>:
 * @brief     interface interrupt request callback
 * @param[in] u8Type is the interrupt type
 * @note      Do not use delay function or blocking code in here, such code could crush your code.
 */
void mcp794xx_interface_irq_callback(uint8_t u8Type)
{
    3d0c:	08 95       	ret

00003d0e <BOD_init>:
	//		 | BOD_VLMCFG_BELOW_gc; /* Interrupt when supply goes below VLM level */

	// BOD.VLMCTRLA = BOD_VLMLVL_5ABOVE_gc; /* VLM threshold 5% above BOD level */

	return 0;
}
    3d0e:	80 e0       	ldi	r24, 0x00	; 0
    3d10:	08 95       	ret

00003d12 <CLKCTRL_init>:
 *       on calling convention. The memory model is not visible to the
 *       preprocessor, so it must be defined in the Assembler preprocessor directives.
 */
static inline void ccp_write_io(void *addr, uint8_t value)
{
	protected_write_io(addr, CCP_IOREG_gc, value);
    3d12:	40 e0       	ldi	r20, 0x00	; 0
    3d14:	68 ed       	ldi	r22, 0xD8	; 216
    3d16:	81 e6       	ldi	r24, 0x61	; 97
    3d18:	90 e0       	ldi	r25, 0x00	; 0
    3d1a:	0e 94 1d 21 	call	0x423a	; 0x423a <protected_write_io>
	//		 | 0 << CLKCTRL_CLKOUT_bp /* System clock out: disabled */);

	// ccp_write_io((void*)&(CLKCTRL.MCLKLOCK),0 << CLKCTRL_LOCKEN_bp /* lock enable: disabled */);

	return 0;
}
    3d1e:	80 e0       	ldi	r24, 0x00	; 0
    3d20:	08 95       	ret

00003d22 <CPUINT_init>:
	// CPUINT.LVL0PRI = 0x0 << CPUINT_LVL0PRI_gp; /* Interrupt Level Priority: 0x0 */

	// CPUINT.LVL1VEC = 0x0 << CPUINT_LVL1VEC_gp; /* Interrupt Vector with High Priority: 0x0 */

	return 0;
}
    3d22:	80 e0       	ldi	r24, 0x00	; 0
    3d24:	08 95       	ret

00003d26 <mcu_init>:
	 * disables all peripherals to save power. Driver shall enable
	 * peripheral if used */

	/* Set all pins to low power mode */

	for (uint8_t i = 0; i < 8; i++) {
    3d26:	80 e0       	ldi	r24, 0x00	; 0
    3d28:	08 c0       	rjmp	.+16     	; 0x3d3a <mcu_init+0x14>
		*((uint8_t *)&PORTA + 0x10 + i) |= 1 << PORT_PULLUPEN_bp;
    3d2a:	e8 2f       	mov	r30, r24
    3d2c:	f0 e0       	ldi	r31, 0x00	; 0
    3d2e:	e0 5f       	subi	r30, 0xF0	; 240
    3d30:	fb 4f       	sbci	r31, 0xFB	; 251
    3d32:	90 81       	ld	r25, Z
    3d34:	98 60       	ori	r25, 0x08	; 8
    3d36:	90 83       	st	Z, r25
	 * disables all peripherals to save power. Driver shall enable
	 * peripheral if used */

	/* Set all pins to low power mode */

	for (uint8_t i = 0; i < 8; i++) {
    3d38:	8f 5f       	subi	r24, 0xFF	; 255
    3d3a:	88 30       	cpi	r24, 0x08	; 8
    3d3c:	b0 f3       	brcs	.-20     	; 0x3d2a <mcu_init+0x4>
    3d3e:	80 e0       	ldi	r24, 0x00	; 0
    3d40:	08 c0       	rjmp	.+16     	; 0x3d52 <mcu_init+0x2c>
		*((uint8_t *)&PORTA + 0x10 + i) |= 1 << PORT_PULLUPEN_bp;
	}

	for (uint8_t i = 0; i < 8; i++) {
		*((uint8_t *)&PORTB + 0x10 + i) |= 1 << PORT_PULLUPEN_bp;
    3d42:	e8 2f       	mov	r30, r24
    3d44:	f0 e0       	ldi	r31, 0x00	; 0
    3d46:	e0 5d       	subi	r30, 0xD0	; 208
    3d48:	fb 4f       	sbci	r31, 0xFB	; 251
    3d4a:	90 81       	ld	r25, Z
    3d4c:	98 60       	ori	r25, 0x08	; 8
    3d4e:	90 83       	st	Z, r25

	for (uint8_t i = 0; i < 8; i++) {
		*((uint8_t *)&PORTA + 0x10 + i) |= 1 << PORT_PULLUPEN_bp;
	}

	for (uint8_t i = 0; i < 8; i++) {
    3d50:	8f 5f       	subi	r24, 0xFF	; 255
    3d52:	88 30       	cpi	r24, 0x08	; 8
    3d54:	b0 f3       	brcs	.-20     	; 0x3d42 <mcu_init+0x1c>
    3d56:	80 e0       	ldi	r24, 0x00	; 0
    3d58:	08 c0       	rjmp	.+16     	; 0x3d6a <mcu_init+0x44>
		*((uint8_t *)&PORTB + 0x10 + i) |= 1 << PORT_PULLUPEN_bp;
	}

	for (uint8_t i = 0; i < 8; i++) {
		*((uint8_t *)&PORTC + 0x10 + i) |= 1 << PORT_PULLUPEN_bp;
    3d5a:	e8 2f       	mov	r30, r24
    3d5c:	f0 e0       	ldi	r31, 0x00	; 0
    3d5e:	e0 5b       	subi	r30, 0xB0	; 176
    3d60:	fb 4f       	sbci	r31, 0xFB	; 251
    3d62:	90 81       	ld	r25, Z
    3d64:	98 60       	ori	r25, 0x08	; 8
    3d66:	90 83       	st	Z, r25

	for (uint8_t i = 0; i < 8; i++) {
		*((uint8_t *)&PORTB + 0x10 + i) |= 1 << PORT_PULLUPEN_bp;
	}

	for (uint8_t i = 0; i < 8; i++) {
    3d68:	8f 5f       	subi	r24, 0xFF	; 255
    3d6a:	88 30       	cpi	r24, 0x08	; 8
    3d6c:	b0 f3       	brcs	.-20     	; 0x3d5a <mcu_init+0x34>
    3d6e:	80 e0       	ldi	r24, 0x00	; 0
    3d70:	08 c0       	rjmp	.+16     	; 0x3d82 <mcu_init+0x5c>
		*((uint8_t *)&PORTC + 0x10 + i) |= 1 << PORT_PULLUPEN_bp;
	}

	for (uint8_t i = 0; i < 8; i++) {
		*((uint8_t *)&PORTD + 0x10 + i) |= 1 << PORT_PULLUPEN_bp;
    3d72:	e8 2f       	mov	r30, r24
    3d74:	f0 e0       	ldi	r31, 0x00	; 0
    3d76:	e0 59       	subi	r30, 0x90	; 144
    3d78:	fb 4f       	sbci	r31, 0xFB	; 251
    3d7a:	90 81       	ld	r25, Z
    3d7c:	98 60       	ori	r25, 0x08	; 8
    3d7e:	90 83       	st	Z, r25

	for (uint8_t i = 0; i < 8; i++) {
		*((uint8_t *)&PORTC + 0x10 + i) |= 1 << PORT_PULLUPEN_bp;
	}

	for (uint8_t i = 0; i < 8; i++) {
    3d80:	8f 5f       	subi	r24, 0xFF	; 255
    3d82:	88 30       	cpi	r24, 0x08	; 8
    3d84:	b0 f3       	brcs	.-20     	; 0x3d72 <mcu_init+0x4c>
    3d86:	80 e0       	ldi	r24, 0x00	; 0
    3d88:	08 c0       	rjmp	.+16     	; 0x3d9a <mcu_init+0x74>
		*((uint8_t *)&PORTD + 0x10 + i) |= 1 << PORT_PULLUPEN_bp;
	}

	for (uint8_t i = 0; i < 8; i++) {
		*((uint8_t *)&PORTE + 0x10 + i) |= 1 << PORT_PULLUPEN_bp;
    3d8a:	e8 2f       	mov	r30, r24
    3d8c:	f0 e0       	ldi	r31, 0x00	; 0
    3d8e:	e0 57       	subi	r30, 0x70	; 112
    3d90:	fb 4f       	sbci	r31, 0xFB	; 251
    3d92:	90 81       	ld	r25, Z
    3d94:	98 60       	ori	r25, 0x08	; 8
    3d96:	90 83       	st	Z, r25

	for (uint8_t i = 0; i < 8; i++) {
		*((uint8_t *)&PORTD + 0x10 + i) |= 1 << PORT_PULLUPEN_bp;
	}

	for (uint8_t i = 0; i < 8; i++) {
    3d98:	8f 5f       	subi	r24, 0xFF	; 255
    3d9a:	88 30       	cpi	r24, 0x08	; 8
    3d9c:	b0 f3       	brcs	.-20     	; 0x3d8a <mcu_init+0x64>
    3d9e:	80 e0       	ldi	r24, 0x00	; 0
    3da0:	08 c0       	rjmp	.+16     	; 0x3db2 <mcu_init+0x8c>
		*((uint8_t *)&PORTE + 0x10 + i) |= 1 << PORT_PULLUPEN_bp;
	}

	for (uint8_t i = 0; i < 8; i++) {
		*((uint8_t *)&PORTF + 0x10 + i) |= 1 << PORT_PULLUPEN_bp;
    3da2:	e8 2f       	mov	r30, r24
    3da4:	f0 e0       	ldi	r31, 0x00	; 0
    3da6:	e0 55       	subi	r30, 0x50	; 80
    3da8:	fb 4f       	sbci	r31, 0xFB	; 251
    3daa:	90 81       	ld	r25, Z
    3dac:	98 60       	ori	r25, 0x08	; 8
    3dae:	90 83       	st	Z, r25

	for (uint8_t i = 0; i < 8; i++) {
		*((uint8_t *)&PORTE + 0x10 + i) |= 1 << PORT_PULLUPEN_bp;
	}

	for (uint8_t i = 0; i < 8; i++) {
    3db0:	8f 5f       	subi	r24, 0xFF	; 255
    3db2:	88 30       	cpi	r24, 0x08	; 8
    3db4:	b0 f3       	brcs	.-20     	; 0x3da2 <mcu_init+0x7c>
		*((uint8_t *)&PORTF + 0x10 + i) |= 1 << PORT_PULLUPEN_bp;
	}
}
    3db6:	08 95       	ret

00003db8 <USART_2_initialization>:
 */
static inline void PORTF_set_pin_dir(const uint8_t pin, const enum port_dir dir)
{
	switch (dir) {
	case PORT_DIR_IN:
		VPORTF.DIR &= ~(1 << pin);
    3db8:	84 b3       	in	r24, 0x14	; 20
    3dba:	8d 7f       	andi	r24, 0xFD	; 253
    3dbc:	84 bb       	out	0x14, r24	; 20
	volatile uint8_t *port_pin_ctrl = ((uint8_t *)&PORTF + 0x10 + pin);

	if (pull_mode == PORT_PULL_UP) {
		*port_pin_ctrl |= PORT_PULLUPEN_bm;
	} else if (pull_mode == PORT_PULL_OFF) {
		*port_pin_ctrl &= ~PORT_PULLUPEN_bm;
    3dbe:	e1 eb       	ldi	r30, 0xB1	; 177
    3dc0:	f4 e0       	ldi	r31, 0x04	; 4
    3dc2:	80 81       	ld	r24, Z
    3dc4:	87 7f       	andi	r24, 0xF7	; 247
    3dc6:	80 83       	st	Z, r24
static inline void PORTF_set_pin_level(const uint8_t pin, const bool level)
{
	if (level == true) {
		VPORTF.OUT |= (1 << pin);
	} else {
		VPORTF.OUT &= ~(1 << pin);
    3dc8:	85 b3       	in	r24, 0x15	; 21
    3dca:	8e 7f       	andi	r24, 0xFE	; 254
    3dcc:	85 bb       	out	0x15, r24	; 21
	switch (dir) {
	case PORT_DIR_IN:
		VPORTF.DIR &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		VPORTF.DIR |= (1 << pin);
    3dce:	84 b3       	in	r24, 0x14	; 20
    3dd0:	81 60       	ori	r24, 0x01	; 1
    3dd2:	84 bb       	out	0x14, r24	; 20
	    // <true"> High
	    false);

	PF0_set_dir(PORT_DIR_OUT);

	USART_2_init();
    3dd4:	0e 94 23 21 	call	0x4246	; 0x4246 <USART_2_init>
    3dd8:	08 95       	ret

00003dda <I2C_0_initialization>:
static inline void PORTA_set_pin_level(const uint8_t pin, const bool level)
{
	if (level == true) {
		VPORTA.OUT |= (1 << pin);
	} else {
		VPORTA.OUT &= ~(1 << pin);
    3dda:	81 b1       	in	r24, 0x01	; 1
    3ddc:	87 7f       	andi	r24, 0xF7	; 247
    3dde:	81 b9       	out	0x01, r24	; 1
	switch (dir) {
	case PORT_DIR_IN:
		VPORTA.DIR &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		VPORTA.DIR |= (1 << pin);
    3de0:	80 b1       	in	r24, 0x00	; 0
    3de2:	88 60       	ori	r24, 0x08	; 8
    3de4:	80 b9       	out	0x00, r24	; 0
	volatile uint8_t *port_pin_ctrl = ((uint8_t *)&PORTA + 0x10 + pin);

	if (pull_mode == PORT_PULL_UP) {
		*port_pin_ctrl |= PORT_PULLUPEN_bm;
	} else if (pull_mode == PORT_PULL_OFF) {
		*port_pin_ctrl &= ~PORT_PULLUPEN_bm;
    3de6:	e3 e1       	ldi	r30, 0x13	; 19
    3de8:	f4 e0       	ldi	r31, 0x04	; 4
    3dea:	80 81       	ld	r24, Z
    3dec:	87 7f       	andi	r24, 0xF7	; 247
    3dee:	80 83       	st	Z, r24
	volatile uint8_t *port_pin_ctrl = ((uint8_t *)&PORTA + 0x10 + pin);

	if (inverted) {
		*port_pin_ctrl |= PORT_INVEN_bm;
	} else {
		*port_pin_ctrl &= ~PORT_INVEN_bm;
    3df0:	80 81       	ld	r24, Z
    3df2:	8f 77       	andi	r24, 0x7F	; 127
    3df4:	80 83       	st	Z, r24
 */
static inline void PORTA_pin_set_isc(const uint8_t pin, const PORT_ISC_t isc)
{
	volatile uint8_t *port_pin_ctrl = ((uint8_t *)&PORTA + 0x10 + pin);

	*port_pin_ctrl = (*port_pin_ctrl & ~PORT_ISC_gm) | isc;
    3df6:	80 81       	ld	r24, Z
    3df8:	88 7f       	andi	r24, 0xF8	; 248
    3dfa:	80 83       	st	Z, r24
static inline void PORTA_set_pin_level(const uint8_t pin, const bool level)
{
	if (level == true) {
		VPORTA.OUT |= (1 << pin);
	} else {
		VPORTA.OUT &= ~(1 << pin);
    3dfc:	81 b1       	in	r24, 0x01	; 1
    3dfe:	8b 7f       	andi	r24, 0xFB	; 251
    3e00:	81 b9       	out	0x01, r24	; 1
	switch (dir) {
	case PORT_DIR_IN:
		VPORTA.DIR &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		VPORTA.DIR |= (1 << pin);
    3e02:	80 b1       	in	r24, 0x00	; 0
    3e04:	84 60       	ori	r24, 0x04	; 4
    3e06:	80 b9       	out	0x00, r24	; 0
	volatile uint8_t *port_pin_ctrl = ((uint8_t *)&PORTA + 0x10 + pin);

	if (pull_mode == PORT_PULL_UP) {
		*port_pin_ctrl |= PORT_PULLUPEN_bm;
	} else if (pull_mode == PORT_PULL_OFF) {
		*port_pin_ctrl &= ~PORT_PULLUPEN_bm;
    3e08:	e2 e1       	ldi	r30, 0x12	; 18
    3e0a:	f4 e0       	ldi	r31, 0x04	; 4
    3e0c:	80 81       	ld	r24, Z
    3e0e:	87 7f       	andi	r24, 0xF7	; 247
    3e10:	80 83       	st	Z, r24
	volatile uint8_t *port_pin_ctrl = ((uint8_t *)&PORTA + 0x10 + pin);

	if (inverted) {
		*port_pin_ctrl |= PORT_INVEN_bm;
	} else {
		*port_pin_ctrl &= ~PORT_INVEN_bm;
    3e12:	80 81       	ld	r24, Z
    3e14:	8f 77       	andi	r24, 0x7F	; 127
    3e16:	80 83       	st	Z, r24
 */
static inline void PORTA_pin_set_isc(const uint8_t pin, const PORT_ISC_t isc)
{
	volatile uint8_t *port_pin_ctrl = ((uint8_t *)&PORTA + 0x10 + pin);

	*port_pin_ctrl = (*port_pin_ctrl & ~PORT_ISC_gm) | isc;
    3e18:	80 81       	ld	r24, Z
    3e1a:	88 7f       	andi	r24, 0xF8	; 248
    3e1c:	80 83       	st	Z, r24
	    // <PORT_ISC_FALLING_gc"> Sense Falling Edge
	    // <PORT_ISC_INPUT_DISABLE_gc"> Digital Input Buffer disabled
	    // <PORT_ISC_LEVEL_gc"> Sense low Level
	    PORT_ISC_INTDISABLE_gc);

	I2C_0_init();
    3e1e:	0e 94 dc 20 	call	0x41b8	; 0x41b8 <I2C_0_init>
    3e22:	08 95       	ret

00003e24 <system_init>:
/**
 * \brief System initialization
 */
void system_init()
{
	mcu_init();
    3e24:	0e 94 93 1e 	call	0x3d26	; 0x3d26 <mcu_init>
 *                  false = Pin level set to "low" state
 */
static inline void PORTD_set_pin_level(const uint8_t pin, const bool level)
{
	if (level == true) {
		VPORTD.OUT |= (1 << pin);
    3e28:	8d b1       	in	r24, 0x0d	; 13
    3e2a:	84 60       	ori	r24, 0x04	; 4
    3e2c:	8d b9       	out	0x0d, r24	; 13
	switch (dir) {
	case PORT_DIR_IN:
		VPORTD.DIR &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		VPORTD.DIR |= (1 << pin);
    3e2e:	8c b1       	in	r24, 0x0c	; 12
    3e30:	84 60       	ori	r24, 0x04	; 4
    3e32:	8c b9       	out	0x0c, r24	; 12
	    // <true"> High
	    true);

	user_led_set_dir(PORT_DIR_OUT);

	CLKCTRL_init();
    3e34:	0e 94 89 1e 	call	0x3d12	; 0x3d12 <CLKCTRL_init>

	USART_2_initialization();
    3e38:	0e 94 dc 1e 	call	0x3db8	; 0x3db8 <USART_2_initialization>

	CPUINT_init();
    3e3c:	0e 94 91 1e 	call	0x3d22	; 0x3d22 <CPUINT_init>

	SLPCTRL_init();
    3e40:	0e 94 21 21 	call	0x4242	; 0x4242 <SLPCTRL_init>

	I2C_0_initialization();
    3e44:	0e 94 ed 1e 	call	0x3dda	; 0x3dda <I2C_0_initialization>

	BOD_init();
    3e48:	0e 94 87 1e 	call	0x3d0e	; 0x3d0e <BOD_init>
    3e4c:	08 95       	ret

00003e4e <I2C_0_do_I2C_RESET>:
void I2C_0_set_buffer(void *buffer, size_t bufferSize)
{
	if (I2C_0_status.bufferFree) {
		I2C_0_status.data_ptr    = buffer;
		I2C_0_status.data_length = bufferSize;
		I2C_0_status.bufferFree  = false;
    3e4e:	e0 ea       	ldi	r30, 0xA0	; 160
    3e50:	f8 e0       	ldi	r31, 0x08	; 8
    3e52:	84 81       	ldd	r24, Z+4	; 0x04
    3e54:	88 60       	ori	r24, 0x08	; 8
    3e56:	84 83       	std	Z+4, r24	; 0x04
    3e58:	85 81       	ldd	r24, Z+5	; 0x05
    3e5a:	81 60       	ori	r24, 0x01	; 1
    3e5c:	85 83       	std	Z+5, r24	; 0x05
    3e5e:	e6 e1       	ldi	r30, 0x16	; 22
    3e60:	f9 e2       	ldi	r31, 0x29	; 41
    3e62:	80 81       	ld	r24, Z
    3e64:	8e 7f       	andi	r24, 0xFE	; 254
    3e66:	80 83       	st	Z, r24
    3e68:	13 86       	std	Z+11, r1	; 0x0b
    3e6a:	8e e0       	ldi	r24, 0x0E	; 14
    3e6c:	08 95       	ret

00003e6e <I2C_0_do_I2C_IDLE>:
    3e6e:	e6 e1       	ldi	r30, 0x16	; 22
    3e70:	f9 e2       	ldi	r31, 0x29	; 41
    3e72:	80 81       	ld	r24, Z
    3e74:	8e 7f       	andi	r24, 0xFE	; 254
    3e76:	80 83       	st	Z, r24
    3e78:	13 86       	std	Z+11, r1	; 0x0b
    3e7a:	80 e0       	ldi	r24, 0x00	; 0
    3e7c:	08 95       	ret

00003e7e <I2C_0_do_I2C_SEND_STOP>:
    3e7e:	e0 ea       	ldi	r30, 0xA0	; 160
    3e80:	f8 e0       	ldi	r31, 0x08	; 8
    3e82:	84 81       	ldd	r24, Z+4	; 0x04
    3e84:	83 60       	ori	r24, 0x03	; 3
    3e86:	84 83       	std	Z+4, r24	; 0x04
    3e88:	0e 94 37 1f 	call	0x3e6e	; 0x3e6e <I2C_0_do_I2C_IDLE>
    3e8c:	08 95       	ret

00003e8e <I2C_0_do_I2C_SEND_ADR_READ>:
    3e8e:	e6 e1       	ldi	r30, 0x16	; 22
    3e90:	f9 e2       	ldi	r31, 0x29	; 41
    3e92:	80 81       	ld	r24, Z
    3e94:	88 60       	ori	r24, 0x08	; 8
    3e96:	80 83       	st	Z, r24
    3e98:	81 81       	ldd	r24, Z+1	; 0x01
    3e9a:	90 e0       	ldi	r25, 0x00	; 0
    3e9c:	88 0f       	add	r24, r24
    3e9e:	99 1f       	adc	r25, r25
    3ea0:	81 60       	ori	r24, 0x01	; 1
    3ea2:	80 93 a7 08 	sts	0x08A7, r24	; 0x8008a7 <__TEXT_REGION_LENGTH__+0x7f48a7>
    3ea6:	84 e0       	ldi	r24, 0x04	; 4
    3ea8:	08 95       	ret

00003eaa <I2C_0_do_I2C_SEND_RESTART>:
    3eaa:	0e 94 47 1f 	call	0x3e8e	; 0x3e8e <I2C_0_do_I2C_SEND_ADR_READ>
    3eae:	08 95       	ret

00003eb0 <I2C_0_do_I2C_SEND_RESTART_READ>:
    3eb0:	0e 94 47 1f 	call	0x3e8e	; 0x3e8e <I2C_0_do_I2C_SEND_ADR_READ>
    3eb4:	08 95       	ret

00003eb6 <I2C_0_do_I2C_SEND_ADR_WRITE>:
    3eb6:	e6 e1       	ldi	r30, 0x16	; 22
    3eb8:	f9 e2       	ldi	r31, 0x29	; 41
    3eba:	80 81       	ld	r24, Z
    3ebc:	88 60       	ori	r24, 0x08	; 8
    3ebe:	80 83       	st	Z, r24
    3ec0:	81 81       	ldd	r24, Z+1	; 0x01
    3ec2:	88 0f       	add	r24, r24
    3ec4:	80 93 a7 08 	sts	0x08A7, r24	; 0x8008a7 <__TEXT_REGION_LENGTH__+0x7f48a7>
    3ec8:	83 e0       	ldi	r24, 0x03	; 3
    3eca:	08 95       	ret

00003ecc <I2C_0_do_I2C_SEND_RESTART_WRITE>:
    3ecc:	0e 94 5b 1f 	call	0x3eb6	; 0x3eb6 <I2C_0_do_I2C_SEND_ADR_WRITE>
    3ed0:	08 95       	ret

00003ed2 <I2C_0_do_I2C_DO_ADDRESS_NACK>:
    3ed2:	a6 e1       	ldi	r26, 0x16	; 22
    3ed4:	b9 e2       	ldi	r27, 0x29	; 41
    3ed6:	8c 91       	ld	r24, X
    3ed8:	87 7f       	andi	r24, 0xF7	; 247
    3eda:	8c 93       	st	X, r24
    3edc:	82 e0       	ldi	r24, 0x02	; 2
    3ede:	1b 96       	adiw	r26, 0x0b	; 11
    3ee0:	8c 93       	st	X, r24
    3ee2:	1b 97       	sbiw	r26, 0x0b	; 11
    3ee4:	50 96       	adiw	r26, 0x10	; 16
    3ee6:	ed 91       	ld	r30, X+
    3ee8:	fc 91       	ld	r31, X
    3eea:	51 97       	sbiw	r26, 0x11	; 17
    3eec:	5c 96       	adiw	r26, 0x1c	; 28
    3eee:	8d 91       	ld	r24, X+
    3ef0:	9c 91       	ld	r25, X
    3ef2:	5d 97       	sbiw	r26, 0x1d	; 29
    3ef4:	09 95       	icall
    3ef6:	82 30       	cpi	r24, 0x02	; 2
    3ef8:	19 f0       	breq	.+6      	; 0x3f00 <I2C_0_do_I2C_DO_ADDRESS_NACK+0x2e>
    3efa:	83 30       	cpi	r24, 0x03	; 3
    3efc:	21 f0       	breq	.+8      	; 0x3f06 <I2C_0_do_I2C_DO_ADDRESS_NACK+0x34>
    3efe:	06 c0       	rjmp	.+12     	; 0x3f0c <I2C_0_do_I2C_DO_ADDRESS_NACK+0x3a>
    3f00:	0e 94 58 1f 	call	0x3eb0	; 0x3eb0 <I2C_0_do_I2C_SEND_RESTART_READ>
    3f04:	08 95       	ret
    3f06:	0e 94 66 1f 	call	0x3ecc	; 0x3ecc <I2C_0_do_I2C_SEND_RESTART_WRITE>
    3f0a:	08 95       	ret
    3f0c:	0e 94 3f 1f 	call	0x3e7e	; 0x3e7e <I2C_0_do_I2C_SEND_STOP>
    3f10:	08 95       	ret

00003f12 <I2C_0_do_I2C_RX_DO_ACK>:
    3f12:	e0 ea       	ldi	r30, 0xA0	; 160
    3f14:	f8 e0       	ldi	r31, 0x08	; 8
    3f16:	84 81       	ldd	r24, Z+4	; 0x04
    3f18:	8b 7f       	andi	r24, 0xFB	; 251
    3f1a:	84 83       	std	Z+4, r24	; 0x04
    3f1c:	84 e0       	ldi	r24, 0x04	; 4
    3f1e:	08 95       	ret

00003f20 <I2C_0_do_I2C_TX_DO_ACK>:
    3f20:	e0 ea       	ldi	r30, 0xA0	; 160
    3f22:	f8 e0       	ldi	r31, 0x08	; 8
    3f24:	84 81       	ldd	r24, Z+4	; 0x04
    3f26:	8b 7f       	andi	r24, 0xFB	; 251
    3f28:	84 83       	std	Z+4, r24	; 0x04
    3f2a:	83 e0       	ldi	r24, 0x03	; 3
    3f2c:	08 95       	ret

00003f2e <I2C_0_do_I2C_DO_NACK_STOP>:
    3f2e:	e0 ea       	ldi	r30, 0xA0	; 160
    3f30:	f8 e0       	ldi	r31, 0x08	; 8
    3f32:	84 81       	ldd	r24, Z+4	; 0x04
    3f34:	84 60       	ori	r24, 0x04	; 4
    3f36:	84 83       	std	Z+4, r24	; 0x04
    3f38:	84 81       	ldd	r24, Z+4	; 0x04
    3f3a:	83 60       	ori	r24, 0x03	; 3
    3f3c:	84 83       	std	Z+4, r24	; 0x04
    3f3e:	0e 94 37 1f 	call	0x3e6e	; 0x3e6e <I2C_0_do_I2C_IDLE>
    3f42:	08 95       	ret

00003f44 <I2C_0_do_I2C_DO_NACK_RESTART>:
    3f44:	e0 ea       	ldi	r30, 0xA0	; 160
    3f46:	f8 e0       	ldi	r31, 0x08	; 8
    3f48:	84 81       	ldd	r24, Z+4	; 0x04
    3f4a:	84 60       	ori	r24, 0x04	; 4
    3f4c:	84 83       	std	Z+4, r24	; 0x04
    3f4e:	88 e0       	ldi	r24, 0x08	; 8
    3f50:	08 95       	ret

00003f52 <I2C_0_do_I2C_TX>:
    3f52:	80 91 a5 08 	lds	r24, 0x08A5	; 0x8008a5 <__TEXT_REGION_LENGTH__+0x7f48a5>
    3f56:	84 ff       	sbrs	r24, 4
    3f58:	19 c0       	rjmp	.+50     	; 0x3f8c <I2C_0_do_I2C_TX+0x3a>
    3f5a:	a6 e1       	ldi	r26, 0x16	; 22
    3f5c:	b9 e2       	ldi	r27, 0x29	; 41
    3f5e:	52 96       	adiw	r26, 0x12	; 18
    3f60:	ed 91       	ld	r30, X+
    3f62:	fc 91       	ld	r31, X
    3f64:	53 97       	sbiw	r26, 0x13	; 19
    3f66:	5e 96       	adiw	r26, 0x1e	; 30
    3f68:	8d 91       	ld	r24, X+
    3f6a:	9c 91       	ld	r25, X
    3f6c:	5f 97       	sbiw	r26, 0x1f	; 31
    3f6e:	09 95       	icall
    3f70:	82 30       	cpi	r24, 0x02	; 2
    3f72:	19 f0       	breq	.+6      	; 0x3f7a <I2C_0_do_I2C_TX+0x28>
    3f74:	83 30       	cpi	r24, 0x03	; 3
    3f76:	21 f0       	breq	.+8      	; 0x3f80 <I2C_0_do_I2C_TX+0x2e>
    3f78:	06 c0       	rjmp	.+12     	; 0x3f86 <I2C_0_do_I2C_TX+0x34>
    3f7a:	0e 94 58 1f 	call	0x3eb0	; 0x3eb0 <I2C_0_do_I2C_SEND_RESTART_READ>
    3f7e:	08 95       	ret
    3f80:	0e 94 66 1f 	call	0x3ecc	; 0x3ecc <I2C_0_do_I2C_SEND_RESTART_WRITE>
    3f84:	08 95       	ret
    3f86:	0e 94 3f 1f 	call	0x3e7e	; 0x3e7e <I2C_0_do_I2C_SEND_STOP>
    3f8a:	08 95       	ret
    3f8c:	e6 e1       	ldi	r30, 0x16	; 22
    3f8e:	f9 e2       	ldi	r31, 0x29	; 41
    3f90:	80 81       	ld	r24, Z
    3f92:	87 7f       	andi	r24, 0xF7	; 247
    3f94:	80 83       	st	Z, r24
    3f96:	a2 81       	ldd	r26, Z+2	; 0x02
    3f98:	b3 81       	ldd	r27, Z+3	; 0x03
    3f9a:	cd 01       	movw	r24, r26
    3f9c:	01 96       	adiw	r24, 0x01	; 1
    3f9e:	82 83       	std	Z+2, r24	; 0x02
    3fa0:	93 83       	std	Z+3, r25	; 0x03
    3fa2:	8c 91       	ld	r24, X
    3fa4:	80 93 a8 08 	sts	0x08A8, r24	; 0x8008a8 <__TEXT_REGION_LENGTH__+0x7f48a8>
    3fa8:	84 81       	ldd	r24, Z+4	; 0x04
    3faa:	95 81       	ldd	r25, Z+5	; 0x05
    3fac:	01 97       	sbiw	r24, 0x01	; 1
    3fae:	84 83       	std	Z+4, r24	; 0x04
    3fb0:	95 83       	std	Z+5, r25	; 0x05
    3fb2:	89 2b       	or	r24, r25
    3fb4:	11 f0       	breq	.+4      	; 0x3fba <I2C_0_do_I2C_TX+0x68>
    3fb6:	83 e0       	ldi	r24, 0x03	; 3
    3fb8:	08 95       	ret
    3fba:	85 e0       	ldi	r24, 0x05	; 5
    3fbc:	08 95       	ret

00003fbe <I2C_0_do_I2C_RX>:
    3fbe:	cf 93       	push	r28
    3fc0:	df 93       	push	r29
    3fc2:	e6 e1       	ldi	r30, 0x16	; 22
    3fc4:	f9 e2       	ldi	r31, 0x29	; 41
    3fc6:	80 81       	ld	r24, Z
    3fc8:	87 7f       	andi	r24, 0xF7	; 247
    3fca:	80 83       	st	Z, r24
    3fcc:	84 81       	ldd	r24, Z+4	; 0x04
    3fce:	95 81       	ldd	r25, Z+5	; 0x05
    3fd0:	01 97       	sbiw	r24, 0x01	; 1
    3fd2:	31 f4       	brne	.+12     	; 0x3fe0 <I2C_0_do_I2C_RX+0x22>
    3fd4:	e0 ea       	ldi	r30, 0xA0	; 160
    3fd6:	f8 e0       	ldi	r31, 0x08	; 8
    3fd8:	84 81       	ldd	r24, Z+4	; 0x04
    3fda:	84 60       	ori	r24, 0x04	; 4
    3fdc:	84 83       	std	Z+4, r24	; 0x04
    3fde:	05 c0       	rjmp	.+10     	; 0x3fea <I2C_0_do_I2C_RX+0x2c>
    3fe0:	e0 ea       	ldi	r30, 0xA0	; 160
    3fe2:	f8 e0       	ldi	r31, 0x08	; 8
    3fe4:	84 81       	ldd	r24, Z+4	; 0x04
    3fe6:	8b 7f       	andi	r24, 0xFB	; 251
    3fe8:	84 83       	std	Z+4, r24	; 0x04
    3fea:	e6 e1       	ldi	r30, 0x16	; 22
    3fec:	f9 e2       	ldi	r31, 0x29	; 41
    3fee:	84 81       	ldd	r24, Z+4	; 0x04
    3ff0:	95 81       	ldd	r25, Z+5	; 0x05
    3ff2:	01 97       	sbiw	r24, 0x01	; 1
    3ff4:	84 83       	std	Z+4, r24	; 0x04
    3ff6:	95 83       	std	Z+5, r25	; 0x05
    3ff8:	89 2b       	or	r24, r25
    3ffa:	a9 f0       	breq	.+42     	; 0x4026 <__RODATA_PM_OFFSET__+0x26>
    3ffc:	df 01       	movw	r26, r30
    3ffe:	c2 81       	ldd	r28, Z+2	; 0x02
    4000:	d3 81       	ldd	r29, Z+3	; 0x03
    4002:	e0 ea       	ldi	r30, 0xA0	; 160
    4004:	f8 e0       	ldi	r31, 0x08	; 8
    4006:	80 85       	ldd	r24, Z+8	; 0x08
    4008:	88 83       	st	Y, r24
    400a:	12 96       	adiw	r26, 0x02	; 2
    400c:	8d 91       	ld	r24, X+
    400e:	9c 91       	ld	r25, X
    4010:	13 97       	sbiw	r26, 0x03	; 3
    4012:	01 96       	adiw	r24, 0x01	; 1
    4014:	12 96       	adiw	r26, 0x02	; 2
    4016:	8d 93       	st	X+, r24
    4018:	9c 93       	st	X, r25
    401a:	13 97       	sbiw	r26, 0x03	; 3
    401c:	84 81       	ldd	r24, Z+4	; 0x04
    401e:	82 60       	ori	r24, 0x02	; 2
    4020:	84 83       	std	Z+4, r24	; 0x04
    4022:	84 e0       	ldi	r24, 0x04	; 4
    4024:	26 c0       	rjmp	.+76     	; 0x4072 <__RODATA_PM_OFFSET__+0x72>
    4026:	a6 e1       	ldi	r26, 0x16	; 22
    4028:	b9 e2       	ldi	r27, 0x29	; 41
    402a:	12 96       	adiw	r26, 0x02	; 2
    402c:	ed 91       	ld	r30, X+
    402e:	fc 91       	ld	r31, X
    4030:	13 97       	sbiw	r26, 0x03	; 3
    4032:	80 91 a8 08 	lds	r24, 0x08A8	; 0x8008a8 <__TEXT_REGION_LENGTH__+0x7f48a8>
    4036:	80 83       	st	Z, r24
    4038:	12 96       	adiw	r26, 0x02	; 2
    403a:	8d 91       	ld	r24, X+
    403c:	9c 91       	ld	r25, X
    403e:	13 97       	sbiw	r26, 0x03	; 3
    4040:	01 96       	adiw	r24, 0x01	; 1
    4042:	12 96       	adiw	r26, 0x02	; 2
    4044:	8d 93       	st	X+, r24
    4046:	9c 93       	st	X, r25
    4048:	13 97       	sbiw	r26, 0x03	; 3
    404a:	8c 91       	ld	r24, X
    404c:	84 60       	ori	r24, 0x04	; 4
    404e:	8c 93       	st	X, r24
    4050:	1c 96       	adiw	r26, 0x0c	; 12
    4052:	ed 91       	ld	r30, X+
    4054:	fc 91       	ld	r31, X
    4056:	1d 97       	sbiw	r26, 0x0d	; 13
    4058:	58 96       	adiw	r26, 0x18	; 24
    405a:	8d 91       	ld	r24, X+
    405c:	9c 91       	ld	r25, X
    405e:	59 97       	sbiw	r26, 0x19	; 25
    4060:	09 95       	icall
    4062:	82 50       	subi	r24, 0x02	; 2
    4064:	82 30       	cpi	r24, 0x02	; 2
    4066:	18 f4       	brcc	.+6      	; 0x406e <__RODATA_PM_OFFSET__+0x6e>
    4068:	0e 94 a2 1f 	call	0x3f44	; 0x3f44 <I2C_0_do_I2C_DO_NACK_RESTART>
    406c:	02 c0       	rjmp	.+4      	; 0x4072 <__RODATA_PM_OFFSET__+0x72>
    406e:	0e 94 97 1f 	call	0x3f2e	; 0x3f2e <I2C_0_do_I2C_DO_NACK_STOP>
    4072:	df 91       	pop	r29
    4074:	cf 91       	pop	r28
    4076:	08 95       	ret

00004078 <I2C_0_do_I2C_TX_EMPTY>:
    4078:	80 91 a5 08 	lds	r24, 0x08A5	; 0x8008a5 <__TEXT_REGION_LENGTH__+0x7f48a5>
    407c:	84 ff       	sbrs	r24, 4
    407e:	19 c0       	rjmp	.+50     	; 0x40b2 <I2C_0_do_I2C_TX_EMPTY+0x3a>
    4080:	a6 e1       	ldi	r26, 0x16	; 22
    4082:	b9 e2       	ldi	r27, 0x29	; 41
    4084:	52 96       	adiw	r26, 0x12	; 18
    4086:	ed 91       	ld	r30, X+
    4088:	fc 91       	ld	r31, X
    408a:	53 97       	sbiw	r26, 0x13	; 19
    408c:	5e 96       	adiw	r26, 0x1e	; 30
    408e:	8d 91       	ld	r24, X+
    4090:	9c 91       	ld	r25, X
    4092:	5f 97       	sbiw	r26, 0x1f	; 31
    4094:	09 95       	icall
    4096:	82 30       	cpi	r24, 0x02	; 2
    4098:	19 f0       	breq	.+6      	; 0x40a0 <I2C_0_do_I2C_TX_EMPTY+0x28>
    409a:	83 30       	cpi	r24, 0x03	; 3
    409c:	21 f0       	breq	.+8      	; 0x40a6 <I2C_0_do_I2C_TX_EMPTY+0x2e>
    409e:	06 c0       	rjmp	.+12     	; 0x40ac <I2C_0_do_I2C_TX_EMPTY+0x34>
    40a0:	0e 94 58 1f 	call	0x3eb0	; 0x3eb0 <I2C_0_do_I2C_SEND_RESTART_READ>
    40a4:	08 95       	ret
    40a6:	0e 94 66 1f 	call	0x3ecc	; 0x3ecc <I2C_0_do_I2C_SEND_RESTART_WRITE>
    40aa:	08 95       	ret
    40ac:	0e 94 3f 1f 	call	0x3e7e	; 0x3e7e <I2C_0_do_I2C_SEND_STOP>
    40b0:	08 95       	ret
    40b2:	a6 e1       	ldi	r26, 0x16	; 22
    40b4:	b9 e2       	ldi	r27, 0x29	; 41
    40b6:	8c 91       	ld	r24, X
    40b8:	84 60       	ori	r24, 0x04	; 4
    40ba:	8c 93       	st	X, r24
    40bc:	1c 96       	adiw	r26, 0x0c	; 12
    40be:	ed 91       	ld	r30, X+
    40c0:	fc 91       	ld	r31, X
    40c2:	1d 97       	sbiw	r26, 0x0d	; 13
    40c4:	58 96       	adiw	r26, 0x18	; 24
    40c6:	8d 91       	ld	r24, X+
    40c8:	9c 91       	ld	r25, X
    40ca:	59 97       	sbiw	r26, 0x19	; 25
    40cc:	09 95       	icall
    40ce:	83 30       	cpi	r24, 0x03	; 3
    40d0:	39 f0       	breq	.+14     	; 0x40e0 <I2C_0_do_I2C_TX_EMPTY+0x68>
    40d2:	84 30       	cpi	r24, 0x04	; 4
    40d4:	41 f0       	breq	.+16     	; 0x40e6 <I2C_0_do_I2C_TX_EMPTY+0x6e>
    40d6:	82 30       	cpi	r24, 0x02	; 2
    40d8:	49 f4       	brne	.+18     	; 0x40ec <I2C_0_do_I2C_TX_EMPTY+0x74>
    40da:	0e 94 58 1f 	call	0x3eb0	; 0x3eb0 <I2C_0_do_I2C_SEND_RESTART_READ>
    40de:	08 95       	ret
    40e0:	0e 94 66 1f 	call	0x3ecc	; 0x3ecc <I2C_0_do_I2C_SEND_RESTART_WRITE>
    40e4:	08 95       	ret
    40e6:	0e 94 a9 1f 	call	0x3f52	; 0x3f52 <I2C_0_do_I2C_TX>
    40ea:	08 95       	ret
    40ec:	0e 94 3f 1f 	call	0x3e7e	; 0x3e7e <I2C_0_do_I2C_SEND_STOP>
    40f0:	08 95       	ret

000040f2 <I2C_0_do_I2C_BUS_COLLISION>:
    40f2:	e0 ea       	ldi	r30, 0xA0	; 160
    40f4:	f8 e0       	ldi	r31, 0x08	; 8
    40f6:	85 81       	ldd	r24, Z+5	; 0x05
    40f8:	88 60       	ori	r24, 0x08	; 8
    40fa:	85 83       	std	Z+5, r24	; 0x05
    40fc:	a6 e1       	ldi	r26, 0x16	; 22
    40fe:	b9 e2       	ldi	r27, 0x29	; 41
    4100:	82 e0       	ldi	r24, 0x02	; 2
    4102:	1b 96       	adiw	r26, 0x0b	; 11
    4104:	8c 93       	st	X, r24
    4106:	1b 97       	sbiw	r26, 0x0b	; 11
    4108:	1e 96       	adiw	r26, 0x0e	; 14
    410a:	ed 91       	ld	r30, X+
    410c:	fc 91       	ld	r31, X
    410e:	1f 97       	sbiw	r26, 0x0f	; 15
    4110:	5a 96       	adiw	r26, 0x1a	; 26
    4112:	8d 91       	ld	r24, X+
    4114:	9c 91       	ld	r25, X
    4116:	5b 97       	sbiw	r26, 0x1b	; 27
    4118:	09 95       	icall
    411a:	82 30       	cpi	r24, 0x02	; 2
    411c:	19 f0       	breq	.+6      	; 0x4124 <I2C_0_do_I2C_BUS_COLLISION+0x32>
    411e:	83 30       	cpi	r24, 0x03	; 3
    4120:	21 f0       	breq	.+8      	; 0x412a <I2C_0_do_I2C_BUS_COLLISION+0x38>
    4122:	06 c0       	rjmp	.+12     	; 0x4130 <I2C_0_do_I2C_BUS_COLLISION+0x3e>
    4124:	0e 94 58 1f 	call	0x3eb0	; 0x3eb0 <I2C_0_do_I2C_SEND_RESTART_READ>
    4128:	08 95       	ret
    412a:	0e 94 66 1f 	call	0x3ecc	; 0x3ecc <I2C_0_do_I2C_SEND_RESTART_WRITE>
    412e:	08 95       	ret
    4130:	0e 94 27 1f 	call	0x3e4e	; 0x3e4e <I2C_0_do_I2C_RESET>
    4134:	08 95       	ret

00004136 <I2C_0_do_I2C_BUS_ERROR>:
    4136:	e0 ea       	ldi	r30, 0xA0	; 160
    4138:	f8 e0       	ldi	r31, 0x08	; 8
    413a:	84 81       	ldd	r24, Z+4	; 0x04
    413c:	88 60       	ori	r24, 0x08	; 8
    413e:	84 83       	std	Z+4, r24	; 0x04
    4140:	85 81       	ldd	r24, Z+5	; 0x05
    4142:	81 60       	ori	r24, 0x01	; 1
    4144:	85 83       	std	Z+5, r24	; 0x05
    4146:	e6 e1       	ldi	r30, 0x16	; 22
    4148:	f9 e2       	ldi	r31, 0x29	; 41
    414a:	80 81       	ld	r24, Z
    414c:	8e 7f       	andi	r24, 0xFE	; 254
    414e:	80 83       	st	Z, r24
    4150:	82 e0       	ldi	r24, 0x02	; 2
    4152:	83 87       	std	Z+11, r24	; 0x0b
    4154:	8e e0       	ldi	r24, 0x0E	; 14
    4156:	08 95       	ret

00004158 <I2C_0_master_isr>:
    4158:	cf 93       	push	r28
    415a:	df 93       	push	r29
    415c:	e0 ea       	ldi	r30, 0xA0	; 160
    415e:	f8 e0       	ldi	r31, 0x08	; 8
    4160:	85 81       	ldd	r24, Z+5	; 0x05
    4162:	80 6c       	ori	r24, 0xC0	; 192
    4164:	85 83       	std	Z+5, r24	; 0x05
    4166:	80 91 16 29 	lds	r24, 0x2916	; 0x802916 <I2C_0_status>
    416a:	83 ff       	sbrs	r24, 3
    416c:	07 c0       	rjmp	.+14     	; 0x417c <I2C_0_master_isr+0x24>
    416e:	80 91 a5 08 	lds	r24, 0x08A5	; 0x8008a5 <__TEXT_REGION_LENGTH__+0x7f48a5>
    4172:	84 ff       	sbrs	r24, 4
    4174:	03 c0       	rjmp	.+6      	; 0x417c <I2C_0_master_isr+0x24>
    4176:	8f e0       	ldi	r24, 0x0F	; 15
    4178:	80 93 20 29 	sts	0x2920, r24	; 0x802920 <I2C_0_status+0xa>
    417c:	80 91 a5 08 	lds	r24, 0x08A5	; 0x8008a5 <__TEXT_REGION_LENGTH__+0x7f48a5>
    4180:	83 ff       	sbrs	r24, 3
    4182:	03 c0       	rjmp	.+6      	; 0x418a <I2C_0_master_isr+0x32>
    4184:	80 e1       	ldi	r24, 0x10	; 16
    4186:	80 93 20 29 	sts	0x2920, r24	; 0x802920 <I2C_0_status+0xa>
    418a:	80 91 a5 08 	lds	r24, 0x08A5	; 0x8008a5 <__TEXT_REGION_LENGTH__+0x7f48a5>
    418e:	82 ff       	sbrs	r24, 2
    4190:	03 c0       	rjmp	.+6      	; 0x4198 <I2C_0_master_isr+0x40>
    4192:	81 e1       	ldi	r24, 0x11	; 17
    4194:	80 93 20 29 	sts	0x2920, r24	; 0x802920 <I2C_0_status+0xa>
    4198:	c6 e1       	ldi	r28, 0x16	; 22
    419a:	d9 e2       	ldi	r29, 0x29	; 41
    419c:	ea 85       	ldd	r30, Y+10	; 0x0a
    419e:	f0 e0       	ldi	r31, 0x00	; 0
    41a0:	ee 0f       	add	r30, r30
    41a2:	ff 1f       	adc	r31, r31
    41a4:	e6 5e       	subi	r30, 0xE6	; 230
    41a6:	f7 4d       	sbci	r31, 0xD7	; 215
    41a8:	01 90       	ld	r0, Z+
    41aa:	f0 81       	ld	r31, Z
    41ac:	e0 2d       	mov	r30, r0
    41ae:	09 95       	icall
    41b0:	8a 87       	std	Y+10, r24	; 0x0a
    41b2:	df 91       	pop	r29
    41b4:	cf 91       	pop	r28
    41b6:	08 95       	ret

000041b8 <I2C_0_init>:
    41b8:	e0 ea       	ldi	r30, 0xA0	; 160
    41ba:	f8 e0       	ldi	r31, 0x08	; 8
    41bc:	8b e4       	ldi	r24, 0x4B	; 75
    41be:	86 83       	std	Z+6, r24	; 0x06
    41c0:	81 e0       	ldi	r24, 0x01	; 1
    41c2:	83 83       	std	Z+3, r24	; 0x03
    41c4:	08 95       	ret

000041c6 <I2C_0_master_operation>:
 * \retval I2C_FAIL  The I2C open failed with an error
 */
i2c_error_t I2C_0_master_operation(bool read)
{
	i2c_error_t ret = I2C_BUSY;
	if (!I2C_0_status.busy) {
    41c6:	90 91 16 29 	lds	r25, 0x2916	; 0x802916 <I2C_0_status>
    41ca:	90 fd       	sbrc	r25, 0
    41cc:	2c c0       	rjmp	.+88     	; 0x4226 <I2C_0_master_operation+0x60>
		I2C_0_status.busy = true;
    41ce:	e6 e1       	ldi	r30, 0x16	; 22
    41d0:	f9 e2       	ldi	r31, 0x29	; 41
    41d2:	91 60       	ori	r25, 0x01	; 1
    41d4:	90 83       	st	Z, r25
		ret               = I2C_NOERR;

		if (read) {
    41d6:	88 23       	and	r24, r24
    41d8:	21 f0       	breq	.+8      	; 0x41e2 <I2C_0_master_operation+0x1c>
			I2C_0_status.state = I2C_SEND_ADR_READ;
    41da:	81 e0       	ldi	r24, 0x01	; 1
    41dc:	80 93 20 29 	sts	0x2920, r24	; 0x802920 <I2C_0_status+0xa>
    41e0:	03 c0       	rjmp	.+6      	; 0x41e8 <I2C_0_master_operation+0x22>
		} else {
			I2C_0_status.state = I2C_SEND_ADR_WRITE;
    41e2:	82 e0       	ldi	r24, 0x02	; 2
    41e4:	80 93 20 29 	sts	0x2920, r24	; 0x802920 <I2C_0_status+0xa>
		}
		I2C_0_master_isr();
    41e8:	0e 94 ac 20 	call	0x4158	; 0x4158 <I2C_0_master_isr>
    41ec:	16 c0       	rjmp	.+44     	; 0x421a <I2C_0_master_operation+0x54>
    41ee:	8f e3       	ldi	r24, 0x3F	; 63
    41f0:	9c e9       	ldi	r25, 0x9C	; 156
    41f2:	01 97       	sbiw	r24, 0x01	; 1
    41f4:	f1 f7       	brne	.-4      	; 0x41f2 <I2C_0_master_operation+0x2c>
    41f6:	00 c0       	rjmp	.+0      	; 0x41f8 <I2C_0_master_operation+0x32>
    41f8:	00 00       	nop

inline void I2C_0_poller(void)
{
	while (I2C_0_status.busy) {
		_delay_ms(10);
		while (!(TWI0.MSTATUS & TWI_RIF_bm) && !(TWI0.MSTATUS & TWI_WIF_bm)) {
    41fa:	80 91 a5 08 	lds	r24, 0x08A5	; 0x8008a5 <__TEXT_REGION_LENGTH__+0x7f48a5>
    41fe:	88 23       	and	r24, r24
    4200:	24 f0       	brlt	.+8      	; 0x420a <I2C_0_master_operation+0x44>
    4202:	80 91 a5 08 	lds	r24, 0x08A5	; 0x8008a5 <__TEXT_REGION_LENGTH__+0x7f48a5>
    4206:	86 ff       	sbrs	r24, 6
    4208:	f8 cf       	rjmp	.-16     	; 0x41fa <I2C_0_master_operation+0x34>
    420a:	8f e3       	ldi	r24, 0x3F	; 63
    420c:	9c e9       	ldi	r25, 0x9C	; 156
    420e:	01 97       	sbiw	r24, 0x01	; 1
    4210:	f1 f7       	brne	.-4      	; 0x420e <I2C_0_master_operation+0x48>
    4212:	00 c0       	rjmp	.+0      	; 0x4214 <I2C_0_master_operation+0x4e>
    4214:	00 00       	nop
		};
		_delay_ms(10);
		I2C_0_master_isr();
    4216:	0e 94 ac 20 	call	0x4158	; 0x4158 <I2C_0_master_isr>
/* Helper Functions                                                     */
/************************************************************************/

inline void I2C_0_poller(void)
{
	while (I2C_0_status.busy) {
    421a:	80 91 16 29 	lds	r24, 0x2916	; 0x802916 <I2C_0_status>
    421e:	80 fd       	sbrc	r24, 0
    4220:	e6 cf       	rjmp	.-52     	; 0x41ee <I2C_0_master_operation+0x28>
i2c_error_t I2C_0_master_operation(bool read)
{
	i2c_error_t ret = I2C_BUSY;
	if (!I2C_0_status.busy) {
		I2C_0_status.busy = true;
		ret               = I2C_NOERR;
    4222:	80 e0       	ldi	r24, 0x00	; 0
    4224:	08 95       	ret
 * \retval I2C_BUSY  The I2C open failed because the interface is busy
 * \retval I2C_FAIL  The I2C open failed with an error
 */
i2c_error_t I2C_0_master_operation(bool read)
{
	i2c_error_t ret = I2C_BUSY;
    4226:	81 e0       	ldi	r24, 0x01	; 1
		I2C_0_master_isr();

		I2C_0_poller();
	}
	return ret;
}
    4228:	08 95       	ret

0000422a <I2C_0_master_read>:
/**
 * \brief Identical to I2C_0_master_operation(true);
 */
i2c_error_t I2C_0_master_read(void)
{
	return I2C_0_master_operation(true);
    422a:	81 e0       	ldi	r24, 0x01	; 1
    422c:	0e 94 e3 20 	call	0x41c6	; 0x41c6 <I2C_0_master_operation>
}
    4230:	08 95       	ret

00004232 <I2C_0_master_write>:
/**
 * \brief Identical to I2C_0_master_operation(false);
 */
i2c_error_t I2C_0_master_write(void)
{
	return I2C_0_master_operation(false);
    4232:	80 e0       	ldi	r24, 0x00	; 0
    4234:	0e 94 e3 20 	call	0x41c6	; 0x41c6 <I2C_0_master_operation>
}
    4238:	08 95       	ret

0000423a <protected_write_io>:
#if defined(__GNUC__)
  
#ifdef RAMPZ
	out     _SFR_IO_ADDR(RAMPZ), r1         // Clear bits 23:16 of Z
#endif
	movw    r30, r24                // Load addr into Z
    423a:	fc 01       	movw	r30, r24
	out     CCP, r22                // Start CCP handshake
    423c:	64 bf       	out	0x34, r22	; 52
	st      Z, r20                  // Write value to I/O register
    423e:	40 83       	st	Z, r20
	ret                             // Return to caller
    4240:	08 95       	ret

00004242 <SLPCTRL_init>:

	// SLPCTRL.CTRLA = 0 << SLPCTRL_SEN_bp /* Sleep enable: disabled */
	//		 | SLPCTRL_SMODE_IDLE_gc; /* Idle mode */

	return 0;
}
    4242:	80 e0       	ldi	r24, 0x00	; 0
    4244:	08 95       	ret

00004246 <USART_2_init>:
uint8_t USART_2_read()
{
	while (!(USART2.STATUS & USART_RXCIF_bm))
		;
	return USART2.RXDATAL;
}
    4246:	e0 e4       	ldi	r30, 0x40	; 64
    4248:	f8 e0       	ldi	r31, 0x08	; 8
    424a:	8c e2       	ldi	r24, 0x2C	; 44
    424c:	92 e0       	ldi	r25, 0x02	; 2
    424e:	80 87       	std	Z+8, r24	; 0x08
    4250:	91 87       	std	Z+9, r25	; 0x09
    4252:	80 ec       	ldi	r24, 0xC0	; 192
    4254:	86 83       	std	Z+6, r24	; 0x06
    4256:	8e e3       	ldi	r24, 0x3E	; 62
    4258:	98 e2       	ldi	r25, 0x28	; 40
    425a:	80 93 8b 29 	sts	0x298B, r24	; 0x80298b <__iob+0x2>
    425e:	90 93 8c 29 	sts	0x298C, r25	; 0x80298c <__iob+0x3>
    4262:	80 e0       	ldi	r24, 0x00	; 0
    4264:	08 95       	ret

00004266 <USART_2_write>:
 *
 * \return Nothing
 */
void USART_2_write(const uint8_t data)
{
	while (!(USART2.STATUS & USART_DREIF_bm))
    4266:	90 91 44 08 	lds	r25, 0x0844	; 0x800844 <__TEXT_REGION_LENGTH__+0x7f4844>
    426a:	95 ff       	sbrs	r25, 5
    426c:	fc cf       	rjmp	.-8      	; 0x4266 <USART_2_write>
		;
	USART2.TXDATAL = data;
    426e:	80 93 42 08 	sts	0x0842, r24	; 0x800842 <__TEXT_REGION_LENGTH__+0x7f4842>
    4272:	08 95       	ret

00004274 <USART_2_printCHAR>:

#if defined(__GNUC__)

int USART_2_printCHAR(char character, FILE *stream)
{
	USART_2_write(character);
    4274:	0e 94 33 21 	call	0x4266	; 0x4266 <USART_2_write>
	return 0;
}
    4278:	80 e0       	ldi	r24, 0x00	; 0
    427a:	90 e0       	ldi	r25, 0x00	; 0
    427c:	08 95       	ret

0000427e <__subsf3>:
    427e:	50 58       	subi	r21, 0x80	; 128

00004280 <__addsf3>:
    4280:	bb 27       	eor	r27, r27
    4282:	aa 27       	eor	r26, r26
    4284:	0e 94 57 21 	call	0x42ae	; 0x42ae <__addsf3x>
    4288:	0c 94 e8 22 	jmp	0x45d0	; 0x45d0 <__fp_round>
    428c:	0e 94 da 22 	call	0x45b4	; 0x45b4 <__fp_pscA>
    4290:	38 f0       	brcs	.+14     	; 0x42a0 <__addsf3+0x20>
    4292:	0e 94 e1 22 	call	0x45c2	; 0x45c2 <__fp_pscB>
    4296:	20 f0       	brcs	.+8      	; 0x42a0 <__addsf3+0x20>
    4298:	39 f4       	brne	.+14     	; 0x42a8 <__addsf3+0x28>
    429a:	9f 3f       	cpi	r25, 0xFF	; 255
    429c:	19 f4       	brne	.+6      	; 0x42a4 <__addsf3+0x24>
    429e:	26 f4       	brtc	.+8      	; 0x42a8 <__addsf3+0x28>
    42a0:	0c 94 d7 22 	jmp	0x45ae	; 0x45ae <__fp_nan>
    42a4:	0e f4       	brtc	.+2      	; 0x42a8 <__addsf3+0x28>
    42a6:	e0 95       	com	r30
    42a8:	e7 fb       	bst	r30, 7
    42aa:	0c 94 a8 22 	jmp	0x4550	; 0x4550 <__fp_inf>

000042ae <__addsf3x>:
    42ae:	e9 2f       	mov	r30, r25
    42b0:	0e 94 f9 22 	call	0x45f2	; 0x45f2 <__fp_split3>
    42b4:	58 f3       	brcs	.-42     	; 0x428c <__addsf3+0xc>
    42b6:	ba 17       	cp	r27, r26
    42b8:	62 07       	cpc	r22, r18
    42ba:	73 07       	cpc	r23, r19
    42bc:	84 07       	cpc	r24, r20
    42be:	95 07       	cpc	r25, r21
    42c0:	20 f0       	brcs	.+8      	; 0x42ca <__addsf3x+0x1c>
    42c2:	79 f4       	brne	.+30     	; 0x42e2 <__addsf3x+0x34>
    42c4:	a6 f5       	brtc	.+104    	; 0x432e <__addsf3x+0x80>
    42c6:	0c 94 33 23 	jmp	0x4666	; 0x4666 <__fp_zero>
    42ca:	0e f4       	brtc	.+2      	; 0x42ce <__addsf3x+0x20>
    42cc:	e0 95       	com	r30
    42ce:	0b 2e       	mov	r0, r27
    42d0:	ba 2f       	mov	r27, r26
    42d2:	a0 2d       	mov	r26, r0
    42d4:	0b 01       	movw	r0, r22
    42d6:	b9 01       	movw	r22, r18
    42d8:	90 01       	movw	r18, r0
    42da:	0c 01       	movw	r0, r24
    42dc:	ca 01       	movw	r24, r20
    42de:	a0 01       	movw	r20, r0
    42e0:	11 24       	eor	r1, r1
    42e2:	ff 27       	eor	r31, r31
    42e4:	59 1b       	sub	r21, r25
    42e6:	99 f0       	breq	.+38     	; 0x430e <__addsf3x+0x60>
    42e8:	59 3f       	cpi	r21, 0xF9	; 249
    42ea:	50 f4       	brcc	.+20     	; 0x4300 <__addsf3x+0x52>
    42ec:	50 3e       	cpi	r21, 0xE0	; 224
    42ee:	68 f1       	brcs	.+90     	; 0x434a <__addsf3x+0x9c>
    42f0:	1a 16       	cp	r1, r26
    42f2:	f0 40       	sbci	r31, 0x00	; 0
    42f4:	a2 2f       	mov	r26, r18
    42f6:	23 2f       	mov	r18, r19
    42f8:	34 2f       	mov	r19, r20
    42fa:	44 27       	eor	r20, r20
    42fc:	58 5f       	subi	r21, 0xF8	; 248
    42fe:	f3 cf       	rjmp	.-26     	; 0x42e6 <__addsf3x+0x38>
    4300:	46 95       	lsr	r20
    4302:	37 95       	ror	r19
    4304:	27 95       	ror	r18
    4306:	a7 95       	ror	r26
    4308:	f0 40       	sbci	r31, 0x00	; 0
    430a:	53 95       	inc	r21
    430c:	c9 f7       	brne	.-14     	; 0x4300 <__addsf3x+0x52>
    430e:	7e f4       	brtc	.+30     	; 0x432e <__addsf3x+0x80>
    4310:	1f 16       	cp	r1, r31
    4312:	ba 0b       	sbc	r27, r26
    4314:	62 0b       	sbc	r22, r18
    4316:	73 0b       	sbc	r23, r19
    4318:	84 0b       	sbc	r24, r20
    431a:	ba f0       	brmi	.+46     	; 0x434a <__addsf3x+0x9c>
    431c:	91 50       	subi	r25, 0x01	; 1
    431e:	a1 f0       	breq	.+40     	; 0x4348 <__addsf3x+0x9a>
    4320:	ff 0f       	add	r31, r31
    4322:	bb 1f       	adc	r27, r27
    4324:	66 1f       	adc	r22, r22
    4326:	77 1f       	adc	r23, r23
    4328:	88 1f       	adc	r24, r24
    432a:	c2 f7       	brpl	.-16     	; 0x431c <__addsf3x+0x6e>
    432c:	0e c0       	rjmp	.+28     	; 0x434a <__addsf3x+0x9c>
    432e:	ba 0f       	add	r27, r26
    4330:	62 1f       	adc	r22, r18
    4332:	73 1f       	adc	r23, r19
    4334:	84 1f       	adc	r24, r20
    4336:	48 f4       	brcc	.+18     	; 0x434a <__addsf3x+0x9c>
    4338:	87 95       	ror	r24
    433a:	77 95       	ror	r23
    433c:	67 95       	ror	r22
    433e:	b7 95       	ror	r27
    4340:	f7 95       	ror	r31
    4342:	9e 3f       	cpi	r25, 0xFE	; 254
    4344:	08 f0       	brcs	.+2      	; 0x4348 <__addsf3x+0x9a>
    4346:	b0 cf       	rjmp	.-160    	; 0x42a8 <__addsf3+0x28>
    4348:	93 95       	inc	r25
    434a:	88 0f       	add	r24, r24
    434c:	08 f0       	brcs	.+2      	; 0x4350 <__addsf3x+0xa2>
    434e:	99 27       	eor	r25, r25
    4350:	ee 0f       	add	r30, r30
    4352:	97 95       	ror	r25
    4354:	87 95       	ror	r24
    4356:	08 95       	ret

00004358 <ceil>:
    4358:	0e 94 1b 23 	call	0x4636	; 0x4636 <__fp_trunc>
    435c:	90 f0       	brcs	.+36     	; 0x4382 <ceil+0x2a>
    435e:	9f 37       	cpi	r25, 0x7F	; 127
    4360:	48 f4       	brcc	.+18     	; 0x4374 <ceil+0x1c>
    4362:	91 11       	cpse	r25, r1
    4364:	16 f4       	brtc	.+4      	; 0x436a <ceil+0x12>
    4366:	0c 94 34 23 	jmp	0x4668	; 0x4668 <__fp_szero>
    436a:	60 e0       	ldi	r22, 0x00	; 0
    436c:	70 e0       	ldi	r23, 0x00	; 0
    436e:	80 e8       	ldi	r24, 0x80	; 128
    4370:	9f e3       	ldi	r25, 0x3F	; 63
    4372:	08 95       	ret
    4374:	26 f0       	brts	.+8      	; 0x437e <ceil+0x26>
    4376:	1b 16       	cp	r1, r27
    4378:	61 1d       	adc	r22, r1
    437a:	71 1d       	adc	r23, r1
    437c:	81 1d       	adc	r24, r1
    437e:	0c 94 ae 22 	jmp	0x455c	; 0x455c <__fp_mintl>
    4382:	0c 94 c9 22 	jmp	0x4592	; 0x4592 <__fp_mpack>

00004386 <__divsf3>:
    4386:	0e 94 d7 21 	call	0x43ae	; 0x43ae <__divsf3x>
    438a:	0c 94 e8 22 	jmp	0x45d0	; 0x45d0 <__fp_round>
    438e:	0e 94 e1 22 	call	0x45c2	; 0x45c2 <__fp_pscB>
    4392:	58 f0       	brcs	.+22     	; 0x43aa <__divsf3+0x24>
    4394:	0e 94 da 22 	call	0x45b4	; 0x45b4 <__fp_pscA>
    4398:	40 f0       	brcs	.+16     	; 0x43aa <__divsf3+0x24>
    439a:	29 f4       	brne	.+10     	; 0x43a6 <__divsf3+0x20>
    439c:	5f 3f       	cpi	r21, 0xFF	; 255
    439e:	29 f0       	breq	.+10     	; 0x43aa <__divsf3+0x24>
    43a0:	0c 94 a8 22 	jmp	0x4550	; 0x4550 <__fp_inf>
    43a4:	51 11       	cpse	r21, r1
    43a6:	0c 94 34 23 	jmp	0x4668	; 0x4668 <__fp_szero>
    43aa:	0c 94 d7 22 	jmp	0x45ae	; 0x45ae <__fp_nan>

000043ae <__divsf3x>:
    43ae:	0e 94 f9 22 	call	0x45f2	; 0x45f2 <__fp_split3>
    43b2:	68 f3       	brcs	.-38     	; 0x438e <__divsf3+0x8>

000043b4 <__divsf3_pse>:
    43b4:	99 23       	and	r25, r25
    43b6:	b1 f3       	breq	.-20     	; 0x43a4 <__divsf3+0x1e>
    43b8:	55 23       	and	r21, r21
    43ba:	91 f3       	breq	.-28     	; 0x43a0 <__divsf3+0x1a>
    43bc:	95 1b       	sub	r25, r21
    43be:	55 0b       	sbc	r21, r21
    43c0:	bb 27       	eor	r27, r27
    43c2:	aa 27       	eor	r26, r26
    43c4:	62 17       	cp	r22, r18
    43c6:	73 07       	cpc	r23, r19
    43c8:	84 07       	cpc	r24, r20
    43ca:	38 f0       	brcs	.+14     	; 0x43da <__divsf3_pse+0x26>
    43cc:	9f 5f       	subi	r25, 0xFF	; 255
    43ce:	5f 4f       	sbci	r21, 0xFF	; 255
    43d0:	22 0f       	add	r18, r18
    43d2:	33 1f       	adc	r19, r19
    43d4:	44 1f       	adc	r20, r20
    43d6:	aa 1f       	adc	r26, r26
    43d8:	a9 f3       	breq	.-22     	; 0x43c4 <__divsf3_pse+0x10>
    43da:	35 d0       	rcall	.+106    	; 0x4446 <__divsf3_pse+0x92>
    43dc:	0e 2e       	mov	r0, r30
    43de:	3a f0       	brmi	.+14     	; 0x43ee <__divsf3_pse+0x3a>
    43e0:	e0 e8       	ldi	r30, 0x80	; 128
    43e2:	32 d0       	rcall	.+100    	; 0x4448 <__divsf3_pse+0x94>
    43e4:	91 50       	subi	r25, 0x01	; 1
    43e6:	50 40       	sbci	r21, 0x00	; 0
    43e8:	e6 95       	lsr	r30
    43ea:	00 1c       	adc	r0, r0
    43ec:	ca f7       	brpl	.-14     	; 0x43e0 <__divsf3_pse+0x2c>
    43ee:	2b d0       	rcall	.+86     	; 0x4446 <__divsf3_pse+0x92>
    43f0:	fe 2f       	mov	r31, r30
    43f2:	29 d0       	rcall	.+82     	; 0x4446 <__divsf3_pse+0x92>
    43f4:	66 0f       	add	r22, r22
    43f6:	77 1f       	adc	r23, r23
    43f8:	88 1f       	adc	r24, r24
    43fa:	bb 1f       	adc	r27, r27
    43fc:	26 17       	cp	r18, r22
    43fe:	37 07       	cpc	r19, r23
    4400:	48 07       	cpc	r20, r24
    4402:	ab 07       	cpc	r26, r27
    4404:	b0 e8       	ldi	r27, 0x80	; 128
    4406:	09 f0       	breq	.+2      	; 0x440a <__divsf3_pse+0x56>
    4408:	bb 0b       	sbc	r27, r27
    440a:	80 2d       	mov	r24, r0
    440c:	bf 01       	movw	r22, r30
    440e:	ff 27       	eor	r31, r31
    4410:	93 58       	subi	r25, 0x83	; 131
    4412:	5f 4f       	sbci	r21, 0xFF	; 255
    4414:	3a f0       	brmi	.+14     	; 0x4424 <__divsf3_pse+0x70>
    4416:	9e 3f       	cpi	r25, 0xFE	; 254
    4418:	51 05       	cpc	r21, r1
    441a:	78 f0       	brcs	.+30     	; 0x443a <__divsf3_pse+0x86>
    441c:	0c 94 a8 22 	jmp	0x4550	; 0x4550 <__fp_inf>
    4420:	0c 94 34 23 	jmp	0x4668	; 0x4668 <__fp_szero>
    4424:	5f 3f       	cpi	r21, 0xFF	; 255
    4426:	e4 f3       	brlt	.-8      	; 0x4420 <__divsf3_pse+0x6c>
    4428:	98 3e       	cpi	r25, 0xE8	; 232
    442a:	d4 f3       	brlt	.-12     	; 0x4420 <__divsf3_pse+0x6c>
    442c:	86 95       	lsr	r24
    442e:	77 95       	ror	r23
    4430:	67 95       	ror	r22
    4432:	b7 95       	ror	r27
    4434:	f7 95       	ror	r31
    4436:	9f 5f       	subi	r25, 0xFF	; 255
    4438:	c9 f7       	brne	.-14     	; 0x442c <__divsf3_pse+0x78>
    443a:	88 0f       	add	r24, r24
    443c:	91 1d       	adc	r25, r1
    443e:	96 95       	lsr	r25
    4440:	87 95       	ror	r24
    4442:	97 f9       	bld	r25, 7
    4444:	08 95       	ret
    4446:	e1 e0       	ldi	r30, 0x01	; 1
    4448:	66 0f       	add	r22, r22
    444a:	77 1f       	adc	r23, r23
    444c:	88 1f       	adc	r24, r24
    444e:	bb 1f       	adc	r27, r27
    4450:	62 17       	cp	r22, r18
    4452:	73 07       	cpc	r23, r19
    4454:	84 07       	cpc	r24, r20
    4456:	ba 07       	cpc	r27, r26
    4458:	20 f0       	brcs	.+8      	; 0x4462 <__divsf3_pse+0xae>
    445a:	62 1b       	sub	r22, r18
    445c:	73 0b       	sbc	r23, r19
    445e:	84 0b       	sbc	r24, r20
    4460:	ba 0b       	sbc	r27, r26
    4462:	ee 1f       	adc	r30, r30
    4464:	88 f7       	brcc	.-30     	; 0x4448 <__divsf3_pse+0x94>
    4466:	e0 95       	com	r30
    4468:	08 95       	ret

0000446a <__fixsfsi>:
    446a:	0e 94 3c 22 	call	0x4478	; 0x4478 <__fixunssfsi>
    446e:	68 94       	set
    4470:	b1 11       	cpse	r27, r1
    4472:	0c 94 34 23 	jmp	0x4668	; 0x4668 <__fp_szero>
    4476:	08 95       	ret

00004478 <__fixunssfsi>:
    4478:	0e 94 01 23 	call	0x4602	; 0x4602 <__fp_splitA>
    447c:	88 f0       	brcs	.+34     	; 0x44a0 <__fixunssfsi+0x28>
    447e:	9f 57       	subi	r25, 0x7F	; 127
    4480:	98 f0       	brcs	.+38     	; 0x44a8 <__fixunssfsi+0x30>
    4482:	b9 2f       	mov	r27, r25
    4484:	99 27       	eor	r25, r25
    4486:	b7 51       	subi	r27, 0x17	; 23
    4488:	b0 f0       	brcs	.+44     	; 0x44b6 <__fixunssfsi+0x3e>
    448a:	e1 f0       	breq	.+56     	; 0x44c4 <__fixunssfsi+0x4c>
    448c:	66 0f       	add	r22, r22
    448e:	77 1f       	adc	r23, r23
    4490:	88 1f       	adc	r24, r24
    4492:	99 1f       	adc	r25, r25
    4494:	1a f0       	brmi	.+6      	; 0x449c <__fixunssfsi+0x24>
    4496:	ba 95       	dec	r27
    4498:	c9 f7       	brne	.-14     	; 0x448c <__fixunssfsi+0x14>
    449a:	14 c0       	rjmp	.+40     	; 0x44c4 <__fixunssfsi+0x4c>
    449c:	b1 30       	cpi	r27, 0x01	; 1
    449e:	91 f0       	breq	.+36     	; 0x44c4 <__fixunssfsi+0x4c>
    44a0:	0e 94 33 23 	call	0x4666	; 0x4666 <__fp_zero>
    44a4:	b1 e0       	ldi	r27, 0x01	; 1
    44a6:	08 95       	ret
    44a8:	0c 94 33 23 	jmp	0x4666	; 0x4666 <__fp_zero>
    44ac:	67 2f       	mov	r22, r23
    44ae:	78 2f       	mov	r23, r24
    44b0:	88 27       	eor	r24, r24
    44b2:	b8 5f       	subi	r27, 0xF8	; 248
    44b4:	39 f0       	breq	.+14     	; 0x44c4 <__fixunssfsi+0x4c>
    44b6:	b9 3f       	cpi	r27, 0xF9	; 249
    44b8:	cc f3       	brlt	.-14     	; 0x44ac <__fixunssfsi+0x34>
    44ba:	86 95       	lsr	r24
    44bc:	77 95       	ror	r23
    44be:	67 95       	ror	r22
    44c0:	b3 95       	inc	r27
    44c2:	d9 f7       	brne	.-10     	; 0x44ba <__fixunssfsi+0x42>
    44c4:	3e f4       	brtc	.+14     	; 0x44d4 <__fixunssfsi+0x5c>
    44c6:	90 95       	com	r25
    44c8:	80 95       	com	r24
    44ca:	70 95       	com	r23
    44cc:	61 95       	neg	r22
    44ce:	7f 4f       	sbci	r23, 0xFF	; 255
    44d0:	8f 4f       	sbci	r24, 0xFF	; 255
    44d2:	9f 4f       	sbci	r25, 0xFF	; 255
    44d4:	08 95       	ret

000044d6 <__floatunsisf>:
    44d6:	e8 94       	clt
    44d8:	09 c0       	rjmp	.+18     	; 0x44ec <__floatsisf+0x12>

000044da <__floatsisf>:
    44da:	97 fb       	bst	r25, 7
    44dc:	3e f4       	brtc	.+14     	; 0x44ec <__floatsisf+0x12>
    44de:	90 95       	com	r25
    44e0:	80 95       	com	r24
    44e2:	70 95       	com	r23
    44e4:	61 95       	neg	r22
    44e6:	7f 4f       	sbci	r23, 0xFF	; 255
    44e8:	8f 4f       	sbci	r24, 0xFF	; 255
    44ea:	9f 4f       	sbci	r25, 0xFF	; 255
    44ec:	99 23       	and	r25, r25
    44ee:	a9 f0       	breq	.+42     	; 0x451a <__floatsisf+0x40>
    44f0:	f9 2f       	mov	r31, r25
    44f2:	96 e9       	ldi	r25, 0x96	; 150
    44f4:	bb 27       	eor	r27, r27
    44f6:	93 95       	inc	r25
    44f8:	f6 95       	lsr	r31
    44fa:	87 95       	ror	r24
    44fc:	77 95       	ror	r23
    44fe:	67 95       	ror	r22
    4500:	b7 95       	ror	r27
    4502:	f1 11       	cpse	r31, r1
    4504:	f8 cf       	rjmp	.-16     	; 0x44f6 <__floatsisf+0x1c>
    4506:	fa f4       	brpl	.+62     	; 0x4546 <__floatsisf+0x6c>
    4508:	bb 0f       	add	r27, r27
    450a:	11 f4       	brne	.+4      	; 0x4510 <__floatsisf+0x36>
    450c:	60 ff       	sbrs	r22, 0
    450e:	1b c0       	rjmp	.+54     	; 0x4546 <__floatsisf+0x6c>
    4510:	6f 5f       	subi	r22, 0xFF	; 255
    4512:	7f 4f       	sbci	r23, 0xFF	; 255
    4514:	8f 4f       	sbci	r24, 0xFF	; 255
    4516:	9f 4f       	sbci	r25, 0xFF	; 255
    4518:	16 c0       	rjmp	.+44     	; 0x4546 <__floatsisf+0x6c>
    451a:	88 23       	and	r24, r24
    451c:	11 f0       	breq	.+4      	; 0x4522 <__floatsisf+0x48>
    451e:	96 e9       	ldi	r25, 0x96	; 150
    4520:	11 c0       	rjmp	.+34     	; 0x4544 <__floatsisf+0x6a>
    4522:	77 23       	and	r23, r23
    4524:	21 f0       	breq	.+8      	; 0x452e <__floatsisf+0x54>
    4526:	9e e8       	ldi	r25, 0x8E	; 142
    4528:	87 2f       	mov	r24, r23
    452a:	76 2f       	mov	r23, r22
    452c:	05 c0       	rjmp	.+10     	; 0x4538 <__floatsisf+0x5e>
    452e:	66 23       	and	r22, r22
    4530:	71 f0       	breq	.+28     	; 0x454e <__floatsisf+0x74>
    4532:	96 e8       	ldi	r25, 0x86	; 134
    4534:	86 2f       	mov	r24, r22
    4536:	70 e0       	ldi	r23, 0x00	; 0
    4538:	60 e0       	ldi	r22, 0x00	; 0
    453a:	2a f0       	brmi	.+10     	; 0x4546 <__floatsisf+0x6c>
    453c:	9a 95       	dec	r25
    453e:	66 0f       	add	r22, r22
    4540:	77 1f       	adc	r23, r23
    4542:	88 1f       	adc	r24, r24
    4544:	da f7       	brpl	.-10     	; 0x453c <__floatsisf+0x62>
    4546:	88 0f       	add	r24, r24
    4548:	96 95       	lsr	r25
    454a:	87 95       	ror	r24
    454c:	97 f9       	bld	r25, 7
    454e:	08 95       	ret

00004550 <__fp_inf>:
    4550:	97 f9       	bld	r25, 7
    4552:	9f 67       	ori	r25, 0x7F	; 127
    4554:	80 e8       	ldi	r24, 0x80	; 128
    4556:	70 e0       	ldi	r23, 0x00	; 0
    4558:	60 e0       	ldi	r22, 0x00	; 0
    455a:	08 95       	ret

0000455c <__fp_mintl>:
    455c:	88 23       	and	r24, r24
    455e:	71 f4       	brne	.+28     	; 0x457c <__fp_mintl+0x20>
    4560:	77 23       	and	r23, r23
    4562:	21 f0       	breq	.+8      	; 0x456c <__fp_mintl+0x10>
    4564:	98 50       	subi	r25, 0x08	; 8
    4566:	87 2b       	or	r24, r23
    4568:	76 2f       	mov	r23, r22
    456a:	07 c0       	rjmp	.+14     	; 0x457a <__fp_mintl+0x1e>
    456c:	66 23       	and	r22, r22
    456e:	11 f4       	brne	.+4      	; 0x4574 <__fp_mintl+0x18>
    4570:	99 27       	eor	r25, r25
    4572:	0d c0       	rjmp	.+26     	; 0x458e <__fp_mintl+0x32>
    4574:	90 51       	subi	r25, 0x10	; 16
    4576:	86 2b       	or	r24, r22
    4578:	70 e0       	ldi	r23, 0x00	; 0
    457a:	60 e0       	ldi	r22, 0x00	; 0
    457c:	2a f0       	brmi	.+10     	; 0x4588 <__fp_mintl+0x2c>
    457e:	9a 95       	dec	r25
    4580:	66 0f       	add	r22, r22
    4582:	77 1f       	adc	r23, r23
    4584:	88 1f       	adc	r24, r24
    4586:	da f7       	brpl	.-10     	; 0x457e <__fp_mintl+0x22>
    4588:	88 0f       	add	r24, r24
    458a:	96 95       	lsr	r25
    458c:	87 95       	ror	r24
    458e:	97 f9       	bld	r25, 7
    4590:	08 95       	ret

00004592 <__fp_mpack>:
    4592:	9f 3f       	cpi	r25, 0xFF	; 255
    4594:	31 f0       	breq	.+12     	; 0x45a2 <__fp_mpack_finite+0xc>

00004596 <__fp_mpack_finite>:
    4596:	91 50       	subi	r25, 0x01	; 1
    4598:	20 f4       	brcc	.+8      	; 0x45a2 <__fp_mpack_finite+0xc>
    459a:	87 95       	ror	r24
    459c:	77 95       	ror	r23
    459e:	67 95       	ror	r22
    45a0:	b7 95       	ror	r27
    45a2:	88 0f       	add	r24, r24
    45a4:	91 1d       	adc	r25, r1
    45a6:	96 95       	lsr	r25
    45a8:	87 95       	ror	r24
    45aa:	97 f9       	bld	r25, 7
    45ac:	08 95       	ret

000045ae <__fp_nan>:
    45ae:	9f ef       	ldi	r25, 0xFF	; 255
    45b0:	80 ec       	ldi	r24, 0xC0	; 192
    45b2:	08 95       	ret

000045b4 <__fp_pscA>:
    45b4:	00 24       	eor	r0, r0
    45b6:	0a 94       	dec	r0
    45b8:	16 16       	cp	r1, r22
    45ba:	17 06       	cpc	r1, r23
    45bc:	18 06       	cpc	r1, r24
    45be:	09 06       	cpc	r0, r25
    45c0:	08 95       	ret

000045c2 <__fp_pscB>:
    45c2:	00 24       	eor	r0, r0
    45c4:	0a 94       	dec	r0
    45c6:	12 16       	cp	r1, r18
    45c8:	13 06       	cpc	r1, r19
    45ca:	14 06       	cpc	r1, r20
    45cc:	05 06       	cpc	r0, r21
    45ce:	08 95       	ret

000045d0 <__fp_round>:
    45d0:	09 2e       	mov	r0, r25
    45d2:	03 94       	inc	r0
    45d4:	00 0c       	add	r0, r0
    45d6:	11 f4       	brne	.+4      	; 0x45dc <__fp_round+0xc>
    45d8:	88 23       	and	r24, r24
    45da:	52 f0       	brmi	.+20     	; 0x45f0 <__fp_round+0x20>
    45dc:	bb 0f       	add	r27, r27
    45de:	40 f4       	brcc	.+16     	; 0x45f0 <__fp_round+0x20>
    45e0:	bf 2b       	or	r27, r31
    45e2:	11 f4       	brne	.+4      	; 0x45e8 <__fp_round+0x18>
    45e4:	60 ff       	sbrs	r22, 0
    45e6:	04 c0       	rjmp	.+8      	; 0x45f0 <__fp_round+0x20>
    45e8:	6f 5f       	subi	r22, 0xFF	; 255
    45ea:	7f 4f       	sbci	r23, 0xFF	; 255
    45ec:	8f 4f       	sbci	r24, 0xFF	; 255
    45ee:	9f 4f       	sbci	r25, 0xFF	; 255
    45f0:	08 95       	ret

000045f2 <__fp_split3>:
    45f2:	57 fd       	sbrc	r21, 7
    45f4:	90 58       	subi	r25, 0x80	; 128
    45f6:	44 0f       	add	r20, r20
    45f8:	55 1f       	adc	r21, r21
    45fa:	59 f0       	breq	.+22     	; 0x4612 <__fp_splitA+0x10>
    45fc:	5f 3f       	cpi	r21, 0xFF	; 255
    45fe:	71 f0       	breq	.+28     	; 0x461c <__fp_splitA+0x1a>
    4600:	47 95       	ror	r20

00004602 <__fp_splitA>:
    4602:	88 0f       	add	r24, r24
    4604:	97 fb       	bst	r25, 7
    4606:	99 1f       	adc	r25, r25
    4608:	61 f0       	breq	.+24     	; 0x4622 <__fp_splitA+0x20>
    460a:	9f 3f       	cpi	r25, 0xFF	; 255
    460c:	79 f0       	breq	.+30     	; 0x462c <__fp_splitA+0x2a>
    460e:	87 95       	ror	r24
    4610:	08 95       	ret
    4612:	12 16       	cp	r1, r18
    4614:	13 06       	cpc	r1, r19
    4616:	14 06       	cpc	r1, r20
    4618:	55 1f       	adc	r21, r21
    461a:	f2 cf       	rjmp	.-28     	; 0x4600 <__fp_split3+0xe>
    461c:	46 95       	lsr	r20
    461e:	f1 df       	rcall	.-30     	; 0x4602 <__fp_splitA>
    4620:	08 c0       	rjmp	.+16     	; 0x4632 <__fp_splitA+0x30>
    4622:	16 16       	cp	r1, r22
    4624:	17 06       	cpc	r1, r23
    4626:	18 06       	cpc	r1, r24
    4628:	99 1f       	adc	r25, r25
    462a:	f1 cf       	rjmp	.-30     	; 0x460e <__fp_splitA+0xc>
    462c:	86 95       	lsr	r24
    462e:	71 05       	cpc	r23, r1
    4630:	61 05       	cpc	r22, r1
    4632:	08 94       	sec
    4634:	08 95       	ret

00004636 <__fp_trunc>:
    4636:	0e 94 01 23 	call	0x4602	; 0x4602 <__fp_splitA>
    463a:	a0 f0       	brcs	.+40     	; 0x4664 <__fp_trunc+0x2e>
    463c:	be e7       	ldi	r27, 0x7E	; 126
    463e:	b9 17       	cp	r27, r25
    4640:	88 f4       	brcc	.+34     	; 0x4664 <__fp_trunc+0x2e>
    4642:	bb 27       	eor	r27, r27
    4644:	9f 38       	cpi	r25, 0x8F	; 143
    4646:	60 f4       	brcc	.+24     	; 0x4660 <__fp_trunc+0x2a>
    4648:	16 16       	cp	r1, r22
    464a:	b1 1d       	adc	r27, r1
    464c:	67 2f       	mov	r22, r23
    464e:	78 2f       	mov	r23, r24
    4650:	88 27       	eor	r24, r24
    4652:	98 5f       	subi	r25, 0xF8	; 248
    4654:	f7 cf       	rjmp	.-18     	; 0x4644 <__fp_trunc+0xe>
    4656:	86 95       	lsr	r24
    4658:	77 95       	ror	r23
    465a:	67 95       	ror	r22
    465c:	b1 1d       	adc	r27, r1
    465e:	93 95       	inc	r25
    4660:	96 39       	cpi	r25, 0x96	; 150
    4662:	c8 f3       	brcs	.-14     	; 0x4656 <__fp_trunc+0x20>
    4664:	08 95       	ret

00004666 <__fp_zero>:
    4666:	e8 94       	clt

00004668 <__fp_szero>:
    4668:	bb 27       	eor	r27, r27
    466a:	66 27       	eor	r22, r22
    466c:	77 27       	eor	r23, r23
    466e:	cb 01       	movw	r24, r22
    4670:	97 f9       	bld	r25, 7
    4672:	08 95       	ret

00004674 <__mulsf3>:
    4674:	0e 94 4d 23 	call	0x469a	; 0x469a <__mulsf3x>
    4678:	0c 94 e8 22 	jmp	0x45d0	; 0x45d0 <__fp_round>
    467c:	0e 94 da 22 	call	0x45b4	; 0x45b4 <__fp_pscA>
    4680:	38 f0       	brcs	.+14     	; 0x4690 <__mulsf3+0x1c>
    4682:	0e 94 e1 22 	call	0x45c2	; 0x45c2 <__fp_pscB>
    4686:	20 f0       	brcs	.+8      	; 0x4690 <__mulsf3+0x1c>
    4688:	95 23       	and	r25, r21
    468a:	11 f0       	breq	.+4      	; 0x4690 <__mulsf3+0x1c>
    468c:	0c 94 a8 22 	jmp	0x4550	; 0x4550 <__fp_inf>
    4690:	0c 94 d7 22 	jmp	0x45ae	; 0x45ae <__fp_nan>
    4694:	11 24       	eor	r1, r1
    4696:	0c 94 34 23 	jmp	0x4668	; 0x4668 <__fp_szero>

0000469a <__mulsf3x>:
    469a:	0e 94 f9 22 	call	0x45f2	; 0x45f2 <__fp_split3>
    469e:	70 f3       	brcs	.-36     	; 0x467c <__mulsf3+0x8>

000046a0 <__mulsf3_pse>:
    46a0:	95 9f       	mul	r25, r21
    46a2:	c1 f3       	breq	.-16     	; 0x4694 <__mulsf3+0x20>
    46a4:	95 0f       	add	r25, r21
    46a6:	50 e0       	ldi	r21, 0x00	; 0
    46a8:	55 1f       	adc	r21, r21
    46aa:	62 9f       	mul	r22, r18
    46ac:	f0 01       	movw	r30, r0
    46ae:	72 9f       	mul	r23, r18
    46b0:	bb 27       	eor	r27, r27
    46b2:	f0 0d       	add	r31, r0
    46b4:	b1 1d       	adc	r27, r1
    46b6:	63 9f       	mul	r22, r19
    46b8:	aa 27       	eor	r26, r26
    46ba:	f0 0d       	add	r31, r0
    46bc:	b1 1d       	adc	r27, r1
    46be:	aa 1f       	adc	r26, r26
    46c0:	64 9f       	mul	r22, r20
    46c2:	66 27       	eor	r22, r22
    46c4:	b0 0d       	add	r27, r0
    46c6:	a1 1d       	adc	r26, r1
    46c8:	66 1f       	adc	r22, r22
    46ca:	82 9f       	mul	r24, r18
    46cc:	22 27       	eor	r18, r18
    46ce:	b0 0d       	add	r27, r0
    46d0:	a1 1d       	adc	r26, r1
    46d2:	62 1f       	adc	r22, r18
    46d4:	73 9f       	mul	r23, r19
    46d6:	b0 0d       	add	r27, r0
    46d8:	a1 1d       	adc	r26, r1
    46da:	62 1f       	adc	r22, r18
    46dc:	83 9f       	mul	r24, r19
    46de:	a0 0d       	add	r26, r0
    46e0:	61 1d       	adc	r22, r1
    46e2:	22 1f       	adc	r18, r18
    46e4:	74 9f       	mul	r23, r20
    46e6:	33 27       	eor	r19, r19
    46e8:	a0 0d       	add	r26, r0
    46ea:	61 1d       	adc	r22, r1
    46ec:	23 1f       	adc	r18, r19
    46ee:	84 9f       	mul	r24, r20
    46f0:	60 0d       	add	r22, r0
    46f2:	21 1d       	adc	r18, r1
    46f4:	82 2f       	mov	r24, r18
    46f6:	76 2f       	mov	r23, r22
    46f8:	6a 2f       	mov	r22, r26
    46fa:	11 24       	eor	r1, r1
    46fc:	9f 57       	subi	r25, 0x7F	; 127
    46fe:	50 40       	sbci	r21, 0x00	; 0
    4700:	9a f0       	brmi	.+38     	; 0x4728 <__mulsf3_pse+0x88>
    4702:	f1 f0       	breq	.+60     	; 0x4740 <__mulsf3_pse+0xa0>
    4704:	88 23       	and	r24, r24
    4706:	4a f0       	brmi	.+18     	; 0x471a <__mulsf3_pse+0x7a>
    4708:	ee 0f       	add	r30, r30
    470a:	ff 1f       	adc	r31, r31
    470c:	bb 1f       	adc	r27, r27
    470e:	66 1f       	adc	r22, r22
    4710:	77 1f       	adc	r23, r23
    4712:	88 1f       	adc	r24, r24
    4714:	91 50       	subi	r25, 0x01	; 1
    4716:	50 40       	sbci	r21, 0x00	; 0
    4718:	a9 f7       	brne	.-22     	; 0x4704 <__mulsf3_pse+0x64>
    471a:	9e 3f       	cpi	r25, 0xFE	; 254
    471c:	51 05       	cpc	r21, r1
    471e:	80 f0       	brcs	.+32     	; 0x4740 <__mulsf3_pse+0xa0>
    4720:	0c 94 a8 22 	jmp	0x4550	; 0x4550 <__fp_inf>
    4724:	0c 94 34 23 	jmp	0x4668	; 0x4668 <__fp_szero>
    4728:	5f 3f       	cpi	r21, 0xFF	; 255
    472a:	e4 f3       	brlt	.-8      	; 0x4724 <__mulsf3_pse+0x84>
    472c:	98 3e       	cpi	r25, 0xE8	; 232
    472e:	d4 f3       	brlt	.-12     	; 0x4724 <__mulsf3_pse+0x84>
    4730:	86 95       	lsr	r24
    4732:	77 95       	ror	r23
    4734:	67 95       	ror	r22
    4736:	b7 95       	ror	r27
    4738:	f7 95       	ror	r31
    473a:	e7 95       	ror	r30
    473c:	9f 5f       	subi	r25, 0xFF	; 255
    473e:	c1 f7       	brne	.-16     	; 0x4730 <__mulsf3_pse+0x90>
    4740:	fe 2b       	or	r31, r30
    4742:	88 0f       	add	r24, r24
    4744:	91 1d       	adc	r25, r1
    4746:	96 95       	lsr	r25
    4748:	87 95       	ror	r24
    474a:	97 f9       	bld	r25, 7
    474c:	08 95       	ret

0000474e <vfprintf>:
    474e:	a0 e1       	ldi	r26, 0x10	; 16
    4750:	b0 e0       	ldi	r27, 0x00	; 0
    4752:	ed ea       	ldi	r30, 0xAD	; 173
    4754:	f3 e2       	ldi	r31, 0x23	; 35
    4756:	0c 94 9e 27 	jmp	0x4f3c	; 0x4f3c <__prologue_saves__>
    475a:	7c 01       	movw	r14, r24
    475c:	1b 01       	movw	r2, r22
    475e:	6a 01       	movw	r12, r20
    4760:	fc 01       	movw	r30, r24
    4762:	16 82       	std	Z+6, r1	; 0x06
    4764:	17 82       	std	Z+7, r1	; 0x07
    4766:	83 81       	ldd	r24, Z+3	; 0x03
    4768:	81 ff       	sbrs	r24, 1
    476a:	44 c3       	rjmp	.+1672   	; 0x4df4 <vfprintf+0x6a6>
    476c:	9e 01       	movw	r18, r28
    476e:	2f 5f       	subi	r18, 0xFF	; 255
    4770:	3f 4f       	sbci	r19, 0xFF	; 255
    4772:	39 01       	movw	r6, r18
    4774:	f7 01       	movw	r30, r14
    4776:	93 81       	ldd	r25, Z+3	; 0x03
    4778:	f1 01       	movw	r30, r2
    477a:	93 fd       	sbrc	r25, 3
    477c:	85 91       	lpm	r24, Z+
    477e:	93 ff       	sbrs	r25, 3
    4780:	81 91       	ld	r24, Z+
    4782:	1f 01       	movw	r2, r30
    4784:	88 23       	and	r24, r24
    4786:	09 f4       	brne	.+2      	; 0x478a <vfprintf+0x3c>
    4788:	31 c3       	rjmp	.+1634   	; 0x4dec <vfprintf+0x69e>
    478a:	85 32       	cpi	r24, 0x25	; 37
    478c:	39 f4       	brne	.+14     	; 0x479c <vfprintf+0x4e>
    478e:	93 fd       	sbrc	r25, 3
    4790:	85 91       	lpm	r24, Z+
    4792:	93 ff       	sbrs	r25, 3
    4794:	81 91       	ld	r24, Z+
    4796:	1f 01       	movw	r2, r30
    4798:	85 32       	cpi	r24, 0x25	; 37
    479a:	39 f4       	brne	.+14     	; 0x47aa <vfprintf+0x5c>
    479c:	b7 01       	movw	r22, r14
    479e:	90 e0       	ldi	r25, 0x00	; 0
    47a0:	0e 94 3f 2a 	call	0x547e	; 0x547e <fputc>
    47a4:	56 01       	movw	r10, r12
    47a6:	65 01       	movw	r12, r10
    47a8:	e5 cf       	rjmp	.-54     	; 0x4774 <vfprintf+0x26>
    47aa:	10 e0       	ldi	r17, 0x00	; 0
    47ac:	51 2c       	mov	r5, r1
    47ae:	91 2c       	mov	r9, r1
    47b0:	ff e1       	ldi	r31, 0x1F	; 31
    47b2:	f9 15       	cp	r31, r9
    47b4:	d8 f0       	brcs	.+54     	; 0x47ec <vfprintf+0x9e>
    47b6:	8b 32       	cpi	r24, 0x2B	; 43
    47b8:	79 f0       	breq	.+30     	; 0x47d8 <vfprintf+0x8a>
    47ba:	38 f4       	brcc	.+14     	; 0x47ca <vfprintf+0x7c>
    47bc:	80 32       	cpi	r24, 0x20	; 32
    47be:	79 f0       	breq	.+30     	; 0x47de <vfprintf+0x90>
    47c0:	83 32       	cpi	r24, 0x23	; 35
    47c2:	a1 f4       	brne	.+40     	; 0x47ec <vfprintf+0x9e>
    47c4:	f9 2d       	mov	r31, r9
    47c6:	f0 61       	ori	r31, 0x10	; 16
    47c8:	2e c0       	rjmp	.+92     	; 0x4826 <vfprintf+0xd8>
    47ca:	8d 32       	cpi	r24, 0x2D	; 45
    47cc:	61 f0       	breq	.+24     	; 0x47e6 <vfprintf+0x98>
    47ce:	80 33       	cpi	r24, 0x30	; 48
    47d0:	69 f4       	brne	.+26     	; 0x47ec <vfprintf+0x9e>
    47d2:	29 2d       	mov	r18, r9
    47d4:	21 60       	ori	r18, 0x01	; 1
    47d6:	2d c0       	rjmp	.+90     	; 0x4832 <vfprintf+0xe4>
    47d8:	39 2d       	mov	r19, r9
    47da:	32 60       	ori	r19, 0x02	; 2
    47dc:	93 2e       	mov	r9, r19
    47de:	89 2d       	mov	r24, r9
    47e0:	84 60       	ori	r24, 0x04	; 4
    47e2:	98 2e       	mov	r9, r24
    47e4:	2a c0       	rjmp	.+84     	; 0x483a <vfprintf+0xec>
    47e6:	e9 2d       	mov	r30, r9
    47e8:	e8 60       	ori	r30, 0x08	; 8
    47ea:	15 c0       	rjmp	.+42     	; 0x4816 <vfprintf+0xc8>
    47ec:	97 fc       	sbrc	r9, 7
    47ee:	2d c0       	rjmp	.+90     	; 0x484a <vfprintf+0xfc>
    47f0:	20 ed       	ldi	r18, 0xD0	; 208
    47f2:	28 0f       	add	r18, r24
    47f4:	2a 30       	cpi	r18, 0x0A	; 10
    47f6:	88 f4       	brcc	.+34     	; 0x481a <vfprintf+0xcc>
    47f8:	96 fe       	sbrs	r9, 6
    47fa:	06 c0       	rjmp	.+12     	; 0x4808 <vfprintf+0xba>
    47fc:	3a e0       	ldi	r19, 0x0A	; 10
    47fe:	13 9f       	mul	r17, r19
    4800:	20 0d       	add	r18, r0
    4802:	11 24       	eor	r1, r1
    4804:	12 2f       	mov	r17, r18
    4806:	19 c0       	rjmp	.+50     	; 0x483a <vfprintf+0xec>
    4808:	8a e0       	ldi	r24, 0x0A	; 10
    480a:	58 9e       	mul	r5, r24
    480c:	20 0d       	add	r18, r0
    480e:	11 24       	eor	r1, r1
    4810:	52 2e       	mov	r5, r18
    4812:	e9 2d       	mov	r30, r9
    4814:	e0 62       	ori	r30, 0x20	; 32
    4816:	9e 2e       	mov	r9, r30
    4818:	10 c0       	rjmp	.+32     	; 0x483a <vfprintf+0xec>
    481a:	8e 32       	cpi	r24, 0x2E	; 46
    481c:	31 f4       	brne	.+12     	; 0x482a <vfprintf+0xdc>
    481e:	96 fc       	sbrc	r9, 6
    4820:	e5 c2       	rjmp	.+1482   	; 0x4dec <vfprintf+0x69e>
    4822:	f9 2d       	mov	r31, r9
    4824:	f0 64       	ori	r31, 0x40	; 64
    4826:	9f 2e       	mov	r9, r31
    4828:	08 c0       	rjmp	.+16     	; 0x483a <vfprintf+0xec>
    482a:	8c 36       	cpi	r24, 0x6C	; 108
    482c:	21 f4       	brne	.+8      	; 0x4836 <vfprintf+0xe8>
    482e:	29 2d       	mov	r18, r9
    4830:	20 68       	ori	r18, 0x80	; 128
    4832:	92 2e       	mov	r9, r18
    4834:	02 c0       	rjmp	.+4      	; 0x483a <vfprintf+0xec>
    4836:	88 36       	cpi	r24, 0x68	; 104
    4838:	41 f4       	brne	.+16     	; 0x484a <vfprintf+0xfc>
    483a:	f1 01       	movw	r30, r2
    483c:	93 fd       	sbrc	r25, 3
    483e:	85 91       	lpm	r24, Z+
    4840:	93 ff       	sbrs	r25, 3
    4842:	81 91       	ld	r24, Z+
    4844:	1f 01       	movw	r2, r30
    4846:	81 11       	cpse	r24, r1
    4848:	b3 cf       	rjmp	.-154    	; 0x47b0 <vfprintf+0x62>
    484a:	9b eb       	ldi	r25, 0xBB	; 187
    484c:	98 0f       	add	r25, r24
    484e:	93 30       	cpi	r25, 0x03	; 3
    4850:	20 f4       	brcc	.+8      	; 0x485a <vfprintf+0x10c>
    4852:	99 2d       	mov	r25, r9
    4854:	90 61       	ori	r25, 0x10	; 16
    4856:	80 5e       	subi	r24, 0xE0	; 224
    4858:	07 c0       	rjmp	.+14     	; 0x4868 <vfprintf+0x11a>
    485a:	9b e9       	ldi	r25, 0x9B	; 155
    485c:	98 0f       	add	r25, r24
    485e:	93 30       	cpi	r25, 0x03	; 3
    4860:	08 f0       	brcs	.+2      	; 0x4864 <vfprintf+0x116>
    4862:	66 c1       	rjmp	.+716    	; 0x4b30 <vfprintf+0x3e2>
    4864:	99 2d       	mov	r25, r9
    4866:	9f 7e       	andi	r25, 0xEF	; 239
    4868:	96 ff       	sbrs	r25, 6
    486a:	16 e0       	ldi	r17, 0x06	; 6
    486c:	9f 73       	andi	r25, 0x3F	; 63
    486e:	99 2e       	mov	r9, r25
    4870:	85 36       	cpi	r24, 0x65	; 101
    4872:	19 f4       	brne	.+6      	; 0x487a <vfprintf+0x12c>
    4874:	90 64       	ori	r25, 0x40	; 64
    4876:	99 2e       	mov	r9, r25
    4878:	08 c0       	rjmp	.+16     	; 0x488a <vfprintf+0x13c>
    487a:	86 36       	cpi	r24, 0x66	; 102
    487c:	21 f4       	brne	.+8      	; 0x4886 <vfprintf+0x138>
    487e:	39 2f       	mov	r19, r25
    4880:	30 68       	ori	r19, 0x80	; 128
    4882:	93 2e       	mov	r9, r19
    4884:	02 c0       	rjmp	.+4      	; 0x488a <vfprintf+0x13c>
    4886:	11 11       	cpse	r17, r1
    4888:	11 50       	subi	r17, 0x01	; 1
    488a:	97 fe       	sbrs	r9, 7
    488c:	07 c0       	rjmp	.+14     	; 0x489c <vfprintf+0x14e>
    488e:	1c 33       	cpi	r17, 0x3C	; 60
    4890:	50 f4       	brcc	.+20     	; 0x48a6 <vfprintf+0x158>
    4892:	44 24       	eor	r4, r4
    4894:	43 94       	inc	r4
    4896:	41 0e       	add	r4, r17
    4898:	27 e0       	ldi	r18, 0x07	; 7
    489a:	0b c0       	rjmp	.+22     	; 0x48b2 <vfprintf+0x164>
    489c:	18 30       	cpi	r17, 0x08	; 8
    489e:	38 f0       	brcs	.+14     	; 0x48ae <vfprintf+0x160>
    48a0:	27 e0       	ldi	r18, 0x07	; 7
    48a2:	17 e0       	ldi	r17, 0x07	; 7
    48a4:	05 c0       	rjmp	.+10     	; 0x48b0 <vfprintf+0x162>
    48a6:	27 e0       	ldi	r18, 0x07	; 7
    48a8:	9c e3       	ldi	r25, 0x3C	; 60
    48aa:	49 2e       	mov	r4, r25
    48ac:	02 c0       	rjmp	.+4      	; 0x48b2 <vfprintf+0x164>
    48ae:	21 2f       	mov	r18, r17
    48b0:	41 2c       	mov	r4, r1
    48b2:	56 01       	movw	r10, r12
    48b4:	84 e0       	ldi	r24, 0x04	; 4
    48b6:	a8 0e       	add	r10, r24
    48b8:	b1 1c       	adc	r11, r1
    48ba:	f6 01       	movw	r30, r12
    48bc:	60 81       	ld	r22, Z
    48be:	71 81       	ldd	r23, Z+1	; 0x01
    48c0:	82 81       	ldd	r24, Z+2	; 0x02
    48c2:	93 81       	ldd	r25, Z+3	; 0x03
    48c4:	04 2d       	mov	r16, r4
    48c6:	a3 01       	movw	r20, r6
    48c8:	0e 94 2a 29 	call	0x5254	; 0x5254 <__ftoa_engine>
    48cc:	6c 01       	movw	r12, r24
    48ce:	f9 81       	ldd	r31, Y+1	; 0x01
    48d0:	fc 87       	std	Y+12, r31	; 0x0c
    48d2:	f0 ff       	sbrs	r31, 0
    48d4:	02 c0       	rjmp	.+4      	; 0x48da <vfprintf+0x18c>
    48d6:	f3 ff       	sbrs	r31, 3
    48d8:	06 c0       	rjmp	.+12     	; 0x48e6 <vfprintf+0x198>
    48da:	91 fc       	sbrc	r9, 1
    48dc:	06 c0       	rjmp	.+12     	; 0x48ea <vfprintf+0x19c>
    48de:	92 fe       	sbrs	r9, 2
    48e0:	06 c0       	rjmp	.+12     	; 0x48ee <vfprintf+0x1a0>
    48e2:	00 e2       	ldi	r16, 0x20	; 32
    48e4:	05 c0       	rjmp	.+10     	; 0x48f0 <vfprintf+0x1a2>
    48e6:	0d e2       	ldi	r16, 0x2D	; 45
    48e8:	03 c0       	rjmp	.+6      	; 0x48f0 <vfprintf+0x1a2>
    48ea:	0b e2       	ldi	r16, 0x2B	; 43
    48ec:	01 c0       	rjmp	.+2      	; 0x48f0 <vfprintf+0x1a2>
    48ee:	00 e0       	ldi	r16, 0x00	; 0
    48f0:	8c 85       	ldd	r24, Y+12	; 0x0c
    48f2:	8c 70       	andi	r24, 0x0C	; 12
    48f4:	19 f0       	breq	.+6      	; 0x48fc <vfprintf+0x1ae>
    48f6:	01 11       	cpse	r16, r1
    48f8:	5a c2       	rjmp	.+1204   	; 0x4dae <vfprintf+0x660>
    48fa:	9b c2       	rjmp	.+1334   	; 0x4e32 <vfprintf+0x6e4>
    48fc:	97 fe       	sbrs	r9, 7
    48fe:	10 c0       	rjmp	.+32     	; 0x4920 <vfprintf+0x1d2>
    4900:	4c 0c       	add	r4, r12
    4902:	fc 85       	ldd	r31, Y+12	; 0x0c
    4904:	f4 ff       	sbrs	r31, 4
    4906:	04 c0       	rjmp	.+8      	; 0x4910 <vfprintf+0x1c2>
    4908:	8a 81       	ldd	r24, Y+2	; 0x02
    490a:	81 33       	cpi	r24, 0x31	; 49
    490c:	09 f4       	brne	.+2      	; 0x4910 <vfprintf+0x1c2>
    490e:	4a 94       	dec	r4
    4910:	14 14       	cp	r1, r4
    4912:	74 f5       	brge	.+92     	; 0x4970 <vfprintf+0x222>
    4914:	28 e0       	ldi	r18, 0x08	; 8
    4916:	24 15       	cp	r18, r4
    4918:	78 f5       	brcc	.+94     	; 0x4978 <vfprintf+0x22a>
    491a:	88 e0       	ldi	r24, 0x08	; 8
    491c:	48 2e       	mov	r4, r24
    491e:	2c c0       	rjmp	.+88     	; 0x4978 <vfprintf+0x22a>
    4920:	96 fc       	sbrc	r9, 6
    4922:	2a c0       	rjmp	.+84     	; 0x4978 <vfprintf+0x22a>
    4924:	81 2f       	mov	r24, r17
    4926:	90 e0       	ldi	r25, 0x00	; 0
    4928:	8c 15       	cp	r24, r12
    492a:	9d 05       	cpc	r25, r13
    492c:	9c f0       	brlt	.+38     	; 0x4954 <vfprintf+0x206>
    492e:	3c ef       	ldi	r19, 0xFC	; 252
    4930:	c3 16       	cp	r12, r19
    4932:	3f ef       	ldi	r19, 0xFF	; 255
    4934:	d3 06       	cpc	r13, r19
    4936:	74 f0       	brlt	.+28     	; 0x4954 <vfprintf+0x206>
    4938:	89 2d       	mov	r24, r9
    493a:	80 68       	ori	r24, 0x80	; 128
    493c:	98 2e       	mov	r9, r24
    493e:	0a c0       	rjmp	.+20     	; 0x4954 <vfprintf+0x206>
    4940:	e2 e0       	ldi	r30, 0x02	; 2
    4942:	f0 e0       	ldi	r31, 0x00	; 0
    4944:	ec 0f       	add	r30, r28
    4946:	fd 1f       	adc	r31, r29
    4948:	e1 0f       	add	r30, r17
    494a:	f1 1d       	adc	r31, r1
    494c:	80 81       	ld	r24, Z
    494e:	80 33       	cpi	r24, 0x30	; 48
    4950:	19 f4       	brne	.+6      	; 0x4958 <vfprintf+0x20a>
    4952:	11 50       	subi	r17, 0x01	; 1
    4954:	11 11       	cpse	r17, r1
    4956:	f4 cf       	rjmp	.-24     	; 0x4940 <vfprintf+0x1f2>
    4958:	97 fe       	sbrs	r9, 7
    495a:	0e c0       	rjmp	.+28     	; 0x4978 <vfprintf+0x22a>
    495c:	44 24       	eor	r4, r4
    495e:	43 94       	inc	r4
    4960:	41 0e       	add	r4, r17
    4962:	81 2f       	mov	r24, r17
    4964:	90 e0       	ldi	r25, 0x00	; 0
    4966:	c8 16       	cp	r12, r24
    4968:	d9 06       	cpc	r13, r25
    496a:	2c f4       	brge	.+10     	; 0x4976 <vfprintf+0x228>
    496c:	1c 19       	sub	r17, r12
    496e:	04 c0       	rjmp	.+8      	; 0x4978 <vfprintf+0x22a>
    4970:	44 24       	eor	r4, r4
    4972:	43 94       	inc	r4
    4974:	01 c0       	rjmp	.+2      	; 0x4978 <vfprintf+0x22a>
    4976:	10 e0       	ldi	r17, 0x00	; 0
    4978:	97 fe       	sbrs	r9, 7
    497a:	06 c0       	rjmp	.+12     	; 0x4988 <vfprintf+0x23a>
    497c:	1c 14       	cp	r1, r12
    497e:	1d 04       	cpc	r1, r13
    4980:	34 f4       	brge	.+12     	; 0x498e <vfprintf+0x240>
    4982:	c6 01       	movw	r24, r12
    4984:	01 96       	adiw	r24, 0x01	; 1
    4986:	05 c0       	rjmp	.+10     	; 0x4992 <vfprintf+0x244>
    4988:	85 e0       	ldi	r24, 0x05	; 5
    498a:	90 e0       	ldi	r25, 0x00	; 0
    498c:	02 c0       	rjmp	.+4      	; 0x4992 <vfprintf+0x244>
    498e:	81 e0       	ldi	r24, 0x01	; 1
    4990:	90 e0       	ldi	r25, 0x00	; 0
    4992:	01 11       	cpse	r16, r1
    4994:	01 96       	adiw	r24, 0x01	; 1
    4996:	11 23       	and	r17, r17
    4998:	31 f0       	breq	.+12     	; 0x49a6 <vfprintf+0x258>
    499a:	21 2f       	mov	r18, r17
    499c:	30 e0       	ldi	r19, 0x00	; 0
    499e:	2f 5f       	subi	r18, 0xFF	; 255
    49a0:	3f 4f       	sbci	r19, 0xFF	; 255
    49a2:	82 0f       	add	r24, r18
    49a4:	93 1f       	adc	r25, r19
    49a6:	25 2d       	mov	r18, r5
    49a8:	30 e0       	ldi	r19, 0x00	; 0
    49aa:	82 17       	cp	r24, r18
    49ac:	93 07       	cpc	r25, r19
    49ae:	14 f4       	brge	.+4      	; 0x49b4 <vfprintf+0x266>
    49b0:	58 1a       	sub	r5, r24
    49b2:	01 c0       	rjmp	.+2      	; 0x49b6 <vfprintf+0x268>
    49b4:	51 2c       	mov	r5, r1
    49b6:	89 2d       	mov	r24, r9
    49b8:	89 70       	andi	r24, 0x09	; 9
    49ba:	49 f4       	brne	.+18     	; 0x49ce <vfprintf+0x280>
    49bc:	55 20       	and	r5, r5
    49be:	39 f0       	breq	.+14     	; 0x49ce <vfprintf+0x280>
    49c0:	b7 01       	movw	r22, r14
    49c2:	80 e2       	ldi	r24, 0x20	; 32
    49c4:	90 e0       	ldi	r25, 0x00	; 0
    49c6:	0e 94 3f 2a 	call	0x547e	; 0x547e <fputc>
    49ca:	5a 94       	dec	r5
    49cc:	f7 cf       	rjmp	.-18     	; 0x49bc <vfprintf+0x26e>
    49ce:	00 23       	and	r16, r16
    49d0:	29 f0       	breq	.+10     	; 0x49dc <vfprintf+0x28e>
    49d2:	b7 01       	movw	r22, r14
    49d4:	80 2f       	mov	r24, r16
    49d6:	90 e0       	ldi	r25, 0x00	; 0
    49d8:	0e 94 3f 2a 	call	0x547e	; 0x547e <fputc>
    49dc:	93 fc       	sbrc	r9, 3
    49de:	09 c0       	rjmp	.+18     	; 0x49f2 <vfprintf+0x2a4>
    49e0:	55 20       	and	r5, r5
    49e2:	39 f0       	breq	.+14     	; 0x49f2 <vfprintf+0x2a4>
    49e4:	b7 01       	movw	r22, r14
    49e6:	80 e3       	ldi	r24, 0x30	; 48
    49e8:	90 e0       	ldi	r25, 0x00	; 0
    49ea:	0e 94 3f 2a 	call	0x547e	; 0x547e <fputc>
    49ee:	5a 94       	dec	r5
    49f0:	f7 cf       	rjmp	.-18     	; 0x49e0 <vfprintf+0x292>
    49f2:	97 fe       	sbrs	r9, 7
    49f4:	4c c0       	rjmp	.+152    	; 0x4a8e <vfprintf+0x340>
    49f6:	46 01       	movw	r8, r12
    49f8:	d7 fe       	sbrs	r13, 7
    49fa:	02 c0       	rjmp	.+4      	; 0x4a00 <vfprintf+0x2b2>
    49fc:	81 2c       	mov	r8, r1
    49fe:	91 2c       	mov	r9, r1
    4a00:	c6 01       	movw	r24, r12
    4a02:	88 19       	sub	r24, r8
    4a04:	99 09       	sbc	r25, r9
    4a06:	f3 01       	movw	r30, r6
    4a08:	e8 0f       	add	r30, r24
    4a0a:	f9 1f       	adc	r31, r25
    4a0c:	ed 87       	std	Y+13, r30	; 0x0d
    4a0e:	fe 87       	std	Y+14, r31	; 0x0e
    4a10:	96 01       	movw	r18, r12
    4a12:	24 19       	sub	r18, r4
    4a14:	31 09       	sbc	r19, r1
    4a16:	2f 87       	std	Y+15, r18	; 0x0f
    4a18:	38 8b       	std	Y+16, r19	; 0x10
    4a1a:	01 2f       	mov	r16, r17
    4a1c:	10 e0       	ldi	r17, 0x00	; 0
    4a1e:	11 95       	neg	r17
    4a20:	01 95       	neg	r16
    4a22:	11 09       	sbc	r17, r1
    4a24:	3f ef       	ldi	r19, 0xFF	; 255
    4a26:	83 16       	cp	r8, r19
    4a28:	93 06       	cpc	r9, r19
    4a2a:	29 f4       	brne	.+10     	; 0x4a36 <vfprintf+0x2e8>
    4a2c:	b7 01       	movw	r22, r14
    4a2e:	8e e2       	ldi	r24, 0x2E	; 46
    4a30:	90 e0       	ldi	r25, 0x00	; 0
    4a32:	0e 94 3f 2a 	call	0x547e	; 0x547e <fputc>
    4a36:	c8 14       	cp	r12, r8
    4a38:	d9 04       	cpc	r13, r9
    4a3a:	4c f0       	brlt	.+18     	; 0x4a4e <vfprintf+0x300>
    4a3c:	8f 85       	ldd	r24, Y+15	; 0x0f
    4a3e:	98 89       	ldd	r25, Y+16	; 0x10
    4a40:	88 15       	cp	r24, r8
    4a42:	99 05       	cpc	r25, r9
    4a44:	24 f4       	brge	.+8      	; 0x4a4e <vfprintf+0x300>
    4a46:	ed 85       	ldd	r30, Y+13	; 0x0d
    4a48:	fe 85       	ldd	r31, Y+14	; 0x0e
    4a4a:	81 81       	ldd	r24, Z+1	; 0x01
    4a4c:	01 c0       	rjmp	.+2      	; 0x4a50 <vfprintf+0x302>
    4a4e:	80 e3       	ldi	r24, 0x30	; 48
    4a50:	f1 e0       	ldi	r31, 0x01	; 1
    4a52:	8f 1a       	sub	r8, r31
    4a54:	91 08       	sbc	r9, r1
    4a56:	2d 85       	ldd	r18, Y+13	; 0x0d
    4a58:	3e 85       	ldd	r19, Y+14	; 0x0e
    4a5a:	2f 5f       	subi	r18, 0xFF	; 255
    4a5c:	3f 4f       	sbci	r19, 0xFF	; 255
    4a5e:	2d 87       	std	Y+13, r18	; 0x0d
    4a60:	3e 87       	std	Y+14, r19	; 0x0e
    4a62:	80 16       	cp	r8, r16
    4a64:	91 06       	cpc	r9, r17
    4a66:	2c f0       	brlt	.+10     	; 0x4a72 <vfprintf+0x324>
    4a68:	b7 01       	movw	r22, r14
    4a6a:	90 e0       	ldi	r25, 0x00	; 0
    4a6c:	0e 94 3f 2a 	call	0x547e	; 0x547e <fputc>
    4a70:	d9 cf       	rjmp	.-78     	; 0x4a24 <vfprintf+0x2d6>
    4a72:	c8 14       	cp	r12, r8
    4a74:	d9 04       	cpc	r13, r9
    4a76:	41 f4       	brne	.+16     	; 0x4a88 <vfprintf+0x33a>
    4a78:	9a 81       	ldd	r25, Y+2	; 0x02
    4a7a:	96 33       	cpi	r25, 0x36	; 54
    4a7c:	20 f4       	brcc	.+8      	; 0x4a86 <vfprintf+0x338>
    4a7e:	95 33       	cpi	r25, 0x35	; 53
    4a80:	19 f4       	brne	.+6      	; 0x4a88 <vfprintf+0x33a>
    4a82:	3c 85       	ldd	r19, Y+12	; 0x0c
    4a84:	34 ff       	sbrs	r19, 4
    4a86:	81 e3       	ldi	r24, 0x31	; 49
    4a88:	b7 01       	movw	r22, r14
    4a8a:	90 e0       	ldi	r25, 0x00	; 0
    4a8c:	4e c0       	rjmp	.+156    	; 0x4b2a <vfprintf+0x3dc>
    4a8e:	8a 81       	ldd	r24, Y+2	; 0x02
    4a90:	81 33       	cpi	r24, 0x31	; 49
    4a92:	19 f0       	breq	.+6      	; 0x4a9a <vfprintf+0x34c>
    4a94:	9c 85       	ldd	r25, Y+12	; 0x0c
    4a96:	9f 7e       	andi	r25, 0xEF	; 239
    4a98:	9c 87       	std	Y+12, r25	; 0x0c
    4a9a:	b7 01       	movw	r22, r14
    4a9c:	90 e0       	ldi	r25, 0x00	; 0
    4a9e:	0e 94 3f 2a 	call	0x547e	; 0x547e <fputc>
    4aa2:	11 11       	cpse	r17, r1
    4aa4:	05 c0       	rjmp	.+10     	; 0x4ab0 <vfprintf+0x362>
    4aa6:	94 fc       	sbrc	r9, 4
    4aa8:	18 c0       	rjmp	.+48     	; 0x4ada <vfprintf+0x38c>
    4aaa:	85 e6       	ldi	r24, 0x65	; 101
    4aac:	90 e0       	ldi	r25, 0x00	; 0
    4aae:	17 c0       	rjmp	.+46     	; 0x4ade <vfprintf+0x390>
    4ab0:	b7 01       	movw	r22, r14
    4ab2:	8e e2       	ldi	r24, 0x2E	; 46
    4ab4:	90 e0       	ldi	r25, 0x00	; 0
    4ab6:	0e 94 3f 2a 	call	0x547e	; 0x547e <fputc>
    4aba:	1e 5f       	subi	r17, 0xFE	; 254
    4abc:	82 e0       	ldi	r24, 0x02	; 2
    4abe:	01 e0       	ldi	r16, 0x01	; 1
    4ac0:	08 0f       	add	r16, r24
    4ac2:	f3 01       	movw	r30, r6
    4ac4:	e8 0f       	add	r30, r24
    4ac6:	f1 1d       	adc	r31, r1
    4ac8:	80 81       	ld	r24, Z
    4aca:	b7 01       	movw	r22, r14
    4acc:	90 e0       	ldi	r25, 0x00	; 0
    4ace:	0e 94 3f 2a 	call	0x547e	; 0x547e <fputc>
    4ad2:	80 2f       	mov	r24, r16
    4ad4:	01 13       	cpse	r16, r17
    4ad6:	f3 cf       	rjmp	.-26     	; 0x4abe <vfprintf+0x370>
    4ad8:	e6 cf       	rjmp	.-52     	; 0x4aa6 <vfprintf+0x358>
    4ada:	85 e4       	ldi	r24, 0x45	; 69
    4adc:	90 e0       	ldi	r25, 0x00	; 0
    4ade:	b7 01       	movw	r22, r14
    4ae0:	0e 94 3f 2a 	call	0x547e	; 0x547e <fputc>
    4ae4:	d7 fc       	sbrc	r13, 7
    4ae6:	06 c0       	rjmp	.+12     	; 0x4af4 <vfprintf+0x3a6>
    4ae8:	c1 14       	cp	r12, r1
    4aea:	d1 04       	cpc	r13, r1
    4aec:	41 f4       	brne	.+16     	; 0x4afe <vfprintf+0x3b0>
    4aee:	ec 85       	ldd	r30, Y+12	; 0x0c
    4af0:	e4 ff       	sbrs	r30, 4
    4af2:	05 c0       	rjmp	.+10     	; 0x4afe <vfprintf+0x3b0>
    4af4:	d1 94       	neg	r13
    4af6:	c1 94       	neg	r12
    4af8:	d1 08       	sbc	r13, r1
    4afa:	8d e2       	ldi	r24, 0x2D	; 45
    4afc:	01 c0       	rjmp	.+2      	; 0x4b00 <vfprintf+0x3b2>
    4afe:	8b e2       	ldi	r24, 0x2B	; 43
    4b00:	b7 01       	movw	r22, r14
    4b02:	90 e0       	ldi	r25, 0x00	; 0
    4b04:	0e 94 3f 2a 	call	0x547e	; 0x547e <fputc>
    4b08:	80 e3       	ldi	r24, 0x30	; 48
    4b0a:	2a e0       	ldi	r18, 0x0A	; 10
    4b0c:	c2 16       	cp	r12, r18
    4b0e:	d1 04       	cpc	r13, r1
    4b10:	2c f0       	brlt	.+10     	; 0x4b1c <vfprintf+0x3ce>
    4b12:	8f 5f       	subi	r24, 0xFF	; 255
    4b14:	fa e0       	ldi	r31, 0x0A	; 10
    4b16:	cf 1a       	sub	r12, r31
    4b18:	d1 08       	sbc	r13, r1
    4b1a:	f7 cf       	rjmp	.-18     	; 0x4b0a <vfprintf+0x3bc>
    4b1c:	b7 01       	movw	r22, r14
    4b1e:	90 e0       	ldi	r25, 0x00	; 0
    4b20:	0e 94 3f 2a 	call	0x547e	; 0x547e <fputc>
    4b24:	b7 01       	movw	r22, r14
    4b26:	c6 01       	movw	r24, r12
    4b28:	c0 96       	adiw	r24, 0x30	; 48
    4b2a:	0e 94 3f 2a 	call	0x547e	; 0x547e <fputc>
    4b2e:	54 c1       	rjmp	.+680    	; 0x4dd8 <vfprintf+0x68a>
    4b30:	83 36       	cpi	r24, 0x63	; 99
    4b32:	31 f0       	breq	.+12     	; 0x4b40 <vfprintf+0x3f2>
    4b34:	83 37       	cpi	r24, 0x73	; 115
    4b36:	79 f0       	breq	.+30     	; 0x4b56 <vfprintf+0x408>
    4b38:	83 35       	cpi	r24, 0x53	; 83
    4b3a:	09 f0       	breq	.+2      	; 0x4b3e <vfprintf+0x3f0>
    4b3c:	56 c0       	rjmp	.+172    	; 0x4bea <vfprintf+0x49c>
    4b3e:	20 c0       	rjmp	.+64     	; 0x4b80 <vfprintf+0x432>
    4b40:	56 01       	movw	r10, r12
    4b42:	32 e0       	ldi	r19, 0x02	; 2
    4b44:	a3 0e       	add	r10, r19
    4b46:	b1 1c       	adc	r11, r1
    4b48:	f6 01       	movw	r30, r12
    4b4a:	80 81       	ld	r24, Z
    4b4c:	89 83       	std	Y+1, r24	; 0x01
    4b4e:	01 e0       	ldi	r16, 0x01	; 1
    4b50:	10 e0       	ldi	r17, 0x00	; 0
    4b52:	63 01       	movw	r12, r6
    4b54:	12 c0       	rjmp	.+36     	; 0x4b7a <vfprintf+0x42c>
    4b56:	56 01       	movw	r10, r12
    4b58:	f2 e0       	ldi	r31, 0x02	; 2
    4b5a:	af 0e       	add	r10, r31
    4b5c:	b1 1c       	adc	r11, r1
    4b5e:	f6 01       	movw	r30, r12
    4b60:	c0 80       	ld	r12, Z
    4b62:	d1 80       	ldd	r13, Z+1	; 0x01
    4b64:	96 fe       	sbrs	r9, 6
    4b66:	03 c0       	rjmp	.+6      	; 0x4b6e <vfprintf+0x420>
    4b68:	61 2f       	mov	r22, r17
    4b6a:	70 e0       	ldi	r23, 0x00	; 0
    4b6c:	02 c0       	rjmp	.+4      	; 0x4b72 <vfprintf+0x424>
    4b6e:	6f ef       	ldi	r22, 0xFF	; 255
    4b70:	7f ef       	ldi	r23, 0xFF	; 255
    4b72:	c6 01       	movw	r24, r12
    4b74:	0e 94 2c 2a 	call	0x5458	; 0x5458 <strnlen>
    4b78:	8c 01       	movw	r16, r24
    4b7a:	f9 2d       	mov	r31, r9
    4b7c:	ff 77       	andi	r31, 0x7F	; 127
    4b7e:	14 c0       	rjmp	.+40     	; 0x4ba8 <vfprintf+0x45a>
    4b80:	56 01       	movw	r10, r12
    4b82:	22 e0       	ldi	r18, 0x02	; 2
    4b84:	a2 0e       	add	r10, r18
    4b86:	b1 1c       	adc	r11, r1
    4b88:	f6 01       	movw	r30, r12
    4b8a:	c0 80       	ld	r12, Z
    4b8c:	d1 80       	ldd	r13, Z+1	; 0x01
    4b8e:	96 fe       	sbrs	r9, 6
    4b90:	03 c0       	rjmp	.+6      	; 0x4b98 <vfprintf+0x44a>
    4b92:	61 2f       	mov	r22, r17
    4b94:	70 e0       	ldi	r23, 0x00	; 0
    4b96:	02 c0       	rjmp	.+4      	; 0x4b9c <vfprintf+0x44e>
    4b98:	6f ef       	ldi	r22, 0xFF	; 255
    4b9a:	7f ef       	ldi	r23, 0xFF	; 255
    4b9c:	c6 01       	movw	r24, r12
    4b9e:	0e 94 02 2a 	call	0x5404	; 0x5404 <strnlen_P>
    4ba2:	8c 01       	movw	r16, r24
    4ba4:	f9 2d       	mov	r31, r9
    4ba6:	f0 68       	ori	r31, 0x80	; 128
    4ba8:	9f 2e       	mov	r9, r31
    4baa:	f3 fd       	sbrc	r31, 3
    4bac:	1a c0       	rjmp	.+52     	; 0x4be2 <vfprintf+0x494>
    4bae:	85 2d       	mov	r24, r5
    4bb0:	90 e0       	ldi	r25, 0x00	; 0
    4bb2:	08 17       	cp	r16, r24
    4bb4:	19 07       	cpc	r17, r25
    4bb6:	a8 f4       	brcc	.+42     	; 0x4be2 <vfprintf+0x494>
    4bb8:	b7 01       	movw	r22, r14
    4bba:	80 e2       	ldi	r24, 0x20	; 32
    4bbc:	90 e0       	ldi	r25, 0x00	; 0
    4bbe:	0e 94 3f 2a 	call	0x547e	; 0x547e <fputc>
    4bc2:	5a 94       	dec	r5
    4bc4:	f4 cf       	rjmp	.-24     	; 0x4bae <vfprintf+0x460>
    4bc6:	f6 01       	movw	r30, r12
    4bc8:	97 fc       	sbrc	r9, 7
    4bca:	85 91       	lpm	r24, Z+
    4bcc:	97 fe       	sbrs	r9, 7
    4bce:	81 91       	ld	r24, Z+
    4bd0:	6f 01       	movw	r12, r30
    4bd2:	b7 01       	movw	r22, r14
    4bd4:	90 e0       	ldi	r25, 0x00	; 0
    4bd6:	0e 94 3f 2a 	call	0x547e	; 0x547e <fputc>
    4bda:	51 10       	cpse	r5, r1
    4bdc:	5a 94       	dec	r5
    4bde:	01 50       	subi	r16, 0x01	; 1
    4be0:	11 09       	sbc	r17, r1
    4be2:	01 15       	cp	r16, r1
    4be4:	11 05       	cpc	r17, r1
    4be6:	79 f7       	brne	.-34     	; 0x4bc6 <vfprintf+0x478>
    4be8:	f7 c0       	rjmp	.+494    	; 0x4dd8 <vfprintf+0x68a>
    4bea:	84 36       	cpi	r24, 0x64	; 100
    4bec:	11 f0       	breq	.+4      	; 0x4bf2 <vfprintf+0x4a4>
    4bee:	89 36       	cpi	r24, 0x69	; 105
    4bf0:	61 f5       	brne	.+88     	; 0x4c4a <vfprintf+0x4fc>
    4bf2:	56 01       	movw	r10, r12
    4bf4:	97 fe       	sbrs	r9, 7
    4bf6:	09 c0       	rjmp	.+18     	; 0x4c0a <vfprintf+0x4bc>
    4bf8:	24 e0       	ldi	r18, 0x04	; 4
    4bfa:	a2 0e       	add	r10, r18
    4bfc:	b1 1c       	adc	r11, r1
    4bfe:	f6 01       	movw	r30, r12
    4c00:	60 81       	ld	r22, Z
    4c02:	71 81       	ldd	r23, Z+1	; 0x01
    4c04:	82 81       	ldd	r24, Z+2	; 0x02
    4c06:	93 81       	ldd	r25, Z+3	; 0x03
    4c08:	0a c0       	rjmp	.+20     	; 0x4c1e <vfprintf+0x4d0>
    4c0a:	f2 e0       	ldi	r31, 0x02	; 2
    4c0c:	af 0e       	add	r10, r31
    4c0e:	b1 1c       	adc	r11, r1
    4c10:	f6 01       	movw	r30, r12
    4c12:	60 81       	ld	r22, Z
    4c14:	71 81       	ldd	r23, Z+1	; 0x01
    4c16:	07 2e       	mov	r0, r23
    4c18:	00 0c       	add	r0, r0
    4c1a:	88 0b       	sbc	r24, r24
    4c1c:	99 0b       	sbc	r25, r25
    4c1e:	f9 2d       	mov	r31, r9
    4c20:	ff 76       	andi	r31, 0x6F	; 111
    4c22:	9f 2e       	mov	r9, r31
    4c24:	97 ff       	sbrs	r25, 7
    4c26:	09 c0       	rjmp	.+18     	; 0x4c3a <vfprintf+0x4ec>
    4c28:	90 95       	com	r25
    4c2a:	80 95       	com	r24
    4c2c:	70 95       	com	r23
    4c2e:	61 95       	neg	r22
    4c30:	7f 4f       	sbci	r23, 0xFF	; 255
    4c32:	8f 4f       	sbci	r24, 0xFF	; 255
    4c34:	9f 4f       	sbci	r25, 0xFF	; 255
    4c36:	f0 68       	ori	r31, 0x80	; 128
    4c38:	9f 2e       	mov	r9, r31
    4c3a:	2a e0       	ldi	r18, 0x0A	; 10
    4c3c:	30 e0       	ldi	r19, 0x00	; 0
    4c3e:	a3 01       	movw	r20, r6
    4c40:	0e 94 bd 2a 	call	0x557a	; 0x557a <__ultoa_invert>
    4c44:	c8 2e       	mov	r12, r24
    4c46:	c6 18       	sub	r12, r6
    4c48:	3f c0       	rjmp	.+126    	; 0x4cc8 <vfprintf+0x57a>
    4c4a:	09 2d       	mov	r16, r9
    4c4c:	85 37       	cpi	r24, 0x75	; 117
    4c4e:	21 f4       	brne	.+8      	; 0x4c58 <vfprintf+0x50a>
    4c50:	0f 7e       	andi	r16, 0xEF	; 239
    4c52:	2a e0       	ldi	r18, 0x0A	; 10
    4c54:	30 e0       	ldi	r19, 0x00	; 0
    4c56:	1d c0       	rjmp	.+58     	; 0x4c92 <vfprintf+0x544>
    4c58:	09 7f       	andi	r16, 0xF9	; 249
    4c5a:	8f 36       	cpi	r24, 0x6F	; 111
    4c5c:	91 f0       	breq	.+36     	; 0x4c82 <vfprintf+0x534>
    4c5e:	18 f4       	brcc	.+6      	; 0x4c66 <vfprintf+0x518>
    4c60:	88 35       	cpi	r24, 0x58	; 88
    4c62:	59 f0       	breq	.+22     	; 0x4c7a <vfprintf+0x52c>
    4c64:	c3 c0       	rjmp	.+390    	; 0x4dec <vfprintf+0x69e>
    4c66:	80 37       	cpi	r24, 0x70	; 112
    4c68:	19 f0       	breq	.+6      	; 0x4c70 <vfprintf+0x522>
    4c6a:	88 37       	cpi	r24, 0x78	; 120
    4c6c:	11 f0       	breq	.+4      	; 0x4c72 <vfprintf+0x524>
    4c6e:	be c0       	rjmp	.+380    	; 0x4dec <vfprintf+0x69e>
    4c70:	00 61       	ori	r16, 0x10	; 16
    4c72:	04 ff       	sbrs	r16, 4
    4c74:	09 c0       	rjmp	.+18     	; 0x4c88 <vfprintf+0x53a>
    4c76:	04 60       	ori	r16, 0x04	; 4
    4c78:	07 c0       	rjmp	.+14     	; 0x4c88 <vfprintf+0x53a>
    4c7a:	94 fe       	sbrs	r9, 4
    4c7c:	08 c0       	rjmp	.+16     	; 0x4c8e <vfprintf+0x540>
    4c7e:	06 60       	ori	r16, 0x06	; 6
    4c80:	06 c0       	rjmp	.+12     	; 0x4c8e <vfprintf+0x540>
    4c82:	28 e0       	ldi	r18, 0x08	; 8
    4c84:	30 e0       	ldi	r19, 0x00	; 0
    4c86:	05 c0       	rjmp	.+10     	; 0x4c92 <vfprintf+0x544>
    4c88:	20 e1       	ldi	r18, 0x10	; 16
    4c8a:	30 e0       	ldi	r19, 0x00	; 0
    4c8c:	02 c0       	rjmp	.+4      	; 0x4c92 <vfprintf+0x544>
    4c8e:	20 e1       	ldi	r18, 0x10	; 16
    4c90:	32 e0       	ldi	r19, 0x02	; 2
    4c92:	56 01       	movw	r10, r12
    4c94:	07 ff       	sbrs	r16, 7
    4c96:	09 c0       	rjmp	.+18     	; 0x4caa <vfprintf+0x55c>
    4c98:	84 e0       	ldi	r24, 0x04	; 4
    4c9a:	a8 0e       	add	r10, r24
    4c9c:	b1 1c       	adc	r11, r1
    4c9e:	f6 01       	movw	r30, r12
    4ca0:	60 81       	ld	r22, Z
    4ca2:	71 81       	ldd	r23, Z+1	; 0x01
    4ca4:	82 81       	ldd	r24, Z+2	; 0x02
    4ca6:	93 81       	ldd	r25, Z+3	; 0x03
    4ca8:	08 c0       	rjmp	.+16     	; 0x4cba <vfprintf+0x56c>
    4caa:	f2 e0       	ldi	r31, 0x02	; 2
    4cac:	af 0e       	add	r10, r31
    4cae:	b1 1c       	adc	r11, r1
    4cb0:	f6 01       	movw	r30, r12
    4cb2:	60 81       	ld	r22, Z
    4cb4:	71 81       	ldd	r23, Z+1	; 0x01
    4cb6:	80 e0       	ldi	r24, 0x00	; 0
    4cb8:	90 e0       	ldi	r25, 0x00	; 0
    4cba:	a3 01       	movw	r20, r6
    4cbc:	0e 94 bd 2a 	call	0x557a	; 0x557a <__ultoa_invert>
    4cc0:	c8 2e       	mov	r12, r24
    4cc2:	c6 18       	sub	r12, r6
    4cc4:	0f 77       	andi	r16, 0x7F	; 127
    4cc6:	90 2e       	mov	r9, r16
    4cc8:	96 fe       	sbrs	r9, 6
    4cca:	0b c0       	rjmp	.+22     	; 0x4ce2 <vfprintf+0x594>
    4ccc:	09 2d       	mov	r16, r9
    4cce:	0e 7f       	andi	r16, 0xFE	; 254
    4cd0:	c1 16       	cp	r12, r17
    4cd2:	50 f4       	brcc	.+20     	; 0x4ce8 <vfprintf+0x59a>
    4cd4:	94 fe       	sbrs	r9, 4
    4cd6:	0a c0       	rjmp	.+20     	; 0x4cec <vfprintf+0x59e>
    4cd8:	92 fc       	sbrc	r9, 2
    4cda:	08 c0       	rjmp	.+16     	; 0x4cec <vfprintf+0x59e>
    4cdc:	09 2d       	mov	r16, r9
    4cde:	0e 7e       	andi	r16, 0xEE	; 238
    4ce0:	05 c0       	rjmp	.+10     	; 0x4cec <vfprintf+0x59e>
    4ce2:	dc 2c       	mov	r13, r12
    4ce4:	09 2d       	mov	r16, r9
    4ce6:	03 c0       	rjmp	.+6      	; 0x4cee <vfprintf+0x5a0>
    4ce8:	dc 2c       	mov	r13, r12
    4cea:	01 c0       	rjmp	.+2      	; 0x4cee <vfprintf+0x5a0>
    4cec:	d1 2e       	mov	r13, r17
    4cee:	04 ff       	sbrs	r16, 4
    4cf0:	0d c0       	rjmp	.+26     	; 0x4d0c <vfprintf+0x5be>
    4cf2:	fe 01       	movw	r30, r28
    4cf4:	ec 0d       	add	r30, r12
    4cf6:	f1 1d       	adc	r31, r1
    4cf8:	80 81       	ld	r24, Z
    4cfa:	80 33       	cpi	r24, 0x30	; 48
    4cfc:	11 f4       	brne	.+4      	; 0x4d02 <vfprintf+0x5b4>
    4cfe:	09 7e       	andi	r16, 0xE9	; 233
    4d00:	09 c0       	rjmp	.+18     	; 0x4d14 <vfprintf+0x5c6>
    4d02:	02 ff       	sbrs	r16, 2
    4d04:	06 c0       	rjmp	.+12     	; 0x4d12 <vfprintf+0x5c4>
    4d06:	d3 94       	inc	r13
    4d08:	d3 94       	inc	r13
    4d0a:	04 c0       	rjmp	.+8      	; 0x4d14 <vfprintf+0x5c6>
    4d0c:	80 2f       	mov	r24, r16
    4d0e:	86 78       	andi	r24, 0x86	; 134
    4d10:	09 f0       	breq	.+2      	; 0x4d14 <vfprintf+0x5c6>
    4d12:	d3 94       	inc	r13
    4d14:	03 fd       	sbrc	r16, 3
    4d16:	11 c0       	rjmp	.+34     	; 0x4d3a <vfprintf+0x5ec>
    4d18:	00 ff       	sbrs	r16, 0
    4d1a:	06 c0       	rjmp	.+12     	; 0x4d28 <vfprintf+0x5da>
    4d1c:	1c 2d       	mov	r17, r12
    4d1e:	d5 14       	cp	r13, r5
    4d20:	80 f4       	brcc	.+32     	; 0x4d42 <vfprintf+0x5f4>
    4d22:	15 0d       	add	r17, r5
    4d24:	1d 19       	sub	r17, r13
    4d26:	0d c0       	rjmp	.+26     	; 0x4d42 <vfprintf+0x5f4>
    4d28:	d5 14       	cp	r13, r5
    4d2a:	58 f4       	brcc	.+22     	; 0x4d42 <vfprintf+0x5f4>
    4d2c:	b7 01       	movw	r22, r14
    4d2e:	80 e2       	ldi	r24, 0x20	; 32
    4d30:	90 e0       	ldi	r25, 0x00	; 0
    4d32:	0e 94 3f 2a 	call	0x547e	; 0x547e <fputc>
    4d36:	d3 94       	inc	r13
    4d38:	f7 cf       	rjmp	.-18     	; 0x4d28 <vfprintf+0x5da>
    4d3a:	d5 14       	cp	r13, r5
    4d3c:	10 f4       	brcc	.+4      	; 0x4d42 <vfprintf+0x5f4>
    4d3e:	5d 18       	sub	r5, r13
    4d40:	01 c0       	rjmp	.+2      	; 0x4d44 <vfprintf+0x5f6>
    4d42:	51 2c       	mov	r5, r1
    4d44:	04 ff       	sbrs	r16, 4
    4d46:	10 c0       	rjmp	.+32     	; 0x4d68 <vfprintf+0x61a>
    4d48:	b7 01       	movw	r22, r14
    4d4a:	80 e3       	ldi	r24, 0x30	; 48
    4d4c:	90 e0       	ldi	r25, 0x00	; 0
    4d4e:	0e 94 3f 2a 	call	0x547e	; 0x547e <fputc>
    4d52:	02 ff       	sbrs	r16, 2
    4d54:	17 c0       	rjmp	.+46     	; 0x4d84 <vfprintf+0x636>
    4d56:	01 fd       	sbrc	r16, 1
    4d58:	03 c0       	rjmp	.+6      	; 0x4d60 <vfprintf+0x612>
    4d5a:	88 e7       	ldi	r24, 0x78	; 120
    4d5c:	90 e0       	ldi	r25, 0x00	; 0
    4d5e:	02 c0       	rjmp	.+4      	; 0x4d64 <vfprintf+0x616>
    4d60:	88 e5       	ldi	r24, 0x58	; 88
    4d62:	90 e0       	ldi	r25, 0x00	; 0
    4d64:	b7 01       	movw	r22, r14
    4d66:	0c c0       	rjmp	.+24     	; 0x4d80 <vfprintf+0x632>
    4d68:	80 2f       	mov	r24, r16
    4d6a:	86 78       	andi	r24, 0x86	; 134
    4d6c:	59 f0       	breq	.+22     	; 0x4d84 <vfprintf+0x636>
    4d6e:	01 ff       	sbrs	r16, 1
    4d70:	02 c0       	rjmp	.+4      	; 0x4d76 <vfprintf+0x628>
    4d72:	8b e2       	ldi	r24, 0x2B	; 43
    4d74:	01 c0       	rjmp	.+2      	; 0x4d78 <vfprintf+0x62a>
    4d76:	80 e2       	ldi	r24, 0x20	; 32
    4d78:	07 fd       	sbrc	r16, 7
    4d7a:	8d e2       	ldi	r24, 0x2D	; 45
    4d7c:	b7 01       	movw	r22, r14
    4d7e:	90 e0       	ldi	r25, 0x00	; 0
    4d80:	0e 94 3f 2a 	call	0x547e	; 0x547e <fputc>
    4d84:	c1 16       	cp	r12, r17
    4d86:	38 f4       	brcc	.+14     	; 0x4d96 <vfprintf+0x648>
    4d88:	b7 01       	movw	r22, r14
    4d8a:	80 e3       	ldi	r24, 0x30	; 48
    4d8c:	90 e0       	ldi	r25, 0x00	; 0
    4d8e:	0e 94 3f 2a 	call	0x547e	; 0x547e <fputc>
    4d92:	11 50       	subi	r17, 0x01	; 1
    4d94:	f7 cf       	rjmp	.-18     	; 0x4d84 <vfprintf+0x636>
    4d96:	ca 94       	dec	r12
    4d98:	f3 01       	movw	r30, r6
    4d9a:	ec 0d       	add	r30, r12
    4d9c:	f1 1d       	adc	r31, r1
    4d9e:	80 81       	ld	r24, Z
    4da0:	b7 01       	movw	r22, r14
    4da2:	90 e0       	ldi	r25, 0x00	; 0
    4da4:	0e 94 3f 2a 	call	0x547e	; 0x547e <fputc>
    4da8:	c1 10       	cpse	r12, r1
    4daa:	f5 cf       	rjmp	.-22     	; 0x4d96 <vfprintf+0x648>
    4dac:	15 c0       	rjmp	.+42     	; 0x4dd8 <vfprintf+0x68a>
    4dae:	f4 e0       	ldi	r31, 0x04	; 4
    4db0:	f5 15       	cp	r31, r5
    4db2:	60 f5       	brcc	.+88     	; 0x4e0c <vfprintf+0x6be>
    4db4:	84 e0       	ldi	r24, 0x04	; 4
    4db6:	58 1a       	sub	r5, r24
    4db8:	93 fe       	sbrs	r9, 3
    4dba:	1f c0       	rjmp	.+62     	; 0x4dfa <vfprintf+0x6ac>
    4dbc:	01 11       	cpse	r16, r1
    4dbe:	27 c0       	rjmp	.+78     	; 0x4e0e <vfprintf+0x6c0>
    4dc0:	2c 85       	ldd	r18, Y+12	; 0x0c
    4dc2:	23 ff       	sbrs	r18, 3
    4dc4:	2a c0       	rjmp	.+84     	; 0x4e1a <vfprintf+0x6cc>
    4dc6:	06 ec       	ldi	r16, 0xC6	; 198
    4dc8:	10 e0       	ldi	r17, 0x00	; 0
    4dca:	39 2d       	mov	r19, r9
    4dcc:	30 71       	andi	r19, 0x10	; 16
    4dce:	93 2e       	mov	r9, r19
    4dd0:	f8 01       	movw	r30, r16
    4dd2:	84 91       	lpm	r24, Z
    4dd4:	81 11       	cpse	r24, r1
    4dd6:	24 c0       	rjmp	.+72     	; 0x4e20 <vfprintf+0x6d2>
    4dd8:	55 20       	and	r5, r5
    4dda:	09 f4       	brne	.+2      	; 0x4dde <vfprintf+0x690>
    4ddc:	e4 cc       	rjmp	.-1592   	; 0x47a6 <vfprintf+0x58>
    4dde:	b7 01       	movw	r22, r14
    4de0:	80 e2       	ldi	r24, 0x20	; 32
    4de2:	90 e0       	ldi	r25, 0x00	; 0
    4de4:	0e 94 3f 2a 	call	0x547e	; 0x547e <fputc>
    4de8:	5a 94       	dec	r5
    4dea:	f6 cf       	rjmp	.-20     	; 0x4dd8 <vfprintf+0x68a>
    4dec:	f7 01       	movw	r30, r14
    4dee:	86 81       	ldd	r24, Z+6	; 0x06
    4df0:	97 81       	ldd	r25, Z+7	; 0x07
    4df2:	26 c0       	rjmp	.+76     	; 0x4e40 <vfprintf+0x6f2>
    4df4:	8f ef       	ldi	r24, 0xFF	; 255
    4df6:	9f ef       	ldi	r25, 0xFF	; 255
    4df8:	23 c0       	rjmp	.+70     	; 0x4e40 <vfprintf+0x6f2>
    4dfa:	b7 01       	movw	r22, r14
    4dfc:	80 e2       	ldi	r24, 0x20	; 32
    4dfe:	90 e0       	ldi	r25, 0x00	; 0
    4e00:	0e 94 3f 2a 	call	0x547e	; 0x547e <fputc>
    4e04:	5a 94       	dec	r5
    4e06:	51 10       	cpse	r5, r1
    4e08:	f8 cf       	rjmp	.-16     	; 0x4dfa <vfprintf+0x6ac>
    4e0a:	d8 cf       	rjmp	.-80     	; 0x4dbc <vfprintf+0x66e>
    4e0c:	51 2c       	mov	r5, r1
    4e0e:	b7 01       	movw	r22, r14
    4e10:	80 2f       	mov	r24, r16
    4e12:	90 e0       	ldi	r25, 0x00	; 0
    4e14:	0e 94 3f 2a 	call	0x547e	; 0x547e <fputc>
    4e18:	d3 cf       	rjmp	.-90     	; 0x4dc0 <vfprintf+0x672>
    4e1a:	0a ec       	ldi	r16, 0xCA	; 202
    4e1c:	10 e0       	ldi	r17, 0x00	; 0
    4e1e:	d5 cf       	rjmp	.-86     	; 0x4dca <vfprintf+0x67c>
    4e20:	91 10       	cpse	r9, r1
    4e22:	80 52       	subi	r24, 0x20	; 32
    4e24:	b7 01       	movw	r22, r14
    4e26:	90 e0       	ldi	r25, 0x00	; 0
    4e28:	0e 94 3f 2a 	call	0x547e	; 0x547e <fputc>
    4e2c:	0f 5f       	subi	r16, 0xFF	; 255
    4e2e:	1f 4f       	sbci	r17, 0xFF	; 255
    4e30:	cf cf       	rjmp	.-98     	; 0x4dd0 <vfprintf+0x682>
    4e32:	23 e0       	ldi	r18, 0x03	; 3
    4e34:	25 15       	cp	r18, r5
    4e36:	10 f4       	brcc	.+4      	; 0x4e3c <vfprintf+0x6ee>
    4e38:	83 e0       	ldi	r24, 0x03	; 3
    4e3a:	bd cf       	rjmp	.-134    	; 0x4db6 <vfprintf+0x668>
    4e3c:	51 2c       	mov	r5, r1
    4e3e:	c0 cf       	rjmp	.-128    	; 0x4dc0 <vfprintf+0x672>
    4e40:	60 96       	adiw	r28, 0x10	; 16
    4e42:	e2 e1       	ldi	r30, 0x12	; 18
    4e44:	0c 94 b7 27 	jmp	0x4f6e	; 0x4f6e <__epilogue_restores__>

00004e48 <__mulsi3>:
    4e48:	db 01       	movw	r26, r22
    4e4a:	8f 93       	push	r24
    4e4c:	9f 93       	push	r25
    4e4e:	0e 94 93 27 	call	0x4f26	; 0x4f26 <__muluhisi3>
    4e52:	bf 91       	pop	r27
    4e54:	af 91       	pop	r26
    4e56:	a2 9f       	mul	r26, r18
    4e58:	80 0d       	add	r24, r0
    4e5a:	91 1d       	adc	r25, r1
    4e5c:	a3 9f       	mul	r26, r19
    4e5e:	90 0d       	add	r25, r0
    4e60:	b2 9f       	mul	r27, r18
    4e62:	90 0d       	add	r25, r0
    4e64:	11 24       	eor	r1, r1
    4e66:	08 95       	ret

00004e68 <__udivmodhi4>:
    4e68:	aa 1b       	sub	r26, r26
    4e6a:	bb 1b       	sub	r27, r27
    4e6c:	51 e1       	ldi	r21, 0x11	; 17
    4e6e:	07 c0       	rjmp	.+14     	; 0x4e7e <__udivmodhi4_ep>

00004e70 <__udivmodhi4_loop>:
    4e70:	aa 1f       	adc	r26, r26
    4e72:	bb 1f       	adc	r27, r27
    4e74:	a6 17       	cp	r26, r22
    4e76:	b7 07       	cpc	r27, r23
    4e78:	10 f0       	brcs	.+4      	; 0x4e7e <__udivmodhi4_ep>
    4e7a:	a6 1b       	sub	r26, r22
    4e7c:	b7 0b       	sbc	r27, r23

00004e7e <__udivmodhi4_ep>:
    4e7e:	88 1f       	adc	r24, r24
    4e80:	99 1f       	adc	r25, r25
    4e82:	5a 95       	dec	r21
    4e84:	a9 f7       	brne	.-22     	; 0x4e70 <__udivmodhi4_loop>
    4e86:	80 95       	com	r24
    4e88:	90 95       	com	r25
    4e8a:	bc 01       	movw	r22, r24
    4e8c:	cd 01       	movw	r24, r26
    4e8e:	08 95       	ret

00004e90 <__divmodhi4>:
    4e90:	97 fb       	bst	r25, 7
    4e92:	07 2e       	mov	r0, r23
    4e94:	16 f4       	brtc	.+4      	; 0x4e9a <__divmodhi4+0xa>
    4e96:	00 94       	com	r0
    4e98:	07 d0       	rcall	.+14     	; 0x4ea8 <__divmodhi4_neg1>
    4e9a:	77 fd       	sbrc	r23, 7
    4e9c:	09 d0       	rcall	.+18     	; 0x4eb0 <__divmodhi4_neg2>
    4e9e:	0e 94 34 27 	call	0x4e68	; 0x4e68 <__udivmodhi4>
    4ea2:	07 fc       	sbrc	r0, 7
    4ea4:	05 d0       	rcall	.+10     	; 0x4eb0 <__divmodhi4_neg2>
    4ea6:	3e f4       	brtc	.+14     	; 0x4eb6 <__divmodhi4_exit>

00004ea8 <__divmodhi4_neg1>:
    4ea8:	90 95       	com	r25
    4eaa:	81 95       	neg	r24
    4eac:	9f 4f       	sbci	r25, 0xFF	; 255
    4eae:	08 95       	ret

00004eb0 <__divmodhi4_neg2>:
    4eb0:	70 95       	com	r23
    4eb2:	61 95       	neg	r22
    4eb4:	7f 4f       	sbci	r23, 0xFF	; 255

00004eb6 <__divmodhi4_exit>:
    4eb6:	08 95       	ret

00004eb8 <__udivmodsi4>:
    4eb8:	a1 e2       	ldi	r26, 0x21	; 33
    4eba:	1a 2e       	mov	r1, r26
    4ebc:	aa 1b       	sub	r26, r26
    4ebe:	bb 1b       	sub	r27, r27
    4ec0:	fd 01       	movw	r30, r26
    4ec2:	0d c0       	rjmp	.+26     	; 0x4ede <__udivmodsi4_ep>

00004ec4 <__udivmodsi4_loop>:
    4ec4:	aa 1f       	adc	r26, r26
    4ec6:	bb 1f       	adc	r27, r27
    4ec8:	ee 1f       	adc	r30, r30
    4eca:	ff 1f       	adc	r31, r31
    4ecc:	a2 17       	cp	r26, r18
    4ece:	b3 07       	cpc	r27, r19
    4ed0:	e4 07       	cpc	r30, r20
    4ed2:	f5 07       	cpc	r31, r21
    4ed4:	20 f0       	brcs	.+8      	; 0x4ede <__udivmodsi4_ep>
    4ed6:	a2 1b       	sub	r26, r18
    4ed8:	b3 0b       	sbc	r27, r19
    4eda:	e4 0b       	sbc	r30, r20
    4edc:	f5 0b       	sbc	r31, r21

00004ede <__udivmodsi4_ep>:
    4ede:	66 1f       	adc	r22, r22
    4ee0:	77 1f       	adc	r23, r23
    4ee2:	88 1f       	adc	r24, r24
    4ee4:	99 1f       	adc	r25, r25
    4ee6:	1a 94       	dec	r1
    4ee8:	69 f7       	brne	.-38     	; 0x4ec4 <__udivmodsi4_loop>
    4eea:	60 95       	com	r22
    4eec:	70 95       	com	r23
    4eee:	80 95       	com	r24
    4ef0:	90 95       	com	r25
    4ef2:	9b 01       	movw	r18, r22
    4ef4:	ac 01       	movw	r20, r24
    4ef6:	bd 01       	movw	r22, r26
    4ef8:	cf 01       	movw	r24, r30
    4efa:	08 95       	ret

00004efc <__tablejump2__>:
    4efc:	ee 0f       	add	r30, r30
    4efe:	ff 1f       	adc	r31, r31
    4f00:	05 90       	lpm	r0, Z+
    4f02:	f4 91       	lpm	r31, Z
    4f04:	e0 2d       	mov	r30, r0
    4f06:	09 94       	ijmp

00004f08 <__umulhisi3>:
    4f08:	a2 9f       	mul	r26, r18
    4f0a:	b0 01       	movw	r22, r0
    4f0c:	b3 9f       	mul	r27, r19
    4f0e:	c0 01       	movw	r24, r0
    4f10:	a3 9f       	mul	r26, r19
    4f12:	70 0d       	add	r23, r0
    4f14:	81 1d       	adc	r24, r1
    4f16:	11 24       	eor	r1, r1
    4f18:	91 1d       	adc	r25, r1
    4f1a:	b2 9f       	mul	r27, r18
    4f1c:	70 0d       	add	r23, r0
    4f1e:	81 1d       	adc	r24, r1
    4f20:	11 24       	eor	r1, r1
    4f22:	91 1d       	adc	r25, r1
    4f24:	08 95       	ret

00004f26 <__muluhisi3>:
    4f26:	0e 94 84 27 	call	0x4f08	; 0x4f08 <__umulhisi3>
    4f2a:	a5 9f       	mul	r26, r21
    4f2c:	90 0d       	add	r25, r0
    4f2e:	b4 9f       	mul	r27, r20
    4f30:	90 0d       	add	r25, r0
    4f32:	a4 9f       	mul	r26, r20
    4f34:	80 0d       	add	r24, r0
    4f36:	91 1d       	adc	r25, r1
    4f38:	11 24       	eor	r1, r1
    4f3a:	08 95       	ret

00004f3c <__prologue_saves__>:
    4f3c:	2f 92       	push	r2
    4f3e:	3f 92       	push	r3
    4f40:	4f 92       	push	r4
    4f42:	5f 92       	push	r5
    4f44:	6f 92       	push	r6
    4f46:	7f 92       	push	r7
    4f48:	8f 92       	push	r8
    4f4a:	9f 92       	push	r9
    4f4c:	af 92       	push	r10
    4f4e:	bf 92       	push	r11
    4f50:	cf 92       	push	r12
    4f52:	df 92       	push	r13
    4f54:	ef 92       	push	r14
    4f56:	ff 92       	push	r15
    4f58:	0f 93       	push	r16
    4f5a:	1f 93       	push	r17
    4f5c:	cf 93       	push	r28
    4f5e:	df 93       	push	r29
    4f60:	cd b7       	in	r28, 0x3d	; 61
    4f62:	de b7       	in	r29, 0x3e	; 62
    4f64:	ca 1b       	sub	r28, r26
    4f66:	db 0b       	sbc	r29, r27
    4f68:	cd bf       	out	0x3d, r28	; 61
    4f6a:	de bf       	out	0x3e, r29	; 62
    4f6c:	09 94       	ijmp

00004f6e <__epilogue_restores__>:
    4f6e:	2a 88       	ldd	r2, Y+18	; 0x12
    4f70:	39 88       	ldd	r3, Y+17	; 0x11
    4f72:	48 88       	ldd	r4, Y+16	; 0x10
    4f74:	5f 84       	ldd	r5, Y+15	; 0x0f
    4f76:	6e 84       	ldd	r6, Y+14	; 0x0e
    4f78:	7d 84       	ldd	r7, Y+13	; 0x0d
    4f7a:	8c 84       	ldd	r8, Y+12	; 0x0c
    4f7c:	9b 84       	ldd	r9, Y+11	; 0x0b
    4f7e:	aa 84       	ldd	r10, Y+10	; 0x0a
    4f80:	b9 84       	ldd	r11, Y+9	; 0x09
    4f82:	c8 84       	ldd	r12, Y+8	; 0x08
    4f84:	df 80       	ldd	r13, Y+7	; 0x07
    4f86:	ee 80       	ldd	r14, Y+6	; 0x06
    4f88:	fd 80       	ldd	r15, Y+5	; 0x05
    4f8a:	0c 81       	ldd	r16, Y+4	; 0x04
    4f8c:	1b 81       	ldd	r17, Y+3	; 0x03
    4f8e:	aa 81       	ldd	r26, Y+2	; 0x02
    4f90:	b9 81       	ldd	r27, Y+1	; 0x01
    4f92:	ce 0f       	add	r28, r30
    4f94:	d1 1d       	adc	r29, r1
    4f96:	cd bf       	out	0x3d, r28	; 61
    4f98:	de bf       	out	0x3e, r29	; 62
    4f9a:	ed 01       	movw	r28, r26
    4f9c:	08 95       	ret

00004f9e <calloc>:
    4f9e:	0f 93       	push	r16
    4fa0:	1f 93       	push	r17
    4fa2:	cf 93       	push	r28
    4fa4:	df 93       	push	r29
    4fa6:	86 9f       	mul	r24, r22
    4fa8:	80 01       	movw	r16, r0
    4faa:	87 9f       	mul	r24, r23
    4fac:	10 0d       	add	r17, r0
    4fae:	96 9f       	mul	r25, r22
    4fb0:	10 0d       	add	r17, r0
    4fb2:	11 24       	eor	r1, r1
    4fb4:	c8 01       	movw	r24, r16
    4fb6:	0e 94 eb 27 	call	0x4fd6	; 0x4fd6 <malloc>
    4fba:	ec 01       	movw	r28, r24
    4fbc:	00 97       	sbiw	r24, 0x00	; 0
    4fbe:	29 f0       	breq	.+10     	; 0x4fca <calloc+0x2c>
    4fc0:	a8 01       	movw	r20, r16
    4fc2:	60 e0       	ldi	r22, 0x00	; 0
    4fc4:	70 e0       	ldi	r23, 0x00	; 0
    4fc6:	0e 94 16 2a 	call	0x542c	; 0x542c <memset>
    4fca:	ce 01       	movw	r24, r28
    4fcc:	df 91       	pop	r29
    4fce:	cf 91       	pop	r28
    4fd0:	1f 91       	pop	r17
    4fd2:	0f 91       	pop	r16
    4fd4:	08 95       	ret

00004fd6 <malloc>:
    4fd6:	0f 93       	push	r16
    4fd8:	1f 93       	push	r17
    4fda:	cf 93       	push	r28
    4fdc:	df 93       	push	r29
    4fde:	82 30       	cpi	r24, 0x02	; 2
    4fe0:	91 05       	cpc	r25, r1
    4fe2:	10 f4       	brcc	.+4      	; 0x4fe8 <malloc+0x12>
    4fe4:	82 e0       	ldi	r24, 0x02	; 2
    4fe6:	90 e0       	ldi	r25, 0x00	; 0
    4fe8:	e0 91 87 29 	lds	r30, 0x2987	; 0x802987 <__flp>
    4fec:	f0 91 88 29 	lds	r31, 0x2988	; 0x802988 <__flp+0x1>
    4ff0:	20 e0       	ldi	r18, 0x00	; 0
    4ff2:	30 e0       	ldi	r19, 0x00	; 0
    4ff4:	a0 e0       	ldi	r26, 0x00	; 0
    4ff6:	b0 e0       	ldi	r27, 0x00	; 0
    4ff8:	30 97       	sbiw	r30, 0x00	; 0
    4ffa:	19 f1       	breq	.+70     	; 0x5042 <malloc+0x6c>
    4ffc:	40 81       	ld	r20, Z
    4ffe:	51 81       	ldd	r21, Z+1	; 0x01
    5000:	02 81       	ldd	r16, Z+2	; 0x02
    5002:	13 81       	ldd	r17, Z+3	; 0x03
    5004:	48 17       	cp	r20, r24
    5006:	59 07       	cpc	r21, r25
    5008:	c8 f0       	brcs	.+50     	; 0x503c <malloc+0x66>
    500a:	84 17       	cp	r24, r20
    500c:	95 07       	cpc	r25, r21
    500e:	69 f4       	brne	.+26     	; 0x502a <malloc+0x54>
    5010:	10 97       	sbiw	r26, 0x00	; 0
    5012:	31 f0       	breq	.+12     	; 0x5020 <malloc+0x4a>
    5014:	12 96       	adiw	r26, 0x02	; 2
    5016:	0c 93       	st	X, r16
    5018:	12 97       	sbiw	r26, 0x02	; 2
    501a:	13 96       	adiw	r26, 0x03	; 3
    501c:	1c 93       	st	X, r17
    501e:	27 c0       	rjmp	.+78     	; 0x506e <malloc+0x98>
    5020:	00 93 87 29 	sts	0x2987, r16	; 0x802987 <__flp>
    5024:	10 93 88 29 	sts	0x2988, r17	; 0x802988 <__flp+0x1>
    5028:	22 c0       	rjmp	.+68     	; 0x506e <malloc+0x98>
    502a:	21 15       	cp	r18, r1
    502c:	31 05       	cpc	r19, r1
    502e:	19 f0       	breq	.+6      	; 0x5036 <malloc+0x60>
    5030:	42 17       	cp	r20, r18
    5032:	53 07       	cpc	r21, r19
    5034:	18 f4       	brcc	.+6      	; 0x503c <malloc+0x66>
    5036:	9a 01       	movw	r18, r20
    5038:	bd 01       	movw	r22, r26
    503a:	ef 01       	movw	r28, r30
    503c:	df 01       	movw	r26, r30
    503e:	f8 01       	movw	r30, r16
    5040:	db cf       	rjmp	.-74     	; 0x4ff8 <malloc+0x22>
    5042:	21 15       	cp	r18, r1
    5044:	31 05       	cpc	r19, r1
    5046:	f9 f0       	breq	.+62     	; 0x5086 <malloc+0xb0>
    5048:	28 1b       	sub	r18, r24
    504a:	39 0b       	sbc	r19, r25
    504c:	24 30       	cpi	r18, 0x04	; 4
    504e:	31 05       	cpc	r19, r1
    5050:	80 f4       	brcc	.+32     	; 0x5072 <malloc+0x9c>
    5052:	8a 81       	ldd	r24, Y+2	; 0x02
    5054:	9b 81       	ldd	r25, Y+3	; 0x03
    5056:	61 15       	cp	r22, r1
    5058:	71 05       	cpc	r23, r1
    505a:	21 f0       	breq	.+8      	; 0x5064 <malloc+0x8e>
    505c:	fb 01       	movw	r30, r22
    505e:	82 83       	std	Z+2, r24	; 0x02
    5060:	93 83       	std	Z+3, r25	; 0x03
    5062:	04 c0       	rjmp	.+8      	; 0x506c <malloc+0x96>
    5064:	80 93 87 29 	sts	0x2987, r24	; 0x802987 <__flp>
    5068:	90 93 88 29 	sts	0x2988, r25	; 0x802988 <__flp+0x1>
    506c:	fe 01       	movw	r30, r28
    506e:	32 96       	adiw	r30, 0x02	; 2
    5070:	44 c0       	rjmp	.+136    	; 0x50fa <malloc+0x124>
    5072:	fe 01       	movw	r30, r28
    5074:	e2 0f       	add	r30, r18
    5076:	f3 1f       	adc	r31, r19
    5078:	81 93       	st	Z+, r24
    507a:	91 93       	st	Z+, r25
    507c:	22 50       	subi	r18, 0x02	; 2
    507e:	31 09       	sbc	r19, r1
    5080:	28 83       	st	Y, r18
    5082:	39 83       	std	Y+1, r19	; 0x01
    5084:	3a c0       	rjmp	.+116    	; 0x50fa <malloc+0x124>
    5086:	20 91 85 29 	lds	r18, 0x2985	; 0x802985 <__brkval>
    508a:	30 91 86 29 	lds	r19, 0x2986	; 0x802986 <__brkval+0x1>
    508e:	23 2b       	or	r18, r19
    5090:	41 f4       	brne	.+16     	; 0x50a2 <malloc+0xcc>
    5092:	20 91 02 28 	lds	r18, 0x2802	; 0x802802 <__malloc_heap_start>
    5096:	30 91 03 28 	lds	r19, 0x2803	; 0x802803 <__malloc_heap_start+0x1>
    509a:	20 93 85 29 	sts	0x2985, r18	; 0x802985 <__brkval>
    509e:	30 93 86 29 	sts	0x2986, r19	; 0x802986 <__brkval+0x1>
    50a2:	20 91 00 28 	lds	r18, 0x2800	; 0x802800 <__DATA_REGION_ORIGIN__>
    50a6:	30 91 01 28 	lds	r19, 0x2801	; 0x802801 <__DATA_REGION_ORIGIN__+0x1>
    50aa:	21 15       	cp	r18, r1
    50ac:	31 05       	cpc	r19, r1
    50ae:	41 f4       	brne	.+16     	; 0x50c0 <malloc+0xea>
    50b0:	2d b7       	in	r18, 0x3d	; 61
    50b2:	3e b7       	in	r19, 0x3e	; 62
    50b4:	40 91 04 28 	lds	r20, 0x2804	; 0x802804 <__malloc_margin>
    50b8:	50 91 05 28 	lds	r21, 0x2805	; 0x802805 <__malloc_margin+0x1>
    50bc:	24 1b       	sub	r18, r20
    50be:	35 0b       	sbc	r19, r21
    50c0:	e0 91 85 29 	lds	r30, 0x2985	; 0x802985 <__brkval>
    50c4:	f0 91 86 29 	lds	r31, 0x2986	; 0x802986 <__brkval+0x1>
    50c8:	e2 17       	cp	r30, r18
    50ca:	f3 07       	cpc	r31, r19
    50cc:	a0 f4       	brcc	.+40     	; 0x50f6 <malloc+0x120>
    50ce:	2e 1b       	sub	r18, r30
    50d0:	3f 0b       	sbc	r19, r31
    50d2:	28 17       	cp	r18, r24
    50d4:	39 07       	cpc	r19, r25
    50d6:	78 f0       	brcs	.+30     	; 0x50f6 <malloc+0x120>
    50d8:	ac 01       	movw	r20, r24
    50da:	4e 5f       	subi	r20, 0xFE	; 254
    50dc:	5f 4f       	sbci	r21, 0xFF	; 255
    50de:	24 17       	cp	r18, r20
    50e0:	35 07       	cpc	r19, r21
    50e2:	48 f0       	brcs	.+18     	; 0x50f6 <malloc+0x120>
    50e4:	4e 0f       	add	r20, r30
    50e6:	5f 1f       	adc	r21, r31
    50e8:	40 93 85 29 	sts	0x2985, r20	; 0x802985 <__brkval>
    50ec:	50 93 86 29 	sts	0x2986, r21	; 0x802986 <__brkval+0x1>
    50f0:	81 93       	st	Z+, r24
    50f2:	91 93       	st	Z+, r25
    50f4:	02 c0       	rjmp	.+4      	; 0x50fa <malloc+0x124>
    50f6:	e0 e0       	ldi	r30, 0x00	; 0
    50f8:	f0 e0       	ldi	r31, 0x00	; 0
    50fa:	cf 01       	movw	r24, r30
    50fc:	df 91       	pop	r29
    50fe:	cf 91       	pop	r28
    5100:	1f 91       	pop	r17
    5102:	0f 91       	pop	r16
    5104:	08 95       	ret

00005106 <free>:
    5106:	cf 93       	push	r28
    5108:	df 93       	push	r29
    510a:	00 97       	sbiw	r24, 0x00	; 0
    510c:	09 f4       	brne	.+2      	; 0x5110 <free+0xa>
    510e:	81 c0       	rjmp	.+258    	; 0x5212 <free+0x10c>
    5110:	fc 01       	movw	r30, r24
    5112:	32 97       	sbiw	r30, 0x02	; 2
    5114:	12 82       	std	Z+2, r1	; 0x02
    5116:	13 82       	std	Z+3, r1	; 0x03
    5118:	a0 91 87 29 	lds	r26, 0x2987	; 0x802987 <__flp>
    511c:	b0 91 88 29 	lds	r27, 0x2988	; 0x802988 <__flp+0x1>
    5120:	10 97       	sbiw	r26, 0x00	; 0
    5122:	81 f4       	brne	.+32     	; 0x5144 <free+0x3e>
    5124:	20 81       	ld	r18, Z
    5126:	31 81       	ldd	r19, Z+1	; 0x01
    5128:	82 0f       	add	r24, r18
    512a:	93 1f       	adc	r25, r19
    512c:	20 91 85 29 	lds	r18, 0x2985	; 0x802985 <__brkval>
    5130:	30 91 86 29 	lds	r19, 0x2986	; 0x802986 <__brkval+0x1>
    5134:	28 17       	cp	r18, r24
    5136:	39 07       	cpc	r19, r25
    5138:	51 f5       	brne	.+84     	; 0x518e <free+0x88>
    513a:	e0 93 85 29 	sts	0x2985, r30	; 0x802985 <__brkval>
    513e:	f0 93 86 29 	sts	0x2986, r31	; 0x802986 <__brkval+0x1>
    5142:	67 c0       	rjmp	.+206    	; 0x5212 <free+0x10c>
    5144:	ed 01       	movw	r28, r26
    5146:	20 e0       	ldi	r18, 0x00	; 0
    5148:	30 e0       	ldi	r19, 0x00	; 0
    514a:	ce 17       	cp	r28, r30
    514c:	df 07       	cpc	r29, r31
    514e:	40 f4       	brcc	.+16     	; 0x5160 <free+0x5a>
    5150:	4a 81       	ldd	r20, Y+2	; 0x02
    5152:	5b 81       	ldd	r21, Y+3	; 0x03
    5154:	9e 01       	movw	r18, r28
    5156:	41 15       	cp	r20, r1
    5158:	51 05       	cpc	r21, r1
    515a:	f1 f0       	breq	.+60     	; 0x5198 <free+0x92>
    515c:	ea 01       	movw	r28, r20
    515e:	f5 cf       	rjmp	.-22     	; 0x514a <free+0x44>
    5160:	c2 83       	std	Z+2, r28	; 0x02
    5162:	d3 83       	std	Z+3, r29	; 0x03
    5164:	40 81       	ld	r20, Z
    5166:	51 81       	ldd	r21, Z+1	; 0x01
    5168:	84 0f       	add	r24, r20
    516a:	95 1f       	adc	r25, r21
    516c:	c8 17       	cp	r28, r24
    516e:	d9 07       	cpc	r29, r25
    5170:	59 f4       	brne	.+22     	; 0x5188 <free+0x82>
    5172:	88 81       	ld	r24, Y
    5174:	99 81       	ldd	r25, Y+1	; 0x01
    5176:	84 0f       	add	r24, r20
    5178:	95 1f       	adc	r25, r21
    517a:	02 96       	adiw	r24, 0x02	; 2
    517c:	80 83       	st	Z, r24
    517e:	91 83       	std	Z+1, r25	; 0x01
    5180:	8a 81       	ldd	r24, Y+2	; 0x02
    5182:	9b 81       	ldd	r25, Y+3	; 0x03
    5184:	82 83       	std	Z+2, r24	; 0x02
    5186:	93 83       	std	Z+3, r25	; 0x03
    5188:	21 15       	cp	r18, r1
    518a:	31 05       	cpc	r19, r1
    518c:	29 f4       	brne	.+10     	; 0x5198 <free+0x92>
    518e:	e0 93 87 29 	sts	0x2987, r30	; 0x802987 <__flp>
    5192:	f0 93 88 29 	sts	0x2988, r31	; 0x802988 <__flp+0x1>
    5196:	3d c0       	rjmp	.+122    	; 0x5212 <free+0x10c>
    5198:	e9 01       	movw	r28, r18
    519a:	ea 83       	std	Y+2, r30	; 0x02
    519c:	fb 83       	std	Y+3, r31	; 0x03
    519e:	49 91       	ld	r20, Y+
    51a0:	59 91       	ld	r21, Y+
    51a2:	c4 0f       	add	r28, r20
    51a4:	d5 1f       	adc	r29, r21
    51a6:	ec 17       	cp	r30, r28
    51a8:	fd 07       	cpc	r31, r29
    51aa:	61 f4       	brne	.+24     	; 0x51c4 <free+0xbe>
    51ac:	80 81       	ld	r24, Z
    51ae:	91 81       	ldd	r25, Z+1	; 0x01
    51b0:	84 0f       	add	r24, r20
    51b2:	95 1f       	adc	r25, r21
    51b4:	02 96       	adiw	r24, 0x02	; 2
    51b6:	e9 01       	movw	r28, r18
    51b8:	88 83       	st	Y, r24
    51ba:	99 83       	std	Y+1, r25	; 0x01
    51bc:	82 81       	ldd	r24, Z+2	; 0x02
    51be:	93 81       	ldd	r25, Z+3	; 0x03
    51c0:	8a 83       	std	Y+2, r24	; 0x02
    51c2:	9b 83       	std	Y+3, r25	; 0x03
    51c4:	e0 e0       	ldi	r30, 0x00	; 0
    51c6:	f0 e0       	ldi	r31, 0x00	; 0
    51c8:	12 96       	adiw	r26, 0x02	; 2
    51ca:	8d 91       	ld	r24, X+
    51cc:	9c 91       	ld	r25, X
    51ce:	13 97       	sbiw	r26, 0x03	; 3
    51d0:	00 97       	sbiw	r24, 0x00	; 0
    51d2:	19 f0       	breq	.+6      	; 0x51da <free+0xd4>
    51d4:	fd 01       	movw	r30, r26
    51d6:	dc 01       	movw	r26, r24
    51d8:	f7 cf       	rjmp	.-18     	; 0x51c8 <free+0xc2>
    51da:	8d 91       	ld	r24, X+
    51dc:	9c 91       	ld	r25, X
    51de:	11 97       	sbiw	r26, 0x01	; 1
    51e0:	9d 01       	movw	r18, r26
    51e2:	2e 5f       	subi	r18, 0xFE	; 254
    51e4:	3f 4f       	sbci	r19, 0xFF	; 255
    51e6:	82 0f       	add	r24, r18
    51e8:	93 1f       	adc	r25, r19
    51ea:	20 91 85 29 	lds	r18, 0x2985	; 0x802985 <__brkval>
    51ee:	30 91 86 29 	lds	r19, 0x2986	; 0x802986 <__brkval+0x1>
    51f2:	28 17       	cp	r18, r24
    51f4:	39 07       	cpc	r19, r25
    51f6:	69 f4       	brne	.+26     	; 0x5212 <free+0x10c>
    51f8:	30 97       	sbiw	r30, 0x00	; 0
    51fa:	29 f4       	brne	.+10     	; 0x5206 <free+0x100>
    51fc:	10 92 87 29 	sts	0x2987, r1	; 0x802987 <__flp>
    5200:	10 92 88 29 	sts	0x2988, r1	; 0x802988 <__flp+0x1>
    5204:	02 c0       	rjmp	.+4      	; 0x520a <free+0x104>
    5206:	12 82       	std	Z+2, r1	; 0x02
    5208:	13 82       	std	Z+3, r1	; 0x03
    520a:	a0 93 85 29 	sts	0x2985, r26	; 0x802985 <__brkval>
    520e:	b0 93 86 29 	sts	0x2986, r27	; 0x802986 <__brkval+0x1>
    5212:	df 91       	pop	r29
    5214:	cf 91       	pop	r28
    5216:	08 95       	ret

00005218 <atoi>:
    5218:	fc 01       	movw	r30, r24
    521a:	88 27       	eor	r24, r24
    521c:	99 27       	eor	r25, r25
    521e:	e8 94       	clt
    5220:	21 91       	ld	r18, Z+
    5222:	20 32       	cpi	r18, 0x20	; 32
    5224:	e9 f3       	breq	.-6      	; 0x5220 <atoi+0x8>
    5226:	29 30       	cpi	r18, 0x09	; 9
    5228:	10 f0       	brcs	.+4      	; 0x522e <atoi+0x16>
    522a:	2e 30       	cpi	r18, 0x0E	; 14
    522c:	c8 f3       	brcs	.-14     	; 0x5220 <atoi+0x8>
    522e:	2b 32       	cpi	r18, 0x2B	; 43
    5230:	41 f0       	breq	.+16     	; 0x5242 <atoi+0x2a>
    5232:	2d 32       	cpi	r18, 0x2D	; 45
    5234:	39 f4       	brne	.+14     	; 0x5244 <atoi+0x2c>
    5236:	68 94       	set
    5238:	04 c0       	rjmp	.+8      	; 0x5242 <atoi+0x2a>
    523a:	0e 94 37 2a 	call	0x546e	; 0x546e <__mulhi_const_10>
    523e:	82 0f       	add	r24, r18
    5240:	91 1d       	adc	r25, r1
    5242:	21 91       	ld	r18, Z+
    5244:	20 53       	subi	r18, 0x30	; 48
    5246:	2a 30       	cpi	r18, 0x0A	; 10
    5248:	c0 f3       	brcs	.-16     	; 0x523a <atoi+0x22>
    524a:	1e f4       	brtc	.+6      	; 0x5252 <atoi+0x3a>
    524c:	90 95       	com	r25
    524e:	81 95       	neg	r24
    5250:	9f 4f       	sbci	r25, 0xFF	; 255
    5252:	08 95       	ret

00005254 <__ftoa_engine>:
    5254:	28 30       	cpi	r18, 0x08	; 8
    5256:	08 f0       	brcs	.+2      	; 0x525a <__ftoa_engine+0x6>
    5258:	27 e0       	ldi	r18, 0x07	; 7
    525a:	33 27       	eor	r19, r19
    525c:	da 01       	movw	r26, r20
    525e:	99 0f       	add	r25, r25
    5260:	31 1d       	adc	r19, r1
    5262:	87 fd       	sbrc	r24, 7
    5264:	91 60       	ori	r25, 0x01	; 1
    5266:	00 96       	adiw	r24, 0x00	; 0
    5268:	61 05       	cpc	r22, r1
    526a:	71 05       	cpc	r23, r1
    526c:	39 f4       	brne	.+14     	; 0x527c <__ftoa_engine+0x28>
    526e:	32 60       	ori	r19, 0x02	; 2
    5270:	2e 5f       	subi	r18, 0xFE	; 254
    5272:	3d 93       	st	X+, r19
    5274:	30 e3       	ldi	r19, 0x30	; 48
    5276:	2a 95       	dec	r18
    5278:	e1 f7       	brne	.-8      	; 0x5272 <__ftoa_engine+0x1e>
    527a:	08 95       	ret
    527c:	9f 3f       	cpi	r25, 0xFF	; 255
    527e:	30 f0       	brcs	.+12     	; 0x528c <__ftoa_engine+0x38>
    5280:	80 38       	cpi	r24, 0x80	; 128
    5282:	71 05       	cpc	r23, r1
    5284:	61 05       	cpc	r22, r1
    5286:	09 f0       	breq	.+2      	; 0x528a <__ftoa_engine+0x36>
    5288:	3c 5f       	subi	r19, 0xFC	; 252
    528a:	3c 5f       	subi	r19, 0xFC	; 252
    528c:	3d 93       	st	X+, r19
    528e:	91 30       	cpi	r25, 0x01	; 1
    5290:	08 f0       	brcs	.+2      	; 0x5294 <__ftoa_engine+0x40>
    5292:	80 68       	ori	r24, 0x80	; 128
    5294:	91 1d       	adc	r25, r1
    5296:	df 93       	push	r29
    5298:	cf 93       	push	r28
    529a:	1f 93       	push	r17
    529c:	0f 93       	push	r16
    529e:	ff 92       	push	r15
    52a0:	ef 92       	push	r14
    52a2:	19 2f       	mov	r17, r25
    52a4:	98 7f       	andi	r25, 0xF8	; 248
    52a6:	96 95       	lsr	r25
    52a8:	e9 2f       	mov	r30, r25
    52aa:	96 95       	lsr	r25
    52ac:	96 95       	lsr	r25
    52ae:	e9 0f       	add	r30, r25
    52b0:	ff 27       	eor	r31, r31
    52b2:	e8 5d       	subi	r30, 0xD8	; 216
    52b4:	fe 4f       	sbci	r31, 0xFE	; 254
    52b6:	99 27       	eor	r25, r25
    52b8:	33 27       	eor	r19, r19
    52ba:	ee 24       	eor	r14, r14
    52bc:	ff 24       	eor	r15, r15
    52be:	a7 01       	movw	r20, r14
    52c0:	e7 01       	movw	r28, r14
    52c2:	05 90       	lpm	r0, Z+
    52c4:	08 94       	sec
    52c6:	07 94       	ror	r0
    52c8:	28 f4       	brcc	.+10     	; 0x52d4 <__ftoa_engine+0x80>
    52ca:	36 0f       	add	r19, r22
    52cc:	e7 1e       	adc	r14, r23
    52ce:	f8 1e       	adc	r15, r24
    52d0:	49 1f       	adc	r20, r25
    52d2:	51 1d       	adc	r21, r1
    52d4:	66 0f       	add	r22, r22
    52d6:	77 1f       	adc	r23, r23
    52d8:	88 1f       	adc	r24, r24
    52da:	99 1f       	adc	r25, r25
    52dc:	06 94       	lsr	r0
    52de:	a1 f7       	brne	.-24     	; 0x52c8 <__ftoa_engine+0x74>
    52e0:	05 90       	lpm	r0, Z+
    52e2:	07 94       	ror	r0
    52e4:	28 f4       	brcc	.+10     	; 0x52f0 <__ftoa_engine+0x9c>
    52e6:	e7 0e       	add	r14, r23
    52e8:	f8 1e       	adc	r15, r24
    52ea:	49 1f       	adc	r20, r25
    52ec:	56 1f       	adc	r21, r22
    52ee:	c1 1d       	adc	r28, r1
    52f0:	77 0f       	add	r23, r23
    52f2:	88 1f       	adc	r24, r24
    52f4:	99 1f       	adc	r25, r25
    52f6:	66 1f       	adc	r22, r22
    52f8:	06 94       	lsr	r0
    52fa:	a1 f7       	brne	.-24     	; 0x52e4 <__ftoa_engine+0x90>
    52fc:	05 90       	lpm	r0, Z+
    52fe:	07 94       	ror	r0
    5300:	28 f4       	brcc	.+10     	; 0x530c <__ftoa_engine+0xb8>
    5302:	f8 0e       	add	r15, r24
    5304:	49 1f       	adc	r20, r25
    5306:	56 1f       	adc	r21, r22
    5308:	c7 1f       	adc	r28, r23
    530a:	d1 1d       	adc	r29, r1
    530c:	88 0f       	add	r24, r24
    530e:	99 1f       	adc	r25, r25
    5310:	66 1f       	adc	r22, r22
    5312:	77 1f       	adc	r23, r23
    5314:	06 94       	lsr	r0
    5316:	a1 f7       	brne	.-24     	; 0x5300 <__ftoa_engine+0xac>
    5318:	05 90       	lpm	r0, Z+
    531a:	07 94       	ror	r0
    531c:	20 f4       	brcc	.+8      	; 0x5326 <__ftoa_engine+0xd2>
    531e:	49 0f       	add	r20, r25
    5320:	56 1f       	adc	r21, r22
    5322:	c7 1f       	adc	r28, r23
    5324:	d8 1f       	adc	r29, r24
    5326:	99 0f       	add	r25, r25
    5328:	66 1f       	adc	r22, r22
    532a:	77 1f       	adc	r23, r23
    532c:	88 1f       	adc	r24, r24
    532e:	06 94       	lsr	r0
    5330:	a9 f7       	brne	.-22     	; 0x531c <__ftoa_engine+0xc8>
    5332:	84 91       	lpm	r24, Z
    5334:	10 95       	com	r17
    5336:	17 70       	andi	r17, 0x07	; 7
    5338:	41 f0       	breq	.+16     	; 0x534a <__ftoa_engine+0xf6>
    533a:	d6 95       	lsr	r29
    533c:	c7 95       	ror	r28
    533e:	57 95       	ror	r21
    5340:	47 95       	ror	r20
    5342:	f7 94       	ror	r15
    5344:	e7 94       	ror	r14
    5346:	1a 95       	dec	r17
    5348:	c1 f7       	brne	.-16     	; 0x533a <__ftoa_engine+0xe6>
    534a:	ee ec       	ldi	r30, 0xCE	; 206
    534c:	f0 e0       	ldi	r31, 0x00	; 0
    534e:	68 94       	set
    5350:	15 90       	lpm	r1, Z+
    5352:	15 91       	lpm	r17, Z+
    5354:	35 91       	lpm	r19, Z+
    5356:	65 91       	lpm	r22, Z+
    5358:	95 91       	lpm	r25, Z+
    535a:	05 90       	lpm	r0, Z+
    535c:	7f e2       	ldi	r23, 0x2F	; 47
    535e:	73 95       	inc	r23
    5360:	e1 18       	sub	r14, r1
    5362:	f1 0a       	sbc	r15, r17
    5364:	43 0b       	sbc	r20, r19
    5366:	56 0b       	sbc	r21, r22
    5368:	c9 0b       	sbc	r28, r25
    536a:	d0 09       	sbc	r29, r0
    536c:	c0 f7       	brcc	.-16     	; 0x535e <__ftoa_engine+0x10a>
    536e:	e1 0c       	add	r14, r1
    5370:	f1 1e       	adc	r15, r17
    5372:	43 1f       	adc	r20, r19
    5374:	56 1f       	adc	r21, r22
    5376:	c9 1f       	adc	r28, r25
    5378:	d0 1d       	adc	r29, r0
    537a:	7e f4       	brtc	.+30     	; 0x539a <__ftoa_engine+0x146>
    537c:	70 33       	cpi	r23, 0x30	; 48
    537e:	11 f4       	brne	.+4      	; 0x5384 <__ftoa_engine+0x130>
    5380:	8a 95       	dec	r24
    5382:	e6 cf       	rjmp	.-52     	; 0x5350 <__ftoa_engine+0xfc>
    5384:	e8 94       	clt
    5386:	01 50       	subi	r16, 0x01	; 1
    5388:	30 f0       	brcs	.+12     	; 0x5396 <__ftoa_engine+0x142>
    538a:	08 0f       	add	r16, r24
    538c:	0a f4       	brpl	.+2      	; 0x5390 <__ftoa_engine+0x13c>
    538e:	00 27       	eor	r16, r16
    5390:	02 17       	cp	r16, r18
    5392:	08 f4       	brcc	.+2      	; 0x5396 <__ftoa_engine+0x142>
    5394:	20 2f       	mov	r18, r16
    5396:	23 95       	inc	r18
    5398:	02 2f       	mov	r16, r18
    539a:	7a 33       	cpi	r23, 0x3A	; 58
    539c:	28 f0       	brcs	.+10     	; 0x53a8 <__ftoa_engine+0x154>
    539e:	79 e3       	ldi	r23, 0x39	; 57
    53a0:	7d 93       	st	X+, r23
    53a2:	2a 95       	dec	r18
    53a4:	e9 f7       	brne	.-6      	; 0x53a0 <__ftoa_engine+0x14c>
    53a6:	10 c0       	rjmp	.+32     	; 0x53c8 <__ftoa_engine+0x174>
    53a8:	7d 93       	st	X+, r23
    53aa:	2a 95       	dec	r18
    53ac:	89 f6       	brne	.-94     	; 0x5350 <__ftoa_engine+0xfc>
    53ae:	06 94       	lsr	r0
    53b0:	97 95       	ror	r25
    53b2:	67 95       	ror	r22
    53b4:	37 95       	ror	r19
    53b6:	17 95       	ror	r17
    53b8:	17 94       	ror	r1
    53ba:	e1 18       	sub	r14, r1
    53bc:	f1 0a       	sbc	r15, r17
    53be:	43 0b       	sbc	r20, r19
    53c0:	56 0b       	sbc	r21, r22
    53c2:	c9 0b       	sbc	r28, r25
    53c4:	d0 09       	sbc	r29, r0
    53c6:	98 f0       	brcs	.+38     	; 0x53ee <__ftoa_engine+0x19a>
    53c8:	23 95       	inc	r18
    53ca:	7e 91       	ld	r23, -X
    53cc:	73 95       	inc	r23
    53ce:	7a 33       	cpi	r23, 0x3A	; 58
    53d0:	08 f0       	brcs	.+2      	; 0x53d4 <__ftoa_engine+0x180>
    53d2:	70 e3       	ldi	r23, 0x30	; 48
    53d4:	7c 93       	st	X, r23
    53d6:	20 13       	cpse	r18, r16
    53d8:	b8 f7       	brcc	.-18     	; 0x53c8 <__ftoa_engine+0x174>
    53da:	7e 91       	ld	r23, -X
    53dc:	70 61       	ori	r23, 0x10	; 16
    53de:	7d 93       	st	X+, r23
    53e0:	30 f0       	brcs	.+12     	; 0x53ee <__ftoa_engine+0x19a>
    53e2:	83 95       	inc	r24
    53e4:	71 e3       	ldi	r23, 0x31	; 49
    53e6:	7d 93       	st	X+, r23
    53e8:	70 e3       	ldi	r23, 0x30	; 48
    53ea:	2a 95       	dec	r18
    53ec:	e1 f7       	brne	.-8      	; 0x53e6 <__ftoa_engine+0x192>
    53ee:	11 24       	eor	r1, r1
    53f0:	ef 90       	pop	r14
    53f2:	ff 90       	pop	r15
    53f4:	0f 91       	pop	r16
    53f6:	1f 91       	pop	r17
    53f8:	cf 91       	pop	r28
    53fa:	df 91       	pop	r29
    53fc:	99 27       	eor	r25, r25
    53fe:	87 fd       	sbrc	r24, 7
    5400:	90 95       	com	r25
    5402:	08 95       	ret

00005404 <strnlen_P>:
    5404:	fc 01       	movw	r30, r24
    5406:	05 90       	lpm	r0, Z+
    5408:	61 50       	subi	r22, 0x01	; 1
    540a:	70 40       	sbci	r23, 0x00	; 0
    540c:	01 10       	cpse	r0, r1
    540e:	d8 f7       	brcc	.-10     	; 0x5406 <strnlen_P+0x2>
    5410:	80 95       	com	r24
    5412:	90 95       	com	r25
    5414:	8e 0f       	add	r24, r30
    5416:	9f 1f       	adc	r25, r31
    5418:	08 95       	ret

0000541a <memcpy>:
    541a:	fb 01       	movw	r30, r22
    541c:	dc 01       	movw	r26, r24
    541e:	02 c0       	rjmp	.+4      	; 0x5424 <memcpy+0xa>
    5420:	01 90       	ld	r0, Z+
    5422:	0d 92       	st	X+, r0
    5424:	41 50       	subi	r20, 0x01	; 1
    5426:	50 40       	sbci	r21, 0x00	; 0
    5428:	d8 f7       	brcc	.-10     	; 0x5420 <memcpy+0x6>
    542a:	08 95       	ret

0000542c <memset>:
    542c:	dc 01       	movw	r26, r24
    542e:	01 c0       	rjmp	.+2      	; 0x5432 <memset+0x6>
    5430:	6d 93       	st	X+, r22
    5432:	41 50       	subi	r20, 0x01	; 1
    5434:	50 40       	sbci	r21, 0x00	; 0
    5436:	e0 f7       	brcc	.-8      	; 0x5430 <memset+0x4>
    5438:	08 95       	ret

0000543a <strncpy>:
    543a:	fb 01       	movw	r30, r22
    543c:	dc 01       	movw	r26, r24
    543e:	41 50       	subi	r20, 0x01	; 1
    5440:	50 40       	sbci	r21, 0x00	; 0
    5442:	48 f0       	brcs	.+18     	; 0x5456 <strncpy+0x1c>
    5444:	01 90       	ld	r0, Z+
    5446:	0d 92       	st	X+, r0
    5448:	00 20       	and	r0, r0
    544a:	c9 f7       	brne	.-14     	; 0x543e <strncpy+0x4>
    544c:	01 c0       	rjmp	.+2      	; 0x5450 <strncpy+0x16>
    544e:	1d 92       	st	X+, r1
    5450:	41 50       	subi	r20, 0x01	; 1
    5452:	50 40       	sbci	r21, 0x00	; 0
    5454:	e0 f7       	brcc	.-8      	; 0x544e <strncpy+0x14>
    5456:	08 95       	ret

00005458 <strnlen>:
    5458:	fc 01       	movw	r30, r24
    545a:	61 50       	subi	r22, 0x01	; 1
    545c:	70 40       	sbci	r23, 0x00	; 0
    545e:	01 90       	ld	r0, Z+
    5460:	01 10       	cpse	r0, r1
    5462:	d8 f7       	brcc	.-10     	; 0x545a <strnlen+0x2>
    5464:	80 95       	com	r24
    5466:	90 95       	com	r25
    5468:	8e 0f       	add	r24, r30
    546a:	9f 1f       	adc	r25, r31
    546c:	08 95       	ret

0000546e <__mulhi_const_10>:
    546e:	7a e0       	ldi	r23, 0x0A	; 10
    5470:	97 9f       	mul	r25, r23
    5472:	90 2d       	mov	r25, r0
    5474:	87 9f       	mul	r24, r23
    5476:	80 2d       	mov	r24, r0
    5478:	91 0d       	add	r25, r1
    547a:	11 24       	eor	r1, r1
    547c:	08 95       	ret

0000547e <fputc>:
    547e:	0f 93       	push	r16
    5480:	1f 93       	push	r17
    5482:	cf 93       	push	r28
    5484:	df 93       	push	r29
    5486:	fb 01       	movw	r30, r22
    5488:	23 81       	ldd	r18, Z+3	; 0x03
    548a:	21 fd       	sbrc	r18, 1
    548c:	03 c0       	rjmp	.+6      	; 0x5494 <fputc+0x16>
    548e:	8f ef       	ldi	r24, 0xFF	; 255
    5490:	9f ef       	ldi	r25, 0xFF	; 255
    5492:	2c c0       	rjmp	.+88     	; 0x54ec <fputc+0x6e>
    5494:	22 ff       	sbrs	r18, 2
    5496:	16 c0       	rjmp	.+44     	; 0x54c4 <fputc+0x46>
    5498:	46 81       	ldd	r20, Z+6	; 0x06
    549a:	57 81       	ldd	r21, Z+7	; 0x07
    549c:	24 81       	ldd	r18, Z+4	; 0x04
    549e:	35 81       	ldd	r19, Z+5	; 0x05
    54a0:	42 17       	cp	r20, r18
    54a2:	53 07       	cpc	r21, r19
    54a4:	44 f4       	brge	.+16     	; 0x54b6 <fputc+0x38>
    54a6:	a0 81       	ld	r26, Z
    54a8:	b1 81       	ldd	r27, Z+1	; 0x01
    54aa:	9d 01       	movw	r18, r26
    54ac:	2f 5f       	subi	r18, 0xFF	; 255
    54ae:	3f 4f       	sbci	r19, 0xFF	; 255
    54b0:	20 83       	st	Z, r18
    54b2:	31 83       	std	Z+1, r19	; 0x01
    54b4:	8c 93       	st	X, r24
    54b6:	26 81       	ldd	r18, Z+6	; 0x06
    54b8:	37 81       	ldd	r19, Z+7	; 0x07
    54ba:	2f 5f       	subi	r18, 0xFF	; 255
    54bc:	3f 4f       	sbci	r19, 0xFF	; 255
    54be:	26 83       	std	Z+6, r18	; 0x06
    54c0:	37 83       	std	Z+7, r19	; 0x07
    54c2:	14 c0       	rjmp	.+40     	; 0x54ec <fputc+0x6e>
    54c4:	8b 01       	movw	r16, r22
    54c6:	ec 01       	movw	r28, r24
    54c8:	fb 01       	movw	r30, r22
    54ca:	00 84       	ldd	r0, Z+8	; 0x08
    54cc:	f1 85       	ldd	r31, Z+9	; 0x09
    54ce:	e0 2d       	mov	r30, r0
    54d0:	09 95       	icall
    54d2:	89 2b       	or	r24, r25
    54d4:	e1 f6       	brne	.-72     	; 0x548e <fputc+0x10>
    54d6:	d8 01       	movw	r26, r16
    54d8:	16 96       	adiw	r26, 0x06	; 6
    54da:	8d 91       	ld	r24, X+
    54dc:	9c 91       	ld	r25, X
    54de:	17 97       	sbiw	r26, 0x07	; 7
    54e0:	01 96       	adiw	r24, 0x01	; 1
    54e2:	16 96       	adiw	r26, 0x06	; 6
    54e4:	8d 93       	st	X+, r24
    54e6:	9c 93       	st	X, r25
    54e8:	17 97       	sbiw	r26, 0x07	; 7
    54ea:	ce 01       	movw	r24, r28
    54ec:	df 91       	pop	r29
    54ee:	cf 91       	pop	r28
    54f0:	1f 91       	pop	r17
    54f2:	0f 91       	pop	r16
    54f4:	08 95       	ret

000054f6 <printf>:
    54f6:	a0 e0       	ldi	r26, 0x00	; 0
    54f8:	b0 e0       	ldi	r27, 0x00	; 0
    54fa:	e1 e8       	ldi	r30, 0x81	; 129
    54fc:	fa e2       	ldi	r31, 0x2A	; 42
    54fe:	0c 94 ae 27 	jmp	0x4f5c	; 0x4f5c <__prologue_saves__+0x20>
    5502:	ae 01       	movw	r20, r28
    5504:	4b 5f       	subi	r20, 0xFB	; 251
    5506:	5f 4f       	sbci	r21, 0xFF	; 255
    5508:	fa 01       	movw	r30, r20
    550a:	61 91       	ld	r22, Z+
    550c:	71 91       	ld	r23, Z+
    550e:	af 01       	movw	r20, r30
    5510:	80 91 8b 29 	lds	r24, 0x298B	; 0x80298b <__iob+0x2>
    5514:	90 91 8c 29 	lds	r25, 0x298C	; 0x80298c <__iob+0x3>
    5518:	0e 94 a7 23 	call	0x474e	; 0x474e <vfprintf>
    551c:	e2 e0       	ldi	r30, 0x02	; 2
    551e:	0c 94 c7 27 	jmp	0x4f8e	; 0x4f8e <__epilogue_restores__+0x20>

00005522 <vsnprintf>:
    5522:	ae e0       	ldi	r26, 0x0E	; 14
    5524:	b0 e0       	ldi	r27, 0x00	; 0
    5526:	e7 e9       	ldi	r30, 0x97	; 151
    5528:	fa e2       	ldi	r31, 0x2A	; 42
    552a:	0c 94 ac 27 	jmp	0x4f58	; 0x4f58 <__prologue_saves__+0x1c>
    552e:	8c 01       	movw	r16, r24
    5530:	fa 01       	movw	r30, r20
    5532:	86 e0       	ldi	r24, 0x06	; 6
    5534:	8c 83       	std	Y+4, r24	; 0x04
    5536:	09 83       	std	Y+1, r16	; 0x01
    5538:	1a 83       	std	Y+2, r17	; 0x02
    553a:	77 ff       	sbrs	r23, 7
    553c:	02 c0       	rjmp	.+4      	; 0x5542 <vsnprintf+0x20>
    553e:	60 e0       	ldi	r22, 0x00	; 0
    5540:	70 e8       	ldi	r23, 0x80	; 128
    5542:	cb 01       	movw	r24, r22
    5544:	01 97       	sbiw	r24, 0x01	; 1
    5546:	8d 83       	std	Y+5, r24	; 0x05
    5548:	9e 83       	std	Y+6, r25	; 0x06
    554a:	a9 01       	movw	r20, r18
    554c:	bf 01       	movw	r22, r30
    554e:	ce 01       	movw	r24, r28
    5550:	01 96       	adiw	r24, 0x01	; 1
    5552:	0e 94 a7 23 	call	0x474e	; 0x474e <vfprintf>
    5556:	4d 81       	ldd	r20, Y+5	; 0x05
    5558:	5e 81       	ldd	r21, Y+6	; 0x06
    555a:	57 fd       	sbrc	r21, 7
    555c:	0a c0       	rjmp	.+20     	; 0x5572 <vsnprintf+0x50>
    555e:	2f 81       	ldd	r18, Y+7	; 0x07
    5560:	38 85       	ldd	r19, Y+8	; 0x08
    5562:	42 17       	cp	r20, r18
    5564:	53 07       	cpc	r21, r19
    5566:	0c f4       	brge	.+2      	; 0x556a <vsnprintf+0x48>
    5568:	9a 01       	movw	r18, r20
    556a:	f8 01       	movw	r30, r16
    556c:	e2 0f       	add	r30, r18
    556e:	f3 1f       	adc	r31, r19
    5570:	10 82       	st	Z, r1
    5572:	2e 96       	adiw	r28, 0x0e	; 14
    5574:	e4 e0       	ldi	r30, 0x04	; 4
    5576:	0c 94 c5 27 	jmp	0x4f8a	; 0x4f8a <__epilogue_restores__+0x1c>

0000557a <__ultoa_invert>:
    557a:	fa 01       	movw	r30, r20
    557c:	aa 27       	eor	r26, r26
    557e:	28 30       	cpi	r18, 0x08	; 8
    5580:	51 f1       	breq	.+84     	; 0x55d6 <__ultoa_invert+0x5c>
    5582:	20 31       	cpi	r18, 0x10	; 16
    5584:	81 f1       	breq	.+96     	; 0x55e6 <__ultoa_invert+0x6c>
    5586:	e8 94       	clt
    5588:	6f 93       	push	r22
    558a:	6e 7f       	andi	r22, 0xFE	; 254
    558c:	6e 5f       	subi	r22, 0xFE	; 254
    558e:	7f 4f       	sbci	r23, 0xFF	; 255
    5590:	8f 4f       	sbci	r24, 0xFF	; 255
    5592:	9f 4f       	sbci	r25, 0xFF	; 255
    5594:	af 4f       	sbci	r26, 0xFF	; 255
    5596:	b1 e0       	ldi	r27, 0x01	; 1
    5598:	3e d0       	rcall	.+124    	; 0x5616 <__ultoa_invert+0x9c>
    559a:	b4 e0       	ldi	r27, 0x04	; 4
    559c:	3c d0       	rcall	.+120    	; 0x5616 <__ultoa_invert+0x9c>
    559e:	67 0f       	add	r22, r23
    55a0:	78 1f       	adc	r23, r24
    55a2:	89 1f       	adc	r24, r25
    55a4:	9a 1f       	adc	r25, r26
    55a6:	a1 1d       	adc	r26, r1
    55a8:	68 0f       	add	r22, r24
    55aa:	79 1f       	adc	r23, r25
    55ac:	8a 1f       	adc	r24, r26
    55ae:	91 1d       	adc	r25, r1
    55b0:	a1 1d       	adc	r26, r1
    55b2:	6a 0f       	add	r22, r26
    55b4:	71 1d       	adc	r23, r1
    55b6:	81 1d       	adc	r24, r1
    55b8:	91 1d       	adc	r25, r1
    55ba:	a1 1d       	adc	r26, r1
    55bc:	20 d0       	rcall	.+64     	; 0x55fe <__ultoa_invert+0x84>
    55be:	09 f4       	brne	.+2      	; 0x55c2 <__ultoa_invert+0x48>
    55c0:	68 94       	set
    55c2:	3f 91       	pop	r19
    55c4:	2a e0       	ldi	r18, 0x0A	; 10
    55c6:	26 9f       	mul	r18, r22
    55c8:	11 24       	eor	r1, r1
    55ca:	30 19       	sub	r19, r0
    55cc:	30 5d       	subi	r19, 0xD0	; 208
    55ce:	31 93       	st	Z+, r19
    55d0:	de f6       	brtc	.-74     	; 0x5588 <__ultoa_invert+0xe>
    55d2:	cf 01       	movw	r24, r30
    55d4:	08 95       	ret
    55d6:	46 2f       	mov	r20, r22
    55d8:	47 70       	andi	r20, 0x07	; 7
    55da:	40 5d       	subi	r20, 0xD0	; 208
    55dc:	41 93       	st	Z+, r20
    55de:	b3 e0       	ldi	r27, 0x03	; 3
    55e0:	0f d0       	rcall	.+30     	; 0x5600 <__ultoa_invert+0x86>
    55e2:	c9 f7       	brne	.-14     	; 0x55d6 <__ultoa_invert+0x5c>
    55e4:	f6 cf       	rjmp	.-20     	; 0x55d2 <__ultoa_invert+0x58>
    55e6:	46 2f       	mov	r20, r22
    55e8:	4f 70       	andi	r20, 0x0F	; 15
    55ea:	40 5d       	subi	r20, 0xD0	; 208
    55ec:	4a 33       	cpi	r20, 0x3A	; 58
    55ee:	18 f0       	brcs	.+6      	; 0x55f6 <__ultoa_invert+0x7c>
    55f0:	49 5d       	subi	r20, 0xD9	; 217
    55f2:	31 fd       	sbrc	r19, 1
    55f4:	40 52       	subi	r20, 0x20	; 32
    55f6:	41 93       	st	Z+, r20
    55f8:	02 d0       	rcall	.+4      	; 0x55fe <__ultoa_invert+0x84>
    55fa:	a9 f7       	brne	.-22     	; 0x55e6 <__ultoa_invert+0x6c>
    55fc:	ea cf       	rjmp	.-44     	; 0x55d2 <__ultoa_invert+0x58>
    55fe:	b4 e0       	ldi	r27, 0x04	; 4
    5600:	a6 95       	lsr	r26
    5602:	97 95       	ror	r25
    5604:	87 95       	ror	r24
    5606:	77 95       	ror	r23
    5608:	67 95       	ror	r22
    560a:	ba 95       	dec	r27
    560c:	c9 f7       	brne	.-14     	; 0x5600 <__ultoa_invert+0x86>
    560e:	00 97       	sbiw	r24, 0x00	; 0
    5610:	61 05       	cpc	r22, r1
    5612:	71 05       	cpc	r23, r1
    5614:	08 95       	ret
    5616:	9b 01       	movw	r18, r22
    5618:	ac 01       	movw	r20, r24
    561a:	0a 2e       	mov	r0, r26
    561c:	06 94       	lsr	r0
    561e:	57 95       	ror	r21
    5620:	47 95       	ror	r20
    5622:	37 95       	ror	r19
    5624:	27 95       	ror	r18
    5626:	ba 95       	dec	r27
    5628:	c9 f7       	brne	.-14     	; 0x561c <__ultoa_invert+0xa2>
    562a:	62 0f       	add	r22, r18
    562c:	73 1f       	adc	r23, r19
    562e:	84 1f       	adc	r24, r20
    5630:	95 1f       	adc	r25, r21
    5632:	a0 1d       	adc	r26, r0
    5634:	08 95       	ret

00005636 <_exit>:
    5636:	f8 94       	cli

00005638 <__stop_program>:
    5638:	ff cf       	rjmp	.-2      	; 0x5638 <__stop_program>
