5 14 101 4 *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (race2.4.vcd) 2 -o (race2.4.cdd) 2 -v (race2.4.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 race2.4.v 1 37 1
2 1 14 20006 c 3d 5002 0 0 1 18 0 1 0 0 0 0 $u1
2 2 21 20006 c 3d 5002 0 0 1 18 0 1 0 0 0 0 $u2
1 x 1 3 70005 1 0 0 0 1 17 0 1 0 0 0 0
1 a 2 4 70005 1 0 0 0 1 17 0 1 0 0 0 0
1 b 3 4 70008 1 0 0 0 1 17 0 1 0 0 0 0
1 c 4 4 107000b 1 0 0 0 1 17 0 1 0 0 0 0
1 d 5 4 107000e 1 0 0 0 1 17 0 1 0 0 0 0
1 e 6 4 70011 1 0 0 0 1 17 0 1 0 0 0 0
1 f 7 4 70014 1 0 0 0 1 17 0 1 0 0 0 0
4 1 7 1 0
4 2 7 2 0
7 3 7 7
3 1 main.$u1 "main.$u1" 0 race2.4.v 14 18 1
2 3 15 40004 1 0 1008 0 0 32 48 1 0
2 4 15 30004 17 2c 900a 3 0 32 18 0 ffffffff 0 0 0 0
2 5 16 70007 1 1 1004 0 0 1 1 x
2 6 16 30003 0 1 1410 0 0 1 1 c
2 7 16 30007 b 37 6 5 6
2 8 17 80008 1 1 1004 0 0 1 1 x
2 9 17 70007 1 1b 1008 8 0 1 18 0 1 0 1 0 0
2 10 17 30003 0 1 1410 0 0 1 1 d
2 11 17 30008 b 37 a 9 10
4 11 0 0 0
4 7 0 11 11
4 4 11 7 0
3 1 main.$u2 "main.$u2" 0 race2.4.v 21 25 1
2 12 22 40004 1 0 1008 0 0 32 48 1 0
2 13 22 30004 17 2c 900a 12 0 32 18 0 ffffffff 0 0 0 0
2 14 23 80008 1 1 1004 0 0 1 1 x
2 15 23 30003 0 1 1410 0 0 1 1 e
2 16 23 30008 b 38 6 14 15
2 17 24 90009 1 1 1004 0 0 1 1 x
2 18 24 80008 1 1b 1008 17 0 1 18 0 1 0 1 0 0
2 19 24 30003 0 1 1410 0 0 1 1 f
2 20 24 30009 b 38 a 18 19
4 20 0 0 0
4 16 0 20 20
4 13 11 16 0
3 1 main.$u3 "main.$u3" 0 race2.4.v 27 35 1
