C:/Users/kingjy79/Documents/rlawhdduq1/Verilog/project/timer_mealy/work/tb_timer_mealy.v {1 {vlog -work work -stats=none C:/Users/kingjy79/Documents/rlawhdduq1/Verilog/project/timer_mealy/work/tb_timer_mealy.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module tb_timer_mealy

Top level modules:
	tb_timer_mealy

} {} {}} C:/Users/kingjy79/Documents/rlawhdduq1/Verilog/project/timer_mealy/work/decoder_2bit.v {1 {vlog -work work -stats=none C:/Users/kingjy79/Documents/rlawhdduq1/Verilog/project/timer_mealy/work/decoder_2bit.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module decoder_2bit

Top level modules:
	decoder_2bit

} {} {}}
