$date
	Mon Jun 29 01:18:20 2015
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tester $end
$var wire 10 ! iAddresReadNWrite [9:0] $end
$var wire 8 " iAluDataEX [7:0] $end
$var wire 3 # iControlAcum_EX [2:0] $end
$var wire 2 $ iOutMemSelect [1:0] $end
$var wire 3 % oControlAcum_MEM [2:0] $end
$var wire 8 & oDataToWB [7:0] $end
$scope module test $end
$var wire 3 ' oControlAcum_MEM [2:0] $end
$var wire 8 ( oDataToWB [7:0] $end
$var reg 10 ) iAddresReadNWrite [9:0] $end
$var reg 8 * iAluDataEX [7:0] $end
$var reg 3 + iControlAcum_EX [2:0] $end
$var reg 2 , iOutMemSelect [1:0] $end
$upscope $end
$scope module etapaMem $end
$var wire 10 - iAddresReadNWrite [9:0] $end
$var wire 8 . iAluDataEX [7:0] $end
$var wire 3 / iControlAcum_EX [2:0] $end
$var wire 2 0 iOutMemSelect [1:0] $end
$var wire 3 1 oControlAcum_MEM [2:0] $end
$var wire 8 2 oDataRamRead [7:0] $end
$var wire 8 3 oDataToWB [7:0] $end
$scope module DATA_MEM $end
$var wire 8 4 iDataMemIn [7:0] $end
$var wire 10 5 iReadDataAddress [9:0] $end
$var wire 10 6 iWriteDataAddress [9:0] $end
$var wire 1 7 iWriteDataEnable $end
$var wire 1 8 memEnable $end
$var reg 8 9 oDataMemOut [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx 9
18
17
b1 6
b1 5
b1111 4
bx 3
bx 2
bx 1
b11 0
bx /
b1111 .
b1 -
b11 ,
bx +
b1111 *
b1 )
bx (
bx '
bx &
bx %
b11 $
bx #
b1111 "
b1 !
$end
#20000
b1111 &
b1111 (
b1111 3
b1111 9
b1111 2
07
b1 ,
b1 $
b1 0
b111 *
b111 "
b111 .
b111 4
#40000
