// Seed: 1829371396
module module_0 (
    output wire id_0,
    input  wor  id_1,
    input  tri1 id_2
);
  logic id_4 = id_2;
  module_2 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
  assign id_0 = -1;
endmodule
module module_1 (
    input tri0 id_0,
    output tri1 id_1,
    input wor id_2,
    output supply0 id_3,
    input wire id_4,
    input wor id_5,
    output logic id_6
);
  always @(posedge 1) begin : LABEL_0
    id_6 <= id_0;
  end
  or primCall (id_6, id_5, id_4, id_0, id_2);
  module_0 modCall_1 (
      id_3,
      id_5,
      id_5
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
endmodule
