
Bachelor.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00009230  08000000  0c000000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000010  08009230  0c009230  00011230  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .rodata       0000017c  08009240  0c009240  00011240  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 Stack         00000800  10000000  10000000  00020000  2**0
                  ALLOC
  4 .data         00000018  20000000  0c0093c0  00018000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .bss          000021a0  20000018  0c0093d8  00018018  2**2
                  ALLOC
  6 .debug_aranges 000007e0  00000000  00000000  00018018  2**3
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   0000b57f  00000000  00000000  000187f8  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00001d51  00000000  00000000  00023d77  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   0000a8a2  00000000  00000000  00025ac8  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  000018e0  00000000  00000000  0003036c  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    0009b9e3  00000000  00000000  00031c4c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000026dc  00000000  00000000  000cd62f  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000670  00000000  00000000  000cfd10  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .build_attributes 000006fd  00000000  00000000  000d0380  2**0
                  CONTENTS, READONLY
 15 .debug_macro  0001b1ba  00000000  00000000  000d0a7d  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000000 <__Xmc4500_interrupt_vector_cortex_m>:
 8000000:	00 08 00 10 01 02 00 08 ed 43 00 08 ef 43 00 08     .........C...C..
 8000010:	f1 43 00 08 f3 43 00 08 f5 43 00 08 00 00 00 00     .C...C...C......
	...
 800002c:	f7 43 00 08 f9 43 00 08 00 00 00 00 fb 43 00 08     .C...C.......C..
 800003c:	05 5f 00 08 ff 43 00 08 01 44 00 08 03 44 00 08     ._...C...D...D..
 800004c:	05 44 00 08 07 44 00 08 09 44 00 08 0b 44 00 08     .D...D...D...D..
 800005c:	0d 44 00 08 0f 44 00 08 00 00 00 00 00 00 00 00     .D...D..........
 800006c:	00 00 00 00 11 44 00 08 00 00 00 00 13 44 00 08     .....D.......D..
 800007c:	15 44 00 08 17 44 00 08 19 44 00 08 1b 44 00 08     .D...D...D...D..
 800008c:	1d 44 00 08 1f 44 00 08 21 44 00 08 23 44 00 08     .D...D..!D..#D..
 800009c:	25 44 00 08 27 44 00 08 29 44 00 08 2b 44 00 08     %D..'D..)D..+D..
 80000ac:	2d 44 00 08 2f 44 00 08 31 44 00 08 33 44 00 08     -D../D..1D..3D..
 80000bc:	35 44 00 08 37 44 00 08 39 44 00 08 3b 44 00 08     5D..7D..9D..;D..
 80000cc:	3d 44 00 08 3f 44 00 08 41 44 00 08 43 44 00 08     =D..?D..AD..CD..
 80000dc:	45 44 00 08 47 44 00 08 49 44 00 08 4b 44 00 08     ED..GD..ID..KD..
 80000ec:	4d 44 00 08 4f 44 00 08 51 44 00 08 53 44 00 08     MD..OD..QD..SD..
 80000fc:	55 44 00 08 57 44 00 08 59 44 00 08 5b 44 00 08     UD..WD..YD..[D..
 800010c:	5d 44 00 08 5f 44 00 08 61 44 00 08 63 44 00 08     ]D.._D..aD..cD..
 800011c:	65 44 00 08 67 44 00 08 69 44 00 08 6b 44 00 08     eD..gD..iD..kD..
 800012c:	6d 44 00 08 6f 44 00 08 71 44 00 08 73 44 00 08     mD..oD..qD..sD..
 800013c:	75 44 00 08 77 44 00 08 79 44 00 08 7b 44 00 08     uD..wD..yD..{D..
 800014c:	7d 44 00 08 7f 44 00 08 81 44 00 08 83 44 00 08     }D...D...D...D..
 800015c:	85 44 00 08 00 00 00 00 00 00 00 00 00 00 00 00     .D..............
 800016c:	00 00 00 00 87 44 00 08 89 44 00 08 8b 44 00 08     .....D...D...D..
 800017c:	8d 44 00 08 8f 44 00 08 91 44 00 08 93 44 00 08     .D...D...D...D..
 800018c:	95 44 00 08 97 44 00 08 99 44 00 08 9b 44 00 08     .D...D...D...D..
 800019c:	9d 44 00 08 9f 44 00 08 a1 44 00 08 a3 44 00 08     .D...D...D...D..
 80001ac:	a5 44 00 08 a7 44 00 08 a9 44 00 08 ab 44 00 08     .D...D...D...D..
 80001bc:	ad 44 00 08 af 44 00 08 b1 44 00 08 b3 44 00 08     .D...D...D...D..
 80001cc:	b5 44 00 08 b7 44 00 08 b9 44 00 08 bb 44 00 08     .D...D...D...D..
 80001dc:	00 00 00 00 bd 44 00 08 bf 44 00 08 c1 44 00 08     .....D...D...D..
 80001ec:	c3 44 00 08 c5 44 00 08 00 00 00 00 c7 44 00 08     .D...D.......D..
 80001fc:	00 00 00 00                                         ....

08000200 <__Xmc4500_reset_cortex_m>:
__Xmc4500_reset_cortex_m:
    .fnstart

    /* C routines are likely to be called. Setup the stack now */
    /* This is already setup by BootROM,hence this step is optional */ 
    LDR SP,=__Xmc4500_stack
 8000200:	f8df d00c 	ldr.w	sp, [pc, #12]	; 8000210 <__Xmc4500_reset_cortex_m+0x10>

    /* Clock tree, External memory setup etc may be done here */    
    LDR     R0, =SystemInit
 8000204:	4803      	ldr	r0, [pc, #12]	; (8000214 <__Xmc4500_reset_cortex_m+0x14>)
    BLX     R0
 8000206:	4780      	blx	r0

/* 
   SystemInit_DAVE3() is provided by DAVE3 code generation engine. It is  
   weakly defined here though for a potential override.
*/
    LDR     R0, =SystemInit_DAVE3     
 8000208:	4803      	ldr	r0, [pc, #12]	; (8000218 <__Xmc4500_reset_cortex_m+0x18>)
    BLX     R0
 800020a:	4780      	blx	r0

    B       __Xmc4500_Program_Loader 
 800020c:	f000 b817 	b.w	800023e <__Xmc4500_Program_Loader>
__Xmc4500_reset_cortex_m:
    .fnstart

    /* C routines are likely to be called. Setup the stack now */
    /* This is already setup by BootROM,hence this step is optional */ 
    LDR SP,=__Xmc4500_stack
 8000210:	10000800 	.word	0x10000800

    /* Clock tree, External memory setup etc may be done here */    
    LDR     R0, =SystemInit
 8000214:	080044d1 	.word	0x080044d1

/* 
   SystemInit_DAVE3() is provided by DAVE3 code generation engine. It is  
   weakly defined here though for a potential override.
*/
    LDR     R0, =SystemInit_DAVE3     
 8000218:	080071a9 	.word	0x080071a9

0800021c <__COPY_FLASH2RAM>:
   .section .Xmc4500.postreset,"x",%progbits
__COPY_FLASH2RAM:
   .fnstart:
   
   /* Is there anything to be copied? */
   CMP R2,#0
 800021c:	2a00      	cmp	r2, #0
   BEQ SKIPCOPY
 800021e:	f000 800d 	beq.w	800023c <SKIPCOPY>

08000222 <STARTCOPY>:
STARTCOPY:
   /* 
      R2 contains byte count. Change it to word count. It is ensured in the 
      linker script that the length is always word aligned.
   */
   LSR R2,R2,#2 /* Divide by 4 to obtain word count */
 8000222:	ea4f 0292 	mov.w	r2, r2, lsr #2

08000226 <COPYLOOP>:

   /* The proverbial loop from the schooldays */
COPYLOOP:
   LDR R3,[R0]
 8000226:	6803      	ldr	r3, [r0, #0]
   STR R3,[R1]
 8000228:	600b      	str	r3, [r1, #0]
   SUBS R2,#1
 800022a:	3a01      	subs	r2, #1
   BEQ SKIPCOPY
 800022c:	f000 8006 	beq.w	800023c <SKIPCOPY>
   ADD R0,#4
 8000230:	f100 0004 	add.w	r0, r0, #4
   ADD R1,#4
 8000234:	f101 0104 	add.w	r1, r1, #4
   B COPYLOOP
 8000238:	f7ff bff5 	b.w	8000226 <COPYLOOP>

0800023c <SKIPCOPY>:
   
SKIPCOPY:
   BX LR
 800023c:	4770      	bx	lr

0800023e <__Xmc4500_Program_Loader>:
   .fnstart
   /* Memories are accessible now*/
   
   /* DATA COPY */
   /* R0 = Start address, R1 = Destination address, R2 = Size */
   LDR R0, =eROData
 800023e:	4814      	ldr	r0, [pc, #80]	; (8000290 <SKIPCLEAR+0x1c>)
   LDR R1, =__Xmc4500_sData
 8000240:	4914      	ldr	r1, [pc, #80]	; (8000294 <SKIPCLEAR+0x20>)
   LDR R2, =__Xmc4500_Data_Size
 8000242:	4a15      	ldr	r2, [pc, #84]	; (8000298 <SKIPCLEAR+0x24>)
   BL __COPY_FLASH2RAM
 8000244:	f7ff ffea 	bl	800021c <__COPY_FLASH2RAM>

   /* RAM_CODE COPY */
   /* R0 = Start address, R1 = Destination address, R2 = Size */
   LDR R0, =__ram_code_load
 8000248:	4814      	ldr	r0, [pc, #80]	; (800029c <SKIPCLEAR+0x28>)
   LDR R1, =__ram_code_start
 800024a:	4915      	ldr	r1, [pc, #84]	; (80002a0 <SKIPCLEAR+0x2c>)
   LDR R2, =__ram_code_size
 800024c:	4a15      	ldr	r2, [pc, #84]	; (80002a4 <SKIPCLEAR+0x30>)
   BL __COPY_FLASH2RAM
 800024e:	f7ff ffe5 	bl	800021c <__COPY_FLASH2RAM>

   /* BSS CLEAR */
   LDR R0, =__Xmc4500_sBSS     /* Start of BSS */
 8000252:	4815      	ldr	r0, [pc, #84]	; (80002a8 <SKIPCLEAR+0x34>)
   LDR R1, =__Xmc4500_BSS_Size /* BSS size in bytes */
 8000254:	4915      	ldr	r1, [pc, #84]	; (80002ac <SKIPCLEAR+0x38>)

   /* Find out if there are items assigned to BSS */   
   CMP R1,#0 
 8000256:	2900      	cmp	r1, #0
   BEQ SKIPCLEAR
 8000258:	f000 800c 	beq.w	8000274 <SKIPCLEAR>

0800025c <STARTCLEAR>:

STARTCLEAR:
   LSR R1,R1,#2            /* BSS size in words */
 800025c:	ea4f 0191 	mov.w	r1, r1, lsr #2
   
   MOV R2,#0
 8000260:	f04f 0200 	mov.w	r2, #0

08000264 <CLEARLOOP>:
CLEARLOOP:
   STR R2,[R0]
 8000264:	6002      	str	r2, [r0, #0]
   SUBS R1,#1
 8000266:	3901      	subs	r1, #1
   BEQ SKIPCLEAR
 8000268:	f000 8004 	beq.w	8000274 <SKIPCLEAR>
   ADD R0,#4
 800026c:	f100 0004 	add.w	r0, r0, #4
   B CLEARLOOP
 8000270:	f7ff bff8 	b.w	8000264 <CLEARLOOP>

08000274 <SKIPCLEAR>:
    
SKIPCLEAR:
   /* Remap vector table */
   /* This is already setup by BootROM,hence this step is optional */ 
   LDR R0, =__Xmc4500_interrupt_vector_cortex_m 
 8000274:	480e      	ldr	r0, [pc, #56]	; (80002b0 <SKIPCLEAR+0x3c>)
   LDR R1, =SCB_VTOR
 8000276:	490f      	ldr	r1, [pc, #60]	; (80002b4 <SKIPCLEAR+0x40>)
   STR R0,[R1]
 8000278:	6008      	str	r0, [r1, #0]
   
   /* C++ : Call global constructors */
   LDR R0,=__libc_init_array
 800027a:	480f      	ldr	r0, [pc, #60]	; (80002b8 <SKIPCLEAR+0x44>)
   BLX R0
 800027c:	4780      	blx	r0

   /* Reset stack pointer before zipping off to user application, Optional */
   LDR SP,=__Xmc4500_stack 
 800027e:	f8df d03c 	ldr.w	sp, [pc, #60]	; 80002bc <SKIPCLEAR+0x48>
   MOV R0,#0
 8000282:	f04f 0000 	mov.w	r0, #0
   MOV R1,#0
 8000286:	f04f 0100 	mov.w	r1, #0
   LDR PC, =main
 800028a:	f8df f034 	ldr.w	pc, [pc, #52]	; 80002c0 <SKIPCLEAR+0x4c>
 800028e:	0000      	.short	0x0000
   .fnstart
   /* Memories are accessible now*/
   
   /* DATA COPY */
   /* R0 = Start address, R1 = Destination address, R2 = Size */
   LDR R0, =eROData
 8000290:	0c0093c0 	.word	0x0c0093c0
   LDR R1, =__Xmc4500_sData
 8000294:	20000000 	.word	0x20000000
   LDR R2, =__Xmc4500_Data_Size
 8000298:	00000018 	.word	0x00000018
   BL __COPY_FLASH2RAM

   /* RAM_CODE COPY */
   /* R0 = Start address, R1 = Destination address, R2 = Size */
   LDR R0, =__ram_code_load
 800029c:	0c0093d8 	.word	0x0c0093d8
   LDR R1, =__ram_code_start
 80002a0:	10000800 	.word	0x10000800
   LDR R2, =__ram_code_size
 80002a4:	00000000 	.word	0x00000000
   BL __COPY_FLASH2RAM

   /* BSS CLEAR */
   LDR R0, =__Xmc4500_sBSS     /* Start of BSS */
 80002a8:	20000018 	.word	0x20000018
   LDR R1, =__Xmc4500_BSS_Size /* BSS size in bytes */
 80002ac:	000021a0 	.word	0x000021a0
   B CLEARLOOP
    
SKIPCLEAR:
   /* Remap vector table */
   /* This is already setup by BootROM,hence this step is optional */ 
   LDR R0, =__Xmc4500_interrupt_vector_cortex_m 
 80002b0:	08000000 	.word	0x08000000
   LDR R1, =SCB_VTOR
 80002b4:	e000ed08 	.word	0xe000ed08
   STR R0,[R1]
   
   /* C++ : Call global constructors */
   LDR R0,=__libc_init_array
 80002b8:	08008465 	.word	0x08008465
   BLX R0

   /* Reset stack pointer before zipping off to user application, Optional */
   LDR SP,=__Xmc4500_stack 
 80002bc:	10000800 	.word	0x10000800
   MOV R0,#0
   MOV R1,#0
   LDR PC, =main
 80002c0:	080039b9 	.word	0x080039b9
*/
     .section ".XmcStartup"
     .weak SystemInit_DAVE3
     .type SystemInit_DAVE3, %function
SystemInit_DAVE3:
     NOP
 80002c4:	bf00      	nop
     BX LR
 80002c6:	4770      	bx	lr

080002c8 <initVariables>:
int chosenSensor;

char initStatus;

void initVariables(void)
{
 80002c8:	b480      	push	{r7}
 80002ca:	b091      	sub	sp, #68	; 0x44
 80002cc:	af00      	add	r7, sp, #0
	lengthReceive = 0;
 80002ce:	f240 4368 	movw	r3, #1128	; 0x468
 80002d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80002d6:	f04f 0200 	mov.w	r2, #0
 80002da:	601a      	str	r2, [r3, #0]
	statusRxFifoFilling = 0;
 80002dc:	f240 03b4 	movw	r3, #180	; 0xb4
 80002e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80002e4:	f04f 0200 	mov.w	r2, #0
 80002e8:	601a      	str	r2, [r3, #0]
	howManyRead = 0;
 80002ea:	f240 535c 	movw	r3, #1372	; 0x55c
 80002ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80002f2:	f04f 0200 	mov.w	r2, #0
 80002f6:	601a      	str	r2, [r3, #0]
	stageOfInitializationBt = 0;
 80002f8:	f240 53f8 	movw	r3, #1528	; 0x5f8
 80002fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000300:	f04f 0200 	mov.w	r2, #0
 8000304:	601a      	str	r2, [r3, #0]
	lastStageOfInitializationBt = 0;
 8000306:	f240 03c0 	movw	r3, #192	; 0xc0
 800030a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800030e:	f04f 0200 	mov.w	r2, #0
 8000312:	601a      	str	r2, [r3, #0]
	statusSent = 0;
 8000314:	f240 0388 	movw	r3, #136	; 0x88
 8000318:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800031c:	f04f 0200 	mov.w	r2, #0
 8000320:	601a      	str	r2, [r3, #0]

	initStatus  = 0;
 8000322:	f240 531c 	movw	r3, #1308	; 0x51c
 8000326:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800032a:	f04f 0200 	mov.w	r2, #0
 800032e:	701a      	strb	r2, [r3, #0]

	k = 0;
 8000330:	f240 03cc 	movw	r3, #204	; 0xcc
 8000334:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000338:	f04f 0200 	mov.w	r2, #0
 800033c:	601a      	str	r2, [r3, #0]
	z = 0;
 800033e:	f240 5324 	movw	r3, #1316	; 0x524
 8000342:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000346:	f04f 0200 	mov.w	r2, #0
 800034a:	601a      	str	r2, [r3, #0]
	l = 0;
 800034c:	f240 03c8 	movw	r3, #200	; 0xc8
 8000350:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000354:	f04f 0200 	mov.w	r2, #0
 8000358:	601a      	str	r2, [r3, #0]
	m = 0;
 800035a:	f240 53ec 	movw	r3, #1516	; 0x5ec
 800035e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000362:	f04f 0200 	mov.w	r2, #0
 8000366:	601a      	str	r2, [r3, #0]

	handle_t TimerIdReceive = 0;
 8000368:	f04f 0300 	mov.w	r3, #0
 800036c:	63fb      	str	r3, [r7, #60]	; 0x3c
	uint32_t StatusReceive = SYSTM001_ERROR;
 800036e:	f04f 0302 	mov.w	r3, #2
 8000372:	63bb      	str	r3, [r7, #56]	; 0x38

	handle_t TimerIDSetConnection = 0;
 8000374:	f04f 0300 	mov.w	r3, #0
 8000378:	637b      	str	r3, [r7, #52]	; 0x34
	uint32_t statusSetConnection = SYSTM001_ERROR;
 800037a:	f04f 0302 	mov.w	r3, #2
 800037e:	633b      	str	r3, [r7, #48]	; 0x30
	char turnOnSendingReceiving = 0;
 8000380:	f04f 0300 	mov.w	r3, #0
 8000384:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	char sendStatus = 0;
 8000388:	f04f 0300 	mov.w	r3, #0
 800038c:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
	char readStatus = 0;
 8000390:	f04f 0300 	mov.w	r3, #0
 8000394:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d

	handle_t receiveID = 0;
 8000398:	f04f 0300 	mov.w	r3, #0
 800039c:	62bb      	str	r3, [r7, #40]	; 0x28
	handle_t transmitID = 0;
 800039e:	f04f 0300 	mov.w	r3, #0
 80003a2:	627b      	str	r3, [r7, #36]	; 0x24

	uint32_t receiveStatus = SYSTM001_ERROR;
 80003a4:	f04f 0302 	mov.w	r3, #2
 80003a8:	623b      	str	r3, [r7, #32]
	uint32_t transmitStatus = SYSTM001_ERROR;
 80003aa:	f04f 0302 	mov.w	r3, #2
 80003ae:	61fb      	str	r3, [r7, #28]

	handle_t emergencySentID = 0;
 80003b0:	f04f 0300 	mov.w	r3, #0
 80003b4:	61bb      	str	r3, [r7, #24]
	handle_t emergencyReadID = 0;
 80003b6:	f04f 0300 	mov.w	r3, #0
 80003ba:	617b      	str	r3, [r7, #20]

	uint32_t emergencySentStatus = SYSTM001_ERROR;
 80003bc:	f04f 0302 	mov.w	r3, #2
 80003c0:	613b      	str	r3, [r7, #16]
	uint32_t emergencyReadStatus = SYSTM001_ERROR;
 80003c2:	f04f 0302 	mov.w	r3, #2
 80003c6:	60fb      	str	r3, [r7, #12]

	handle_t TimerId = 0;
 80003c8:	f04f 0300 	mov.w	r3, #0
 80003cc:	60bb      	str	r3, [r7, #8]
	uint32_t Status = SYSTM001_ERROR;
 80003ce:	f04f 0302 	mov.w	r3, #2
 80003d2:	607b      	str	r3, [r7, #4]

	chosenSensor = -1; //neither of sensors were chosen
 80003d4:	f240 5360 	movw	r3, #1376	; 0x560
 80003d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80003dc:	f04f 32ff 	mov.w	r2, #4294967295
 80003e0:	601a      	str	r2, [r3, #0]
}
 80003e2:	f107 0744 	add.w	r7, r7, #68	; 0x44
 80003e6:	46bd      	mov	sp, r7
 80003e8:	bc80      	pop	{r7}
 80003ea:	4770      	bx	lr

080003ec <timerHandler>:

void timerHandler(void *T)
{
 80003ec:	b580      	push	{r7, lr}
 80003ee:	b086      	sub	sp, #24
 80003f0:	af00      	add	r7, sp, #0
 80003f2:	6078      	str	r0, [r7, #4]
	char *command1 = commandsInitBt[stageOfInitializationBt];
 80003f4:	f240 53f8 	movw	r3, #1528	; 0x5f8
 80003f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80003fc:	681b      	ldr	r3, [r3, #0]
 80003fe:	f04f 0264 	mov.w	r2, #100	; 0x64
 8000402:	fb02 f203 	mul.w	r2, r2, r3
 8000406:	f240 1338 	movw	r3, #312	; 0x138
 800040a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800040e:	18d3      	adds	r3, r2, r3
 8000410:	617b      	str	r3, [r7, #20]
	volatile int length = strlen(command1);
 8000412:	6978      	ldr	r0, [r7, #20]
 8000414:	f008 fa00 	bl	8008818 <strlen>
 8000418:	4603      	mov	r3, r0
 800041a:	60fb      	str	r3, [r7, #12]

	send(command1, length);
 800041c:	68fb      	ldr	r3, [r7, #12]
 800041e:	6978      	ldr	r0, [r7, #20]
 8000420:	4619      	mov	r1, r3
 8000422:	f000 fc17 	bl	8000c54 <send>

	while((UART001_GetFlagStatus(&UART001_Handle0,UART001_TRANSFER_STATUS_BUSY_FLAG )==UART001_SET))
 8000426:	e002      	b.n	800042e <timerHandler+0x42>
	{
		int h = 0;
 8000428:	f04f 0300 	mov.w	r3, #0
 800042c:	613b      	str	r3, [r7, #16]
	char *command1 = commandsInitBt[stageOfInitializationBt];
	volatile int length = strlen(command1);

	send(command1, length);

	while((UART001_GetFlagStatus(&UART001_Handle0,UART001_TRANSFER_STATUS_BUSY_FLAG )==UART001_SET))
 800042e:	f249 3048 	movw	r0, #37704	; 0x9348
 8000432:	f6c0 0000 	movt	r0, #2048	; 0x800
 8000436:	f04f 0109 	mov.w	r1, #9
 800043a:	f005 fa6f 	bl	800591c <UART001_GetFlagStatus>
 800043e:	4603      	mov	r3, r0
 8000440:	2b02      	cmp	r3, #2
 8000442:	d0f1      	beq.n	8000428 <timerHandler+0x3c>
	{
		int h = 0;
	}
	l++;
 8000444:	f240 03c8 	movw	r3, #200	; 0xc8
 8000448:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800044c:	681b      	ldr	r3, [r3, #0]
 800044e:	f103 0201 	add.w	r2, r3, #1
 8000452:	f240 03c8 	movw	r3, #200	; 0xc8
 8000456:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800045a:	601a      	str	r2, [r3, #0]
	//potem trzeba poprosic od przes³anie odpowiedzi przez RTS
	askAboutSending();
 800045c:	f000 f876 	bl	800054c <askAboutSending>
	TimerIdReceive = SYSTM001_CreateTimer(200,SYSTM001_ONE_SHOT,timerReceiveHandler,NULL);
 8000460:	f04f 00c8 	mov.w	r0, #200	; 0xc8
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	f240 72c1 	movw	r2, #1985	; 0x7c1
 800046c:	f6c0 0200 	movt	r2, #2048	; 0x800
 8000470:	f04f 0300 	mov.w	r3, #0
 8000474:	f005 fda6 	bl	8005fc4 <SYSTM001_CreateTimer>
 8000478:	4602      	mov	r2, r0
 800047a:	f240 436c 	movw	r3, #1132	; 0x46c
 800047e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000482:	601a      	str	r2, [r3, #0]
	if(TimerIdReceive != 0)
 8000484:	f240 436c 	movw	r3, #1132	; 0x46c
 8000488:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800048c:	681b      	ldr	r3, [r3, #0]
 800048e:	2b00      	cmp	r3, #0
 8000490:	d00d      	beq.n	80004ae <timerHandler+0xc2>
	{
		StatusReceive = SYSTM001_StartTimer(TimerIdReceive);
 8000492:	f240 436c 	movw	r3, #1132	; 0x46c
 8000496:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800049a:	681b      	ldr	r3, [r3, #0]
 800049c:	4618      	mov	r0, r3
 800049e:	f005 fe61 	bl	8006164 <SYSTM001_StartTimer>
 80004a2:	4602      	mov	r2, r0
 80004a4:	f240 5320 	movw	r3, #1312	; 0x520
 80004a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80004ac:	601a      	str	r2, [r3, #0]
	}
}
 80004ae:	f107 0718 	add.w	r7, r7, #24
 80004b2:	46bd      	mov	sp, r7
 80004b4:	bd80      	pop	{r7, pc}
 80004b6:	bf00      	nop

080004b8 <sendBluetooth>:

void sendBluetooth(char *command1, char *answer)
{
 80004b8:	b480      	push	{r7}
 80004ba:	b083      	sub	sp, #12
 80004bc:	af00      	add	r7, sp, #0
 80004be:	6078      	str	r0, [r7, #4]
 80004c0:	6039      	str	r1, [r7, #0]

}
 80004c2:	f107 070c 	add.w	r7, r7, #12
 80004c6:	46bd      	mov	sp, r7
 80004c8:	bc80      	pop	{r7}
 80004ca:	4770      	bx	lr

080004cc <checkFunction>:


int checkFunction(char answer[])
{
 80004cc:	b580      	push	{r7, lr}
 80004ce:	b082      	sub	sp, #8
 80004d0:	af00      	add	r7, sp, #0
 80004d2:	6078      	str	r0, [r7, #4]
	lengthReceive = strlen(answer);
 80004d4:	6878      	ldr	r0, [r7, #4]
 80004d6:	f008 f99f 	bl	8008818 <strlen>
 80004da:	4603      	mov	r3, r0
 80004dc:	461a      	mov	r2, r3
 80004de:	f240 4368 	movw	r3, #1128	; 0x468
 80004e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80004e6:	601a      	str	r2, [r3, #0]
	if(strcmp(answer, (char*)readData) == 0)
 80004e8:	6878      	ldr	r0, [r7, #4]
 80004ea:	f240 5178 	movw	r1, #1400	; 0x578
 80004ee:	f2c2 0100 	movt	r1, #8192	; 0x2000
 80004f2:	f008 f8a3 	bl	800863c <strcmp>
 80004f6:	4603      	mov	r3, r0
 80004f8:	2b00      	cmp	r3, #0
 80004fa:	d102      	bne.n	8000502 <checkFunction+0x36>
	{
		return 0;
 80004fc:	f04f 0300 	mov.w	r3, #0
 8000500:	e001      	b.n	8000506 <checkFunction+0x3a>
	}

	return 1;
 8000502:	f04f 0301 	mov.w	r3, #1
}
 8000506:	4618      	mov	r0, r3
 8000508:	f107 0708 	add.w	r7, r7, #8
 800050c:	46bd      	mov	sp, r7
 800050e:	bd80      	pop	{r7, pc}

08000510 <emptyReadData>:

void emptyReadData(void)
{
 8000510:	b480      	push	{r7}
 8000512:	b083      	sub	sp, #12
 8000514:	af00      	add	r7, sp, #0
	volatile int j = 0;
 8000516:	f04f 0300 	mov.w	r3, #0
 800051a:	607b      	str	r3, [r7, #4]

	for(j = 0; j < MAX_READ_DATA; j++)
 800051c:	f04f 0300 	mov.w	r3, #0
 8000520:	607b      	str	r3, [r7, #4]
 8000522:	e00b      	b.n	800053c <emptyReadData+0x2c>
	{
		readData[j] = '\0';
 8000524:	687a      	ldr	r2, [r7, #4]
 8000526:	f240 5378 	movw	r3, #1400	; 0x578
 800052a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800052e:	f04f 0100 	mov.w	r1, #0
 8000532:	5499      	strb	r1, [r3, r2]

void emptyReadData(void)
{
	volatile int j = 0;

	for(j = 0; j < MAX_READ_DATA; j++)
 8000534:	687b      	ldr	r3, [r7, #4]
 8000536:	f103 0301 	add.w	r3, r3, #1
 800053a:	607b      	str	r3, [r7, #4]
 800053c:	687b      	ldr	r3, [r7, #4]
 800053e:	2b45      	cmp	r3, #69	; 0x45
 8000540:	ddf0      	ble.n	8000524 <emptyReadData+0x14>
	{
		readData[j] = '\0';
	}
}
 8000542:	f107 070c 	add.w	r7, r7, #12
 8000546:	46bd      	mov	sp, r7
 8000548:	bc80      	pop	{r7}
 800054a:	4770      	bx	lr

0800054c <askAboutSending>:

void askAboutSending(void)
{
 800054c:	b480      	push	{r7}
 800054e:	af00      	add	r7, sp, #0
	IO004_SetOutputValue(IO004_Handle2, START_ASKING);
 8000550:	f249 338c 	movw	r3, #37772	; 0x938c
 8000554:	f6c0 0300 	movt	r3, #2048	; 0x800
 8000558:	685a      	ldr	r2, [r3, #4]
 800055a:	f249 338c 	movw	r3, #37772	; 0x938c
 800055e:	f6c0 0300 	movt	r3, #2048	; 0x800
 8000562:	785b      	ldrb	r3, [r3, #1]
 8000564:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 8000568:	fa01 f303 	lsl.w	r3, r1, r3
 800056c:	6053      	str	r3, [r2, #4]
}
 800056e:	46bd      	mov	sp, r7
 8000570:	bc80      	pop	{r7}
 8000572:	4770      	bx	lr

08000574 <stopAskingAboutSending>:

void stopAskingAboutSending(void)
{
 8000574:	b480      	push	{r7}
 8000576:	af00      	add	r7, sp, #0
	IO004_SetOutputValue(IO004_Handle2, STOP_ASKING);
 8000578:	f249 338c 	movw	r3, #37772	; 0x938c
 800057c:	f6c0 0300 	movt	r3, #2048	; 0x800
 8000580:	685a      	ldr	r2, [r3, #4]
 8000582:	f249 338c 	movw	r3, #37772	; 0x938c
 8000586:	f6c0 0300 	movt	r3, #2048	; 0x800
 800058a:	785b      	ldrb	r3, [r3, #1]
 800058c:	f04f 0101 	mov.w	r1, #1
 8000590:	fa01 f303 	lsl.w	r3, r1, r3
 8000594:	6053      	str	r3, [r2, #4]
}
 8000596:	46bd      	mov	sp, r7
 8000598:	bc80      	pop	{r7}
 800059a:	4770      	bx	lr

0800059c <statusRtsFlowControl>:

int statusRtsFlowControl(void)
{
 800059c:	b480      	push	{r7}
 800059e:	af00      	add	r7, sp, #0
	return IO004_ReadPin(IO004_Handle2);
 80005a0:	f249 338c 	movw	r3, #37772	; 0x938c
 80005a4:	f6c0 0300 	movt	r3, #2048	; 0x800
 80005a8:	685b      	ldr	r3, [r3, #4]
 80005aa:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80005ac:	f249 338c 	movw	r3, #37772	; 0x938c
 80005b0:	f6c0 0300 	movt	r3, #2048	; 0x800
 80005b4:	785b      	ldrb	r3, [r3, #1]
 80005b6:	fa22 f303 	lsr.w	r3, r2, r3
 80005ba:	f003 0301 	and.w	r3, r3, #1
}
 80005be:	4618      	mov	r0, r3
 80005c0:	46bd      	mov	sp, r7
 80005c2:	bc80      	pop	{r7}
 80005c4:	4770      	bx	lr
 80005c6:	bf00      	nop

080005c8 <checkStatusCts>:

int checkStatusCts(void)
{
 80005c8:	b480      	push	{r7}
 80005ca:	af00      	add	r7, sp, #0
	return IO004_ReadPin(IO004_Handle3);
 80005cc:	f249 3394 	movw	r3, #37780	; 0x9394
 80005d0:	f6c0 0300 	movt	r3, #2048	; 0x800
 80005d4:	685b      	ldr	r3, [r3, #4]
 80005d6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80005d8:	f249 3394 	movw	r3, #37780	; 0x9394
 80005dc:	f6c0 0300 	movt	r3, #2048	; 0x800
 80005e0:	785b      	ldrb	r3, [r3, #1]
 80005e2:	fa22 f303 	lsr.w	r3, r2, r3
 80005e6:	f003 0301 	and.w	r3, r3, #1
}
 80005ea:	4618      	mov	r0, r3
 80005ec:	46bd      	mov	sp, r7
 80005ee:	bc80      	pop	{r7}
 80005f0:	4770      	bx	lr
 80005f2:	bf00      	nop

080005f4 <copyCheckAnswers>:

void copyCheckAnswers(void)
{
 80005f4:	b480      	push	{r7}
 80005f6:	af00      	add	r7, sp, #0
	strcpy(checkAnswersBt[0], "ROK\r\n");
 80005f8:	f240 6300 	movw	r3, #1536	; 0x600
 80005fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000600:	f249 2240 	movw	r2, #37440	; 0x9240
 8000604:	f6c0 0200 	movt	r2, #2048	; 0x800
 8000608:	e892 0003 	ldmia.w	r2, {r0, r1}
 800060c:	6018      	str	r0, [r3, #0]
 800060e:	f103 0304 	add.w	r3, r3, #4
 8000612:	8019      	strh	r1, [r3, #0]
	strcpy(checkAnswersBt[1], "OK\r\n");
 8000614:	4a21      	ldr	r2, [pc, #132]	; (800069c <copyCheckAnswers+0xa8>)
 8000616:	f249 2348 	movw	r3, #37448	; 0x9248
 800061a:	f6c0 0300 	movt	r3, #2048	; 0x800
 800061e:	6818      	ldr	r0, [r3, #0]
 8000620:	6010      	str	r0, [r2, #0]
 8000622:	791b      	ldrb	r3, [r3, #4]
 8000624:	7113      	strb	r3, [r2, #4]
	strcpy(checkAnswersBt[2], "OK\r\n");
 8000626:	4a1e      	ldr	r2, [pc, #120]	; (80006a0 <copyCheckAnswers+0xac>)
 8000628:	f249 2348 	movw	r3, #37448	; 0x9248
 800062c:	f6c0 0300 	movt	r3, #2048	; 0x800
 8000630:	6818      	ldr	r0, [r3, #0]
 8000632:	6010      	str	r0, [r2, #0]
 8000634:	791b      	ldrb	r3, [r3, #4]
 8000636:	7113      	strb	r3, [r2, #4]
	strcpy(checkAnswersBt[3], "OK\r\n");
 8000638:	4a1a      	ldr	r2, [pc, #104]	; (80006a4 <copyCheckAnswers+0xb0>)
 800063a:	f249 2348 	movw	r3, #37448	; 0x9248
 800063e:	f6c0 0300 	movt	r3, #2048	; 0x800
 8000642:	6818      	ldr	r0, [r3, #0]
 8000644:	6010      	str	r0, [r2, #0]
 8000646:	791b      	ldrb	r3, [r3, #4]
 8000648:	7113      	strb	r3, [r2, #4]
	strcpy(checkAnswersBt[4], "OK\r\n");
 800064a:	4b17      	ldr	r3, [pc, #92]	; (80006a8 <copyCheckAnswers+0xb4>)
 800064c:	f249 2248 	movw	r2, #37448	; 0x9248
 8000650:	f6c0 0200 	movt	r2, #2048	; 0x800
 8000654:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000658:	6018      	str	r0, [r3, #0]
 800065a:	f103 0304 	add.w	r3, r3, #4
 800065e:	7019      	strb	r1, [r3, #0]
	strcpy(checkAnswersBt[5], "OK\r\n");
 8000660:	4a12      	ldr	r2, [pc, #72]	; (80006ac <copyCheckAnswers+0xb8>)
 8000662:	f249 2348 	movw	r3, #37448	; 0x9248
 8000666:	f6c0 0300 	movt	r3, #2048	; 0x800
 800066a:	6818      	ldr	r0, [r3, #0]
 800066c:	6010      	str	r0, [r2, #0]
 800066e:	791b      	ldrb	r3, [r3, #4]
 8000670:	7113      	strb	r3, [r2, #4]
	strcpy(checkAnswersBt[6], "OK\r\n");
 8000672:	4a0f      	ldr	r2, [pc, #60]	; (80006b0 <copyCheckAnswers+0xbc>)
 8000674:	f249 2348 	movw	r3, #37448	; 0x9248
 8000678:	f6c0 0300 	movt	r3, #2048	; 0x800
 800067c:	6818      	ldr	r0, [r3, #0]
 800067e:	6010      	str	r0, [r2, #0]
 8000680:	791b      	ldrb	r3, [r3, #4]
 8000682:	7113      	strb	r3, [r2, #4]
	strcpy(checkAnswersBt[7], "OK\r\n");
 8000684:	4a0b      	ldr	r2, [pc, #44]	; (80006b4 <copyCheckAnswers+0xc0>)
 8000686:	f249 2348 	movw	r3, #37448	; 0x9248
 800068a:	f6c0 0300 	movt	r3, #2048	; 0x800
 800068e:	6818      	ldr	r0, [r3, #0]
 8000690:	6010      	str	r0, [r2, #0]
 8000692:	791b      	ldrb	r3, [r3, #4]
 8000694:	7113      	strb	r3, [r2, #4]
}
 8000696:	46bd      	mov	sp, r7
 8000698:	bc80      	pop	{r7}
 800069a:	4770      	bx	lr
 800069c:	20000607 	.word	0x20000607
 80006a0:	2000060e 	.word	0x2000060e
 80006a4:	20000615 	.word	0x20000615
 80006a8:	2000061c 	.word	0x2000061c
 80006ac:	20000623 	.word	0x20000623
 80006b0:	2000062a 	.word	0x2000062a
 80006b4:	20000631 	.word	0x20000631

080006b8 <copyCommands>:

void copyCommands(void)
{
 80006b8:	b5b0      	push	{r4, r5, r7, lr}
 80006ba:	af00      	add	r7, sp, #0
	strcpy(commandsInitBt[0], "AT+JRES\r\n");
 80006bc:	f240 1338 	movw	r3, #312	; 0x138
 80006c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80006c4:	f249 2250 	movw	r2, #37456	; 0x9250
 80006c8:	f6c0 0200 	movt	r2, #2048	; 0x800
 80006cc:	ca07      	ldmia	r2, {r0, r1, r2}
 80006ce:	c303      	stmia	r3!, {r0, r1}
 80006d0:	801a      	strh	r2, [r3, #0]
	strcpy(commandsInitBt[1], "AT+JSEC=4,1,04,1111,0,0\r\n");
 80006d2:	4a2d      	ldr	r2, [pc, #180]	; (8000788 <copyCommands+0xd0>)
 80006d4:	f249 235c 	movw	r3, #37468	; 0x925c
 80006d8:	f6c0 0300 	movt	r3, #2048	; 0x800
 80006dc:	4614      	mov	r4, r2
 80006de:	461d      	mov	r5, r3
 80006e0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80006e2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80006e4:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80006e8:	c403      	stmia	r4!, {r0, r1}
 80006ea:	8022      	strh	r2, [r4, #0]
	strcpy(commandsInitBt[2], "AT+JSLN=07,Chmura1\r\n");
 80006ec:	4a27      	ldr	r2, [pc, #156]	; (800078c <copyCommands+0xd4>)
 80006ee:	f249 2378 	movw	r3, #37496	; 0x9278
 80006f2:	f6c0 0300 	movt	r3, #2048	; 0x800
 80006f6:	4614      	mov	r4, r2
 80006f8:	461d      	mov	r5, r3
 80006fa:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80006fc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80006fe:	e895 0003 	ldmia.w	r5, {r0, r1}
 8000702:	6020      	str	r0, [r4, #0]
 8000704:	f104 0404 	add.w	r4, r4, #4
 8000708:	7021      	strb	r1, [r4, #0]
	strcpy(commandsInitBt[3], "AT+JRLS=32,13,0000110100001000800000805F9B34FB,Serial port 1,01,C20200\r\n");
 800070a:	4a21      	ldr	r2, [pc, #132]	; (8000790 <copyCommands+0xd8>)
 800070c:	f249 2390 	movw	r3, #37520	; 0x9290
 8000710:	f6c0 0300 	movt	r3, #2048	; 0x800
 8000714:	4611      	mov	r1, r2
 8000716:	461a      	mov	r2, r3
 8000718:	f04f 0349 	mov.w	r3, #73	; 0x49
 800071c:	4608      	mov	r0, r1
 800071e:	4611      	mov	r1, r2
 8000720:	461a      	mov	r2, r3
 8000722:	f007 fee9 	bl	80084f8 <memcpy>
	strcpy(commandsInitBt[4], "AT+JAAC=1\r\n");
 8000726:	4a1b      	ldr	r2, [pc, #108]	; (8000794 <copyCommands+0xdc>)
 8000728:	f249 23dc 	movw	r3, #37596	; 0x92dc
 800072c:	f6c0 0300 	movt	r3, #2048	; 0x800
 8000730:	4614      	mov	r4, r2
 8000732:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8000736:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	strcpy(commandsInitBt[5], "AT+JDIS=3\r\n");
 800073a:	4a17      	ldr	r2, [pc, #92]	; (8000798 <copyCommands+0xe0>)
 800073c:	f249 23e8 	movw	r3, #37608	; 0x92e8
 8000740:	f6c0 0300 	movt	r3, #2048	; 0x800
 8000744:	4614      	mov	r4, r2
 8000746:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800074a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	strcpy(commandsInitBt[6], "AT+JGPC=FFFD,0000,0000,0000,FFFD\r\n");
 800074e:	4a13      	ldr	r2, [pc, #76]	; (800079c <copyCommands+0xe4>)
 8000750:	f249 23f4 	movw	r3, #37620	; 0x92f4
 8000754:	f6c0 0300 	movt	r3, #2048	; 0x800
 8000758:	4614      	mov	r4, r2
 800075a:	461d      	mov	r5, r3
 800075c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800075e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000760:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000762:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000764:	682b      	ldr	r3, [r5, #0]
 8000766:	461a      	mov	r2, r3
 8000768:	8022      	strh	r2, [r4, #0]
 800076a:	f104 0402 	add.w	r4, r4, #2
 800076e:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8000772:	7023      	strb	r3, [r4, #0]
	strcpy(commandsInitBt[7], "AT+JSCR\r\n");
 8000774:	4b0a      	ldr	r3, [pc, #40]	; (80007a0 <copyCommands+0xe8>)
 8000776:	f249 3218 	movw	r2, #37656	; 0x9318
 800077a:	f6c0 0200 	movt	r2, #2048	; 0x800
 800077e:	ca07      	ldmia	r2, {r0, r1, r2}
 8000780:	c303      	stmia	r3!, {r0, r1}
 8000782:	801a      	strh	r2, [r3, #0]
}
 8000784:	bdb0      	pop	{r4, r5, r7, pc}
 8000786:	bf00      	nop
 8000788:	2000019c 	.word	0x2000019c
 800078c:	20000200 	.word	0x20000200
 8000790:	20000264 	.word	0x20000264
 8000794:	200002c8 	.word	0x200002c8
 8000798:	2000032c 	.word	0x2000032c
 800079c:	20000390 	.word	0x20000390
 80007a0:	200003f4 	.word	0x200003f4

080007a4 <initCommandsAndAnswers>:

void initCommandsAndAnswers(void)
{
 80007a4:	b580      	push	{r7, lr}
 80007a6:	af00      	add	r7, sp, #0
	copyCheckAnswers();
 80007a8:	f7ff ff24 	bl	80005f4 <copyCheckAnswers>
	copyCommands();
 80007ac:	f7ff ff84 	bl	80006b8 <copyCommands>
}
 80007b0:	bd80      	pop	{r7, pc}
 80007b2:	bf00      	nop

080007b4 <initFlowControl>:

void initFlowControl(void)
{
 80007b4:	b580      	push	{r7, lr}
 80007b6:	af00      	add	r7, sp, #0
	stopAskingAboutSending();
 80007b8:	f7ff fedc 	bl	8000574 <stopAskingAboutSending>
}
 80007bc:	bd80      	pop	{r7, pc}
 80007be:	bf00      	nop

080007c0 <timerReceiveHandler>:


void timerReceiveHandler(void *T)
{
 80007c0:	b580      	push	{r7, lr}
 80007c2:	b082      	sub	sp, #8
 80007c4:	af00      	add	r7, sp, #0
 80007c6:	6078      	str	r0, [r7, #4]
	//askAboutSending();
	m++;
 80007c8:	f240 53ec 	movw	r3, #1516	; 0x5ec
 80007cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80007d0:	681b      	ldr	r3, [r3, #0]
 80007d2:	f103 0201 	add.w	r2, r3, #1
 80007d6:	f240 53ec 	movw	r3, #1516	; 0x5ec
 80007da:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80007de:	601a      	str	r2, [r3, #0]

	read();
 80007e0:	f000 f9a0 	bl	8000b24 <read>

	if(!checkFunction(checkAnswersBt[stageOfInitializationBt]))
 80007e4:	f240 53f8 	movw	r3, #1528	; 0x5f8
 80007e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80007ec:	681a      	ldr	r2, [r3, #0]
 80007ee:	4613      	mov	r3, r2
 80007f0:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80007f4:	1a9b      	subs	r3, r3, r2
 80007f6:	f240 6200 	movw	r2, #1536	; 0x600
 80007fa:	f2c2 0200 	movt	r2, #8192	; 0x2000
 80007fe:	189b      	adds	r3, r3, r2
 8000800:	4618      	mov	r0, r3
 8000802:	f7ff fe63 	bl	80004cc <checkFunction>
 8000806:	4603      	mov	r3, r0
 8000808:	2b00      	cmp	r3, #0
 800080a:	d10b      	bne.n	8000824 <timerReceiveHandler+0x64>
	{
		stageOfInitializationBt++;
 800080c:	f240 53f8 	movw	r3, #1528	; 0x5f8
 8000810:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000814:	681b      	ldr	r3, [r3, #0]
 8000816:	f103 0201 	add.w	r2, r3, #1
 800081a:	f240 53f8 	movw	r3, #1528	; 0x5f8
 800081e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000822:	601a      	str	r2, [r3, #0]
	}
	statusSent = 1;
 8000824:	f240 0388 	movw	r3, #136	; 0x88
 8000828:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800082c:	f04f 0201 	mov.w	r2, #1
 8000830:	601a      	str	r2, [r3, #0]
}
 8000832:	f107 0708 	add.w	r7, r7, #8
 8000836:	46bd      	mov	sp, r7
 8000838:	bd80      	pop	{r7, pc}
 800083a:	bf00      	nop

0800083c <connectStatus>:

int connectStatus(void)
{
 800083c:	b480      	push	{r7}
 800083e:	af00      	add	r7, sp, #0
	return IO004_ReadPin(IO004_Handle4);
 8000840:	f249 339c 	movw	r3, #37788	; 0x939c
 8000844:	f6c0 0300 	movt	r3, #2048	; 0x800
 8000848:	685b      	ldr	r3, [r3, #4]
 800084a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800084c:	f249 339c 	movw	r3, #37788	; 0x939c
 8000850:	f6c0 0300 	movt	r3, #2048	; 0x800
 8000854:	785b      	ldrb	r3, [r3, #1]
 8000856:	fa22 f303 	lsr.w	r3, r2, r3
 800085a:	f003 0301 	and.w	r3, r3, #1
}
 800085e:	4618      	mov	r0, r3
 8000860:	46bd      	mov	sp, r7
 8000862:	bc80      	pop	{r7}
 8000864:	4770      	bx	lr
 8000866:	bf00      	nop

08000868 <timerHandlerConnectionSet>:

void timerHandlerConnectionSet(void *T)
{
 8000868:	b580      	push	{r7, lr}
 800086a:	b086      	sub	sp, #24
 800086c:	af00      	add	r7, sp, #0
 800086e:	6078      	str	r0, [r7, #4]
	char *command1 = commandsInitBt[lastStageOfInitializationBt];
 8000870:	f240 03c0 	movw	r3, #192	; 0xc0
 8000874:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000878:	681b      	ldr	r3, [r3, #0]
 800087a:	f04f 0264 	mov.w	r2, #100	; 0x64
 800087e:	fb02 f203 	mul.w	r2, r2, r3
 8000882:	f240 1338 	movw	r3, #312	; 0x138
 8000886:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800088a:	18d3      	adds	r3, r2, r3
 800088c:	617b      	str	r3, [r7, #20]
	volatile int length = strlen(command1);
 800088e:	6978      	ldr	r0, [r7, #20]
 8000890:	f007 ffc2 	bl	8008818 <strlen>
 8000894:	4603      	mov	r3, r0
 8000896:	60fb      	str	r3, [r7, #12]

	send(command1, length);
 8000898:	68fb      	ldr	r3, [r7, #12]
 800089a:	6978      	ldr	r0, [r7, #20]
 800089c:	4619      	mov	r1, r3
 800089e:	f000 f9d9 	bl	8000c54 <send>

	while((UART001_GetFlagStatus(&UART001_Handle0,UART001_TRANSFER_STATUS_BUSY_FLAG )==UART001_SET))
 80008a2:	e002      	b.n	80008aa <timerHandlerConnectionSet+0x42>
	{
		int h = 0;
 80008a4:	f04f 0300 	mov.w	r3, #0
 80008a8:	613b      	str	r3, [r7, #16]
	char *command1 = commandsInitBt[lastStageOfInitializationBt];
	volatile int length = strlen(command1);

	send(command1, length);

	while((UART001_GetFlagStatus(&UART001_Handle0,UART001_TRANSFER_STATUS_BUSY_FLAG )==UART001_SET))
 80008aa:	f249 3048 	movw	r0, #37704	; 0x9348
 80008ae:	f6c0 0000 	movt	r0, #2048	; 0x800
 80008b2:	f04f 0109 	mov.w	r1, #9
 80008b6:	f005 f831 	bl	800591c <UART001_GetFlagStatus>
 80008ba:	4603      	mov	r3, r0
 80008bc:	2b02      	cmp	r3, #2
 80008be:	d0f1      	beq.n	80008a4 <timerHandlerConnectionSet+0x3c>
	{
		int h = 0;
	}
	l++;
 80008c0:	f240 03c8 	movw	r3, #200	; 0xc8
 80008c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80008c8:	681b      	ldr	r3, [r3, #0]
 80008ca:	f103 0201 	add.w	r2, r3, #1
 80008ce:	f240 03c8 	movw	r3, #200	; 0xc8
 80008d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80008d6:	601a      	str	r2, [r3, #0]
	//potem trzeba poprosic od przes³anie odpowiedzi przez RTS
	askAboutSending();
 80008d8:	f7ff fe38 	bl	800054c <askAboutSending>
	TimerIdReceive = SYSTM001_CreateTimer(200,SYSTM001_ONE_SHOT,timerReceiveHandler1,NULL);
 80008dc:	f04f 00c8 	mov.w	r0, #200	; 0xc8
 80008e0:	f04f 0100 	mov.w	r1, #0
 80008e4:	f640 1235 	movw	r2, #2357	; 0x935
 80008e8:	f6c0 0200 	movt	r2, #2048	; 0x800
 80008ec:	f04f 0300 	mov.w	r3, #0
 80008f0:	f005 fb68 	bl	8005fc4 <SYSTM001_CreateTimer>
 80008f4:	4602      	mov	r2, r0
 80008f6:	f240 436c 	movw	r3, #1132	; 0x46c
 80008fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80008fe:	601a      	str	r2, [r3, #0]

	if(TimerIdReceive != 0)
 8000900:	f240 436c 	movw	r3, #1132	; 0x46c
 8000904:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000908:	681b      	ldr	r3, [r3, #0]
 800090a:	2b00      	cmp	r3, #0
 800090c:	d00d      	beq.n	800092a <timerHandlerConnectionSet+0xc2>
	{
		StatusReceive = SYSTM001_StartTimer(TimerIdReceive);
 800090e:	f240 436c 	movw	r3, #1132	; 0x46c
 8000912:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000916:	681b      	ldr	r3, [r3, #0]
 8000918:	4618      	mov	r0, r3
 800091a:	f005 fc23 	bl	8006164 <SYSTM001_StartTimer>
 800091e:	4602      	mov	r2, r0
 8000920:	f240 5320 	movw	r3, #1312	; 0x520
 8000924:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000928:	601a      	str	r2, [r3, #0]
	}
}
 800092a:	f107 0718 	add.w	r7, r7, #24
 800092e:	46bd      	mov	sp, r7
 8000930:	bd80      	pop	{r7, pc}
 8000932:	bf00      	nop

08000934 <timerReceiveHandler1>:


void timerReceiveHandler1(void *T)
{
 8000934:	b580      	push	{r7, lr}
 8000936:	b082      	sub	sp, #8
 8000938:	af00      	add	r7, sp, #0
 800093a:	6078      	str	r0, [r7, #4]
	//askAboutSending();
	m++;
 800093c:	f240 53ec 	movw	r3, #1516	; 0x5ec
 8000940:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000944:	681b      	ldr	r3, [r3, #0]
 8000946:	f103 0201 	add.w	r2, r3, #1
 800094a:	f240 53ec 	movw	r3, #1516	; 0x5ec
 800094e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000952:	601a      	str	r2, [r3, #0]

	read();
 8000954:	f000 f8e6 	bl	8000b24 <read>

	if(!checkFunction(checkAnswersBt[lastStageOfInitializationBt]))
 8000958:	f240 03c0 	movw	r3, #192	; 0xc0
 800095c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000960:	681a      	ldr	r2, [r3, #0]
 8000962:	4613      	mov	r3, r2
 8000964:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000968:	1a9b      	subs	r3, r3, r2
 800096a:	f240 6200 	movw	r2, #1536	; 0x600
 800096e:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8000972:	189b      	adds	r3, r3, r2
 8000974:	4618      	mov	r0, r3
 8000976:	f7ff fda9 	bl	80004cc <checkFunction>
 800097a:	4603      	mov	r3, r0
 800097c:	2b00      	cmp	r3, #0
 800097e:	d10b      	bne.n	8000998 <timerReceiveHandler1+0x64>
	{
		lastStageOfInitializationBt++;
 8000980:	f240 03c0 	movw	r3, #192	; 0xc0
 8000984:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000988:	681b      	ldr	r3, [r3, #0]
 800098a:	f103 0201 	add.w	r2, r3, #1
 800098e:	f240 03c0 	movw	r3, #192	; 0xc0
 8000992:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000996:	601a      	str	r2, [r3, #0]
	}

	statusSent = 1;
 8000998:	f240 0388 	movw	r3, #136	; 0x88
 800099c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80009a0:	f04f 0201 	mov.w	r2, #1
 80009a4:	601a      	str	r2, [r3, #0]
}
 80009a6:	f107 0708 	add.w	r7, r7, #8
 80009aa:	46bd      	mov	sp, r7
 80009ac:	bd80      	pop	{r7, pc}
 80009ae:	bf00      	nop

080009b0 <receive>:

void receive(void *T)
{
 80009b0:	b580      	push	{r7, lr}
 80009b2:	b082      	sub	sp, #8
 80009b4:	af00      	add	r7, sp, #0
 80009b6:	6078      	str	r0, [r7, #4]
	if(sendStatus == 0)
 80009b8:	f240 03b9 	movw	r3, #185	; 0xb9
 80009bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80009c0:	781b      	ldrb	r3, [r3, #0]
 80009c2:	2b00      	cmp	r3, #0
 80009c4:	d111      	bne.n	80009ea <receive+0x3a>
	{
		askAboutSending();
 80009c6:	f7ff fdc1 	bl	800054c <askAboutSending>
		readStatus = 1;
 80009ca:	f240 5338 	movw	r3, #1336	; 0x538
 80009ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80009d2:	f04f 0201 	mov.w	r2, #1
 80009d6:	701a      	strb	r2, [r3, #0]
		read();
 80009d8:	f000 f8a4 	bl	8000b24 <read>
		readStatus = 0;
 80009dc:	f240 5338 	movw	r3, #1336	; 0x538
 80009e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80009e4:	f04f 0200 	mov.w	r2, #0
 80009e8:	701a      	strb	r2, [r3, #0]
	}
}
 80009ea:	f107 0708 	add.w	r7, r7, #8
 80009ee:	46bd      	mov	sp, r7
 80009f0:	bd80      	pop	{r7, pc}
 80009f2:	bf00      	nop

080009f4 <transmit>:

void transmit(void *T)
{
 80009f4:	b590      	push	{r4, r7, lr}
 80009f6:	b08b      	sub	sp, #44	; 0x2c
 80009f8:	af00      	add	r7, sp, #0
 80009fa:	6078      	str	r0, [r7, #4]
	char kommando[20]/* = "DupaMateusz"*/;
	lk[0] = 'O';
 80009fc:	f240 53c0 	movw	r3, #1472	; 0x5c0
 8000a00:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000a04:	f04f 024f 	mov.w	r2, #79	; 0x4f
 8000a08:	701a      	strb	r2, [r3, #0]
	lk[1] = 'K';
 8000a0a:	f240 53c0 	movw	r3, #1472	; 0x5c0
 8000a0e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000a12:	f04f 024b 	mov.w	r2, #75	; 0x4b
 8000a16:	705a      	strb	r2, [r3, #1]
	lk[2] = 'C';
 8000a18:	f240 53c0 	movw	r3, #1472	; 0x5c0
 8000a1c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000a20:	f04f 0243 	mov.w	r2, #67	; 0x43
 8000a24:	709a      	strb	r2, [r3, #2]
	lk[3] = 'H';
 8000a26:	f240 53c0 	movw	r3, #1472	; 0x5c0
 8000a2a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000a2e:	f04f 0248 	mov.w	r2, #72	; 0x48
 8000a32:	70da      	strb	r2, [r3, #3]
	lk[4] = 'O';
 8000a34:	f240 53c0 	movw	r3, #1472	; 0x5c0
 8000a38:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000a3c:	f04f 024f 	mov.w	r2, #79	; 0x4f
 8000a40:	711a      	strb	r2, [r3, #4]
	lk[5] = 'S';
 8000a42:	f240 53c0 	movw	r3, #1472	; 0x5c0
 8000a46:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000a4a:	f04f 0253 	mov.w	r2, #83	; 0x53
 8000a4e:	715a      	strb	r2, [r3, #5]
	lk[6] = 'E';
 8000a50:	f240 53c0 	movw	r3, #1472	; 0x5c0
 8000a54:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000a58:	f04f 0245 	mov.w	r2, #69	; 0x45
 8000a5c:	719a      	strb	r2, [r3, #6]
	lk[7] = 'N';
 8000a5e:	f240 53c0 	movw	r3, #1472	; 0x5c0
 8000a62:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000a66:	f04f 024e 	mov.w	r2, #78	; 0x4e
 8000a6a:	71da      	strb	r2, [r3, #7]
	lk[8] = '\0';
 8000a6c:	f240 53c0 	movw	r3, #1472	; 0x5c0
 8000a70:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000a74:	f04f 0200 	mov.w	r2, #0
 8000a78:	721a      	strb	r2, [r3, #8]

	if(lk[0] != '\0')
 8000a7a:	f240 53c0 	movw	r3, #1472	; 0x5c0
 8000a7e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000a82:	781b      	ldrb	r3, [r3, #0]
 8000a84:	2b00      	cmp	r3, #0
 8000a86:	d049      	beq.n	8000b1c <transmit+0x128>
	{
		int licznik = 0;
 8000a88:	f04f 0300 	mov.w	r3, #0
 8000a8c:	627b      	str	r3, [r7, #36]	; 0x24
		for(licznik = 0; licznik < strlen(lk); licznik++)
 8000a8e:	f04f 0300 	mov.w	r3, #0
 8000a92:	627b      	str	r3, [r7, #36]	; 0x24
 8000a94:	e00f      	b.n	8000ab6 <transmit+0xc2>
		{
			kommando[licznik] = lk[licznik];
 8000a96:	f240 53c0 	movw	r3, #1472	; 0x5c0
 8000a9a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000a9e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000aa0:	189b      	adds	r3, r3, r2
 8000aa2:	781a      	ldrb	r2, [r3, #0]
 8000aa4:	f107 010c 	add.w	r1, r7, #12
 8000aa8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000aaa:	18cb      	adds	r3, r1, r3
 8000aac:	701a      	strb	r2, [r3, #0]
	lk[8] = '\0';

	if(lk[0] != '\0')
	{
		int licznik = 0;
		for(licznik = 0; licznik < strlen(lk); licznik++)
 8000aae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ab0:	f103 0301 	add.w	r3, r3, #1
 8000ab4:	627b      	str	r3, [r7, #36]	; 0x24
 8000ab6:	6a7c      	ldr	r4, [r7, #36]	; 0x24
 8000ab8:	f240 50c0 	movw	r0, #1472	; 0x5c0
 8000abc:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8000ac0:	f007 feaa 	bl	8008818 <strlen>
 8000ac4:	4603      	mov	r3, r0
 8000ac6:	429c      	cmp	r4, r3
 8000ac8:	d3e5      	bcc.n	8000a96 <transmit+0xa2>
		{
			kommando[licznik] = lk[licznik];
		}
		kommando[licznik] = '\0';
 8000aca:	f107 020c 	add.w	r2, r7, #12
 8000ace:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ad0:	18d3      	adds	r3, r2, r3
 8000ad2:	f04f 0200 	mov.w	r2, #0
 8000ad6:	701a      	strb	r2, [r3, #0]

		int len = strlen(kommando);
 8000ad8:	f107 030c 	add.w	r3, r7, #12
 8000adc:	4618      	mov	r0, r3
 8000ade:	f007 fe9b 	bl	8008818 <strlen>
 8000ae2:	4603      	mov	r3, r0
 8000ae4:	623b      	str	r3, [r7, #32]

		if(readStatus == 0)
 8000ae6:	f240 5338 	movw	r3, #1336	; 0x538
 8000aea:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000aee:	781b      	ldrb	r3, [r3, #0]
 8000af0:	2b00      	cmp	r3, #0
 8000af2:	d113      	bne.n	8000b1c <transmit+0x128>
		{
			sendStatus = 1;
 8000af4:	f240 03b9 	movw	r3, #185	; 0xb9
 8000af8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000afc:	f04f 0201 	mov.w	r2, #1
 8000b00:	701a      	strb	r2, [r3, #0]
			send(kommando, len);
 8000b02:	f107 030c 	add.w	r3, r7, #12
 8000b06:	4618      	mov	r0, r3
 8000b08:	6a39      	ldr	r1, [r7, #32]
 8000b0a:	f000 f8a3 	bl	8000c54 <send>
			sendStatus = 0;
 8000b0e:	f240 03b9 	movw	r3, #185	; 0xb9
 8000b12:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000b16:	f04f 0200 	mov.w	r2, #0
 8000b1a:	701a      	strb	r2, [r3, #0]
		}
	}

}
 8000b1c:	f107 072c 	add.w	r7, r7, #44	; 0x2c
 8000b20:	46bd      	mov	sp, r7
 8000b22:	bd90      	pop	{r4, r7, pc}

08000b24 <read>:

void read(void)
{
 8000b24:	b580      	push	{r7, lr}
 8000b26:	af00      	add	r7, sp, #0
	emptyReadData();
 8000b28:	f7ff fcf2 	bl	8000510 <emptyReadData>
	if(((UART001_GetFlagStatus(&UART001_Handle0,UART001_FIFO_STD_RECV_BUF_FLAG)) == UART001_SET))
 8000b2c:	f249 3048 	movw	r0, #37704	; 0x9348
 8000b30:	f6c0 0000 	movt	r0, #2048	; 0x800
 8000b34:	f04f 0110 	mov.w	r1, #16
 8000b38:	f004 fef0 	bl	800591c <UART001_GetFlagStatus>
 8000b3c:	4603      	mov	r3, r0
 8000b3e:	2b02      	cmp	r3, #2
 8000b40:	f040 8086 	bne.w	8000c50 <read+0x12c>
	{

		IO004_TogglePin(IO004_Handle1);
 8000b44:	f249 3384 	movw	r3, #37764	; 0x9384
 8000b48:	f6c0 0300 	movt	r3, #2048	; 0x800
 8000b4c:	685a      	ldr	r2, [r3, #4]
 8000b4e:	f249 3384 	movw	r3, #37764	; 0x9384
 8000b52:	f6c0 0300 	movt	r3, #2048	; 0x800
 8000b56:	785b      	ldrb	r3, [r3, #1]
 8000b58:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8000b5c:	fa01 f303 	lsl.w	r3, r1, r3
 8000b60:	6053      	str	r3, [r2, #4]

		statusRxFifoFilling = USIC_GetRxFIFOFillingLevel(UART001_0_USIC_CH);
 8000b62:	f04f 0300 	mov.w	r3, #0
 8000b66:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8000b6a:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8000b6e:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8000b72:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8000b76:	461a      	mov	r2, r3
 8000b78:	f240 03b4 	movw	r3, #180	; 0xb4
 8000b7c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000b80:	601a      	str	r2, [r3, #0]
		howManyRead =  UART001_ReadDataBytes(&UART001_Handle0, readData, statusRxFifoFilling);
 8000b82:	f240 03b4 	movw	r3, #180	; 0xb4
 8000b86:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000b8a:	681b      	ldr	r3, [r3, #0]
 8000b8c:	f249 3048 	movw	r0, #37704	; 0x9348
 8000b90:	f6c0 0000 	movt	r0, #2048	; 0x800
 8000b94:	f240 5178 	movw	r1, #1400	; 0x578
 8000b98:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8000b9c:	461a      	mov	r2, r3
 8000b9e:	f004 fded 	bl	800577c <UART001_ReadDataBytes>
 8000ba2:	4603      	mov	r3, r0
 8000ba4:	461a      	mov	r2, r3
 8000ba6:	f240 535c 	movw	r3, #1372	; 0x55c
 8000baa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000bae:	601a      	str	r2, [r3, #0]

		if(strcmp(readData, "LSM9DS1") == 0)
 8000bb0:	f240 5078 	movw	r0, #1400	; 0x578
 8000bb4:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8000bb8:	f249 3124 	movw	r1, #37668	; 0x9324
 8000bbc:	f6c0 0100 	movt	r1, #2048	; 0x800
 8000bc0:	f007 fd3c 	bl	800863c <strcmp>
 8000bc4:	4603      	mov	r3, r0
 8000bc6:	2b00      	cmp	r3, #0
 8000bc8:	d107      	bne.n	8000bda <read+0xb6>
		{
			chosenSensor = 1;
 8000bca:	f240 5360 	movw	r3, #1376	; 0x560
 8000bce:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000bd2:	f04f 0201 	mov.w	r2, #1
 8000bd6:	601a      	str	r2, [r3, #0]
 8000bd8:	e013      	b.n	8000c02 <read+0xde>
		}
		else if(strcmp(readData, "TEMP_SENSOR") == 0)
 8000bda:	f240 5078 	movw	r0, #1400	; 0x578
 8000bde:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8000be2:	f249 312c 	movw	r1, #37676	; 0x932c
 8000be6:	f6c0 0100 	movt	r1, #2048	; 0x800
 8000bea:	f007 fd27 	bl	800863c <strcmp>
 8000bee:	4603      	mov	r3, r0
 8000bf0:	2b00      	cmp	r3, #0
 8000bf2:	d106      	bne.n	8000c02 <read+0xde>
		{
			chosenSensor = 2;
 8000bf4:	f240 5360 	movw	r3, #1376	; 0x560
 8000bf8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000bfc:	f04f 0202 	mov.w	r2, #2
 8000c00:	601a      	str	r2, [r3, #0]
		}

		UART001_ClearFlag(&UART001_Handle0,UART001_FIFO_STD_RECV_BUF_FLAG);
 8000c02:	f249 3048 	movw	r0, #37704	; 0x9348
 8000c06:	f6c0 0000 	movt	r0, #2048	; 0x800
 8000c0a:	f04f 0110 	mov.w	r1, #16
 8000c0e:	f004 fed1 	bl	80059b4 <UART001_ClearFlag>

		while(!USIC_ubIsRxFIFOempty(UART001_0_USIC_CH))
 8000c12:	e00d      	b.n	8000c30 <read+0x10c>
		{
			USIC_FlushRxFIFO(UART001_0_USIC_CH);
 8000c14:	f04f 0300 	mov.w	r3, #0
 8000c18:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8000c1c:	f04f 0200 	mov.w	r2, #0
 8000c20:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8000c24:	f8d2 2118 	ldr.w	r2, [r2, #280]	; 0x118
 8000c28:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8000c2c:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
			chosenSensor = 2;
		}

		UART001_ClearFlag(&UART001_Handle0,UART001_FIFO_STD_RECV_BUF_FLAG);

		while(!USIC_ubIsRxFIFOempty(UART001_0_USIC_CH))
 8000c30:	f04f 0300 	mov.w	r3, #0
 8000c34:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8000c38:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8000c3c:	f003 0308 	and.w	r3, r3, #8
 8000c40:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 8000c44:	2b00      	cmp	r3, #0
 8000c46:	d0e5      	beq.n	8000c14 <read+0xf0>
		{
			USIC_FlushRxFIFO(UART001_0_USIC_CH);
		}

		copyData();
 8000c48:	f000 f85a 	bl	8000d00 <copyData>
		stopAskingAboutSending();
 8000c4c:	f7ff fc92 	bl	8000574 <stopAskingAboutSending>
	}
}
 8000c50:	bd80      	pop	{r7, pc}
 8000c52:	bf00      	nop

08000c54 <send>:




void send(char* command1, int length)
{
 8000c54:	b580      	push	{r7, lr}
 8000c56:	b086      	sub	sp, #24
 8000c58:	af00      	add	r7, sp, #0
 8000c5a:	6078      	str	r0, [r7, #4]
 8000c5c:	6039      	str	r1, [r7, #0]
	if(!statusRtsFlowControl())
 8000c5e:	f7ff fc9d 	bl	800059c <statusRtsFlowControl>
 8000c62:	4603      	mov	r3, r0
 8000c64:	2b00      	cmp	r3, #0
 8000c66:	d101      	bne.n	8000c6c <send+0x18>
	{
		stopAskingAboutSending();
 8000c68:	f7ff fc84 	bl	8000574 <stopAskingAboutSending>
	}

	/*char *command1 = commandsInitBt[i];
	volatile int length = strlen(command1);*/

	USIC_CH_TypeDef* UartRegs = UART001_Handle0.UartRegs;
 8000c6c:	f249 3348 	movw	r3, #37704	; 0x9348
 8000c70:	f6c0 0300 	movt	r3, #2048	; 0x800
 8000c74:	681b      	ldr	r3, [r3, #0]
 8000c76:	613b      	str	r3, [r7, #16]
	uint32_t WriteCount = 0;
 8000c78:	f04f 0300 	mov.w	r3, #0
 8000c7c:	617b      	str	r3, [r7, #20]

	while(length)
 8000c7e:	e037      	b.n	8000cf0 <send+0x9c>
		/*while(checkStatusCts())
		{
			int h = 0;
		};*/

		if(!(USIC_CH_TCSR_TDV_Msk & UartRegs->TCSR))
 8000c80:	693b      	ldr	r3, [r7, #16]
 8000c82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000c84:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000c88:	2b00      	cmp	r3, #0
 8000c8a:	d11e      	bne.n	8000cca <send+0x76>
		{
			while(checkStatusCts())
 8000c8c:	bf00      	nop
 8000c8e:	f7ff fc9b 	bl	80005c8 <checkStatusCts>
 8000c92:	4603      	mov	r3, r0
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	d1fa      	bne.n	8000c8e <send+0x3a>
			{
				;
			}
			char c = command1[WriteCount];
 8000c98:	687a      	ldr	r2, [r7, #4]
 8000c9a:	697b      	ldr	r3, [r7, #20]
 8000c9c:	18d3      	adds	r3, r2, r3
 8000c9e:	781b      	ldrb	r3, [r3, #0]
 8000ca0:	73fb      	strb	r3, [r7, #15]

			UartRegs->TBUF[0] = c;
 8000ca2:	7bfa      	ldrb	r2, [r7, #15]
 8000ca4:	693b      	ldr	r3, [r7, #16]
 8000ca6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
			length--;
 8000caa:	683b      	ldr	r3, [r7, #0]
 8000cac:	f103 33ff 	add.w	r3, r3, #4294967295
 8000cb0:	603b      	str	r3, [r7, #0]
			WriteCount++;
 8000cb2:	697b      	ldr	r3, [r7, #20]
 8000cb4:	f103 0301 	add.w	r3, r3, #1
 8000cb8:	617b      	str	r3, [r7, #20]

			k = SYSTM001_GetTime();
 8000cba:	f005 fb43 	bl	8006344 <SYSTM001_GetTime>
 8000cbe:	4602      	mov	r2, r0
 8000cc0:	f240 03cc 	movw	r3, #204	; 0xcc
 8000cc4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000cc8:	601a      	str	r2, [r3, #0]
		}

		if(UART001_GetFlagStatus(&UART001_Handle0,UART001_TRANS_BUFFER_IND_FLAG) == UART001_SET)
 8000cca:	f249 3048 	movw	r0, #37704	; 0x9348
 8000cce:	f6c0 0000 	movt	r0, #2048	; 0x800
 8000cd2:	f04f 010d 	mov.w	r1, #13
 8000cd6:	f004 fe21 	bl	800591c <UART001_GetFlagStatus>
 8000cda:	4603      	mov	r3, r0
 8000cdc:	2b02      	cmp	r3, #2
 8000cde:	d107      	bne.n	8000cf0 <send+0x9c>
		{
			//po wyczyszczeniu flagi powinno sie przeslac
			UART001_ClearFlag(&UART001_Handle0,UART001_TRANS_BUFFER_IND_FLAG);
 8000ce0:	f249 3048 	movw	r0, #37704	; 0x9348
 8000ce4:	f6c0 0000 	movt	r0, #2048	; 0x800
 8000ce8:	f04f 010d 	mov.w	r1, #13
 8000cec:	f004 fe62 	bl	80059b4 <UART001_ClearFlag>
	volatile int length = strlen(command1);*/

	USIC_CH_TypeDef* UartRegs = UART001_Handle0.UartRegs;
	uint32_t WriteCount = 0;

	while(length)
 8000cf0:	683b      	ldr	r3, [r7, #0]
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	d1c4      	bne.n	8000c80 <send+0x2c>
		{
			//po wyczyszczeniu flagi powinno sie przeslac
			UART001_ClearFlag(&UART001_Handle0,UART001_TRANS_BUFFER_IND_FLAG);
		}
	}
}
 8000cf6:	f107 0718 	add.w	r7, r7, #24
 8000cfa:	46bd      	mov	sp, r7
 8000cfc:	bd80      	pop	{r7, pc}
 8000cfe:	bf00      	nop

08000d00 <copyData>:

void copyData(void)
{
 8000d00:	b480      	push	{r7}
 8000d02:	b083      	sub	sp, #12
 8000d04:	af00      	add	r7, sp, #0
	volatile int i = 0;
 8000d06:	f04f 0300 	mov.w	r3, #0
 8000d0a:	607b      	str	r3, [r7, #4]

	if(readData[0] != '\0')
 8000d0c:	f240 5378 	movw	r3, #1400	; 0x578
 8000d10:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000d14:	781b      	ldrb	r3, [r3, #0]
 8000d16:	2b00      	cmp	r3, #0
 8000d18:	d02b      	beq.n	8000d72 <copyData+0x72>
	{
		for(i = 0; i < MAX_READ_DATA; i++)
 8000d1a:	f04f 0300 	mov.w	r3, #0
 8000d1e:	607b      	str	r3, [r7, #4]
 8000d20:	e024      	b.n	8000d6c <copyData+0x6c>
		{
			if(readData[i] == '\0') //jak koniec tablicy
 8000d22:	687a      	ldr	r2, [r7, #4]
 8000d24:	f240 5378 	movw	r3, #1400	; 0x578
 8000d28:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000d2c:	5c9b      	ldrb	r3, [r3, r2]
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	d10c      	bne.n	8000d4c <copyData+0x4c>
			{                       //to kopiuje znak konca linii i wychodze z petli
				copiedData[i] = readData[i];
 8000d32:	687a      	ldr	r2, [r7, #4]
 8000d34:	6879      	ldr	r1, [r7, #4]
 8000d36:	f240 5378 	movw	r3, #1400	; 0x578
 8000d3a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000d3e:	5c59      	ldrb	r1, [r3, r1]
 8000d40:	f240 4370 	movw	r3, #1136	; 0x470
 8000d44:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000d48:	5499      	strb	r1, [r3, r2]
				break;
 8000d4a:	e012      	b.n	8000d72 <copyData+0x72>
			}

			copiedData[i] = readData[i];
 8000d4c:	687a      	ldr	r2, [r7, #4]
 8000d4e:	6879      	ldr	r1, [r7, #4]
 8000d50:	f240 5378 	movw	r3, #1400	; 0x578
 8000d54:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000d58:	5c59      	ldrb	r1, [r3, r1]
 8000d5a:	f240 4370 	movw	r3, #1136	; 0x470
 8000d5e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000d62:	5499      	strb	r1, [r3, r2]
{
	volatile int i = 0;

	if(readData[0] != '\0')
	{
		for(i = 0; i < MAX_READ_DATA; i++)
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	f103 0301 	add.w	r3, r3, #1
 8000d6a:	607b      	str	r3, [r7, #4]
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	2b45      	cmp	r3, #69	; 0x45
 8000d70:	ddd7      	ble.n	8000d22 <copyData+0x22>
			}

			copiedData[i] = readData[i];
		}
	}
}
 8000d72:	f107 070c 	add.w	r7, r7, #12
 8000d76:	46bd      	mov	sp, r7
 8000d78:	bc80      	pop	{r7}
 8000d7a:	4770      	bx	lr

08000d7c <blueToothHandle>:

void blueToothHandle(void)
{
 8000d7c:	b580      	push	{r7, lr}
 8000d7e:	af00      	add	r7, sp, #0
	if(copiedData[0] == '+')
 8000d80:	f240 4370 	movw	r3, #1136	; 0x470
 8000d84:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000d88:	781b      	ldrb	r3, [r3, #0]
 8000d8a:	2b2b      	cmp	r3, #43	; 0x2b
 8000d8c:	d10a      	bne.n	8000da4 <blueToothHandle+0x28>
	{
		if(compareStrings("+RDII\r\n"))
 8000d8e:	f249 3038 	movw	r0, #37688	; 0x9338
 8000d92:	f6c0 0000 	movt	r0, #2048	; 0x800
 8000d96:	f000 f807 	bl	8000da8 <compareStrings>
 8000d9a:	4603      	mov	r3, r0
 8000d9c:	2b00      	cmp	r3, #0
 8000d9e:	d001      	beq.n	8000da4 <blueToothHandle+0x28>
		{
			turnOnLeftDiode();
 8000da0:	f000 f81a 	bl	8000dd8 <turnOnLeftDiode>
		}
	}
}
 8000da4:	bd80      	pop	{r7, pc}
 8000da6:	bf00      	nop

08000da8 <compareStrings>:

char compareStrings(const char *string)
{
 8000da8:	b580      	push	{r7, lr}
 8000daa:	b082      	sub	sp, #8
 8000dac:	af00      	add	r7, sp, #0
 8000dae:	6078      	str	r0, [r7, #4]
	if(strcmp((const char *)copiedData, string) == 0)
 8000db0:	f240 4070 	movw	r0, #1136	; 0x470
 8000db4:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8000db8:	6879      	ldr	r1, [r7, #4]
 8000dba:	f007 fc3f 	bl	800863c <strcmp>
 8000dbe:	4603      	mov	r3, r0
 8000dc0:	2b00      	cmp	r3, #0
 8000dc2:	d102      	bne.n	8000dca <compareStrings+0x22>
	{
		return 1;
 8000dc4:	f04f 0301 	mov.w	r3, #1
 8000dc8:	e001      	b.n	8000dce <compareStrings+0x26>
	}

	return 0;
 8000dca:	f04f 0300 	mov.w	r3, #0
}
 8000dce:	4618      	mov	r0, r3
 8000dd0:	f107 0708 	add.w	r7, r7, #8
 8000dd4:	46bd      	mov	sp, r7
 8000dd6:	bd80      	pop	{r7, pc}

08000dd8 <turnOnLeftDiode>:

void turnOnLeftDiode(void)
{
 8000dd8:	b480      	push	{r7}
 8000dda:	af00      	add	r7, sp, #0
	IO004_SetOutputValue(IO004_Handle0, TURN_ON);
 8000ddc:	f249 337c 	movw	r3, #37756	; 0x937c
 8000de0:	f6c0 0300 	movt	r3, #2048	; 0x800
 8000de4:	685a      	ldr	r2, [r3, #4]
 8000de6:	f249 337c 	movw	r3, #37756	; 0x937c
 8000dea:	f6c0 0300 	movt	r3, #2048	; 0x800
 8000dee:	785b      	ldrb	r3, [r3, #1]
 8000df0:	f04f 0101 	mov.w	r1, #1
 8000df4:	fa01 f303 	lsl.w	r3, r1, r3
 8000df8:	6053      	str	r3, [r2, #4]
}
 8000dfa:	46bd      	mov	sp, r7
 8000dfc:	bc80      	pop	{r7}
 8000dfe:	4770      	bx	lr

08000e00 <turnOffLeftDiode>:

void turnOffLeftDiode(void)
{
 8000e00:	b480      	push	{r7}
 8000e02:	af00      	add	r7, sp, #0
	IO004_SetOutputValue(IO004_Handle0, TURN_OFF);
 8000e04:	f249 337c 	movw	r3, #37756	; 0x937c
 8000e08:	f6c0 0300 	movt	r3, #2048	; 0x800
 8000e0c:	685a      	ldr	r2, [r3, #4]
 8000e0e:	f249 337c 	movw	r3, #37756	; 0x937c
 8000e12:	f6c0 0300 	movt	r3, #2048	; 0x800
 8000e16:	785b      	ldrb	r3, [r3, #1]
 8000e18:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 8000e1c:	fa01 f303 	lsl.w	r3, r1, r3
 8000e20:	6053      	str	r3, [r2, #4]
}
 8000e22:	46bd      	mov	sp, r7
 8000e24:	bc80      	pop	{r7}
 8000e26:	4770      	bx	lr

08000e28 <turnOnRightDiode>:

void turnOnRightDiode(void)
{
 8000e28:	b480      	push	{r7}
 8000e2a:	af00      	add	r7, sp, #0
	IO004_SetOutputValue(IO004_Handle1, TURN_ON);
 8000e2c:	f249 3384 	movw	r3, #37764	; 0x9384
 8000e30:	f6c0 0300 	movt	r3, #2048	; 0x800
 8000e34:	685a      	ldr	r2, [r3, #4]
 8000e36:	f249 3384 	movw	r3, #37764	; 0x9384
 8000e3a:	f6c0 0300 	movt	r3, #2048	; 0x800
 8000e3e:	785b      	ldrb	r3, [r3, #1]
 8000e40:	f04f 0101 	mov.w	r1, #1
 8000e44:	fa01 f303 	lsl.w	r3, r1, r3
 8000e48:	6053      	str	r3, [r2, #4]
}
 8000e4a:	46bd      	mov	sp, r7
 8000e4c:	bc80      	pop	{r7}
 8000e4e:	4770      	bx	lr

08000e50 <turnOffRightDiode>:

void turnOffRightDiode(void)
{
 8000e50:	b480      	push	{r7}
 8000e52:	af00      	add	r7, sp, #0
	IO004_SetOutputValue(IO004_Handle1, TURN_OFF);
 8000e54:	f249 3384 	movw	r3, #37764	; 0x9384
 8000e58:	f6c0 0300 	movt	r3, #2048	; 0x800
 8000e5c:	685a      	ldr	r2, [r3, #4]
 8000e5e:	f249 3384 	movw	r3, #37764	; 0x9384
 8000e62:	f6c0 0300 	movt	r3, #2048	; 0x800
 8000e66:	785b      	ldrb	r3, [r3, #1]
 8000e68:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 8000e6c:	fa01 f303 	lsl.w	r3, r1, r3
 8000e70:	6053      	str	r3, [r2, #4]
}
 8000e72:	46bd      	mov	sp, r7
 8000e74:	bc80      	pop	{r7}
 8000e76:	4770      	bx	lr

08000e78 <checkStream>:

void checkStream(void)
{
 8000e78:	b580      	push	{r7, lr}
 8000e7a:	b084      	sub	sp, #16
 8000e7c:	af02      	add	r7, sp, #8

	//sprawdzenie na to czy mamy event roz³¹czenia
	if(strstr((const char *)copiedData, "+RDII") != NULL)
 8000e7e:	f240 4070 	movw	r0, #1136	; 0x470
 8000e82:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8000e86:	f249 3140 	movw	r1, #37696	; 0x9340
 8000e8a:	f6c0 0100 	movt	r1, #2048	; 0x800
 8000e8e:	f007 fedd 	bl	8008c4c <strstr>
 8000e92:	4603      	mov	r3, r0
 8000e94:	2b00      	cmp	r3, #0
 8000e96:	d054      	beq.n	8000f42 <checkStream+0xca>
	{
		turnOnRightDiode();
 8000e98:	f7ff ffc6 	bl	8000e28 <turnOnRightDiode>

		//zastopowanie odbioru i transmisji danych
		removeTimer(&receiveStatus, &receiveID);
 8000e9c:	f240 0080 	movw	r0, #128	; 0x80
 8000ea0:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8000ea4:	f240 516c 	movw	r1, #1388	; 0x56c
 8000ea8:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8000eac:	f002 fe1c 	bl	8003ae8 <removeTimer>
		removeTimer(&transmitStatus, &transmitID);
 8000eb0:	f240 5044 	movw	r0, #1348	; 0x544
 8000eb4:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8000eb8:	f240 01bc 	movw	r1, #188	; 0xbc
 8000ebc:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8000ec0:	f002 fe12 	bl	8003ae8 <removeTimer>
		//zastopowanie odbioru i transmisji danych

		//wlaczenie ponownej inicjalizacji
		makeTimer(500, SYSTM001_PERIODIC, timerHandler, NULL, &Status, &TimerId);
 8000ec4:	f240 03c4 	movw	r3, #196	; 0xc4
 8000ec8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000ecc:	9300      	str	r3, [sp, #0]
 8000ece:	f240 53fc 	movw	r3, #1532	; 0x5fc
 8000ed2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000ed6:	9301      	str	r3, [sp, #4]
 8000ed8:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000edc:	f04f 0101 	mov.w	r1, #1
 8000ee0:	f240 32ed 	movw	r2, #1005	; 0x3ed
 8000ee4:	f6c0 0200 	movt	r2, #2048	; 0x800
 8000ee8:	f04f 0300 	mov.w	r3, #0
 8000eec:	f002 fdd8 	bl	8003aa0 <makeTimer>

		stageOfInitializationBt = INITIAL_STATE;
 8000ef0:	f240 53f8 	movw	r3, #1528	; 0x5f8
 8000ef4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000ef8:	f04f 0200 	mov.w	r2, #0
 8000efc:	601a      	str	r2, [r3, #0]
		//wy³¹czenie mozliwosci wysy³u odbioru
		turnOnSendingReceiving = TURN_OFF;
 8000efe:	f240 53e4 	movw	r3, #1508	; 0x5e4
 8000f02:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000f06:	f04f 0200 	mov.w	r2, #0
 8000f0a:	701a      	strb	r2, [r3, #0]
		//wy³¹czenie mozliwosci wysy³u odbioru

		initStatus = 0;
 8000f0c:	f240 531c 	movw	r3, #1308	; 0x51c
 8000f10:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000f14:	f04f 0200 	mov.w	r2, #0
 8000f18:	701a      	strb	r2, [r3, #0]
		//wyresetowanie bufora danych
		for(int h = 0; h < MAX_READ_DATA; h++)
 8000f1a:	f04f 0300 	mov.w	r3, #0
 8000f1e:	607b      	str	r3, [r7, #4]
 8000f20:	e00c      	b.n	8000f3c <checkStream+0xc4>
		{
			copiedData[h] = '\0';
 8000f22:	f240 4370 	movw	r3, #1136	; 0x470
 8000f26:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000f2a:	687a      	ldr	r2, [r7, #4]
 8000f2c:	189b      	adds	r3, r3, r2
 8000f2e:	f04f 0200 	mov.w	r2, #0
 8000f32:	701a      	strb	r2, [r3, #0]
		turnOnSendingReceiving = TURN_OFF;
		//wy³¹czenie mozliwosci wysy³u odbioru

		initStatus = 0;
		//wyresetowanie bufora danych
		for(int h = 0; h < MAX_READ_DATA; h++)
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	f103 0301 	add.w	r3, r3, #1
 8000f3a:	607b      	str	r3, [r7, #4]
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	2b45      	cmp	r3, #69	; 0x45
 8000f40:	ddef      	ble.n	8000f22 <checkStream+0xaa>
			copiedData[h] = '\0';
		}
		//wyresetowanie bufora danych
	}

}
 8000f42:	f107 0708 	add.w	r7, r7, #8
 8000f46:	46bd      	mov	sp, r7
 8000f48:	bd80      	pop	{r7, pc}
 8000f4a:	bf00      	nop

08000f4c <emergencySentHandler>:

void emergencySentHandler(void *T)
{
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	b084      	sub	sp, #16
 8000f50:	af00      	add	r7, sp, #0
 8000f52:	6078      	str	r0, [r7, #4]
	int len = strlen(dataToSend);
 8000f54:	f240 00d4 	movw	r0, #212	; 0xd4
 8000f58:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8000f5c:	f007 fc5c 	bl	8008818 <strlen>
 8000f60:	4603      	mov	r3, r0
 8000f62:	60fb      	str	r3, [r7, #12]
	send(dataToSend, len);
 8000f64:	f240 00d4 	movw	r0, #212	; 0xd4
 8000f68:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8000f6c:	68f9      	ldr	r1, [r7, #12]
 8000f6e:	f7ff fe71 	bl	8000c54 <send>
}
 8000f72:	f107 0710 	add.w	r7, r7, #16
 8000f76:	46bd      	mov	sp, r7
 8000f78:	bd80      	pop	{r7, pc}
 8000f7a:	bf00      	nop

08000f7c <manageConnection>:
	}
}*/


void manageConnection(void)
{
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	b082      	sub	sp, #8
 8000f80:	af02      	add	r7, sp, #8
	k = SYSTM001_GetTime();
 8000f82:	f005 f9df 	bl	8006344 <SYSTM001_GetTime>
 8000f86:	4602      	mov	r2, r0
 8000f88:	f240 03cc 	movw	r3, #204	; 0xcc
 8000f8c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000f90:	601a      	str	r2, [r3, #0]
	k = SYSTM001_GetSysTickCount(100);
 8000f92:	f04f 0064 	mov.w	r0, #100	; 0x64
 8000f96:	f005 f9e1 	bl	800635c <SYSTM001_GetSysTickCount>
 8000f9a:	4602      	mov	r2, r0
 8000f9c:	f240 03cc 	movw	r3, #204	; 0xcc
 8000fa0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000fa4:	601a      	str	r2, [r3, #0]
	z++;
 8000fa6:	f240 5324 	movw	r3, #1316	; 0x524
 8000faa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000fae:	681b      	ldr	r3, [r3, #0]
 8000fb0:	f103 0201 	add.w	r2, r3, #1
 8000fb4:	f240 5324 	movw	r3, #1316	; 0x524
 8000fb8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000fbc:	601a      	str	r2, [r3, #0]
	if(statusSent == 1) //jak statusSent jest rowny jeden to inicjalizujemy modul po kolei zwiêkszaj¹c stageOfInitializationBt
 8000fbe:	f240 0388 	movw	r3, #136	; 0x88
 8000fc2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000fc6:	681b      	ldr	r3, [r3, #0]
 8000fc8:	2b01      	cmp	r3, #1
 8000fca:	d110      	bne.n	8000fee <manageConnection+0x72>
	{					//a¿ do stageOfInitializationBt == 6
		removeTimer(&StatusReceive, &TimerIdReceive);
 8000fcc:	f240 5020 	movw	r0, #1312	; 0x520
 8000fd0:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8000fd4:	f240 416c 	movw	r1, #1132	; 0x46c
 8000fd8:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8000fdc:	f002 fd84 	bl	8003ae8 <removeTimer>

		statusSent = 0;
 8000fe0:	f240 0388 	movw	r3, #136	; 0x88
 8000fe4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000fe8:	f04f 0200 	mov.w	r2, #0
 8000fec:	601a      	str	r2, [r3, #0]
	}

	if(stageOfInitializationBt == OUT_OF_INIT) //tutaj stageOfInitializationBt == 7 czyli mamy doczynienia z ostatnim etapem inicjalizacji
 8000fee:	f240 53f8 	movw	r3, #1528	; 0x5f8
 8000ff2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000ff6:	681b      	ldr	r3, [r3, #0]
 8000ff8:	2b07      	cmp	r3, #7
 8000ffa:	d115      	bne.n	8001028 <manageConnection+0xac>
	{
		removeTimer(&Status, &TimerId); //usuniecie timera odpowiedzialnego za wysylanie w celu inicjalizacji
 8000ffc:	f240 00c4 	movw	r0, #196	; 0xc4
 8001000:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8001004:	f240 51fc 	movw	r1, #1532	; 0x5fc
 8001008:	f2c2 0100 	movt	r1, #8192	; 0x2000
 800100c:	f002 fd6c 	bl	8003ae8 <removeTimer>

		stageOfInitializationBt++; //zwiekszenie licznika inicjalizacji w celu wyslania ostatniej komendy w ostatnim kroku
 8001010:	f240 53f8 	movw	r3, #1528	; 0x5f8
 8001014:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001018:	681b      	ldr	r3, [r3, #0]
 800101a:	f103 0201 	add.w	r2, r3, #1
 800101e:	f240 53f8 	movw	r3, #1528	; 0x5f8
 8001022:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001026:	601a      	str	r2, [r3, #0]
	}

	if(((stageOfInitializationBt - 1) == OUT_OF_INIT)) //wyslanie ostaniej ostaniej komendy
 8001028:	f240 53f8 	movw	r3, #1528	; 0x5f8
 800102c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001030:	681b      	ldr	r3, [r3, #0]
 8001032:	2b08      	cmp	r3, #8
 8001034:	d130      	bne.n	8001098 <manageConnection+0x11c>
	{
		lastStageOfInitializationBt = OUT_OF_INIT;
 8001036:	f240 03c0 	movw	r3, #192	; 0xc0
 800103a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800103e:	f04f 0207 	mov.w	r2, #7
 8001042:	601a      	str	r2, [r3, #0]

		makeTimer(500, SYSTM001_PERIODIC, timerHandlerConnectionSet, NULL, &statusSetConnection, &TimerIDSetConnection); //wys³anie ostaniej komendy
 8001044:	f240 5368 	movw	r3, #1384	; 0x568
 8001048:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800104c:	9300      	str	r3, [sp, #0]
 800104e:	f240 5334 	movw	r3, #1332	; 0x534
 8001052:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001056:	9301      	str	r3, [sp, #4]
 8001058:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800105c:	f04f 0101 	mov.w	r1, #1
 8001060:	f640 0269 	movw	r2, #2153	; 0x869
 8001064:	f6c0 0200 	movt	r2, #2048	; 0x800
 8001068:	f04f 0300 	mov.w	r3, #0
 800106c:	f002 fd18 	bl	8003aa0 <makeTimer>

		if(TimerIDSetConnection != 0)
 8001070:	f240 5334 	movw	r3, #1332	; 0x534
 8001074:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001078:	681b      	ldr	r3, [r3, #0]
 800107a:	2b00      	cmp	r3, #0
 800107c:	d041      	beq.n	8001102 <manageConnection+0x186>
		{
			stageOfInitializationBt++;
 800107e:	f240 53f8 	movw	r3, #1528	; 0x5f8
 8001082:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001086:	681b      	ldr	r3, [r3, #0]
 8001088:	f103 0201 	add.w	r2, r3, #1
 800108c:	f240 53f8 	movw	r3, #1528	; 0x5f8
 8001090:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001094:	601a      	str	r2, [r3, #0]
 8001096:	e034      	b.n	8001102 <manageConnection+0x186>
		}
	}
	else if(lastStageOfInitializationBt == (OUT_OF_INIT + 1))
 8001098:	f240 03c0 	movw	r3, #192	; 0xc0
 800109c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80010a0:	681b      	ldr	r3, [r3, #0]
 80010a2:	2b08      	cmp	r3, #8
 80010a4:	d12d      	bne.n	8001102 <manageConnection+0x186>
	{
		removeTimer(&statusSetConnection, &TimerIDSetConnection);//usuniecie timera o odpowiedzialnego za wyslanie ostaniej komendy
 80010a6:	f240 5068 	movw	r0, #1384	; 0x568
 80010aa:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80010ae:	f240 5134 	movw	r1, #1332	; 0x534
 80010b2:	f2c2 0100 	movt	r1, #8192	; 0x2000
 80010b6:	f002 fd17 	bl	8003ae8 <removeTimer>

		if(statusSetConnection == DAVEApp_SUCCESS)
 80010ba:	f240 5368 	movw	r3, #1384	; 0x568
 80010be:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80010c2:	681b      	ldr	r3, [r3, #0]
 80010c4:	2b00      	cmp	r3, #0
 80010c6:	d11c      	bne.n	8001102 <manageConnection+0x186>
		{
			removeTimer(&StatusReceive, &TimerIdReceive);
 80010c8:	f240 5020 	movw	r0, #1312	; 0x520
 80010cc:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80010d0:	f240 416c 	movw	r1, #1132	; 0x46c
 80010d4:	f2c2 0100 	movt	r1, #8192	; 0x2000
 80010d8:	f002 fd06 	bl	8003ae8 <removeTimer>

			lastStageOfInitializationBt++;
 80010dc:	f240 03c0 	movw	r3, #192	; 0xc0
 80010e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80010e4:	681b      	ldr	r3, [r3, #0]
 80010e6:	f103 0201 	add.w	r2, r3, #1
 80010ea:	f240 03c0 	movw	r3, #192	; 0xc0
 80010ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80010f2:	601a      	str	r2, [r3, #0]
			turnOnSendingReceiving = 1;
 80010f4:	f240 53e4 	movw	r3, #1508	; 0x5e4
 80010f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80010fc:	f04f 0201 	mov.w	r2, #1
 8001100:	701a      	strb	r2, [r3, #0]
		}
	}

	if(turnOnSendingReceiving == 1)
 8001102:	f240 53e4 	movw	r3, #1508	; 0x5e4
 8001106:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800110a:	781b      	ldrb	r3, [r3, #0]
 800110c:	2b01      	cmp	r3, #1
 800110e:	d139      	bne.n	8001184 <manageConnection+0x208>
	{
		//deklaracja do odbioru

		makeTimer(500, SYSTM001_PERIODIC, receive, NULL, &receiveStatus, &receiveID);
 8001110:	f240 0380 	movw	r3, #128	; 0x80
 8001114:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001118:	9300      	str	r3, [sp, #0]
 800111a:	f240 536c 	movw	r3, #1388	; 0x56c
 800111e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001122:	9301      	str	r3, [sp, #4]
 8001124:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001128:	f04f 0101 	mov.w	r1, #1
 800112c:	f640 12b1 	movw	r2, #2481	; 0x9b1
 8001130:	f6c0 0200 	movt	r2, #2048	; 0x800
 8001134:	f04f 0300 	mov.w	r3, #0
 8001138:	f002 fcb2 	bl	8003aa0 <makeTimer>

		//deklaracja do wysylania
		makeTimer(1500, SYSTM001_PERIODIC, transmit, NULL, &transmitStatus, &transmitID);
 800113c:	f240 5344 	movw	r3, #1348	; 0x544
 8001140:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001144:	9300      	str	r3, [sp, #0]
 8001146:	f240 03bc 	movw	r3, #188	; 0xbc
 800114a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800114e:	9301      	str	r3, [sp, #4]
 8001150:	f240 50dc 	movw	r0, #1500	; 0x5dc
 8001154:	f04f 0101 	mov.w	r1, #1
 8001158:	f640 12f5 	movw	r2, #2549	; 0x9f5
 800115c:	f6c0 0200 	movt	r2, #2048	; 0x800
 8001160:	f04f 0300 	mov.w	r3, #0
 8001164:	f002 fc9c 	bl	8003aa0 <makeTimer>

		initStatus = 1;
 8001168:	f240 531c 	movw	r3, #1308	; 0x51c
 800116c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001170:	f04f 0201 	mov.w	r2, #1
 8001174:	701a      	strb	r2, [r3, #0]
		turnOnSendingReceiving = 0;
 8001176:	f240 53e4 	movw	r3, #1508	; 0x5e4
 800117a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800117e:	f04f 0200 	mov.w	r2, #0
 8001182:	701a      	strb	r2, [r3, #0]
	}

	//blueToothHandle();

	//check stream, if disconnection occured
	checkStream();
 8001184:	f7ff fe78 	bl	8000e78 <checkStream>
	//check stream, if disconnection occured

	if(chosenSensor == 1)
 8001188:	f240 5360 	movw	r3, #1376	; 0x560
 800118c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	2b01      	cmp	r3, #1
 8001194:	d114      	bne.n	80011c0 <manageConnection+0x244>
	{
		//zastopowanie odbioru i transmisji danych
		removeTimer(&receiveStatus, &receiveID);
 8001196:	f240 0080 	movw	r0, #128	; 0x80
 800119a:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800119e:	f240 516c 	movw	r1, #1388	; 0x56c
 80011a2:	f2c2 0100 	movt	r1, #8192	; 0x2000
 80011a6:	f002 fc9f 	bl	8003ae8 <removeTimer>
		removeTimer(&transmitStatus, &transmitID);
 80011aa:	f240 5044 	movw	r0, #1348	; 0x544
 80011ae:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80011b2:	f240 01bc 	movw	r1, #188	; 0xbc
 80011b6:	f2c2 0100 	movt	r1, #8192	; 0x2000
 80011ba:	f002 fc95 	bl	8003ae8 <removeTimer>
 80011be:	e01a      	b.n	80011f6 <manageConnection+0x27a>
		//zastopowanie odbioru i transmisji danych
	}
	else if(chosenSensor == 2)
 80011c0:	f240 5360 	movw	r3, #1376	; 0x560
 80011c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80011c8:	681b      	ldr	r3, [r3, #0]
 80011ca:	2b02      	cmp	r3, #2
 80011cc:	d113      	bne.n	80011f6 <manageConnection+0x27a>
	{
		//zastopowanie odbioru i transmisji danych
		removeTimer(&receiveStatus, &receiveID);
 80011ce:	f240 0080 	movw	r0, #128	; 0x80
 80011d2:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80011d6:	f240 516c 	movw	r1, #1388	; 0x56c
 80011da:	f2c2 0100 	movt	r1, #8192	; 0x2000
 80011de:	f002 fc83 	bl	8003ae8 <removeTimer>
		removeTimer(&transmitStatus, &transmitID);
 80011e2:	f240 5044 	movw	r0, #1348	; 0x544
 80011e6:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80011ea:	f240 01bc 	movw	r1, #188	; 0xbc
 80011ee:	f2c2 0100 	movt	r1, #8192	; 0x2000
 80011f2:	f002 fc79 	bl	8003ae8 <removeTimer>
		//zastopowanie odbioru i transmisji danych
	}
}
 80011f6:	46bd      	mov	sp, r7
 80011f8:	bd80      	pop	{r7, pc}
 80011fa:	bf00      	nop

080011fc <init>:
}pomiary;

pomiary poms;

void init(interface_mode interface, uint8_t xgAddr, uint8_t mAddr)
{
 80011fc:	b480      	push	{r7}
 80011fe:	b085      	sub	sp, #20
 8001200:	af00      	add	r7, sp, #0
 8001202:	4613      	mov	r3, r2
 8001204:	4602      	mov	r2, r0
 8001206:	71fa      	strb	r2, [r7, #7]
 8001208:	460a      	mov	r2, r1
 800120a:	71ba      	strb	r2, [r7, #6]
 800120c:	717b      	strb	r3, [r7, #5]
	settings.device.commInterface = interface;
 800120e:	f240 038c 	movw	r3, #140	; 0x8c
 8001212:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001216:	79fa      	ldrb	r2, [r7, #7]
 8001218:	701a      	strb	r2, [r3, #0]
	settings.device.agAddress = xgAddr;
 800121a:	f240 038c 	movw	r3, #140	; 0x8c
 800121e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001222:	79ba      	ldrb	r2, [r7, #6]
 8001224:	705a      	strb	r2, [r3, #1]
	settings.device.mAddress = mAddr;
 8001226:	f240 038c 	movw	r3, #140	; 0x8c
 800122a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800122e:	797a      	ldrb	r2, [r7, #5]
 8001230:	709a      	strb	r2, [r3, #2]

	settings.gyro.enabled = TRUE;
 8001232:	f240 038c 	movw	r3, #140	; 0x8c
 8001236:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800123a:	f04f 0201 	mov.w	r2, #1
 800123e:	711a      	strb	r2, [r3, #4]
	settings.gyro.enableX = TRUE;
 8001240:	f240 038c 	movw	r3, #140	; 0x8c
 8001244:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001248:	f04f 0201 	mov.w	r2, #1
 800124c:	745a      	strb	r2, [r3, #17]
	settings.gyro.enableY = TRUE;
 800124e:	f240 038c 	movw	r3, #140	; 0x8c
 8001252:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001256:	f04f 0201 	mov.w	r2, #1
 800125a:	749a      	strb	r2, [r3, #18]
	settings.gyro.enableZ = TRUE;
 800125c:	f240 038c 	movw	r3, #140	; 0x8c
 8001260:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001264:	f04f 0201 	mov.w	r2, #1
 8001268:	74da      	strb	r2, [r3, #19]
	// gyro scale can be 245, 500, or 2000
	settings.gyro.scale = 245;
 800126a:	f240 038c 	movw	r3, #140	; 0x8c
 800126e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001272:	f04f 02f5 	mov.w	r2, #245	; 0xf5
 8001276:	80da      	strh	r2, [r3, #6]
	// gyro sample rate: value between 1-6
	// 1 = 14.9    4 = 238
	// 2 = 59.5    5 = 476
	// 3 = 119     6 = 952
	settings.gyro.sampleRate = 3;
 8001278:	f240 038c 	movw	r3, #140	; 0x8c
 800127c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001280:	f04f 0203 	mov.w	r2, #3
 8001284:	721a      	strb	r2, [r3, #8]
	// gyro cutoff frequency: value between 0-3
	// Actual value of cutoff frequency depends
	// on sample rate.
	settings.gyro.bandwidth = 0;
 8001286:	f240 038c 	movw	r3, #140	; 0x8c
 800128a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800128e:	f04f 0200 	mov.w	r2, #0
 8001292:	725a      	strb	r2, [r3, #9]
	settings.gyro.lowPowerEnable = FALSE;
 8001294:	f240 038c 	movw	r3, #140	; 0x8c
 8001298:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800129c:	f04f 0200 	mov.w	r2, #0
 80012a0:	729a      	strb	r2, [r3, #10]

	settings.gyro.HPFEnable = FALSE;
 80012a2:	f240 038c 	movw	r3, #140	; 0x8c
 80012a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80012aa:	f04f 0200 	mov.w	r2, #0
 80012ae:	72da      	strb	r2, [r3, #11]
	// Gyro HPF cutoff frequency: value between 0-9
	// Actual value depends on sample rate. Only applies
	// if gyroHPFEnable is TRUE.
	settings.gyro.HPFCutoff = 0;
 80012b0:	f240 038c 	movw	r3, #140	; 0x8c
 80012b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80012b8:	f04f 0200 	mov.w	r2, #0
 80012bc:	731a      	strb	r2, [r3, #12]
	settings.gyro.flipX = FALSE;
 80012be:	f240 038c 	movw	r3, #140	; 0x8c
 80012c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80012c6:	f04f 0200 	mov.w	r2, #0
 80012ca:	735a      	strb	r2, [r3, #13]
	settings.gyro.flipY = FALSE;
 80012cc:	f240 038c 	movw	r3, #140	; 0x8c
 80012d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80012d4:	f04f 0200 	mov.w	r2, #0
 80012d8:	739a      	strb	r2, [r3, #14]
	settings.gyro.flipZ = FALSE;
 80012da:	f240 038c 	movw	r3, #140	; 0x8c
 80012de:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80012e2:	f04f 0200 	mov.w	r2, #0
 80012e6:	73da      	strb	r2, [r3, #15]
	settings.gyro.orientation = 0;
 80012e8:	f240 038c 	movw	r3, #140	; 0x8c
 80012ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80012f0:	f04f 0200 	mov.w	r2, #0
 80012f4:	741a      	strb	r2, [r3, #16]
	settings.gyro.latchInterrupt = TRUE;
 80012f6:	f240 038c 	movw	r3, #140	; 0x8c
 80012fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80012fe:	f04f 0201 	mov.w	r2, #1
 8001302:	751a      	strb	r2, [r3, #20]

	settings.accel.enabled = TRUE;
 8001304:	f240 038c 	movw	r3, #140	; 0x8c
 8001308:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800130c:	f04f 0201 	mov.w	r2, #1
 8001310:	759a      	strb	r2, [r3, #22]
	settings.accel.enableX = TRUE;
 8001312:	f240 038c 	movw	r3, #140	; 0x8c
 8001316:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800131a:	f04f 0201 	mov.w	r2, #1
 800131e:	765a      	strb	r2, [r3, #25]
	settings.accel.enableY = TRUE;
 8001320:	f240 038c 	movw	r3, #140	; 0x8c
 8001324:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001328:	f04f 0201 	mov.w	r2, #1
 800132c:	769a      	strb	r2, [r3, #26]
	settings.accel.enableZ = TRUE;
 800132e:	f240 038c 	movw	r3, #140	; 0x8c
 8001332:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001336:	f04f 0201 	mov.w	r2, #1
 800133a:	76da      	strb	r2, [r3, #27]
	// accel scale can be 2, 4, 8, or 16
	settings.accel.scale = 2;
 800133c:	f240 038c 	movw	r3, #140	; 0x8c
 8001340:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001344:	f04f 0202 	mov.w	r2, #2
 8001348:	75da      	strb	r2, [r3, #23]
	// accel sample rate can be 1-6
	// 1 = 10 Hz    4 = 238 Hz
	// 2 = 50 Hz    5 = 476 Hz
	// 3 = 119 Hz   6 = 952 Hz
	settings.accel.sampleRate = 6;
 800134a:	f240 038c 	movw	r3, #140	; 0x8c
 800134e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001352:	f04f 0206 	mov.w	r2, #6
 8001356:	761a      	strb	r2, [r3, #24]
	// Accel cutoff freqeuncy can be any value between -1 - 3.
	// -1 = bandwidth determined by sample rate
	// 0 = 408 Hz   2 = 105 Hz
	// 1 = 211 Hz   3 = 50 Hz
	settings.accel.bandwidth = -1;
 8001358:	f240 038c 	movw	r3, #140	; 0x8c
 800135c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001360:	f04f 02ff 	mov.w	r2, #255	; 0xff
 8001364:	771a      	strb	r2, [r3, #28]
	settings.accel.highResEnable = FALSE;
 8001366:	f240 038c 	movw	r3, #140	; 0x8c
 800136a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800136e:	f04f 0200 	mov.w	r2, #0
 8001372:	775a      	strb	r2, [r3, #29]
	// accelHighResBandwidth can be any value between 0-3
	// LP cutoff is set to a factor of sample rate
	// 0 = ODR/50    2 = ODR/9
	// 1 = ODR/100   3 = ODR/400
	settings.accel.highResBandwidth = 0;
 8001374:	f240 038c 	movw	r3, #140	; 0x8c
 8001378:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800137c:	f04f 0200 	mov.w	r2, #0
 8001380:	779a      	strb	r2, [r3, #30]

	settings.mag.enabled = TRUE;
 8001382:	f240 038c 	movw	r3, #140	; 0x8c
 8001386:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800138a:	f04f 0201 	mov.w	r2, #1
 800138e:	77da      	strb	r2, [r3, #31]
	// mag scale can be 4, 8, 12, or 16
	settings.mag.scale = 4;
 8001390:	f240 038c 	movw	r3, #140	; 0x8c
 8001394:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001398:	f04f 0204 	mov.w	r2, #4
 800139c:	f883 2020 	strb.w	r2, [r3, #32]
	// mag data rate can be 0-7
	// 0 = 0.625 Hz  4 = 10 Hz
	// 1 = 1.25 Hz   5 = 20 Hz
	// 2 = 2.5 Hz    6 = 40 Hz
	// 3 = 5 Hz      7 = 80 Hz
	settings.mag.sampleRate = 7;
 80013a0:	f240 038c 	movw	r3, #140	; 0x8c
 80013a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80013a8:	f04f 0207 	mov.w	r2, #7
 80013ac:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
	settings.mag.tempCompensationEnable = FALSE;
 80013b0:	f240 038c 	movw	r3, #140	; 0x8c
 80013b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80013b8:	f04f 0200 	mov.w	r2, #0
 80013bc:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
	// magPerformance can be any value between 0-3
	// 0 = Low power mode      2 = high performance
	// 1 = medium performance  3 = ultra-high performance
	settings.mag.XYPerformance = 3;
 80013c0:	f240 038c 	movw	r3, #140	; 0x8c
 80013c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80013c8:	f04f 0203 	mov.w	r2, #3
 80013cc:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
	settings.mag.ZPerformance = 3;
 80013d0:	f240 038c 	movw	r3, #140	; 0x8c
 80013d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80013d8:	f04f 0203 	mov.w	r2, #3
 80013dc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
	settings.mag.lowPowerEnable = FALSE;
 80013e0:	f240 038c 	movw	r3, #140	; 0x8c
 80013e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80013e8:	f04f 0200 	mov.w	r2, #0
 80013ec:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
	// magOperatingMode can be 0-2
	// 0 = continuous conversion
	// 1 = single-conversion
	// 2 = power down
	settings.mag.operatingMode = 0;
 80013f0:	f240 038c 	movw	r3, #140	; 0x8c
 80013f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80013f8:	f04f 0200 	mov.w	r2, #0
 80013fc:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

	settings.temp.enabled = TRUE;
 8001400:	f240 038c 	movw	r3, #140	; 0x8c
 8001404:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001408:	f04f 0201 	mov.w	r2, #1
 800140c:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

	for (int i=0; i<3; i++)
 8001410:	f04f 0300 	mov.w	r3, #0
 8001414:	60fb      	str	r3, [r7, #12]
 8001416:	e03f      	b.n	8001498 <init+0x29c>
	{
		gBias[i] = 0;
 8001418:	f240 53d4 	movw	r3, #1492	; 0x5d4
 800141c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001420:	68fa      	ldr	r2, [r7, #12]
 8001422:	ea4f 0282 	mov.w	r2, r2, lsl #2
 8001426:	189b      	adds	r3, r3, r2
 8001428:	f04f 0200 	mov.w	r2, #0
 800142c:	601a      	str	r2, [r3, #0]
		aBias[i] = 0;
 800142e:	f240 0368 	movw	r3, #104	; 0x68
 8001432:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001436:	68fa      	ldr	r2, [r7, #12]
 8001438:	ea4f 0282 	mov.w	r2, r2, lsl #2
 800143c:	189b      	adds	r3, r3, r2
 800143e:	f04f 0200 	mov.w	r2, #0
 8001442:	601a      	str	r2, [r3, #0]
		mBias[i] = 0;
 8001444:	f240 6338 	movw	r3, #1592	; 0x638
 8001448:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800144c:	68fa      	ldr	r2, [r7, #12]
 800144e:	ea4f 0282 	mov.w	r2, r2, lsl #2
 8001452:	189b      	adds	r3, r3, r2
 8001454:	f04f 0200 	mov.w	r2, #0
 8001458:	601a      	str	r2, [r3, #0]
		gBiasRaw[i] = 0;
 800145a:	f240 5348 	movw	r3, #1352	; 0x548
 800145e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001462:	68fa      	ldr	r2, [r7, #12]
 8001464:	f04f 0100 	mov.w	r1, #0
 8001468:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
		aBiasRaw[i] = 0;
 800146c:	f240 5350 	movw	r3, #1360	; 0x550
 8001470:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001474:	68fa      	ldr	r2, [r7, #12]
 8001476:	f04f 0100 	mov.w	r1, #0
 800147a:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
		mBiasRaw[i] = 0;
 800147e:	f240 0374 	movw	r3, #116	; 0x74
 8001482:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001486:	68fa      	ldr	r2, [r7, #12]
 8001488:	f04f 0100 	mov.w	r1, #0
 800148c:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	// 2 = power down
	settings.mag.operatingMode = 0;

	settings.temp.enabled = TRUE;

	for (int i=0; i<3; i++)
 8001490:	68fb      	ldr	r3, [r7, #12]
 8001492:	f103 0301 	add.w	r3, r3, #1
 8001496:	60fb      	str	r3, [r7, #12]
 8001498:	68fb      	ldr	r3, [r7, #12]
 800149a:	2b02      	cmp	r3, #2
 800149c:	ddbc      	ble.n	8001418 <init+0x21c>
		gBiasRaw[i] = 0;
		aBiasRaw[i] = 0;
		mBiasRaw[i] = 0;
	}

	_autoCalc = FALSE;
 800149e:	f240 03b8 	movw	r3, #184	; 0xb8
 80014a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80014a6:	f04f 0200 	mov.w	r2, #0
 80014aa:	701a      	strb	r2, [r3, #0]
}
 80014ac:	f107 0714 	add.w	r7, r7, #20
 80014b0:	46bd      	mov	sp, r7
 80014b2:	bc80      	pop	{r7}
 80014b4:	4770      	bx	lr
 80014b6:	bf00      	nop

080014b8 <begin>:

uint16_t begin(void)
{
 80014b8:	b580      	push	{r7, lr}
 80014ba:	b082      	sub	sp, #8
 80014bc:	af00      	add	r7, sp, #0
	//! Todo: don't use _xgAddress or _mAddress, duplicating memory
	_xgAddress = settings.device.agAddress;
 80014be:	f240 038c 	movw	r3, #140	; 0x8c
 80014c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80014c6:	785a      	ldrb	r2, [r3, #1]
 80014c8:	f240 5339 	movw	r3, #1337	; 0x539
 80014cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80014d0:	701a      	strb	r2, [r3, #0]
	_mAddress = settings.device.mAddress;
 80014d2:	f240 038c 	movw	r3, #140	; 0x8c
 80014d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80014da:	789a      	ldrb	r2, [r3, #2]
 80014dc:	f240 5330 	movw	r3, #1328	; 0x530
 80014e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80014e4:	701a      	strb	r2, [r3, #0]

	constrainScales();
 80014e6:	f000 f843 	bl	8001570 <constrainScales>

	// Once we have the scale values, we can calculate the resolution
	// of each sensor. That's what these functions are for. One for each sensor
	calcgRes(); // Calculate DPS / ADC tick, stored in gRes variable
 80014ea:	f000 f8af 	bl	800164c <calcgRes>
	calcmRes(); // Calculate Gs / ADC tick, stored in mRes variable
 80014ee:	f000 f8e1 	bl	80016b4 <calcmRes>
	calcaRes(); // Calculate g / ADC tick, stored in aRes variable
 80014f2:	f000 f8c5 	bl	8001680 <calcaRes>

	if (settings.device.commInterface == IMU_MODE_I2C)	// If we're using I2C
 80014f6:	f240 038c 	movw	r3, #140	; 0x8c
 80014fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80014fe:	781b      	ldrb	r3, [r3, #0]
 8001500:	2b01      	cmp	r3, #1
 8001502:	d102      	bne.n	800150a <begin+0x52>
		initI2C();	// Initialize I2C
 8001504:	f000 f930 	bl	8001768 <initI2C>
 8001508:	e008      	b.n	800151c <begin+0x64>
	else if (settings.device.commInterface == IMU_MODE_SPI) 	// else, if we're using SPI
 800150a:	f240 038c 	movw	r3, #140	; 0x8c
 800150e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001512:	781b      	ldrb	r3, [r3, #0]
 8001514:	2b00      	cmp	r3, #0
 8001516:	d101      	bne.n	800151c <begin+0x64>
		initSPI();	// Initialize SPI
 8001518:	f000 f92c 	bl	8001774 <initSPI>

	// To verify communication, we can read from the WHO_AM_I register of
	// each device. Store those in a variable so we can return them.
	uint8_t mTest = mReadByte(WHO_AM_I_M);		// Read the gyro WHO_AM_I
 800151c:	f04f 000f 	mov.w	r0, #15
 8001520:	f000 f9a6 	bl	8001870 <mReadByte>
 8001524:	4603      	mov	r3, r0
 8001526:	71fb      	strb	r3, [r7, #7]
	uint8_t xgTest = xgReadByte(WHO_AM_I_XG);	// Read the accel/mag WHO_AM_I
 8001528:	f04f 000f 	mov.w	r0, #15
 800152c:	f000 f9e0 	bl	80018f0 <xgReadByte>
 8001530:	4603      	mov	r3, r0
 8001532:	71bb      	strb	r3, [r7, #6]

	uint16_t whoAmICombined = (xgTest << 8) | mTest;
 8001534:	79bb      	ldrb	r3, [r7, #6]
 8001536:	ea4f 2303 	mov.w	r3, r3, lsl #8
 800153a:	b29a      	uxth	r2, r3
 800153c:	79fb      	ldrb	r3, [r7, #7]
 800153e:	b29b      	uxth	r3, r3
 8001540:	4313      	orrs	r3, r2
 8001542:	b29b      	uxth	r3, r3
 8001544:	80bb      	strh	r3, [r7, #4]

	if (whoAmICombined != ((WHO_AM_I_AG_RSP << 8) | WHO_AM_I_M_RSP))
 8001546:	88ba      	ldrh	r2, [r7, #4]
 8001548:	f646 033d 	movw	r3, #26685	; 0x683d
 800154c:	429a      	cmp	r2, r3
 800154e:	d002      	beq.n	8001556 <begin+0x9e>
	{
		return 0;
 8001550:	f04f 0300 	mov.w	r3, #0
 8001554:	e006      	b.n	8001564 <begin+0xac>
	}

	// Gyro initialization stuff:
	initGyro();	// This will "turn on" the gyro. Setting up interrupts, etc.
 8001556:	f000 fbdb 	bl	8001d10 <initGyro>

	// Accelerometer initialization stuff:
	initAccel(); // "Turn on" all axes of the accel. Set up interrupts, etc.
 800155a:	f000 fd35 	bl	8001fc8 <initAccel>

	// Magnetometer initialization stuff:
	initMag(); // "Turn on" all axes of the mag. Set up interrupts, etc.
 800155e:	f000 fdd5 	bl	800210c <initMag>

	// Once everything is initialized, return the WHO_AM_I registers we read:
	return whoAmICombined;
 8001562:	88bb      	ldrh	r3, [r7, #4]

}
 8001564:	4618      	mov	r0, r3
 8001566:	f107 0708 	add.w	r7, r7, #8
 800156a:	46bd      	mov	sp, r7
 800156c:	bd80      	pop	{r7, pc}
 800156e:	bf00      	nop

08001570 <constrainScales>:

void constrainScales()
{
 8001570:	b480      	push	{r7}
 8001572:	af00      	add	r7, sp, #0
	if ((settings.gyro.scale != 245) && (settings.gyro.scale != 500) && (settings.gyro.scale != 2000))
 8001574:	f240 038c 	movw	r3, #140	; 0x8c
 8001578:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800157c:	88db      	ldrh	r3, [r3, #6]
 800157e:	2bf5      	cmp	r3, #245	; 0xf5
 8001580:	d016      	beq.n	80015b0 <constrainScales+0x40>
 8001582:	f240 038c 	movw	r3, #140	; 0x8c
 8001586:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800158a:	88db      	ldrh	r3, [r3, #6]
 800158c:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8001590:	d00e      	beq.n	80015b0 <constrainScales+0x40>
 8001592:	f240 038c 	movw	r3, #140	; 0x8c
 8001596:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800159a:	88db      	ldrh	r3, [r3, #6]
 800159c:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 80015a0:	d006      	beq.n	80015b0 <constrainScales+0x40>
	{
		settings.gyro.scale = 245;
 80015a2:	f240 038c 	movw	r3, #140	; 0x8c
 80015a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80015aa:	f04f 02f5 	mov.w	r2, #245	; 0xf5
 80015ae:	80da      	strh	r2, [r3, #6]
	}

	if ((settings.accel.scale != 2) && (settings.accel.scale != 4) && (settings.accel.scale != 8) && (settings.accel.scale != 16))
 80015b0:	f240 038c 	movw	r3, #140	; 0x8c
 80015b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80015b8:	7ddb      	ldrb	r3, [r3, #23]
 80015ba:	2b02      	cmp	r3, #2
 80015bc:	d01b      	beq.n	80015f6 <constrainScales+0x86>
 80015be:	f240 038c 	movw	r3, #140	; 0x8c
 80015c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80015c6:	7ddb      	ldrb	r3, [r3, #23]
 80015c8:	2b04      	cmp	r3, #4
 80015ca:	d014      	beq.n	80015f6 <constrainScales+0x86>
 80015cc:	f240 038c 	movw	r3, #140	; 0x8c
 80015d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80015d4:	7ddb      	ldrb	r3, [r3, #23]
 80015d6:	2b08      	cmp	r3, #8
 80015d8:	d00d      	beq.n	80015f6 <constrainScales+0x86>
 80015da:	f240 038c 	movw	r3, #140	; 0x8c
 80015de:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80015e2:	7ddb      	ldrb	r3, [r3, #23]
 80015e4:	2b10      	cmp	r3, #16
 80015e6:	d006      	beq.n	80015f6 <constrainScales+0x86>
	{
		settings.accel.scale = 2;
 80015e8:	f240 038c 	movw	r3, #140	; 0x8c
 80015ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80015f0:	f04f 0202 	mov.w	r2, #2
 80015f4:	75da      	strb	r2, [r3, #23]
	}

	if ((settings.mag.scale != 4) && (settings.mag.scale != 8) && (settings.mag.scale != 12) && (settings.mag.scale != 16))
 80015f6:	f240 038c 	movw	r3, #140	; 0x8c
 80015fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80015fe:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001602:	2b04      	cmp	r3, #4
 8001604:	d01f      	beq.n	8001646 <constrainScales+0xd6>
 8001606:	f240 038c 	movw	r3, #140	; 0x8c
 800160a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800160e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001612:	2b08      	cmp	r3, #8
 8001614:	d017      	beq.n	8001646 <constrainScales+0xd6>
 8001616:	f240 038c 	movw	r3, #140	; 0x8c
 800161a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800161e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001622:	2b0c      	cmp	r3, #12
 8001624:	d00f      	beq.n	8001646 <constrainScales+0xd6>
 8001626:	f240 038c 	movw	r3, #140	; 0x8c
 800162a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800162e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001632:	2b10      	cmp	r3, #16
 8001634:	d007      	beq.n	8001646 <constrainScales+0xd6>
	{
		settings.mag.scale = 4;
 8001636:	f240 038c 	movw	r3, #140	; 0x8c
 800163a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800163e:	f04f 0204 	mov.w	r2, #4
 8001642:	f883 2020 	strb.w	r2, [r3, #32]
	}
}
 8001646:	46bd      	mov	sp, r7
 8001648:	bc80      	pop	{r7}
 800164a:	4770      	bx	lr

0800164c <calcgRes>:


void calcgRes()
{
 800164c:	b480      	push	{r7}
 800164e:	af00      	add	r7, sp, #0
	gRes = ((float) settings.gyro.scale) / 32768.0;
 8001650:	f240 038c 	movw	r3, #140	; 0x8c
 8001654:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001658:	88db      	ldrh	r3, [r3, #6]
 800165a:	ee07 3a90 	vmov	s15, r3
 800165e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001662:	eddf 7a06 	vldr	s15, [pc, #24]	; 800167c <calcgRes+0x30>
 8001666:	eec7 7a27 	vdiv.f32	s15, s14, s15
 800166a:	f240 5370 	movw	r3, #1392	; 0x570
 800166e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001672:	edc3 7a00 	vstr	s15, [r3]
}
 8001676:	46bd      	mov	sp, r7
 8001678:	bc80      	pop	{r7}
 800167a:	4770      	bx	lr
 800167c:	47000000 	.word	0x47000000

08001680 <calcaRes>:

void calcaRes()
{
 8001680:	b480      	push	{r7}
 8001682:	af00      	add	r7, sp, #0
	aRes = ((float) settings.accel.scale) / 32768.0;
 8001684:	f240 038c 	movw	r3, #140	; 0x8c
 8001688:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800168c:	7ddb      	ldrb	r3, [r3, #23]
 800168e:	ee07 3a90 	vmov	s15, r3
 8001692:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001696:	eddf 7a06 	vldr	s15, [pc, #24]	; 80016b0 <calcaRes+0x30>
 800169a:	eec7 7a27 	vdiv.f32	s15, s14, s15
 800169e:	f240 532c 	movw	r3, #1324	; 0x52c
 80016a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80016a6:	edc3 7a00 	vstr	s15, [r3]
}
 80016aa:	46bd      	mov	sp, r7
 80016ac:	bc80      	pop	{r7}
 80016ae:	4770      	bx	lr
 80016b0:	47000000 	.word	0x47000000

080016b4 <calcmRes>:


void calcmRes()
{
 80016b4:	b480      	push	{r7}
 80016b6:	af00      	add	r7, sp, #0
	//mRes = ((float) settings.mag.scale) / 32768.0;
	switch (settings.mag.scale)
 80016b8:	f240 038c 	movw	r3, #140	; 0x8c
 80016bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80016c0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80016c4:	f1a3 0304 	sub.w	r3, r3, #4
 80016c8:	2b0c      	cmp	r3, #12
 80016ca:	d849      	bhi.n	8001760 <calcmRes+0xac>
 80016cc:	a201      	add	r2, pc, #4	; (adr r2, 80016d4 <calcmRes+0x20>)
 80016ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80016d2:	bf00      	nop
 80016d4:	08001709 	.word	0x08001709
 80016d8:	08001761 	.word	0x08001761
 80016dc:	08001761 	.word	0x08001761
 80016e0:	08001761 	.word	0x08001761
 80016e4:	0800171f 	.word	0x0800171f
 80016e8:	08001761 	.word	0x08001761
 80016ec:	08001761 	.word	0x08001761
 80016f0:	08001761 	.word	0x08001761
 80016f4:	08001735 	.word	0x08001735
 80016f8:	08001761 	.word	0x08001761
 80016fc:	08001761 	.word	0x08001761
 8001700:	08001761 	.word	0x08001761
 8001704:	0800174b 	.word	0x0800174b
	{
		case 4:
			mRes = magSensitivity[0];
 8001708:	f240 0300 	movw	r3, #0
 800170c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001710:	681a      	ldr	r2, [r3, #0]
 8001712:	f240 53e0 	movw	r3, #1504	; 0x5e0
 8001716:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800171a:	601a      	str	r2, [r3, #0]
			break;
 800171c:	e020      	b.n	8001760 <calcmRes+0xac>
		case 8:
			mRes = magSensitivity[1];
 800171e:	f240 0300 	movw	r3, #0
 8001722:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001726:	685a      	ldr	r2, [r3, #4]
 8001728:	f240 53e0 	movw	r3, #1504	; 0x5e0
 800172c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001730:	601a      	str	r2, [r3, #0]
			break;
 8001732:	e015      	b.n	8001760 <calcmRes+0xac>
		case 12:
			mRes = magSensitivity[2];
 8001734:	f240 0300 	movw	r3, #0
 8001738:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800173c:	689a      	ldr	r2, [r3, #8]
 800173e:	f240 53e0 	movw	r3, #1504	; 0x5e0
 8001742:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001746:	601a      	str	r2, [r3, #0]
			break;
 8001748:	e00a      	b.n	8001760 <calcmRes+0xac>
		case 16:
			mRes = magSensitivity[3];
 800174a:	f240 0300 	movw	r3, #0
 800174e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001752:	68da      	ldr	r2, [r3, #12]
 8001754:	f240 53e0 	movw	r3, #1504	; 0x5e0
 8001758:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800175c:	601a      	str	r2, [r3, #0]
			break;
 800175e:	bf00      	nop
	}

}
 8001760:	46bd      	mov	sp, r7
 8001762:	bc80      	pop	{r7}
 8001764:	4770      	bx	lr
 8001766:	bf00      	nop

08001768 <initI2C>:

void initI2C(void)
{
 8001768:	b480      	push	{r7}
 800176a:	af00      	add	r7, sp, #0
	;
}
 800176c:	46bd      	mov	sp, r7
 800176e:	bc80      	pop	{r7}
 8001770:	4770      	bx	lr
 8001772:	bf00      	nop

08001774 <initSPI>:

void initSPI(void)
{
 8001774:	b480      	push	{r7}
 8001776:	af00      	add	r7, sp, #0
	;
}
 8001778:	46bd      	mov	sp, r7
 800177a:	bc80      	pop	{r7}
 800177c:	4770      	bx	lr
 800177e:	bf00      	nop

08001780 <I2CreadByte>:

uint8_t I2CreadByte(uint8_t address, uint8_t subAddress)
{
 8001780:	b580      	push	{r7, lr}
 8001782:	b086      	sub	sp, #24
 8001784:	af02      	add	r7, sp, #8
 8001786:	4602      	mov	r2, r0
 8001788:	460b      	mov	r3, r1
 800178a:	71fa      	strb	r2, [r7, #7]
 800178c:	71bb      	strb	r3, [r7, #6]
	//I2C001_DataType data1,data2,data3,data4,data5, data6, data7;

	uint16_t DataReceive1 = 0x0000;
 800178e:	f04f 0300 	mov.w	r3, #0
 8001792:	81fb      	strh	r3, [r7, #14]
	addressTimer = address;
 8001794:	f240 0328 	movw	r3, #40	; 0x28
 8001798:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800179c:	79fa      	ldrb	r2, [r7, #7]
 800179e:	701a      	strb	r2, [r3, #0]
	subAddressTimer = subAddress;
 80017a0:	f240 0329 	movw	r3, #41	; 0x29
 80017a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80017a8:	79ba      	ldrb	r2, [r7, #6]
 80017aa:	701a      	strb	r2, [r3, #0]

	makeTimer(200, SYSTM001_PERIODIC, timerHandlerI2CreadByte, NULL, &Status, &TimerId);
 80017ac:	f240 03c4 	movw	r3, #196	; 0xc4
 80017b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80017b4:	9300      	str	r3, [sp, #0]
 80017b6:	f240 53fc 	movw	r3, #1532	; 0x5fc
 80017ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80017be:	9301      	str	r3, [sp, #4]
 80017c0:	f04f 00c8 	mov.w	r0, #200	; 0xc8
 80017c4:	f04f 0101 	mov.w	r1, #1
 80017c8:	f643 322d 	movw	r2, #15149	; 0x3b2d
 80017cc:	f6c0 0200 	movt	r2, #2048	; 0x800
 80017d0:	f04f 0300 	mov.w	r3, #0
 80017d4:	f002 f964 	bl	8003aa0 <makeTimer>
 80017d8:	e000      	b.n	80017dc <I2CreadByte+0x5c>

			Status = SYSTM001_ERROR;
			TimerId = 0;
			break;
		}
	}
 80017da:	bf00      	nop
	subAddressTimer = subAddress;

	makeTimer(200, SYSTM001_PERIODIC, timerHandlerI2CreadByte, NULL, &Status, &TimerId);
	while(1)
	{
		if(6 == indexI2CreadByte)
 80017dc:	f240 0324 	movw	r3, #36	; 0x24
 80017e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	2b06      	cmp	r3, #6
 80017e8:	d1f7      	bne.n	80017da <I2CreadByte+0x5a>
		{
			removeTimer(&Status, &TimerId);
 80017ea:	f240 00c4 	movw	r0, #196	; 0xc4
 80017ee:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80017f2:	f240 51fc 	movw	r1, #1532	; 0x5fc
 80017f6:	f2c2 0100 	movt	r1, #8192	; 0x2000
 80017fa:	f002 f975 	bl	8003ae8 <removeTimer>
			DataReceive1 = DataReceive2;
 80017fe:	f240 032a 	movw	r3, #42	; 0x2a
 8001802:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001806:	881b      	ldrh	r3, [r3, #0]
 8001808:	81fb      	strh	r3, [r7, #14]
			indexI2CreadByte = 0;
 800180a:	f240 0324 	movw	r3, #36	; 0x24
 800180e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001812:	f04f 0200 	mov.w	r2, #0
 8001816:	601a      	str	r2, [r3, #0]
			addressTimer = 0;
 8001818:	f240 0328 	movw	r3, #40	; 0x28
 800181c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001820:	f04f 0200 	mov.w	r2, #0
 8001824:	701a      	strb	r2, [r3, #0]
			subAddressTimer = 0;
 8001826:	f240 0329 	movw	r3, #41	; 0x29
 800182a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800182e:	f04f 0200 	mov.w	r2, #0
 8001832:	701a      	strb	r2, [r3, #0]
			DataReceive2 = 0x0000;
 8001834:	f240 032a 	movw	r3, #42	; 0x2a
 8001838:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800183c:	f04f 0200 	mov.w	r2, #0
 8001840:	801a      	strh	r2, [r3, #0]

			Status = SYSTM001_ERROR;
 8001842:	f240 03c4 	movw	r3, #196	; 0xc4
 8001846:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800184a:	f04f 0202 	mov.w	r2, #2
 800184e:	601a      	str	r2, [r3, #0]
			TimerId = 0;
 8001850:	f240 53fc 	movw	r3, #1532	; 0x5fc
 8001854:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001858:	f04f 0200 	mov.w	r2, #0
 800185c:	601a      	str	r2, [r3, #0]
			break;
 800185e:	bf00      	nop
		}
	}

	return (uint8_t)DataReceive1;
 8001860:	89fb      	ldrh	r3, [r7, #14]
 8001862:	b2db      	uxtb	r3, r3
}
 8001864:	4618      	mov	r0, r3
 8001866:	f107 0710 	add.w	r7, r7, #16
 800186a:	46bd      	mov	sp, r7
 800186c:	bd80      	pop	{r7, pc}
 800186e:	bf00      	nop

08001870 <mReadByte>:


uint8_t mReadByte(uint8_t subAddress)
{
 8001870:	b580      	push	{r7, lr}
 8001872:	b082      	sub	sp, #8
 8001874:	af00      	add	r7, sp, #0
 8001876:	4603      	mov	r3, r0
 8001878:	71fb      	strb	r3, [r7, #7]
	// Whether we're using I2C or SPI, read a byte using the
	// accelerometer-specific I2C address or SPI CS pin.
	if (settings.device.commInterface == IMU_MODE_I2C)
 800187a:	f240 038c 	movw	r3, #140	; 0x8c
 800187e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001882:	781b      	ldrb	r3, [r3, #0]
 8001884:	2b01      	cmp	r3, #1
 8001886:	d10b      	bne.n	80018a0 <mReadByte+0x30>
		return I2CreadByte(_mAddress, subAddress);
 8001888:	f240 5330 	movw	r3, #1328	; 0x530
 800188c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001890:	781a      	ldrb	r2, [r3, #0]
 8001892:	79fb      	ldrb	r3, [r7, #7]
 8001894:	4610      	mov	r0, r2
 8001896:	4619      	mov	r1, r3
 8001898:	f7ff ff72 	bl	8001780 <I2CreadByte>
 800189c:	4603      	mov	r3, r0
 800189e:	e013      	b.n	80018c8 <mReadByte+0x58>
	else if (settings.device.commInterface == IMU_MODE_SPI)
 80018a0:	f240 038c 	movw	r3, #140	; 0x8c
 80018a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80018a8:	781b      	ldrb	r3, [r3, #0]
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d10b      	bne.n	80018c6 <mReadByte+0x56>
		return SPIreadByte(_mAddress, subAddress);
 80018ae:	f240 5330 	movw	r3, #1328	; 0x530
 80018b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80018b6:	781a      	ldrb	r2, [r3, #0]
 80018b8:	79fb      	ldrb	r3, [r7, #7]
 80018ba:	4610      	mov	r0, r2
 80018bc:	4619      	mov	r1, r3
 80018be:	f000 f809 	bl	80018d4 <SPIreadByte>
 80018c2:	4603      	mov	r3, r0
 80018c4:	e000      	b.n	80018c8 <mReadByte+0x58>
 80018c6:	e7ff      	b.n	80018c8 <mReadByte+0x58>
}
 80018c8:	4618      	mov	r0, r3
 80018ca:	f107 0708 	add.w	r7, r7, #8
 80018ce:	46bd      	mov	sp, r7
 80018d0:	bd80      	pop	{r7, pc}
 80018d2:	bf00      	nop

080018d4 <SPIreadByte>:

uint8_t SPIreadByte(uint8_t csPin, uint8_t subAddress)
{
 80018d4:	b480      	push	{r7}
 80018d6:	b083      	sub	sp, #12
 80018d8:	af00      	add	r7, sp, #0
 80018da:	4602      	mov	r2, r0
 80018dc:	460b      	mov	r3, r1
 80018de:	71fa      	strb	r2, [r7, #7]
 80018e0:	71bb      	strb	r3, [r7, #6]
	;
}
 80018e2:	4618      	mov	r0, r3
 80018e4:	f107 070c 	add.w	r7, r7, #12
 80018e8:	46bd      	mov	sp, r7
 80018ea:	bc80      	pop	{r7}
 80018ec:	4770      	bx	lr
 80018ee:	bf00      	nop

080018f0 <xgReadByte>:

uint8_t xgReadByte(uint8_t subAddress)
{
 80018f0:	b580      	push	{r7, lr}
 80018f2:	b082      	sub	sp, #8
 80018f4:	af00      	add	r7, sp, #0
 80018f6:	4603      	mov	r3, r0
 80018f8:	71fb      	strb	r3, [r7, #7]
	// Whether we're using I2C or SPI, read a byte using the
	// gyro-specific I2C address or SPI CS pin.
	if (settings.device.commInterface == IMU_MODE_I2C)
 80018fa:	f240 038c 	movw	r3, #140	; 0x8c
 80018fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001902:	781b      	ldrb	r3, [r3, #0]
 8001904:	2b01      	cmp	r3, #1
 8001906:	d10b      	bne.n	8001920 <xgReadByte+0x30>
		return I2CreadByte(_xgAddress, subAddress);
 8001908:	f240 5339 	movw	r3, #1337	; 0x539
 800190c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001910:	781a      	ldrb	r2, [r3, #0]
 8001912:	79fb      	ldrb	r3, [r7, #7]
 8001914:	4610      	mov	r0, r2
 8001916:	4619      	mov	r1, r3
 8001918:	f7ff ff32 	bl	8001780 <I2CreadByte>
 800191c:	4603      	mov	r3, r0
 800191e:	e013      	b.n	8001948 <xgReadByte+0x58>
	else if (settings.device.commInterface == IMU_MODE_SPI)
 8001920:	f240 038c 	movw	r3, #140	; 0x8c
 8001924:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001928:	781b      	ldrb	r3, [r3, #0]
 800192a:	2b00      	cmp	r3, #0
 800192c:	d10b      	bne.n	8001946 <xgReadByte+0x56>
		return SPIreadByte(_xgAddress, subAddress);
 800192e:	f240 5339 	movw	r3, #1337	; 0x539
 8001932:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001936:	781a      	ldrb	r2, [r3, #0]
 8001938:	79fb      	ldrb	r3, [r7, #7]
 800193a:	4610      	mov	r0, r2
 800193c:	4619      	mov	r1, r3
 800193e:	f7ff ffc9 	bl	80018d4 <SPIreadByte>
 8001942:	4603      	mov	r3, r0
 8001944:	e000      	b.n	8001948 <xgReadByte+0x58>
 8001946:	e7ff      	b.n	8001948 <xgReadByte+0x58>
}
 8001948:	4618      	mov	r0, r3
 800194a:	f107 0708 	add.w	r7, r7, #8
 800194e:	46bd      	mov	sp, r7
 8001950:	bd80      	pop	{r7, pc}
 8001952:	bf00      	nop

08001954 <xgReadBytes>:

void xgReadBytes(uint8_t subAddress, uint8_t * dest, uint8_t count)
{
 8001954:	b580      	push	{r7, lr}
 8001956:	b082      	sub	sp, #8
 8001958:	af00      	add	r7, sp, #0
 800195a:	6039      	str	r1, [r7, #0]
 800195c:	4613      	mov	r3, r2
 800195e:	4602      	mov	r2, r0
 8001960:	71fa      	strb	r2, [r7, #7]
 8001962:	71bb      	strb	r3, [r7, #6]
	// Whether we're using I2C or SPI, read multiple bytes using the
	// gyro-specific I2C address or SPI CS pin.
	if (settings.device.commInterface == IMU_MODE_I2C)
 8001964:	f240 038c 	movw	r3, #140	; 0x8c
 8001968:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800196c:	781b      	ldrb	r3, [r3, #0]
 800196e:	2b01      	cmp	r3, #1
 8001970:	d10c      	bne.n	800198c <xgReadBytes+0x38>
		I2CreadBytes(_xgAddress, subAddress, dest, count);
 8001972:	f240 5339 	movw	r3, #1337	; 0x539
 8001976:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800197a:	7819      	ldrb	r1, [r3, #0]
 800197c:	79fa      	ldrb	r2, [r7, #7]
 800197e:	79bb      	ldrb	r3, [r7, #6]
 8001980:	4608      	mov	r0, r1
 8001982:	4611      	mov	r1, r2
 8001984:	683a      	ldr	r2, [r7, #0]
 8001986:	f000 f819 	bl	80019bc <I2CreadBytes>
 800198a:	e012      	b.n	80019b2 <xgReadBytes+0x5e>
		//I2CreadBytes1(_xgAddress, subAddress, dest, count);
	else if (settings.device.commInterface == IMU_MODE_SPI)
 800198c:	f240 038c 	movw	r3, #140	; 0x8c
 8001990:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001994:	781b      	ldrb	r3, [r3, #0]
 8001996:	2b00      	cmp	r3, #0
 8001998:	d10b      	bne.n	80019b2 <xgReadBytes+0x5e>
		SPIreadBytes(_xgAddress, subAddress, dest, count);
 800199a:	f240 5339 	movw	r3, #1337	; 0x539
 800199e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80019a2:	7819      	ldrb	r1, [r3, #0]
 80019a4:	79fa      	ldrb	r2, [r7, #7]
 80019a6:	79bb      	ldrb	r3, [r7, #6]
 80019a8:	4608      	mov	r0, r1
 80019aa:	4611      	mov	r1, r2
 80019ac:	683a      	ldr	r2, [r7, #0]
 80019ae:	f000 f9a1 	bl	8001cf4 <SPIreadBytes>
}
 80019b2:	f107 0708 	add.w	r7, r7, #8
 80019b6:	46bd      	mov	sp, r7
 80019b8:	bd80      	pop	{r7, pc}
 80019ba:	bf00      	nop

080019bc <I2CreadBytes>:

uint8_t I2CreadBytes(uint8_t address, uint8_t subAddress, uint8_t * dest, uint8_t count)
{
 80019bc:	b580      	push	{r7, lr}
 80019be:	b086      	sub	sp, #24
 80019c0:	af02      	add	r7, sp, #8
 80019c2:	603a      	str	r2, [r7, #0]
 80019c4:	4602      	mov	r2, r0
 80019c6:	71fa      	strb	r2, [r7, #7]
 80019c8:	460a      	mov	r2, r1
 80019ca:	71ba      	strb	r2, [r7, #6]
 80019cc:	717b      	strb	r3, [r7, #5]
	addressTimerI2CReadBytes = address;
 80019ce:	f240 0330 	movw	r3, #48	; 0x30
 80019d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80019d6:	79fa      	ldrb	r2, [r7, #7]
 80019d8:	701a      	strb	r2, [r3, #0]
	subAddressTimerI2CReadBytes = subAddress;
 80019da:	f240 0331 	movw	r3, #49	; 0x31
 80019de:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80019e2:	79ba      	ldrb	r2, [r7, #6]
 80019e4:	701a      	strb	r2, [r3, #0]
	makeTimer(5, SYSTM001_PERIODIC, timerHandlerI2CreadBytes, NULL, &StatusReadBytes, &TimerIdReadBytes);
 80019e6:	f240 037c 	movw	r3, #124	; 0x7c
 80019ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80019ee:	9300      	str	r3, [sp, #0]
 80019f0:	f240 533c 	movw	r3, #1340	; 0x53c
 80019f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80019f8:	9301      	str	r3, [sp, #4]
 80019fa:	f04f 0005 	mov.w	r0, #5
 80019fe:	f04f 0101 	mov.w	r1, #1
 8001a02:	f643 526d 	movw	r2, #15725	; 0x3d6d
 8001a06:	f6c0 0200 	movt	r2, #2048	; 0x800
 8001a0a:	f04f 0300 	mov.w	r3, #0
 8001a0e:	f002 f847 	bl	8003aa0 <makeTimer>
 8001a12:	e000      	b.n	8001a16 <I2CreadBytes+0x5a>
			else
			{
				makeTimer(5, SYSTM001_PERIODIC, timerHandlerI2CreadBytes, NULL, &StatusReadBytes, &TimerIdReadBytes);
			}
		}
	}
 8001a14:	bf00      	nop
	subAddressTimerI2CReadBytes = subAddress;
	makeTimer(5, SYSTM001_PERIODIC, timerHandlerI2CreadBytes, NULL, &StatusReadBytes, &TimerIdReadBytes);

	while(1)
	{
		if(5 == indexI2CreadBytes)
 8001a16:	f240 032c 	movw	r3, #44	; 0x2c
 8001a1a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	2b05      	cmp	r3, #5
 8001a22:	d1f7      	bne.n	8001a14 <I2CreadBytes+0x58>
		{
			removeTimer(&StatusReadBytes, &TimerIdReadBytes);
 8001a24:	f240 007c 	movw	r0, #124	; 0x7c
 8001a28:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8001a2c:	f240 513c 	movw	r1, #1340	; 0x53c
 8001a30:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8001a34:	f002 f858 	bl	8003ae8 <removeTimer>

			indexI2CreadBytes = 0;
 8001a38:	f240 032c 	movw	r3, #44	; 0x2c
 8001a3c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001a40:	f04f 0200 	mov.w	r2, #0
 8001a44:	601a      	str	r2, [r3, #0]
			addressTimerI2CReadBytes = 0;
 8001a46:	f240 0330 	movw	r3, #48	; 0x30
 8001a4a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001a4e:	f04f 0200 	mov.w	r2, #0
 8001a52:	701a      	strb	r2, [r3, #0]
			subAddressTimerI2CReadBytes = 0;
 8001a54:	f240 0331 	movw	r3, #49	; 0x31
 8001a58:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001a5c:	f04f 0200 	mov.w	r2, #0
 8001a60:	701a      	strb	r2, [r3, #0]

			StatusReadBytes = SYSTM001_ERROR;
 8001a62:	f240 037c 	movw	r3, #124	; 0x7c
 8001a66:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001a6a:	f04f 0202 	mov.w	r2, #2
 8001a6e:	601a      	str	r2, [r3, #0]
			TimerIdReadBytes = 0;
 8001a70:	f240 533c 	movw	r3, #1340	; 0x53c
 8001a74:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001a78:	f04f 0200 	mov.w	r2, #0
 8001a7c:	601a      	str	r2, [r3, #0]

			addressTimerI2CReadBytes = address;
 8001a7e:	f240 0330 	movw	r3, #48	; 0x30
 8001a82:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001a86:	79fa      	ldrb	r2, [r7, #7]
 8001a88:	701a      	strb	r2, [r3, #0]
			subAddressTimerI2CReadBytes = subAddress;
 8001a8a:	f240 0331 	movw	r3, #49	; 0x31
 8001a8e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001a92:	79ba      	ldrb	r2, [r7, #6]
 8001a94:	701a      	strb	r2, [r3, #0]

			indexAccel = indexAccel + 1;
 8001a96:	f240 0318 	movw	r3, #24
 8001a9a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	f103 0201 	add.w	r2, r3, #1
 8001aa4:	f240 0318 	movw	r3, #24
 8001aa8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001aac:	601a      	str	r2, [r3, #0]
			subAddressTimerI2CReadBytes = subAddressTimerI2CReadBytes + indexAccel;
 8001aae:	f240 0318 	movw	r3, #24
 8001ab2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	b2da      	uxtb	r2, r3
 8001aba:	f240 0331 	movw	r3, #49	; 0x31
 8001abe:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001ac2:	781b      	ldrb	r3, [r3, #0]
 8001ac4:	18d3      	adds	r3, r2, r3
 8001ac6:	b2da      	uxtb	r2, r3
 8001ac8:	f240 0331 	movw	r3, #49	; 0x31
 8001acc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001ad0:	701a      	strb	r2, [r3, #0]

			if(indexAccel == count)
 8001ad2:	797a      	ldrb	r2, [r7, #5]
 8001ad4:	f240 0318 	movw	r3, #24
 8001ad8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	429a      	cmp	r2, r3
 8001ae0:	d123      	bne.n	8001b2a <I2CreadBytes+0x16e>
				dest[1] = (uint8_t)accelerationXYZ[1];
				dest[2] = (uint8_t)accelerationXYZ[2];
				dest[3] = (uint8_t)accelerationXYZ[3];
				dest[4] = (uint8_t)accelerationXYZ[4];
				dest[5] = (uint8_t)accelerationXYZ[5];*/
				int k = 0;
 8001ae2:	f04f 0300 	mov.w	r3, #0
 8001ae6:	60fb      	str	r3, [r7, #12]
				for(k = 0; k < count; k++)
 8001ae8:	f04f 0300 	mov.w	r3, #0
 8001aec:	60fb      	str	r3, [r7, #12]
 8001aee:	e00f      	b.n	8001b10 <I2CreadBytes+0x154>
				{
					dest[k] = (uint8_t)accelerationXYZ[k];
 8001af0:	68fb      	ldr	r3, [r7, #12]
 8001af2:	683a      	ldr	r2, [r7, #0]
 8001af4:	18d2      	adds	r2, r2, r3
 8001af6:	f240 033c 	movw	r3, #60	; 0x3c
 8001afa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001afe:	68f9      	ldr	r1, [r7, #12]
 8001b00:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 8001b04:	b2db      	uxtb	r3, r3
 8001b06:	7013      	strb	r3, [r2, #0]
				dest[2] = (uint8_t)accelerationXYZ[2];
				dest[3] = (uint8_t)accelerationXYZ[3];
				dest[4] = (uint8_t)accelerationXYZ[4];
				dest[5] = (uint8_t)accelerationXYZ[5];*/
				int k = 0;
				for(k = 0; k < count; k++)
 8001b08:	68fb      	ldr	r3, [r7, #12]
 8001b0a:	f103 0301 	add.w	r3, r3, #1
 8001b0e:	60fb      	str	r3, [r7, #12]
 8001b10:	797a      	ldrb	r2, [r7, #5]
 8001b12:	68fb      	ldr	r3, [r7, #12]
 8001b14:	429a      	cmp	r2, r3
 8001b16:	dceb      	bgt.n	8001af0 <I2CreadBytes+0x134>

				/*for(k = 0; k < 6; k++)
				{
					accelerationXYZ[k] = 0;
				}*/
				indexAccel = 0;
 8001b18:	f240 0318 	movw	r3, #24
 8001b1c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001b20:	f04f 0200 	mov.w	r2, #0
 8001b24:	601a      	str	r2, [r3, #0]

				break;
 8001b26:	bf00      	nop
 8001b28:	e016      	b.n	8001b58 <I2CreadBytes+0x19c>
			}
			else
			{
				makeTimer(5, SYSTM001_PERIODIC, timerHandlerI2CreadBytes, NULL, &StatusReadBytes, &TimerIdReadBytes);
 8001b2a:	f240 037c 	movw	r3, #124	; 0x7c
 8001b2e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001b32:	9300      	str	r3, [sp, #0]
 8001b34:	f240 533c 	movw	r3, #1340	; 0x53c
 8001b38:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001b3c:	9301      	str	r3, [sp, #4]
 8001b3e:	f04f 0005 	mov.w	r0, #5
 8001b42:	f04f 0101 	mov.w	r1, #1
 8001b46:	f643 526d 	movw	r2, #15725	; 0x3d6d
 8001b4a:	f6c0 0200 	movt	r2, #2048	; 0x800
 8001b4e:	f04f 0300 	mov.w	r3, #0
 8001b52:	f001 ffa5 	bl	8003aa0 <makeTimer>
			}
		}
	}
 8001b56:	e75d      	b.n	8001a14 <I2CreadBytes+0x58>
}
 8001b58:	4618      	mov	r0, r3
 8001b5a:	f107 0710 	add.w	r7, r7, #16
 8001b5e:	46bd      	mov	sp, r7
 8001b60:	bd80      	pop	{r7, pc}
 8001b62:	bf00      	nop

08001b64 <I2CreadBytes1>:

uint8_t I2CreadBytes1(uint8_t address, uint8_t subAddress, uint8_t * dest, uint8_t count)
{
 8001b64:	b580      	push	{r7, lr}
 8001b66:	b086      	sub	sp, #24
 8001b68:	af02      	add	r7, sp, #8
 8001b6a:	603a      	str	r2, [r7, #0]
 8001b6c:	4602      	mov	r2, r0
 8001b6e:	71fa      	strb	r2, [r7, #7]
 8001b70:	460a      	mov	r2, r1
 8001b72:	71ba      	strb	r2, [r7, #6]
 8001b74:	717b      	strb	r3, [r7, #5]
	addressTimerI2CReadBytes = address;
 8001b76:	f240 0330 	movw	r3, #48	; 0x30
 8001b7a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001b7e:	79fa      	ldrb	r2, [r7, #7]
 8001b80:	701a      	strb	r2, [r3, #0]
	subAddressTimerI2CReadBytes = subAddress;
 8001b82:	f240 0331 	movw	r3, #49	; 0x31
 8001b86:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001b8a:	79ba      	ldrb	r2, [r7, #6]
 8001b8c:	701a      	strb	r2, [r3, #0]
	makeTimer(200, SYSTM001_PERIODIC, timerHandlerI2CreadBytes1, NULL, &StatusReadBytes, &TimerIdReadBytes);
 8001b8e:	f240 037c 	movw	r3, #124	; 0x7c
 8001b92:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001b96:	9300      	str	r3, [sp, #0]
 8001b98:	f240 533c 	movw	r3, #1340	; 0x53c
 8001b9c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001ba0:	9301      	str	r3, [sp, #4]
 8001ba2:	f04f 00c8 	mov.w	r0, #200	; 0xc8
 8001ba6:	f04f 0101 	mov.w	r1, #1
 8001baa:	f643 7281 	movw	r2, #16257	; 0x3f81
 8001bae:	f6c0 0200 	movt	r2, #2048	; 0x800
 8001bb2:	f04f 0300 	mov.w	r3, #0
 8001bb6:	f001 ff73 	bl	8003aa0 <makeTimer>
 8001bba:	e000      	b.n	8001bbe <I2CreadBytes1+0x5a>
			else
			{
				makeTimer(100, SYSTM001_PERIODIC, timerHandlerI2CreadBytes1, NULL, &StatusReadBytes, &TimerIdReadBytes);
			}
		}
	}
 8001bbc:	bf00      	nop
	subAddressTimerI2CReadBytes = subAddress;
	makeTimer(200, SYSTM001_PERIODIC, timerHandlerI2CreadBytes1, NULL, &StatusReadBytes, &TimerIdReadBytes);

	while(1)
	{
		if(8 == indexI2CreadBytes)
 8001bbe:	f240 032c 	movw	r3, #44	; 0x2c
 8001bc2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	2b08      	cmp	r3, #8
 8001bca:	d1f7      	bne.n	8001bbc <I2CreadBytes1+0x58>
		{
			removeTimer(&StatusReadBytes, &TimerIdReadBytes);
 8001bcc:	f240 007c 	movw	r0, #124	; 0x7c
 8001bd0:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8001bd4:	f240 513c 	movw	r1, #1340	; 0x53c
 8001bd8:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8001bdc:	f001 ff84 	bl	8003ae8 <removeTimer>

			indexI2CreadBytes = 0;
 8001be0:	f240 032c 	movw	r3, #44	; 0x2c
 8001be4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001be8:	f04f 0200 	mov.w	r2, #0
 8001bec:	601a      	str	r2, [r3, #0]
			addressTimerI2CReadBytes = 0;
 8001bee:	f240 0330 	movw	r3, #48	; 0x30
 8001bf2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001bf6:	f04f 0200 	mov.w	r2, #0
 8001bfa:	701a      	strb	r2, [r3, #0]
			subAddressTimerI2CReadBytes = 0;
 8001bfc:	f240 0331 	movw	r3, #49	; 0x31
 8001c00:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001c04:	f04f 0200 	mov.w	r2, #0
 8001c08:	701a      	strb	r2, [r3, #0]

			StatusReadBytes = SYSTM001_ERROR;
 8001c0a:	f240 037c 	movw	r3, #124	; 0x7c
 8001c0e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001c12:	f04f 0202 	mov.w	r2, #2
 8001c16:	601a      	str	r2, [r3, #0]
			TimerIdReadBytes = 0;
 8001c18:	f240 533c 	movw	r3, #1340	; 0x53c
 8001c1c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001c20:	f04f 0200 	mov.w	r2, #0
 8001c24:	601a      	str	r2, [r3, #0]

			addressTimerI2CReadBytes = address;
 8001c26:	f240 0330 	movw	r3, #48	; 0x30
 8001c2a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001c2e:	79fa      	ldrb	r2, [r7, #7]
 8001c30:	701a      	strb	r2, [r3, #0]
			subAddressTimerI2CReadBytes = subAddress;
 8001c32:	f240 0331 	movw	r3, #49	; 0x31
 8001c36:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001c3a:	79ba      	ldrb	r2, [r7, #6]
 8001c3c:	701a      	strb	r2, [r3, #0]

			//indexAccel = indexAccel + 1;
			subAddressTimerI2CReadBytes = subAddressTimerI2CReadBytes + indexAccel;
 8001c3e:	f240 0318 	movw	r3, #24
 8001c42:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	b2da      	uxtb	r2, r3
 8001c4a:	f240 0331 	movw	r3, #49	; 0x31
 8001c4e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001c52:	781b      	ldrb	r3, [r3, #0]
 8001c54:	18d3      	adds	r3, r2, r3
 8001c56:	b2da      	uxtb	r2, r3
 8001c58:	f240 0331 	movw	r3, #49	; 0x31
 8001c5c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001c60:	701a      	strb	r2, [r3, #0]

			if(indexAccel == count)
 8001c62:	797a      	ldrb	r2, [r7, #5]
 8001c64:	f240 0318 	movw	r3, #24
 8001c68:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	429a      	cmp	r2, r3
 8001c70:	d123      	bne.n	8001cba <I2CreadBytes1+0x156>
				dest[1] = (uint8_t)accelerationXYZ[1];
				dest[2] = (uint8_t)accelerationXYZ[2];
				dest[3] = (uint8_t)accelerationXYZ[3];
				dest[4] = (uint8_t)accelerationXYZ[4];
				dest[5] = (uint8_t)accelerationXYZ[5];*/
				int k = 0;
 8001c72:	f04f 0300 	mov.w	r3, #0
 8001c76:	60fb      	str	r3, [r7, #12]
				for(k = 0; k < count; k++)
 8001c78:	f04f 0300 	mov.w	r3, #0
 8001c7c:	60fb      	str	r3, [r7, #12]
 8001c7e:	e00f      	b.n	8001ca0 <I2CreadBytes1+0x13c>
				{
					dest[k] = (uint8_t)accelerationXYZ[k];
 8001c80:	68fb      	ldr	r3, [r7, #12]
 8001c82:	683a      	ldr	r2, [r7, #0]
 8001c84:	18d2      	adds	r2, r2, r3
 8001c86:	f240 033c 	movw	r3, #60	; 0x3c
 8001c8a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001c8e:	68f9      	ldr	r1, [r7, #12]
 8001c90:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 8001c94:	b2db      	uxtb	r3, r3
 8001c96:	7013      	strb	r3, [r2, #0]
				dest[2] = (uint8_t)accelerationXYZ[2];
				dest[3] = (uint8_t)accelerationXYZ[3];
				dest[4] = (uint8_t)accelerationXYZ[4];
				dest[5] = (uint8_t)accelerationXYZ[5];*/
				int k = 0;
				for(k = 0; k < count; k++)
 8001c98:	68fb      	ldr	r3, [r7, #12]
 8001c9a:	f103 0301 	add.w	r3, r3, #1
 8001c9e:	60fb      	str	r3, [r7, #12]
 8001ca0:	797a      	ldrb	r2, [r7, #5]
 8001ca2:	68fb      	ldr	r3, [r7, #12]
 8001ca4:	429a      	cmp	r2, r3
 8001ca6:	dceb      	bgt.n	8001c80 <I2CreadBytes1+0x11c>

				/*for(k = 0; k < 6; k++)
				{
					accelerationXYZ[k] = 0;
				}*/
				indexAccel = 0;
 8001ca8:	f240 0318 	movw	r3, #24
 8001cac:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001cb0:	f04f 0200 	mov.w	r2, #0
 8001cb4:	601a      	str	r2, [r3, #0]

				break;
 8001cb6:	bf00      	nop
 8001cb8:	e016      	b.n	8001ce8 <I2CreadBytes1+0x184>
			}
			else
			{
				makeTimer(100, SYSTM001_PERIODIC, timerHandlerI2CreadBytes1, NULL, &StatusReadBytes, &TimerIdReadBytes);
 8001cba:	f240 037c 	movw	r3, #124	; 0x7c
 8001cbe:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001cc2:	9300      	str	r3, [sp, #0]
 8001cc4:	f240 533c 	movw	r3, #1340	; 0x53c
 8001cc8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001ccc:	9301      	str	r3, [sp, #4]
 8001cce:	f04f 0064 	mov.w	r0, #100	; 0x64
 8001cd2:	f04f 0101 	mov.w	r1, #1
 8001cd6:	f643 7281 	movw	r2, #16257	; 0x3f81
 8001cda:	f6c0 0200 	movt	r2, #2048	; 0x800
 8001cde:	f04f 0300 	mov.w	r3, #0
 8001ce2:	f001 fedd 	bl	8003aa0 <makeTimer>
			}
		}
	}
 8001ce6:	e769      	b.n	8001bbc <I2CreadBytes1+0x58>
}
 8001ce8:	4618      	mov	r0, r3
 8001cea:	f107 0710 	add.w	r7, r7, #16
 8001cee:	46bd      	mov	sp, r7
 8001cf0:	bd80      	pop	{r7, pc}
 8001cf2:	bf00      	nop

08001cf4 <SPIreadBytes>:

void SPIreadBytes(uint8_t csPin, uint8_t subAddress, uint8_t * dest, uint8_t count)
{
 8001cf4:	b480      	push	{r7}
 8001cf6:	b083      	sub	sp, #12
 8001cf8:	af00      	add	r7, sp, #0
 8001cfa:	603a      	str	r2, [r7, #0]
 8001cfc:	4602      	mov	r2, r0
 8001cfe:	71fa      	strb	r2, [r7, #7]
 8001d00:	460a      	mov	r2, r1
 8001d02:	71ba      	strb	r2, [r7, #6]
 8001d04:	717b      	strb	r3, [r7, #5]
	;
}
 8001d06:	f107 070c 	add.w	r7, r7, #12
 8001d0a:	46bd      	mov	sp, r7
 8001d0c:	bc80      	pop	{r7}
 8001d0e:	4770      	bx	lr

08001d10 <initGyro>:

void initGyro(void)
{
 8001d10:	b580      	push	{r7, lr}
 8001d12:	b082      	sub	sp, #8
 8001d14:	af00      	add	r7, sp, #0
	uint8_t tempRegValue = 0;
 8001d16:	f04f 0300 	mov.w	r3, #0
 8001d1a:	71fb      	strb	r3, [r7, #7]
	// FS_G[1:0] - Gyroscope full-scale selection
	// BW_G[1:0] - Gyroscope bandwidth selection

	// To disable gyro, set sample rate bits to 0. We'll only set sample
	// rate if the gyro is enabled.
	if (settings.gyro.enabled)
 8001d1c:	f240 038c 	movw	r3, #140	; 0x8c
 8001d20:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001d24:	791b      	ldrb	r3, [r3, #4]
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d007      	beq.n	8001d3a <initGyro+0x2a>
	{
		tempRegValue = (settings.gyro.sampleRate & 0x07) << 5;
 8001d2a:	f240 038c 	movw	r3, #140	; 0x8c
 8001d2e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001d32:	7a1b      	ldrb	r3, [r3, #8]
 8001d34:	ea4f 1343 	mov.w	r3, r3, lsl #5
 8001d38:	71fb      	strb	r3, [r7, #7]
	}

	switch (settings.gyro.scale)
 8001d3a:	f240 038c 	movw	r3, #140	; 0x8c
 8001d3e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001d42:	88db      	ldrh	r3, [r3, #6]
 8001d44:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8001d48:	d003      	beq.n	8001d52 <initGyro+0x42>
 8001d4a:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8001d4e:	d005      	beq.n	8001d5c <initGyro+0x4c>
 8001d50:	e009      	b.n	8001d66 <initGyro+0x56>
	{
		case 500:
			tempRegValue |= (0x1 << 3);
 8001d52:	79fb      	ldrb	r3, [r7, #7]
 8001d54:	f043 0308 	orr.w	r3, r3, #8
 8001d58:	71fb      	strb	r3, [r7, #7]
			break;
 8001d5a:	e004      	b.n	8001d66 <initGyro+0x56>
		case 2000:
			tempRegValue |= (0x3 << 3);
 8001d5c:	79fb      	ldrb	r3, [r7, #7]
 8001d5e:	f043 0318 	orr.w	r3, r3, #24
 8001d62:	71fb      	strb	r3, [r7, #7]
			break;
 8001d64:	bf00      	nop
		// Otherwise we'll set it to 245 dps (0x0 << 4)
	}
	tempRegValue |= (settings.gyro.bandwidth & 0x3);
 8001d66:	f240 038c 	movw	r3, #140	; 0x8c
 8001d6a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001d6e:	7a5b      	ldrb	r3, [r3, #9]
 8001d70:	b2db      	uxtb	r3, r3
 8001d72:	f003 0303 	and.w	r3, r3, #3
 8001d76:	b2da      	uxtb	r2, r3
 8001d78:	79fb      	ldrb	r3, [r7, #7]
 8001d7a:	4313      	orrs	r3, r2
 8001d7c:	b2db      	uxtb	r3, r3
 8001d7e:	71fb      	strb	r3, [r7, #7]
	xgWriteByte(CTRL_REG1_G, tempRegValue);
 8001d80:	79fb      	ldrb	r3, [r7, #7]
 8001d82:	f04f 0010 	mov.w	r0, #16
 8001d86:	4619      	mov	r1, r3
 8001d88:	f000 f894 	bl	8001eb4 <xgWriteByte>

	// CTRL_REG2_G (Default value: 0x00)
	// [0][0][0][0][INT_SEL1][INT_SEL0][OUT_SEL1][OUT_SEL0]
	// INT_SEL[1:0] - INT selection configuration
	// OUT_SEL[1:0] - Out selection configuration
	xgWriteByte(CTRL_REG2_G, 0x00);
 8001d8c:	f04f 0011 	mov.w	r0, #17
 8001d90:	f04f 0100 	mov.w	r1, #0
 8001d94:	f000 f88e 	bl	8001eb4 <xgWriteByte>
	// CTRL_REG3_G (Default value: 0x00)
	// [LP_mode][HP_EN][0][0][HPCF3_G][HPCF2_G][HPCF1_G][HPCF0_G]
	// LP_mode - Low-power mode enable (0: disabled, 1: enabled)
	// HP_EN - HPF enable (0:disabled, 1: enabled)
	// HPCF_G[3:0] - HPF cutoff frequency
	tempRegValue = settings.gyro.lowPowerEnable ? (1<<7) : 0;
 8001d98:	f240 038c 	movw	r3, #140	; 0x8c
 8001d9c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001da0:	7a9b      	ldrb	r3, [r3, #10]
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d002      	beq.n	8001dac <initGyro+0x9c>
 8001da6:	f04f 0380 	mov.w	r3, #128	; 0x80
 8001daa:	e001      	b.n	8001db0 <initGyro+0xa0>
 8001dac:	f04f 0300 	mov.w	r3, #0
 8001db0:	71fb      	strb	r3, [r7, #7]
	if (settings.gyro.HPFEnable)
 8001db2:	f240 038c 	movw	r3, #140	; 0x8c
 8001db6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001dba:	7adb      	ldrb	r3, [r3, #11]
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	d00f      	beq.n	8001de0 <initGyro+0xd0>
	{
		tempRegValue |= ((1<<6) | (settings.gyro.HPFCutoff & 0x0F));
 8001dc0:	f240 038c 	movw	r3, #140	; 0x8c
 8001dc4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001dc8:	7b1b      	ldrb	r3, [r3, #12]
 8001dca:	b2db      	uxtb	r3, r3
 8001dcc:	f003 030f 	and.w	r3, r3, #15
 8001dd0:	b2db      	uxtb	r3, r3
 8001dd2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001dd6:	b2da      	uxtb	r2, r3
 8001dd8:	79fb      	ldrb	r3, [r7, #7]
 8001dda:	4313      	orrs	r3, r2
 8001ddc:	b2db      	uxtb	r3, r3
 8001dde:	71fb      	strb	r3, [r7, #7]
	}
	xgWriteByte(CTRL_REG3_G, tempRegValue);
 8001de0:	79fb      	ldrb	r3, [r7, #7]
 8001de2:	f04f 0012 	mov.w	r0, #18
 8001de6:	4619      	mov	r1, r3
 8001de8:	f000 f864 	bl	8001eb4 <xgWriteByte>
	// Zen_G - Z-axis output enable (0:disable, 1:enable)
	// Yen_G - Y-axis output enable (0:disable, 1:enable)
	// Xen_G - X-axis output enable (0:disable, 1:enable)
	// LIR_XL1 - Latched interrupt (0:not latched, 1:latched)
	// 4D_XL1 - 4D option on interrupt (0:6D used, 1:4D used)
	tempRegValue = 0;
 8001dec:	f04f 0300 	mov.w	r3, #0
 8001df0:	71fb      	strb	r3, [r7, #7]
	if (settings.gyro.enableZ) tempRegValue |= (1<<5);
 8001df2:	f240 038c 	movw	r3, #140	; 0x8c
 8001df6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001dfa:	7cdb      	ldrb	r3, [r3, #19]
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d003      	beq.n	8001e08 <initGyro+0xf8>
 8001e00:	79fb      	ldrb	r3, [r7, #7]
 8001e02:	f043 0320 	orr.w	r3, r3, #32
 8001e06:	71fb      	strb	r3, [r7, #7]
	if (settings.gyro.enableY) tempRegValue |= (1<<4);
 8001e08:	f240 038c 	movw	r3, #140	; 0x8c
 8001e0c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001e10:	7c9b      	ldrb	r3, [r3, #18]
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d003      	beq.n	8001e1e <initGyro+0x10e>
 8001e16:	79fb      	ldrb	r3, [r7, #7]
 8001e18:	f043 0310 	orr.w	r3, r3, #16
 8001e1c:	71fb      	strb	r3, [r7, #7]
	if (settings.gyro.enableX) tempRegValue |= (1<<3);
 8001e1e:	f240 038c 	movw	r3, #140	; 0x8c
 8001e22:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001e26:	7c5b      	ldrb	r3, [r3, #17]
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	d003      	beq.n	8001e34 <initGyro+0x124>
 8001e2c:	79fb      	ldrb	r3, [r7, #7]
 8001e2e:	f043 0308 	orr.w	r3, r3, #8
 8001e32:	71fb      	strb	r3, [r7, #7]
	if (settings.gyro.latchInterrupt) tempRegValue |= (1<<1);
 8001e34:	f240 038c 	movw	r3, #140	; 0x8c
 8001e38:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001e3c:	7d1b      	ldrb	r3, [r3, #20]
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d003      	beq.n	8001e4a <initGyro+0x13a>
 8001e42:	79fb      	ldrb	r3, [r7, #7]
 8001e44:	f043 0302 	orr.w	r3, r3, #2
 8001e48:	71fb      	strb	r3, [r7, #7]
	xgWriteByte(CTRL_REG4, tempRegValue);
 8001e4a:	79fb      	ldrb	r3, [r7, #7]
 8001e4c:	f04f 001e 	mov.w	r0, #30
 8001e50:	4619      	mov	r1, r3
 8001e52:	f000 f82f 	bl	8001eb4 <xgWriteByte>

	// ORIENT_CFG_G (Default value: 0x00)
	// [0][0][SignX_G][SignY_G][SignZ_G][Orient_2][Orient_1][Orient_0]
	// SignX_G - Pitch axis (X) angular rate sign (0: positive, 1: negative)
	// Orient [2:0] - Directional user orientation selection
	tempRegValue = 0;
 8001e56:	f04f 0300 	mov.w	r3, #0
 8001e5a:	71fb      	strb	r3, [r7, #7]
	if (settings.gyro.flipX) tempRegValue |= (1<<5);
 8001e5c:	f240 038c 	movw	r3, #140	; 0x8c
 8001e60:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001e64:	7b5b      	ldrb	r3, [r3, #13]
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d003      	beq.n	8001e72 <initGyro+0x162>
 8001e6a:	79fb      	ldrb	r3, [r7, #7]
 8001e6c:	f043 0320 	orr.w	r3, r3, #32
 8001e70:	71fb      	strb	r3, [r7, #7]
	if (settings.gyro.flipY) tempRegValue |= (1<<4);
 8001e72:	f240 038c 	movw	r3, #140	; 0x8c
 8001e76:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001e7a:	7b9b      	ldrb	r3, [r3, #14]
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d003      	beq.n	8001e88 <initGyro+0x178>
 8001e80:	79fb      	ldrb	r3, [r7, #7]
 8001e82:	f043 0310 	orr.w	r3, r3, #16
 8001e86:	71fb      	strb	r3, [r7, #7]
	if (settings.gyro.flipZ) tempRegValue |= (1<<3);
 8001e88:	f240 038c 	movw	r3, #140	; 0x8c
 8001e8c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001e90:	7bdb      	ldrb	r3, [r3, #15]
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d003      	beq.n	8001e9e <initGyro+0x18e>
 8001e96:	79fb      	ldrb	r3, [r7, #7]
 8001e98:	f043 0308 	orr.w	r3, r3, #8
 8001e9c:	71fb      	strb	r3, [r7, #7]
	xgWriteByte(ORIENT_CFG_G, tempRegValue);
 8001e9e:	79fb      	ldrb	r3, [r7, #7]
 8001ea0:	f04f 0013 	mov.w	r0, #19
 8001ea4:	4619      	mov	r1, r3
 8001ea6:	f000 f805 	bl	8001eb4 <xgWriteByte>
}
 8001eaa:	f107 0708 	add.w	r7, r7, #8
 8001eae:	46bd      	mov	sp, r7
 8001eb0:	bd80      	pop	{r7, pc}
 8001eb2:	bf00      	nop

08001eb4 <xgWriteByte>:


void xgWriteByte(uint8_t subAddress, uint8_t data)
{
 8001eb4:	b580      	push	{r7, lr}
 8001eb6:	b082      	sub	sp, #8
 8001eb8:	af00      	add	r7, sp, #0
 8001eba:	4602      	mov	r2, r0
 8001ebc:	460b      	mov	r3, r1
 8001ebe:	71fa      	strb	r2, [r7, #7]
 8001ec0:	71bb      	strb	r3, [r7, #6]
	// Whether we're using I2C or SPI, write a byte using the
	// gyro-specific I2C address or SPI CS pin.
	if (settings.device.commInterface == IMU_MODE_I2C)
 8001ec2:	f240 038c 	movw	r3, #140	; 0x8c
 8001ec6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001eca:	781b      	ldrb	r3, [r3, #0]
 8001ecc:	2b01      	cmp	r3, #1
 8001ece:	d10b      	bne.n	8001ee8 <xgWriteByte+0x34>
	{
		I2CwriteByte(_xgAddress, subAddress, data);
 8001ed0:	f240 5339 	movw	r3, #1337	; 0x539
 8001ed4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001ed8:	7819      	ldrb	r1, [r3, #0]
 8001eda:	79fa      	ldrb	r2, [r7, #7]
 8001edc:	79bb      	ldrb	r3, [r7, #6]
 8001ede:	4608      	mov	r0, r1
 8001ee0:	4611      	mov	r1, r2
 8001ee2:	461a      	mov	r2, r3
 8001ee4:	f000 f804 	bl	8001ef0 <I2CwriteByte>
	}
}
 8001ee8:	f107 0708 	add.w	r7, r7, #8
 8001eec:	46bd      	mov	sp, r7
 8001eee:	bd80      	pop	{r7, pc}

08001ef0 <I2CwriteByte>:

void I2CwriteByte(uint8_t address, uint8_t subAddress, uint8_t data)
{
 8001ef0:	b580      	push	{r7, lr}
 8001ef2:	b084      	sub	sp, #16
 8001ef4:	af02      	add	r7, sp, #8
 8001ef6:	4613      	mov	r3, r2
 8001ef8:	4602      	mov	r2, r0
 8001efa:	71fa      	strb	r2, [r7, #7]
 8001efc:	460a      	mov	r2, r1
 8001efe:	71ba      	strb	r2, [r7, #6]
 8001f00:	717b      	strb	r3, [r7, #5]
	addressTimerWrite = address;
 8001f02:	f240 0338 	movw	r3, #56	; 0x38
 8001f06:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001f0a:	79fa      	ldrb	r2, [r7, #7]
 8001f0c:	701a      	strb	r2, [r3, #0]
	subAddressTimerWrite = subAddress;
 8001f0e:	f240 0339 	movw	r3, #57	; 0x39
 8001f12:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001f16:	79ba      	ldrb	r2, [r7, #6]
 8001f18:	701a      	strb	r2, [r3, #0]
	dataWrite = data;
 8001f1a:	f240 033a 	movw	r3, #58	; 0x3a
 8001f1e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001f22:	797a      	ldrb	r2, [r7, #5]
 8001f24:	701a      	strb	r2, [r3, #0]

	makeTimer(50, SYSTM001_PERIODIC, timerHandlerI2CwriteByte, NULL, &WriteTimerStatus, &WriteTimerId);
 8001f26:	f240 5358 	movw	r3, #1368	; 0x558
 8001f2a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001f2e:	9300      	str	r3, [sp, #0]
 8001f30:	f240 435c 	movw	r3, #1116	; 0x45c
 8001f34:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001f38:	9301      	str	r3, [sp, #4]
 8001f3a:	f04f 0032 	mov.w	r0, #50	; 0x32
 8001f3e:	f04f 0101 	mov.w	r1, #1
 8001f42:	f244 2265 	movw	r2, #16997	; 0x4265
 8001f46:	f6c0 0200 	movt	r2, #2048	; 0x800
 8001f4a:	f04f 0300 	mov.w	r3, #0
 8001f4e:	f001 fda7 	bl	8003aa0 <makeTimer>
 8001f52:	e000      	b.n	8001f56 <I2CwriteByte+0x66>
			subAddressTimerWrite = 0;
			WriteTimerStatus = SYSTM001_ERROR;
			WriteTimerId = 0;
			break;
		}
	}
 8001f54:	bf00      	nop

	makeTimer(50, SYSTM001_PERIODIC, timerHandlerI2CwriteByte, NULL, &WriteTimerStatus, &WriteTimerId);

	while(1)
	{
		if(4 == indexI2CwriteByte)
 8001f56:	f240 0334 	movw	r3, #52	; 0x34
 8001f5a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	2b04      	cmp	r3, #4
 8001f62:	d1f7      	bne.n	8001f54 <I2CwriteByte+0x64>
		{
			removeTimer(&WriteTimerStatus, &WriteTimerId);
 8001f64:	f240 5058 	movw	r0, #1368	; 0x558
 8001f68:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8001f6c:	f240 415c 	movw	r1, #1116	; 0x45c
 8001f70:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8001f74:	f001 fdb8 	bl	8003ae8 <removeTimer>
			indexI2CwriteByte = 0;
 8001f78:	f240 0334 	movw	r3, #52	; 0x34
 8001f7c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001f80:	f04f 0200 	mov.w	r2, #0
 8001f84:	601a      	str	r2, [r3, #0]
			addressTimerWrite = 0;
 8001f86:	f240 0338 	movw	r3, #56	; 0x38
 8001f8a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001f8e:	f04f 0200 	mov.w	r2, #0
 8001f92:	701a      	strb	r2, [r3, #0]
			subAddressTimerWrite = 0;
 8001f94:	f240 0339 	movw	r3, #57	; 0x39
 8001f98:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001f9c:	f04f 0200 	mov.w	r2, #0
 8001fa0:	701a      	strb	r2, [r3, #0]
			WriteTimerStatus = SYSTM001_ERROR;
 8001fa2:	f240 5358 	movw	r3, #1368	; 0x558
 8001fa6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001faa:	f04f 0202 	mov.w	r2, #2
 8001fae:	601a      	str	r2, [r3, #0]
			WriteTimerId = 0;
 8001fb0:	f240 435c 	movw	r3, #1116	; 0x45c
 8001fb4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001fb8:	f04f 0200 	mov.w	r2, #0
 8001fbc:	601a      	str	r2, [r3, #0]
			break;
 8001fbe:	bf00      	nop
		}
	}
}
 8001fc0:	f107 0708 	add.w	r7, r7, #8
 8001fc4:	46bd      	mov	sp, r7
 8001fc6:	bd80      	pop	{r7, pc}

08001fc8 <initAccel>:

void initAccel(void)
{
 8001fc8:	b580      	push	{r7, lr}
 8001fca:	b082      	sub	sp, #8
 8001fcc:	af00      	add	r7, sp, #0
	uint8_t tempRegValue = 0;
 8001fce:	f04f 0300 	mov.w	r3, #0
 8001fd2:	71fb      	strb	r3, [r7, #7]
	//	DEC[0:1] - Decimation of accel data on OUT REG and FIFO.
	//		00: None, 01: 2 samples, 10: 4 samples 11: 8 samples
	//	Zen_XL - Z-axis output enabled
	//	Yen_XL - Y-axis output enabled
	//	Xen_XL - X-axis output enabled
	if (settings.accel.enableZ) tempRegValue |= (1<<5);
 8001fd4:	f240 038c 	movw	r3, #140	; 0x8c
 8001fd8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001fdc:	7edb      	ldrb	r3, [r3, #27]
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d003      	beq.n	8001fea <initAccel+0x22>
 8001fe2:	79fb      	ldrb	r3, [r7, #7]
 8001fe4:	f043 0320 	orr.w	r3, r3, #32
 8001fe8:	71fb      	strb	r3, [r7, #7]
	if (settings.accel.enableY) tempRegValue |= (1<<4);
 8001fea:	f240 038c 	movw	r3, #140	; 0x8c
 8001fee:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001ff2:	7e9b      	ldrb	r3, [r3, #26]
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	d003      	beq.n	8002000 <initAccel+0x38>
 8001ff8:	79fb      	ldrb	r3, [r7, #7]
 8001ffa:	f043 0310 	orr.w	r3, r3, #16
 8001ffe:	71fb      	strb	r3, [r7, #7]
	if (settings.accel.enableX) tempRegValue |= (1<<3);
 8002000:	f240 038c 	movw	r3, #140	; 0x8c
 8002004:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002008:	7e5b      	ldrb	r3, [r3, #25]
 800200a:	2b00      	cmp	r3, #0
 800200c:	d003      	beq.n	8002016 <initAccel+0x4e>
 800200e:	79fb      	ldrb	r3, [r7, #7]
 8002010:	f043 0308 	orr.w	r3, r3, #8
 8002014:	71fb      	strb	r3, [r7, #7]

	xgWriteByte(CTRL_REG5_XL, tempRegValue);
 8002016:	79fb      	ldrb	r3, [r7, #7]
 8002018:	f04f 001f 	mov.w	r0, #31
 800201c:	4619      	mov	r1, r3
 800201e:	f7ff ff49 	bl	8001eb4 <xgWriteByte>
	// [ODR_XL2][ODR_XL1][ODR_XL0][FS1_XL][FS0_XL][BW_SCAL_ODR][BW_XL1][BW_XL0]
	// ODR_XL[2:0] - Output data rate & power mode selection
	// FS_XL[1:0] - Full-scale selection
	// BW_SCAL_ODR - Bandwidth selection
	// BW_XL[1:0] - Anti-aliasing filter bandwidth selection
	tempRegValue = 0;
 8002022:	f04f 0300 	mov.w	r3, #0
 8002026:	71fb      	strb	r3, [r7, #7]
	// To disable the accel, set the sampleRate bits to 0.
	if (settings.accel.enabled)
 8002028:	f240 038c 	movw	r3, #140	; 0x8c
 800202c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002030:	7d9b      	ldrb	r3, [r3, #22]
 8002032:	2b00      	cmp	r3, #0
 8002034:	d00b      	beq.n	800204e <initAccel+0x86>
	{
		tempRegValue |= ((settings.accel.sampleRate & 0x07) << 5);
 8002036:	f240 038c 	movw	r3, #140	; 0x8c
 800203a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800203e:	7e1b      	ldrb	r3, [r3, #24]
 8002040:	ea4f 1343 	mov.w	r3, r3, lsl #5
 8002044:	b2da      	uxtb	r2, r3
 8002046:	79fb      	ldrb	r3, [r7, #7]
 8002048:	4313      	orrs	r3, r2
 800204a:	b2db      	uxtb	r3, r3
 800204c:	71fb      	strb	r3, [r7, #7]
	}
	switch (settings.accel.scale)
 800204e:	f240 038c 	movw	r3, #140	; 0x8c
 8002052:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002056:	7ddb      	ldrb	r3, [r3, #23]
 8002058:	2b08      	cmp	r3, #8
 800205a:	d008      	beq.n	800206e <initAccel+0xa6>
 800205c:	2b10      	cmp	r3, #16
 800205e:	d00b      	beq.n	8002078 <initAccel+0xb0>
 8002060:	2b04      	cmp	r3, #4
 8002062:	d10e      	bne.n	8002082 <initAccel+0xba>
	{
		case 4:
			tempRegValue |= (0x2 << 3);
 8002064:	79fb      	ldrb	r3, [r7, #7]
 8002066:	f043 0310 	orr.w	r3, r3, #16
 800206a:	71fb      	strb	r3, [r7, #7]
			break;
 800206c:	e009      	b.n	8002082 <initAccel+0xba>
		case 8:
			tempRegValue |= (0x3 << 3);
 800206e:	79fb      	ldrb	r3, [r7, #7]
 8002070:	f043 0318 	orr.w	r3, r3, #24
 8002074:	71fb      	strb	r3, [r7, #7]
			break;
 8002076:	e004      	b.n	8002082 <initAccel+0xba>
		case 16:
			tempRegValue |= (0x1 << 3);
 8002078:	79fb      	ldrb	r3, [r7, #7]
 800207a:	f043 0308 	orr.w	r3, r3, #8
 800207e:	71fb      	strb	r3, [r7, #7]
			break;
 8002080:	bf00      	nop
		// Otherwise it'll be set to 2g (0x0 << 3)
	}
	if (settings.accel.bandwidth >= 0)
 8002082:	f240 038c 	movw	r3, #140	; 0x8c
 8002086:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800208a:	7f1b      	ldrb	r3, [r3, #28]
 800208c:	b25b      	sxtb	r3, r3
 800208e:	2b00      	cmp	r3, #0
 8002090:	db0f      	blt.n	80020b2 <initAccel+0xea>
	{
		tempRegValue |= (1<<2); // Set BW_SCAL_ODR
 8002092:	79fb      	ldrb	r3, [r7, #7]
 8002094:	f043 0304 	orr.w	r3, r3, #4
 8002098:	71fb      	strb	r3, [r7, #7]
		tempRegValue |= (settings.accel.bandwidth & 0x03);
 800209a:	f240 038c 	movw	r3, #140	; 0x8c
 800209e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80020a2:	7f1b      	ldrb	r3, [r3, #28]
 80020a4:	f003 0303 	and.w	r3, r3, #3
 80020a8:	b2da      	uxtb	r2, r3
 80020aa:	79fb      	ldrb	r3, [r7, #7]
 80020ac:	4313      	orrs	r3, r2
 80020ae:	b2db      	uxtb	r3, r3
 80020b0:	71fb      	strb	r3, [r7, #7]
	}
	xgWriteByte(CTRL_REG6_XL, tempRegValue);
 80020b2:	79fb      	ldrb	r3, [r7, #7]
 80020b4:	f04f 0020 	mov.w	r0, #32
 80020b8:	4619      	mov	r1, r3
 80020ba:	f7ff fefb 	bl	8001eb4 <xgWriteByte>
	// [HR][DCF1][DCF0][0][0][FDS][0][HPIS1]
	// HR - High resolution mode (0: disable, 1: enable)
	// DCF[1:0] - Digital filter cutoff frequency
	// FDS - Filtered data selection
	// HPIS1 - HPF enabled for interrupt function
	tempRegValue = 0;
 80020be:	f04f 0300 	mov.w	r3, #0
 80020c2:	71fb      	strb	r3, [r7, #7]
	if (settings.accel.highResEnable)
 80020c4:	f240 038c 	movw	r3, #140	; 0x8c
 80020c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80020cc:	7f5b      	ldrb	r3, [r3, #29]
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d011      	beq.n	80020f6 <initAccel+0x12e>
	{
		tempRegValue |= (1<<7); // Set HR bit
 80020d2:	79fb      	ldrb	r3, [r7, #7]
 80020d4:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80020d8:	71fb      	strb	r3, [r7, #7]
		tempRegValue |= (settings.accel.highResBandwidth & 0x3) << 5;
 80020da:	f240 038c 	movw	r3, #140	; 0x8c
 80020de:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80020e2:	7f9b      	ldrb	r3, [r3, #30]
 80020e4:	f003 0303 	and.w	r3, r3, #3
 80020e8:	ea4f 1343 	mov.w	r3, r3, lsl #5
 80020ec:	b2da      	uxtb	r2, r3
 80020ee:	79fb      	ldrb	r3, [r7, #7]
 80020f0:	4313      	orrs	r3, r2
 80020f2:	b2db      	uxtb	r3, r3
 80020f4:	71fb      	strb	r3, [r7, #7]
	}
	xgWriteByte(CTRL_REG7_XL, tempRegValue);
 80020f6:	79fb      	ldrb	r3, [r7, #7]
 80020f8:	f04f 0021 	mov.w	r0, #33	; 0x21
 80020fc:	4619      	mov	r1, r3
 80020fe:	f7ff fed9 	bl	8001eb4 <xgWriteByte>
}
 8002102:	f107 0708 	add.w	r7, r7, #8
 8002106:	46bd      	mov	sp, r7
 8002108:	bd80      	pop	{r7, pc}
 800210a:	bf00      	nop

0800210c <initMag>:

void initMag(void)
{
 800210c:	b580      	push	{r7, lr}
 800210e:	b082      	sub	sp, #8
 8002110:	af00      	add	r7, sp, #0
	uint8_t tempRegValue = 0;
 8002112:	f04f 0300 	mov.w	r3, #0
 8002116:	71fb      	strb	r3, [r7, #7]
	// OM[1:0] - X & Y axes op mode selection
	//	00:low-power, 01:medium performance
	//	10: high performance, 11:ultra-high performance
	// DO[2:0] - Output data rate selection
	// ST - Self-test enable
	if (settings.mag.tempCompensationEnable) tempRegValue |= (1<<7);
 8002118:	f240 038c 	movw	r3, #140	; 0x8c
 800211c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002120:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8002124:	2b00      	cmp	r3, #0
 8002126:	d003      	beq.n	8002130 <initMag+0x24>
 8002128:	79fb      	ldrb	r3, [r7, #7]
 800212a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800212e:	71fb      	strb	r3, [r7, #7]
	tempRegValue |= (settings.mag.XYPerformance & 0x3) << 5;
 8002130:	f240 038c 	movw	r3, #140	; 0x8c
 8002134:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002138:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 800213c:	f003 0303 	and.w	r3, r3, #3
 8002140:	ea4f 1343 	mov.w	r3, r3, lsl #5
 8002144:	b2da      	uxtb	r2, r3
 8002146:	79fb      	ldrb	r3, [r7, #7]
 8002148:	4313      	orrs	r3, r2
 800214a:	b2db      	uxtb	r3, r3
 800214c:	71fb      	strb	r3, [r7, #7]
	tempRegValue |= (settings.mag.sampleRate & 0x7) << 2;
 800214e:	f240 038c 	movw	r3, #140	; 0x8c
 8002152:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002156:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800215a:	f003 0307 	and.w	r3, r3, #7
 800215e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8002162:	b2da      	uxtb	r2, r3
 8002164:	79fb      	ldrb	r3, [r7, #7]
 8002166:	4313      	orrs	r3, r2
 8002168:	b2db      	uxtb	r3, r3
 800216a:	71fb      	strb	r3, [r7, #7]
	mWriteByte(CTRL_REG1_M, tempRegValue);
 800216c:	79fb      	ldrb	r3, [r7, #7]
 800216e:	f04f 0020 	mov.w	r0, #32
 8002172:	4619      	mov	r1, r3
 8002174:	f000 f86a 	bl	800224c <mWriteByte>
	// CTRL_REG2_M (Default value 0x00)
	// [0][FS1][FS0][0][REBOOT][SOFT_RST][0][0]
	// FS[1:0] - Full-scale configuration
	// REBOOT - Reboot memory content (0:normal, 1:reboot)
	// SOFT_RST - Reset config and user registers (0:default, 1:reset)
	tempRegValue = 0;
 8002178:	f04f 0300 	mov.w	r3, #0
 800217c:	71fb      	strb	r3, [r7, #7]
	switch (settings.mag.scale)
 800217e:	f240 038c 	movw	r3, #140	; 0x8c
 8002182:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002186:	f893 3020 	ldrb.w	r3, [r3, #32]
 800218a:	2b0c      	cmp	r3, #12
 800218c:	d008      	beq.n	80021a0 <initMag+0x94>
 800218e:	2b10      	cmp	r3, #16
 8002190:	d00b      	beq.n	80021aa <initMag+0x9e>
 8002192:	2b08      	cmp	r3, #8
 8002194:	d10e      	bne.n	80021b4 <initMag+0xa8>
	{
	case 8:
		tempRegValue |= (0x1 << 5);
 8002196:	79fb      	ldrb	r3, [r7, #7]
 8002198:	f043 0320 	orr.w	r3, r3, #32
 800219c:	71fb      	strb	r3, [r7, #7]
		break;
 800219e:	e009      	b.n	80021b4 <initMag+0xa8>
	case 12:
		tempRegValue |= (0x2 << 5);
 80021a0:	79fb      	ldrb	r3, [r7, #7]
 80021a2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80021a6:	71fb      	strb	r3, [r7, #7]
		break;
 80021a8:	e004      	b.n	80021b4 <initMag+0xa8>
	case 16:
		tempRegValue |= (0x3 << 5);
 80021aa:	79fb      	ldrb	r3, [r7, #7]
 80021ac:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80021b0:	71fb      	strb	r3, [r7, #7]
		break;
 80021b2:	bf00      	nop
	// Otherwise we'll default to 4 gauss (00)
	}
	mWriteByte(CTRL_REG2_M, tempRegValue); // +/-4Gauss
 80021b4:	79fb      	ldrb	r3, [r7, #7]
 80021b6:	f04f 0021 	mov.w	r0, #33	; 0x21
 80021ba:	4619      	mov	r1, r3
 80021bc:	f000 f846 	bl	800224c <mWriteByte>
	// LP - Low-power mode cofiguration (1:enable)
	// SIM - SPI mode selection (0:write-only, 1:read/write enable)
	// MD[1:0] - Operating mode
	//	00:continuous conversion, 01:single-conversion,
	//  10,11: Power-down
	tempRegValue = 0;
 80021c0:	f04f 0300 	mov.w	r3, #0
 80021c4:	71fb      	strb	r3, [r7, #7]
	if (settings.mag.lowPowerEnable) tempRegValue |= (1<<5);
 80021c6:	f240 038c 	movw	r3, #140	; 0x8c
 80021ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80021ce:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d003      	beq.n	80021de <initMag+0xd2>
 80021d6:	79fb      	ldrb	r3, [r7, #7]
 80021d8:	f043 0320 	orr.w	r3, r3, #32
 80021dc:	71fb      	strb	r3, [r7, #7]
	tempRegValue |= (settings.mag.operatingMode & 0x3);
 80021de:	f240 038c 	movw	r3, #140	; 0x8c
 80021e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80021e6:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 80021ea:	b2db      	uxtb	r3, r3
 80021ec:	f003 0303 	and.w	r3, r3, #3
 80021f0:	b2da      	uxtb	r2, r3
 80021f2:	79fb      	ldrb	r3, [r7, #7]
 80021f4:	4313      	orrs	r3, r2
 80021f6:	b2db      	uxtb	r3, r3
 80021f8:	71fb      	strb	r3, [r7, #7]
	mWriteByte(CTRL_REG3_M, tempRegValue); // Continuous conversion mode
 80021fa:	79fb      	ldrb	r3, [r7, #7]
 80021fc:	f04f 0022 	mov.w	r0, #34	; 0x22
 8002200:	4619      	mov	r1, r3
 8002202:	f000 f823 	bl	800224c <mWriteByte>
	// [0][0][0][0][OMZ1][OMZ0][BLE][0]
	// OMZ[1:0] - Z-axis operative mode selection
	//	00:low-power mode, 01:medium performance
	//	10:high performance, 10:ultra-high performance
	// BLE - Big/little endian data
	tempRegValue = 0;
 8002206:	f04f 0300 	mov.w	r3, #0
 800220a:	71fb      	strb	r3, [r7, #7]
	tempRegValue = (settings.mag.ZPerformance & 0x3) << 2;
 800220c:	f240 038c 	movw	r3, #140	; 0x8c
 8002210:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002214:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002218:	f003 0303 	and.w	r3, r3, #3
 800221c:	b2db      	uxtb	r3, r3
 800221e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8002222:	71fb      	strb	r3, [r7, #7]
	mWriteByte(CTRL_REG4_M, tempRegValue);
 8002224:	79fb      	ldrb	r3, [r7, #7]
 8002226:	f04f 0023 	mov.w	r0, #35	; 0x23
 800222a:	4619      	mov	r1, r3
 800222c:	f000 f80e 	bl	800224c <mWriteByte>

	// CTRL_REG5_M (Default value: 0x00)
	// [0][BDU][0][0][0][0][0][0]
	// BDU - Block data update for magnetic data
	//	0:continuous, 1:not updated until MSB/LSB are read
	tempRegValue = 0;
 8002230:	f04f 0300 	mov.w	r3, #0
 8002234:	71fb      	strb	r3, [r7, #7]
	mWriteByte(CTRL_REG5_M, tempRegValue);
 8002236:	79fb      	ldrb	r3, [r7, #7]
 8002238:	f04f 0024 	mov.w	r0, #36	; 0x24
 800223c:	4619      	mov	r1, r3
 800223e:	f000 f805 	bl	800224c <mWriteByte>
}
 8002242:	f107 0708 	add.w	r7, r7, #8
 8002246:	46bd      	mov	sp, r7
 8002248:	bd80      	pop	{r7, pc}
 800224a:	bf00      	nop

0800224c <mWriteByte>:

void mWriteByte(uint8_t subAddress, uint8_t data)
{
 800224c:	b580      	push	{r7, lr}
 800224e:	b082      	sub	sp, #8
 8002250:	af00      	add	r7, sp, #0
 8002252:	4602      	mov	r2, r0
 8002254:	460b      	mov	r3, r1
 8002256:	71fa      	strb	r2, [r7, #7]
 8002258:	71bb      	strb	r3, [r7, #6]
	// Whether we're using I2C or SPI, write a byte using the
	// accelerometer-specific I2C address or SPI CS pin.
	if (settings.device.commInterface == IMU_MODE_I2C)
 800225a:	f240 038c 	movw	r3, #140	; 0x8c
 800225e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002262:	781b      	ldrb	r3, [r3, #0]
 8002264:	2b01      	cmp	r3, #1
 8002266:	d10c      	bne.n	8002282 <mWriteByte+0x36>
	{
		return I2CwriteByte(_mAddress, subAddress, data);
 8002268:	f240 5330 	movw	r3, #1328	; 0x530
 800226c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002270:	7819      	ldrb	r1, [r3, #0]
 8002272:	79fa      	ldrb	r2, [r7, #7]
 8002274:	79bb      	ldrb	r3, [r7, #6]
 8002276:	4608      	mov	r0, r1
 8002278:	4611      	mov	r1, r2
 800227a:	461a      	mov	r2, r3
 800227c:	f7ff fe38 	bl	8001ef0 <I2CwriteByte>
 8002280:	bf00      	nop
	}
}
 8002282:	f107 0708 	add.w	r7, r7, #8
 8002286:	46bd      	mov	sp, r7
 8002288:	bd80      	pop	{r7, pc}
 800228a:	bf00      	nop

0800228c <enableFIFO>:

void enableFIFO(bool enable)
{
 800228c:	b580      	push	{r7, lr}
 800228e:	b084      	sub	sp, #16
 8002290:	af00      	add	r7, sp, #0
 8002292:	4603      	mov	r3, r0
 8002294:	71fb      	strb	r3, [r7, #7]
	uint8_t temp = xgReadByte(CTRL_REG9);
 8002296:	f04f 0023 	mov.w	r0, #35	; 0x23
 800229a:	f7ff fb29 	bl	80018f0 <xgReadByte>
 800229e:	4603      	mov	r3, r0
 80022a0:	73fb      	strb	r3, [r7, #15]
	if(enable)
 80022a2:	79fb      	ldrb	r3, [r7, #7]
 80022a4:	2b00      	cmp	r3, #0
 80022a6:	d004      	beq.n	80022b2 <enableFIFO+0x26>
	{
		temp |= (1<<1);
 80022a8:	7bfb      	ldrb	r3, [r7, #15]
 80022aa:	f043 0302 	orr.w	r3, r3, #2
 80022ae:	73fb      	strb	r3, [r7, #15]
 80022b0:	e003      	b.n	80022ba <enableFIFO+0x2e>
	}
	else
	{
		temp &= ~(1<<1);
 80022b2:	7bfb      	ldrb	r3, [r7, #15]
 80022b4:	f023 0302 	bic.w	r3, r3, #2
 80022b8:	73fb      	strb	r3, [r7, #15]
	}

	xgWriteByte(CTRL_REG9, temp);
 80022ba:	7bfb      	ldrb	r3, [r7, #15]
 80022bc:	f04f 0023 	mov.w	r0, #35	; 0x23
 80022c0:	4619      	mov	r1, r3
 80022c2:	f7ff fdf7 	bl	8001eb4 <xgWriteByte>
}
 80022c6:	f107 0710 	add.w	r7, r7, #16
 80022ca:	46bd      	mov	sp, r7
 80022cc:	bd80      	pop	{r7, pc}
 80022ce:	bf00      	nop

080022d0 <setFIFO>:

void setFIFO(fifoMode_type fifoMode, uint8_t fifoThs)
{
 80022d0:	b580      	push	{r7, lr}
 80022d2:	b084      	sub	sp, #16
 80022d4:	af00      	add	r7, sp, #0
 80022d6:	4602      	mov	r2, r0
 80022d8:	460b      	mov	r3, r1
 80022da:	71fa      	strb	r2, [r7, #7]
 80022dc:	71bb      	strb	r3, [r7, #6]
	// Limit threshold - 0x1F (31) is the maximum. If more than that was asked
	// limit it to the maximum.
	uint8_t threshold = fifoThs <= 0x1F ? fifoThs : 0x1F;
 80022de:	79bb      	ldrb	r3, [r7, #6]
 80022e0:	2b1f      	cmp	r3, #31
 80022e2:	bf28      	it	cs
 80022e4:	231f      	movcs	r3, #31
 80022e6:	73fb      	strb	r3, [r7, #15]
	xgWriteByte(FIFO_CTRL, ((fifoMode & 0x7) << 5) | (threshold & 0x1F));
 80022e8:	79fb      	ldrb	r3, [r7, #7]
 80022ea:	ea4f 1343 	mov.w	r3, r3, lsl #5
 80022ee:	b2da      	uxtb	r2, r3
 80022f0:	7bfb      	ldrb	r3, [r7, #15]
 80022f2:	f003 031f 	and.w	r3, r3, #31
 80022f6:	b2db      	uxtb	r3, r3
 80022f8:	4313      	orrs	r3, r2
 80022fa:	b2db      	uxtb	r3, r3
 80022fc:	b2db      	uxtb	r3, r3
 80022fe:	f04f 002e 	mov.w	r0, #46	; 0x2e
 8002302:	4619      	mov	r1, r3
 8002304:	f7ff fdd6 	bl	8001eb4 <xgWriteByte>
}
 8002308:	f107 0710 	add.w	r7, r7, #16
 800230c:	46bd      	mov	sp, r7
 800230e:	bd80      	pop	{r7, pc}

08002310 <readGyro1>:

void readGyro1(void)
{
 8002310:	b580      	push	{r7, lr}
 8002312:	b084      	sub	sp, #16
 8002314:	af00      	add	r7, sp, #0
	/*for(int g = 0; g < 3; g++){*/
	uint8_t temp[6]; // We'll read six bytes from the gyro into temp
	xgReadBytes(OUT_X_L_G, temp, 6); // Read 6 bytes, beginning at OUT_X_L_G
 8002316:	f107 0304 	add.w	r3, r7, #4
 800231a:	f04f 0018 	mov.w	r0, #24
 800231e:	4619      	mov	r1, r3
 8002320:	f04f 0206 	mov.w	r2, #6
 8002324:	f7ff fb16 	bl	8001954 <xgReadBytes>
	gx = ((int8_t)temp[1] << 8) | (int8_t)temp[0]; // Store x-axis values into gx
 8002328:	797b      	ldrb	r3, [r7, #5]
 800232a:	b2db      	uxtb	r3, r3
 800232c:	b25b      	sxtb	r3, r3
 800232e:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8002332:	b29a      	uxth	r2, r3
 8002334:	793b      	ldrb	r3, [r7, #4]
 8002336:	b2db      	uxtb	r3, r3
 8002338:	b25b      	sxtb	r3, r3
 800233a:	b29b      	uxth	r3, r3
 800233c:	4313      	orrs	r3, r2
 800233e:	b29a      	uxth	r2, r3
 8002340:	f240 53f0 	movw	r3, #1520	; 0x5f0
 8002344:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002348:	801a      	strh	r2, [r3, #0]

	//gx = ((int8_t)temp[0] << 8) | (int8_t)temp[1]; // Store x-axis values into gx


	gy = (temp[3] << 8) | temp[2]; // Store y-axis values into gy
 800234a:	79fb      	ldrb	r3, [r7, #7]
 800234c:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8002350:	b29a      	uxth	r2, r3
 8002352:	79bb      	ldrb	r3, [r7, #6]
 8002354:	4313      	orrs	r3, r2
 8002356:	b29a      	uxth	r2, r3
 8002358:	f240 03d0 	movw	r3, #208	; 0xd0
 800235c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002360:	801a      	strh	r2, [r3, #0]

	//gy = (temp[2] << 8) | temp[3];

	gz = (temp[5] << 8) | temp[4]; // Store z-axis values into gz
 8002362:	7a7b      	ldrb	r3, [r7, #9]
 8002364:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8002368:	b29a      	uxth	r2, r3
 800236a:	7a3b      	ldrb	r3, [r7, #8]
 800236c:	4313      	orrs	r3, r2
 800236e:	b29a      	uxth	r2, r3
 8002370:	f240 5364 	movw	r3, #1380	; 0x564
 8002374:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002378:	801a      	strh	r2, [r3, #0]
	{

		int flu = 0;
	}*/

	if (_autoCalc)
 800237a:	f240 03b8 	movw	r3, #184	; 0xb8
 800237e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002382:	781b      	ldrb	r3, [r3, #0]
 8002384:	2b00      	cmp	r3, #0
 8002386:	d03b      	beq.n	8002400 <readGyro1+0xf0>
	{
		gx -= gBiasRaw[X_AXIS];
 8002388:	f240 53f0 	movw	r3, #1520	; 0x5f0
 800238c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002390:	881b      	ldrh	r3, [r3, #0]
 8002392:	b29a      	uxth	r2, r3
 8002394:	f240 5348 	movw	r3, #1352	; 0x548
 8002398:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800239c:	881b      	ldrh	r3, [r3, #0]
 800239e:	b29b      	uxth	r3, r3
 80023a0:	1ad3      	subs	r3, r2, r3
 80023a2:	b29b      	uxth	r3, r3
 80023a4:	b29a      	uxth	r2, r3
 80023a6:	f240 53f0 	movw	r3, #1520	; 0x5f0
 80023aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80023ae:	801a      	strh	r2, [r3, #0]
		gy -= gBiasRaw[Y_AXIS];
 80023b0:	f240 03d0 	movw	r3, #208	; 0xd0
 80023b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80023b8:	881b      	ldrh	r3, [r3, #0]
 80023ba:	b29a      	uxth	r2, r3
 80023bc:	f240 5348 	movw	r3, #1352	; 0x548
 80023c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80023c4:	885b      	ldrh	r3, [r3, #2]
 80023c6:	b29b      	uxth	r3, r3
 80023c8:	1ad3      	subs	r3, r2, r3
 80023ca:	b29b      	uxth	r3, r3
 80023cc:	b29a      	uxth	r2, r3
 80023ce:	f240 03d0 	movw	r3, #208	; 0xd0
 80023d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80023d6:	801a      	strh	r2, [r3, #0]
		gz -= gBiasRaw[Z_AXIS];
 80023d8:	f240 5364 	movw	r3, #1380	; 0x564
 80023dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80023e0:	881b      	ldrh	r3, [r3, #0]
 80023e2:	b29a      	uxth	r2, r3
 80023e4:	f240 5348 	movw	r3, #1352	; 0x548
 80023e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80023ec:	889b      	ldrh	r3, [r3, #4]
 80023ee:	b29b      	uxth	r3, r3
 80023f0:	1ad3      	subs	r3, r2, r3
 80023f2:	b29b      	uxth	r3, r3
 80023f4:	b29a      	uxth	r2, r3
 80023f6:	f240 5364 	movw	r3, #1380	; 0x564
 80023fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80023fe:	801a      	strh	r2, [r3, #0]
	}
	gx = calcGyro(gx);
 8002400:	f240 53f0 	movw	r3, #1520	; 0x5f0
 8002404:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002408:	881b      	ldrh	r3, [r3, #0]
 800240a:	b21b      	sxth	r3, r3
 800240c:	4618      	mov	r0, r3
 800240e:	f000 fee9 	bl	80031e4 <calcGyro>
 8002412:	ee07 0a90 	vmov	s15, r0
 8002416:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800241a:	ee17 3a90 	vmov	r3, s15
 800241e:	b29a      	uxth	r2, r3
 8002420:	f240 53f0 	movw	r3, #1520	; 0x5f0
 8002424:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002428:	801a      	strh	r2, [r3, #0]
	gy = calcGyro(gy);
 800242a:	f240 03d0 	movw	r3, #208	; 0xd0
 800242e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002432:	881b      	ldrh	r3, [r3, #0]
 8002434:	b21b      	sxth	r3, r3
 8002436:	4618      	mov	r0, r3
 8002438:	f000 fed4 	bl	80031e4 <calcGyro>
 800243c:	ee07 0a90 	vmov	s15, r0
 8002440:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002444:	ee17 3a90 	vmov	r3, s15
 8002448:	b29a      	uxth	r2, r3
 800244a:	f240 03d0 	movw	r3, #208	; 0xd0
 800244e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002452:	801a      	strh	r2, [r3, #0]
	gz = calcGyro(gz);
 8002454:	f240 5364 	movw	r3, #1380	; 0x564
 8002458:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800245c:	881b      	ldrh	r3, [r3, #0]
 800245e:	b21b      	sxth	r3, r3
 8002460:	4618      	mov	r0, r3
 8002462:	f000 febf 	bl	80031e4 <calcGyro>
 8002466:	ee07 0a90 	vmov	s15, r0
 800246a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800246e:	ee17 3a90 	vmov	r3, s15
 8002472:	b29a      	uxth	r2, r3
 8002474:	f240 5364 	movw	r3, #1380	; 0x564
 8002478:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800247c:	801a      	strh	r2, [r3, #0]

	/*poms.gxs[g] = gx;
	poms.gys[g] = gy;
	poms.gzs[g] = gz;*/

	for(int k = 0; k < 6; k++)
 800247e:	f04f 0300 	mov.w	r3, #0
 8002482:	60fb      	str	r3, [r7, #12]
 8002484:	e00c      	b.n	80024a0 <readGyro1+0x190>
	{
		accelerationXYZ[k] = 0;
 8002486:	f240 033c 	movw	r3, #60	; 0x3c
 800248a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800248e:	68fa      	ldr	r2, [r7, #12]
 8002490:	f04f 0100 	mov.w	r1, #0
 8002494:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]

	/*poms.gxs[g] = gx;
	poms.gys[g] = gy;
	poms.gzs[g] = gz;*/

	for(int k = 0; k < 6; k++)
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	f103 0301 	add.w	r3, r3, #1
 800249e:	60fb      	str	r3, [r7, #12]
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	2b05      	cmp	r3, #5
 80024a4:	ddef      	ble.n	8002486 <readGyro1+0x176>
	{
		accelerationXYZ[k] = 0;
	}
	//}
}
 80024a6:	f107 0710 	add.w	r7, r7, #16
 80024aa:	46bd      	mov	sp, r7
 80024ac:	bd80      	pop	{r7, pc}
 80024ae:	bf00      	nop

080024b0 <readAccel1>:

void readAccel1(void)
{
 80024b0:	b580      	push	{r7, lr}
 80024b2:	b084      	sub	sp, #16
 80024b4:	af00      	add	r7, sp, #0
	uint8_t temp[6]; // We'll read six bytes from the accelerometer into temp
	int index = 0;
 80024b6:	f04f 0300 	mov.w	r3, #0
 80024ba:	603b      	str	r3, [r7, #0]

	xgReadBytes(OUT_X_L_XL, temp, 6); // Read 6 bytes, beginning at OUT_X_L_XL
 80024bc:	f107 0304 	add.w	r3, r7, #4
 80024c0:	f04f 0028 	mov.w	r0, #40	; 0x28
 80024c4:	4619      	mov	r1, r3
 80024c6:	f04f 0206 	mov.w	r2, #6
 80024ca:	f7ff fa43 	bl	8001954 <xgReadBytes>

	ax = (temp[1] << 8) | temp[0]; // Store x-axis values into ax
 80024ce:	797b      	ldrb	r3, [r7, #5]
 80024d0:	ea4f 2303 	mov.w	r3, r3, lsl #8
 80024d4:	b29a      	uxth	r2, r3
 80024d6:	793b      	ldrb	r3, [r7, #4]
 80024d8:	4313      	orrs	r3, r2
 80024da:	b29a      	uxth	r2, r3
 80024dc:	f240 5328 	movw	r3, #1320	; 0x528
 80024e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80024e4:	801a      	strh	r2, [r3, #0]
	ay = (temp[3] << 8) | temp[2]; // Store y-axis values into ay
 80024e6:	79fb      	ldrb	r3, [r7, #7]
 80024e8:	ea4f 2303 	mov.w	r3, r3, lsl #8
 80024ec:	b29a      	uxth	r2, r3
 80024ee:	79bb      	ldrb	r3, [r7, #6]
 80024f0:	4313      	orrs	r3, r2
 80024f2:	b29a      	uxth	r2, r3
 80024f4:	f240 53f2 	movw	r3, #1522	; 0x5f2
 80024f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80024fc:	801a      	strh	r2, [r3, #0]
	az = (temp[5] << 8) | temp[4]; // Store z-axis values into az
 80024fe:	7a7b      	ldrb	r3, [r7, #9]
 8002500:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8002504:	b29a      	uxth	r2, r3
 8002506:	7a3b      	ldrb	r3, [r7, #8]
 8002508:	4313      	orrs	r3, r2
 800250a:	b29a      	uxth	r2, r3
 800250c:	f240 03d2 	movw	r3, #210	; 0xd2
 8002510:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002514:	801a      	strh	r2, [r3, #0]

	if (_autoCalc)
 8002516:	f240 03b8 	movw	r3, #184	; 0xb8
 800251a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800251e:	781b      	ldrb	r3, [r3, #0]
 8002520:	2b00      	cmp	r3, #0
 8002522:	d03b      	beq.n	800259c <readAccel1+0xec>
	{
		ax -= aBiasRaw[X_AXIS];
 8002524:	f240 5328 	movw	r3, #1320	; 0x528
 8002528:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800252c:	881b      	ldrh	r3, [r3, #0]
 800252e:	b29a      	uxth	r2, r3
 8002530:	f240 5350 	movw	r3, #1360	; 0x550
 8002534:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002538:	881b      	ldrh	r3, [r3, #0]
 800253a:	b29b      	uxth	r3, r3
 800253c:	1ad3      	subs	r3, r2, r3
 800253e:	b29b      	uxth	r3, r3
 8002540:	b29a      	uxth	r2, r3
 8002542:	f240 5328 	movw	r3, #1320	; 0x528
 8002546:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800254a:	801a      	strh	r2, [r3, #0]
		ay -= aBiasRaw[Y_AXIS];
 800254c:	f240 53f2 	movw	r3, #1522	; 0x5f2
 8002550:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002554:	881b      	ldrh	r3, [r3, #0]
 8002556:	b29a      	uxth	r2, r3
 8002558:	f240 5350 	movw	r3, #1360	; 0x550
 800255c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002560:	885b      	ldrh	r3, [r3, #2]
 8002562:	b29b      	uxth	r3, r3
 8002564:	1ad3      	subs	r3, r2, r3
 8002566:	b29b      	uxth	r3, r3
 8002568:	b29a      	uxth	r2, r3
 800256a:	f240 53f2 	movw	r3, #1522	; 0x5f2
 800256e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002572:	801a      	strh	r2, [r3, #0]
		az -= aBiasRaw[Z_AXIS];
 8002574:	f240 03d2 	movw	r3, #210	; 0xd2
 8002578:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800257c:	881b      	ldrh	r3, [r3, #0]
 800257e:	b29a      	uxth	r2, r3
 8002580:	f240 5350 	movw	r3, #1360	; 0x550
 8002584:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002588:	889b      	ldrh	r3, [r3, #4]
 800258a:	b29b      	uxth	r3, r3
 800258c:	1ad3      	subs	r3, r2, r3
 800258e:	b29b      	uxth	r3, r3
 8002590:	b29a      	uxth	r2, r3
 8002592:	f240 03d2 	movw	r3, #210	; 0xd2
 8002596:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800259a:	801a      	strh	r2, [r3, #0]
	}

	ax = calcAccel(ax);
 800259c:	f240 5328 	movw	r3, #1320	; 0x528
 80025a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80025a4:	881b      	ldrh	r3, [r3, #0]
 80025a6:	b21b      	sxth	r3, r3
 80025a8:	4618      	mov	r0, r3
 80025aa:	f000 fe45 	bl	8003238 <calcAccel>
 80025ae:	ee07 0a90 	vmov	s15, r0
 80025b2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80025b6:	ee17 3a90 	vmov	r3, s15
 80025ba:	b29a      	uxth	r2, r3
 80025bc:	f240 5328 	movw	r3, #1320	; 0x528
 80025c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80025c4:	801a      	strh	r2, [r3, #0]
	ay = calcAccel(ay);
 80025c6:	f240 53f2 	movw	r3, #1522	; 0x5f2
 80025ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80025ce:	881b      	ldrh	r3, [r3, #0]
 80025d0:	b21b      	sxth	r3, r3
 80025d2:	4618      	mov	r0, r3
 80025d4:	f000 fe30 	bl	8003238 <calcAccel>
 80025d8:	ee07 0a90 	vmov	s15, r0
 80025dc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80025e0:	ee17 3a90 	vmov	r3, s15
 80025e4:	b29a      	uxth	r2, r3
 80025e6:	f240 53f2 	movw	r3, #1522	; 0x5f2
 80025ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80025ee:	801a      	strh	r2, [r3, #0]
	az = calcAccel(az);
 80025f0:	f240 03d2 	movw	r3, #210	; 0xd2
 80025f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80025f8:	881b      	ldrh	r3, [r3, #0]
 80025fa:	b21b      	sxth	r3, r3
 80025fc:	4618      	mov	r0, r3
 80025fe:	f000 fe1b 	bl	8003238 <calcAccel>
 8002602:	ee07 0a90 	vmov	s15, r0
 8002606:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800260a:	ee17 3a90 	vmov	r3, s15
 800260e:	b29a      	uxth	r2, r3
 8002610:	f240 03d2 	movw	r3, #210	; 0xd2
 8002614:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002618:	801a      	strh	r2, [r3, #0]
	a[accelMeasurementsNum].ay = ay;
	a[accelMeasurementsNum].az = az;

	accelMeasurementsNum++;*/

	toAscii(ax, &index);
 800261a:	f240 5328 	movw	r3, #1320	; 0x528
 800261e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002622:	881b      	ldrh	r3, [r3, #0]
 8002624:	b21a      	sxth	r2, r3
 8002626:	463b      	mov	r3, r7
 8002628:	4610      	mov	r0, r2
 800262a:	4619      	mov	r1, r3
 800262c:	f000 f9ac 	bl	8002988 <toAscii>
	toAscii(ay, &index);
 8002630:	f240 53f2 	movw	r3, #1522	; 0x5f2
 8002634:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002638:	881b      	ldrh	r3, [r3, #0]
 800263a:	b21a      	sxth	r2, r3
 800263c:	463b      	mov	r3, r7
 800263e:	4610      	mov	r0, r2
 8002640:	4619      	mov	r1, r3
 8002642:	f000 f9a1 	bl	8002988 <toAscii>
	toAscii(az, &index);
 8002646:	f240 03d2 	movw	r3, #210	; 0xd2
 800264a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800264e:	881b      	ldrh	r3, [r3, #0]
 8002650:	b21a      	sxth	r2, r3
 8002652:	463b      	mov	r3, r7
 8002654:	4610      	mov	r0, r2
 8002656:	4619      	mov	r1, r3
 8002658:	f000 f996 	bl	8002988 <toAscii>

	/*lk[0] = '0' + ax;
	lk[1] = '0' + ay;
	lk[2] = '0' + az;*/
	for(int k = 0; k < 6; k++)
 800265c:	f04f 0300 	mov.w	r3, #0
 8002660:	60fb      	str	r3, [r7, #12]
 8002662:	e00c      	b.n	800267e <readAccel1+0x1ce>
	{
		accelerationXYZ[k] = 0;
 8002664:	f240 033c 	movw	r3, #60	; 0x3c
 8002668:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800266c:	68fa      	ldr	r2, [r7, #12]
 800266e:	f04f 0100 	mov.w	r1, #0
 8002672:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	toAscii(az, &index);

	/*lk[0] = '0' + ax;
	lk[1] = '0' + ay;
	lk[2] = '0' + az;*/
	for(int k = 0; k < 6; k++)
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	f103 0301 	add.w	r3, r3, #1
 800267c:	60fb      	str	r3, [r7, #12]
 800267e:	68fb      	ldr	r3, [r7, #12]
 8002680:	2b05      	cmp	r3, #5
 8002682:	ddef      	ble.n	8002664 <readAccel1+0x1b4>
	{
		accelerationXYZ[k] = 0;
	}

}
 8002684:	f107 0710 	add.w	r7, r7, #16
 8002688:	46bd      	mov	sp, r7
 800268a:	bd80      	pop	{r7, pc}

0800268c <readAccel1v1>:


void readAccel1v1(accel *a)
{
 800268c:	b580      	push	{r7, lr}
 800268e:	b086      	sub	sp, #24
 8002690:	af00      	add	r7, sp, #0
 8002692:	6078      	str	r0, [r7, #4]
	uint8_t temp[6]; // We'll read six bytes from the accelerometer into temp
	int index = 0;
 8002694:	f04f 0300 	mov.w	r3, #0
 8002698:	60bb      	str	r3, [r7, #8]

	xgReadBytes(OUT_X_L_XL, temp, 6); // Read 6 bytes, beginning at OUT_X_L_XL
 800269a:	f107 030c 	add.w	r3, r7, #12
 800269e:	f04f 0028 	mov.w	r0, #40	; 0x28
 80026a2:	4619      	mov	r1, r3
 80026a4:	f04f 0206 	mov.w	r2, #6
 80026a8:	f7ff f954 	bl	8001954 <xgReadBytes>

	ax = (temp[1] << 8) | temp[0]; // Store x-axis values into ax
 80026ac:	7b7b      	ldrb	r3, [r7, #13]
 80026ae:	ea4f 2303 	mov.w	r3, r3, lsl #8
 80026b2:	b29a      	uxth	r2, r3
 80026b4:	7b3b      	ldrb	r3, [r7, #12]
 80026b6:	4313      	orrs	r3, r2
 80026b8:	b29a      	uxth	r2, r3
 80026ba:	f240 5328 	movw	r3, #1320	; 0x528
 80026be:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80026c2:	801a      	strh	r2, [r3, #0]
	ay = (temp[3] << 8) | temp[2]; // Store y-axis values into ay
 80026c4:	7bfb      	ldrb	r3, [r7, #15]
 80026c6:	ea4f 2303 	mov.w	r3, r3, lsl #8
 80026ca:	b29a      	uxth	r2, r3
 80026cc:	7bbb      	ldrb	r3, [r7, #14]
 80026ce:	4313      	orrs	r3, r2
 80026d0:	b29a      	uxth	r2, r3
 80026d2:	f240 53f2 	movw	r3, #1522	; 0x5f2
 80026d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80026da:	801a      	strh	r2, [r3, #0]
	az = (temp[5] << 8) | temp[4]; // Store z-axis values into az
 80026dc:	7c7b      	ldrb	r3, [r7, #17]
 80026de:	ea4f 2303 	mov.w	r3, r3, lsl #8
 80026e2:	b29a      	uxth	r2, r3
 80026e4:	7c3b      	ldrb	r3, [r7, #16]
 80026e6:	4313      	orrs	r3, r2
 80026e8:	b29a      	uxth	r2, r3
 80026ea:	f240 03d2 	movw	r3, #210	; 0xd2
 80026ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80026f2:	801a      	strh	r2, [r3, #0]

	if (_autoCalc)
 80026f4:	f240 03b8 	movw	r3, #184	; 0xb8
 80026f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80026fc:	781b      	ldrb	r3, [r3, #0]
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d03b      	beq.n	800277a <readAccel1v1+0xee>
	{
		ax -= aBiasRaw[X_AXIS];
 8002702:	f240 5328 	movw	r3, #1320	; 0x528
 8002706:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800270a:	881b      	ldrh	r3, [r3, #0]
 800270c:	b29a      	uxth	r2, r3
 800270e:	f240 5350 	movw	r3, #1360	; 0x550
 8002712:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002716:	881b      	ldrh	r3, [r3, #0]
 8002718:	b29b      	uxth	r3, r3
 800271a:	1ad3      	subs	r3, r2, r3
 800271c:	b29b      	uxth	r3, r3
 800271e:	b29a      	uxth	r2, r3
 8002720:	f240 5328 	movw	r3, #1320	; 0x528
 8002724:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002728:	801a      	strh	r2, [r3, #0]
		ay -= aBiasRaw[Y_AXIS];
 800272a:	f240 53f2 	movw	r3, #1522	; 0x5f2
 800272e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002732:	881b      	ldrh	r3, [r3, #0]
 8002734:	b29a      	uxth	r2, r3
 8002736:	f240 5350 	movw	r3, #1360	; 0x550
 800273a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800273e:	885b      	ldrh	r3, [r3, #2]
 8002740:	b29b      	uxth	r3, r3
 8002742:	1ad3      	subs	r3, r2, r3
 8002744:	b29b      	uxth	r3, r3
 8002746:	b29a      	uxth	r2, r3
 8002748:	f240 53f2 	movw	r3, #1522	; 0x5f2
 800274c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002750:	801a      	strh	r2, [r3, #0]
		az -= aBiasRaw[Z_AXIS];
 8002752:	f240 03d2 	movw	r3, #210	; 0xd2
 8002756:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800275a:	881b      	ldrh	r3, [r3, #0]
 800275c:	b29a      	uxth	r2, r3
 800275e:	f240 5350 	movw	r3, #1360	; 0x550
 8002762:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002766:	889b      	ldrh	r3, [r3, #4]
 8002768:	b29b      	uxth	r3, r3
 800276a:	1ad3      	subs	r3, r2, r3
 800276c:	b29b      	uxth	r3, r3
 800276e:	b29a      	uxth	r2, r3
 8002770:	f240 03d2 	movw	r3, #210	; 0xd2
 8002774:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002778:	801a      	strh	r2, [r3, #0]
	}

	ax = calcAccel(ax);
 800277a:	f240 5328 	movw	r3, #1320	; 0x528
 800277e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002782:	881b      	ldrh	r3, [r3, #0]
 8002784:	b21b      	sxth	r3, r3
 8002786:	4618      	mov	r0, r3
 8002788:	f000 fd56 	bl	8003238 <calcAccel>
 800278c:	ee07 0a90 	vmov	s15, r0
 8002790:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002794:	ee17 3a90 	vmov	r3, s15
 8002798:	b29a      	uxth	r2, r3
 800279a:	f240 5328 	movw	r3, #1320	; 0x528
 800279e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80027a2:	801a      	strh	r2, [r3, #0]
	ay = calcAccel(ay);
 80027a4:	f240 53f2 	movw	r3, #1522	; 0x5f2
 80027a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80027ac:	881b      	ldrh	r3, [r3, #0]
 80027ae:	b21b      	sxth	r3, r3
 80027b0:	4618      	mov	r0, r3
 80027b2:	f000 fd41 	bl	8003238 <calcAccel>
 80027b6:	ee07 0a90 	vmov	s15, r0
 80027ba:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80027be:	ee17 3a90 	vmov	r3, s15
 80027c2:	b29a      	uxth	r2, r3
 80027c4:	f240 53f2 	movw	r3, #1522	; 0x5f2
 80027c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80027cc:	801a      	strh	r2, [r3, #0]
	az = calcAccel(az);
 80027ce:	f240 03d2 	movw	r3, #210	; 0xd2
 80027d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80027d6:	881b      	ldrh	r3, [r3, #0]
 80027d8:	b21b      	sxth	r3, r3
 80027da:	4618      	mov	r0, r3
 80027dc:	f000 fd2c 	bl	8003238 <calcAccel>
 80027e0:	ee07 0a90 	vmov	s15, r0
 80027e4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80027e8:	ee17 3a90 	vmov	r3, s15
 80027ec:	b29a      	uxth	r2, r3
 80027ee:	f240 03d2 	movw	r3, #210	; 0xd2
 80027f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80027f6:	801a      	strh	r2, [r3, #0]


	if(accelMeasurementsNum > 99)
 80027f8:	f240 6344 	movw	r3, #1604	; 0x644
 80027fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	2b63      	cmp	r3, #99	; 0x63
 8002804:	dd3b      	ble.n	800287e <readAccel1v1+0x1f2>
	{
		a[accelMeasurementsNum].ax = ax;
 8002806:	f240 6344 	movw	r3, #1604	; 0x644
 800280a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	461a      	mov	r2, r3
 8002812:	4613      	mov	r3, r2
 8002814:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8002818:	189b      	adds	r3, r3, r2
 800281a:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800281e:	687a      	ldr	r2, [r7, #4]
 8002820:	18d2      	adds	r2, r2, r3
 8002822:	f240 5328 	movw	r3, #1320	; 0x528
 8002826:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800282a:	881b      	ldrh	r3, [r3, #0]
 800282c:	8013      	strh	r3, [r2, #0]
		a[accelMeasurementsNum].ay = ay;
 800282e:	f240 6344 	movw	r3, #1604	; 0x644
 8002832:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	461a      	mov	r2, r3
 800283a:	4613      	mov	r3, r2
 800283c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8002840:	189b      	adds	r3, r3, r2
 8002842:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8002846:	687a      	ldr	r2, [r7, #4]
 8002848:	18d2      	adds	r2, r2, r3
 800284a:	f240 53f2 	movw	r3, #1522	; 0x5f2
 800284e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002852:	881b      	ldrh	r3, [r3, #0]
 8002854:	8053      	strh	r3, [r2, #2]
		a[accelMeasurementsNum].az = az;
 8002856:	f240 6344 	movw	r3, #1604	; 0x644
 800285a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	461a      	mov	r2, r3
 8002862:	4613      	mov	r3, r2
 8002864:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8002868:	189b      	adds	r3, r3, r2
 800286a:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800286e:	687a      	ldr	r2, [r7, #4]
 8002870:	18d2      	adds	r2, r2, r3
 8002872:	f240 03d2 	movw	r3, #210	; 0xd2
 8002876:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800287a:	881b      	ldrh	r3, [r3, #0]
 800287c:	8093      	strh	r3, [r2, #4]
	}

	a[accelMeasurementsNum].ax = ax;
 800287e:	f240 6344 	movw	r3, #1604	; 0x644
 8002882:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	461a      	mov	r2, r3
 800288a:	4613      	mov	r3, r2
 800288c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8002890:	189b      	adds	r3, r3, r2
 8002892:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8002896:	687a      	ldr	r2, [r7, #4]
 8002898:	18d2      	adds	r2, r2, r3
 800289a:	f240 5328 	movw	r3, #1320	; 0x528
 800289e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80028a2:	881b      	ldrh	r3, [r3, #0]
 80028a4:	8013      	strh	r3, [r2, #0]
	a[accelMeasurementsNum].ay = ay;
 80028a6:	f240 6344 	movw	r3, #1604	; 0x644
 80028aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	461a      	mov	r2, r3
 80028b2:	4613      	mov	r3, r2
 80028b4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80028b8:	189b      	adds	r3, r3, r2
 80028ba:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80028be:	687a      	ldr	r2, [r7, #4]
 80028c0:	18d2      	adds	r2, r2, r3
 80028c2:	f240 53f2 	movw	r3, #1522	; 0x5f2
 80028c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80028ca:	881b      	ldrh	r3, [r3, #0]
 80028cc:	8053      	strh	r3, [r2, #2]
	a[accelMeasurementsNum].az = az;
 80028ce:	f240 6344 	movw	r3, #1604	; 0x644
 80028d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	461a      	mov	r2, r3
 80028da:	4613      	mov	r3, r2
 80028dc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80028e0:	189b      	adds	r3, r3, r2
 80028e2:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80028e6:	687a      	ldr	r2, [r7, #4]
 80028e8:	18d2      	adds	r2, r2, r3
 80028ea:	f240 03d2 	movw	r3, #210	; 0xd2
 80028ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80028f2:	881b      	ldrh	r3, [r3, #0]
 80028f4:	8093      	strh	r3, [r2, #4]

	accelMeasurementsNum++;
 80028f6:	f240 6344 	movw	r3, #1604	; 0x644
 80028fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	f103 0201 	add.w	r2, r3, #1
 8002904:	f240 6344 	movw	r3, #1604	; 0x644
 8002908:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800290c:	601a      	str	r2, [r3, #0]
	a[accelMeasurementsNum].ay = ay;
	a[accelMeasurementsNum].az = az;

	accelMeasurementsNum++;*/

	toAscii(ax, &index);
 800290e:	f240 5328 	movw	r3, #1320	; 0x528
 8002912:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002916:	881b      	ldrh	r3, [r3, #0]
 8002918:	b21a      	sxth	r2, r3
 800291a:	f107 0308 	add.w	r3, r7, #8
 800291e:	4610      	mov	r0, r2
 8002920:	4619      	mov	r1, r3
 8002922:	f000 f831 	bl	8002988 <toAscii>
	toAscii(ay, &index);
 8002926:	f240 53f2 	movw	r3, #1522	; 0x5f2
 800292a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800292e:	881b      	ldrh	r3, [r3, #0]
 8002930:	b21a      	sxth	r2, r3
 8002932:	f107 0308 	add.w	r3, r7, #8
 8002936:	4610      	mov	r0, r2
 8002938:	4619      	mov	r1, r3
 800293a:	f000 f825 	bl	8002988 <toAscii>
	toAscii(az, &index);
 800293e:	f240 03d2 	movw	r3, #210	; 0xd2
 8002942:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002946:	881b      	ldrh	r3, [r3, #0]
 8002948:	b21a      	sxth	r2, r3
 800294a:	f107 0308 	add.w	r3, r7, #8
 800294e:	4610      	mov	r0, r2
 8002950:	4619      	mov	r1, r3
 8002952:	f000 f819 	bl	8002988 <toAscii>

	/*lk[0] = '0' + ax;
	lk[1] = '0' + ay;
	lk[2] = '0' + az;*/
	for(int k = 0; k < 6; k++)
 8002956:	f04f 0300 	mov.w	r3, #0
 800295a:	617b      	str	r3, [r7, #20]
 800295c:	e00c      	b.n	8002978 <readAccel1v1+0x2ec>
	{
		accelerationXYZ[k] = 0;
 800295e:	f240 033c 	movw	r3, #60	; 0x3c
 8002962:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002966:	697a      	ldr	r2, [r7, #20]
 8002968:	f04f 0100 	mov.w	r1, #0
 800296c:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	toAscii(az, &index);

	/*lk[0] = '0' + ax;
	lk[1] = '0' + ay;
	lk[2] = '0' + az;*/
	for(int k = 0; k < 6; k++)
 8002970:	697b      	ldr	r3, [r7, #20]
 8002972:	f103 0301 	add.w	r3, r3, #1
 8002976:	617b      	str	r3, [r7, #20]
 8002978:	697b      	ldr	r3, [r7, #20]
 800297a:	2b05      	cmp	r3, #5
 800297c:	ddef      	ble.n	800295e <readAccel1v1+0x2d2>
	{
		accelerationXYZ[k] = 0;
	}
}
 800297e:	f107 0718 	add.w	r7, r7, #24
 8002982:	46bd      	mov	sp, r7
 8002984:	bd80      	pop	{r7, pc}
 8002986:	bf00      	nop

08002988 <toAscii>:



void toAscii(int16_t accel, int *index)
{
 8002988:	b480      	push	{r7}
 800298a:	b085      	sub	sp, #20
 800298c:	af00      	add	r7, sp, #0
 800298e:	4603      	mov	r3, r0
 8002990:	6039      	str	r1, [r7, #0]
 8002992:	80fb      	strh	r3, [r7, #6]
	int i  = *index;
 8002994:	683b      	ldr	r3, [r7, #0]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	60fb      	str	r3, [r7, #12]

	if(accel < 0)
 800299a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800299e:	2b00      	cmp	r3, #0
 80029a0:	da21      	bge.n	80029e6 <toAscii+0x5e>
	{
		lk[i] = '-';
 80029a2:	f240 53c0 	movw	r3, #1472	; 0x5c0
 80029a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80029aa:	68fa      	ldr	r2, [r7, #12]
 80029ac:	189b      	adds	r3, r3, r2
 80029ae:	f04f 022d 	mov.w	r2, #45	; 0x2d
 80029b2:	701a      	strb	r2, [r3, #0]

		i++;
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	f103 0301 	add.w	r3, r3, #1
 80029ba:	60fb      	str	r3, [r7, #12]

		lk[i] = '0' + abs(accel);
 80029bc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	bfb8      	it	lt
 80029c4:	425b      	neglt	r3, r3
 80029c6:	b2db      	uxtb	r3, r3
 80029c8:	f103 0330 	add.w	r3, r3, #48	; 0x30
 80029cc:	b2da      	uxtb	r2, r3
 80029ce:	f240 53c0 	movw	r3, #1472	; 0x5c0
 80029d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80029d6:	68f9      	ldr	r1, [r7, #12]
 80029d8:	185b      	adds	r3, r3, r1
 80029da:	701a      	strb	r2, [r3, #0]

		i++;
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	f103 0301 	add.w	r3, r3, #1
 80029e2:	60fb      	str	r3, [r7, #12]
 80029e4:	e013      	b.n	8002a0e <toAscii+0x86>
	}
	else
	{
		lk[i] = '0' + abs(accel);
 80029e6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	bfb8      	it	lt
 80029ee:	425b      	neglt	r3, r3
 80029f0:	b2db      	uxtb	r3, r3
 80029f2:	f103 0330 	add.w	r3, r3, #48	; 0x30
 80029f6:	b2da      	uxtb	r2, r3
 80029f8:	f240 53c0 	movw	r3, #1472	; 0x5c0
 80029fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002a00:	68f9      	ldr	r1, [r7, #12]
 8002a02:	185b      	adds	r3, r3, r1
 8002a04:	701a      	strb	r2, [r3, #0]

		i++;
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	f103 0301 	add.w	r3, r3, #1
 8002a0c:	60fb      	str	r3, [r7, #12]
	}
	*index = i;
 8002a0e:	683b      	ldr	r3, [r7, #0]
 8002a10:	68fa      	ldr	r2, [r7, #12]
 8002a12:	601a      	str	r2, [r3, #0]
}
 8002a14:	f107 0714 	add.w	r7, r7, #20
 8002a18:	46bd      	mov	sp, r7
 8002a1a:	bc80      	pop	{r7}
 8002a1c:	4770      	bx	lr
 8002a1e:	bf00      	nop

08002a20 <calibrate>:

void calibrate(bool autoCalc)
{
 8002a20:	b5b0      	push	{r4, r5, r7, lr}
 8002a22:	b08c      	sub	sp, #48	; 0x30
 8002a24:	af00      	add	r7, sp, #0
 8002a26:	4603      	mov	r3, r0
 8002a28:	71fb      	strb	r3, [r7, #7]
	uint8_t data[6] = {0, 0, 0, 0, 0, 0};
 8002a2a:	f04f 0300 	mov.w	r3, #0
 8002a2e:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
 8002a32:	f04f 0300 	mov.w	r3, #0
 8002a36:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 8002a3a:	f04f 0300 	mov.w	r3, #0
 8002a3e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8002a42:	f04f 0300 	mov.w	r3, #0
 8002a46:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8002a4a:	f04f 0300 	mov.w	r3, #0
 8002a4e:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
 8002a52:	f04f 0300 	mov.w	r3, #0
 8002a56:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
	uint8_t samples = 0;
 8002a5a:	f04f 0300 	mov.w	r3, #0
 8002a5e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
	int ii;
	int32_t aBiasRawTemp[3] = {0, 0, 0};
 8002a62:	f04f 0300 	mov.w	r3, #0
 8002a66:	61bb      	str	r3, [r7, #24]
 8002a68:	f04f 0300 	mov.w	r3, #0
 8002a6c:	61fb      	str	r3, [r7, #28]
 8002a6e:	f04f 0300 	mov.w	r3, #0
 8002a72:	623b      	str	r3, [r7, #32]
	int32_t gBiasRawTemp[3] = {0, 0, 0};
 8002a74:	f04f 0300 	mov.w	r3, #0
 8002a78:	60fb      	str	r3, [r7, #12]
 8002a7a:	f04f 0300 	mov.w	r3, #0
 8002a7e:	613b      	str	r3, [r7, #16]
 8002a80:	f04f 0300 	mov.w	r3, #0
 8002a84:	617b      	str	r3, [r7, #20]

	// Turn on FIFO and set threshold to 32 samples
	enableFIFO(TRUE);
 8002a86:	f04f 0001 	mov.w	r0, #1
 8002a8a:	f7ff fbff 	bl	800228c <enableFIFO>
	setFIFO(FIFO_THS, 0x1F);
 8002a8e:	f04f 0001 	mov.w	r0, #1
 8002a92:	f04f 011f 	mov.w	r1, #31
 8002a96:	f7ff fc1b 	bl	80022d0 <setFIFO>
	/*while (samples < 29)
	{*/
		samples = (xgReadByte(FIFO_SRC) & 0x3F); // Read number of stored samples
 8002a9a:	f04f 002f 	mov.w	r0, #47	; 0x2f
 8002a9e:	f7fe ff27 	bl	80018f0 <xgReadByte>
 8002aa2:	4603      	mov	r3, r0
 8002aa4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002aa8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
		samples = 10;
 8002aac:	f04f 030a 	mov.w	r3, #10
 8002ab0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
	//}
	for(ii = 0; ii < samples ; ii++)
 8002ab4:	f04f 0300 	mov.w	r3, #0
 8002ab8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002aba:	e059      	b.n	8002b70 <calibrate+0x150>
	{	// Read the gyro data stored in the FIFO
		readGyro1();
 8002abc:	f7ff fc28 	bl	8002310 <readGyro1>
		gBiasRawTemp[0] += gx;
 8002ac0:	68fa      	ldr	r2, [r7, #12]
 8002ac2:	f240 53f0 	movw	r3, #1520	; 0x5f0
 8002ac6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002aca:	881b      	ldrh	r3, [r3, #0]
 8002acc:	b21b      	sxth	r3, r3
 8002ace:	18d3      	adds	r3, r2, r3
 8002ad0:	60fb      	str	r3, [r7, #12]
		gBiasRawTemp[1] += gy;
 8002ad2:	693a      	ldr	r2, [r7, #16]
 8002ad4:	f240 03d0 	movw	r3, #208	; 0xd0
 8002ad8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002adc:	881b      	ldrh	r3, [r3, #0]
 8002ade:	b21b      	sxth	r3, r3
 8002ae0:	18d3      	adds	r3, r2, r3
 8002ae2:	613b      	str	r3, [r7, #16]
		gBiasRawTemp[2] += gz;
 8002ae4:	697a      	ldr	r2, [r7, #20]
 8002ae6:	f240 5364 	movw	r3, #1380	; 0x564
 8002aea:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002aee:	881b      	ldrh	r3, [r3, #0]
 8002af0:	b21b      	sxth	r3, r3
 8002af2:	18d3      	adds	r3, r2, r3
 8002af4:	617b      	str	r3, [r7, #20]

		readAccel1();
 8002af6:	f7ff fcdb 	bl	80024b0 <readAccel1>
		aBiasRawTemp[0] += ax;
 8002afa:	69ba      	ldr	r2, [r7, #24]
 8002afc:	f240 5328 	movw	r3, #1320	; 0x528
 8002b00:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002b04:	881b      	ldrh	r3, [r3, #0]
 8002b06:	b21b      	sxth	r3, r3
 8002b08:	18d3      	adds	r3, r2, r3
 8002b0a:	61bb      	str	r3, [r7, #24]
		aBiasRawTemp[1] += ay;
 8002b0c:	69fa      	ldr	r2, [r7, #28]
 8002b0e:	f240 53f2 	movw	r3, #1522	; 0x5f2
 8002b12:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002b16:	881b      	ldrh	r3, [r3, #0]
 8002b18:	b21b      	sxth	r3, r3
 8002b1a:	18d3      	adds	r3, r2, r3
 8002b1c:	61fb      	str	r3, [r7, #28]
		aBiasRawTemp[2] += az - (int16_t)(1./aRes); // Assumes sensor facing up!
 8002b1e:	6a3c      	ldr	r4, [r7, #32]
 8002b20:	f240 03d2 	movw	r3, #210	; 0xd2
 8002b24:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002b28:	881b      	ldrh	r3, [r3, #0]
 8002b2a:	b21d      	sxth	r5, r3
 8002b2c:	f240 532c 	movw	r3, #1324	; 0x52c
 8002b30:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	4618      	mov	r0, r3
 8002b38:	f005 f92e 	bl	8007d98 <__aeabi_f2d>
 8002b3c:	4602      	mov	r2, r0
 8002b3e:	460b      	mov	r3, r1
 8002b40:	f04f 0000 	mov.w	r0, #0
 8002b44:	f04f 0100 	mov.w	r1, #0
 8002b48:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 8002b4c:	f005 faa2 	bl	8008094 <__aeabi_ddiv>
 8002b50:	4602      	mov	r2, r0
 8002b52:	460b      	mov	r3, r1
 8002b54:	4610      	mov	r0, r2
 8002b56:	4619      	mov	r1, r3
 8002b58:	f005 fc0c 	bl	8008374 <__aeabi_d2iz>
 8002b5c:	4603      	mov	r3, r0
 8002b5e:	b29b      	uxth	r3, r3
 8002b60:	b21b      	sxth	r3, r3
 8002b62:	1aeb      	subs	r3, r5, r3
 8002b64:	18e3      	adds	r3, r4, r3
 8002b66:	623b      	str	r3, [r7, #32]
	/*while (samples < 29)
	{*/
		samples = (xgReadByte(FIFO_SRC) & 0x3F); // Read number of stored samples
		samples = 10;
	//}
	for(ii = 0; ii < samples ; ii++)
 8002b68:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002b6a:	f103 0301 	add.w	r3, r3, #1
 8002b6e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002b70:	f897 202b 	ldrb.w	r2, [r7, #43]	; 0x2b
 8002b74:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002b76:	429a      	cmp	r2, r3
 8002b78:	dca0      	bgt.n	8002abc <calibrate+0x9c>
		readAccel1();
		aBiasRawTemp[0] += ax;
		aBiasRawTemp[1] += ay;
		aBiasRawTemp[2] += az - (int16_t)(1./aRes); // Assumes sensor facing up!
	}
	for (ii = 0; ii < 3; ii++)
 8002b7a:	f04f 0300 	mov.w	r3, #0
 8002b7e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002b80:	e055      	b.n	8002c2e <calibrate+0x20e>
	{
		gBiasRaw[ii] = gBiasRawTemp[ii] / samples;
 8002b82:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002b84:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8002b88:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8002b8c:	18d3      	adds	r3, r2, r3
 8002b8e:	f853 2c24 	ldr.w	r2, [r3, #-36]
 8002b92:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8002b96:	fb92 f3f3 	sdiv	r3, r2, r3
 8002b9a:	b299      	uxth	r1, r3
 8002b9c:	f240 5348 	movw	r3, #1352	; 0x548
 8002ba0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002ba4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002ba6:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
		gBias[ii] = calcGyro(gBiasRaw[ii]);
 8002baa:	f240 5348 	movw	r3, #1352	; 0x548
 8002bae:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002bb2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002bb4:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8002bb8:	b21b      	sxth	r3, r3
 8002bba:	4618      	mov	r0, r3
 8002bbc:	f000 fb12 	bl	80031e4 <calcGyro>
 8002bc0:	4602      	mov	r2, r0
 8002bc2:	f240 53d4 	movw	r3, #1492	; 0x5d4
 8002bc6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002bca:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8002bcc:	ea4f 0181 	mov.w	r1, r1, lsl #2
 8002bd0:	185b      	adds	r3, r3, r1
 8002bd2:	601a      	str	r2, [r3, #0]
		aBiasRaw[ii] = aBiasRawTemp[ii] / samples;
 8002bd4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002bd6:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8002bda:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8002bde:	18d3      	adds	r3, r2, r3
 8002be0:	f853 2c18 	ldr.w	r2, [r3, #-24]
 8002be4:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8002be8:	fb92 f3f3 	sdiv	r3, r2, r3
 8002bec:	b299      	uxth	r1, r3
 8002bee:	f240 5350 	movw	r3, #1360	; 0x550
 8002bf2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002bf6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002bf8:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
		aBias[ii] = calcAccel(aBiasRaw[ii]);
 8002bfc:	f240 5350 	movw	r3, #1360	; 0x550
 8002c00:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002c04:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002c06:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8002c0a:	b21b      	sxth	r3, r3
 8002c0c:	4618      	mov	r0, r3
 8002c0e:	f000 fb13 	bl	8003238 <calcAccel>
 8002c12:	4602      	mov	r2, r0
 8002c14:	f240 0368 	movw	r3, #104	; 0x68
 8002c18:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002c1c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8002c1e:	ea4f 0181 	mov.w	r1, r1, lsl #2
 8002c22:	185b      	adds	r3, r3, r1
 8002c24:	601a      	str	r2, [r3, #0]
		readAccel1();
		aBiasRawTemp[0] += ax;
		aBiasRawTemp[1] += ay;
		aBiasRawTemp[2] += az - (int16_t)(1./aRes); // Assumes sensor facing up!
	}
	for (ii = 0; ii < 3; ii++)
 8002c26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c28:	f103 0301 	add.w	r3, r3, #1
 8002c2c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002c2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c30:	2b02      	cmp	r3, #2
 8002c32:	dda6      	ble.n	8002b82 <calibrate+0x162>
		gBias[ii] = calcGyro(gBiasRaw[ii]);
		aBiasRaw[ii] = aBiasRawTemp[ii] / samples;
		aBias[ii] = calcAccel(aBiasRaw[ii]);
	}

	enableFIFO(FALSE);
 8002c34:	f04f 0000 	mov.w	r0, #0
 8002c38:	f7ff fb28 	bl	800228c <enableFIFO>
	setFIFO(FIFO_OFF, 0x00);
 8002c3c:	f04f 0000 	mov.w	r0, #0
 8002c40:	f04f 0100 	mov.w	r1, #0
 8002c44:	f7ff fb44 	bl	80022d0 <setFIFO>

	if (autoCalc) _autoCalc = TRUE;
 8002c48:	79fb      	ldrb	r3, [r7, #7]
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d006      	beq.n	8002c5c <calibrate+0x23c>
 8002c4e:	f240 03b8 	movw	r3, #184	; 0xb8
 8002c52:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002c56:	f04f 0201 	mov.w	r2, #1
 8002c5a:	701a      	strb	r2, [r3, #0]
}
 8002c5c:	f107 0730 	add.w	r7, r7, #48	; 0x30
 8002c60:	46bd      	mov	sp, r7
 8002c62:	bdb0      	pop	{r4, r5, r7, pc}

08002c64 <magAvailable>:

uint8_t magAvailable(lsm9ds1_axis axis)
{
 8002c64:	b580      	push	{r7, lr}
 8002c66:	b084      	sub	sp, #16
 8002c68:	af00      	add	r7, sp, #0
 8002c6a:	4603      	mov	r3, r0
 8002c6c:	71fb      	strb	r3, [r7, #7]
	uint8_t status;
	status = mReadByte(STATUS_REG_M);
 8002c6e:	f04f 0027 	mov.w	r0, #39	; 0x27
 8002c72:	f7fe fdfd 	bl	8001870 <mReadByte>
 8002c76:	4603      	mov	r3, r0
 8002c78:	73fb      	strb	r3, [r7, #15]

	return ((status & (1<<axis)) >> axis);
 8002c7a:	7bfa      	ldrb	r2, [r7, #15]
 8002c7c:	79fb      	ldrb	r3, [r7, #7]
 8002c7e:	f04f 0101 	mov.w	r1, #1
 8002c82:	fa01 f303 	lsl.w	r3, r1, r3
 8002c86:	401a      	ands	r2, r3
 8002c88:	79fb      	ldrb	r3, [r7, #7]
 8002c8a:	fa42 f303 	asr.w	r3, r2, r3
 8002c8e:	b2db      	uxtb	r3, r3
}
 8002c90:	4618      	mov	r0, r3
 8002c92:	f107 0710 	add.w	r7, r7, #16
 8002c96:	46bd      	mov	sp, r7
 8002c98:	bd80      	pop	{r7, pc}
 8002c9a:	bf00      	nop

08002c9c <readMag1>:

void readMag1(void)
{
 8002c9c:	b580      	push	{r7, lr}
 8002c9e:	b082      	sub	sp, #8
 8002ca0:	af00      	add	r7, sp, #0
	//for(int kl = 0; kl < 10; kl++){
	uint8_t temp[6]; // We'll read six bytes from the mag into temp
	mReadBytes(OUT_X_L_M, temp, 6); // Read 6 bytes, beginning at OUT_X_L_M
 8002ca2:	463b      	mov	r3, r7
 8002ca4:	f04f 0028 	mov.w	r0, #40	; 0x28
 8002ca8:	4619      	mov	r1, r3
 8002caa:	f04f 0206 	mov.w	r2, #6
 8002cae:	f000 fe37 	bl	8003920 <mReadBytes>
	mx = (temp[1] << 8) | temp[0]; // Store x-axis values into mx
 8002cb2:	787b      	ldrb	r3, [r7, #1]
 8002cb4:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8002cb8:	b29a      	uxth	r2, r3
 8002cba:	783b      	ldrb	r3, [r7, #0]
 8002cbc:	4313      	orrs	r3, r2
 8002cbe:	b29a      	uxth	r2, r3
 8002cc0:	f240 53f4 	movw	r3, #1524	; 0x5f4
 8002cc4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002cc8:	801a      	strh	r2, [r3, #0]
	my = (temp[3] << 8) | temp[2]; // Store y-axis values into my
 8002cca:	78fb      	ldrb	r3, [r7, #3]
 8002ccc:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8002cd0:	b29a      	uxth	r2, r3
 8002cd2:	78bb      	ldrb	r3, [r7, #2]
 8002cd4:	4313      	orrs	r3, r2
 8002cd6:	b29a      	uxth	r2, r3
 8002cd8:	f240 4360 	movw	r3, #1120	; 0x460
 8002cdc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002ce0:	801a      	strh	r2, [r3, #0]
	mz = (temp[5] << 8) | temp[4]; // Store z-axis values into mz
 8002ce2:	797b      	ldrb	r3, [r7, #5]
 8002ce4:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8002ce8:	b29a      	uxth	r2, r3
 8002cea:	793b      	ldrb	r3, [r7, #4]
 8002cec:	4313      	orrs	r3, r2
 8002cee:	b29a      	uxth	r2, r3
 8002cf0:	f240 5374 	movw	r3, #1396	; 0x574
 8002cf4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002cf8:	801a      	strh	r2, [r3, #0]

	mx = calcMag(mx);
 8002cfa:	f240 53f4 	movw	r3, #1524	; 0x5f4
 8002cfe:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002d02:	881b      	ldrh	r3, [r3, #0]
 8002d04:	b21b      	sxth	r3, r3
 8002d06:	4618      	mov	r0, r3
 8002d08:	f000 f92c 	bl	8002f64 <calcMag>
 8002d0c:	ee07 0a90 	vmov	s15, r0
 8002d10:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002d14:	ee17 3a90 	vmov	r3, s15
 8002d18:	b29a      	uxth	r2, r3
 8002d1a:	f240 53f4 	movw	r3, #1524	; 0x5f4
 8002d1e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002d22:	801a      	strh	r2, [r3, #0]
	my = calcMag(my);
 8002d24:	f240 4360 	movw	r3, #1120	; 0x460
 8002d28:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002d2c:	881b      	ldrh	r3, [r3, #0]
 8002d2e:	b21b      	sxth	r3, r3
 8002d30:	4618      	mov	r0, r3
 8002d32:	f000 f917 	bl	8002f64 <calcMag>
 8002d36:	ee07 0a90 	vmov	s15, r0
 8002d3a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002d3e:	ee17 3a90 	vmov	r3, s15
 8002d42:	b29a      	uxth	r2, r3
 8002d44:	f240 4360 	movw	r3, #1120	; 0x460
 8002d48:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002d4c:	801a      	strh	r2, [r3, #0]
	mz = calcMag(mz);
 8002d4e:	f240 5374 	movw	r3, #1396	; 0x574
 8002d52:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002d56:	881b      	ldrh	r3, [r3, #0]
 8002d58:	b21b      	sxth	r3, r3
 8002d5a:	4618      	mov	r0, r3
 8002d5c:	f000 f902 	bl	8002f64 <calcMag>
 8002d60:	ee07 0a90 	vmov	s15, r0
 8002d64:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002d68:	ee17 3a90 	vmov	r3, s15
 8002d6c:	b29a      	uxth	r2, r3
 8002d6e:	f240 5374 	movw	r3, #1396	; 0x574
 8002d72:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002d76:	801a      	strh	r2, [r3, #0]
	/*}*/


}
 8002d78:	f107 0708 	add.w	r7, r7, #8
 8002d7c:	46bd      	mov	sp, r7
 8002d7e:	bd80      	pop	{r7, pc}

08002d80 <calibrateMag>:

void calibrateMag(bool loadIn)
{
 8002d80:	b580      	push	{r7, lr}
 8002d82:	b08a      	sub	sp, #40	; 0x28
 8002d84:	af00      	add	r7, sp, #0
 8002d86:	4603      	mov	r3, r0
 8002d88:	71fb      	strb	r3, [r7, #7]
	int i, j;
	int16_t magMin[3] = {0, 0, 0};
 8002d8a:	f04f 0300 	mov.w	r3, #0
 8002d8e:	833b      	strh	r3, [r7, #24]
 8002d90:	f04f 0300 	mov.w	r3, #0
 8002d94:	837b      	strh	r3, [r7, #26]
 8002d96:	f04f 0300 	mov.w	r3, #0
 8002d9a:	83bb      	strh	r3, [r7, #28]
	int16_t magMax[3] = {0, 0, 0}; // The road warrior
 8002d9c:	f04f 0300 	mov.w	r3, #0
 8002da0:	823b      	strh	r3, [r7, #16]
 8002da2:	f04f 0300 	mov.w	r3, #0
 8002da6:	827b      	strh	r3, [r7, #18]
 8002da8:	f04f 0300 	mov.w	r3, #0
 8002dac:	82bb      	strh	r3, [r7, #20]

	for (i=0; i<128; i++)
 8002dae:	f04f 0300 	mov.w	r3, #0
 8002db2:	627b      	str	r3, [r7, #36]	; 0x24
 8002db4:	e07c      	b.n	8002eb0 <calibrateMag+0x130>
	{
		//tu nie wiem
		while (!magAvailable(i))
 8002db6:	bf00      	nop
 8002db8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dba:	b2db      	uxtb	r3, r3
 8002dbc:	4618      	mov	r0, r3
 8002dbe:	f7ff ff51 	bl	8002c64 <magAvailable>
 8002dc2:	4603      	mov	r3, r0
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d0f7      	beq.n	8002db8 <calibrateMag+0x38>
			;
		readMag1();
 8002dc8:	f7ff ff68 	bl	8002c9c <readMag1>
		int16_t magTemp[3] = {0, 0, 0};
 8002dcc:	f04f 0300 	mov.w	r3, #0
 8002dd0:	813b      	strh	r3, [r7, #8]
 8002dd2:	f04f 0300 	mov.w	r3, #0
 8002dd6:	817b      	strh	r3, [r7, #10]
 8002dd8:	f04f 0300 	mov.w	r3, #0
 8002ddc:	81bb      	strh	r3, [r7, #12]
		magTemp[0] = mx;
 8002dde:	f240 53f4 	movw	r3, #1524	; 0x5f4
 8002de2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002de6:	881b      	ldrh	r3, [r3, #0]
 8002de8:	813b      	strh	r3, [r7, #8]
		magTemp[1] = my;
 8002dea:	f240 4360 	movw	r3, #1120	; 0x460
 8002dee:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002df2:	881b      	ldrh	r3, [r3, #0]
 8002df4:	817b      	strh	r3, [r7, #10]
		magTemp[2] = mz;
 8002df6:	f240 5374 	movw	r3, #1396	; 0x574
 8002dfa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002dfe:	881b      	ldrh	r3, [r3, #0]
 8002e00:	81bb      	strh	r3, [r7, #12]
		for (j = 0; j < 3; j++)
 8002e02:	f04f 0300 	mov.w	r3, #0
 8002e06:	623b      	str	r3, [r7, #32]
 8002e08:	e04b      	b.n	8002ea2 <calibrateMag+0x122>
		{
			if (magTemp[j] > magMax[j]) magMax[j] = magTemp[j];
 8002e0a:	6a3b      	ldr	r3, [r7, #32]
 8002e0c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8002e10:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8002e14:	18cb      	adds	r3, r1, r3
 8002e16:	f833 2c20 	ldrh.w	r2, [r3, #-32]
 8002e1a:	6a3b      	ldr	r3, [r7, #32]
 8002e1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8002e20:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8002e24:	18cb      	adds	r3, r1, r3
 8002e26:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 8002e2a:	b212      	sxth	r2, r2
 8002e2c:	b21b      	sxth	r3, r3
 8002e2e:	429a      	cmp	r2, r3
 8002e30:	dd0f      	ble.n	8002e52 <calibrateMag+0xd2>
 8002e32:	6a3b      	ldr	r3, [r7, #32]
 8002e34:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8002e38:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8002e3c:	18d3      	adds	r3, r2, r3
 8002e3e:	f833 2c20 	ldrh.w	r2, [r3, #-32]
 8002e42:	6a3b      	ldr	r3, [r7, #32]
 8002e44:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8002e48:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8002e4c:	18cb      	adds	r3, r1, r3
 8002e4e:	f823 2c18 	strh.w	r2, [r3, #-24]
			if (magTemp[j] < magMin[j]) magMin[j] = magTemp[j];
 8002e52:	6a3b      	ldr	r3, [r7, #32]
 8002e54:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8002e58:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8002e5c:	18d3      	adds	r3, r2, r3
 8002e5e:	f833 2c20 	ldrh.w	r2, [r3, #-32]
 8002e62:	6a3b      	ldr	r3, [r7, #32]
 8002e64:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8002e68:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8002e6c:	18cb      	adds	r3, r1, r3
 8002e6e:	f833 3c10 	ldrh.w	r3, [r3, #-16]
 8002e72:	b212      	sxth	r2, r2
 8002e74:	b21b      	sxth	r3, r3
 8002e76:	429a      	cmp	r2, r3
 8002e78:	da0f      	bge.n	8002e9a <calibrateMag+0x11a>
 8002e7a:	6a3b      	ldr	r3, [r7, #32]
 8002e7c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8002e80:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8002e84:	18d3      	adds	r3, r2, r3
 8002e86:	f833 2c20 	ldrh.w	r2, [r3, #-32]
 8002e8a:	6a3b      	ldr	r3, [r7, #32]
 8002e8c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8002e90:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8002e94:	18cb      	adds	r3, r1, r3
 8002e96:	f823 2c10 	strh.w	r2, [r3, #-16]
		readMag1();
		int16_t magTemp[3] = {0, 0, 0};
		magTemp[0] = mx;
		magTemp[1] = my;
		magTemp[2] = mz;
		for (j = 0; j < 3; j++)
 8002e9a:	6a3b      	ldr	r3, [r7, #32]
 8002e9c:	f103 0301 	add.w	r3, r3, #1
 8002ea0:	623b      	str	r3, [r7, #32]
 8002ea2:	6a3b      	ldr	r3, [r7, #32]
 8002ea4:	2b02      	cmp	r3, #2
 8002ea6:	ddb0      	ble.n	8002e0a <calibrateMag+0x8a>
{
	int i, j;
	int16_t magMin[3] = {0, 0, 0};
	int16_t magMax[3] = {0, 0, 0}; // The road warrior

	for (i=0; i<128; i++)
 8002ea8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002eaa:	f103 0301 	add.w	r3, r3, #1
 8002eae:	627b      	str	r3, [r7, #36]	; 0x24
 8002eb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002eb2:	2b7f      	cmp	r3, #127	; 0x7f
 8002eb4:	f77f af7f 	ble.w	8002db6 <calibrateMag+0x36>
		{
			if (magTemp[j] > magMax[j]) magMax[j] = magTemp[j];
			if (magTemp[j] < magMin[j]) magMin[j] = magTemp[j];
		}
	}
	for (j = 0; j < 3; j++)
 8002eb8:	f04f 0300 	mov.w	r3, #0
 8002ebc:	623b      	str	r3, [r7, #32]
 8002ebe:	e049      	b.n	8002f54 <calibrateMag+0x1d4>
	{
		mBiasRaw[j] = (magMax[j] + magMin[j]) / 2;
 8002ec0:	6a3b      	ldr	r3, [r7, #32]
 8002ec2:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8002ec6:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8002eca:	18d3      	adds	r3, r2, r3
 8002ecc:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 8002ed0:	b21a      	sxth	r2, r3
 8002ed2:	6a3b      	ldr	r3, [r7, #32]
 8002ed4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8002ed8:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8002edc:	18cb      	adds	r3, r1, r3
 8002ede:	f833 3c10 	ldrh.w	r3, [r3, #-16]
 8002ee2:	b21b      	sxth	r3, r3
 8002ee4:	18d3      	adds	r3, r2, r3
 8002ee6:	ea4f 72d3 	mov.w	r2, r3, lsr #31
 8002eea:	18d3      	adds	r3, r2, r3
 8002eec:	ea4f 0363 	mov.w	r3, r3, asr #1
 8002ef0:	b299      	uxth	r1, r3
 8002ef2:	f240 0374 	movw	r3, #116	; 0x74
 8002ef6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002efa:	6a3a      	ldr	r2, [r7, #32]
 8002efc:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
		mBias[j] = calcMag(mBiasRaw[j]);
 8002f00:	f240 0374 	movw	r3, #116	; 0x74
 8002f04:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002f08:	6a3a      	ldr	r2, [r7, #32]
 8002f0a:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8002f0e:	b21b      	sxth	r3, r3
 8002f10:	4618      	mov	r0, r3
 8002f12:	f000 f827 	bl	8002f64 <calcMag>
 8002f16:	4602      	mov	r2, r0
 8002f18:	f240 6338 	movw	r3, #1592	; 0x638
 8002f1c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002f20:	6a39      	ldr	r1, [r7, #32]
 8002f22:	ea4f 0181 	mov.w	r1, r1, lsl #2
 8002f26:	185b      	adds	r3, r3, r1
 8002f28:	601a      	str	r2, [r3, #0]
		if (loadIn)
 8002f2a:	79fb      	ldrb	r3, [r7, #7]
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	d00d      	beq.n	8002f4c <calibrateMag+0x1cc>
			magOffset(j, mBiasRaw[j]);
 8002f30:	6a3b      	ldr	r3, [r7, #32]
 8002f32:	b2da      	uxtb	r2, r3
 8002f34:	f240 0374 	movw	r3, #116	; 0x74
 8002f38:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002f3c:	6a39      	ldr	r1, [r7, #32]
 8002f3e:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 8002f42:	b21b      	sxth	r3, r3
 8002f44:	4610      	mov	r0, r2
 8002f46:	4619      	mov	r1, r3
 8002f48:	f000 f836 	bl	8002fb8 <magOffset>
		{
			if (magTemp[j] > magMax[j]) magMax[j] = magTemp[j];
			if (magTemp[j] < magMin[j]) magMin[j] = magTemp[j];
		}
	}
	for (j = 0; j < 3; j++)
 8002f4c:	6a3b      	ldr	r3, [r7, #32]
 8002f4e:	f103 0301 	add.w	r3, r3, #1
 8002f52:	623b      	str	r3, [r7, #32]
 8002f54:	6a3b      	ldr	r3, [r7, #32]
 8002f56:	2b02      	cmp	r3, #2
 8002f58:	ddb2      	ble.n	8002ec0 <calibrateMag+0x140>
		mBiasRaw[j] = (magMax[j] + magMin[j]) / 2;
		mBias[j] = calcMag(mBiasRaw[j]);
		if (loadIn)
			magOffset(j, mBiasRaw[j]);
	}
}
 8002f5a:	f107 0728 	add.w	r7, r7, #40	; 0x28
 8002f5e:	46bd      	mov	sp, r7
 8002f60:	bd80      	pop	{r7, pc}
 8002f62:	bf00      	nop

08002f64 <calcMag>:

float calcMag(int16_t mag)
{
 8002f64:	b580      	push	{r7, lr}
 8002f66:	b082      	sub	sp, #8
 8002f68:	af00      	add	r7, sp, #0
 8002f6a:	4603      	mov	r3, r0
 8002f6c:	80fb      	strh	r3, [r7, #6]
	// Return the mag raw reading times our pre-calculated Gs / (ADC tick):
	return ceil(mRes * mag);
 8002f6e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002f72:	ee07 3a90 	vmov	s15, r3
 8002f76:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002f7a:	f240 53e0 	movw	r3, #1504	; 0x5e0
 8002f7e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002f82:	edd3 7a00 	vldr	s15, [r3]
 8002f86:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002f8a:	ee17 0a90 	vmov	r0, s15
 8002f8e:	f004 ff03 	bl	8007d98 <__aeabi_f2d>
 8002f92:	4602      	mov	r2, r0
 8002f94:	460b      	mov	r3, r1
 8002f96:	4610      	mov	r0, r2
 8002f98:	4619      	mov	r1, r3
 8002f9a:	f004 fcb9 	bl	8007910 <ceil>
 8002f9e:	4602      	mov	r2, r0
 8002fa0:	460b      	mov	r3, r1
 8002fa2:	4610      	mov	r0, r2
 8002fa4:	4619      	mov	r1, r3
 8002fa6:	f005 fa0d 	bl	80083c4 <__aeabi_d2f>
 8002faa:	4603      	mov	r3, r0
}
 8002fac:	4618      	mov	r0, r3
 8002fae:	f107 0708 	add.w	r7, r7, #8
 8002fb2:	46bd      	mov	sp, r7
 8002fb4:	bd80      	pop	{r7, pc}
 8002fb6:	bf00      	nop

08002fb8 <magOffset>:

void magOffset(uint8_t axis, int16_t offset)
{
 8002fb8:	b580      	push	{r7, lr}
 8002fba:	b084      	sub	sp, #16
 8002fbc:	af00      	add	r7, sp, #0
 8002fbe:	4602      	mov	r2, r0
 8002fc0:	460b      	mov	r3, r1
 8002fc2:	71fa      	strb	r2, [r7, #7]
 8002fc4:	80bb      	strh	r3, [r7, #4]
	if (axis > 2)
 8002fc6:	79fb      	ldrb	r3, [r7, #7]
 8002fc8:	2b02      	cmp	r3, #2
 8002fca:	d821      	bhi.n	8003010 <magOffset+0x58>
		return;
	uint8_t msb, lsb;
	msb = (offset & 0xFF00) >> 8;
 8002fcc:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8002fd0:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8002fd4:	ea4f 2323 	mov.w	r3, r3, asr #8
 8002fd8:	73fb      	strb	r3, [r7, #15]
	lsb = offset & 0x00FF;
 8002fda:	88bb      	ldrh	r3, [r7, #4]
 8002fdc:	73bb      	strb	r3, [r7, #14]
	mWriteByte(OFFSET_X_REG_L_M + (2 * axis), lsb);
 8002fde:	79fb      	ldrb	r3, [r7, #7]
 8002fe0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8002fe4:	b2db      	uxtb	r3, r3
 8002fe6:	f103 0305 	add.w	r3, r3, #5
 8002fea:	b2da      	uxtb	r2, r3
 8002fec:	7bbb      	ldrb	r3, [r7, #14]
 8002fee:	4610      	mov	r0, r2
 8002ff0:	4619      	mov	r1, r3
 8002ff2:	f7ff f92b 	bl	800224c <mWriteByte>
	mWriteByte(OFFSET_X_REG_H_M + (2 * axis), msb);
 8002ff6:	79fb      	ldrb	r3, [r7, #7]
 8002ff8:	f103 0303 	add.w	r3, r3, #3
 8002ffc:	b2db      	uxtb	r3, r3
 8002ffe:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8003002:	b2da      	uxtb	r2, r3
 8003004:	7bfb      	ldrb	r3, [r7, #15]
 8003006:	4610      	mov	r0, r2
 8003008:	4619      	mov	r1, r3
 800300a:	f7ff f91f 	bl	800224c <mWriteByte>
 800300e:	e000      	b.n	8003012 <magOffset+0x5a>
}

void magOffset(uint8_t axis, int16_t offset)
{
	if (axis > 2)
		return;
 8003010:	bf00      	nop
	uint8_t msb, lsb;
	msb = (offset & 0xFF00) >> 8;
	lsb = offset & 0x00FF;
	mWriteByte(OFFSET_X_REG_L_M + (2 * axis), lsb);
	mWriteByte(OFFSET_X_REG_H_M + (2 * axis), msb);
}
 8003012:	f107 0710 	add.w	r7, r7, #16
 8003016:	46bd      	mov	sp, r7
 8003018:	bd80      	pop	{r7, pc}
 800301a:	bf00      	nop

0800301c <accelAvailable>:

uint8_t accelAvailable(void)
{
 800301c:	b580      	push	{r7, lr}
 800301e:	b082      	sub	sp, #8
 8003020:	af00      	add	r7, sp, #0
	uint8_t status = xgReadByte(STATUS_REG_1);
 8003022:	f04f 0027 	mov.w	r0, #39	; 0x27
 8003026:	f7fe fc63 	bl	80018f0 <xgReadByte>
 800302a:	4603      	mov	r3, r0
 800302c:	71fb      	strb	r3, [r7, #7]

	return (status & (1<<0));
 800302e:	79fb      	ldrb	r3, [r7, #7]
 8003030:	f003 0301 	and.w	r3, r3, #1
 8003034:	b2db      	uxtb	r3, r3
}
 8003036:	4618      	mov	r0, r3
 8003038:	f107 0708 	add.w	r7, r7, #8
 800303c:	46bd      	mov	sp, r7
 800303e:	bd80      	pop	{r7, pc}

08003040 <gyroAvailable>:

uint8_t gyroAvailable(void)
{
 8003040:	b580      	push	{r7, lr}
 8003042:	b082      	sub	sp, #8
 8003044:	af00      	add	r7, sp, #0
	uint8_t status = xgReadByte(STATUS_REG_1);
 8003046:	f04f 0027 	mov.w	r0, #39	; 0x27
 800304a:	f7fe fc51 	bl	80018f0 <xgReadByte>
 800304e:	4603      	mov	r3, r0
 8003050:	71fb      	strb	r3, [r7, #7]

	return ((status & (1<<1)) >> 1);
 8003052:	79fb      	ldrb	r3, [r7, #7]
 8003054:	f003 0302 	and.w	r3, r3, #2
 8003058:	ea4f 0363 	mov.w	r3, r3, asr #1
 800305c:	b2db      	uxtb	r3, r3
}
 800305e:	4618      	mov	r0, r3
 8003060:	f107 0708 	add.w	r7, r7, #8
 8003064:	46bd      	mov	sp, r7
 8003066:	bd80      	pop	{r7, pc}

08003068 <tempAvailable>:

uint8_t tempAvailable(void)
{
 8003068:	b580      	push	{r7, lr}
 800306a:	b082      	sub	sp, #8
 800306c:	af00      	add	r7, sp, #0
	uint8_t status = xgReadByte(STATUS_REG_1);
 800306e:	f04f 0027 	mov.w	r0, #39	; 0x27
 8003072:	f7fe fc3d 	bl	80018f0 <xgReadByte>
 8003076:	4603      	mov	r3, r0
 8003078:	71fb      	strb	r3, [r7, #7]

	return ((status & (1<<2)) >> 2);
 800307a:	79fb      	ldrb	r3, [r7, #7]
 800307c:	f003 0304 	and.w	r3, r3, #4
 8003080:	ea4f 03a3 	mov.w	r3, r3, asr #2
 8003084:	b2db      	uxtb	r3, r3
}
 8003086:	4618      	mov	r0, r3
 8003088:	f107 0708 	add.w	r7, r7, #8
 800308c:	46bd      	mov	sp, r7
 800308e:	bd80      	pop	{r7, pc}

08003090 <readAccel>:

int16_t readAccel(lsm9ds1_axis axis)
{
 8003090:	b580      	push	{r7, lr}
 8003092:	b084      	sub	sp, #16
 8003094:	af00      	add	r7, sp, #0
 8003096:	4603      	mov	r3, r0
 8003098:	71fb      	strb	r3, [r7, #7]
	uint8_t temp[2];
	int16_t value;
	xgReadBytes(OUT_X_L_XL + (2 * axis), temp, 2);
 800309a:	79fb      	ldrb	r3, [r7, #7]
 800309c:	f103 0314 	add.w	r3, r3, #20
 80030a0:	b2db      	uxtb	r3, r3
 80030a2:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80030a6:	b2da      	uxtb	r2, r3
 80030a8:	f107 030c 	add.w	r3, r7, #12
 80030ac:	4610      	mov	r0, r2
 80030ae:	4619      	mov	r1, r3
 80030b0:	f04f 0202 	mov.w	r2, #2
 80030b4:	f7fe fc4e 	bl	8001954 <xgReadBytes>
	value = (temp[1] << 8) | temp[0];
 80030b8:	7b7b      	ldrb	r3, [r7, #13]
 80030ba:	ea4f 2303 	mov.w	r3, r3, lsl #8
 80030be:	b29a      	uxth	r2, r3
 80030c0:	7b3b      	ldrb	r3, [r7, #12]
 80030c2:	4313      	orrs	r3, r2
 80030c4:	81fb      	strh	r3, [r7, #14]

	if (_autoCalc)
 80030c6:	f240 03b8 	movw	r3, #184	; 0xb8
 80030ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80030ce:	781b      	ldrb	r3, [r3, #0]
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d00b      	beq.n	80030ec <readAccel+0x5c>
		value -= aBiasRaw[axis];
 80030d4:	89fa      	ldrh	r2, [r7, #14]
 80030d6:	79f9      	ldrb	r1, [r7, #7]
 80030d8:	f240 5350 	movw	r3, #1360	; 0x550
 80030dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80030e0:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 80030e4:	b29b      	uxth	r3, r3
 80030e6:	1ad3      	subs	r3, r2, r3
 80030e8:	b29b      	uxth	r3, r3
 80030ea:	81fb      	strh	r3, [r7, #14]

	return value;
 80030ec:	89fb      	ldrh	r3, [r7, #14]
 80030ee:	b21b      	sxth	r3, r3
}
 80030f0:	4618      	mov	r0, r3
 80030f2:	f107 0710 	add.w	r7, r7, #16
 80030f6:	46bd      	mov	sp, r7
 80030f8:	bd80      	pop	{r7, pc}
 80030fa:	bf00      	nop

080030fc <readMag>:

int16_t readMag(lsm9ds1_axis axis)
{
 80030fc:	b580      	push	{r7, lr}
 80030fe:	b084      	sub	sp, #16
 8003100:	af00      	add	r7, sp, #0
 8003102:	4603      	mov	r3, r0
 8003104:	71fb      	strb	r3, [r7, #7]
	uint8_t temp[2];
	mReadBytes(OUT_X_L_M + (2 * axis), temp, 2);
 8003106:	79fb      	ldrb	r3, [r7, #7]
 8003108:	f103 0314 	add.w	r3, r3, #20
 800310c:	b2db      	uxtb	r3, r3
 800310e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8003112:	b2da      	uxtb	r2, r3
 8003114:	f107 030c 	add.w	r3, r7, #12
 8003118:	4610      	mov	r0, r2
 800311a:	4619      	mov	r1, r3
 800311c:	f04f 0202 	mov.w	r2, #2
 8003120:	f000 fbfe 	bl	8003920 <mReadBytes>
	return (temp[1] << 8) | temp[0];
 8003124:	7b7b      	ldrb	r3, [r7, #13]
 8003126:	ea4f 2303 	mov.w	r3, r3, lsl #8
 800312a:	b29a      	uxth	r2, r3
 800312c:	7b3b      	ldrb	r3, [r7, #12]
 800312e:	4313      	orrs	r3, r2
 8003130:	b29b      	uxth	r3, r3
 8003132:	b21b      	sxth	r3, r3
}
 8003134:	4618      	mov	r0, r3
 8003136:	f107 0710 	add.w	r7, r7, #16
 800313a:	46bd      	mov	sp, r7
 800313c:	bd80      	pop	{r7, pc}
 800313e:	bf00      	nop

08003140 <readTemp>:

void readTemp(void)
{
 8003140:	b580      	push	{r7, lr}
 8003142:	b082      	sub	sp, #8
 8003144:	af00      	add	r7, sp, #0
	uint8_t temp[2]; // We'll read two bytes from the temperature sensor into temp
	xgReadBytes(OUT_TEMP_L, temp, 2); // Read 2 bytes, beginning at OUT_TEMP_L
 8003146:	f107 0304 	add.w	r3, r7, #4
 800314a:	f04f 0015 	mov.w	r0, #21
 800314e:	4619      	mov	r1, r3
 8003150:	f04f 0202 	mov.w	r2, #2
 8003154:	f7fe fbfe 	bl	8001954 <xgReadBytes>
	temperature = ((int16_t)temp[1] << 8) | temp[0];
 8003158:	797b      	ldrb	r3, [r7, #5]
 800315a:	ea4f 2303 	mov.w	r3, r3, lsl #8
 800315e:	b29a      	uxth	r2, r3
 8003160:	793b      	ldrb	r3, [r7, #4]
 8003162:	4313      	orrs	r3, r2
 8003164:	b29a      	uxth	r2, r3
 8003166:	f240 4358 	movw	r3, #1112	; 0x458
 800316a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800316e:	801a      	strh	r2, [r3, #0]
}
 8003170:	f107 0708 	add.w	r7, r7, #8
 8003174:	46bd      	mov	sp, r7
 8003176:	bd80      	pop	{r7, pc}

08003178 <readGyro>:

int16_t readGyro(lsm9ds1_axis axis)
{
 8003178:	b580      	push	{r7, lr}
 800317a:	b084      	sub	sp, #16
 800317c:	af00      	add	r7, sp, #0
 800317e:	4603      	mov	r3, r0
 8003180:	71fb      	strb	r3, [r7, #7]
	uint8_t temp[2];
	int16_t value;

	xgReadBytes(OUT_X_L_G + (2 * axis), temp, 2);
 8003182:	79fb      	ldrb	r3, [r7, #7]
 8003184:	f103 030c 	add.w	r3, r3, #12
 8003188:	b2db      	uxtb	r3, r3
 800318a:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800318e:	b2da      	uxtb	r2, r3
 8003190:	f107 030c 	add.w	r3, r7, #12
 8003194:	4610      	mov	r0, r2
 8003196:	4619      	mov	r1, r3
 8003198:	f04f 0202 	mov.w	r2, #2
 800319c:	f7fe fbda 	bl	8001954 <xgReadBytes>

	value = (temp[1] << 8) | temp[0];
 80031a0:	7b7b      	ldrb	r3, [r7, #13]
 80031a2:	ea4f 2303 	mov.w	r3, r3, lsl #8
 80031a6:	b29a      	uxth	r2, r3
 80031a8:	7b3b      	ldrb	r3, [r7, #12]
 80031aa:	4313      	orrs	r3, r2
 80031ac:	81fb      	strh	r3, [r7, #14]

	if (_autoCalc)
 80031ae:	f240 03b8 	movw	r3, #184	; 0xb8
 80031b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80031b6:	781b      	ldrb	r3, [r3, #0]
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d00b      	beq.n	80031d4 <readGyro+0x5c>
		value -= gBiasRaw[axis];
 80031bc:	89fa      	ldrh	r2, [r7, #14]
 80031be:	79f9      	ldrb	r1, [r7, #7]
 80031c0:	f240 5348 	movw	r3, #1352	; 0x548
 80031c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80031c8:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 80031cc:	b29b      	uxth	r3, r3
 80031ce:	1ad3      	subs	r3, r2, r3
 80031d0:	b29b      	uxth	r3, r3
 80031d2:	81fb      	strh	r3, [r7, #14]

	return value;
 80031d4:	89fb      	ldrh	r3, [r7, #14]
 80031d6:	b21b      	sxth	r3, r3
}
 80031d8:	4618      	mov	r0, r3
 80031da:	f107 0710 	add.w	r7, r7, #16
 80031de:	46bd      	mov	sp, r7
 80031e0:	bd80      	pop	{r7, pc}
 80031e2:	bf00      	nop

080031e4 <calcGyro>:

float calcGyro(int16_t gyro)
{
 80031e4:	b580      	push	{r7, lr}
 80031e6:	b082      	sub	sp, #8
 80031e8:	af00      	add	r7, sp, #0
 80031ea:	4603      	mov	r3, r0
 80031ec:	80fb      	strh	r3, [r7, #6]
	// Return the gyro raw reading times our pre-calculated DPS / (ADC tick):
	return round(gRes * gyro);
 80031ee:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80031f2:	ee07 3a90 	vmov	s15, r3
 80031f6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80031fa:	f240 5370 	movw	r3, #1392	; 0x570
 80031fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003202:	edd3 7a00 	vldr	s15, [r3]
 8003206:	ee67 7a27 	vmul.f32	s15, s14, s15
 800320a:	ee17 0a90 	vmov	r0, s15
 800320e:	f004 fdc3 	bl	8007d98 <__aeabi_f2d>
 8003212:	4602      	mov	r2, r0
 8003214:	460b      	mov	r3, r1
 8003216:	4610      	mov	r0, r2
 8003218:	4619      	mov	r1, r3
 800321a:	f004 fc09 	bl	8007a30 <round>
 800321e:	4602      	mov	r2, r0
 8003220:	460b      	mov	r3, r1
 8003222:	4610      	mov	r0, r2
 8003224:	4619      	mov	r1, r3
 8003226:	f005 f8cd 	bl	80083c4 <__aeabi_d2f>
 800322a:	4603      	mov	r3, r0
}
 800322c:	4618      	mov	r0, r3
 800322e:	f107 0708 	add.w	r7, r7, #8
 8003232:	46bd      	mov	sp, r7
 8003234:	bd80      	pop	{r7, pc}
 8003236:	bf00      	nop

08003238 <calcAccel>:

float calcAccel(int16_t accel)
{
 8003238:	b580      	push	{r7, lr}
 800323a:	b082      	sub	sp, #8
 800323c:	af00      	add	r7, sp, #0
 800323e:	4603      	mov	r3, r0
 8003240:	80fb      	strh	r3, [r7, #6]
	// Return the accel raw reading times our pre-calculated g's / (ADC tick):
	return round(aRes * accel);
 8003242:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003246:	ee07 3a90 	vmov	s15, r3
 800324a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800324e:	f240 532c 	movw	r3, #1324	; 0x52c
 8003252:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003256:	edd3 7a00 	vldr	s15, [r3]
 800325a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800325e:	ee17 0a90 	vmov	r0, s15
 8003262:	f004 fd99 	bl	8007d98 <__aeabi_f2d>
 8003266:	4602      	mov	r2, r0
 8003268:	460b      	mov	r3, r1
 800326a:	4610      	mov	r0, r2
 800326c:	4619      	mov	r1, r3
 800326e:	f004 fbdf 	bl	8007a30 <round>
 8003272:	4602      	mov	r2, r0
 8003274:	460b      	mov	r3, r1
 8003276:	4610      	mov	r0, r2
 8003278:	4619      	mov	r1, r3
 800327a:	f005 f8a3 	bl	80083c4 <__aeabi_d2f>
 800327e:	4603      	mov	r3, r0
}
 8003280:	4618      	mov	r0, r3
 8003282:	f107 0708 	add.w	r7, r7, #8
 8003286:	46bd      	mov	sp, r7
 8003288:	bd80      	pop	{r7, pc}
 800328a:	bf00      	nop

0800328c <setGyroScale>:


void setGyroScale(uint16_t gScl)
{
 800328c:	b580      	push	{r7, lr}
 800328e:	b084      	sub	sp, #16
 8003290:	af00      	add	r7, sp, #0
 8003292:	4603      	mov	r3, r0
 8003294:	80fb      	strh	r3, [r7, #6]
	// Read current value of CTRL_REG1_G:
	uint8_t ctrl1RegValue = xgReadByte(CTRL_REG1_G);
 8003296:	f04f 0010 	mov.w	r0, #16
 800329a:	f7fe fb29 	bl	80018f0 <xgReadByte>
 800329e:	4603      	mov	r3, r0
 80032a0:	73fb      	strb	r3, [r7, #15]
	// Mask out scale bits (3 & 4):
	ctrl1RegValue &= 0xE7;
 80032a2:	7bfb      	ldrb	r3, [r7, #15]
 80032a4:	f023 0318 	bic.w	r3, r3, #24
 80032a8:	73fb      	strb	r3, [r7, #15]
	switch (gScl)
 80032aa:	88fb      	ldrh	r3, [r7, #6]
 80032ac:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80032b0:	d003      	beq.n	80032ba <setGyroScale+0x2e>
 80032b2:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 80032b6:	d00c      	beq.n	80032d2 <setGyroScale+0x46>
 80032b8:	e017      	b.n	80032ea <setGyroScale+0x5e>
	{
		case 500:
			ctrl1RegValue |= (0x1 << 3);
 80032ba:	7bfb      	ldrb	r3, [r7, #15]
 80032bc:	f043 0308 	orr.w	r3, r3, #8
 80032c0:	73fb      	strb	r3, [r7, #15]
			settings.gyro.scale = 500;
 80032c2:	f240 038c 	movw	r3, #140	; 0x8c
 80032c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80032ca:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80032ce:	80da      	strh	r2, [r3, #6]
			break;
 80032d0:	e013      	b.n	80032fa <setGyroScale+0x6e>
		case 2000:
			ctrl1RegValue |= (0x3 << 3);
 80032d2:	7bfb      	ldrb	r3, [r7, #15]
 80032d4:	f043 0318 	orr.w	r3, r3, #24
 80032d8:	73fb      	strb	r3, [r7, #15]
			settings.gyro.scale = 2000;
 80032da:	f240 038c 	movw	r3, #140	; 0x8c
 80032de:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80032e2:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 80032e6:	80da      	strh	r2, [r3, #6]
			break;
 80032e8:	e007      	b.n	80032fa <setGyroScale+0x6e>
		default: // Otherwise we'll set it to 245 dps (0x0 << 4)
			settings.gyro.scale = 245;
 80032ea:	f240 038c 	movw	r3, #140	; 0x8c
 80032ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80032f2:	f04f 02f5 	mov.w	r2, #245	; 0xf5
 80032f6:	80da      	strh	r2, [r3, #6]
			break;
 80032f8:	bf00      	nop
	}
	xgWriteByte(CTRL_REG1_G, ctrl1RegValue);
 80032fa:	7bfb      	ldrb	r3, [r7, #15]
 80032fc:	f04f 0010 	mov.w	r0, #16
 8003300:	4619      	mov	r1, r3
 8003302:	f7fe fdd7 	bl	8001eb4 <xgWriteByte>

	calcgRes();
 8003306:	f7fe f9a1 	bl	800164c <calcgRes>
}
 800330a:	f107 0710 	add.w	r7, r7, #16
 800330e:	46bd      	mov	sp, r7
 8003310:	bd80      	pop	{r7, pc}
 8003312:	bf00      	nop

08003314 <setAccelScale>:

void setAccelScale(uint8_t aScl)
{
 8003314:	b580      	push	{r7, lr}
 8003316:	b084      	sub	sp, #16
 8003318:	af00      	add	r7, sp, #0
 800331a:	4603      	mov	r3, r0
 800331c:	71fb      	strb	r3, [r7, #7]
	// We need to preserve the other bytes in CTRL_REG6_XL. So, first read it:
	uint8_t tempRegValue = xgReadByte(CTRL_REG6_XL);
 800331e:	f04f 0020 	mov.w	r0, #32
 8003322:	f7fe fae5 	bl	80018f0 <xgReadByte>
 8003326:	4603      	mov	r3, r0
 8003328:	73fb      	strb	r3, [r7, #15]
	// Mask out accel scale bits:
	tempRegValue &= 0xE7;
 800332a:	7bfb      	ldrb	r3, [r7, #15]
 800332c:	f023 0318 	bic.w	r3, r3, #24
 8003330:	73fb      	strb	r3, [r7, #15]

	switch (aScl)
 8003332:	79fb      	ldrb	r3, [r7, #7]
 8003334:	2b08      	cmp	r3, #8
 8003336:	d00f      	beq.n	8003358 <setAccelScale+0x44>
 8003338:	2b10      	cmp	r3, #16
 800333a:	d019      	beq.n	8003370 <setAccelScale+0x5c>
 800333c:	2b04      	cmp	r3, #4
 800333e:	d123      	bne.n	8003388 <setAccelScale+0x74>
	{
		case 4:
			tempRegValue |= (0x2 << 3);
 8003340:	7bfb      	ldrb	r3, [r7, #15]
 8003342:	f043 0310 	orr.w	r3, r3, #16
 8003346:	73fb      	strb	r3, [r7, #15]
			settings.accel.scale = 4;
 8003348:	f240 038c 	movw	r3, #140	; 0x8c
 800334c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003350:	f04f 0204 	mov.w	r2, #4
 8003354:	75da      	strb	r2, [r3, #23]
			break;
 8003356:	e01f      	b.n	8003398 <setAccelScale+0x84>
		case 8:
			tempRegValue |= (0x3 << 3);
 8003358:	7bfb      	ldrb	r3, [r7, #15]
 800335a:	f043 0318 	orr.w	r3, r3, #24
 800335e:	73fb      	strb	r3, [r7, #15]
			settings.accel.scale = 8;
 8003360:	f240 038c 	movw	r3, #140	; 0x8c
 8003364:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003368:	f04f 0208 	mov.w	r2, #8
 800336c:	75da      	strb	r2, [r3, #23]
			break;
 800336e:	e013      	b.n	8003398 <setAccelScale+0x84>
		case 16:
			tempRegValue |= (0x1 << 3);
 8003370:	7bfb      	ldrb	r3, [r7, #15]
 8003372:	f043 0308 	orr.w	r3, r3, #8
 8003376:	73fb      	strb	r3, [r7, #15]
			settings.accel.scale = 16;
 8003378:	f240 038c 	movw	r3, #140	; 0x8c
 800337c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003380:	f04f 0210 	mov.w	r2, #16
 8003384:	75da      	strb	r2, [r3, #23]
			break;
 8003386:	e007      	b.n	8003398 <setAccelScale+0x84>
		default: // Otherwise it'll be set to 2g (0x0 << 3)
			settings.accel.scale = 2;
 8003388:	f240 038c 	movw	r3, #140	; 0x8c
 800338c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003390:	f04f 0202 	mov.w	r2, #2
 8003394:	75da      	strb	r2, [r3, #23]
			break;
 8003396:	bf00      	nop
	}
	xgWriteByte(CTRL_REG6_XL, tempRegValue);
 8003398:	7bfb      	ldrb	r3, [r7, #15]
 800339a:	f04f 0020 	mov.w	r0, #32
 800339e:	4619      	mov	r1, r3
 80033a0:	f7fe fd88 	bl	8001eb4 <xgWriteByte>

	// Then calculate a new aRes, which relies on aScale being set correctly:
	calcaRes();
 80033a4:	f7fe f96c 	bl	8001680 <calcaRes>
}
 80033a8:	f107 0710 	add.w	r7, r7, #16
 80033ac:	46bd      	mov	sp, r7
 80033ae:	bd80      	pop	{r7, pc}

080033b0 <setMagScale>:

void setMagScale(uint8_t mScl)
{
 80033b0:	b580      	push	{r7, lr}
 80033b2:	b084      	sub	sp, #16
 80033b4:	af00      	add	r7, sp, #0
 80033b6:	4603      	mov	r3, r0
 80033b8:	71fb      	strb	r3, [r7, #7]
	// We need to preserve the other bytes in CTRL_REG6_XM. So, first read it:
	uint8_t temp = mReadByte(CTRL_REG2_M);
 80033ba:	f04f 0021 	mov.w	r0, #33	; 0x21
 80033be:	f7fe fa57 	bl	8001870 <mReadByte>
 80033c2:	4603      	mov	r3, r0
 80033c4:	73fb      	strb	r3, [r7, #15]
	// Then mask out the mag scale bits:
	temp &= 0xFF^(0x3 << 5);
 80033c6:	7bfb      	ldrb	r3, [r7, #15]
 80033c8:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 80033cc:	73fb      	strb	r3, [r7, #15]

	switch (mScl)
 80033ce:	79fb      	ldrb	r3, [r7, #7]
 80033d0:	2b0c      	cmp	r3, #12
 80033d2:	d010      	beq.n	80033f6 <setMagScale+0x46>
 80033d4:	2b10      	cmp	r3, #16
 80033d6:	d01b      	beq.n	8003410 <setMagScale+0x60>
 80033d8:	2b08      	cmp	r3, #8
 80033da:	d126      	bne.n	800342a <setMagScale+0x7a>
	{
		case 8:
			temp |= (0x1 << 5);
 80033dc:	7bfb      	ldrb	r3, [r7, #15]
 80033de:	f043 0320 	orr.w	r3, r3, #32
 80033e2:	73fb      	strb	r3, [r7, #15]
			settings.mag.scale = 8;
 80033e4:	f240 038c 	movw	r3, #140	; 0x8c
 80033e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80033ec:	f04f 0208 	mov.w	r2, #8
 80033f0:	f883 2020 	strb.w	r2, [r3, #32]
			break;
 80033f4:	e022      	b.n	800343c <setMagScale+0x8c>
		case 12:
			temp |= (0x2 << 5);
 80033f6:	7bfb      	ldrb	r3, [r7, #15]
 80033f8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80033fc:	73fb      	strb	r3, [r7, #15]
			settings.mag.scale = 12;
 80033fe:	f240 038c 	movw	r3, #140	; 0x8c
 8003402:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003406:	f04f 020c 	mov.w	r2, #12
 800340a:	f883 2020 	strb.w	r2, [r3, #32]
			break;
 800340e:	e015      	b.n	800343c <setMagScale+0x8c>
		case 16:
			temp |= (0x3 << 5);
 8003410:	7bfb      	ldrb	r3, [r7, #15]
 8003412:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8003416:	73fb      	strb	r3, [r7, #15]
			settings.mag.scale = 16;
 8003418:	f240 038c 	movw	r3, #140	; 0x8c
 800341c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003420:	f04f 0210 	mov.w	r2, #16
 8003424:	f883 2020 	strb.w	r2, [r3, #32]
			break;
 8003428:	e008      	b.n	800343c <setMagScale+0x8c>
		default: // Otherwise we'll default to 4 gauss (00)
			settings.mag.scale = 4;
 800342a:	f240 038c 	movw	r3, #140	; 0x8c
 800342e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003432:	f04f 0204 	mov.w	r2, #4
 8003436:	f883 2020 	strb.w	r2, [r3, #32]
			break;
 800343a:	bf00      	nop
	}

	// And write the new register value back into CTRL_REG6_XM:
	mWriteByte(CTRL_REG2_M, temp);
 800343c:	7bfb      	ldrb	r3, [r7, #15]
 800343e:	f04f 0021 	mov.w	r0, #33	; 0x21
 8003442:	4619      	mov	r1, r3
 8003444:	f7fe ff02 	bl	800224c <mWriteByte>

	// We've updated the sensor, but we also need to update our class variables
	// First update mScale:
	//mScale = mScl;
	// Then calculate a new mRes, which relies on mScale being set correctly:
	calcmRes();
 8003448:	f7fe f934 	bl	80016b4 <calcmRes>
}
 800344c:	f107 0710 	add.w	r7, r7, #16
 8003450:	46bd      	mov	sp, r7
 8003452:	bd80      	pop	{r7, pc}

08003454 <setGyroODR>:

void setGyroODR(uint8_t gRate)
{
 8003454:	b580      	push	{r7, lr}
 8003456:	b084      	sub	sp, #16
 8003458:	af00      	add	r7, sp, #0
 800345a:	4603      	mov	r3, r0
 800345c:	71fb      	strb	r3, [r7, #7]
	// Only do this if gRate is not 0 (which would disable the gyro)
	if ((gRate & 0x07) != 0)
 800345e:	79fb      	ldrb	r3, [r7, #7]
 8003460:	f003 0307 	and.w	r3, r3, #7
 8003464:	2b00      	cmp	r3, #0
 8003466:	d020      	beq.n	80034aa <setGyroODR+0x56>
	{
		// We need to preserve the other bytes in CTRL_REG1_G. So, first read it:
		uint8_t temp = xgReadByte(CTRL_REG1_G);
 8003468:	f04f 0010 	mov.w	r0, #16
 800346c:	f7fe fa40 	bl	80018f0 <xgReadByte>
 8003470:	4603      	mov	r3, r0
 8003472:	73fb      	strb	r3, [r7, #15]
		// Then mask out the gyro ODR bits:
		temp &= 0xFF^(0x7 << 5);
 8003474:	7bfb      	ldrb	r3, [r7, #15]
 8003476:	f003 031f 	and.w	r3, r3, #31
 800347a:	73fb      	strb	r3, [r7, #15]
		temp |= (gRate & 0x07) << 5;
 800347c:	79fb      	ldrb	r3, [r7, #7]
 800347e:	ea4f 1343 	mov.w	r3, r3, lsl #5
 8003482:	b2da      	uxtb	r2, r3
 8003484:	7bfb      	ldrb	r3, [r7, #15]
 8003486:	4313      	orrs	r3, r2
 8003488:	b2db      	uxtb	r3, r3
 800348a:	73fb      	strb	r3, [r7, #15]
		// Update our settings struct
		settings.gyro.sampleRate = gRate & 0x07;
 800348c:	79fb      	ldrb	r3, [r7, #7]
 800348e:	f003 0307 	and.w	r3, r3, #7
 8003492:	b2da      	uxtb	r2, r3
 8003494:	f240 038c 	movw	r3, #140	; 0x8c
 8003498:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800349c:	721a      	strb	r2, [r3, #8]
		// And write the new register value back into CTRL_REG1_G:
		xgWriteByte(CTRL_REG1_G, temp);
 800349e:	7bfb      	ldrb	r3, [r7, #15]
 80034a0:	f04f 0010 	mov.w	r0, #16
 80034a4:	4619      	mov	r1, r3
 80034a6:	f7fe fd05 	bl	8001eb4 <xgWriteByte>
	}
}
 80034aa:	f107 0710 	add.w	r7, r7, #16
 80034ae:	46bd      	mov	sp, r7
 80034b0:	bd80      	pop	{r7, pc}
 80034b2:	bf00      	nop

080034b4 <setAccelODR>:

void setAccelODR(uint8_t aRate)
{
 80034b4:	b580      	push	{r7, lr}
 80034b6:	b084      	sub	sp, #16
 80034b8:	af00      	add	r7, sp, #0
 80034ba:	4603      	mov	r3, r0
 80034bc:	71fb      	strb	r3, [r7, #7]
	// Only do this if aRate is not 0 (which would disable the accel)
	if ((aRate & 0x07) != 0)
 80034be:	79fb      	ldrb	r3, [r7, #7]
 80034c0:	f003 0307 	and.w	r3, r3, #7
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	d020      	beq.n	800350a <setAccelODR+0x56>
	{
		// We need to preserve the other bytes in CTRL_REG1_XM. So, first read it:
		uint8_t temp = xgReadByte(CTRL_REG6_XL);
 80034c8:	f04f 0020 	mov.w	r0, #32
 80034cc:	f7fe fa10 	bl	80018f0 <xgReadByte>
 80034d0:	4603      	mov	r3, r0
 80034d2:	73fb      	strb	r3, [r7, #15]
		// Then mask out the accel ODR bits:
		temp &= 0x1F;
 80034d4:	7bfb      	ldrb	r3, [r7, #15]
 80034d6:	f003 031f 	and.w	r3, r3, #31
 80034da:	73fb      	strb	r3, [r7, #15]
		// Then shift in our new ODR bits:
		temp |= ((aRate & 0x07) << 5);
 80034dc:	79fb      	ldrb	r3, [r7, #7]
 80034de:	ea4f 1343 	mov.w	r3, r3, lsl #5
 80034e2:	b2da      	uxtb	r2, r3
 80034e4:	7bfb      	ldrb	r3, [r7, #15]
 80034e6:	4313      	orrs	r3, r2
 80034e8:	b2db      	uxtb	r3, r3
 80034ea:	73fb      	strb	r3, [r7, #15]
		settings.accel.sampleRate = aRate & 0x07;
 80034ec:	79fb      	ldrb	r3, [r7, #7]
 80034ee:	f003 0307 	and.w	r3, r3, #7
 80034f2:	b2da      	uxtb	r2, r3
 80034f4:	f240 038c 	movw	r3, #140	; 0x8c
 80034f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80034fc:	761a      	strb	r2, [r3, #24]
		// And write the new register value back into CTRL_REG1_XM:
		xgWriteByte(CTRL_REG6_XL, temp);
 80034fe:	7bfb      	ldrb	r3, [r7, #15]
 8003500:	f04f 0020 	mov.w	r0, #32
 8003504:	4619      	mov	r1, r3
 8003506:	f7fe fcd5 	bl	8001eb4 <xgWriteByte>
	}
}
 800350a:	f107 0710 	add.w	r7, r7, #16
 800350e:	46bd      	mov	sp, r7
 8003510:	bd80      	pop	{r7, pc}
 8003512:	bf00      	nop

08003514 <setMagODR>:

void setMagODR(uint8_t mRate)
{
 8003514:	b580      	push	{r7, lr}
 8003516:	b084      	sub	sp, #16
 8003518:	af00      	add	r7, sp, #0
 800351a:	4603      	mov	r3, r0
 800351c:	71fb      	strb	r3, [r7, #7]
	// We need to preserve the other bytes in CTRL_REG5_XM. So, first read it:
	uint8_t temp = mReadByte(CTRL_REG1_M);
 800351e:	f04f 0020 	mov.w	r0, #32
 8003522:	f7fe f9a5 	bl	8001870 <mReadByte>
 8003526:	4603      	mov	r3, r0
 8003528:	73fb      	strb	r3, [r7, #15]
	// Then mask out the mag ODR bits:
	temp &= 0xFF^(0x7 << 2);
 800352a:	7bfb      	ldrb	r3, [r7, #15]
 800352c:	f023 031c 	bic.w	r3, r3, #28
 8003530:	73fb      	strb	r3, [r7, #15]
	// Then shift in our new ODR bits:
	temp |= ((mRate & 0x07) << 2);
 8003532:	79fb      	ldrb	r3, [r7, #7]
 8003534:	f003 0307 	and.w	r3, r3, #7
 8003538:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800353c:	b2da      	uxtb	r2, r3
 800353e:	7bfb      	ldrb	r3, [r7, #15]
 8003540:	4313      	orrs	r3, r2
 8003542:	b2db      	uxtb	r3, r3
 8003544:	73fb      	strb	r3, [r7, #15]
	settings.mag.sampleRate = mRate & 0x07;
 8003546:	79fb      	ldrb	r3, [r7, #7]
 8003548:	f003 0307 	and.w	r3, r3, #7
 800354c:	b2da      	uxtb	r2, r3
 800354e:	f240 038c 	movw	r3, #140	; 0x8c
 8003552:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003556:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
	// And write the new register value back into CTRL_REG5_XM:
	mWriteByte(CTRL_REG1_M, temp);
 800355a:	7bfb      	ldrb	r3, [r7, #15]
 800355c:	f04f 0020 	mov.w	r0, #32
 8003560:	4619      	mov	r1, r3
 8003562:	f7fe fe73 	bl	800224c <mWriteByte>
}
 8003566:	f107 0710 	add.w	r7, r7, #16
 800356a:	46bd      	mov	sp, r7
 800356c:	bd80      	pop	{r7, pc}
 800356e:	bf00      	nop

08003570 <configInt>:

void configInt(interrupt_select interupt, uint8_t generator, h_lactive activeLow, pp_od pushPull)
{
 8003570:	b580      	push	{r7, lr}
 8003572:	b084      	sub	sp, #16
 8003574:	af00      	add	r7, sp, #0
 8003576:	71f8      	strb	r0, [r7, #7]
 8003578:	71b9      	strb	r1, [r7, #6]
 800357a:	717a      	strb	r2, [r7, #5]
 800357c:	713b      	strb	r3, [r7, #4]
	// Write to INT1_CTRL or INT2_CTRL. [interupt] should already be one of
	// those two values.
	// [generator] should be an OR'd list of values from the interrupt_generators enum
	xgWriteByte(interupt, generator);
 800357e:	79fa      	ldrb	r2, [r7, #7]
 8003580:	79bb      	ldrb	r3, [r7, #6]
 8003582:	4610      	mov	r0, r2
 8003584:	4619      	mov	r1, r3
 8003586:	f7fe fc95 	bl	8001eb4 <xgWriteByte>

	// Configure CTRL_REG8
	uint8_t temp;
	temp = xgReadByte(CTRL_REG8);
 800358a:	f04f 0022 	mov.w	r0, #34	; 0x22
 800358e:	f7fe f9af 	bl	80018f0 <xgReadByte>
 8003592:	4603      	mov	r3, r0
 8003594:	73fb      	strb	r3, [r7, #15]

	if (activeLow) temp |= (1<<5);
 8003596:	797b      	ldrb	r3, [r7, #5]
 8003598:	2b00      	cmp	r3, #0
 800359a:	d004      	beq.n	80035a6 <configInt+0x36>
 800359c:	7bfb      	ldrb	r3, [r7, #15]
 800359e:	f043 0320 	orr.w	r3, r3, #32
 80035a2:	73fb      	strb	r3, [r7, #15]
 80035a4:	e003      	b.n	80035ae <configInt+0x3e>
	else temp &= ~(1<<5);
 80035a6:	7bfb      	ldrb	r3, [r7, #15]
 80035a8:	f023 0320 	bic.w	r3, r3, #32
 80035ac:	73fb      	strb	r3, [r7, #15]

	if (pushPull) temp &= ~(1<<4);
 80035ae:	793b      	ldrb	r3, [r7, #4]
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d004      	beq.n	80035be <configInt+0x4e>
 80035b4:	7bfb      	ldrb	r3, [r7, #15]
 80035b6:	f023 0310 	bic.w	r3, r3, #16
 80035ba:	73fb      	strb	r3, [r7, #15]
 80035bc:	e003      	b.n	80035c6 <configInt+0x56>
	else temp |= (1<<4);
 80035be:	7bfb      	ldrb	r3, [r7, #15]
 80035c0:	f043 0310 	orr.w	r3, r3, #16
 80035c4:	73fb      	strb	r3, [r7, #15]

	xgWriteByte(CTRL_REG8, temp);
 80035c6:	7bfb      	ldrb	r3, [r7, #15]
 80035c8:	f04f 0022 	mov.w	r0, #34	; 0x22
 80035cc:	4619      	mov	r1, r3
 80035ce:	f7fe fc71 	bl	8001eb4 <xgWriteByte>
}
 80035d2:	f107 0710 	add.w	r7, r7, #16
 80035d6:	46bd      	mov	sp, r7
 80035d8:	bd80      	pop	{r7, pc}
 80035da:	bf00      	nop

080035dc <configInactivity>:


void configInactivity(uint8_t duration, uint8_t threshold, bool sleepOn)
{
 80035dc:	b580      	push	{r7, lr}
 80035de:	b084      	sub	sp, #16
 80035e0:	af00      	add	r7, sp, #0
 80035e2:	4613      	mov	r3, r2
 80035e4:	4602      	mov	r2, r0
 80035e6:	71fa      	strb	r2, [r7, #7]
 80035e8:	460a      	mov	r2, r1
 80035ea:	71ba      	strb	r2, [r7, #6]
 80035ec:	717b      	strb	r3, [r7, #5]
	uint8_t temp = 0;
 80035ee:	f04f 0300 	mov.w	r3, #0
 80035f2:	73fb      	strb	r3, [r7, #15]

	temp = threshold & 0x7F;
 80035f4:	79bb      	ldrb	r3, [r7, #6]
 80035f6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80035fa:	73fb      	strb	r3, [r7, #15]
	if (sleepOn) temp |= (1<<7);
 80035fc:	797b      	ldrb	r3, [r7, #5]
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d003      	beq.n	800360a <configInactivity+0x2e>
 8003602:	7bfb      	ldrb	r3, [r7, #15]
 8003604:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003608:	73fb      	strb	r3, [r7, #15]
	xgWriteByte(ACT_THS, temp);
 800360a:	7bfb      	ldrb	r3, [r7, #15]
 800360c:	f04f 0004 	mov.w	r0, #4
 8003610:	4619      	mov	r1, r3
 8003612:	f7fe fc4f 	bl	8001eb4 <xgWriteByte>

	xgWriteByte(ACT_DUR, duration);
 8003616:	79fb      	ldrb	r3, [r7, #7]
 8003618:	f04f 0005 	mov.w	r0, #5
 800361c:	4619      	mov	r1, r3
 800361e:	f7fe fc49 	bl	8001eb4 <xgWriteByte>
}
 8003622:	f107 0710 	add.w	r7, r7, #16
 8003626:	46bd      	mov	sp, r7
 8003628:	bd80      	pop	{r7, pc}
 800362a:	bf00      	nop

0800362c <getInactivity>:


uint8_t getInactivity(void)
{
 800362c:	b580      	push	{r7, lr}
 800362e:	b082      	sub	sp, #8
 8003630:	af00      	add	r7, sp, #0
	uint8_t temp = xgReadByte(STATUS_REG_0);
 8003632:	f04f 0017 	mov.w	r0, #23
 8003636:	f7fe f95b 	bl	80018f0 <xgReadByte>
 800363a:	4603      	mov	r3, r0
 800363c:	71fb      	strb	r3, [r7, #7]
	temp &= (0x10);
 800363e:	79fb      	ldrb	r3, [r7, #7]
 8003640:	f003 0310 	and.w	r3, r3, #16
 8003644:	71fb      	strb	r3, [r7, #7]
	return temp;
 8003646:	79fb      	ldrb	r3, [r7, #7]
}
 8003648:	4618      	mov	r0, r3
 800364a:	f107 0708 	add.w	r7, r7, #8
 800364e:	46bd      	mov	sp, r7
 8003650:	bd80      	pop	{r7, pc}
 8003652:	bf00      	nop

08003654 <configAccelInt>:

void configAccelInt(uint8_t generator, bool andInterrupts)
{
 8003654:	b580      	push	{r7, lr}
 8003656:	b084      	sub	sp, #16
 8003658:	af00      	add	r7, sp, #0
 800365a:	4602      	mov	r2, r0
 800365c:	460b      	mov	r3, r1
 800365e:	71fa      	strb	r2, [r7, #7]
 8003660:	71bb      	strb	r3, [r7, #6]
	// Use variables from accel_interrupt_generator, OR'd together to create
	// the [generator]value.
	uint8_t temp = generator;
 8003662:	79fb      	ldrb	r3, [r7, #7]
 8003664:	73fb      	strb	r3, [r7, #15]
	if (andInterrupts) temp |= 0x80;
 8003666:	79bb      	ldrb	r3, [r7, #6]
 8003668:	2b00      	cmp	r3, #0
 800366a:	d003      	beq.n	8003674 <configAccelInt+0x20>
 800366c:	7bfb      	ldrb	r3, [r7, #15]
 800366e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003672:	73fb      	strb	r3, [r7, #15]
	xgWriteByte(INT_GEN_CFG_XL, temp);
 8003674:	7bfb      	ldrb	r3, [r7, #15]
 8003676:	f04f 0006 	mov.w	r0, #6
 800367a:	4619      	mov	r1, r3
 800367c:	f7fe fc1a 	bl	8001eb4 <xgWriteByte>
}
 8003680:	f107 0710 	add.w	r7, r7, #16
 8003684:	46bd      	mov	sp, r7
 8003686:	bd80      	pop	{r7, pc}

08003688 <configAccelThs>:

void configAccelThs(uint8_t threshold, lsm9ds1_axis axis, uint8_t duration, bool wait)
{
 8003688:	b580      	push	{r7, lr}
 800368a:	b084      	sub	sp, #16
 800368c:	af00      	add	r7, sp, #0
 800368e:	71f8      	strb	r0, [r7, #7]
 8003690:	71b9      	strb	r1, [r7, #6]
 8003692:	717a      	strb	r2, [r7, #5]
 8003694:	713b      	strb	r3, [r7, #4]
	// Write threshold value to INT_GEN_THS_?_XL.
	// axis will be 0, 1, or 2 (x, y, z respectively)
	xgWriteByte(INT_GEN_THS_X_XL + axis, threshold);
 8003696:	79bb      	ldrb	r3, [r7, #6]
 8003698:	f103 0307 	add.w	r3, r3, #7
 800369c:	b2da      	uxtb	r2, r3
 800369e:	79fb      	ldrb	r3, [r7, #7]
 80036a0:	4610      	mov	r0, r2
 80036a2:	4619      	mov	r1, r3
 80036a4:	f7fe fc06 	bl	8001eb4 <xgWriteByte>

	// Write duration and wait to INT_GEN_DUR_XL
	uint8_t temp;
	temp = (duration & 0x7F);
 80036a8:	797b      	ldrb	r3, [r7, #5]
 80036aa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80036ae:	73fb      	strb	r3, [r7, #15]
	if (wait) temp |= 0x80;
 80036b0:	793b      	ldrb	r3, [r7, #4]
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d003      	beq.n	80036be <configAccelThs+0x36>
 80036b6:	7bfb      	ldrb	r3, [r7, #15]
 80036b8:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80036bc:	73fb      	strb	r3, [r7, #15]
	xgWriteByte(INT_GEN_DUR_XL, temp);
 80036be:	7bfb      	ldrb	r3, [r7, #15]
 80036c0:	f04f 000a 	mov.w	r0, #10
 80036c4:	4619      	mov	r1, r3
 80036c6:	f7fe fbf5 	bl	8001eb4 <xgWriteByte>
}
 80036ca:	f107 0710 	add.w	r7, r7, #16
 80036ce:	46bd      	mov	sp, r7
 80036d0:	bd80      	pop	{r7, pc}
 80036d2:	bf00      	nop

080036d4 <getAccelIntSrc>:

uint8_t getAccelIntSrc(void)
{
 80036d4:	b580      	push	{r7, lr}
 80036d6:	b082      	sub	sp, #8
 80036d8:	af00      	add	r7, sp, #0
	uint8_t intSrc = xgReadByte(INT_GEN_SRC_XL);
 80036da:	f04f 0026 	mov.w	r0, #38	; 0x26
 80036de:	f7fe f907 	bl	80018f0 <xgReadByte>
 80036e2:	4603      	mov	r3, r0
 80036e4:	71fb      	strb	r3, [r7, #7]

	// Check if the IA_XL (interrupt active) bit is set
	if (intSrc & (1<<6))
 80036e6:	79fb      	ldrb	r3, [r7, #7]
 80036e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d004      	beq.n	80036fa <getAccelIntSrc+0x26>
	{
		return (intSrc & 0x3F);
 80036f0:	79fb      	ldrb	r3, [r7, #7]
 80036f2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80036f6:	b2db      	uxtb	r3, r3
 80036f8:	e001      	b.n	80036fe <getAccelIntSrc+0x2a>
	}

	return 0;
 80036fa:	f04f 0300 	mov.w	r3, #0
}
 80036fe:	4618      	mov	r0, r3
 8003700:	f107 0708 	add.w	r7, r7, #8
 8003704:	46bd      	mov	sp, r7
 8003706:	bd80      	pop	{r7, pc}

08003708 <configGyroInt>:

void configGyroInt(uint8_t generator, bool aoi, bool latch)
{
 8003708:	b580      	push	{r7, lr}
 800370a:	b084      	sub	sp, #16
 800370c:	af00      	add	r7, sp, #0
 800370e:	4613      	mov	r3, r2
 8003710:	4602      	mov	r2, r0
 8003712:	71fa      	strb	r2, [r7, #7]
 8003714:	460a      	mov	r2, r1
 8003716:	71ba      	strb	r2, [r7, #6]
 8003718:	717b      	strb	r3, [r7, #5]
	// Use variables from accel_interrupt_generator, OR'd together to create
	// the [generator]value.
	uint8_t temp = generator;
 800371a:	79fb      	ldrb	r3, [r7, #7]
 800371c:	73fb      	strb	r3, [r7, #15]
	if (aoi) temp |= 0x80;
 800371e:	79bb      	ldrb	r3, [r7, #6]
 8003720:	2b00      	cmp	r3, #0
 8003722:	d003      	beq.n	800372c <configGyroInt+0x24>
 8003724:	7bfb      	ldrb	r3, [r7, #15]
 8003726:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800372a:	73fb      	strb	r3, [r7, #15]
	if (latch) temp |= 0x40;
 800372c:	797b      	ldrb	r3, [r7, #5]
 800372e:	2b00      	cmp	r3, #0
 8003730:	d003      	beq.n	800373a <configGyroInt+0x32>
 8003732:	7bfb      	ldrb	r3, [r7, #15]
 8003734:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003738:	73fb      	strb	r3, [r7, #15]
	xgWriteByte(INT_GEN_CFG_G, temp);
 800373a:	7bfb      	ldrb	r3, [r7, #15]
 800373c:	f04f 0030 	mov.w	r0, #48	; 0x30
 8003740:	4619      	mov	r1, r3
 8003742:	f7fe fbb7 	bl	8001eb4 <xgWriteByte>
}
 8003746:	f107 0710 	add.w	r7, r7, #16
 800374a:	46bd      	mov	sp, r7
 800374c:	bd80      	pop	{r7, pc}
 800374e:	bf00      	nop

08003750 <configGyroThs>:


void configGyroThs(int16_t threshold, lsm9ds1_axis axis, uint8_t duration, bool wait)
{
 8003750:	b580      	push	{r7, lr}
 8003752:	b084      	sub	sp, #16
 8003754:	af00      	add	r7, sp, #0
 8003756:	80f8      	strh	r0, [r7, #6]
 8003758:	7179      	strb	r1, [r7, #5]
 800375a:	713a      	strb	r2, [r7, #4]
 800375c:	70fb      	strb	r3, [r7, #3]
	uint8_t buffer[2];
	buffer[0] = (threshold & 0x7F00) >> 8;
 800375e:	88fb      	ldrh	r3, [r7, #6]
 8003760:	f403 43fe 	and.w	r3, r3, #32512	; 0x7f00
 8003764:	ea4f 2323 	mov.w	r3, r3, asr #8
 8003768:	b2db      	uxtb	r3, r3
 800376a:	733b      	strb	r3, [r7, #12]
	buffer[1] = (threshold & 0x00FF);
 800376c:	88fb      	ldrh	r3, [r7, #6]
 800376e:	b2db      	uxtb	r3, r3
 8003770:	737b      	strb	r3, [r7, #13]
	// Write threshold value to INT_GEN_THS_?H_G and  INT_GEN_THS_?L_G.
	// axis will be 0, 1, or 2 (x, y, z respectively)
	xgWriteByte(INT_GEN_THS_XH_G + (axis * 2), buffer[0]);
 8003772:	797b      	ldrb	r3, [r7, #5]
 8003774:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8003778:	b2db      	uxtb	r3, r3
 800377a:	f103 0331 	add.w	r3, r3, #49	; 0x31
 800377e:	b2da      	uxtb	r2, r3
 8003780:	7b3b      	ldrb	r3, [r7, #12]
 8003782:	4610      	mov	r0, r2
 8003784:	4619      	mov	r1, r3
 8003786:	f7fe fb95 	bl	8001eb4 <xgWriteByte>
	xgWriteByte(INT_GEN_THS_XH_G + 1 + (axis * 2), buffer[1]);
 800378a:	797b      	ldrb	r3, [r7, #5]
 800378c:	f103 0319 	add.w	r3, r3, #25
 8003790:	b2db      	uxtb	r3, r3
 8003792:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8003796:	b2da      	uxtb	r2, r3
 8003798:	7b7b      	ldrb	r3, [r7, #13]
 800379a:	4610      	mov	r0, r2
 800379c:	4619      	mov	r1, r3
 800379e:	f7fe fb89 	bl	8001eb4 <xgWriteByte>

	// Write duration and wait to INT_GEN_DUR_XL
	uint8_t temp;
	temp = (duration & 0x7F);
 80037a2:	793b      	ldrb	r3, [r7, #4]
 80037a4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80037a8:	73fb      	strb	r3, [r7, #15]
	if (wait) temp |= 0x80;
 80037aa:	78fb      	ldrb	r3, [r7, #3]
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d003      	beq.n	80037b8 <configGyroThs+0x68>
 80037b0:	7bfb      	ldrb	r3, [r7, #15]
 80037b2:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80037b6:	73fb      	strb	r3, [r7, #15]
	xgWriteByte(INT_GEN_DUR_G, temp);
 80037b8:	7bfb      	ldrb	r3, [r7, #15]
 80037ba:	f04f 0037 	mov.w	r0, #55	; 0x37
 80037be:	4619      	mov	r1, r3
 80037c0:	f7fe fb78 	bl	8001eb4 <xgWriteByte>
}
 80037c4:	f107 0710 	add.w	r7, r7, #16
 80037c8:	46bd      	mov	sp, r7
 80037ca:	bd80      	pop	{r7, pc}

080037cc <getGyroIntSrc>:


uint8_t getGyroIntSrc()
{
 80037cc:	b580      	push	{r7, lr}
 80037ce:	b082      	sub	sp, #8
 80037d0:	af00      	add	r7, sp, #0
	uint8_t intSrc = xgReadByte(INT_GEN_SRC_G);
 80037d2:	f04f 0014 	mov.w	r0, #20
 80037d6:	f7fe f88b 	bl	80018f0 <xgReadByte>
 80037da:	4603      	mov	r3, r0
 80037dc:	71fb      	strb	r3, [r7, #7]

	// Check if the IA_G (interrupt active) bit is set
	if (intSrc & (1<<6))
 80037de:	79fb      	ldrb	r3, [r7, #7]
 80037e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d004      	beq.n	80037f2 <getGyroIntSrc+0x26>
	{
		return (intSrc & 0x3F);
 80037e8:	79fb      	ldrb	r3, [r7, #7]
 80037ea:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80037ee:	b2db      	uxtb	r3, r3
 80037f0:	e001      	b.n	80037f6 <getGyroIntSrc+0x2a>
	}

	return 0;
 80037f2:	f04f 0300 	mov.w	r3, #0
}
 80037f6:	4618      	mov	r0, r3
 80037f8:	f107 0708 	add.w	r7, r7, #8
 80037fc:	46bd      	mov	sp, r7
 80037fe:	bd80      	pop	{r7, pc}

08003800 <configMagInt>:


void configMagInt(uint8_t generator, h_lactive activeLow, bool latch)
{
 8003800:	b580      	push	{r7, lr}
 8003802:	b084      	sub	sp, #16
 8003804:	af00      	add	r7, sp, #0
 8003806:	4613      	mov	r3, r2
 8003808:	4602      	mov	r2, r0
 800380a:	71fa      	strb	r2, [r7, #7]
 800380c:	460a      	mov	r2, r1
 800380e:	71ba      	strb	r2, [r7, #6]
 8003810:	717b      	strb	r3, [r7, #5]
	// Mask out non-generator bits (0-4)
	uint8_t config = (generator & 0xE0);
 8003812:	79fb      	ldrb	r3, [r7, #7]
 8003814:	f023 031f 	bic.w	r3, r3, #31
 8003818:	73fb      	strb	r3, [r7, #15]
	// IEA bit is 0 for active-low, 1 for active-high.
	if (activeLow == INT_ACTIVE_HIGH) config |= (1<<2);
 800381a:	79bb      	ldrb	r3, [r7, #6]
 800381c:	2b00      	cmp	r3, #0
 800381e:	d103      	bne.n	8003828 <configMagInt+0x28>
 8003820:	7bfb      	ldrb	r3, [r7, #15]
 8003822:	f043 0304 	orr.w	r3, r3, #4
 8003826:	73fb      	strb	r3, [r7, #15]
	// IEL bit is 0 for latched, 1 for not-latched
	if (!latch) config |= (1<<1);
 8003828:	797b      	ldrb	r3, [r7, #5]
 800382a:	2b00      	cmp	r3, #0
 800382c:	d103      	bne.n	8003836 <configMagInt+0x36>
 800382e:	7bfb      	ldrb	r3, [r7, #15]
 8003830:	f043 0302 	orr.w	r3, r3, #2
 8003834:	73fb      	strb	r3, [r7, #15]
	// As long as we have at least 1 generator, enable the interrupt
	if (generator != 0) config |= (1<<0);
 8003836:	79fb      	ldrb	r3, [r7, #7]
 8003838:	2b00      	cmp	r3, #0
 800383a:	d003      	beq.n	8003844 <configMagInt+0x44>
 800383c:	7bfb      	ldrb	r3, [r7, #15]
 800383e:	f043 0301 	orr.w	r3, r3, #1
 8003842:	73fb      	strb	r3, [r7, #15]

	mWriteByte(INT_CFG_M, config);
 8003844:	7bfb      	ldrb	r3, [r7, #15]
 8003846:	f04f 0030 	mov.w	r0, #48	; 0x30
 800384a:	4619      	mov	r1, r3
 800384c:	f7fe fcfe 	bl	800224c <mWriteByte>
}
 8003850:	f107 0710 	add.w	r7, r7, #16
 8003854:	46bd      	mov	sp, r7
 8003856:	bd80      	pop	{r7, pc}

08003858 <configMagThs>:


void configMagThs(uint16_t threshold)
{
 8003858:	b580      	push	{r7, lr}
 800385a:	b082      	sub	sp, #8
 800385c:	af00      	add	r7, sp, #0
 800385e:	4603      	mov	r3, r0
 8003860:	80fb      	strh	r3, [r7, #6]
	// Write high eight bits of [threshold] to INT_THS_H_M
	mWriteByte(INT_THS_H_M, (uint8_t)((threshold & 0x7F00) >> 8));
 8003862:	88fb      	ldrh	r3, [r7, #6]
 8003864:	f403 43fe 	and.w	r3, r3, #32512	; 0x7f00
 8003868:	ea4f 2323 	mov.w	r3, r3, asr #8
 800386c:	b2db      	uxtb	r3, r3
 800386e:	f04f 0033 	mov.w	r0, #51	; 0x33
 8003872:	4619      	mov	r1, r3
 8003874:	f7fe fcea 	bl	800224c <mWriteByte>
	// Write low eight bits of [threshold] to INT_THS_L_M
	mWriteByte(INT_THS_L_M, (uint8_t)(threshold & 0x00FF));
 8003878:	88fb      	ldrh	r3, [r7, #6]
 800387a:	b2db      	uxtb	r3, r3
 800387c:	f04f 0032 	mov.w	r0, #50	; 0x32
 8003880:	4619      	mov	r1, r3
 8003882:	f7fe fce3 	bl	800224c <mWriteByte>
}
 8003886:	f107 0708 	add.w	r7, r7, #8
 800388a:	46bd      	mov	sp, r7
 800388c:	bd80      	pop	{r7, pc}
 800388e:	bf00      	nop

08003890 <getMagIntSrc>:

uint8_t getMagIntSrc(void)
{
 8003890:	b580      	push	{r7, lr}
 8003892:	b082      	sub	sp, #8
 8003894:	af00      	add	r7, sp, #0
	uint8_t intSrc = mReadByte(INT_SRC_M);
 8003896:	f04f 0030 	mov.w	r0, #48	; 0x30
 800389a:	f7fd ffe9 	bl	8001870 <mReadByte>
 800389e:	4603      	mov	r3, r0
 80038a0:	71fb      	strb	r3, [r7, #7]

	// Check if the INT (interrupt active) bit is set
	if (intSrc & (1<<0))
 80038a2:	79fb      	ldrb	r3, [r7, #7]
 80038a4:	f003 0301 	and.w	r3, r3, #1
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d004      	beq.n	80038b6 <getMagIntSrc+0x26>
	{
		return (intSrc & 0xFE);
 80038ac:	79fb      	ldrb	r3, [r7, #7]
 80038ae:	f023 0301 	bic.w	r3, r3, #1
 80038b2:	b2db      	uxtb	r3, r3
 80038b4:	e001      	b.n	80038ba <getMagIntSrc+0x2a>
	}

	return 0;
 80038b6:	f04f 0300 	mov.w	r3, #0
}
 80038ba:	4618      	mov	r0, r3
 80038bc:	f107 0708 	add.w	r7, r7, #8
 80038c0:	46bd      	mov	sp, r7
 80038c2:	bd80      	pop	{r7, pc}

080038c4 <sleepGyro>:

void sleepGyro(bool enable)
{
 80038c4:	b580      	push	{r7, lr}
 80038c6:	b084      	sub	sp, #16
 80038c8:	af00      	add	r7, sp, #0
 80038ca:	4603      	mov	r3, r0
 80038cc:	71fb      	strb	r3, [r7, #7]
	uint8_t temp = xgReadByte(CTRL_REG9);
 80038ce:	f04f 0023 	mov.w	r0, #35	; 0x23
 80038d2:	f7fe f80d 	bl	80018f0 <xgReadByte>
 80038d6:	4603      	mov	r3, r0
 80038d8:	73fb      	strb	r3, [r7, #15]
	if (enable) temp |= (1<<6);
 80038da:	79fb      	ldrb	r3, [r7, #7]
 80038dc:	2b00      	cmp	r3, #0
 80038de:	d004      	beq.n	80038ea <sleepGyro+0x26>
 80038e0:	7bfb      	ldrb	r3, [r7, #15]
 80038e2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80038e6:	73fb      	strb	r3, [r7, #15]
 80038e8:	e003      	b.n	80038f2 <sleepGyro+0x2e>
	else temp &= ~(1<<6);
 80038ea:	7bfb      	ldrb	r3, [r7, #15]
 80038ec:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80038f0:	73fb      	strb	r3, [r7, #15]
	xgWriteByte(CTRL_REG9, temp);
 80038f2:	7bfb      	ldrb	r3, [r7, #15]
 80038f4:	f04f 0023 	mov.w	r0, #35	; 0x23
 80038f8:	4619      	mov	r1, r3
 80038fa:	f7fe fadb 	bl	8001eb4 <xgWriteByte>
}
 80038fe:	f107 0710 	add.w	r7, r7, #16
 8003902:	46bd      	mov	sp, r7
 8003904:	bd80      	pop	{r7, pc}
 8003906:	bf00      	nop

08003908 <getFIFOSamples>:


uint8_t getFIFOSamples(void)
{
 8003908:	b580      	push	{r7, lr}
 800390a:	af00      	add	r7, sp, #0
	return (xgReadByte(FIFO_SRC) & 0x3F);
 800390c:	f04f 002f 	mov.w	r0, #47	; 0x2f
 8003910:	f7fd ffee 	bl	80018f0 <xgReadByte>
 8003914:	4603      	mov	r3, r0
 8003916:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800391a:	b2db      	uxtb	r3, r3
}
 800391c:	4618      	mov	r0, r3
 800391e:	bd80      	pop	{r7, pc}

08003920 <mReadBytes>:


void mReadBytes(uint8_t subAddress, uint8_t * dest, uint8_t count)
{
 8003920:	b580      	push	{r7, lr}
 8003922:	b082      	sub	sp, #8
 8003924:	af00      	add	r7, sp, #0
 8003926:	6039      	str	r1, [r7, #0]
 8003928:	4613      	mov	r3, r2
 800392a:	4602      	mov	r2, r0
 800392c:	71fa      	strb	r2, [r7, #7]
 800392e:	71bb      	strb	r3, [r7, #6]
	// Whether we're using I2C or SPI, read multiple bytes using the
	// accelerometer-specific I2C address or SPI CS pin.
	if (settings.device.commInterface == IMU_MODE_I2C)
 8003930:	f240 038c 	movw	r3, #140	; 0x8c
 8003934:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003938:	781b      	ldrb	r3, [r3, #0]
 800393a:	2b01      	cmp	r3, #1
 800393c:	d10c      	bne.n	8003958 <mReadBytes+0x38>
		I2CreadBytes(_mAddress, subAddress, dest, count);
 800393e:	f240 5330 	movw	r3, #1328	; 0x530
 8003942:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003946:	7819      	ldrb	r1, [r3, #0]
 8003948:	79fa      	ldrb	r2, [r7, #7]
 800394a:	79bb      	ldrb	r3, [r7, #6]
 800394c:	4608      	mov	r0, r1
 800394e:	4611      	mov	r1, r2
 8003950:	683a      	ldr	r2, [r7, #0]
 8003952:	f7fe f833 	bl	80019bc <I2CreadBytes>
 8003956:	e012      	b.n	800397e <mReadBytes+0x5e>
	else if (settings.device.commInterface == IMU_MODE_SPI)
 8003958:	f240 038c 	movw	r3, #140	; 0x8c
 800395c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003960:	781b      	ldrb	r3, [r3, #0]
 8003962:	2b00      	cmp	r3, #0
 8003964:	d10b      	bne.n	800397e <mReadBytes+0x5e>
		SPIreadBytes(_mAddress, subAddress, dest, count);
 8003966:	f240 5330 	movw	r3, #1328	; 0x530
 800396a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800396e:	7819      	ldrb	r1, [r3, #0]
 8003970:	79fa      	ldrb	r2, [r7, #7]
 8003972:	79bb      	ldrb	r3, [r7, #6]
 8003974:	4608      	mov	r0, r1
 8003976:	4611      	mov	r1, r2
 8003978:	683a      	ldr	r2, [r7, #0]
 800397a:	f7fe f9bb 	bl	8001cf4 <SPIreadBytes>
}
 800397e:	f107 0708 	add.w	r7, r7, #8
 8003982:	46bd      	mov	sp, r7
 8003984:	bd80      	pop	{r7, pc}
 8003986:	bf00      	nop

08003988 <myDelay>:

void myDelay(volatile unsigned int delay)
{
 8003988:	b480      	push	{r7}
 800398a:	b085      	sub	sp, #20
 800398c:	af00      	add	r7, sp, #0
 800398e:	6078      	str	r0, [r7, #4]
	volatile unsigned int i = 0;
 8003990:	f04f 0300 	mov.w	r3, #0
 8003994:	60fb      	str	r3, [r7, #12]

	for(i = 0; i < delay; i++)
 8003996:	f04f 0300 	mov.w	r3, #0
 800399a:	60fb      	str	r3, [r7, #12]
 800399c:	e003      	b.n	80039a6 <myDelay+0x1e>
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	f103 0301 	add.w	r3, r3, #1
 80039a4:	60fb      	str	r3, [r7, #12]
 80039a6:	68fa      	ldr	r2, [r7, #12]
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	429a      	cmp	r2, r3
 80039ac:	d3f7      	bcc.n	800399e <myDelay+0x16>
	{
		;
	}
}
 80039ae:	f107 0714 	add.w	r7, r7, #20
 80039b2:	46bd      	mov	sp, r7
 80039b4:	bc80      	pop	{r7}
 80039b6:	4770      	bx	lr

080039b8 <main>:
void initLSM9DS1(void);

int accelMeasurementsNum;

int main(void)
{
 80039b8:	b580      	push	{r7, lr}
 80039ba:	f5ad 7d16 	sub.w	sp, sp, #600	; 0x258
 80039be:	af00      	add	r7, sp, #0
//	status_t status;		// Declaration of return variable for DAVE3 APIs (toggle comment if required)


	DAVE_Init();			// Initialization of DAVE Apps
 80039c0:	f003 fbdc 	bl	800717c <DAVE_Init>

	initLSM9DS1();
 80039c4:	f000 f840 	bl	8003a48 <initLSM9DS1>
	calibrate(TRUE);
 80039c8:	f04f 0001 	mov.w	r0, #1
 80039cc:	f7ff f828 	bl	8002a20 <calibrate>

	accel pomiary[100];

	//initBluetooth();
	accelMeasurementsNum = 0;
 80039d0:	f240 6344 	movw	r3, #1604	; 0x644
 80039d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80039d8:	f04f 0200 	mov.w	r2, #0
 80039dc:	601a      	str	r2, [r3, #0]

	while(1)
	{
		if(	accelMeasurementsNum > 99)
 80039de:	f240 6344 	movw	r3, #1604	; 0x644
 80039e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	2b63      	cmp	r3, #99	; 0x63
 80039ea:	dd06      	ble.n	80039fa <main+0x42>
		{
			accelMeasurementsNum = 0;
 80039ec:	f240 6344 	movw	r3, #1604	; 0x644
 80039f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80039f4:	f04f 0200 	mov.w	r2, #0
 80039f8:	601a      	str	r2, [r3, #0]
		}

		/*if(initStatus)
		{*/
		readAccel1v1(pomiary);
 80039fa:	463b      	mov	r3, r7
 80039fc:	4618      	mov	r0, r3
 80039fe:	f7fe fe45 	bl	800268c <readAccel1v1>
		/*}*/

		//manageConnection();
	}
 8003a02:	e7ec      	b.n	80039de <main+0x26>

08003a04 <initBluetooth>:
	return 0;
}

void initBluetooth(void)
{
 8003a04:	b580      	push	{r7, lr}
 8003a06:	b082      	sub	sp, #8
 8003a08:	af02      	add	r7, sp, #8
	initVariables();
 8003a0a:	f7fc fc5d 	bl	80002c8 <initVariables>
	initCommandsAndAnswers();
 8003a0e:	f7fc fec9 	bl	80007a4 <initCommandsAndAnswers>
	initFlowControl();
 8003a12:	f7fc fecf 	bl	80007b4 <initFlowControl>

	makeTimer(500, SYSTM001_PERIODIC, timerHandler, NULL, &Status, &TimerId);
 8003a16:	f240 03c4 	movw	r3, #196	; 0xc4
 8003a1a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003a1e:	9300      	str	r3, [sp, #0]
 8003a20:	f240 53fc 	movw	r3, #1532	; 0x5fc
 8003a24:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003a28:	9301      	str	r3, [sp, #4]
 8003a2a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8003a2e:	f04f 0101 	mov.w	r1, #1
 8003a32:	f240 32ed 	movw	r2, #1005	; 0x3ed
 8003a36:	f6c0 0200 	movt	r2, #2048	; 0x800
 8003a3a:	f04f 0300 	mov.w	r3, #0
 8003a3e:	f000 f82f 	bl	8003aa0 <makeTimer>
}
 8003a42:	46bd      	mov	sp, r7
 8003a44:	bd80      	pop	{r7, pc}
 8003a46:	bf00      	nop

08003a48 <initLSM9DS1>:

void initLSM9DS1(void)
{
 8003a48:	b580      	push	{r7, lr}
 8003a4a:	b082      	sub	sp, #8
 8003a4c:	af00      	add	r7, sp, #0
	init(IMU_MODE_I2C, LSM9DS1_AG_ADDR(1), LSM9DS1_M_ADDR(1));
 8003a4e:	f04f 0001 	mov.w	r0, #1
 8003a52:	f04f 016b 	mov.w	r1, #107	; 0x6b
 8003a56:	f04f 021e 	mov.w	r2, #30
 8003a5a:	f7fd fbcf 	bl	80011fc <init>

	settings.device.commInterface = IMU_MODE_I2C;
 8003a5e:	f240 038c 	movw	r3, #140	; 0x8c
 8003a62:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003a66:	f04f 0201 	mov.w	r2, #1
 8003a6a:	701a      	strb	r2, [r3, #0]
	settings.device.mAddress = LSM9DS1_M;
 8003a6c:	f240 038c 	movw	r3, #140	; 0x8c
 8003a70:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003a74:	f04f 021e 	mov.w	r2, #30
 8003a78:	709a      	strb	r2, [r3, #2]
	settings.device.agAddress = LSM9DS1_AG;
 8003a7a:	f240 038c 	movw	r3, #140	; 0x8c
 8003a7e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003a82:	f04f 026b 	mov.w	r2, #107	; 0x6b
 8003a86:	705a      	strb	r2, [r3, #1]

	if(!begin())
 8003a88:	f7fd fd16 	bl	80014b8 <begin>
 8003a8c:	4603      	mov	r3, r0
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d102      	bne.n	8003a98 <initLSM9DS1+0x50>
	{
		int k = 0;
 8003a92:	f04f 0300 	mov.w	r3, #0
 8003a96:	607b      	str	r3, [r7, #4]
	}
}
 8003a98:	f107 0708 	add.w	r7, r7, #8
 8003a9c:	46bd      	mov	sp, r7
 8003a9e:	bd80      	pop	{r7, pc}

08003aa0 <makeTimer>:
#include "timerFunctions.h"



void makeTimer(uint32_t period, SYSTM001_TimerType TimerType, SYSTM001_TimerCallBackPtr TimerCallBack, void *pCallBackArgPtr, uint32_t *status, handle_t *timerID)
{
 8003aa0:	b580      	push	{r7, lr}
 8003aa2:	b084      	sub	sp, #16
 8003aa4:	af00      	add	r7, sp, #0
 8003aa6:	60f8      	str	r0, [r7, #12]
 8003aa8:	607a      	str	r2, [r7, #4]
 8003aaa:	603b      	str	r3, [r7, #0]
 8003aac:	460b      	mov	r3, r1
 8003aae:	72fb      	strb	r3, [r7, #11]
	*timerID = SYSTM001_CreateTimer(period,TimerType,TimerCallBack,NULL);
 8003ab0:	7afb      	ldrb	r3, [r7, #11]
 8003ab2:	68f8      	ldr	r0, [r7, #12]
 8003ab4:	4619      	mov	r1, r3
 8003ab6:	687a      	ldr	r2, [r7, #4]
 8003ab8:	f04f 0300 	mov.w	r3, #0
 8003abc:	f002 fa82 	bl	8005fc4 <SYSTM001_CreateTimer>
 8003ac0:	4602      	mov	r2, r0
 8003ac2:	69fb      	ldr	r3, [r7, #28]
 8003ac4:	601a      	str	r2, [r3, #0]

	if(*timerID != 0)
 8003ac6:	69fb      	ldr	r3, [r7, #28]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d007      	beq.n	8003ade <makeTimer+0x3e>
	{
		*status = SYSTM001_StartTimer(*timerID);
 8003ace:	69fb      	ldr	r3, [r7, #28]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	4618      	mov	r0, r3
 8003ad4:	f002 fb46 	bl	8006164 <SYSTM001_StartTimer>
 8003ad8:	4602      	mov	r2, r0
 8003ada:	69bb      	ldr	r3, [r7, #24]
 8003adc:	601a      	str	r2, [r3, #0]
	}
}
 8003ade:	f107 0710 	add.w	r7, r7, #16
 8003ae2:	46bd      	mov	sp, r7
 8003ae4:	bd80      	pop	{r7, pc}
 8003ae6:	bf00      	nop

08003ae8 <removeTimer>:


void removeTimer(uint32_t *status, handle_t *timerID)
{
 8003ae8:	b580      	push	{r7, lr}
 8003aea:	b082      	sub	sp, #8
 8003aec:	af00      	add	r7, sp, #0
 8003aee:	6078      	str	r0, [r7, #4]
 8003af0:	6039      	str	r1, [r7, #0]
	if(*timerID != 0)
 8003af2:	683b      	ldr	r3, [r7, #0]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d014      	beq.n	8003b24 <removeTimer+0x3c>
	{
		*status = SYSTM001_StopTimer(*timerID);
 8003afa:	683b      	ldr	r3, [r7, #0]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	4618      	mov	r0, r3
 8003b00:	f002 fb8a 	bl	8006218 <SYSTM001_StopTimer>
 8003b04:	4602      	mov	r2, r0
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	601a      	str	r2, [r3, #0]

		if(*status == DAVEApp_SUCCESS)
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d108      	bne.n	8003b24 <removeTimer+0x3c>
		{
			SYSTM001_DeleteTimer(*timerID);
 8003b12:	683b      	ldr	r3, [r7, #0]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	4618      	mov	r0, r3
 8003b18:	f002 fbc6 	bl	80062a8 <SYSTM001_DeleteTimer>
			*timerID = 0;
 8003b1c:	683b      	ldr	r3, [r7, #0]
 8003b1e:	f04f 0200 	mov.w	r2, #0
 8003b22:	601a      	str	r2, [r3, #0]
		}
	}
}
 8003b24:	f107 0708 	add.w	r7, r7, #8
 8003b28:	46bd      	mov	sp, r7
 8003b2a:	bd80      	pop	{r7, pc}

08003b2c <timerHandlerI2CreadByte>:
uint8_t dataWrite = 0;

uint16_t accelerationXYZ[6] = {0, 0, 0, 0, 0, 0};

void timerHandlerI2CreadByte(void *T)
{
 8003b2c:	b580      	push	{r7, lr}
 8003b2e:	b088      	sub	sp, #32
 8003b30:	af00      	add	r7, sp, #0
 8003b32:	6078      	str	r0, [r7, #4]
 8003b34:	e000      	b.n	8003b38 <timerHandlerI2CreadByte+0xc>
	}
	else if(6 == indexI2CreadByte)
	{
		break;
	}
}
 8003b36:	bf00      	nop

	uint8_t data; // `data` will store the register data

	//wyslanie warunku startowego
	while(1){
	if(0 == indexI2CreadByte)
 8003b38:	f240 0324 	movw	r3, #36	; 0x24
 8003b3c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d125      	bne.n	8003b92 <timerHandlerI2CreadByte+0x66>
	{
		I2C001_DataType data1;
		data1.Data1.TDF_Type = I2C_TDF_MStart;
 8003b46:	f04f 0304 	mov.w	r3, #4
 8003b4a:	777b      	strb	r3, [r7, #29]
		data1.Data1.Data = ((addressTimer<<1) | I2C_WRITE);
 8003b4c:	f240 0328 	movw	r3, #40	; 0x28
 8003b50:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003b54:	781b      	ldrb	r3, [r3, #0]
 8003b56:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8003b5a:	b2db      	uxtb	r3, r3
 8003b5c:	773b      	strb	r3, [r7, #28]
		while(!I2C001_WriteData(&I2C001_Handle0,&data1));
 8003b5e:	bf00      	nop
 8003b60:	f107 031c 	add.w	r3, r7, #28
 8003b64:	f249 30a4 	movw	r0, #37796	; 0x93a4
 8003b68:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003b6c:	4619      	mov	r1, r3
 8003b6e:	f003 fa01 	bl	8006f74 <I2C001_WriteData>
 8003b72:	4603      	mov	r3, r0
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d0f3      	beq.n	8003b60 <timerHandlerI2CreadByte+0x34>
		indexI2CreadByte++;
 8003b78:	f240 0324 	movw	r3, #36	; 0x24
 8003b7c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	f103 0201 	add.w	r2, r3, #1
 8003b86:	f240 0324 	movw	r3, #36	; 0x24
 8003b8a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003b8e:	601a      	str	r2, [r3, #0]
	}
	else if(6 == indexI2CreadByte)
	{
		break;
	}
}
 8003b90:	e7d1      	b.n	8003b36 <timerHandlerI2CreadByte+0xa>
		data1.Data1.TDF_Type = I2C_TDF_MStart;
		data1.Data1.Data = ((addressTimer<<1) | I2C_WRITE);
		while(!I2C001_WriteData(&I2C001_Handle0,&data1));
		indexI2CreadByte++;
	}
	else if(1 == indexI2CreadByte)
 8003b92:	f240 0324 	movw	r3, #36	; 0x24
 8003b96:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	2b01      	cmp	r3, #1
 8003b9e:	d122      	bne.n	8003be6 <timerHandlerI2CreadByte+0xba>
	{
		I2C001_DataType data3;
		data3.Data1.TDF_Type = I2C_TDF_MTxData;
 8003ba0:	f04f 0300 	mov.w	r3, #0
 8003ba4:	767b      	strb	r3, [r7, #25]
		data3.Data1.Data = subAddressTimer;
 8003ba6:	f240 0329 	movw	r3, #41	; 0x29
 8003baa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003bae:	781b      	ldrb	r3, [r3, #0]
 8003bb0:	763b      	strb	r3, [r7, #24]
		while(!I2C001_WriteData(&I2C001_Handle0,&data3));
 8003bb2:	bf00      	nop
 8003bb4:	f107 0318 	add.w	r3, r7, #24
 8003bb8:	f249 30a4 	movw	r0, #37796	; 0x93a4
 8003bbc:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003bc0:	4619      	mov	r1, r3
 8003bc2:	f003 f9d7 	bl	8006f74 <I2C001_WriteData>
 8003bc6:	4603      	mov	r3, r0
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	d0f3      	beq.n	8003bb4 <timerHandlerI2CreadByte+0x88>
		indexI2CreadByte++;
 8003bcc:	f240 0324 	movw	r3, #36	; 0x24
 8003bd0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	f103 0201 	add.w	r2, r3, #1
 8003bda:	f240 0324 	movw	r3, #36	; 0x24
 8003bde:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003be2:	601a      	str	r2, [r3, #0]
	}
	else if(6 == indexI2CreadByte)
	{
		break;
	}
}
 8003be4:	e7a7      	b.n	8003b36 <timerHandlerI2CreadByte+0xa>
		data3.Data1.TDF_Type = I2C_TDF_MTxData;
		data3.Data1.Data = subAddressTimer;
		while(!I2C001_WriteData(&I2C001_Handle0,&data3));
		indexI2CreadByte++;
	}
	else if(2 == indexI2CreadByte)
 8003be6:	f240 0324 	movw	r3, #36	; 0x24
 8003bea:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	2b02      	cmp	r3, #2
 8003bf2:	d128      	bne.n	8003c46 <timerHandlerI2CreadByte+0x11a>
	{
		I2C001_DataType data5;
		data5.Data1.TDF_Type = I2C_TDF_MRStart;
 8003bf4:	f04f 0305 	mov.w	r3, #5
 8003bf8:	757b      	strb	r3, [r7, #21]
		data5.Data1.Data = ((addressTimer<<1) | I2C_READ);
 8003bfa:	f240 0328 	movw	r3, #40	; 0x28
 8003bfe:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003c02:	781b      	ldrb	r3, [r3, #0]
 8003c04:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8003c08:	b2db      	uxtb	r3, r3
 8003c0a:	f043 0301 	orr.w	r3, r3, #1
 8003c0e:	b2db      	uxtb	r3, r3
 8003c10:	753b      	strb	r3, [r7, #20]
		while(!I2C001_WriteData(&I2C001_Handle0,&data5));
 8003c12:	bf00      	nop
 8003c14:	f107 0314 	add.w	r3, r7, #20
 8003c18:	f249 30a4 	movw	r0, #37796	; 0x93a4
 8003c1c:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003c20:	4619      	mov	r1, r3
 8003c22:	f003 f9a7 	bl	8006f74 <I2C001_WriteData>
 8003c26:	4603      	mov	r3, r0
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d0f3      	beq.n	8003c14 <timerHandlerI2CreadByte+0xe8>
		indexI2CreadByte++;
 8003c2c:	f240 0324 	movw	r3, #36	; 0x24
 8003c30:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	f103 0201 	add.w	r2, r3, #1
 8003c3a:	f240 0324 	movw	r3, #36	; 0x24
 8003c3e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003c42:	601a      	str	r2, [r3, #0]
	}
	else if(6 == indexI2CreadByte)
	{
		break;
	}
}
 8003c44:	e777      	b.n	8003b36 <timerHandlerI2CreadByte+0xa>
		data5.Data1.TDF_Type = I2C_TDF_MRStart;
		data5.Data1.Data = ((addressTimer<<1) | I2C_READ);
		while(!I2C001_WriteData(&I2C001_Handle0,&data5));
		indexI2CreadByte++;
	}
	else if(3 == indexI2CreadByte)
 8003c46:	f240 0324 	movw	r3, #36	; 0x24
 8003c4a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	2b03      	cmp	r3, #3
 8003c52:	d11f      	bne.n	8003c94 <timerHandlerI2CreadByte+0x168>
	{
		I2C001_DataType data6;
		data6.Data1.TDF_Type = I2C_TDF_MRxAck1;
 8003c54:	f04f 0303 	mov.w	r3, #3
 8003c58:	747b      	strb	r3, [r7, #17]
		data6.Data1.Data = ubyteFF;
 8003c5a:	f04f 03ff 	mov.w	r3, #255	; 0xff
 8003c5e:	743b      	strb	r3, [r7, #16]
		while(!I2C001_WriteData(&I2C001_Handle0,&data6));
 8003c60:	bf00      	nop
 8003c62:	f107 0310 	add.w	r3, r7, #16
 8003c66:	f249 30a4 	movw	r0, #37796	; 0x93a4
 8003c6a:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003c6e:	4619      	mov	r1, r3
 8003c70:	f003 f980 	bl	8006f74 <I2C001_WriteData>
 8003c74:	4603      	mov	r3, r0
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d0f3      	beq.n	8003c62 <timerHandlerI2CreadByte+0x136>
		indexI2CreadByte++;
 8003c7a:	f240 0324 	movw	r3, #36	; 0x24
 8003c7e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	f103 0201 	add.w	r2, r3, #1
 8003c88:	f240 0324 	movw	r3, #36	; 0x24
 8003c8c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003c90:	601a      	str	r2, [r3, #0]
	}
	else if(6 == indexI2CreadByte)
	{
		break;
	}
}
 8003c92:	e750      	b.n	8003b36 <timerHandlerI2CreadByte+0xa>
		data6.Data1.TDF_Type = I2C_TDF_MRxAck1;
		data6.Data1.Data = ubyteFF;
		while(!I2C001_WriteData(&I2C001_Handle0,&data6));
		indexI2CreadByte++;
	}
	else if(4 == indexI2CreadByte)
 8003c94:	f240 0324 	movw	r3, #36	; 0x24
 8003c98:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	2b04      	cmp	r3, #4
 8003ca0:	d11f      	bne.n	8003ce2 <timerHandlerI2CreadByte+0x1b6>
	{
		I2C001_DataType data7;
		data7.Data1.TDF_Type = I2C_TDF_MStop;
 8003ca2:	f04f 0306 	mov.w	r3, #6
 8003ca6:	737b      	strb	r3, [r7, #13]
		data7.Data1.Data = ubyteFF;
 8003ca8:	f04f 03ff 	mov.w	r3, #255	; 0xff
 8003cac:	733b      	strb	r3, [r7, #12]
		while(!I2C001_WriteData(&I2C001_Handle0,&data7));
 8003cae:	bf00      	nop
 8003cb0:	f107 030c 	add.w	r3, r7, #12
 8003cb4:	f249 30a4 	movw	r0, #37796	; 0x93a4
 8003cb8:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003cbc:	4619      	mov	r1, r3
 8003cbe:	f003 f959 	bl	8006f74 <I2C001_WriteData>
 8003cc2:	4603      	mov	r3, r0
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d0f3      	beq.n	8003cb0 <timerHandlerI2CreadByte+0x184>
		indexI2CreadByte++;
 8003cc8:	f240 0324 	movw	r3, #36	; 0x24
 8003ccc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	f103 0201 	add.w	r2, r3, #1
 8003cd6:	f240 0324 	movw	r3, #36	; 0x24
 8003cda:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003cde:	601a      	str	r2, [r3, #0]
	}
	else if(6 == indexI2CreadByte)
	{
		break;
	}
}
 8003ce0:	e729      	b.n	8003b36 <timerHandlerI2CreadByte+0xa>
		data7.Data1.TDF_Type = I2C_TDF_MStop;
		data7.Data1.Data = ubyteFF;
		while(!I2C001_WriteData(&I2C001_Handle0,&data7));
		indexI2CreadByte++;
	}
	else if(5 == indexI2CreadByte)
 8003ce2:	f240 0324 	movw	r3, #36	; 0x24
 8003ce6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	2b05      	cmp	r3, #5
 8003cee:	d11a      	bne.n	8003d26 <timerHandlerI2CreadByte+0x1fa>
	{
		while(!I2C001_ReadData(&I2C001_Handle0,&DataReceive2))
 8003cf0:	bf00      	nop
 8003cf2:	f249 30a4 	movw	r0, #37796	; 0x93a4
 8003cf6:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003cfa:	f240 012a 	movw	r1, #42	; 0x2a
 8003cfe:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8003d02:	f003 f90d 	bl	8006f20 <I2C001_ReadData>
 8003d06:	4603      	mov	r3, r0
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d0f2      	beq.n	8003cf2 <timerHandlerI2CreadByte+0x1c6>
		{
			;
		}
		indexI2CreadByte++;
 8003d0c:	f240 0324 	movw	r3, #36	; 0x24
 8003d10:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	f103 0201 	add.w	r2, r3, #1
 8003d1a:	f240 0324 	movw	r3, #36	; 0x24
 8003d1e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003d22:	601a      	str	r2, [r3, #0]
	}
	else if(6 == indexI2CreadByte)
	{
		break;
	}
}
 8003d24:	e707      	b.n	8003b36 <timerHandlerI2CreadByte+0xa>
		{
			;
		}
		indexI2CreadByte++;
	}
	else if(6 == indexI2CreadByte)
 8003d26:	f240 0324 	movw	r3, #36	; 0x24
 8003d2a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	2b06      	cmp	r3, #6
 8003d32:	f47f af00 	bne.w	8003b36 <timerHandlerI2CreadByte+0xa>
	{
		break;
 8003d36:	bf00      	nop
	}
}
}
 8003d38:	f107 0720 	add.w	r7, r7, #32
 8003d3c:	46bd      	mov	sp, r7
 8003d3e:	bd80      	pop	{r7, pc}

08003d40 <delay>:

void delay(void)
{
 8003d40:	b480      	push	{r7}
 8003d42:	b083      	sub	sp, #12
 8003d44:	af00      	add	r7, sp, #0
	for(int e = 0; e < 400; e++);
 8003d46:	f04f 0300 	mov.w	r3, #0
 8003d4a:	607b      	str	r3, [r7, #4]
 8003d4c:	e003      	b.n	8003d56 <delay+0x16>
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	f103 0301 	add.w	r3, r3, #1
 8003d54:	607b      	str	r3, [r7, #4]
 8003d56:	687a      	ldr	r2, [r7, #4]
 8003d58:	f240 138f 	movw	r3, #399	; 0x18f
 8003d5c:	429a      	cmp	r2, r3
 8003d5e:	ddf6      	ble.n	8003d4e <delay+0xe>
}
 8003d60:	f107 070c 	add.w	r7, r7, #12
 8003d64:	46bd      	mov	sp, r7
 8003d66:	bc80      	pop	{r7}
 8003d68:	4770      	bx	lr
 8003d6a:	bf00      	nop

08003d6c <timerHandlerI2CreadBytes>:

void timerHandlerI2CreadBytes(void *T)
{
 8003d6c:	b580      	push	{r7, lr}
 8003d6e:	b088      	sub	sp, #32
 8003d70:	af00      	add	r7, sp, #0
 8003d72:	6078      	str	r0, [r7, #4]
 8003d74:	e000      	b.n	8003d78 <timerHandlerI2CreadBytes+0xc>
	}
	else if(indexI2CreadBytes == 5)
	{
		break;
	}
	}
 8003d76:	bf00      	nop
}

void timerHandlerI2CreadBytes(void *T)
{
	while(1){
	if(0 == indexI2CreadBytes)
 8003d78:	f240 032c 	movw	r3, #44	; 0x2c
 8003d7c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d127      	bne.n	8003dd6 <timerHandlerI2CreadBytes+0x6a>
	{
		I2C001_DataType data1;
		data1.Data1.TDF_Type = I2C_TDF_MStart;
 8003d86:	f04f 0304 	mov.w	r3, #4
 8003d8a:	777b      	strb	r3, [r7, #29]
		data1.Data1.Data = ((addressTimerI2CReadBytes<<1) | I2C_WRITE);
 8003d8c:	f240 0330 	movw	r3, #48	; 0x30
 8003d90:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003d94:	781b      	ldrb	r3, [r3, #0]
 8003d96:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8003d9a:	b2db      	uxtb	r3, r3
 8003d9c:	773b      	strb	r3, [r7, #28]
		while(!I2C001_WriteData(&I2C001_Handle0,&data1));
 8003d9e:	bf00      	nop
 8003da0:	f107 031c 	add.w	r3, r7, #28
 8003da4:	f249 30a4 	movw	r0, #37796	; 0x93a4
 8003da8:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003dac:	4619      	mov	r1, r3
 8003dae:	f003 f8e1 	bl	8006f74 <I2C001_WriteData>
 8003db2:	4603      	mov	r3, r0
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d0f3      	beq.n	8003da0 <timerHandlerI2CreadBytes+0x34>
		indexI2CreadBytes++;
 8003db8:	f240 032c 	movw	r3, #44	; 0x2c
 8003dbc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	f103 0201 	add.w	r2, r3, #1
 8003dc6:	f240 032c 	movw	r3, #44	; 0x2c
 8003dca:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003dce:	601a      	str	r2, [r3, #0]
		delay();
 8003dd0:	f7ff ffb6 	bl	8003d40 <delay>
	}
	else if(indexI2CreadBytes == 5)
	{
		break;
	}
	}
 8003dd4:	e7cf      	b.n	8003d76 <timerHandlerI2CreadBytes+0xa>
		data1.Data1.Data = ((addressTimerI2CReadBytes<<1) | I2C_WRITE);
		while(!I2C001_WriteData(&I2C001_Handle0,&data1));
		indexI2CreadBytes++;
		delay();
	}
	else if(1 == indexI2CreadBytes)
 8003dd6:	f240 032c 	movw	r3, #44	; 0x2c
 8003dda:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	2b01      	cmp	r3, #1
 8003de2:	d124      	bne.n	8003e2e <timerHandlerI2CreadBytes+0xc2>
	{
		I2C001_DataType data2;
		data2.Data1.TDF_Type = I2C_TDF_MTxData;
 8003de4:	f04f 0300 	mov.w	r3, #0
 8003de8:	767b      	strb	r3, [r7, #25]
		data2.Data1.Data = (subAddressTimerI2CReadBytes);
 8003dea:	f240 0331 	movw	r3, #49	; 0x31
 8003dee:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003df2:	781b      	ldrb	r3, [r3, #0]
 8003df4:	763b      	strb	r3, [r7, #24]
		while(!I2C001_WriteData(&I2C001_Handle0,&data2));
 8003df6:	bf00      	nop
 8003df8:	f107 0318 	add.w	r3, r7, #24
 8003dfc:	f249 30a4 	movw	r0, #37796	; 0x93a4
 8003e00:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003e04:	4619      	mov	r1, r3
 8003e06:	f003 f8b5 	bl	8006f74 <I2C001_WriteData>
 8003e0a:	4603      	mov	r3, r0
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d0f3      	beq.n	8003df8 <timerHandlerI2CreadBytes+0x8c>
		indexI2CreadBytes++;
 8003e10:	f240 032c 	movw	r3, #44	; 0x2c
 8003e14:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	f103 0201 	add.w	r2, r3, #1
 8003e1e:	f240 032c 	movw	r3, #44	; 0x2c
 8003e22:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003e26:	601a      	str	r2, [r3, #0]
		delay();
 8003e28:	f7ff ff8a 	bl	8003d40 <delay>
	}
	else if(indexI2CreadBytes == 5)
	{
		break;
	}
	}
 8003e2c:	e7a3      	b.n	8003d76 <timerHandlerI2CreadBytes+0xa>
		data2.Data1.Data = (subAddressTimerI2CReadBytes);
		while(!I2C001_WriteData(&I2C001_Handle0,&data2));
		indexI2CreadBytes++;
		delay();
	}
	else if(2 == indexI2CreadBytes)
 8003e2e:	f240 032c 	movw	r3, #44	; 0x2c
 8003e32:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	2b02      	cmp	r3, #2
 8003e3a:	d12a      	bne.n	8003e92 <timerHandlerI2CreadBytes+0x126>
	{
		I2C001_DataType data3;
		data3.Data1.TDF_Type = I2C_TDF_MRStart;
 8003e3c:	f04f 0305 	mov.w	r3, #5
 8003e40:	757b      	strb	r3, [r7, #21]
		data3.Data1.Data = ((addressTimerI2CReadBytes<<1) | I2C_READ);
 8003e42:	f240 0330 	movw	r3, #48	; 0x30
 8003e46:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003e4a:	781b      	ldrb	r3, [r3, #0]
 8003e4c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8003e50:	b2db      	uxtb	r3, r3
 8003e52:	f043 0301 	orr.w	r3, r3, #1
 8003e56:	b2db      	uxtb	r3, r3
 8003e58:	753b      	strb	r3, [r7, #20]
		while(!I2C001_WriteData(&I2C001_Handle0,&data3));
 8003e5a:	bf00      	nop
 8003e5c:	f107 0314 	add.w	r3, r7, #20
 8003e60:	f249 30a4 	movw	r0, #37796	; 0x93a4
 8003e64:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003e68:	4619      	mov	r1, r3
 8003e6a:	f003 f883 	bl	8006f74 <I2C001_WriteData>
 8003e6e:	4603      	mov	r3, r0
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d0f3      	beq.n	8003e5c <timerHandlerI2CreadBytes+0xf0>
		indexI2CreadBytes++;
 8003e74:	f240 032c 	movw	r3, #44	; 0x2c
 8003e78:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	f103 0201 	add.w	r2, r3, #1
 8003e82:	f240 032c 	movw	r3, #44	; 0x2c
 8003e86:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003e8a:	601a      	str	r2, [r3, #0]
		delay();
 8003e8c:	f7ff ff58 	bl	8003d40 <delay>
	}
	else if(indexI2CreadBytes == 5)
	{
		break;
	}
	}
 8003e90:	e771      	b.n	8003d76 <timerHandlerI2CreadBytes+0xa>
		data3.Data1.Data = ((addressTimerI2CReadBytes<<1) | I2C_READ);
		while(!I2C001_WriteData(&I2C001_Handle0,&data3));
		indexI2CreadBytes++;
		delay();
	}
	else if(3 == indexI2CreadBytes)
 8003e92:	f240 032c 	movw	r3, #44	; 0x2c
 8003e96:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	2b03      	cmp	r3, #3
 8003e9e:	d13a      	bne.n	8003f16 <timerHandlerI2CreadBytes+0x1aa>
			{*/
				/*data4.Data1.TDF_Type = I2C_TDF_MRxAck0;
			}
			else
			{*/
				data4.Data1.TDF_Type = I2C_TDF_MRxAck1;
 8003ea0:	f04f 0303 	mov.w	r3, #3
 8003ea4:	747b      	strb	r3, [r7, #17]
			//}
			data4.Data1.Data = ubyteFF;
 8003ea6:	f04f 03ff 	mov.w	r3, #255	; 0xff
 8003eaa:	743b      	strb	r3, [r7, #16]
			while(!I2C001_WriteData(&I2C001_Handle0,&data4))
 8003eac:	bf00      	nop
 8003eae:	f107 0310 	add.w	r3, r7, #16
 8003eb2:	f249 30a4 	movw	r0, #37796	; 0x93a4
 8003eb6:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003eba:	4619      	mov	r1, r3
 8003ebc:	f003 f85a 	bl	8006f74 <I2C001_WriteData>
 8003ec0:	4603      	mov	r3, r0
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d0f3      	beq.n	8003eae <timerHandlerI2CreadBytes+0x142>
			{
				;
			}
			delay();
 8003ec6:	f7ff ff3b 	bl	8003d40 <delay>
			while(!I2C001_ReadData(&I2C001_Handle0,&accelerationXYZ[indexAccel]))
 8003eca:	bf00      	nop
 8003ecc:	f240 0318 	movw	r3, #24
 8003ed0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	ea4f 0243 	mov.w	r2, r3, lsl #1
 8003eda:	f240 033c 	movw	r3, #60	; 0x3c
 8003ede:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003ee2:	18d3      	adds	r3, r2, r3
 8003ee4:	f249 30a4 	movw	r0, #37796	; 0x93a4
 8003ee8:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003eec:	4619      	mov	r1, r3
 8003eee:	f003 f817 	bl	8006f20 <I2C001_ReadData>
 8003ef2:	4603      	mov	r3, r0
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d0e9      	beq.n	8003ecc <timerHandlerI2CreadBytes+0x160>
			{
				;
			}
			delay();
 8003ef8:	f7ff ff22 	bl	8003d40 <delay>
		//}
		indexI2CreadBytes++;
 8003efc:	f240 032c 	movw	r3, #44	; 0x2c
 8003f00:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	f103 0201 	add.w	r2, r3, #1
 8003f0a:	f240 032c 	movw	r3, #44	; 0x2c
 8003f0e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003f12:	601a      	str	r2, [r3, #0]
	}
	else if(indexI2CreadBytes == 5)
	{
		break;
	}
	}
 8003f14:	e72f      	b.n	8003d76 <timerHandlerI2CreadBytes+0xa>
			}
			delay();
		//}
		indexI2CreadBytes++;
	}
	else if(4 == indexI2CreadBytes)
 8003f16:	f240 032c 	movw	r3, #44	; 0x2c
 8003f1a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	2b04      	cmp	r3, #4
 8003f22:	d11f      	bne.n	8003f64 <timerHandlerI2CreadBytes+0x1f8>
	{
		I2C001_DataType data5;
		data5.Data1.TDF_Type = I2C_TDF_MStop;
 8003f24:	f04f 0306 	mov.w	r3, #6
 8003f28:	737b      	strb	r3, [r7, #13]
		data5.Data1.Data = ubyteFF;
 8003f2a:	f04f 03ff 	mov.w	r3, #255	; 0xff
 8003f2e:	733b      	strb	r3, [r7, #12]
		while(!I2C001_WriteData(&I2C001_Handle0,&data5));
 8003f30:	bf00      	nop
 8003f32:	f107 030c 	add.w	r3, r7, #12
 8003f36:	f249 30a4 	movw	r0, #37796	; 0x93a4
 8003f3a:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003f3e:	4619      	mov	r1, r3
 8003f40:	f003 f818 	bl	8006f74 <I2C001_WriteData>
 8003f44:	4603      	mov	r3, r0
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d0f3      	beq.n	8003f32 <timerHandlerI2CreadBytes+0x1c6>
		indexI2CreadBytes++;
 8003f4a:	f240 032c 	movw	r3, #44	; 0x2c
 8003f4e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	f103 0201 	add.w	r2, r3, #1
 8003f58:	f240 032c 	movw	r3, #44	; 0x2c
 8003f5c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003f60:	601a      	str	r2, [r3, #0]
	}
	else if(indexI2CreadBytes == 5)
	{
		break;
	}
	}
 8003f62:	e708      	b.n	8003d76 <timerHandlerI2CreadBytes+0xa>
		data5.Data1.TDF_Type = I2C_TDF_MStop;
		data5.Data1.Data = ubyteFF;
		while(!I2C001_WriteData(&I2C001_Handle0,&data5));
		indexI2CreadBytes++;
	}
	else if(indexI2CreadBytes == 5)
 8003f64:	f240 032c 	movw	r3, #44	; 0x2c
 8003f68:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	2b05      	cmp	r3, #5
 8003f70:	f47f af01 	bne.w	8003d76 <timerHandlerI2CreadBytes+0xa>
	{
		break;
 8003f74:	bf00      	nop
	}
	}
}
 8003f76:	f107 0720 	add.w	r7, r7, #32
 8003f7a:	46bd      	mov	sp, r7
 8003f7c:	bd80      	pop	{r7, pc}
 8003f7e:	bf00      	nop

08003f80 <timerHandlerI2CreadBytes1>:


void timerHandlerI2CreadBytes1(void *T)
{
 8003f80:	b580      	push	{r7, lr}
 8003f82:	b088      	sub	sp, #32
 8003f84:	af00      	add	r7, sp, #0
 8003f86:	6078      	str	r0, [r7, #4]
	if(0 == indexI2CreadBytes)
 8003f88:	f240 032c 	movw	r3, #44	; 0x2c
 8003f8c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d125      	bne.n	8003fe2 <timerHandlerI2CreadBytes1+0x62>
	{
		I2C001_DataType data1;
		data1.Data1.TDF_Type = I2C_TDF_MStart;
 8003f96:	f04f 0304 	mov.w	r3, #4
 8003f9a:	777b      	strb	r3, [r7, #29]
		data1.Data1.Data = ((addressTimerI2CReadBytes<<1) | I2C_WRITE);
 8003f9c:	f240 0330 	movw	r3, #48	; 0x30
 8003fa0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003fa4:	781b      	ldrb	r3, [r3, #0]
 8003fa6:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8003faa:	b2db      	uxtb	r3, r3
 8003fac:	773b      	strb	r3, [r7, #28]
		while(!I2C001_WriteData(&I2C001_Handle0,&data1));
 8003fae:	bf00      	nop
 8003fb0:	f107 031c 	add.w	r3, r7, #28
 8003fb4:	f249 30a4 	movw	r0, #37796	; 0x93a4
 8003fb8:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003fbc:	4619      	mov	r1, r3
 8003fbe:	f002 ffd9 	bl	8006f74 <I2C001_WriteData>
 8003fc2:	4603      	mov	r3, r0
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d0f3      	beq.n	8003fb0 <timerHandlerI2CreadBytes1+0x30>
		indexI2CreadBytes++;
 8003fc8:	f240 032c 	movw	r3, #44	; 0x2c
 8003fcc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	f103 0201 	add.w	r2, r3, #1
 8003fd6:	f240 032c 	movw	r3, #44	; 0x2c
 8003fda:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003fde:	601a      	str	r2, [r3, #0]
 8003fe0:	e13b      	b.n	800425a <timerHandlerI2CreadBytes1+0x2da>
	}
	else if(1 == indexI2CreadBytes)
 8003fe2:	f240 032c 	movw	r3, #44	; 0x2c
 8003fe6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	2b01      	cmp	r3, #1
 8003fee:	d122      	bne.n	8004036 <timerHandlerI2CreadBytes1+0xb6>
	{
		I2C001_DataType data2;
		data2.Data1.TDF_Type = I2C_TDF_MTxData;
 8003ff0:	f04f 0300 	mov.w	r3, #0
 8003ff4:	767b      	strb	r3, [r7, #25]
		data2.Data1.Data = (subAddressTimerI2CReadBytes);
 8003ff6:	f240 0331 	movw	r3, #49	; 0x31
 8003ffa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003ffe:	781b      	ldrb	r3, [r3, #0]
 8004000:	763b      	strb	r3, [r7, #24]
		while(!I2C001_WriteData(&I2C001_Handle0,&data2));
 8004002:	bf00      	nop
 8004004:	f107 0318 	add.w	r3, r7, #24
 8004008:	f249 30a4 	movw	r0, #37796	; 0x93a4
 800400c:	f6c0 0000 	movt	r0, #2048	; 0x800
 8004010:	4619      	mov	r1, r3
 8004012:	f002 ffaf 	bl	8006f74 <I2C001_WriteData>
 8004016:	4603      	mov	r3, r0
 8004018:	2b00      	cmp	r3, #0
 800401a:	d0f3      	beq.n	8004004 <timerHandlerI2CreadBytes1+0x84>
		indexI2CreadBytes++;
 800401c:	f240 032c 	movw	r3, #44	; 0x2c
 8004020:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	f103 0201 	add.w	r2, r3, #1
 800402a:	f240 032c 	movw	r3, #44	; 0x2c
 800402e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004032:	601a      	str	r2, [r3, #0]
 8004034:	e111      	b.n	800425a <timerHandlerI2CreadBytes1+0x2da>
	}
	else if(2 == indexI2CreadBytes)
 8004036:	f240 032c 	movw	r3, #44	; 0x2c
 800403a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	2b02      	cmp	r3, #2
 8004042:	d128      	bne.n	8004096 <timerHandlerI2CreadBytes1+0x116>
	{
		I2C001_DataType data3;
		data3.Data1.TDF_Type = I2C_TDF_MRStart;
 8004044:	f04f 0305 	mov.w	r3, #5
 8004048:	757b      	strb	r3, [r7, #21]
		data3.Data1.Data = ((addressTimerI2CReadBytes<<1) | I2C_READ);
 800404a:	f240 0330 	movw	r3, #48	; 0x30
 800404e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004052:	781b      	ldrb	r3, [r3, #0]
 8004054:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8004058:	b2db      	uxtb	r3, r3
 800405a:	f043 0301 	orr.w	r3, r3, #1
 800405e:	b2db      	uxtb	r3, r3
 8004060:	753b      	strb	r3, [r7, #20]
		while(!I2C001_WriteData(&I2C001_Handle0,&data3));
 8004062:	bf00      	nop
 8004064:	f107 0314 	add.w	r3, r7, #20
 8004068:	f249 30a4 	movw	r0, #37796	; 0x93a4
 800406c:	f6c0 0000 	movt	r0, #2048	; 0x800
 8004070:	4619      	mov	r1, r3
 8004072:	f002 ff7f 	bl	8006f74 <I2C001_WriteData>
 8004076:	4603      	mov	r3, r0
 8004078:	2b00      	cmp	r3, #0
 800407a:	d0f3      	beq.n	8004064 <timerHandlerI2CreadBytes1+0xe4>
		indexI2CreadBytes++;
 800407c:	f240 032c 	movw	r3, #44	; 0x2c
 8004080:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	f103 0201 	add.w	r2, r3, #1
 800408a:	f240 032c 	movw	r3, #44	; 0x2c
 800408e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004092:	601a      	str	r2, [r3, #0]
 8004094:	e0e1      	b.n	800425a <timerHandlerI2CreadBytes1+0x2da>
	}
	else if(3 == indexI2CreadBytes)
 8004096:	f240 032c 	movw	r3, #44	; 0x2c
 800409a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	2b03      	cmp	r3, #3
 80040a2:	d12f      	bne.n	8004104 <timerHandlerI2CreadBytes1+0x184>
	{

		while(!I2C001_ReadData(&I2C001_Handle0,&accelerationXYZ[indexAccel]))
 80040a4:	bf00      	nop
 80040a6:	f240 0318 	movw	r3, #24
 80040aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	ea4f 0243 	mov.w	r2, r3, lsl #1
 80040b4:	f240 033c 	movw	r3, #60	; 0x3c
 80040b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80040bc:	18d3      	adds	r3, r2, r3
 80040be:	f249 30a4 	movw	r0, #37796	; 0x93a4
 80040c2:	f6c0 0000 	movt	r0, #2048	; 0x800
 80040c6:	4619      	mov	r1, r3
 80040c8:	f002 ff2a 	bl	8006f20 <I2C001_ReadData>
 80040cc:	4603      	mov	r3, r0
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d0e9      	beq.n	80040a6 <timerHandlerI2CreadBytes1+0x126>
		{
			;
		}
		indexAccel++;
 80040d2:	f240 0318 	movw	r3, #24
 80040d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	f103 0201 	add.w	r2, r3, #1
 80040e0:	f240 0318 	movw	r3, #24
 80040e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80040e8:	601a      	str	r2, [r3, #0]
		indexI2CreadBytes++;
 80040ea:	f240 032c 	movw	r3, #44	; 0x2c
 80040ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	f103 0201 	add.w	r2, r3, #1
 80040f8:	f240 032c 	movw	r3, #44	; 0x2c
 80040fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004100:	601a      	str	r2, [r3, #0]
 8004102:	e0aa      	b.n	800425a <timerHandlerI2CreadBytes1+0x2da>

	}
	else if(4 == indexI2CreadBytes)
 8004104:	f240 032c 	movw	r3, #44	; 0x2c
 8004108:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	2b04      	cmp	r3, #4
 8004110:	d11f      	bne.n	8004152 <timerHandlerI2CreadBytes1+0x1d2>
	{
		I2C001_DataType data4;

		data4.Data1.TDF_Type = I2C_TDF_MRxAck0;
 8004112:	f04f 0302 	mov.w	r3, #2
 8004116:	747b      	strb	r3, [r7, #17]


		data4.Data1.Data = ubyteFF;
 8004118:	f04f 03ff 	mov.w	r3, #255	; 0xff
 800411c:	743b      	strb	r3, [r7, #16]
		while(!I2C001_WriteData(&I2C001_Handle0,&data4))
 800411e:	bf00      	nop
 8004120:	f107 0310 	add.w	r3, r7, #16
 8004124:	f249 30a4 	movw	r0, #37796	; 0x93a4
 8004128:	f6c0 0000 	movt	r0, #2048	; 0x800
 800412c:	4619      	mov	r1, r3
 800412e:	f002 ff21 	bl	8006f74 <I2C001_WriteData>
 8004132:	4603      	mov	r3, r0
 8004134:	2b00      	cmp	r3, #0
 8004136:	d0f3      	beq.n	8004120 <timerHandlerI2CreadBytes1+0x1a0>
		{
			;
		}

		//}
		indexI2CreadBytes++;
 8004138:	f240 032c 	movw	r3, #44	; 0x2c
 800413c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	f103 0201 	add.w	r2, r3, #1
 8004146:	f240 032c 	movw	r3, #44	; 0x2c
 800414a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800414e:	601a      	str	r2, [r3, #0]
 8004150:	e083      	b.n	800425a <timerHandlerI2CreadBytes1+0x2da>
	}
	else if(5 == indexI2CreadBytes)
 8004152:	f240 032c 	movw	r3, #44	; 0x2c
 8004156:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	2b05      	cmp	r3, #5
 800415e:	d12f      	bne.n	80041c0 <timerHandlerI2CreadBytes1+0x240>
	{
		while(!I2C001_ReadData(&I2C001_Handle0,&accelerationXYZ[indexAccel]))
 8004160:	bf00      	nop
 8004162:	f240 0318 	movw	r3, #24
 8004166:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	ea4f 0243 	mov.w	r2, r3, lsl #1
 8004170:	f240 033c 	movw	r3, #60	; 0x3c
 8004174:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004178:	18d3      	adds	r3, r2, r3
 800417a:	f249 30a4 	movw	r0, #37796	; 0x93a4
 800417e:	f6c0 0000 	movt	r0, #2048	; 0x800
 8004182:	4619      	mov	r1, r3
 8004184:	f002 fecc 	bl	8006f20 <I2C001_ReadData>
 8004188:	4603      	mov	r3, r0
 800418a:	2b00      	cmp	r3, #0
 800418c:	d0e9      	beq.n	8004162 <timerHandlerI2CreadBytes1+0x1e2>
		{
			;
		}
		indexAccel++;
 800418e:	f240 0318 	movw	r3, #24
 8004192:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	f103 0201 	add.w	r2, r3, #1
 800419c:	f240 0318 	movw	r3, #24
 80041a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80041a4:	601a      	str	r2, [r3, #0]
		indexI2CreadBytes++;
 80041a6:	f240 032c 	movw	r3, #44	; 0x2c
 80041aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	f103 0201 	add.w	r2, r3, #1
 80041b4:	f240 032c 	movw	r3, #44	; 0x2c
 80041b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80041bc:	601a      	str	r2, [r3, #0]
 80041be:	e04c      	b.n	800425a <timerHandlerI2CreadBytes1+0x2da>
	}
	else if(6 == indexI2CreadBytes)
 80041c0:	f240 032c 	movw	r3, #44	; 0x2c
 80041c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	2b06      	cmp	r3, #6
 80041cc:	d11f      	bne.n	800420e <timerHandlerI2CreadBytes1+0x28e>
	{
		I2C001_DataType data5;

		data5.Data1.TDF_Type = I2C_TDF_MRxAck1;
 80041ce:	f04f 0303 	mov.w	r3, #3
 80041d2:	737b      	strb	r3, [r7, #13]


		data5.Data1.Data = ubyteFF;
 80041d4:	f04f 03ff 	mov.w	r3, #255	; 0xff
 80041d8:	733b      	strb	r3, [r7, #12]
		while(!I2C001_WriteData(&I2C001_Handle0,&data5))
 80041da:	bf00      	nop
 80041dc:	f107 030c 	add.w	r3, r7, #12
 80041e0:	f249 30a4 	movw	r0, #37796	; 0x93a4
 80041e4:	f6c0 0000 	movt	r0, #2048	; 0x800
 80041e8:	4619      	mov	r1, r3
 80041ea:	f002 fec3 	bl	8006f74 <I2C001_WriteData>
 80041ee:	4603      	mov	r3, r0
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d0f3      	beq.n	80041dc <timerHandlerI2CreadBytes1+0x25c>
		{
			;
		}

		//}
		indexI2CreadBytes++;
 80041f4:	f240 032c 	movw	r3, #44	; 0x2c
 80041f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	f103 0201 	add.w	r2, r3, #1
 8004202:	f240 032c 	movw	r3, #44	; 0x2c
 8004206:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800420a:	601a      	str	r2, [r3, #0]
 800420c:	e025      	b.n	800425a <timerHandlerI2CreadBytes1+0x2da>
	}
	else if(7 == indexI2CreadBytes)
 800420e:	f240 032c 	movw	r3, #44	; 0x2c
 8004212:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	2b07      	cmp	r3, #7
 800421a:	d11e      	bne.n	800425a <timerHandlerI2CreadBytes1+0x2da>
	{
		I2C001_DataType data6;
		data6.Data1.TDF_Type = I2C_TDF_MStop;
 800421c:	f04f 0306 	mov.w	r3, #6
 8004220:	727b      	strb	r3, [r7, #9]
		data6.Data1.Data = ubyteFF;
 8004222:	f04f 03ff 	mov.w	r3, #255	; 0xff
 8004226:	723b      	strb	r3, [r7, #8]
		while(!I2C001_WriteData(&I2C001_Handle0,&data6));
 8004228:	bf00      	nop
 800422a:	f107 0308 	add.w	r3, r7, #8
 800422e:	f249 30a4 	movw	r0, #37796	; 0x93a4
 8004232:	f6c0 0000 	movt	r0, #2048	; 0x800
 8004236:	4619      	mov	r1, r3
 8004238:	f002 fe9c 	bl	8006f74 <I2C001_WriteData>
 800423c:	4603      	mov	r3, r0
 800423e:	2b00      	cmp	r3, #0
 8004240:	d0f3      	beq.n	800422a <timerHandlerI2CreadBytes1+0x2aa>
		indexI2CreadBytes++;
 8004242:	f240 032c 	movw	r3, #44	; 0x2c
 8004246:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	f103 0201 	add.w	r2, r3, #1
 8004250:	f240 032c 	movw	r3, #44	; 0x2c
 8004254:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004258:	601a      	str	r2, [r3, #0]
	}
}
 800425a:	f107 0720 	add.w	r7, r7, #32
 800425e:	46bd      	mov	sp, r7
 8004260:	bd80      	pop	{r7, pc}
 8004262:	bf00      	nop

08004264 <timerHandlerI2CwriteByte>:

void timerHandlerI2CwriteByte(void *T)
{
 8004264:	b580      	push	{r7, lr}
 8004266:	b086      	sub	sp, #24
 8004268:	af00      	add	r7, sp, #0
 800426a:	6078      	str	r0, [r7, #4]
 800426c:	e000      	b.n	8004270 <timerHandlerI2CwriteByte+0xc>
	}
	else if(4 == indexI2CwriteByte)
	{
		break;
	}
	}
 800426e:	bf00      	nop
}

void timerHandlerI2CwriteByte(void *T)
{
	while(1){
	if(0 == indexI2CwriteByte)
 8004270:	f240 0334 	movw	r3, #52	; 0x34
 8004274:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	2b00      	cmp	r3, #0
 800427c:	d127      	bne.n	80042ce <timerHandlerI2CwriteByte+0x6a>
	{
		I2C001_DataType data1;
		data1.Data1.TDF_Type = I2C_TDF_MStart;
 800427e:	f04f 0304 	mov.w	r3, #4
 8004282:	757b      	strb	r3, [r7, #21]
		data1.Data1.Data = ((addressTimerWrite<<1) | I2C_WRITE);
 8004284:	f240 0338 	movw	r3, #56	; 0x38
 8004288:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800428c:	781b      	ldrb	r3, [r3, #0]
 800428e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8004292:	b2db      	uxtb	r3, r3
 8004294:	753b      	strb	r3, [r7, #20]
		while(!I2C001_WriteData(&I2C001_Handle0,&data1));
 8004296:	bf00      	nop
 8004298:	f107 0314 	add.w	r3, r7, #20
 800429c:	f249 30a4 	movw	r0, #37796	; 0x93a4
 80042a0:	f6c0 0000 	movt	r0, #2048	; 0x800
 80042a4:	4619      	mov	r1, r3
 80042a6:	f002 fe65 	bl	8006f74 <I2C001_WriteData>
 80042aa:	4603      	mov	r3, r0
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	d0f3      	beq.n	8004298 <timerHandlerI2CwriteByte+0x34>
		indexI2CwriteByte++;
 80042b0:	f240 0334 	movw	r3, #52	; 0x34
 80042b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	f103 0201 	add.w	r2, r3, #1
 80042be:	f240 0334 	movw	r3, #52	; 0x34
 80042c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80042c6:	601a      	str	r2, [r3, #0]
		delay();
 80042c8:	f7ff fd3a 	bl	8003d40 <delay>
	}
	else if(4 == indexI2CwriteByte)
	{
		break;
	}
	}
 80042cc:	e7cf      	b.n	800426e <timerHandlerI2CwriteByte+0xa>
		data1.Data1.Data = ((addressTimerWrite<<1) | I2C_WRITE);
		while(!I2C001_WriteData(&I2C001_Handle0,&data1));
		indexI2CwriteByte++;
		delay();
	}
	else if(1 == indexI2CwriteByte)
 80042ce:	f240 0334 	movw	r3, #52	; 0x34
 80042d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	2b01      	cmp	r3, #1
 80042da:	d124      	bne.n	8004326 <timerHandlerI2CwriteByte+0xc2>
	{
		I2C001_DataType data2;
		data2.Data1.TDF_Type = I2C_TDF_MTxData;
 80042dc:	f04f 0300 	mov.w	r3, #0
 80042e0:	747b      	strb	r3, [r7, #17]
		data2.Data1.Data = subAddressTimerWrite;
 80042e2:	f240 0339 	movw	r3, #57	; 0x39
 80042e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80042ea:	781b      	ldrb	r3, [r3, #0]
 80042ec:	743b      	strb	r3, [r7, #16]
		while(!I2C001_WriteData(&I2C001_Handle0,&data2));
 80042ee:	bf00      	nop
 80042f0:	f107 0310 	add.w	r3, r7, #16
 80042f4:	f249 30a4 	movw	r0, #37796	; 0x93a4
 80042f8:	f6c0 0000 	movt	r0, #2048	; 0x800
 80042fc:	4619      	mov	r1, r3
 80042fe:	f002 fe39 	bl	8006f74 <I2C001_WriteData>
 8004302:	4603      	mov	r3, r0
 8004304:	2b00      	cmp	r3, #0
 8004306:	d0f3      	beq.n	80042f0 <timerHandlerI2CwriteByte+0x8c>
		indexI2CwriteByte++;
 8004308:	f240 0334 	movw	r3, #52	; 0x34
 800430c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	f103 0201 	add.w	r2, r3, #1
 8004316:	f240 0334 	movw	r3, #52	; 0x34
 800431a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800431e:	601a      	str	r2, [r3, #0]
		delay();
 8004320:	f7ff fd0e 	bl	8003d40 <delay>
	}
	else if(4 == indexI2CwriteByte)
	{
		break;
	}
	}
 8004324:	e7a3      	b.n	800426e <timerHandlerI2CwriteByte+0xa>
		data2.Data1.Data = subAddressTimerWrite;
		while(!I2C001_WriteData(&I2C001_Handle0,&data2));
		indexI2CwriteByte++;
		delay();
	}
	else if(2 == indexI2CwriteByte)
 8004326:	f240 0334 	movw	r3, #52	; 0x34
 800432a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	2b02      	cmp	r3, #2
 8004332:	d124      	bne.n	800437e <timerHandlerI2CwriteByte+0x11a>
	{
		I2C001_DataType data3;
		data3.Data1.TDF_Type = I2C_TDF_MTxData;
 8004334:	f04f 0300 	mov.w	r3, #0
 8004338:	737b      	strb	r3, [r7, #13]
		data3.Data1.Data = dataWrite;
 800433a:	f240 033a 	movw	r3, #58	; 0x3a
 800433e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004342:	781b      	ldrb	r3, [r3, #0]
 8004344:	733b      	strb	r3, [r7, #12]
		while(!I2C001_WriteData(&I2C001_Handle0,&data3));
 8004346:	bf00      	nop
 8004348:	f107 030c 	add.w	r3, r7, #12
 800434c:	f249 30a4 	movw	r0, #37796	; 0x93a4
 8004350:	f6c0 0000 	movt	r0, #2048	; 0x800
 8004354:	4619      	mov	r1, r3
 8004356:	f002 fe0d 	bl	8006f74 <I2C001_WriteData>
 800435a:	4603      	mov	r3, r0
 800435c:	2b00      	cmp	r3, #0
 800435e:	d0f3      	beq.n	8004348 <timerHandlerI2CwriteByte+0xe4>
		indexI2CwriteByte++;
 8004360:	f240 0334 	movw	r3, #52	; 0x34
 8004364:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	f103 0201 	add.w	r2, r3, #1
 800436e:	f240 0334 	movw	r3, #52	; 0x34
 8004372:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004376:	601a      	str	r2, [r3, #0]
		delay();
 8004378:	f7ff fce2 	bl	8003d40 <delay>
	}
	else if(4 == indexI2CwriteByte)
	{
		break;
	}
	}
 800437c:	e777      	b.n	800426e <timerHandlerI2CwriteByte+0xa>
		data3.Data1.Data = dataWrite;
		while(!I2C001_WriteData(&I2C001_Handle0,&data3));
		indexI2CwriteByte++;
		delay();
	}
	else if(3 == indexI2CwriteByte)
 800437e:	f240 0334 	movw	r3, #52	; 0x34
 8004382:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	2b03      	cmp	r3, #3
 800438a:	d121      	bne.n	80043d0 <timerHandlerI2CwriteByte+0x16c>
	{
		I2C001_DataType data4;
		data4.Data1.TDF_Type = I2C_TDF_MStop;
 800438c:	f04f 0306 	mov.w	r3, #6
 8004390:	727b      	strb	r3, [r7, #9]
		data4.Data1.Data = ubyteFF;
 8004392:	f04f 03ff 	mov.w	r3, #255	; 0xff
 8004396:	723b      	strb	r3, [r7, #8]
		while(!I2C001_WriteData(&I2C001_Handle0,&data4));
 8004398:	bf00      	nop
 800439a:	f107 0308 	add.w	r3, r7, #8
 800439e:	f249 30a4 	movw	r0, #37796	; 0x93a4
 80043a2:	f6c0 0000 	movt	r0, #2048	; 0x800
 80043a6:	4619      	mov	r1, r3
 80043a8:	f002 fde4 	bl	8006f74 <I2C001_WriteData>
 80043ac:	4603      	mov	r3, r0
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d0f3      	beq.n	800439a <timerHandlerI2CwriteByte+0x136>
		indexI2CwriteByte++;
 80043b2:	f240 0334 	movw	r3, #52	; 0x34
 80043b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	f103 0201 	add.w	r2, r3, #1
 80043c0:	f240 0334 	movw	r3, #52	; 0x34
 80043c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80043c8:	601a      	str	r2, [r3, #0]
		delay();
 80043ca:	f7ff fcb9 	bl	8003d40 <delay>
	}
	else if(4 == indexI2CwriteByte)
	{
		break;
	}
	}
 80043ce:	e74e      	b.n	800426e <timerHandlerI2CwriteByte+0xa>
		data4.Data1.Data = ubyteFF;
		while(!I2C001_WriteData(&I2C001_Handle0,&data4));
		indexI2CwriteByte++;
		delay();
	}
	else if(4 == indexI2CwriteByte)
 80043d0:	f240 0334 	movw	r3, #52	; 0x34
 80043d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	2b04      	cmp	r3, #4
 80043dc:	f47f af47 	bne.w	800426e <timerHandlerI2CwriteByte+0xa>
	{
		break;
 80043e0:	bf00      	nop
	}
	}
}
 80043e2:	f107 0718 	add.w	r7, r7, #24
 80043e6:	46bd      	mov	sp, r7
 80043e8:	bd80      	pop	{r7, pc}
 80043ea:	bf00      	nop

080043ec <NMI_Handler>:
/* Default exception Handlers - Users may override this default functionality by
   defining handlers of the same name in their C code */
    .thumb
    .text

     Insert_ExceptionHandler NMI_Handler
 80043ec:	e7fe      	b.n	80043ec <NMI_Handler>

080043ee <HardFault_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler HardFault_Handler
 80043ee:	e7fe      	b.n	80043ee <HardFault_Handler>

080043f0 <MemManage_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler MemManage_Handler
 80043f0:	e7fe      	b.n	80043f0 <MemManage_Handler>

080043f2 <BusFault_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler BusFault_Handler
 80043f2:	e7fe      	b.n	80043f2 <BusFault_Handler>

080043f4 <UsageFault_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler UsageFault_Handler
 80043f4:	e7fe      	b.n	80043f4 <UsageFault_Handler>

080043f6 <SVC_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler SVC_Handler
 80043f6:	e7fe      	b.n	80043f6 <SVC_Handler>

080043f8 <DebugMon_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler DebugMon_Handler
 80043f8:	e7fe      	b.n	80043f8 <DebugMon_Handler>

080043fa <PendSV_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler PendSV_Handler
 80043fa:	e7fe      	b.n	80043fa <PendSV_Handler>
/* ======================================================================== */
     Insert_ExceptionHandler SysTick_Handler
 80043fc:	e7fe      	b.n	80043fc <PendSV_Handler+0x2>

080043fe <SCU_0_IRQHandler>:
/* ============= END OF EXCEPTION HANDLER DEFINITION ======================== */

/* ============= START OF INTERRUPT HANDLER DEFINITION ====================== */

/* IRQ Handlers */
     Insert_ExceptionHandler SCU_0_IRQHandler
 80043fe:	e7fe      	b.n	80043fe <SCU_0_IRQHandler>

08004400 <ERU0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_0_IRQHandler
 8004400:	e7fe      	b.n	8004400 <ERU0_0_IRQHandler>

08004402 <ERU0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_1_IRQHandler
 8004402:	e7fe      	b.n	8004402 <ERU0_1_IRQHandler>

08004404 <ERU0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_2_IRQHandler
 8004404:	e7fe      	b.n	8004404 <ERU0_2_IRQHandler>

08004406 <ERU0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_3_IRQHandler
 8004406:	e7fe      	b.n	8004406 <ERU0_3_IRQHandler>

08004408 <ERU1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_0_IRQHandler
 8004408:	e7fe      	b.n	8004408 <ERU1_0_IRQHandler>

0800440a <ERU1_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_1_IRQHandler
 800440a:	e7fe      	b.n	800440a <ERU1_1_IRQHandler>

0800440c <ERU1_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_2_IRQHandler
 800440c:	e7fe      	b.n	800440c <ERU1_2_IRQHandler>

0800440e <ERU1_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_3_IRQHandler
 800440e:	e7fe      	b.n	800440e <ERU1_3_IRQHandler>

08004410 <PMU0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler PMU0_0_IRQHandler
 8004410:	e7fe      	b.n	8004410 <PMU0_0_IRQHandler>

08004412 <VADC0_C0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_0_IRQHandler
 8004412:	e7fe      	b.n	8004412 <VADC0_C0_0_IRQHandler>

08004414 <VADC0_C0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_1_IRQHandler
 8004414:	e7fe      	b.n	8004414 <VADC0_C0_1_IRQHandler>

08004416 <VADC0_C0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_2_IRQHandler
 8004416:	e7fe      	b.n	8004416 <VADC0_C0_2_IRQHandler>

08004418 <VADC0_C0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_3_IRQHandler
 8004418:	e7fe      	b.n	8004418 <VADC0_C0_3_IRQHandler>

0800441a <VADC0_G0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_0_IRQHandler
 800441a:	e7fe      	b.n	800441a <VADC0_G0_0_IRQHandler>

0800441c <VADC0_G0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_1_IRQHandler
 800441c:	e7fe      	b.n	800441c <VADC0_G0_1_IRQHandler>

0800441e <VADC0_G0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_2_IRQHandler
 800441e:	e7fe      	b.n	800441e <VADC0_G0_2_IRQHandler>

08004420 <VADC0_G0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_3_IRQHandler
 8004420:	e7fe      	b.n	8004420 <VADC0_G0_3_IRQHandler>

08004422 <VADC0_G1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_0_IRQHandler
 8004422:	e7fe      	b.n	8004422 <VADC0_G1_0_IRQHandler>

08004424 <VADC0_G1_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_1_IRQHandler
 8004424:	e7fe      	b.n	8004424 <VADC0_G1_1_IRQHandler>

08004426 <VADC0_G1_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_2_IRQHandler
 8004426:	e7fe      	b.n	8004426 <VADC0_G1_2_IRQHandler>

08004428 <VADC0_G1_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_3_IRQHandler
 8004428:	e7fe      	b.n	8004428 <VADC0_G1_3_IRQHandler>

0800442a <VADC0_G2_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_0_IRQHandler
 800442a:	e7fe      	b.n	800442a <VADC0_G2_0_IRQHandler>

0800442c <VADC0_G2_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_1_IRQHandler
 800442c:	e7fe      	b.n	800442c <VADC0_G2_1_IRQHandler>

0800442e <VADC0_G2_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_2_IRQHandler
 800442e:	e7fe      	b.n	800442e <VADC0_G2_2_IRQHandler>

08004430 <VADC0_G2_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_3_IRQHandler
 8004430:	e7fe      	b.n	8004430 <VADC0_G2_3_IRQHandler>

08004432 <VADC0_G3_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_0_IRQHandler
 8004432:	e7fe      	b.n	8004432 <VADC0_G3_0_IRQHandler>

08004434 <VADC0_G3_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_1_IRQHandler
 8004434:	e7fe      	b.n	8004434 <VADC0_G3_1_IRQHandler>

08004436 <VADC0_G3_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_2_IRQHandler
 8004436:	e7fe      	b.n	8004436 <VADC0_G3_2_IRQHandler>

08004438 <VADC0_G3_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_3_IRQHandler
 8004438:	e7fe      	b.n	8004438 <VADC0_G3_3_IRQHandler>

0800443a <DSD0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_0_IRQHandler
 800443a:	e7fe      	b.n	800443a <DSD0_0_IRQHandler>

0800443c <DSD0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_1_IRQHandler
 800443c:	e7fe      	b.n	800443c <DSD0_1_IRQHandler>

0800443e <DSD0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_2_IRQHandler
 800443e:	e7fe      	b.n	800443e <DSD0_2_IRQHandler>

08004440 <DSD0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_3_IRQHandler
 8004440:	e7fe      	b.n	8004440 <DSD0_3_IRQHandler>

08004442 <DSD0_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_4_IRQHandler
 8004442:	e7fe      	b.n	8004442 <DSD0_4_IRQHandler>

08004444 <DSD0_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_5_IRQHandler
 8004444:	e7fe      	b.n	8004444 <DSD0_5_IRQHandler>

08004446 <DSD0_6_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_6_IRQHandler
 8004446:	e7fe      	b.n	8004446 <DSD0_6_IRQHandler>

08004448 <DSD0_7_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_7_IRQHandler
 8004448:	e7fe      	b.n	8004448 <DSD0_7_IRQHandler>

0800444a <DAC0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DAC0_0_IRQHandler
 800444a:	e7fe      	b.n	800444a <DAC0_0_IRQHandler>

0800444c <DAC0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DAC0_1_IRQHandler
 800444c:	e7fe      	b.n	800444c <DAC0_1_IRQHandler>

0800444e <CCU40_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_0_IRQHandler
 800444e:	e7fe      	b.n	800444e <CCU40_0_IRQHandler>

08004450 <CCU40_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_1_IRQHandler
 8004450:	e7fe      	b.n	8004450 <CCU40_1_IRQHandler>

08004452 <CCU40_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_2_IRQHandler
 8004452:	e7fe      	b.n	8004452 <CCU40_2_IRQHandler>

08004454 <CCU40_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_3_IRQHandler
 8004454:	e7fe      	b.n	8004454 <CCU40_3_IRQHandler>

08004456 <CCU41_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_0_IRQHandler
 8004456:	e7fe      	b.n	8004456 <CCU41_0_IRQHandler>

08004458 <CCU41_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_1_IRQHandler
 8004458:	e7fe      	b.n	8004458 <CCU41_1_IRQHandler>

0800445a <CCU41_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_2_IRQHandler
 800445a:	e7fe      	b.n	800445a <CCU41_2_IRQHandler>

0800445c <CCU41_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_3_IRQHandler
 800445c:	e7fe      	b.n	800445c <CCU41_3_IRQHandler>

0800445e <CCU42_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_0_IRQHandler
 800445e:	e7fe      	b.n	800445e <CCU42_0_IRQHandler>

08004460 <CCU42_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_1_IRQHandler
 8004460:	e7fe      	b.n	8004460 <CCU42_1_IRQHandler>

08004462 <CCU42_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_2_IRQHandler
 8004462:	e7fe      	b.n	8004462 <CCU42_2_IRQHandler>

08004464 <CCU42_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_3_IRQHandler
 8004464:	e7fe      	b.n	8004464 <CCU42_3_IRQHandler>

08004466 <CCU43_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_0_IRQHandler
 8004466:	e7fe      	b.n	8004466 <CCU43_0_IRQHandler>

08004468 <CCU43_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_1_IRQHandler
 8004468:	e7fe      	b.n	8004468 <CCU43_1_IRQHandler>

0800446a <CCU43_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_2_IRQHandler
 800446a:	e7fe      	b.n	800446a <CCU43_2_IRQHandler>

0800446c <CCU43_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_3_IRQHandler
 800446c:	e7fe      	b.n	800446c <CCU43_3_IRQHandler>

0800446e <CCU80_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_0_IRQHandler
 800446e:	e7fe      	b.n	800446e <CCU80_0_IRQHandler>

08004470 <CCU80_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_1_IRQHandler
 8004470:	e7fe      	b.n	8004470 <CCU80_1_IRQHandler>

08004472 <CCU80_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_2_IRQHandler
 8004472:	e7fe      	b.n	8004472 <CCU80_2_IRQHandler>

08004474 <CCU80_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_3_IRQHandler
 8004474:	e7fe      	b.n	8004474 <CCU80_3_IRQHandler>

08004476 <CCU81_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_0_IRQHandler
 8004476:	e7fe      	b.n	8004476 <CCU81_0_IRQHandler>

08004478 <CCU81_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_1_IRQHandler
 8004478:	e7fe      	b.n	8004478 <CCU81_1_IRQHandler>

0800447a <CCU81_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_2_IRQHandler
 800447a:	e7fe      	b.n	800447a <CCU81_2_IRQHandler>

0800447c <CCU81_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_3_IRQHandler
 800447c:	e7fe      	b.n	800447c <CCU81_3_IRQHandler>

0800447e <POSIF0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler POSIF0_0_IRQHandler
 800447e:	e7fe      	b.n	800447e <POSIF0_0_IRQHandler>

08004480 <POSIF0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler POSIF0_1_IRQHandler
 8004480:	e7fe      	b.n	8004480 <POSIF0_1_IRQHandler>

08004482 <POSIF1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler POSIF1_0_IRQHandler
 8004482:	e7fe      	b.n	8004482 <POSIF1_0_IRQHandler>

08004484 <POSIF1_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler POSIF1_1_IRQHandler
 8004484:	e7fe      	b.n	8004484 <POSIF1_1_IRQHandler>

08004486 <CAN0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_0_IRQHandler
 8004486:	e7fe      	b.n	8004486 <CAN0_0_IRQHandler>

08004488 <CAN0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_1_IRQHandler
 8004488:	e7fe      	b.n	8004488 <CAN0_1_IRQHandler>

0800448a <CAN0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_2_IRQHandler
 800448a:	e7fe      	b.n	800448a <CAN0_2_IRQHandler>

0800448c <CAN0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_3_IRQHandler
 800448c:	e7fe      	b.n	800448c <CAN0_3_IRQHandler>

0800448e <CAN0_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_4_IRQHandler
 800448e:	e7fe      	b.n	800448e <CAN0_4_IRQHandler>

08004490 <CAN0_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_5_IRQHandler
 8004490:	e7fe      	b.n	8004490 <CAN0_5_IRQHandler>

08004492 <CAN0_6_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_6_IRQHandler
 8004492:	e7fe      	b.n	8004492 <CAN0_6_IRQHandler>

08004494 <CAN0_7_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_7_IRQHandler
 8004494:	e7fe      	b.n	8004494 <CAN0_7_IRQHandler>

08004496 <USIC0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_0_IRQHandler
 8004496:	e7fe      	b.n	8004496 <USIC0_0_IRQHandler>

08004498 <USIC0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_1_IRQHandler
 8004498:	e7fe      	b.n	8004498 <USIC0_1_IRQHandler>

0800449a <USIC0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_2_IRQHandler
 800449a:	e7fe      	b.n	800449a <USIC0_2_IRQHandler>

0800449c <USIC0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_3_IRQHandler
 800449c:	e7fe      	b.n	800449c <USIC0_3_IRQHandler>

0800449e <USIC0_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_4_IRQHandler
 800449e:	e7fe      	b.n	800449e <USIC0_4_IRQHandler>

080044a0 <USIC0_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_5_IRQHandler
 80044a0:	e7fe      	b.n	80044a0 <USIC0_5_IRQHandler>

080044a2 <USIC1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_0_IRQHandler
 80044a2:	e7fe      	b.n	80044a2 <USIC1_0_IRQHandler>

080044a4 <USIC1_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_1_IRQHandler
 80044a4:	e7fe      	b.n	80044a4 <USIC1_1_IRQHandler>

080044a6 <USIC1_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_2_IRQHandler
 80044a6:	e7fe      	b.n	80044a6 <USIC1_2_IRQHandler>

080044a8 <USIC1_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_3_IRQHandler
 80044a8:	e7fe      	b.n	80044a8 <USIC1_3_IRQHandler>

080044aa <USIC1_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_4_IRQHandler
 80044aa:	e7fe      	b.n	80044aa <USIC1_4_IRQHandler>

080044ac <USIC1_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_5_IRQHandler
 80044ac:	e7fe      	b.n	80044ac <USIC1_5_IRQHandler>

080044ae <USIC2_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_0_IRQHandler
 80044ae:	e7fe      	b.n	80044ae <USIC2_0_IRQHandler>

080044b0 <USIC2_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_1_IRQHandler
 80044b0:	e7fe      	b.n	80044b0 <USIC2_1_IRQHandler>

080044b2 <USIC2_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_2_IRQHandler
 80044b2:	e7fe      	b.n	80044b2 <USIC2_2_IRQHandler>

080044b4 <USIC2_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_3_IRQHandler
 80044b4:	e7fe      	b.n	80044b4 <USIC2_3_IRQHandler>

080044b6 <USIC2_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_4_IRQHandler
 80044b6:	e7fe      	b.n	80044b6 <USIC2_4_IRQHandler>

080044b8 <USIC2_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_5_IRQHandler
 80044b8:	e7fe      	b.n	80044b8 <USIC2_5_IRQHandler>

080044ba <LEDTS0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler LEDTS0_0_IRQHandler
 80044ba:	e7fe      	b.n	80044ba <LEDTS0_0_IRQHandler>

080044bc <FCE0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler FCE0_0_IRQHandler
 80044bc:	e7fe      	b.n	80044bc <FCE0_0_IRQHandler>

080044be <GPDMA0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler GPDMA0_0_IRQHandler
 80044be:	e7fe      	b.n	80044be <GPDMA0_0_IRQHandler>

080044c0 <SDMMC0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler SDMMC0_0_IRQHandler
 80044c0:	e7fe      	b.n	80044c0 <SDMMC0_0_IRQHandler>

080044c2 <USB0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USB0_0_IRQHandler
 80044c2:	e7fe      	b.n	80044c2 <USB0_0_IRQHandler>

080044c4 <ETH0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ETH0_0_IRQHandler
 80044c4:	e7fe      	b.n	80044c4 <ETH0_0_IRQHandler>

080044c6 <GPDMA1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler GPDMA1_0_IRQHandler
 80044c6:	e7fe      	b.n	80044c6 <GPDMA1_0_IRQHandler>
   returns FALSE indicating that the code engine has performed the clock setup
*/   
    .weak   AllowPLLInitByStartup
    .type   AllowPLLInitByStartup, %function
AllowPLLInitByStartup:
    MOV R0,#1
 80044c8:	f04f 0001 	mov.w	r0, #1
    BX LR
 80044cc:	4770      	bx	lr
	...

080044d0 <SystemInit>:
  *         SystemCoreClock variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80044d0:	b580      	push	{r7, lr}
 80044d2:	b082      	sub	sp, #8
 80044d4:	af00      	add	r7, sp, #0
int temp;
	
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
SCB->CPACR |= ((3UL << 10*2) |                 /* set CP10 Full Access */
 80044d6:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 80044da:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80044de:	f44f 426d 	mov.w	r2, #60672	; 0xed00
 80044e2:	f2ce 0200 	movt	r2, #57344	; 0xe000
 80044e6:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 80044ea:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 80044ee:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
               (3UL << 11*2)  );               /* set CP11 Full Access */
#endif

/* Enable unaligned memory access - SCB_CCR.UNALIGN_TRP = 0 */
SCB->CCR &= ~(SCB_CCR_UNALIGN_TRP_Msk);
 80044f2:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 80044f6:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80044fa:	f44f 426d 	mov.w	r2, #60672	; 0xed00
 80044fe:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8004502:	6952      	ldr	r2, [r2, #20]
 8004504:	f022 0208 	bic.w	r2, r2, #8
 8004508:	615a      	str	r2, [r3, #20]
	
/* Setup the WDT */
#if WDT_SETUP

WDT->CTR &= ~WDTENB_nVal; 
 800450a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800450e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004512:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8004516:	f2c5 0200 	movt	r2, #20480	; 0x5000
 800451a:	6852      	ldr	r2, [r2, #4]
 800451c:	f022 0201 	bic.w	r2, r2, #1
 8004520:	605a      	str	r2, [r3, #4]

#endif

/* Setup the Flash Wait State */
#if PMU_FLASH
temp = FLASH0->FCON; 
 8004522:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004526:	f6c5 0300 	movt	r3, #22528	; 0x5800
 800452a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800452e:	f103 0314 	add.w	r3, r3, #20
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	607b      	str	r3, [r7, #4]
temp &= ~FLASH_FCON_WSPFLASH_Msk;
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	f023 030f 	bic.w	r3, r3, #15
 800453c:	607b      	str	r3, [r7, #4]
temp |= PMU_FLASH_WS+3;
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	f043 0303 	orr.w	r3, r3, #3
 8004544:	607b      	str	r3, [r7, #4]
FLASH0->FCON = temp;
 8004546:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800454a:	f6c5 0300 	movt	r3, #22528	; 0x5800
 800454e:	687a      	ldr	r2, [r7, #4]
 8004550:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004554:	f103 0314 	add.w	r3, r3, #20
 8004558:	601a      	str	r2, [r3, #0]
#endif


/* Setup the System clock */ 
#if SCU_CLOCK_SETUP
SystemClockSetup();
 800455a:	f000 f8ab 	bl	80046b4 <SystemClockSetup>
#endif

/*----------------------------------------------------------------------------
  Clock Variable definitions
 *----------------------------------------------------------------------------*/
SystemCoreClockUpdate();/*!< System Clock Frequency (Core Clock)*/
 800455e:	f000 f805 	bl	800456c <SystemCoreClockUpdate>
USBClockSetup();
#endif



}
 8004562:	f107 0708 	add.w	r7, r7, #8
 8004566:	46bd      	mov	sp, r7
 8004568:	bd80      	pop	{r7, pc}
 800456a:	bf00      	nop

0800456c <SystemCoreClockUpdate>:
  * @note   -  
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 800456c:	b480      	push	{r7}
 800456e:	b085      	sub	sp, #20
 8004570:	af00      	add	r7, sp, #0


/*----------------------------------------------------------------------------
  Clock Variable definitions
 *----------------------------------------------------------------------------*/
if (SCU_CLK->SYSCLKCR ==  0x00010000)
 8004572:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8004576:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800457a:	68db      	ldr	r3, [r3, #12]
 800457c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004580:	f040 8089 	bne.w	8004696 <SystemCoreClockUpdate+0x12a>
{
	if (SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk){
 8004584:	f244 7310 	movw	r3, #18192	; 0x4710
 8004588:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	f003 0304 	and.w	r3, r3, #4
 8004592:	2b00      	cmp	r3, #0
 8004594:	f000 8088 	beq.w	80046a8 <SystemCoreClockUpdate+0x13c>
		/* check if PLL is locked */
		/* read back divider settings */
		 PDIV = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk)>>24)+1;
 8004598:	f244 7310 	movw	r3, #18192	; 0x4710
 800459c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80045a0:	689b      	ldr	r3, [r3, #8]
 80045a2:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
 80045a6:	ea4f 6313 	mov.w	r3, r3, lsr #24
 80045aa:	f103 0301 	add.w	r3, r3, #1
 80045ae:	60fb      	str	r3, [r7, #12]
		 NDIV = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk)>>8)+1;
 80045b0:	f244 7310 	movw	r3, #18192	; 0x4710
 80045b4:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80045b8:	689b      	ldr	r3, [r3, #8]
 80045ba:	f403 43fe 	and.w	r3, r3, #32512	; 0x7f00
 80045be:	ea4f 2313 	mov.w	r3, r3, lsr #8
 80045c2:	f103 0301 	add.w	r3, r3, #1
 80045c6:	60bb      	str	r3, [r7, #8]
		 K2DIV  = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K2DIV_Msk)>>16)+1;
 80045c8:	f244 7310 	movw	r3, #18192	; 0x4710
 80045cc:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80045d0:	689b      	ldr	r3, [r3, #8]
 80045d2:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 80045d6:	ea4f 4313 	mov.w	r3, r3, lsr #16
 80045da:	f103 0301 	add.w	r3, r3, #1
 80045de:	607b      	str	r3, [r7, #4]

		if(SCU_PLL->PLLCON2 & SCU_PLL_PLLCON2_PINSEL_Msk){
 80045e0:	f244 7310 	movw	r3, #18192	; 0x4710
 80045e4:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80045e8:	68db      	ldr	r3, [r3, #12]
 80045ea:	f003 0301 	and.w	r3, r3, #1
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d028      	beq.n	8004644 <SystemCoreClockUpdate+0xd8>
		/* the selected clock is the Backup clock fofi */
		VCO = (CLOCK_BACK_UP/PDIV)*NDIV;
 80045f2:	f44f 5358 	mov.w	r3, #13824	; 0x3600
 80045f6:	f2c0 136e 	movt	r3, #366	; 0x16e
 80045fa:	68fa      	ldr	r2, [r7, #12]
 80045fc:	fbb3 f3f2 	udiv	r3, r3, r2
 8004600:	68ba      	ldr	r2, [r7, #8]
 8004602:	fb02 f303 	mul.w	r3, r2, r3
 8004606:	603b      	str	r3, [r7, #0]
		SystemCoreClock = VCO/K2DIV;
 8004608:	683a      	ldr	r2, [r7, #0]
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	fbb2 f2f3 	udiv	r2, r2, r3
 8004610:	f240 0310 	movw	r3, #16
 8004614:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004618:	601a      	str	r2, [r3, #0]
		/* in case the sysclock div is used */
		SystemCoreClock = SystemCoreClock/((SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSDIV_Msk)+1);
 800461a:	f240 0310 	movw	r3, #16
 800461e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004622:	681a      	ldr	r2, [r3, #0]
 8004624:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8004628:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800462c:	68db      	ldr	r3, [r3, #12]
 800462e:	b2db      	uxtb	r3, r3
 8004630:	f103 0301 	add.w	r3, r3, #1
 8004634:	fbb2 f2f3 	udiv	r2, r2, r3
 8004638:	f240 0310 	movw	r3, #16
 800463c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004640:	601a      	str	r2, [r3, #0]
 8004642:	e031      	b.n	80046a8 <SystemCoreClockUpdate+0x13c>
		
		}
		else
		{
		/* the selected clock is the PLL external oscillator */		
		VCO = (CLOCK_CRYSTAL_FREQUENCY/PDIV)*NDIV;
 8004644:	f44f 53d8 	mov.w	r3, #6912	; 0x1b00
 8004648:	f2c0 03b7 	movt	r3, #183	; 0xb7
 800464c:	68fa      	ldr	r2, [r7, #12]
 800464e:	fbb3 f3f2 	udiv	r3, r3, r2
 8004652:	68ba      	ldr	r2, [r7, #8]
 8004654:	fb02 f303 	mul.w	r3, r2, r3
 8004658:	603b      	str	r3, [r7, #0]
		SystemCoreClock = VCO/K2DIV;
 800465a:	683a      	ldr	r2, [r7, #0]
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	fbb2 f2f3 	udiv	r2, r2, r3
 8004662:	f240 0310 	movw	r3, #16
 8004666:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800466a:	601a      	str	r2, [r3, #0]
		/* in case the sysclock div is used */
		SystemCoreClock = SystemCoreClock/((SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSDIV_Msk)+1);
 800466c:	f240 0310 	movw	r3, #16
 8004670:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004674:	681a      	ldr	r2, [r3, #0]
 8004676:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 800467a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800467e:	68db      	ldr	r3, [r3, #12]
 8004680:	b2db      	uxtb	r3, r3
 8004682:	f103 0301 	add.w	r3, r3, #1
 8004686:	fbb2 f2f3 	udiv	r2, r2, r3
 800468a:	f240 0310 	movw	r3, #16
 800468e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004692:	601a      	str	r2, [r3, #0]
 8004694:	e008      	b.n	80046a8 <SystemCoreClockUpdate+0x13c>
	
	}
}
else
{
SystemCoreClock = CLOCK_BACK_UP;
 8004696:	f240 0310 	movw	r3, #16
 800469a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800469e:	f44f 5258 	mov.w	r2, #13824	; 0x3600
 80046a2:	f2c0 126e 	movt	r2, #366	; 0x16e
 80046a6:	601a      	str	r2, [r3, #0]
}


}
 80046a8:	f107 0714 	add.w	r7, r7, #20
 80046ac:	46bd      	mov	sp, r7
 80046ae:	bc80      	pop	{r7}
 80046b0:	4770      	bx	lr
 80046b2:	bf00      	nop

080046b4 <SystemClockSetup>:
  * @param  None
  * @retval None
  */
#if (SCU_CLOCK_SETUP == 1)
static int SystemClockSetup(void)
{
 80046b4:	b580      	push	{r7, lr}
 80046b6:	b082      	sub	sp, #8
 80046b8:	af00      	add	r7, sp, #0
int temp;
unsigned int long VCO;
int stepping_K2DIV;	

/* this weak function enables DAVE3 clock App usage */	
if(AllowPLLInitByStartup()){
 80046ba:	f003 f921 	bl	8007900 <AllowPLLInitByStartup>
 80046be:	4603      	mov	r3, r0
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	f000 8255 	beq.w	8004b70 <SystemClockSetup+0x4bc>
	
/* check if PLL is switched on */
if ((SCU_PLL->PLLCON0 &(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk)) != 0){
 80046c6:	f244 7310 	movw	r3, #18192	; 0x4710
 80046ca:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80046ce:	685a      	ldr	r2, [r3, #4]
 80046d0:	f04f 0302 	mov.w	r3, #2
 80046d4:	f2c0 0301 	movt	r3, #1
 80046d8:	4013      	ands	r3, r2
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d00d      	beq.n	80046fa <SystemClockSetup+0x46>
/* enable PLL first */
  SCU_PLL->PLLCON0 &= ~(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk);
 80046de:	f244 7310 	movw	r3, #18192	; 0x4710
 80046e2:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80046e6:	f244 7210 	movw	r2, #18192	; 0x4710
 80046ea:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80046ee:	6852      	ldr	r2, [r2, #4]
 80046f0:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80046f4:	f022 0202 	bic.w	r2, r2, #2
 80046f8:	605a      	str	r2, [r3, #4]
  {
	/********************************************************************************************************************/
	/*   Use external crystal for PLL clock input                                                                            */
	/********************************************************************************************************************/

   if (SCU_OSC->OSCHPCTRL & SCU_OSC_OSCHPCTRL_MODE_Msk){
 80046fa:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 80046fe:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004702:	685b      	ldr	r3, [r3, #4]
 8004704:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8004708:	2b00      	cmp	r3, #0
 800470a:	d072      	beq.n	80047f2 <SystemClockSetup+0x13e>
	   SCU_OSC->OSCHPCTRL &= ~(SCU_OSC_HP_MODE);	 /*enable the OSC_HP*/
 800470c:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 8004710:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004714:	f44f 428e 	mov.w	r2, #18176	; 0x4700
 8004718:	f2c5 0200 	movt	r2, #20480	; 0x5000
 800471c:	6852      	ldr	r2, [r2, #4]
 800471e:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8004722:	605a      	str	r2, [r3, #4]
	   /* setup OSC WDG devider */
	   SCU_OSC->OSCHPCTRL |= (SCU_OSCHPWDGDIV<<16);         
 8004724:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 8004728:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800472c:	f44f 428e 	mov.w	r2, #18176	; 0x4700
 8004730:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8004734:	6852      	ldr	r2, [r2, #4]
 8004736:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 800473a:	605a      	str	r2, [r3, #4]
	   /* select external OSC as PLL input */
	   SCU_PLL->PLLCON2 &= ~SCU_PLL_PLLCON2_PINSEL_Msk;
 800473c:	f244 7310 	movw	r3, #18192	; 0x4710
 8004740:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004744:	f244 7210 	movw	r2, #18192	; 0x4710
 8004748:	f2c5 0200 	movt	r2, #20480	; 0x5000
 800474c:	68d2      	ldr	r2, [r2, #12]
 800474e:	f022 0201 	bic.w	r2, r2, #1
 8004752:	60da      	str	r2, [r3, #12]
	   /* restart OSC Watchdog */
	   SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_OSCRES_Msk;  
 8004754:	f244 7310 	movw	r3, #18192	; 0x4710
 8004758:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800475c:	f244 7210 	movw	r2, #18192	; 0x4710
 8004760:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8004764:	6852      	ldr	r2, [r2, #4]
 8004766:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 800476a:	605a      	str	r2, [r3, #4]

       /* Timeout for wait loop ~150ms */
	   /********************************/
	   SysTick->LOAD  = ((5000000+100) & SysTick_LOAD_RELOAD_Msk) - 1;/* set reload register */
 800476c:	f24e 0310 	movw	r3, #57360	; 0xe010
 8004770:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8004774:	f644 32a3 	movw	r2, #19363	; 0x4ba3
 8004778:	f2c0 024c 	movt	r2, #76	; 0x4c
 800477c:	605a      	str	r2, [r3, #4]
	   SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 800477e:	f24e 0310 	movw	r3, #57360	; 0xe010
 8004782:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8004786:	f04f 0200 	mov.w	r2, #0
 800478a:	609a      	str	r2, [r3, #8]
	   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800478c:	f24e 0310 	movw	r3, #57360	; 0xe010
 8004790:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8004794:	f04f 0205 	mov.w	r2, #5
 8004798:	601a      	str	r2, [r3, #0]
	                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */		  
	   do 
	   {
       ;/* wait for ~150ms  */
	   }while((((SCU_PLL->PLLSTAT) & (SCU_PLL_PLLSTAT_PLLHV_Msk | SCU_PLL_PLLSTAT_PLLLV_Msk |SCU_PLL_PLLSTAT_PLLSP_Msk)) != 0x380)&&(SysTick->VAL >= 500)); 
 800479a:	f244 7310 	movw	r3, #18192	; 0x4710
 800479e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	f403 7360 	and.w	r3, r3, #896	; 0x380
 80047a8:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 80047ac:	d008      	beq.n	80047c0 <SystemClockSetup+0x10c>
 80047ae:	f24e 0310 	movw	r3, #57360	; 0xe010
 80047b2:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80047b6:	689a      	ldr	r2, [r3, #8]
 80047b8:	f240 13f3 	movw	r3, #499	; 0x1f3
 80047bc:	429a      	cmp	r2, r3
 80047be:	d8ec      	bhi.n	800479a <SystemClockSetup+0xe6>

	   SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 80047c0:	f24e 0310 	movw	r3, #57360	; 0xe010
 80047c4:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80047c8:	f24e 0210 	movw	r2, #57360	; 0xe010
 80047cc:	f2ce 0200 	movt	r2, #57344	; 0xe000
 80047d0:	6812      	ldr	r2, [r2, #0]
 80047d2:	f022 0201 	bic.w	r2, r2, #1
 80047d6:	601a      	str	r2, [r3, #0]
	   if (((SCU_PLL->PLLSTAT) & (SCU_PLL_PLLSTAT_PLLHV_Msk | SCU_PLL_PLLSTAT_PLLLV_Msk |SCU_PLL_PLLSTAT_PLLSP_Msk)) != 0x380)
 80047d8:	f244 7310 	movw	r3, #18192	; 0x4710
 80047dc:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	f403 7360 	and.w	r3, r3, #896	; 0x380
 80047e6:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 80047ea:	d002      	beq.n	80047f2 <SystemClockSetup+0x13e>
	   return(0);/* Return Error */
 80047ec:	f04f 0300 	mov.w	r3, #0
 80047f0:	e1c0      	b.n	8004b74 <SystemClockSetup+0x4c0>

	/********************************************************************************************************************/
	/*   Setup and look the main PLL                                                                                    */
	/********************************************************************************************************************/

if (!(SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)){
 80047f2:	f244 7310 	movw	r3, #18192	; 0x4710
 80047f6:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	f003 0304 	and.w	r3, r3, #4
 8004800:	2b00      	cmp	r3, #0
 8004802:	f040 81b5 	bne.w	8004b70 <SystemClockSetup+0x4bc>
	/* Systen is still running from internal clock */
		   /* select FOFI as system clock */
		   if((SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSSEL_Msk) != 0x0)SCU_CLK->SYSCLKCR &= ~SCU_CLK_SYSCLKCR_SYSSEL_Msk; /*Select FOFI*/
 8004806:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 800480a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800480e:	68db      	ldr	r3, [r3, #12]
 8004810:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004814:	2b00      	cmp	r3, #0
 8004816:	d00b      	beq.n	8004830 <SystemClockSetup+0x17c>
 8004818:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 800481c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004820:	f44f 428c 	mov.w	r2, #17920	; 0x4600
 8004824:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8004828:	68d2      	ldr	r2, [r2, #12]
 800482a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800482e:	60da      	str	r2, [r3, #12]


			 /*calulation for stepping*/
			 if (SCU_PLL_CLOCK_INPUT == SCU_CLOCK_CRYSTAL)VCO = (CLOCK_CRYSTAL_FREQUENCY/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
 8004830:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8004834:	f6c1 439c 	movt	r3, #7324	; 0x1c9c
 8004838:	607b      	str	r3, [r7, #4]
			 if ((SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_AUTOMATIC) ||(SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_FACTORY))
					VCO = (CLOCK_BACK_UP/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
	 
			 stepping_K2DIV = (VCO/24000000)-1;	
 800483a:	687a      	ldr	r2, [r7, #4]
 800483c:	f649 7381 	movw	r3, #40833	; 0x9f81
 8004840:	f2c1 635e 	movt	r3, #5726	; 0x165e
 8004844:	fba3 1302 	umull	r1, r3, r3, r2
 8004848:	ea4f 5353 	mov.w	r3, r3, lsr #21
 800484c:	f103 33ff 	add.w	r3, r3, #4294967295
 8004850:	603b      	str	r3, [r7, #0]
			 /* Go to bypass the Main PLL */
		   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_VCOBYP_Msk;
 8004852:	f244 7310 	movw	r3, #18192	; 0x4710
 8004856:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800485a:	f244 7210 	movw	r2, #18192	; 0x4710
 800485e:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8004862:	6852      	ldr	r2, [r2, #4]
 8004864:	f042 0201 	orr.w	r2, r2, #1
 8004868:	605a      	str	r2, [r3, #4]
		   /* disconnect OSC_HP to PLL */
		   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_FINDIS_Msk;
 800486a:	f244 7310 	movw	r3, #18192	; 0x4710
 800486e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004872:	f244 7210 	movw	r2, #18192	; 0x4710
 8004876:	f2c5 0200 	movt	r2, #20480	; 0x5000
 800487a:	6852      	ldr	r2, [r2, #4]
 800487c:	f042 0210 	orr.w	r2, r2, #16
 8004880:	605a      	str	r2, [r3, #4]
		   /* Setup devider settings for main PLL */
		   SCU_PLL->PLLCON1 = ((SCU_PLL_K1DIV) | (SCU_PLL_NDIV<<8) | (stepping_K2DIV<<16) | (SCU_PLL_PDIV<<24));
 8004882:	f244 7210 	movw	r2, #18192	; 0x4710
 8004886:	f2c5 0200 	movt	r2, #20480	; 0x5000
 800488a:	683b      	ldr	r3, [r7, #0]
 800488c:	ea4f 4103 	mov.w	r1, r3, lsl #16
 8004890:	f644 7301 	movw	r3, #20225	; 0x4f01
 8004894:	f2c0 1300 	movt	r3, #256	; 0x100
 8004898:	430b      	orrs	r3, r1
 800489a:	6093      	str	r3, [r2, #8]
		   /* we may have to set OSCDISCDIS */
		   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 800489c:	f244 7310 	movw	r3, #18192	; 0x4710
 80048a0:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80048a4:	f244 7210 	movw	r2, #18192	; 0x4710
 80048a8:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80048ac:	6852      	ldr	r2, [r2, #4]
 80048ae:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80048b2:	605a      	str	r2, [r3, #4]
		   /* connect OSC_HP to PLL */
		   SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_FINDIS_Msk;
 80048b4:	f244 7310 	movw	r3, #18192	; 0x4710
 80048b8:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80048bc:	f244 7210 	movw	r2, #18192	; 0x4710
 80048c0:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80048c4:	6852      	ldr	r2, [r2, #4]
 80048c6:	f022 0210 	bic.w	r2, r2, #16
 80048ca:	605a      	str	r2, [r3, #4]
		   /* restart PLL Lock detection */
		   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_RESLD_Msk;
 80048cc:	f244 7310 	movw	r3, #18192	; 0x4710
 80048d0:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80048d4:	f244 7210 	movw	r2, #18192	; 0x4710
 80048d8:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80048dc:	6852      	ldr	r2, [r2, #4]
 80048de:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 80048e2:	605a      	str	r2, [r3, #4]
		   /* wait for PLL Lock */
		   /* setup time out loop */
	       /* Timeout for wait loo ~150ms */
		   /********************************/
		   SysTick->LOAD  = ((5000000+100) & SysTick_LOAD_RELOAD_Msk) - 1;/* set reload register */
 80048e4:	f24e 0310 	movw	r3, #57360	; 0xe010
 80048e8:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80048ec:	f644 32a3 	movw	r2, #19363	; 0x4ba3
 80048f0:	f2c0 024c 	movt	r2, #76	; 0x4c
 80048f4:	605a      	str	r2, [r3, #4]
		   SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 80048f6:	f24e 0310 	movw	r3, #57360	; 0xe010
 80048fa:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80048fe:	f04f 0200 	mov.w	r2, #0
 8004902:	609a      	str	r2, [r3, #8]
		   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004904:	f24e 0310 	movw	r3, #57360	; 0xe010
 8004908:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800490c:	f04f 0205 	mov.w	r2, #5
 8004910:	601a      	str	r2, [r3, #0]
		                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */		  
		   
		   while ((!(SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk))&&(SysTick->VAL >= 500));
 8004912:	bf00      	nop
 8004914:	f244 7310 	movw	r3, #18192	; 0x4710
 8004918:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	f003 0304 	and.w	r3, r3, #4
 8004922:	2b00      	cmp	r3, #0
 8004924:	d108      	bne.n	8004938 <SystemClockSetup+0x284>
 8004926:	f24e 0310 	movw	r3, #57360	; 0xe010
 800492a:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800492e:	689a      	ldr	r2, [r3, #8]
 8004930:	f240 13f3 	movw	r3, #499	; 0x1f3
 8004934:	429a      	cmp	r2, r3
 8004936:	d8ed      	bhi.n	8004914 <SystemClockSetup+0x260>
	       SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 8004938:	f24e 0310 	movw	r3, #57360	; 0xe010
 800493c:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8004940:	f24e 0210 	movw	r2, #57360	; 0xe010
 8004944:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8004948:	6812      	ldr	r2, [r2, #0]
 800494a:	f022 0201 	bic.w	r2, r2, #1
 800494e:	601a      	str	r2, [r3, #0]

		   if ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)==SCU_PLL_PLLSTAT_VCOLOCK_Msk)
 8004950:	f244 7310 	movw	r3, #18192	; 0x4710
 8004954:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	f003 0304 	and.w	r3, r3, #4
 800495e:	2b00      	cmp	r3, #0
 8004960:	d04e      	beq.n	8004a00 <SystemClockSetup+0x34c>
		   		{
				/* Go back to the Main PLL */
				SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_VCOBYP_Msk;
 8004962:	f244 7310 	movw	r3, #18192	; 0x4710
 8004966:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800496a:	f244 7210 	movw	r2, #18192	; 0x4710
 800496e:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8004972:	6852      	ldr	r2, [r2, #4]
 8004974:	f022 0201 	bic.w	r2, r2, #1
 8004978:	605a      	str	r2, [r3, #4]
	
	   /*********************************************************
	   here we need to setup the system clock divider
	   *********************************************************/
	
		SCU_CLK->CPUCLKCR = SCU_CPUCLKCR_DIV;
 800497a:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 800497e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004982:	f04f 0200 	mov.w	r2, #0
 8004986:	611a      	str	r2, [r3, #16]
		SCU_CLK->PBCLKCR = SCU_PBCLKCR_DIV;	
 8004988:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 800498c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004990:	f04f 0200 	mov.w	r2, #0
 8004994:	615a      	str	r2, [r3, #20]
		SCU_CLK->CCUCLKCR = SCU_CCUCLKCR_DIV;
 8004996:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 800499a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800499e:	f04f 0200 	mov.w	r2, #0
 80049a2:	621a      	str	r2, [r3, #32]
	

		 /* Switch system clock to PLL */
	   SCU_CLK->SYSCLKCR |=  0x00010000; 
 80049a4:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 80049a8:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80049ac:	f44f 428c 	mov.w	r2, #17920	; 0x4600
 80049b0:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80049b4:	68d2      	ldr	r2, [r2, #12]
 80049b6:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80049ba:	60da      	str	r2, [r3, #12]
				
	   /* we may have to reset OSCDISCDIS */
	   SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 80049bc:	f244 7310 	movw	r3, #18192	; 0x4710
 80049c0:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80049c4:	f244 7210 	movw	r2, #18192	; 0x4710
 80049c8:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80049cc:	6852      	ldr	r2, [r2, #4]
 80049ce:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80049d2:	605a      	str	r2, [r3, #4]
				
																  
		 /*********************************************************/
		 /* Delay for next K2 step ~50µs */
		 /*********************************************************/
		 SysTick->LOAD  = ((1250+100) & SysTick_LOAD_RELOAD_Msk) - 1;/* set reload register */
 80049d4:	f24e 0310 	movw	r3, #57360	; 0xe010
 80049d8:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80049dc:	f240 5245 	movw	r2, #1349	; 0x545
 80049e0:	605a      	str	r2, [r3, #4]
		 SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 80049e2:	f24e 0310 	movw	r3, #57360	; 0xe010
 80049e6:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80049ea:	f04f 0200 	mov.w	r2, #0
 80049ee:	609a      	str	r2, [r3, #8]
		 SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80049f0:	f24e 0310 	movw	r3, #57360	; 0xe010
 80049f4:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80049f8:	f04f 0205 	mov.w	r2, #5
 80049fc:	601a      	str	r2, [r3, #0]
										 SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
	
		 while (SysTick->VAL >= 100);								   /* wait for ~50µs  */
 80049fe:	e002      	b.n	8004a06 <SystemClockSetup+0x352>
		   if ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)==SCU_PLL_PLLSTAT_VCOLOCK_Msk)
		   		{
				/* Go back to the Main PLL */
				SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_VCOBYP_Msk;
				}
				else return(0);
 8004a00:	f04f 0300 	mov.w	r3, #0
 8004a04:	e0b6      	b.n	8004b74 <SystemClockSetup+0x4c0>
		 SysTick->LOAD  = ((1250+100) & SysTick_LOAD_RELOAD_Msk) - 1;/* set reload register */
		 SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
		 SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
										 SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
	
		 while (SysTick->VAL >= 100);								   /* wait for ~50µs  */
 8004a06:	f24e 0310 	movw	r3, #57360	; 0xe010
 8004a0a:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8004a0e:	689b      	ldr	r3, [r3, #8]
 8004a10:	2b63      	cmp	r3, #99	; 0x63
 8004a12:	d8f8      	bhi.n	8004a06 <SystemClockSetup+0x352>
		 SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 8004a14:	f24e 0310 	movw	r3, #57360	; 0xe010
 8004a18:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8004a1c:	f24e 0210 	movw	r2, #57360	; 0xe010
 8004a20:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8004a24:	6812      	ldr	r2, [r2, #0]
 8004a26:	f022 0201 	bic.w	r2, r2, #1
 8004a2a:	601a      	str	r2, [r3, #0]
	   /*********************************************************
	   here the ramp up of the system clock starts FSys < 60MHz
	   *********************************************************/
		if (CLOCK_FSYS > 60000000){
			 /*calulation for stepping*/
			 if (SCU_PLL_CLOCK_INPUT == SCU_CLOCK_CRYSTAL)VCO = (CLOCK_CRYSTAL_FREQUENCY/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
 8004a2c:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8004a30:	f6c1 439c 	movt	r3, #7324	; 0x1c9c
 8004a34:	607b      	str	r3, [r7, #4]
			 if ((SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_AUTOMATIC) ||(SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_FACTORY))
					VCO = (CLOCK_BACK_UP/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
	 
			 stepping_K2DIV = (VCO/60000000)-1;	
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	ea4f 2213 	mov.w	r2, r3, lsr #8
 8004a3c:	f245 43c7 	movw	r3, #21703	; 0x54c7
 8004a40:	f2c0 131e 	movt	r3, #286	; 0x11e
 8004a44:	fba3 1302 	umull	r1, r3, r3, r2
 8004a48:	ea4f 2393 	mov.w	r3, r3, lsr #10
 8004a4c:	f103 33ff 	add.w	r3, r3, #4294967295
 8004a50:	603b      	str	r3, [r7, #0]

			 /* Setup devider settings for main PLL */
				SCU_PLL->PLLCON1 = ((SCU_PLL_K1DIV) | (SCU_PLL_NDIV<<8) | (stepping_K2DIV<<16) | (SCU_PLL_PDIV<<24));
 8004a52:	f244 7210 	movw	r2, #18192	; 0x4710
 8004a56:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8004a5a:	683b      	ldr	r3, [r7, #0]
 8004a5c:	ea4f 4103 	mov.w	r1, r3, lsl #16
 8004a60:	f644 7301 	movw	r3, #20225	; 0x4f01
 8004a64:	f2c0 1300 	movt	r3, #256	; 0x100
 8004a68:	430b      	orrs	r3, r1
 8004a6a:	6093      	str	r3, [r2, #8]
		 }

		 /*********************************************************/
		 /* Delay for next K2 step ~50µs */
		 /*********************************************************/
	   SysTick->LOAD  = ((3000+100) & SysTick_LOAD_RELOAD_Msk) - 1;
 8004a6c:	f24e 0310 	movw	r3, #57360	; 0xe010
 8004a70:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8004a74:	f640 421b 	movw	r2, #3099	; 0xc1b
 8004a78:	605a      	str	r2, [r3, #4]
	   SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 8004a7a:	f24e 0310 	movw	r3, #57360	; 0xe010
 8004a7e:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8004a82:	f04f 0200 	mov.w	r2, #0
 8004a86:	609a      	str	r2, [r3, #8]
	   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004a88:	f24e 0310 	movw	r3, #57360	; 0xe010
 8004a8c:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8004a90:	f04f 0205 	mov.w	r2, #5
 8004a94:	601a      	str	r2, [r3, #0]
	                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
	
	   while (SysTick->VAL >= 100);								   /* wait for ~50µs  */
 8004a96:	bf00      	nop
 8004a98:	f24e 0310 	movw	r3, #57360	; 0xe010
 8004a9c:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8004aa0:	689b      	ldr	r3, [r3, #8]
 8004aa2:	2b63      	cmp	r3, #99	; 0x63
 8004aa4:	d8f8      	bhi.n	8004a98 <SystemClockSetup+0x3e4>
	   SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 8004aa6:	f24e 0310 	movw	r3, #57360	; 0xe010
 8004aaa:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8004aae:	f24e 0210 	movw	r2, #57360	; 0xe010
 8004ab2:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8004ab6:	6812      	ldr	r2, [r2, #0]
 8004ab8:	f022 0201 	bic.w	r2, r2, #1
 8004abc:	601a      	str	r2, [r3, #0]
   /*********************************************************
	   here the ramp up of the system clock starts FSys < 90MHz
	   *********************************************************/
		if (CLOCK_FSYS > 90000000){
			 /*calulation for stepping*/
			 if (SCU_PLL_CLOCK_INPUT == SCU_CLOCK_CRYSTAL)VCO = (CLOCK_CRYSTAL_FREQUENCY/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
 8004abe:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8004ac2:	f6c1 439c 	movt	r3, #7324	; 0x1c9c
 8004ac6:	607b      	str	r3, [r7, #4]
			 if ((SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_AUTOMATIC) ||(SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_FACTORY))
					VCO = (CLOCK_BACK_UP/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);

			 stepping_K2DIV = (VCO/90000000)-1;			
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	ea4f 12d3 	mov.w	r2, r3, lsr #7
 8004ace:	f24e 332f 	movw	r3, #58159	; 0xe32f
 8004ad2:	f2c0 03be 	movt	r3, #190	; 0xbe
 8004ad6:	fba3 1302 	umull	r1, r3, r3, r2
 8004ada:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8004ade:	f103 33ff 	add.w	r3, r3, #4294967295
 8004ae2:	603b      	str	r3, [r7, #0]

			 /* Setup devider settings for main PLL */
				SCU_PLL->PLLCON1 = ((SCU_PLL_K1DIV) | (SCU_PLL_NDIV<<8) | (stepping_K2DIV<<16) | (SCU_PLL_PDIV<<24));
 8004ae4:	f244 7210 	movw	r2, #18192	; 0x4710
 8004ae8:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8004aec:	683b      	ldr	r3, [r7, #0]
 8004aee:	ea4f 4103 	mov.w	r1, r3, lsl #16
 8004af2:	f644 7301 	movw	r3, #20225	; 0x4f01
 8004af6:	f2c0 1300 	movt	r3, #256	; 0x100
 8004afa:	430b      	orrs	r3, r1
 8004afc:	6093      	str	r3, [r2, #8]
		 }
	
		 /*********************************************************/
		 /* Delay for next K2 step ~50µs */
		 /*********************************************************/
	   SysTick->LOAD  = ((4800+100) & SysTick_LOAD_RELOAD_Msk) - 1;
 8004afe:	f24e 0310 	movw	r3, #57360	; 0xe010
 8004b02:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8004b06:	f241 3223 	movw	r2, #4899	; 0x1323
 8004b0a:	605a      	str	r2, [r3, #4]
	   SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 8004b0c:	f24e 0310 	movw	r3, #57360	; 0xe010
 8004b10:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8004b14:	f04f 0200 	mov.w	r2, #0
 8004b18:	609a      	str	r2, [r3, #8]
	   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004b1a:	f24e 0310 	movw	r3, #57360	; 0xe010
 8004b1e:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8004b22:	f04f 0205 	mov.w	r2, #5
 8004b26:	601a      	str	r2, [r3, #0]
	                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
	
	   while (SysTick->VAL >= 100);								   /* wait for ~50µs  */
 8004b28:	bf00      	nop
 8004b2a:	f24e 0310 	movw	r3, #57360	; 0xe010
 8004b2e:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8004b32:	689b      	ldr	r3, [r3, #8]
 8004b34:	2b63      	cmp	r3, #99	; 0x63
 8004b36:	d8f8      	bhi.n	8004b2a <SystemClockSetup+0x476>
	   SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 8004b38:	f24e 0310 	movw	r3, #57360	; 0xe010
 8004b3c:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8004b40:	f24e 0210 	movw	r2, #57360	; 0xe010
 8004b44:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8004b48:	6812      	ldr	r2, [r2, #0]
 8004b4a:	f022 0201 	bic.w	r2, r2, #1
 8004b4e:	601a      	str	r2, [r3, #0]
	   /********************************/
	
	   /* Setup devider settings for main PLL */
	   SCU_PLL->PLLCON1 = ((SCU_PLL_K1DIV) | (SCU_PLL_NDIV<<8) | (SCU_PLL_K2DIV<<16) | (SCU_PLL_PDIV<<24));
 8004b50:	f244 7310 	movw	r3, #18192	; 0x4710
 8004b54:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004b58:	f644 7201 	movw	r2, #20225	; 0x4f01
 8004b5c:	f2c0 1203 	movt	r2, #259	; 0x103
 8004b60:	609a      	str	r2, [r3, #8]
	
	   SCU_TRAP->TRAPCLR = SCU_TRAP_TRAPCLR_SOSCWDGT_Msk | SCU_TRAP_TRAPCLR_SVCOLCKT_Msk;  /* clear request for System OCS Watchdog Trap and System VCO Lock Trap  */
 8004b62:	f244 1360 	movw	r3, #16736	; 0x4160
 8004b66:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004b6a:	f04f 0205 	mov.w	r2, #5
 8004b6e:	60da      	str	r2, [r3, #12]
	}
 }/* end this weak function enables DAVE3 clock App usage */	
   return(1);
 8004b70:	f04f 0301 	mov.w	r3, #1

}
 8004b74:	4618      	mov	r0, r3
 8004b76:	f107 0708 	add.w	r7, r7, #8
 8004b7a:	46bd      	mov	sp, r7
 8004b7c:	bd80      	pop	{r7, pc}
 8004b7e:	bf00      	nop

08004b80 <_open>:
/* ========================================================================= */
/*
 * File open
 */
__attribute__((weak)) int _open(const char *name, int flags, int mode)
{
 8004b80:	b480      	push	{r7}
 8004b82:	b085      	sub	sp, #20
 8004b84:	af00      	add	r7, sp, #0
 8004b86:	60f8      	str	r0, [r7, #12]
 8004b88:	60b9      	str	r1, [r7, #8]
 8004b8a:	607a      	str	r2, [r7, #4]
 flags = flags;
 mode = mode;
 return -1;
 8004b8c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004b90:	4618      	mov	r0, r3
 8004b92:	f107 0714 	add.w	r7, r7, #20
 8004b96:	46bd      	mov	sp, r7
 8004b98:	bc80      	pop	{r7}
 8004b9a:	4770      	bx	lr

08004b9c <_lseek>:

/*
 * File position seek
 */
__attribute__((weak)) int _lseek(int file, int offset, int whence)
{
 8004b9c:	b480      	push	{r7}
 8004b9e:	b085      	sub	sp, #20
 8004ba0:	af00      	add	r7, sp, #0
 8004ba2:	60f8      	str	r0, [r7, #12]
 8004ba4:	60b9      	str	r1, [r7, #8]
 8004ba6:	607a      	str	r2, [r7, #4]
 file = file;
 offset = offset;
 whence = whence;
 return -1;
 8004ba8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004bac:	4618      	mov	r0, r3
 8004bae:	f107 0714 	add.w	r7, r7, #20
 8004bb2:	46bd      	mov	sp, r7
 8004bb4:	bc80      	pop	{r7}
 8004bb6:	4770      	bx	lr

08004bb8 <_read>:

/*
 * File read
 */
__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004bb8:	b480      	push	{r7}
 8004bba:	b085      	sub	sp, #20
 8004bbc:	af00      	add	r7, sp, #0
 8004bbe:	60f8      	str	r0, [r7, #12]
 8004bc0:	60b9      	str	r1, [r7, #8]
 8004bc2:	607a      	str	r2, [r7, #4]
 file = file;
 len  = len;
 return 0;
 8004bc4:	f04f 0300 	mov.w	r3, #0
}
 8004bc8:	4618      	mov	r0, r3
 8004bca:	f107 0714 	add.w	r7, r7, #20
 8004bce:	46bd      	mov	sp, r7
 8004bd0:	bc80      	pop	{r7}
 8004bd2:	4770      	bx	lr

08004bd4 <_write>:

/*
 * File write
 */
__attribute__((weak)) int _write(int file, char *buf, int nbytes)
{
 8004bd4:	b480      	push	{r7}
 8004bd6:	b085      	sub	sp, #20
 8004bd8:	af00      	add	r7, sp, #0
 8004bda:	60f8      	str	r0, [r7, #12]
 8004bdc:	60b9      	str	r1, [r7, #8]
 8004bde:	607a      	str	r2, [r7, #4]
 return -1;
 8004be0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004be4:	4618      	mov	r0, r3
 8004be6:	f107 0714 	add.w	r7, r7, #20
 8004bea:	46bd      	mov	sp, r7
 8004bec:	bc80      	pop	{r7}
 8004bee:	4770      	bx	lr

08004bf0 <_close>:

/*
 * File close
 */
__attribute__((weak)) int _close(void)
{
 8004bf0:	b480      	push	{r7}
 8004bf2:	af00      	add	r7, sp, #0
 return -1;
 8004bf4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004bf8:	4618      	mov	r0, r3
 8004bfa:	46bd      	mov	sp, r7
 8004bfc:	bc80      	pop	{r7}
 8004bfe:	4770      	bx	lr

08004c00 <_fstat>:

/*
 * File status
 */
__attribute__((weak)) int _fstat(int file, struct stat *st)
{
 8004c00:	b480      	push	{r7}
 8004c02:	b083      	sub	sp, #12
 8004c04:	af00      	add	r7, sp, #0
 8004c06:	6078      	str	r0, [r7, #4]
 8004c08:	6039      	str	r1, [r7, #0]
 file = file;
 if(st)
 8004c0a:	683b      	ldr	r3, [r7, #0]
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	d002      	beq.n	8004c16 <_fstat+0x16>
  return -1;
 8004c10:	f04f 33ff 	mov.w	r3, #4294967295
 8004c14:	e001      	b.n	8004c1a <_fstat+0x1a>
 else
  return -2;
 8004c16:	f06f 0301 	mvn.w	r3, #1
}
 8004c1a:	4618      	mov	r0, r3
 8004c1c:	f107 070c 	add.w	r7, r7, #12
 8004c20:	46bd      	mov	sp, r7
 8004c22:	bc80      	pop	{r7}
 8004c24:	4770      	bx	lr
 8004c26:	bf00      	nop

08004c28 <_link>:
/*
 * File linking
 */
__attribute__((weak)) int _link (char *old, char *new)
{
 8004c28:	b480      	push	{r7}
 8004c2a:	b083      	sub	sp, #12
 8004c2c:	af00      	add	r7, sp, #0
 8004c2e:	6078      	str	r0, [r7, #4]
 8004c30:	6039      	str	r1, [r7, #0]
 if (old == new)
 8004c32:	687a      	ldr	r2, [r7, #4]
 8004c34:	683b      	ldr	r3, [r7, #0]
 8004c36:	429a      	cmp	r2, r3
 8004c38:	d102      	bne.n	8004c40 <_link+0x18>
  return -1;
 8004c3a:	f04f 33ff 	mov.w	r3, #4294967295
 8004c3e:	e001      	b.n	8004c44 <_link+0x1c>
 else
  return -2;
 8004c40:	f06f 0301 	mvn.w	r3, #1
}
 8004c44:	4618      	mov	r0, r3
 8004c46:	f107 070c 	add.w	r7, r7, #12
 8004c4a:	46bd      	mov	sp, r7
 8004c4c:	bc80      	pop	{r7}
 8004c4e:	4770      	bx	lr

08004c50 <_unlink>:

/*
 * Unlinking directory entry
 */
__attribute__((weak)) int _unlink(char *name)
{
 8004c50:	b480      	push	{r7}
 8004c52:	b083      	sub	sp, #12
 8004c54:	af00      	add	r7, sp, #0
 8004c56:	6078      	str	r0, [r7, #4]
 return -1;
 8004c58:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004c5c:	4618      	mov	r0, r3
 8004c5e:	f107 070c 	add.w	r7, r7, #12
 8004c62:	46bd      	mov	sp, r7
 8004c64:	bc80      	pop	{r7}
 8004c66:	4770      	bx	lr

08004c68 <_sbrk>:
/* ========================================================================= */
/*
 * Heap break (position)
 */
__attribute__((weak)) void *_sbrk(int RequestedSize)
{
 8004c68:	b480      	push	{r7}
 8004c6a:	b087      	sub	sp, #28
 8004c6c:	af00      	add	r7, sp, #0
 8004c6e:	6078      	str	r0, [r7, #4]
 unsigned int  HeapSize;
 static unsigned char *HeapBound;
 static unsigned char * heap= (unsigned char *)NULL;


 HeapSize   = (unsigned int)(&Heap_Bank1_Size);
 8004c70:	f64d 6348 	movw	r3, #56904	; 0xde48
 8004c74:	f2c0 0300 	movt	r3, #0
 8004c78:	617b      	str	r3, [r7, #20]

 /*
  * If this is the first time malloc() was invoked, we start with the
  * begining of the heap.
  */
 if(heap == (unsigned char *)NULL)
 8004c7a:	f240 034c 	movw	r3, #76	; 0x4c
 8004c7e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	d114      	bne.n	8004cb2 <_sbrk+0x4a>
  {
   heap = (unsigned char *)&Heap_Bank1_Start;
 8004c88:	f240 034c 	movw	r3, #76	; 0x4c
 8004c8c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004c90:	f242 12b8 	movw	r2, #8632	; 0x21b8
 8004c94:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8004c98:	601a      	str	r2, [r3, #0]
   HeapBound  = (unsigned char *) (heap + HeapSize);
 8004c9a:	f240 034c 	movw	r3, #76	; 0x4c
 8004c9e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004ca2:	681a      	ldr	r2, [r3, #0]
 8004ca4:	697b      	ldr	r3, [r7, #20]
 8004ca6:	18d2      	adds	r2, r2, r3
 8004ca8:	f240 0350 	movw	r3, #80	; 0x50
 8004cac:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004cb0:	601a      	str	r2, [r3, #0]
  }

 /* Super duper algo to find out if we have memory for the latest request */
 /* Given conditions are: */
 /* 1. Latest break */
 CurrBreak = heap;
 8004cb2:	f240 034c 	movw	r3, #76	; 0x4c
 8004cb6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	613b      	str	r3, [r7, #16]

 /* And 2. Potential break based on requested size */
 NextBreak = (unsigned char *)( (((unsigned int)(heap)) + RequestedSize + 7)
 8004cbe:	f240 034c 	movw	r3, #76	; 0x4c
 8004cc2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	461a      	mov	r2, r3
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	18d3      	adds	r3, r2, r3
 8004cce:	f103 0307 	add.w	r3, r3, #7
                                          & 0xFFFFFFF8);
 8004cd2:	f023 0307 	bic.w	r3, r3, #7
 /* Given conditions are: */
 /* 1. Latest break */
 CurrBreak = heap;

 /* And 2. Potential break based on requested size */
 NextBreak = (unsigned char *)( (((unsigned int)(heap)) + RequestedSize + 7)
 8004cd6:	60fb      	str	r3, [r7, #12]
                                          & 0xFFFFFFF8);

 /* Return no memory condition if we sense we are crossing the limit */
 if (NextBreak >=  HeapBound )
 8004cd8:	f240 0350 	movw	r3, #80	; 0x50
 8004cdc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	68fa      	ldr	r2, [r7, #12]
 8004ce4:	429a      	cmp	r2, r3
 8004ce6:	d302      	bcc.n	8004cee <_sbrk+0x86>
  return ((unsigned char *)NULL);
 8004ce8:	f04f 0300 	mov.w	r3, #0
 8004cec:	e006      	b.n	8004cfc <_sbrk+0x94>
 else
 {
  heap = NextBreak;
 8004cee:	f240 034c 	movw	r3, #76	; 0x4c
 8004cf2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004cf6:	68fa      	ldr	r2, [r7, #12]
 8004cf8:	601a      	str	r2, [r3, #0]
  return CurrBreak;
 8004cfa:	693b      	ldr	r3, [r7, #16]
 }
}
 8004cfc:	4618      	mov	r0, r3
 8004cfe:	f107 071c 	add.w	r7, r7, #28
 8004d02:	46bd      	mov	sp, r7
 8004d04:	bc80      	pop	{r7}
 8004d06:	4770      	bx	lr

08004d08 <_times>:
/* ========================================================================= */
/*
 * Process timing information
 */
__attribute__((weak)) int _times(struct tms *buf)
{
 8004d08:	b480      	push	{r7}
 8004d0a:	b083      	sub	sp, #12
 8004d0c:	af00      	add	r7, sp, #0
 8004d0e:	6078      	str	r0, [r7, #4]
 return -1;
 8004d10:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004d14:	4618      	mov	r0, r3
 8004d16:	f107 070c 	add.w	r7, r7, #12
 8004d1a:	46bd      	mov	sp, r7
 8004d1c:	bc80      	pop	{r7}
 8004d1e:	4770      	bx	lr

08004d20 <_wait>:
/*
 * Waiting for a child process to complete
 */
__attribute__((weak)) int _wait(int *status)
{
 8004d20:	b480      	push	{r7}
 8004d22:	b083      	sub	sp, #12
 8004d24:	af00      	add	r7, sp, #0
 8004d26:	6078      	str	r0, [r7, #4]
 return -1;
 8004d28:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004d2c:	4618      	mov	r0, r3
 8004d2e:	f107 070c 	add.w	r7, r7, #12
 8004d32:	46bd      	mov	sp, r7
 8004d34:	bc80      	pop	{r7}
 8004d36:	4770      	bx	lr

08004d38 <_kill>:

/*
 * Kill a process
 */
__attribute__((weak)) int _kill(int pid,int sig)
{
 8004d38:	b480      	push	{r7}
 8004d3a:	b083      	sub	sp, #12
 8004d3c:	af00      	add	r7, sp, #0
 8004d3e:	6078      	str	r0, [r7, #4]
 8004d40:	6039      	str	r1, [r7, #0]
 pid = pid;
 sig = sig;
 return -1;
 8004d42:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004d46:	4618      	mov	r0, r3
 8004d48:	f107 070c 	add.w	r7, r7, #12
 8004d4c:	46bd      	mov	sp, r7
 8004d4e:	bc80      	pop	{r7}
 8004d50:	4770      	bx	lr
 8004d52:	bf00      	nop

08004d54 <_fork>:

/*
 * Forking a child process
 */
__attribute__((weak)) int _fork(void)
{
 8004d54:	b480      	push	{r7}
 8004d56:	af00      	add	r7, sp, #0
 return -1;
 8004d58:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004d5c:	4618      	mov	r0, r3
 8004d5e:	46bd      	mov	sp, r7
 8004d60:	bc80      	pop	{r7}
 8004d62:	4770      	bx	lr

08004d64 <_getpid>:

/*
 * Process ID
 */
__attribute__((weak)) int _getpid(void)
{
 8004d64:	b480      	push	{r7}
 8004d66:	af00      	add	r7, sp, #0
 return -1;
 8004d68:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004d6c:	4618      	mov	r0, r3
 8004d6e:	46bd      	mov	sp, r7
 8004d70:	bc80      	pop	{r7}
 8004d72:	4770      	bx	lr

08004d74 <_exit>:

/*
 * Program/process exit
 */
__attribute__((weak)) void _exit(int rc)
{
 8004d74:	b480      	push	{r7}
 8004d76:	b083      	sub	sp, #12
 8004d78:	af00      	add	r7, sp, #0
 8004d7a:	6078      	str	r0, [r7, #4]
 rc = rc;
 while(1){}
 8004d7c:	e7fe      	b.n	8004d7c <_exit+0x8>
 8004d7e:	bf00      	nop

08004d80 <_init>:
}

/* Init */
__attribute__((weak)) void _init(void)
{}
 8004d80:	b480      	push	{r7}
 8004d82:	af00      	add	r7, sp, #0
 8004d84:	46bd      	mov	sp, r7
 8004d86:	bc80      	pop	{r7}
 8004d88:	4770      	bx	lr
 8004d8a:	bf00      	nop

08004d8c <_isatty>:

/*
 * Terminal type evaluation
 */
__attribute__((weak)) int _isatty(int file)
{
 8004d8c:	b480      	push	{r7}
 8004d8e:	b083      	sub	sp, #12
 8004d90:	af00      	add	r7, sp, #0
 8004d92:	6078      	str	r0, [r7, #4]
 file = file;
 return -1;
 8004d94:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004d98:	4618      	mov	r0, r3
 8004d9a:	f107 070c 	add.w	r7, r7, #12
 8004d9e:	46bd      	mov	sp, r7
 8004da0:	bc80      	pop	{r7}
 8004da2:	4770      	bx	lr

08004da4 <UART001_lInit>:
 * @return  None <BR>
 *
 * <b>Reentrant: No </b><BR>
 ******************************************************************************/ 
void UART001_lInit (const UART001_HandleType* Handle)
{
 8004da4:	b480      	push	{r7}
 8004da6:	b085      	sub	sp, #20
 8004da8:	af00      	add	r7, sp, #0
 8004daa:	6078      	str	r0, [r7, #4]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs;
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	60fb      	str	r3, [r7, #12]
 
  /** UART initialisation  */

  /* Disable UART mode before configuring all USIC registers to avoid 
   * unintended edges */ 
  UartRegs->CCR &= ~( ((uint32_t)(UART_MODE  & USIC_CH_CCR_MODE_Msk))); 
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004db6:	f023 0202 	bic.w	r2, r3, #2
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	641a      	str	r2, [r3, #64]	; 0x40

  /* Enable the USIC Channel */
  UartRegs->KSCFG |= ((((uint32_t)MASK_ONE  & USIC_CH_KSCFG_MODEN_Msk)) | \
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	68db      	ldr	r3, [r3, #12]
 8004dc2:	f043 0203 	orr.w	r2, r3, #3
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	60da      	str	r2, [r3, #12]
                         USIC_CH_KSCFG_BPMODEN_Msk)); 
   
  /* Configuration of USIC Channel Fractional Divider */

  /* Fractional divider mode selected */
  UartRegs->FDR |= (((uint32_t)SHIFT_TWO << USIC_CH_FDR_DM_Pos) \
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	691b      	ldr	r3, [r3, #16]
 8004dce:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	611a      	str	r2, [r3, #16]
                                                     & USIC_CH_FDR_DM_Msk);
  
  /* Step value */
  UartRegs->FDR |= ((Handle->BGR_STEP) & USIC_CH_FDR_STEP_Msk);
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	691a      	ldr	r2, [r3, #16]
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004dde:	ea4f 5383 	mov.w	r3, r3, lsl #22
 8004de2:	ea4f 5393 	mov.w	r3, r3, lsr #22
 8004de6:	431a      	orrs	r2, r3
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	611a      	str	r2, [r3, #16]
          
  /* The PreDivider for CTQ, PCTQ = 0  */
  /* The Denominator for CTQ, DCTQ = 16 */
    
  UartRegs->BRG |= \
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	695a      	ldr	r2, [r3, #20]
	  ((((uint32_t)(Handle->BGR_PCTQ) << USIC_CH_BRG_PCTQ_Pos) & \
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8004df6:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8004dfa:	f403 7140 	and.w	r1, r3, #768	; 0x300
		  	     USIC_CH_BRG_PCTQ_Msk) | \
      (((uint32_t)(Handle->BGR_DCTQ) << USIC_CH_BRG_DCTQ_Pos) & \
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004e02:	ea4f 2383 	mov.w	r3, r3, lsl #10
 8004e06:	f403 43f8 	and.w	r3, r3, #31744	; 0x7c00
  /* The PreDivider for CTQ, PCTQ = 0  */
  /* The Denominator for CTQ, DCTQ = 16 */
    
  UartRegs->BRG |= \
	  ((((uint32_t)(Handle->BGR_PCTQ) << USIC_CH_BRG_PCTQ_Pos) & \
		  	     USIC_CH_BRG_PCTQ_Msk) | \
 8004e0a:	4319      	orrs	r1, r3
      (((uint32_t)(Handle->BGR_DCTQ) << USIC_CH_BRG_DCTQ_Pos) & \
	     USIC_CH_BRG_DCTQ_Msk) | \
      (((uint32_t)(Handle->BGR_PDIV) << USIC_CH_BRG_PDIV_Pos) &  \
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004e10:	ea4f 4003 	mov.w	r0, r3, lsl #16
 8004e14:	f04f 0300 	mov.w	r3, #0
 8004e18:	f2c0 33ff 	movt	r3, #1023	; 0x3ff
 8004e1c:	4003      	ands	r3, r0
    
  UartRegs->BRG |= \
	  ((((uint32_t)(Handle->BGR_PCTQ) << USIC_CH_BRG_PCTQ_Pos) & \
		  	     USIC_CH_BRG_PCTQ_Msk) | \
      (((uint32_t)(Handle->BGR_DCTQ) << USIC_CH_BRG_DCTQ_Pos) & \
	     USIC_CH_BRG_DCTQ_Msk) | \
 8004e1e:	430b      	orrs	r3, r1
  UartRegs->FDR |= ((Handle->BGR_STEP) & USIC_CH_FDR_STEP_Msk);
          
  /* The PreDivider for CTQ, PCTQ = 0  */
  /* The Denominator for CTQ, DCTQ = 16 */
    
  UartRegs->BRG |= \
 8004e20:	431a      	orrs	r2, r3
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	615a      	str	r2, [r3, #20]
  /* Configuration of USIC Shift Control */
  
  /* Transmit/Receive LSB first is selected  */
  /* Transmission Mode (TRM) = 1  */
  /* Passive Data Level (PDL) = 1 */
  UartRegs->SCTR |= ((((uint32_t)SHIFT_ONE  << USIC_CH_SCTR_PDL_Pos) & \
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004e2a:	f443 7281 	orr.w	r2, r3, #258	; 0x102
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	635a      	str	r2, [r3, #52]	; 0x34
    USIC_CH_SCTR_PDL_Msk ) | \
    (((uint32_t)SHIFT_ONE  <<  USIC_CH_SCTR_TRM_Pos ) & USIC_CH_SCTR_TRM_Msk ));
  /* Set Word Length (WLE) & Frame Length (FLE) */
  UartRegs->SCTR |= ((((uint32_t)Handle->DataBits  << USIC_CH_SCTR_FLE_Pos) & \
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	8b9b      	ldrh	r3, [r3, #28]
 8004e3a:	ea4f 4303 	mov.w	r3, r3, lsl #16
 8004e3e:	f403 117c 	and.w	r1, r3, #4128768	; 0x3f0000
                      USIC_CH_SCTR_FLE_Msk ) | \
                     (((uint32_t)Handle->DataBits  << USIC_CH_SCTR_WLE_Pos) & \
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	8b9b      	ldrh	r3, [r3, #28]
 8004e46:	ea4f 6303 	mov.w	r3, r3, lsl #24
 8004e4a:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
  UartRegs->SCTR |= ((((uint32_t)SHIFT_ONE  << USIC_CH_SCTR_PDL_Pos) & \
    USIC_CH_SCTR_PDL_Msk ) | \
    (((uint32_t)SHIFT_ONE  <<  USIC_CH_SCTR_TRM_Pos ) & USIC_CH_SCTR_TRM_Msk ));
  /* Set Word Length (WLE) & Frame Length (FLE) */
  UartRegs->SCTR |= ((((uint32_t)Handle->DataBits  << USIC_CH_SCTR_FLE_Pos) & \
                      USIC_CH_SCTR_FLE_Msk ) | \
 8004e4e:	430b      	orrs	r3, r1
  /* Passive Data Level (PDL) = 1 */
  UartRegs->SCTR |= ((((uint32_t)SHIFT_ONE  << USIC_CH_SCTR_PDL_Pos) & \
    USIC_CH_SCTR_PDL_Msk ) | \
    (((uint32_t)SHIFT_ONE  <<  USIC_CH_SCTR_TRM_Pos ) & USIC_CH_SCTR_TRM_Msk ));
  /* Set Word Length (WLE) & Frame Length (FLE) */
  UartRegs->SCTR |= ((((uint32_t)Handle->DataBits  << USIC_CH_SCTR_FLE_Pos) & \
 8004e50:	431a      	orrs	r2, r3
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	635a      	str	r2, [r3, #52]	; 0x34
       
  /* Configuration of USIC Transmit Control/Status Register */ 
  /* TBUF Data Enable (TDEN) = 1 */
  /* TBUF Data Single Shot Mode (TDSSM) = 1 */
	
  UartRegs->TCSR |= ((((uint32_t)SHIFT_ONE  << USIC_CH_TCSR_TDEN_Pos) & \
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e5a:	f443 62a0 	orr.w	r2, r3, #1280	; 0x500
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	639a      	str	r2, [r3, #56]	; 0x38
  /* Sample Mode (SMD) = 1 */
  /* 1 Stop bit is selected */   
  /* Sample Point (SP) as configured */
  /* Pulse Length (PL) = 0 */
  
  UartRegs->PCR_ASCMode |= ((((uint32_t)MASK_ONE & USIC_CH_PCR_ASCMode_SMD_Msk)) |\
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	6bda      	ldr	r2, [r3, #60]	; 0x3c
    (((uint32_t)Handle->StopBit  << USIC_CH_PCR_ASCMode_STPB_Pos) & \
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	7d5b      	ldrb	r3, [r3, #21]
 8004e6a:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8004e6e:	f003 0102 	and.w	r1, r3, #2
    USIC_CH_PCR_ASCMode_STPB_Msk) | \
    (((uint32_t)(Handle->BGR_SP) << USIC_CH_PCR_ASCMode_SP_Pos) & \
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004e76:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8004e7a:	f403 53f8 	and.w	r3, r3, #7936	; 0x1f00
  /* Sample Point (SP) as configured */
  /* Pulse Length (PL) = 0 */
  
  UartRegs->PCR_ASCMode |= ((((uint32_t)MASK_ONE & USIC_CH_PCR_ASCMode_SMD_Msk)) |\
    (((uint32_t)Handle->StopBit  << USIC_CH_PCR_ASCMode_STPB_Pos) & \
    USIC_CH_PCR_ASCMode_STPB_Msk) | \
 8004e7e:	430b      	orrs	r3, r1
  /* Sample Mode (SMD) = 1 */
  /* 1 Stop bit is selected */   
  /* Sample Point (SP) as configured */
  /* Pulse Length (PL) = 0 */
  
  UartRegs->PCR_ASCMode |= ((((uint32_t)MASK_ONE & USIC_CH_PCR_ASCMode_SMD_Msk)) |\
 8004e80:	4313      	orrs	r3, r2
 8004e82:	f043 0201 	orr.w	r2, r3, #1
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	63da      	str	r2, [r3, #60]	; 0x3c
    (((uint32_t)Handle->StopBit  << USIC_CH_PCR_ASCMode_STPB_Pos) & \
    USIC_CH_PCR_ASCMode_STPB_Msk) | \
    (((uint32_t)(Handle->BGR_SP) << USIC_CH_PCR_ASCMode_SP_Pos) & \
    USIC_CH_PCR_ASCMode_SP_Msk));
      
  if(Handle->RecvNoiseEn)
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	d005      	beq.n	8004ea0 <UART001_lInit+0xfc>
  {
   	/* Enable Receiver Noise Interrupt*/  
    UartRegs->PCR_ASCMode |=(((uint32_t)SHIFT_ONE  << USIC_CH_PCR_CTR5_Pos) & \
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004e98:	f043 0220 	orr.w	r2, r3, #32
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	63da      	str	r2, [r3, #60]	; 0x3c
		  	  	  	  	  USIC_CH_PCR_CTR5_Msk); 
  }
  
  if(Handle->FormatErrEn)
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	d005      	beq.n	8004eb6 <UART001_lInit+0x112>
  {
   	/* Enable Format Error Interrupt*/  
    UartRegs->PCR_ASCMode |=(((uint32_t)SHIFT_ONE  << USIC_CH_PCR_CTR6_Pos) & \
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004eae:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	63da      	str	r2, [r3, #60]	; 0x3c
		  	  	  	  	                             USIC_CH_PCR_CTR6_Msk); 
  }
  
  if(Handle->FrameFinEn)
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	d005      	beq.n	8004ecc <UART001_lInit+0x128>
  {
   	/* Enable Frame Finished Interrupt*/  
    UartRegs->PCR_ASCMode |=(((uint32_t)SHIFT_ONE  << USIC_CH_PCR_CTR7_Pos) & \
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004ec4:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	63da      	str	r2, [r3, #60]	; 0x3c
		  	                                   	  	 USIC_CH_PCR_CTR7_Msk); 
  } 
  
  if (Handle->TxFifoEn)
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	7f9b      	ldrb	r3, [r3, #30]
 8004ed0:	2b00      	cmp	r3, #0
 8004ed2:	d00e      	beq.n	8004ef2 <UART001_lInit+0x14e>
  {	
	  /* Configuration of Transmitter Buffer Control Register */ 
	  UartRegs->TBCTR |= ((((uint32_t)Handle->TxLimit  << \
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004ee0:	ea4f 2303 	mov.w	r3, r3, lsl #8
						USIC_CH_TBCTR_LIMIT_Pos ) & USIC_CH_TBCTR_LIMIT_Msk));
 8004ee4:	f403 537c 	and.w	r3, r3, #16128	; 0x3f00
  } 
  
  if (Handle->TxFifoEn)
  {	
	  /* Configuration of Transmitter Buffer Control Register */ 
	  UartRegs->TBCTR |= ((((uint32_t)Handle->TxLimit  << \
 8004ee8:	431a      	orrs	r2, r3
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
 8004ef0:	e005      	b.n	8004efe <UART001_lInit+0x15a>
						USIC_CH_TBCTR_LIMIT_Pos ) & USIC_CH_TBCTR_LIMIT_Msk));
  }
  else
  {
	  /* TBIF is set to simplify polling*/
	  UartRegs->PSR_ASCMode |= (((uint32_t)SHIFT_ONE  << USIC_CH_PSR_TBIF_Pos) & \
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004ef6:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	649a      	str	r2, [r3, #72]	; 0x48
	 		  (uint32_t)USIC_CH_PSR_TBIF_Msk);
  }
  
  if (Handle->RxFifoEn)
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	7fdb      	ldrb	r3, [r3, #31]
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d00f      	beq.n	8004f26 <UART001_lInit+0x182>
  {
	  /* Configuration of Receiver Buffer Control Register */ 
	  UartRegs->RBCTR |= ((((uint32_t)Handle->RxLimit  << \
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	f8d3 210c 	ldr.w	r2, [r3, #268]	; 0x10c
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8004f12:	ea4f 2303 	mov.w	r3, r3, lsl #8
						   USIC_CH_RBCTR_LIMIT_Pos) & USIC_CH_RBCTR_LIMIT_Msk) | \
 8004f16:	f403 537c 	and.w	r3, r3, #16128	; 0x3f00
  }
  
  if (Handle->RxFifoEn)
  {
	  /* Configuration of Receiver Buffer Control Register */ 
	  UartRegs->RBCTR |= ((((uint32_t)Handle->RxLimit  << \
 8004f1a:	4313      	orrs	r3, r2
 8004f1c:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
							(((uint32_t)SHIFT_ONE << USIC_CH_RBCTR_LOF_Pos) & \
						   USIC_CH_RBCTR_LOF_Msk));
  }else{}
  
  /* Configuration of Channel Control Register */ 
  UartRegs->CCR |= (((uint32_t)(UART_MODE  & USIC_CH_CCR_MODE_Msk)) | \
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	6c1a      	ldr	r2, [r3, #64]	; 0x40
                    (((uint32_t)Handle->Parity  << USIC_CH_CCR_PM_Pos) & \
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	7d9b      	ldrb	r3, [r3, #22]
 8004f2e:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8004f32:	f403 7340 	and.w	r3, r3, #768	; 0x300
							(((uint32_t)SHIFT_ONE << USIC_CH_RBCTR_LOF_Pos) & \
						   USIC_CH_RBCTR_LOF_Msk));
  }else{}
  
  /* Configuration of Channel Control Register */ 
  UartRegs->CCR |= (((uint32_t)(UART_MODE  & USIC_CH_CCR_MODE_Msk)) | \
 8004f36:	4313      	orrs	r3, r2
 8004f38:	f043 0202 	orr.w	r2, r3, #2
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	641a      	str	r2, [r3, #64]	; 0x40
                    (((uint32_t)Handle->Parity  << USIC_CH_CCR_PM_Pos) & \
                     USIC_CH_CCR_PM_Msk));

}
 8004f40:	f107 0714 	add.w	r7, r7, #20
 8004f44:	46bd      	mov	sp, r7
 8004f46:	bc80      	pop	{r7}
 8004f48:	4770      	bx	lr
 8004f4a:	bf00      	nop

08004f4c <UART001_lConfigTXPin>:
 * @return  None <BR>
 *
 * <b>Reentrant: No </b><BR>
 ******************************************************************************/ 
void UART001_lConfigTXPin(const UART001_HandleType* Handle)
{
 8004f4c:	b480      	push	{r7}
 8004f4e:	b085      	sub	sp, #20
 8004f50:	af00      	add	r7, sp, #0
 8004f52:	6078      	str	r0, [r7, #4]
	uint32_t TempPortPin;

    /* set the TX portpin to '1' */
    Handle->PinHandle.TX_PortBase->OMR |= (uint32_t)SHIFT_ONE << \
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	685b      	ldr	r3, [r3, #4]
 8004f58:	687a      	ldr	r2, [r7, #4]
 8004f5a:	6852      	ldr	r2, [r2, #4]
 8004f5c:	6851      	ldr	r1, [r2, #4]
   		                                (uint32_t)Handle->PinHandle.TX_Pin;
 8004f5e:	687a      	ldr	r2, [r7, #4]
 8004f60:	7a12      	ldrb	r2, [r2, #8]
void UART001_lConfigTXPin(const UART001_HandleType* Handle)
{
	uint32_t TempPortPin;

    /* set the TX portpin to '1' */
    Handle->PinHandle.TX_PortBase->OMR |= (uint32_t)SHIFT_ONE << \
 8004f62:	f04f 0001 	mov.w	r0, #1
 8004f66:	fa00 f202 	lsl.w	r2, r0, r2
 8004f6a:	430a      	orrs	r2, r1
 8004f6c:	605a      	str	r2, [r3, #4]
   		                                (uint32_t)Handle->PinHandle.TX_Pin;
     
	/* Configure TX portpin as Open-drain General-purpose output */
    TempPortPin = (uint32_t)Handle->PinHandle.TX_Pin;
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	7a1b      	ldrb	r3, [r3, #8]
 8004f72:	60fb      	str	r3, [r7, #12]

    if (FIRST_NIBBLE > TempPortPin)
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	2b03      	cmp	r3, #3
 8004f78:	d810      	bhi.n	8004f9c <UART001_lConfigTXPin+0x50>
    {
   	  Handle->PinHandle.TX_PortBase->IOCR0 |= \
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	685b      	ldr	r3, [r3, #4]
 8004f7e:	687a      	ldr	r2, [r7, #4]
 8004f80:	6852      	ldr	r2, [r2, #4]
 8004f82:	6911      	ldr	r1, [r2, #16]
   			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
							(TempPortPin * 8U)));
 8004f84:	68fa      	ldr	r2, [r7, #12]
 8004f86:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    TempPortPin = (uint32_t)Handle->PinHandle.TX_Pin;

    if (FIRST_NIBBLE > TempPortPin)
    {
   	  Handle->PinHandle.TX_PortBase->IOCR0 |= \
   			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
 8004f8a:	f102 0203 	add.w	r2, r2, #3
 8004f8e:	f04f 0018 	mov.w	r0, #24
 8004f92:	fa00 f202 	lsl.w	r2, r0, r2
	/* Configure TX portpin as Open-drain General-purpose output */
    TempPortPin = (uint32_t)Handle->PinHandle.TX_Pin;

    if (FIRST_NIBBLE > TempPortPin)
    {
   	  Handle->PinHandle.TX_PortBase->IOCR0 |= \
 8004f96:	430a      	orrs	r2, r1
 8004f98:	611a      	str	r2, [r3, #16]
 8004f9a:	e04f      	b.n	800503c <UART001_lConfigTXPin+0xf0>
   			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
							(TempPortPin * 8U)));
    }
    else if ((FIRST_NIBBLE <= TempPortPin) && (SECOND_NIBBLE > TempPortPin))
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	2b03      	cmp	r3, #3
 8004fa0:	d917      	bls.n	8004fd2 <UART001_lConfigTXPin+0x86>
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	2b07      	cmp	r3, #7
 8004fa6:	d814      	bhi.n	8004fd2 <UART001_lConfigTXPin+0x86>
    {
	  TempPortPin = TempPortPin - FIRST_NIBBLE;
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	f1a3 0304 	sub.w	r3, r3, #4
 8004fae:	60fb      	str	r3, [r7, #12]
	  Handle->PinHandle.TX_PortBase->IOCR4 |= \
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	685b      	ldr	r3, [r3, #4]
 8004fb4:	687a      	ldr	r2, [r7, #4]
 8004fb6:	6852      	ldr	r2, [r2, #4]
 8004fb8:	6951      	ldr	r1, [r2, #20]
			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
							(TempPortPin * 8U)));
 8004fba:	68fa      	ldr	r2, [r7, #12]
 8004fbc:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    }
    else if ((FIRST_NIBBLE <= TempPortPin) && (SECOND_NIBBLE > TempPortPin))
    {
	  TempPortPin = TempPortPin - FIRST_NIBBLE;
	  Handle->PinHandle.TX_PortBase->IOCR4 |= \
			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
 8004fc0:	f102 0203 	add.w	r2, r2, #3
 8004fc4:	f04f 0018 	mov.w	r0, #24
 8004fc8:	fa00 f202 	lsl.w	r2, r0, r2
							(TempPortPin * 8U)));
    }
    else if ((FIRST_NIBBLE <= TempPortPin) && (SECOND_NIBBLE > TempPortPin))
    {
	  TempPortPin = TempPortPin - FIRST_NIBBLE;
	  Handle->PinHandle.TX_PortBase->IOCR4 |= \
 8004fcc:	430a      	orrs	r2, r1
 8004fce:	615a      	str	r2, [r3, #20]
 8004fd0:	e034      	b.n	800503c <UART001_lConfigTXPin+0xf0>
			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
							(TempPortPin * 8U)));
    }
    else if ((SECOND_NIBBLE <= TempPortPin) && (THIRD_NIBBLE > TempPortPin))
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	2b07      	cmp	r3, #7
 8004fd6:	d917      	bls.n	8005008 <UART001_lConfigTXPin+0xbc>
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	2b0b      	cmp	r3, #11
 8004fdc:	d814      	bhi.n	8005008 <UART001_lConfigTXPin+0xbc>
    {
 	  TempPortPin = TempPortPin - SECOND_NIBBLE;
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	f1a3 0308 	sub.w	r3, r3, #8
 8004fe4:	60fb      	str	r3, [r7, #12]
 	  Handle->PinHandle.TX_PortBase->IOCR8 |= \
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	685b      	ldr	r3, [r3, #4]
 8004fea:	687a      	ldr	r2, [r7, #4]
 8004fec:	6852      	ldr	r2, [r2, #4]
 8004fee:	6991      	ldr	r1, [r2, #24]
 			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
							(TempPortPin * 8U)));
 8004ff0:	68fa      	ldr	r2, [r7, #12]
 8004ff2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    }
    else if ((SECOND_NIBBLE <= TempPortPin) && (THIRD_NIBBLE > TempPortPin))
    {
 	  TempPortPin = TempPortPin - SECOND_NIBBLE;
 	  Handle->PinHandle.TX_PortBase->IOCR8 |= \
 			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
 8004ff6:	f102 0203 	add.w	r2, r2, #3
 8004ffa:	f04f 0018 	mov.w	r0, #24
 8004ffe:	fa00 f202 	lsl.w	r2, r0, r2
							(TempPortPin * 8U)));
    }
    else if ((SECOND_NIBBLE <= TempPortPin) && (THIRD_NIBBLE > TempPortPin))
    {
 	  TempPortPin = TempPortPin - SECOND_NIBBLE;
 	  Handle->PinHandle.TX_PortBase->IOCR8 |= \
 8005002:	430a      	orrs	r2, r1
 8005004:	619a      	str	r2, [r3, #24]
 8005006:	e019      	b.n	800503c <UART001_lConfigTXPin+0xf0>
 			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
							(TempPortPin * 8U)));
    }
    else if ((THIRD_NIBBLE <= TempPortPin) && (FOURTH_NIBBLE > TempPortPin))
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	2b0b      	cmp	r3, #11
 800500c:	d916      	bls.n	800503c <UART001_lConfigTXPin+0xf0>
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	2b0f      	cmp	r3, #15
 8005012:	d813      	bhi.n	800503c <UART001_lConfigTXPin+0xf0>
    {
	  TempPortPin = TempPortPin - THIRD_NIBBLE;
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	f1a3 030c 	sub.w	r3, r3, #12
 800501a:	60fb      	str	r3, [r7, #12]
	  Handle->PinHandle.TX_PortBase->IOCR12 |= \
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	685b      	ldr	r3, [r3, #4]
 8005020:	687a      	ldr	r2, [r7, #4]
 8005022:	6852      	ldr	r2, [r2, #4]
 8005024:	69d1      	ldr	r1, [r2, #28]
			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
							(TempPortPin * 8U)));
 8005026:	68fa      	ldr	r2, [r7, #12]
 8005028:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    }
    else if ((THIRD_NIBBLE <= TempPortPin) && (FOURTH_NIBBLE > TempPortPin))
    {
	  TempPortPin = TempPortPin - THIRD_NIBBLE;
	  Handle->PinHandle.TX_PortBase->IOCR12 |= \
			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
 800502c:	f102 0203 	add.w	r2, r2, #3
 8005030:	f04f 0018 	mov.w	r0, #24
 8005034:	fa00 f202 	lsl.w	r2, r0, r2
							(TempPortPin * 8U)));
    }
    else if ((THIRD_NIBBLE <= TempPortPin) && (FOURTH_NIBBLE > TempPortPin))
    {
	  TempPortPin = TempPortPin - THIRD_NIBBLE;
	  Handle->PinHandle.TX_PortBase->IOCR12 |= \
 8005038:	430a      	orrs	r2, r1
 800503a:	61da      	str	r2, [r3, #28]
							(TempPortPin * 8U)));
    }
	else
	{}

}
 800503c:	f107 0714 	add.w	r7, r7, #20
 8005040:	46bd      	mov	sp, r7
 8005042:	bc80      	pop	{r7}
 8005044:	4770      	bx	lr
 8005046:	bf00      	nop

08005048 <UART001_labsRealType>:
 * 				 -ve float value if Number is >= 0.0 <BR>
 *
 * <b>Reentrant: No </b><BR>
 ******************************************************************************/
float UART001_labsRealType(float Number)
{
 8005048:	b480      	push	{r7}
 800504a:	b085      	sub	sp, #20
 800504c:	af00      	add	r7, sp, #0
 800504e:	6078      	str	r0, [r7, #4]
   float return_value;
	if (Number < 0.0F){
 8005050:	edd7 7a01 	vldr	s15, [r7, #4]
 8005054:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005058:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800505c:	d506      	bpl.n	800506c <UART001_labsRealType+0x24>
		return_value = -Number;
 800505e:	edd7 7a01 	vldr	s15, [r7, #4]
 8005062:	eef1 7a67 	vneg.f32	s15, s15
 8005066:	edc7 7a03 	vstr	s15, [r7, #12]
 800506a:	e001      	b.n	8005070 <UART001_labsRealType+0x28>
	}
	else{
		return_value = Number;
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	60fb      	str	r3, [r7, #12]
	}
	return return_value;
 8005070:	68fb      	ldr	r3, [r7, #12]
}
 8005072:	4618      	mov	r0, r3
 8005074:	f107 0714 	add.w	r7, r7, #20
 8005078:	46bd      	mov	sp, r7
 800507a:	bc80      	pop	{r7}
 800507c:	4770      	bx	lr
 800507e:	bf00      	nop

08005080 <UART001_lConfigureBaudRate>:
 *
 * <b>Reentrant: No </b><BR>
 ******************************************************************************/
void UART001_lConfigureBaudRate\
                              (uint32_t BaudRate,uint32_t* Pdiv,uint32_t* Step)
{
 8005080:	b580      	push	{r7, lr}
 8005082:	ed2d 8b02 	vpush	{d8}
 8005086:	b0ae      	sub	sp, #184	; 0xb8
 8005088:	af00      	add	r7, sp, #0
 800508a:	60f8      	str	r0, [r7, #12]
 800508c:	60b9      	str	r1, [r7, #8]
 800508e:	607a      	str	r2, [r7, #4]
	uint32_t fdr_step = 0x00U;
 8005090:	f04f 0300 	mov.w	r3, #0
 8005094:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
	uint32_t brg_pdiv = 0x00U;
 8005098:	f04f 0300 	mov.w	r3, #0
 800509c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
	uint32_t divisor_in = BaudRate ;
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
	/* fPB / 1024 * (Brg_dctq + 1) */
	uint32_t dividend_in = 0U;
 80050a6:	f04f 0300 	mov.w	r3, #0
 80050aa:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
	uint32_t divisor_array[4];
	uint32_t dividend_array[4];
	uint32_t div_array[4];
	uint32_t max, frac,divisor1,divisor2,dividend1,dividend2;
	uint32_t array_count,array_count_1,array_count_2;
	uint32_t do_while_break = 0U;
 80050ae:	f04f 0300 	mov.w	r3, #0
 80050b2:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
	uint32_t temp = 0U;
 80050b6:	f04f 0300 	mov.w	r3, #0
 80050ba:	67fb      	str	r3, [r7, #124]	; 0x7c
	float div_factor;
	uint32_t loop_cnt;
	bool swapped;
	dividend_in = (uint32_t)((uint32_t)(UART001_CLOCK * 1000000)/ \
 80050bc:	f642 53c6 	movw	r3, #11718	; 0x2dc6
 80050c0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
                    	(UART001_MAX_VALUE * UART001_DCTQ_VALUE)); 
	/* swap if divisor_in/dividend_in > max_divisor/max_dividend */
	div_factor = (float) divisor_in/(float) dividend_in;
 80050c4:	edd7 7a2b 	vldr	s15, [r7, #172]	; 0xac
 80050c8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80050cc:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 80050d0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80050d4:	eec7 7a27 	vdiv.f32	s15, s14, s15
 80050d8:	edc7 7a1e 	vstr	s15, [r7, #120]	; 0x78
	if ( div_factor > 1.0F)
 80050dc:	ed97 7a1e 	vldr	s14, [r7, #120]	; 0x78
 80050e0:	eef7 7a00 	vmov.f32	s15, #112	; 0x70
 80050e4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80050e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80050ec:	dd12      	ble.n	8005114 <UART001_lConfigureBaudRate+0x94>
	{
		max = UART001_MAX_VALUE;
 80050ee:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80050f2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
		swapped = 1U;
 80050f6:	f04f 0301 	mov.w	r3, #1
 80050fa:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
		temp = divisor_in;
 80050fe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8005102:	67fb      	str	r3, [r7, #124]	; 0x7c
		divisor_in = dividend_in;
 8005104:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8005108:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
		dividend_in = temp;
 800510c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800510e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8005112:	e007      	b.n	8005124 <UART001_lConfigureBaudRate+0xa4>
	}
	else
	{
		swapped = 0U;
 8005114:	f04f 0300 	mov.w	r3, #0
 8005118:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
		max = UART001_MAX_VALUE;
 800511c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005120:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
	}
	/*Init parameters*/
	loop_cnt = 0U;
 8005124:	f04f 0300 	mov.w	r3, #0
 8005128:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	array_count = 0U;
 800512c:	f04f 0300 	mov.w	r3, #0
 8005130:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
	array_count_1 = 0U;
 8005134:	f04f 0300 	mov.w	r3, #0
 8005138:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
	divisor[0] = divisor_in;
 800513c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8005140:	663b      	str	r3, [r7, #96]	; 0x60
	remainder[0] = dividend_in;
 8005142:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8005146:	643b      	str	r3, [r7, #64]	; 0x40
	divisor_array[0] = 1U;
 8005148:	f04f 0301 	mov.w	r3, #1
 800514c:	633b      	str	r3, [r7, #48]	; 0x30
	dividend_array[0] = 0U;
 800514e:	f04f 0300 	mov.w	r3, #0
 8005152:	623b      	str	r3, [r7, #32]
	do {
			++loop_cnt;
 8005154:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005158:	f103 0301 	add.w	r3, r3, #1
 800515c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
			array_count_2 = array_count_1; /* on first loop is not used */
 8005160:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005164:	677b      	str	r3, [r7, #116]	; 0x74
			array_count_1 = array_count;
 8005166:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800516a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
			array_count = loop_cnt % 4U;
 800516e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005172:	f003 0303 	and.w	r3, r3, #3
 8005176:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
			dividend[array_count] = divisor[array_count_1];
 800517a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800517e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8005182:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8005186:	18cb      	adds	r3, r1, r3
 8005188:	f853 2c58 	ldr.w	r2, [r3, #-88]
 800518c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8005190:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8005194:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8005198:	18cb      	adds	r3, r1, r3
 800519a:	f843 2c68 	str.w	r2, [r3, #-104]
			
			divisor[array_count] = remainder[array_count_1];
 800519e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80051a2:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80051a6:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 80051aa:	18d3      	adds	r3, r2, r3
 80051ac:	f853 2c78 	ldr.w	r2, [r3, #-120]
 80051b0:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80051b4:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80051b8:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 80051bc:	18cb      	adds	r3, r1, r3
 80051be:	f843 2c58 	str.w	r2, [r3, #-88]
			
			div_array[array_count] = \
			                       dividend[array_count] / divisor[array_count];
 80051c2:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80051c6:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80051ca:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 80051ce:	18d3      	adds	r3, r2, r3
 80051d0:	f853 2c68 	ldr.w	r2, [r3, #-104]
 80051d4:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80051d8:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80051dc:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 80051e0:	18cb      	adds	r3, r1, r3
 80051e2:	f853 3c58 	ldr.w	r3, [r3, #-88]
 80051e6:	fbb2 f2f3 	udiv	r2, r2, r3
			array_count = loop_cnt % 4U;
			dividend[array_count] = divisor[array_count_1];
			
			divisor[array_count] = remainder[array_count_1];
			
			div_array[array_count] = \
 80051ea:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80051ee:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80051f2:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 80051f6:	18cb      	adds	r3, r1, r3
 80051f8:	f843 2ca8 	str.w	r2, [r3, #-168]
			                       dividend[array_count] / divisor[array_count];
			
			remainder[array_count] = \
			                       dividend[array_count] % divisor[array_count];
 80051fc:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8005200:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8005204:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 8005208:	18d3      	adds	r3, r2, r3
 800520a:	f853 2c68 	ldr.w	r2, [r3, #-104]
 800520e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8005212:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8005216:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 800521a:	18cb      	adds	r3, r1, r3
 800521c:	f853 3c58 	ldr.w	r3, [r3, #-88]
 8005220:	fbb2 f1f3 	udiv	r1, r2, r3
 8005224:	fb03 f301 	mul.w	r3, r3, r1
 8005228:	1ad2      	subs	r2, r2, r3
			divisor[array_count] = remainder[array_count_1];
			
			div_array[array_count] = \
			                       dividend[array_count] / divisor[array_count];
			
			remainder[array_count] = \
 800522a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800522e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8005232:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8005236:	18cb      	adds	r3, r1, r3
 8005238:	f843 2c78 	str.w	r2, [r3, #-120]
			                       dividend[array_count] % divisor[array_count];
			
			/* This executed only on first loop */
			if (loop_cnt == 1U)
 800523c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005240:	2b01      	cmp	r3, #1
 8005242:	d105      	bne.n	8005250 <UART001_lConfigureBaudRate+0x1d0>
			{ 
				divisor_array[1] = div_array[1];
 8005244:	697b      	ldr	r3, [r7, #20]
 8005246:	637b      	str	r3, [r7, #52]	; 0x34
				dividend_array[1] = 1U;
 8005248:	f04f 0301 	mov.w	r3, #1
 800524c:	627b      	str	r3, [r7, #36]	; 0x24
 800524e:	e04b      	b.n	80052e8 <UART001_lConfigureBaudRate+0x268>
			}
			else
			{
				divisor_array[array_count] = \
				      (div_array[array_count] * divisor_array[array_count_1]) + \
 8005250:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8005254:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8005258:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 800525c:	18d3      	adds	r3, r2, r3
 800525e:	f853 2ca8 	ldr.w	r2, [r3, #-168]
 8005262:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005266:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800526a:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 800526e:	18cb      	adds	r3, r1, r3
 8005270:	f853 3c88 	ldr.w	r3, [r3, #-136]
 8005274:	fb03 f202 	mul.w	r2, r3, r2
				       divisor_array[array_count_2];
 8005278:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800527a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800527e:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8005282:	18cb      	adds	r3, r1, r3
 8005284:	f853 3c88 	ldr.w	r3, [r3, #-136]
				dividend_array[1] = 1U;
			}
			else
			{
				divisor_array[array_count] = \
				      (div_array[array_count] * divisor_array[array_count_1]) + \
 8005288:	18d2      	adds	r2, r2, r3
				divisor_array[1] = div_array[1];
				dividend_array[1] = 1U;
			}
			else
			{
				divisor_array[array_count] = \
 800528a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800528e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8005292:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8005296:	18cb      	adds	r3, r1, r3
 8005298:	f843 2c88 	str.w	r2, [r3, #-136]
				      (div_array[array_count] * divisor_array[array_count_1]) + \
				       divisor_array[array_count_2];
				dividend_array[array_count] = \
				      (div_array[array_count] * dividend_array[array_count_1]) + \
 800529c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80052a0:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80052a4:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 80052a8:	18d3      	adds	r3, r2, r3
 80052aa:	f853 2ca8 	ldr.w	r2, [r3, #-168]
 80052ae:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80052b2:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80052b6:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 80052ba:	18cb      	adds	r3, r1, r3
 80052bc:	f853 3c98 	ldr.w	r3, [r3, #-152]
 80052c0:	fb03 f202 	mul.w	r2, r3, r2
				       dividend_array[array_count_2];
 80052c4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80052c6:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80052ca:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 80052ce:	18cb      	adds	r3, r1, r3
 80052d0:	f853 3c98 	ldr.w	r3, [r3, #-152]
			{
				divisor_array[array_count] = \
				      (div_array[array_count] * divisor_array[array_count_1]) + \
				       divisor_array[array_count_2];
				dividend_array[array_count] = \
				      (div_array[array_count] * dividend_array[array_count_1]) + \
 80052d4:	18d2      	adds	r2, r2, r3
			else
			{
				divisor_array[array_count] = \
				      (div_array[array_count] * divisor_array[array_count_1]) + \
				       divisor_array[array_count_2];
				dividend_array[array_count] = \
 80052d6:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80052da:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80052de:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 80052e2:	18cb      	adds	r3, r1, r3
 80052e4:	f843 2c98 	str.w	r2, [r3, #-152]
				      (div_array[array_count] * dividend_array[array_count_1]) + \
				       dividend_array[array_count_2];
			}
			if (dividend_array[array_count] > max) 
 80052e8:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80052ec:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80052f0:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 80052f4:	18d3      	adds	r3, r2, r3
 80052f6:	f853 2c98 	ldr.w	r2, [r3, #-152]
 80052fa:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80052fe:	429a      	cmp	r2, r3
 8005300:	f240 80df 	bls.w	80054c2 <UART001_lConfigureBaudRate+0x442>
			{
				divisor1 = divisor_array[array_count_1];
 8005304:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005308:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800530c:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8005310:	18cb      	adds	r3, r1, r3
 8005312:	f853 3c88 	ldr.w	r3, [r3, #-136]
 8005316:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
				dividend1 = dividend_array[array_count_1];
 800531a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800531e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8005322:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 8005326:	18d3      	adds	r3, r2, r3
 8005328:	f853 3c98 	ldr.w	r3, [r3, #-152]
 800532c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
				frac = (max - dividend_array[array_count_2]) / \
 8005330:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005332:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8005336:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 800533a:	18cb      	adds	r3, r1, r3
 800533c:	f853 3c98 	ldr.w	r3, [r3, #-152]
 8005340:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 8005344:	1ad2      	subs	r2, r2, r3
				                               dividend_array[array_count_1];
 8005346:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800534a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800534e:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8005352:	18cb      	adds	r3, r1, r3
 8005354:	f853 3c98 	ldr.w	r3, [r3, #-152]
			}
			if (dividend_array[array_count] > max) 
			{
				divisor1 = divisor_array[array_count_1];
				dividend1 = dividend_array[array_count_1];
				frac = (max - dividend_array[array_count_2]) / \
 8005358:	fbb2 f3f3 	udiv	r3, r2, r3
 800535c:	673b      	str	r3, [r7, #112]	; 0x70
				                               dividend_array[array_count_1];
				divisor2 = (frac * divisor_array[array_count-1U]) + \
 800535e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8005362:	f103 33ff 	add.w	r3, r3, #4294967295
 8005366:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800536a:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 800536e:	18d3      	adds	r3, r2, r3
 8005370:	f853 3c88 	ldr.w	r3, [r3, #-136]
 8005374:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8005376:	fb02 f203 	mul.w	r2, r2, r3
				                                divisor_array[array_count-2U];
 800537a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800537e:	f1a3 0302 	sub.w	r3, r3, #2
 8005382:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8005386:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 800538a:	18cb      	adds	r3, r1, r3
 800538c:	f853 3c88 	ldr.w	r3, [r3, #-136]
			{
				divisor1 = divisor_array[array_count_1];
				dividend1 = dividend_array[array_count_1];
				frac = (max - dividend_array[array_count_2]) / \
				                               dividend_array[array_count_1];
				divisor2 = (frac * divisor_array[array_count-1U]) + \
 8005390:	18d3      	adds	r3, r2, r3
 8005392:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
				                                divisor_array[array_count-2U];
				dividend2 = (frac * dividend_array[array_count-1U]) + \
 8005396:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800539a:	f103 33ff 	add.w	r3, r3, #4294967295
 800539e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80053a2:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 80053a6:	18d3      	adds	r3, r2, r3
 80053a8:	f853 3c98 	ldr.w	r3, [r3, #-152]
 80053ac:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 80053ae:	fb02 f203 	mul.w	r2, r2, r3
				                               dividend_array[array_count_2];
 80053b2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80053b4:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80053b8:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 80053bc:	18cb      	adds	r3, r1, r3
 80053be:	f853 3c98 	ldr.w	r3, [r3, #-152]
				dividend1 = dividend_array[array_count_1];
				frac = (max - dividend_array[array_count_2]) / \
				                               dividend_array[array_count_1];
				divisor2 = (frac * divisor_array[array_count-1U]) + \
				                                divisor_array[array_count-2U];
				dividend2 = (frac * dividend_array[array_count-1U]) + \
 80053c2:	18d3      	adds	r3, r2, r3
 80053c4:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
				                               dividend_array[array_count_2];
				/* Swap if required */
				if (swapped) {
 80053c8:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 80053cc:	2b00      	cmp	r3, #0
 80053ce:	d013      	beq.n	80053f8 <UART001_lConfigureBaudRate+0x378>
						/* Swap divisor1 and dividend1 */
						temp = divisor1;
 80053d0:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80053d4:	67fb      	str	r3, [r7, #124]	; 0x7c
						divisor1 = dividend1;
 80053d6:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80053da:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
						dividend1 = temp;
 80053de:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80053e0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
						/* Swap divisor2 and dividend2 */
						temp = divisor2;
 80053e4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80053e8:	67fb      	str	r3, [r7, #124]	; 0x7c
						divisor2 = dividend2;
 80053ea:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80053ee:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
						dividend2 = temp;
 80053f2:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80053f4:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
					}
				/* Remove if one of has divisor 0 */
				if ((dividend1 == 0U) || (divisor1 == 0U)) {
 80053f8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	d003      	beq.n	8005408 <UART001_lConfigureBaudRate+0x388>
 8005400:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8005404:	2b00      	cmp	r3, #0
 8005406:	d108      	bne.n	800541a <UART001_lConfigureBaudRate+0x39a>
					fdr_step = divisor2;
 8005408:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800540c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
					brg_pdiv = dividend2;
 8005410:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8005414:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005418:	e04e      	b.n	80054b8 <UART001_lConfigureBaudRate+0x438>
				}else if ((dividend2 == 0U) || (divisor2 == 0U)) {
 800541a:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800541e:	2b00      	cmp	r3, #0
 8005420:	d003      	beq.n	800542a <UART001_lConfigureBaudRate+0x3aa>
 8005422:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005426:	2b00      	cmp	r3, #0
 8005428:	d108      	bne.n	800543c <UART001_lConfigureBaudRate+0x3bc>
					fdr_step = divisor1;
 800542a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800542e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
					brg_pdiv = dividend1;
 8005432:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8005436:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800543a:	e03d      	b.n	80054b8 <UART001_lConfigureBaudRate+0x438>
				}else { 
					/*  Find the most nearest to target division */
					if (UART001_labsRealType(div_factor - \
					    ((float) divisor1 / (float) dividend1 )) > \
 800543c:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 8005440:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8005444:	edd7 7a26 	vldr	s15, [r7, #152]	; 0x98
 8005448:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800544c:	eec7 7a27 	vdiv.f32	s15, s14, s15
				}else if ((dividend2 == 0U) || (divisor2 == 0U)) {
					fdr_step = divisor1;
					brg_pdiv = dividend1;
				}else { 
					/*  Find the most nearest to target division */
					if (UART001_labsRealType(div_factor - \
 8005450:	ed97 7a1e 	vldr	s14, [r7, #120]	; 0x78
 8005454:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005458:	ee17 0a90 	vmov	r0, s15
 800545c:	f7ff fdf4 	bl	8005048 <UART001_labsRealType>
 8005460:	ee08 0a10 	vmov	s16, r0
					    ((float) divisor1 / (float) dividend1 )) > \
					    UART001_labsRealType(div_factor - \
					    ((float) divisor2 / (float) dividend2 ))) 
 8005464:	edd7 7a27 	vldr	s15, [r7, #156]	; 0x9c
 8005468:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800546c:	edd7 7a25 	vldr	s15, [r7, #148]	; 0x94
 8005470:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005474:	eec7 7a27 	vdiv.f32	s15, s14, s15
					brg_pdiv = dividend1;
				}else { 
					/*  Find the most nearest to target division */
					if (UART001_labsRealType(div_factor - \
					    ((float) divisor1 / (float) dividend1 )) > \
					    UART001_labsRealType(div_factor - \
 8005478:	ed97 7a1e 	vldr	s14, [r7, #120]	; 0x78
 800547c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005480:	ee17 0a90 	vmov	r0, s15
 8005484:	f7ff fde0 	bl	8005048 <UART001_labsRealType>
 8005488:	ee07 0a90 	vmov	s15, r0
				}else if ((dividend2 == 0U) || (divisor2 == 0U)) {
					fdr_step = divisor1;
					brg_pdiv = dividend1;
				}else { 
					/*  Find the most nearest to target division */
					if (UART001_labsRealType(div_factor - \
 800548c:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8005490:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005494:	dd08      	ble.n	80054a8 <UART001_lConfigureBaudRate+0x428>
					    ((float) divisor1 / (float) dividend1 )) > \
					    UART001_labsRealType(div_factor - \
					    ((float) divisor2 / (float) dividend2 ))) 
					{
						fdr_step = divisor2;
 8005496:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800549a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
						brg_pdiv = dividend2;
 800549e:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80054a2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80054a6:	e007      	b.n	80054b8 <UART001_lConfigureBaudRate+0x438>
					}else {
						fdr_step = divisor1;
 80054a8:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80054ac:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
						brg_pdiv = dividend1;
 80054b0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80054b4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
					}
				}
				do_while_break = 0x05U;
 80054b8:	f04f 0305 	mov.w	r3, #5
 80054bc:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80054c0:	e032      	b.n	8005528 <UART001_lConfigureBaudRate+0x4a8>
			}
			else if (remainder[array_count]== 0U) 
 80054c2:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80054c6:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80054ca:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 80054ce:	18d3      	adds	r3, r2, r3
 80054d0:	f853 3c78 	ldr.w	r3, [r3, #-120]
 80054d4:	2b00      	cmp	r3, #0
 80054d6:	d127      	bne.n	8005528 <UART001_lConfigureBaudRate+0x4a8>
			{
				fdr_step = divisor_array[array_count];
 80054d8:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80054dc:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80054e0:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 80054e4:	18cb      	adds	r3, r1, r3
 80054e6:	f853 3c88 	ldr.w	r3, [r3, #-136]
 80054ea:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
				brg_pdiv = dividend_array[array_count];
 80054ee:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80054f2:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80054f6:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 80054fa:	18d3      	adds	r3, r2, r3
 80054fc:	f853 3c98 	ldr.w	r3, [r3, #-152]
 8005500:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
				if (swapped)
 8005504:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 8005508:	2b00      	cmp	r3, #0
 800550a:	d009      	beq.n	8005520 <UART001_lConfigureBaudRate+0x4a0>
				{
					/* Swap fdr_step and brg_pdiv */
					temp = fdr_step;
 800550c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8005510:	67fb      	str	r3, [r7, #124]	; 0x7c
					fdr_step = brg_pdiv;
 8005512:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8005516:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
					brg_pdiv = temp;
 800551a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800551c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
				}
				do_while_break = 0x05U;
 8005520:	f04f 0305 	mov.w	r3, #5
 8005524:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
			}
			else {
			  /* Do Nothing */
			}
		} while (do_while_break != 0x05U);
 8005528:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800552c:	2b05      	cmp	r3, #5
 800552e:	f47f ae11 	bne.w	8005154 <UART001_lConfigureBaudRate+0xd4>

	if(fdr_step >= UART001_MAX_VALUE)
 8005532:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8005536:	f240 33ff 	movw	r3, #1023	; 0x3ff
 800553a:	429a      	cmp	r2, r3
 800553c:	d903      	bls.n	8005546 <UART001_lConfigureBaudRate+0x4c6>
	{
	   fdr_step = 1023U;
 800553e:	f240 33ff 	movw	r3, #1023	; 0x3ff
 8005542:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
	}

	*Step = fdr_step;
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800554c:	601a      	str	r2, [r3, #0]

	*Pdiv = brg_pdiv - 1U;
 800554e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8005552:	f103 32ff 	add.w	r2, r3, #4294967295
 8005556:	68bb      	ldr	r3, [r7, #8]
 8005558:	601a      	str	r2, [r3, #0]
}
 800555a:	f107 07b8 	add.w	r7, r7, #184	; 0xb8
 800555e:	46bd      	mov	sp, r7
 8005560:	ecbd 8b02 	vpop	{d8}
 8005564:	bd80      	pop	{r7, pc}
 8005566:	bf00      	nop

08005568 <UART001_Init>:
 *
 * <b>Reentrant: No </b><BR>
 *
 ******************************************************************************/
void UART001_Init(void)
{
 8005568:	b580      	push	{r7, lr}
 800556a:	b082      	sub	sp, #8
 800556c:	af00      	add	r7, sp, #0
	  /* Reset the Peripheral*/
   #if defined(UART001_PER0_USIC0_ENABLED)
	  RESET001_DeassertReset(PER0_USIC0);
   #endif
   #if defined(UART001_PER1_USIC1_ENABLED)
	  RESET001_DeassertReset(PER1_USIC1); 
 800556e:	f04f 0080 	mov.w	r0, #128	; 0x80
 8005572:	f2c1 0000 	movt	r0, #4096	; 0x1000
 8005576:	f000 ff2f 	bl	80063d8 <RESET001_DeassertReset>
   #if defined(UART001_PER1_USIC2_ENABLED)
	  RESET001_DeassertReset(PER1_USIC2); 
   #endif 
   #endif  
	  
   for (LoopIndex = (uint32_t)0; LoopIndex < (uint32_t)UART001_NUM_HANDLES; \
 800557a:	f04f 0300 	mov.w	r3, #0
 800557e:	607b      	str	r3, [r7, #4]
 8005580:	e021      	b.n	80055c6 <UART001_Init+0x5e>
	                           LoopIndex++)
   {
	  if (UART001_HandleArray[LoopIndex]->Mode == UART_HALFDUPLEX)
 8005582:	f240 0314 	movw	r3, #20
 8005586:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800558a:	687a      	ldr	r2, [r7, #4]
 800558c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005590:	7d1b      	ldrb	r3, [r3, #20]
 8005592:	2b01      	cmp	r3, #1
 8005594:	d109      	bne.n	80055aa <UART001_Init+0x42>
	  {
	   /*Configure TX Pin in Open-drain mode to allow the Wired-AND connection*/
		UART001_lConfigTXPin(UART001_HandleArray[LoopIndex]);
 8005596:	f240 0314 	movw	r3, #20
 800559a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800559e:	687a      	ldr	r2, [r7, #4]
 80055a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80055a4:	4618      	mov	r0, r3
 80055a6:	f7ff fcd1 	bl	8004f4c <UART001_lConfigTXPin>
	  }
	  
	  UART001_lInit(UART001_HandleArray[LoopIndex]);
 80055aa:	f240 0314 	movw	r3, #20
 80055ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80055b2:	687a      	ldr	r2, [r7, #4]
 80055b4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80055b8:	4618      	mov	r0, r3
 80055ba:	f7ff fbf3 	bl	8004da4 <UART001_lInit>
	  RESET001_DeassertReset(PER1_USIC2); 
   #endif 
   #endif  
	  
   for (LoopIndex = (uint32_t)0; LoopIndex < (uint32_t)UART001_NUM_HANDLES; \
	                           LoopIndex++)
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	f103 0301 	add.w	r3, r3, #1
 80055c4:	607b      	str	r3, [r7, #4]
   #if defined(UART001_PER1_USIC2_ENABLED)
	  RESET001_DeassertReset(PER1_USIC2); 
   #endif 
   #endif  
	  
   for (LoopIndex = (uint32_t)0; LoopIndex < (uint32_t)UART001_NUM_HANDLES; \
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d0da      	beq.n	8005582 <UART001_Init+0x1a>
	  }
	  
	  UART001_lInit(UART001_HandleArray[LoopIndex]);
   }
   
}
 80055cc:	f107 0708 	add.w	r7, r7, #8
 80055d0:	46bd      	mov	sp, r7
 80055d2:	bd80      	pop	{r7, pc}

080055d4 <UART001_DeInit>:
 *
 * <b>Reentrant: No </b><BR>
 *
 ******************************************************************************/
 void  UART001_DeInit (const UART001_HandleType* Handle)
{
 80055d4:	b480      	push	{r7}
 80055d6:	b083      	sub	sp, #12
 80055d8:	af00      	add	r7, sp, #0
 80055da:	6078      	str	r0, [r7, #4]
  /* <<<DD_UART001_API_2>>> */
  /* Place holder function */      
}
 80055dc:	f107 070c 	add.w	r7, r7, #12
 80055e0:	46bd      	mov	sp, r7
 80055e2:	bc80      	pop	{r7}
 80055e4:	4770      	bx	lr
 80055e6:	bf00      	nop

080055e8 <UART001_Configure>:
  const UART001_HandleType* Handle,
  uint32_t BaudRate,
  UART_ParityType Parity,
  UART_StopBitType Stopbit
)
{
 80055e8:	b580      	push	{r7, lr}
 80055ea:	b08a      	sub	sp, #40	; 0x28
 80055ec:	af00      	add	r7, sp, #0
 80055ee:	60f8      	str	r0, [r7, #12]
 80055f0:	60b9      	str	r1, [r7, #8]
 80055f2:	71fa      	strb	r2, [r7, #7]
 80055f4:	71bb      	strb	r3, [r7, #6]
   uint32_t Brg_Pdiv = 0x00U;
 80055f6:	f04f 0300 	mov.w	r3, #0
 80055fa:	617b      	str	r3, [r7, #20]
   uint32_t Fdr_Step = 0x00U;
 80055fc:	f04f 0300 	mov.w	r3, #0
 8005600:	613b      	str	r3, [r7, #16]
   uint32_t TXIDLE_status;
   uint32_t RXIDLE_status;
   USIC_CH_TypeDef* UartRegs = Handle->UartRegs;
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	623b      	str	r3, [r7, #32]
   status_t Status = (status_t)UART001_ERROR;
 8005608:	f04f 0305 	mov.w	r3, #5
 800560c:	627b      	str	r3, [r7, #36]	; 0x24
   
   /* <<<DD_UART001_API_3>>>*/

   TXIDLE_status = (uint32_t)\
                 RD_REG(UartRegs->PSR_ASCMode,USIC_CH_PSR_ASCMode_TXIDLE_Msk, \
 800560e:	6a3b      	ldr	r3, [r7, #32]
 8005610:	6c9b      	ldr	r3, [r3, #72]	; 0x48
   USIC_CH_TypeDef* UartRegs = Handle->UartRegs;
   status_t Status = (status_t)UART001_ERROR;
   
   /* <<<DD_UART001_API_3>>>*/

   TXIDLE_status = (uint32_t)\
 8005612:	f003 0301 	and.w	r3, r3, #1
 8005616:	61fb      	str	r3, [r7, #28]
                 RD_REG(UartRegs->PSR_ASCMode,USIC_CH_PSR_ASCMode_TXIDLE_Msk, \
	                       USIC_CH_PSR_ASCMode_TXIDLE_Pos);

   RXIDLE_status = (uint32_t)\
                 RD_REG(UartRegs->PSR_ASCMode,USIC_CH_PSR_ASCMode_RXIDLE_Msk, \
 8005618:	6a3b      	ldr	r3, [r7, #32]
 800561a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800561c:	f003 0302 	and.w	r3, r3, #2

   TXIDLE_status = (uint32_t)\
                 RD_REG(UartRegs->PSR_ASCMode,USIC_CH_PSR_ASCMode_TXIDLE_Msk, \
	                       USIC_CH_PSR_ASCMode_TXIDLE_Pos);

   RXIDLE_status = (uint32_t)\
 8005620:	ea4f 0353 	mov.w	r3, r3, lsr #1
 8005624:	61bb      	str	r3, [r7, #24]
                 RD_REG(UartRegs->PSR_ASCMode,USIC_CH_PSR_ASCMode_RXIDLE_Msk, \
	                       USIC_CH_PSR_ASCMode_RXIDLE_Pos);
   if(( TXIDLE_status & RXIDLE_status) == 0x01U)
 8005626:	69fa      	ldr	r2, [r7, #28]
 8005628:	69bb      	ldr	r3, [r7, #24]
 800562a:	4013      	ands	r3, r2
 800562c:	2b01      	cmp	r3, #1
 800562e:	d15b      	bne.n	80056e8 <UART001_Configure+0x100>
    {
      /* Disable UART mode before configuring all USIC registers to avoid 
       * unintended edges */ 
      UartRegs->CCR &= ~( ((uint32_t)(UART_MODE  & USIC_CH_CCR_MODE_Msk)));  
 8005630:	6a3b      	ldr	r3, [r7, #32]
 8005632:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005634:	f023 0202 	bic.w	r2, r3, #2
 8005638:	6a3b      	ldr	r3, [r7, #32]
 800563a:	641a      	str	r2, [r3, #64]	; 0x40
	  
      /* Configuration of USIC Channel Fractional Divider */
      UART001_lConfigureBaudRate(BaudRate,&Brg_Pdiv,&Fdr_Step);
 800563c:	f107 0214 	add.w	r2, r7, #20
 8005640:	f107 0310 	add.w	r3, r7, #16
 8005644:	68b8      	ldr	r0, [r7, #8]
 8005646:	4611      	mov	r1, r2
 8005648:	461a      	mov	r2, r3
 800564a:	f7ff fd19 	bl	8005080 <UART001_lConfigureBaudRate>

      /* Step value: 0x3FF */
      UartRegs->FDR &= ~(USIC_CH_FDR_STEP_Msk);
 800564e:	6a3b      	ldr	r3, [r7, #32]
 8005650:	691b      	ldr	r3, [r3, #16]
 8005652:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8005656:	f023 0303 	bic.w	r3, r3, #3
 800565a:	6a3a      	ldr	r2, [r7, #32]
 800565c:	6113      	str	r3, [r2, #16]
      UartRegs->FDR |= ( Fdr_Step & USIC_CH_FDR_STEP_Msk);
 800565e:	6a3b      	ldr	r3, [r7, #32]
 8005660:	691a      	ldr	r2, [r3, #16]
 8005662:	693b      	ldr	r3, [r7, #16]
 8005664:	ea4f 5383 	mov.w	r3, r3, lsl #22
 8005668:	ea4f 5393 	mov.w	r3, r3, lsr #22
 800566c:	431a      	orrs	r2, r3
 800566e:	6a3b      	ldr	r3, [r7, #32]
 8005670:	611a      	str	r2, [r3, #16]
              
      /* The PreDivider for CTQ, PCTQ = 0  */
      /* The Denominator for CTQ, DCTQ = 16 */

      UartRegs->BRG &= ~(USIC_CH_BRG_PDIV_Msk);
 8005672:	6a3b      	ldr	r3, [r7, #32]
 8005674:	695b      	ldr	r3, [r3, #20]
 8005676:	f023 737f 	bic.w	r3, r3, #66846720	; 0x3fc0000
 800567a:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 800567e:	6a3a      	ldr	r2, [r7, #32]
 8005680:	6153      	str	r3, [r2, #20]
      UartRegs->BRG |= ((((uint32_t)Brg_Pdiv  << USIC_CH_BRG_PDIV_Pos) \
 8005682:	6a3b      	ldr	r3, [r7, #32]
 8005684:	695a      	ldr	r2, [r3, #20]
 8005686:	697b      	ldr	r3, [r7, #20]
 8005688:	ea4f 4103 	mov.w	r1, r3, lsl #16
    		                                          &  USIC_CH_BRG_PDIV_Msk));
 800568c:	f04f 0300 	mov.w	r3, #0
 8005690:	f2c0 33ff 	movt	r3, #1023	; 0x3ff
 8005694:	400b      	ands	r3, r1
              
      /* The PreDivider for CTQ, PCTQ = 0  */
      /* The Denominator for CTQ, DCTQ = 16 */

      UartRegs->BRG &= ~(USIC_CH_BRG_PDIV_Msk);
      UartRegs->BRG |= ((((uint32_t)Brg_Pdiv  << USIC_CH_BRG_PDIV_Pos) \
 8005696:	431a      	orrs	r2, r3
 8005698:	6a3b      	ldr	r3, [r7, #32]
 800569a:	615a      	str	r2, [r3, #20]
    		                                          &  USIC_CH_BRG_PDIV_Msk));

      /* Configure StopBit */
      UartRegs->PCR_ASCMode &= ~(USIC_CH_PCR_ASCMode_STPB_Msk);
 800569c:	6a3b      	ldr	r3, [r7, #32]
 800569e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80056a0:	f023 0202 	bic.w	r2, r3, #2
 80056a4:	6a3b      	ldr	r3, [r7, #32]
 80056a6:	63da      	str	r2, [r3, #60]	; 0x3c
      UartRegs->PCR_ASCMode |= \
 80056a8:	6a3b      	ldr	r3, [r7, #32]
 80056aa:	6bda      	ldr	r2, [r3, #60]	; 0x3c
                      (((uint32_t)Stopbit << USIC_CH_PCR_ASCMode_STPB_Pos) & \
 80056ac:	79bb      	ldrb	r3, [r7, #6]
 80056ae:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80056b2:	f003 0302 	and.w	r3, r3, #2
      UartRegs->BRG |= ((((uint32_t)Brg_Pdiv  << USIC_CH_BRG_PDIV_Pos) \
    		                                          &  USIC_CH_BRG_PDIV_Msk));

      /* Configure StopBit */
      UartRegs->PCR_ASCMode &= ~(USIC_CH_PCR_ASCMode_STPB_Msk);
      UartRegs->PCR_ASCMode |= \
 80056b6:	431a      	orrs	r2, r3
 80056b8:	6a3b      	ldr	r3, [r7, #32]
 80056ba:	63da      	str	r2, [r3, #60]	; 0x3c
                      (((uint32_t)Stopbit << USIC_CH_PCR_ASCMode_STPB_Pos) & \
                       USIC_CH_PCR_ASCMode_STPB_Msk);
          
      /* Configure Parity*/
      UartRegs->CCR &= ~(USIC_CH_CCR_PM_Msk);
 80056bc:	6a3b      	ldr	r3, [r7, #32]
 80056be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056c0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80056c4:	6a3b      	ldr	r3, [r7, #32]
 80056c6:	641a      	str	r2, [r3, #64]	; 0x40
      UartRegs->CCR |= (((UART_MODE  & USIC_CH_CCR_MODE_Msk)) | \
 80056c8:	6a3b      	ldr	r3, [r7, #32]
 80056ca:	6c1a      	ldr	r2, [r3, #64]	; 0x40
                        (((uint32_t)Parity  << USIC_CH_CCR_PM_Pos) & \
 80056cc:	79fb      	ldrb	r3, [r7, #7]
 80056ce:	ea4f 2303 	mov.w	r3, r3, lsl #8
 80056d2:	f403 7340 	and.w	r3, r3, #768	; 0x300
                      (((uint32_t)Stopbit << USIC_CH_PCR_ASCMode_STPB_Pos) & \
                       USIC_CH_PCR_ASCMode_STPB_Msk);
          
      /* Configure Parity*/
      UartRegs->CCR &= ~(USIC_CH_CCR_PM_Msk);
      UartRegs->CCR |= (((UART_MODE  & USIC_CH_CCR_MODE_Msk)) | \
 80056d6:	4313      	orrs	r3, r2
 80056d8:	f043 0202 	orr.w	r2, r3, #2
 80056dc:	6a3b      	ldr	r3, [r7, #32]
 80056de:	641a      	str	r2, [r3, #64]	; 0x40
                        (((uint32_t)Parity  << USIC_CH_CCR_PM_Pos) & \
                                                       USIC_CH_CCR_PM_Msk));

      Status = (status_t)DAVEApp_SUCCESS;
 80056e0:	f04f 0300 	mov.w	r3, #0
 80056e4:	627b      	str	r3, [r7, #36]	; 0x24
 80056e6:	e002      	b.n	80056ee <UART001_Configure+0x106>
    }
    else
    {
      Status = (status_t)UART001_BUSY;
 80056e8:	f04f 0303 	mov.w	r3, #3
 80056ec:	627b      	str	r3, [r7, #36]	; 0x24
      DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Status), &Status);
    }
  
  return Status;
 80056ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80056f0:	4618      	mov	r0, r3
 80056f2:	f107 0728 	add.w	r7, r7, #40	; 0x28
 80056f6:	46bd      	mov	sp, r7
 80056f8:	bd80      	pop	{r7, pc}
 80056fa:	bf00      	nop

080056fc <UART001_ReadDataMultiple>:
(
  const UART001_HandleType* Handle,
  uint16_t* DataPtr,
  uint32_t Count
)
{ 
 80056fc:	b480      	push	{r7}
 80056fe:	b087      	sub	sp, #28
 8005700:	af00      	add	r7, sp, #0
 8005702:	60f8      	str	r0, [r7, #12]
 8005704:	60b9      	str	r1, [r7, #8]
 8005706:	607a      	str	r2, [r7, #4]
  uint32_t ReadCount = 0x00U;
 8005708:	f04f 0300 	mov.w	r3, #0
 800570c:	617b      	str	r3, [r7, #20]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs;  
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	613b      	str	r3, [r7, #16]
  /* <<<DD_UART001_API_4>>>*/
  /* If FIFO is enabled read data from receive FIFO buffer */
  if(Handle->RxFifoEn) 
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	7fdb      	ldrb	r3, [r3, #31]
 8005718:	2b00      	cmp	r3, #0
 800571a:	d01f      	beq.n	800575c <UART001_ReadDataMultiple+0x60>
  {
	  while(! USIC_ubIsRxFIFOempty(UartRegs) && Count)
 800571c:	e011      	b.n	8005742 <UART001_ReadDataMultiple+0x46>
	  {
		*DataPtr = (uint16_t)UartRegs->OUTR;
 800571e:	693b      	ldr	r3, [r7, #16]
 8005720:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 8005724:	b29a      	uxth	r2, r3
 8005726:	68bb      	ldr	r3, [r7, #8]
 8005728:	801a      	strh	r2, [r3, #0]
		Count--;
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	f103 33ff 	add.w	r3, r3, #4294967295
 8005730:	607b      	str	r3, [r7, #4]
		ReadCount++;
 8005732:	697b      	ldr	r3, [r7, #20]
 8005734:	f103 0301 	add.w	r3, r3, #1
 8005738:	617b      	str	r3, [r7, #20]
		DataPtr++;
 800573a:	68bb      	ldr	r3, [r7, #8]
 800573c:	f103 0302 	add.w	r3, r3, #2
 8005740:	60bb      	str	r3, [r7, #8]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs;  
  /* <<<DD_UART001_API_4>>>*/
  /* If FIFO is enabled read data from receive FIFO buffer */
  if(Handle->RxFifoEn) 
  {
	  while(! USIC_ubIsRxFIFOempty(UartRegs) && Count)
 8005742:	693b      	ldr	r3, [r7, #16]
 8005744:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8005748:	f003 0308 	and.w	r3, r3, #8
 800574c:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 8005750:	2b00      	cmp	r3, #0
 8005752:	d10c      	bne.n	800576e <UART001_ReadDataMultiple+0x72>
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	2b00      	cmp	r3, #0
 8005758:	d1e1      	bne.n	800571e <UART001_ReadDataMultiple+0x22>
 800575a:	e008      	b.n	800576e <UART001_ReadDataMultiple+0x72>
	  }
  }
  else
  {
	  /* If FIFO is disabled read data from standard receive buffer */
	  *DataPtr = (uint16_t)UartRegs->RBUF;
 800575c:	693b      	ldr	r3, [r7, #16]
 800575e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005760:	b29a      	uxth	r2, r3
 8005762:	68bb      	ldr	r3, [r7, #8]
 8005764:	801a      	strh	r2, [r3, #0]
	  ReadCount++;
 8005766:	697b      	ldr	r3, [r7, #20]
 8005768:	f103 0301 	add.w	r3, r3, #1
 800576c:	617b      	str	r3, [r7, #20]
  }
  return ReadCount;
 800576e:	697b      	ldr	r3, [r7, #20]
}
 8005770:	4618      	mov	r0, r3
 8005772:	f107 071c 	add.w	r7, r7, #28
 8005776:	46bd      	mov	sp, r7
 8005778:	bc80      	pop	{r7}
 800577a:	4770      	bx	lr

0800577c <UART001_ReadDataBytes>:
(
  const UART001_HandleType* Handle,
  uint8_t* DataPtr,
  uint32_t Count
)
{ 
 800577c:	b480      	push	{r7}
 800577e:	b087      	sub	sp, #28
 8005780:	af00      	add	r7, sp, #0
 8005782:	60f8      	str	r0, [r7, #12]
 8005784:	60b9      	str	r1, [r7, #8]
 8005786:	607a      	str	r2, [r7, #4]
  uint32_t ReadCount = 0x00U;
 8005788:	f04f 0300 	mov.w	r3, #0
 800578c:	617b      	str	r3, [r7, #20]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs;  
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	613b      	str	r3, [r7, #16]
  /* <<<DD_UART001_API_4>>>*/
  /* If FIFO is enabled read data from receive FIFO buffer */
  if(Handle->RxFifoEn) 
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	7fdb      	ldrb	r3, [r3, #31]
 8005798:	2b00      	cmp	r3, #0
 800579a:	d01f      	beq.n	80057dc <UART001_ReadDataBytes+0x60>
  {
	  while(! USIC_ubIsRxFIFOempty(UartRegs) && Count)
 800579c:	e011      	b.n	80057c2 <UART001_ReadDataBytes+0x46>
	  {
		*DataPtr = (uint8_t)UartRegs->OUTR;
 800579e:	693b      	ldr	r3, [r7, #16]
 80057a0:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 80057a4:	b2da      	uxtb	r2, r3
 80057a6:	68bb      	ldr	r3, [r7, #8]
 80057a8:	701a      	strb	r2, [r3, #0]
		Count--;
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	f103 33ff 	add.w	r3, r3, #4294967295
 80057b0:	607b      	str	r3, [r7, #4]
		ReadCount++;
 80057b2:	697b      	ldr	r3, [r7, #20]
 80057b4:	f103 0301 	add.w	r3, r3, #1
 80057b8:	617b      	str	r3, [r7, #20]
		DataPtr++;
 80057ba:	68bb      	ldr	r3, [r7, #8]
 80057bc:	f103 0301 	add.w	r3, r3, #1
 80057c0:	60bb      	str	r3, [r7, #8]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs;  
  /* <<<DD_UART001_API_4>>>*/
  /* If FIFO is enabled read data from receive FIFO buffer */
  if(Handle->RxFifoEn) 
  {
	  while(! USIC_ubIsRxFIFOempty(UartRegs) && Count)
 80057c2:	693b      	ldr	r3, [r7, #16]
 80057c4:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 80057c8:	f003 0308 	and.w	r3, r3, #8
 80057cc:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 80057d0:	2b00      	cmp	r3, #0
 80057d2:	d10c      	bne.n	80057ee <UART001_ReadDataBytes+0x72>
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d1e1      	bne.n	800579e <UART001_ReadDataBytes+0x22>
 80057da:	e008      	b.n	80057ee <UART001_ReadDataBytes+0x72>
	  }
  }
  else
  {
	  /* If FIFO is disabled read data from standard receive buffer */
	  *DataPtr = (uint8_t)UartRegs->RBUF;
 80057dc:	693b      	ldr	r3, [r7, #16]
 80057de:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80057e0:	b2da      	uxtb	r2, r3
 80057e2:	68bb      	ldr	r3, [r7, #8]
 80057e4:	701a      	strb	r2, [r3, #0]
	  ReadCount++;
 80057e6:	697b      	ldr	r3, [r7, #20]
 80057e8:	f103 0301 	add.w	r3, r3, #1
 80057ec:	617b      	str	r3, [r7, #20]
  }  
  return ReadCount;
 80057ee:	697b      	ldr	r3, [r7, #20]
}
 80057f0:	4618      	mov	r0, r3
 80057f2:	f107 071c 	add.w	r7, r7, #28
 80057f6:	46bd      	mov	sp, r7
 80057f8:	bc80      	pop	{r7}
 80057fa:	4770      	bx	lr

080057fc <UART001_WriteDataMultiple>:
(
  const UART001_HandleType* Handle,
  uint16_t* DataPtr,
  uint32_t Count
)
{
 80057fc:	b480      	push	{r7}
 80057fe:	b087      	sub	sp, #28
 8005800:	af00      	add	r7, sp, #0
 8005802:	60f8      	str	r0, [r7, #12]
 8005804:	60b9      	str	r1, [r7, #8]
 8005806:	607a      	str	r2, [r7, #4]
  uint32_t WriteCount = 0x00U;
 8005808:	f04f 0300 	mov.w	r3, #0
 800580c:	617b      	str	r3, [r7, #20]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs; 
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	613b      	str	r3, [r7, #16]
  /* <<<DD_UART001_API_5>>>*/
  /* If FIFO is enabled write data to the transmit FIFO buffer */
  if(Handle->TxFifoEn) 
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	7f9b      	ldrb	r3, [r3, #30]
 8005818:	2b00      	cmp	r3, #0
 800581a:	d01f      	beq.n	800585c <UART001_WriteDataMultiple+0x60>
  {
	  while(! USIC_IsTxFIFOfull(UartRegs)&& Count)
 800581c:	e011      	b.n	8005842 <UART001_WriteDataMultiple+0x46>
	  {
		UartRegs->IN[0] = *DataPtr;
 800581e:	68bb      	ldr	r3, [r7, #8]
 8005820:	881b      	ldrh	r3, [r3, #0]
 8005822:	461a      	mov	r2, r3
 8005824:	693b      	ldr	r3, [r7, #16]
 8005826:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
		Count--;
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	f103 33ff 	add.w	r3, r3, #4294967295
 8005830:	607b      	str	r3, [r7, #4]
		WriteCount++;
 8005832:	697b      	ldr	r3, [r7, #20]
 8005834:	f103 0301 	add.w	r3, r3, #1
 8005838:	617b      	str	r3, [r7, #20]
		DataPtr++;
 800583a:	68bb      	ldr	r3, [r7, #8]
 800583c:	f103 0302 	add.w	r3, r3, #2
 8005840:	60bb      	str	r3, [r7, #8]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs; 
  /* <<<DD_UART001_API_5>>>*/
  /* If FIFO is enabled write data to the transmit FIFO buffer */
  if(Handle->TxFifoEn) 
  {
	  while(! USIC_IsTxFIFOfull(UartRegs)&& Count)
 8005842:	693b      	ldr	r3, [r7, #16]
 8005844:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8005848:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800584c:	ea4f 3313 	mov.w	r3, r3, lsr #12
 8005850:	2b00      	cmp	r3, #0
 8005852:	d113      	bne.n	800587c <UART001_WriteDataMultiple+0x80>
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	2b00      	cmp	r3, #0
 8005858:	d1e1      	bne.n	800581e <UART001_WriteDataMultiple+0x22>
 800585a:	e00f      	b.n	800587c <UART001_WriteDataMultiple+0x80>
	  }
  }
  else
  {	  
	  /* If FIFO is disabled write data to the standard transmit buffer */
	  if (!(USIC_CH_TCSR_TDV_Msk & UartRegs->TCSR))
 800585c:	693b      	ldr	r3, [r7, #16]
 800585e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005860:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005864:	2b00      	cmp	r3, #0
 8005866:	d109      	bne.n	800587c <UART001_WriteDataMultiple+0x80>
	  {
		UartRegs->TBUF[0] = *DataPtr;	
 8005868:	68bb      	ldr	r3, [r7, #8]
 800586a:	881b      	ldrh	r3, [r3, #0]
 800586c:	461a      	mov	r2, r3
 800586e:	693b      	ldr	r3, [r7, #16]
 8005870:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		WriteCount++; 
 8005874:	697b      	ldr	r3, [r7, #20]
 8005876:	f103 0301 	add.w	r3, r3, #1
 800587a:	617b      	str	r3, [r7, #20]
	  }
  }
  return WriteCount;
 800587c:	697b      	ldr	r3, [r7, #20]
}
 800587e:	4618      	mov	r0, r3
 8005880:	f107 071c 	add.w	r7, r7, #28
 8005884:	46bd      	mov	sp, r7
 8005886:	bc80      	pop	{r7}
 8005888:	4770      	bx	lr
 800588a:	bf00      	nop

0800588c <UART001_WriteDataBytes>:
(
  const UART001_HandleType* Handle,
  const uint8_t* DataPtr,
  uint32_t Count
)
{
 800588c:	b480      	push	{r7}
 800588e:	b087      	sub	sp, #28
 8005890:	af00      	add	r7, sp, #0
 8005892:	60f8      	str	r0, [r7, #12]
 8005894:	60b9      	str	r1, [r7, #8]
 8005896:	607a      	str	r2, [r7, #4]
  uint32_t WriteCount = 0x00U;
 8005898:	f04f 0300 	mov.w	r3, #0
 800589c:	617b      	str	r3, [r7, #20]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs; 
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	613b      	str	r3, [r7, #16]
  /* <<<DD_UART001_API_6>>> */
  
  /* If FIFO is enabled write data to the transmit FIFO buffer */  
  if(Handle->TxFifoEn) 
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	7f9b      	ldrb	r3, [r3, #30]
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	d01f      	beq.n	80058ec <UART001_WriteDataBytes+0x60>
  {
	  while(! USIC_IsTxFIFOfull(UartRegs)&& Count)
 80058ac:	e011      	b.n	80058d2 <UART001_WriteDataBytes+0x46>
	  {
		UartRegs->IN[0] = *DataPtr;
 80058ae:	68bb      	ldr	r3, [r7, #8]
 80058b0:	781b      	ldrb	r3, [r3, #0]
 80058b2:	461a      	mov	r2, r3
 80058b4:	693b      	ldr	r3, [r7, #16]
 80058b6:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
		Count--;
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	f103 33ff 	add.w	r3, r3, #4294967295
 80058c0:	607b      	str	r3, [r7, #4]
		WriteCount++;
 80058c2:	697b      	ldr	r3, [r7, #20]
 80058c4:	f103 0301 	add.w	r3, r3, #1
 80058c8:	617b      	str	r3, [r7, #20]
		DataPtr++;
 80058ca:	68bb      	ldr	r3, [r7, #8]
 80058cc:	f103 0301 	add.w	r3, r3, #1
 80058d0:	60bb      	str	r3, [r7, #8]
  /* <<<DD_UART001_API_6>>> */
  
  /* If FIFO is enabled write data to the transmit FIFO buffer */  
  if(Handle->TxFifoEn) 
  {
	  while(! USIC_IsTxFIFOfull(UartRegs)&& Count)
 80058d2:	693b      	ldr	r3, [r7, #16]
 80058d4:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 80058d8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80058dc:	ea4f 3313 	mov.w	r3, r3, lsr #12
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	d113      	bne.n	800590c <UART001_WriteDataBytes+0x80>
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	d1e1      	bne.n	80058ae <UART001_WriteDataBytes+0x22>
 80058ea:	e00f      	b.n	800590c <UART001_WriteDataBytes+0x80>
	  }
  }
  else
  {	  
	  /* If FIFO is disabled write data to the standard transmit buffer */  
	  if (!(USIC_CH_TCSR_TDV_Msk & UartRegs->TCSR))
 80058ec:	693b      	ldr	r3, [r7, #16]
 80058ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058f0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	d109      	bne.n	800590c <UART001_WriteDataBytes+0x80>
	  {
		UartRegs->TBUF[0] = *DataPtr;	
 80058f8:	68bb      	ldr	r3, [r7, #8]
 80058fa:	781b      	ldrb	r3, [r3, #0]
 80058fc:	461a      	mov	r2, r3
 80058fe:	693b      	ldr	r3, [r7, #16]
 8005900:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		WriteCount++; 
 8005904:	697b      	ldr	r3, [r7, #20]
 8005906:	f103 0301 	add.w	r3, r3, #1
 800590a:	617b      	str	r3, [r7, #20]
	  }
  }
  return WriteCount;
 800590c:	697b      	ldr	r3, [r7, #20]
}
 800590e:	4618      	mov	r0, r3
 8005910:	f107 071c 	add.w	r7, r7, #28
 8005914:	46bd      	mov	sp, r7
 8005916:	bc80      	pop	{r7}
 8005918:	4770      	bx	lr
 800591a:	bf00      	nop

0800591c <UART001_GetFlagStatus>:
status_t UART001_GetFlagStatus 
(
  const UART001_HandleType* Handle,
  UART001_FlagStatusType Flag
)
{
 800591c:	b480      	push	{r7}
 800591e:	b087      	sub	sp, #28
 8005920:	af00      	add	r7, sp, #0
 8005922:	6078      	str	r0, [r7, #4]
 8005924:	460b      	mov	r3, r1
 8005926:	70fb      	strb	r3, [r7, #3]
  status_t Status = (status_t)UART001_RESET;
 8005928:	f04f 0301 	mov.w	r3, #1
 800592c:	617b      	str	r3, [r7, #20]
  uint32_t TempValue = 0x00U;
 800592e:	f04f 0300 	mov.w	r3, #0
 8005932:	613b      	str	r3, [r7, #16]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs;
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	60fb      	str	r3, [r7, #12]
  
  /* <<<DD_UART001_API_7>>>*/
  if(Flag <= UART001_ALT_REC_IND_FLAG)
 800593a:	78fb      	ldrb	r3, [r7, #3]
 800593c:	2b0f      	cmp	r3, #15
 800593e:	d80b      	bhi.n	8005958 <UART001_GetFlagStatus+0x3c>
  {
    TempValue = UartRegs->PSR_ASCMode;
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005944:	613b      	str	r3, [r7, #16]
    TempValue  &= ((uint32_t)SHIFT_ONE << (uint32_t)Flag);    
 8005946:	78fb      	ldrb	r3, [r7, #3]
 8005948:	f04f 0201 	mov.w	r2, #1
 800594c:	fa02 f303 	lsl.w	r3, r2, r3
 8005950:	693a      	ldr	r2, [r7, #16]
 8005952:	4013      	ands	r3, r2
 8005954:	613b      	str	r3, [r7, #16]
 8005956:	e01f      	b.n	8005998 <UART001_GetFlagStatus+0x7c>
  }
  else if(Flag <= UART001_FIFO_ALTRECV_BUF_FLAG)
 8005958:	78fb      	ldrb	r3, [r7, #3]
 800595a:	2b12      	cmp	r3, #18
 800595c:	d80e      	bhi.n	800597c <UART001_GetFlagStatus+0x60>
  {
    TempValue = UartRegs->TRBSR;
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8005964:	613b      	str	r3, [r7, #16]
    TempValue  &= ((uint32_t)SHIFT_ONE << \
                  ((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG));
 8005966:	78fb      	ldrb	r3, [r7, #3]
 8005968:	f1a3 0310 	sub.w	r3, r3, #16
    TempValue  &= ((uint32_t)SHIFT_ONE << (uint32_t)Flag);    
  }
  else if(Flag <= UART001_FIFO_ALTRECV_BUF_FLAG)
  {
    TempValue = UartRegs->TRBSR;
    TempValue  &= ((uint32_t)SHIFT_ONE << \
 800596c:	f04f 0201 	mov.w	r2, #1
 8005970:	fa02 f303 	lsl.w	r3, r2, r3
 8005974:	693a      	ldr	r2, [r7, #16]
 8005976:	4013      	ands	r3, r2
 8005978:	613b      	str	r3, [r7, #16]
 800597a:	e00d      	b.n	8005998 <UART001_GetFlagStatus+0x7c>
                  ((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG));
    
  }
  else
  {
    TempValue = UartRegs->TRBSR;
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8005982:	613b      	str	r3, [r7, #16]
    TempValue  &= ((uint32_t)SHIFT_ONE << \
       (((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG) + 0x05U ));
 8005984:	78fb      	ldrb	r3, [r7, #3]
 8005986:	f1a3 030b 	sub.w	r3, r3, #11
    
  }
  else
  {
    TempValue = UartRegs->TRBSR;
    TempValue  &= ((uint32_t)SHIFT_ONE << \
 800598a:	f04f 0201 	mov.w	r2, #1
 800598e:	fa02 f303 	lsl.w	r3, r2, r3
 8005992:	693a      	ldr	r2, [r7, #16]
 8005994:	4013      	ands	r3, r2
 8005996:	613b      	str	r3, [r7, #16]
       (((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG) + 0x05U ));
  } 

  if(TempValue)
 8005998:	693b      	ldr	r3, [r7, #16]
 800599a:	2b00      	cmp	r3, #0
 800599c:	d002      	beq.n	80059a4 <UART001_GetFlagStatus+0x88>
  {
    Status = (status_t)UART001_SET;
 800599e:	f04f 0302 	mov.w	r3, #2
 80059a2:	617b      	str	r3, [r7, #20]
  }
  return Status;
 80059a4:	697b      	ldr	r3, [r7, #20]
}
 80059a6:	4618      	mov	r0, r3
 80059a8:	f107 071c 	add.w	r7, r7, #28
 80059ac:	46bd      	mov	sp, r7
 80059ae:	bc80      	pop	{r7}
 80059b0:	4770      	bx	lr
 80059b2:	bf00      	nop

080059b4 <UART001_ClearFlag>:
void UART001_ClearFlag
(
  const UART001_HandleType* Handle,
  UART001_FlagStatusType Flag
)
{
 80059b4:	b480      	push	{r7}
 80059b6:	b085      	sub	sp, #20
 80059b8:	af00      	add	r7, sp, #0
 80059ba:	6078      	str	r0, [r7, #4]
 80059bc:	460b      	mov	r3, r1
 80059be:	70fb      	strb	r3, [r7, #3]

  USIC_CH_TypeDef* UartRegs = Handle->UartRegs;
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	60fb      	str	r3, [r7, #12]
  
  /* <<<DD_UART001_API_8>>>*/
  if(Flag <= UART001_ALT_REC_IND_FLAG)
 80059c6:	78fb      	ldrb	r3, [r7, #3]
 80059c8:	2b0f      	cmp	r3, #15
 80059ca:	d80a      	bhi.n	80059e2 <UART001_ClearFlag+0x2e>
  {
    UartRegs->PSCR  |= ((uint32_t)SHIFT_ONE << (uint32_t)Flag);    
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80059d0:	78fb      	ldrb	r3, [r7, #3]
 80059d2:	f04f 0101 	mov.w	r1, #1
 80059d6:	fa01 f303 	lsl.w	r3, r1, r3
 80059da:	431a      	orrs	r2, r3
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	64da      	str	r2, [r3, #76]	; 0x4c
 80059e0:	e01f      	b.n	8005a22 <UART001_ClearFlag+0x6e>
  }
  else if(Flag <= UART001_FIFO_ALTRECV_BUF_FLAG)
 80059e2:	78fb      	ldrb	r3, [r7, #3]
 80059e4:	2b12      	cmp	r3, #18
 80059e6:	d80e      	bhi.n	8005a06 <UART001_ClearFlag+0x52>
  {
    UartRegs->TRBSCR  |= ((uint32_t)SHIFT_ONE << \
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	f8d3 2118 	ldr.w	r2, [r3, #280]	; 0x118
                 ((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG)); 
 80059ee:	78fb      	ldrb	r3, [r7, #3]
 80059f0:	f1a3 0310 	sub.w	r3, r3, #16
  {
    UartRegs->PSCR  |= ((uint32_t)SHIFT_ONE << (uint32_t)Flag);    
  }
  else if(Flag <= UART001_FIFO_ALTRECV_BUF_FLAG)
  {
    UartRegs->TRBSCR  |= ((uint32_t)SHIFT_ONE << \
 80059f4:	f04f 0101 	mov.w	r1, #1
 80059f8:	fa01 f303 	lsl.w	r3, r1, r3
 80059fc:	431a      	orrs	r2, r3
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
 8005a04:	e00d      	b.n	8005a22 <UART001_ClearFlag+0x6e>
                 ((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG)); 
  }
  else
  {
    UartRegs->TRBSCR  |= ((uint32_t)SHIFT_ONE << \
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	f8d3 2118 	ldr.w	r2, [r3, #280]	; 0x118
               (((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG) + \
 8005a0c:	78fb      	ldrb	r3, [r7, #3]
 8005a0e:	f1a3 030b 	sub.w	r3, r3, #11
    UartRegs->TRBSCR  |= ((uint32_t)SHIFT_ONE << \
                 ((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG)); 
  }
  else
  {
    UartRegs->TRBSCR  |= ((uint32_t)SHIFT_ONE << \
 8005a12:	f04f 0101 	mov.w	r1, #1
 8005a16:	fa01 f303 	lsl.w	r3, r1, r3
 8005a1a:	431a      	orrs	r2, r3
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
               (((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG) + \
                                                       UART001_FLAG_OFFSET ));
  }  
  
}
 8005a22:	f107 0714 	add.w	r7, r7, #20
 8005a26:	46bd      	mov	sp, r7
 8005a28:	bc80      	pop	{r7}
 8005a2a:	4770      	bx	lr

08005a2c <NVIC_GetPriorityGrouping>:
  The function reads the priority grouping field from the NVIC Interrupt Controller.

    \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 8005a2c:	b480      	push	{r7}
 8005a2e:	af00      	add	r7, sp, #0
  return ((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos);   /* read priority grouping field */
 8005a30:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8005a34:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8005a38:	68db      	ldr	r3, [r3, #12]
 8005a3a:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8005a3e:	ea4f 2313 	mov.w	r3, r3, lsr #8
}
 8005a42:	4618      	mov	r0, r3
 8005a44:	46bd      	mov	sp, r7
 8005a46:	bc80      	pop	{r7}
 8005a48:	4770      	bx	lr
 8005a4a:	bf00      	nop

08005a4c <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005a4c:	b480      	push	{r7}
 8005a4e:	b083      	sub	sp, #12
 8005a50:	af00      	add	r7, sp, #0
 8005a52:	4603      	mov	r3, r0
 8005a54:	6039      	str	r1, [r7, #0]
 8005a56:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
 8005a58:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005a5c:	2b00      	cmp	r3, #0
 8005a5e:	da10      	bge.n	8005a82 <NVIC_SetPriority+0x36>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 8005a60:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8005a64:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8005a68:	79fa      	ldrb	r2, [r7, #7]
 8005a6a:	f002 020f 	and.w	r2, r2, #15
 8005a6e:	f1a2 0104 	sub.w	r1, r2, #4
 8005a72:	683a      	ldr	r2, [r7, #0]
 8005a74:	b2d2      	uxtb	r2, r2
 8005a76:	ea4f 0282 	mov.w	r2, r2, lsl #2
 8005a7a:	b2d2      	uxtb	r2, r2
 8005a7c:	185b      	adds	r3, r3, r1
 8005a7e:	761a      	strb	r2, [r3, #24]
 8005a80:	e00d      	b.n	8005a9e <NVIC_SetPriority+0x52>
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 8005a82:	f44f 4361 	mov.w	r3, #57600	; 0xe100
 8005a86:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8005a8a:	f997 1007 	ldrsb.w	r1, [r7, #7]
 8005a8e:	683a      	ldr	r2, [r7, #0]
 8005a90:	b2d2      	uxtb	r2, r2
 8005a92:	ea4f 0282 	mov.w	r2, r2, lsl #2
 8005a96:	b2d2      	uxtb	r2, r2
 8005a98:	185b      	adds	r3, r3, r1
 8005a9a:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8005a9e:	f107 070c 	add.w	r7, r7, #12
 8005aa2:	46bd      	mov	sp, r7
 8005aa4:	bc80      	pop	{r7}
 8005aa6:	4770      	bx	lr

08005aa8 <NVIC_EncodePriority>:
    \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
    \param [in]       SubPriority  Subpriority value (starting from 0).
    \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005aa8:	b480      	push	{r7}
 8005aaa:	b089      	sub	sp, #36	; 0x24
 8005aac:	af00      	add	r7, sp, #0
 8005aae:	60f8      	str	r0, [r7, #12]
 8005ab0:	60b9      	str	r1, [r7, #8]
 8005ab2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & 0x07);          /* only values 0..7 are used          */
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	f003 0307 	and.w	r3, r3, #7
 8005aba:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;
 8005abc:	69fb      	ldr	r3, [r7, #28]
 8005abe:	f1c3 0307 	rsb	r3, r3, #7
 8005ac2:	2b06      	cmp	r3, #6
 8005ac4:	bf28      	it	cs
 8005ac6:	2306      	movcs	r3, #6
 8005ac8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;
 8005aca:	69fb      	ldr	r3, [r7, #28]
 8005acc:	f103 0306 	add.w	r3, r3, #6
 8005ad0:	2b06      	cmp	r3, #6
 8005ad2:	d903      	bls.n	8005adc <NVIC_EncodePriority+0x34>
 8005ad4:	69fb      	ldr	r3, [r7, #28]
 8005ad6:	f103 33ff 	add.w	r3, r3, #4294967295
 8005ada:	e001      	b.n	8005ae0 <NVIC_EncodePriority+0x38>
 8005adc:	f04f 0300 	mov.w	r3, #0
 8005ae0:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) |
 8005ae2:	69bb      	ldr	r3, [r7, #24]
 8005ae4:	f04f 0201 	mov.w	r2, #1
 8005ae8:	fa02 f303 	lsl.w	r3, r2, r3
 8005aec:	f103 33ff 	add.w	r3, r3, #4294967295
 8005af0:	461a      	mov	r2, r3
 8005af2:	68bb      	ldr	r3, [r7, #8]
 8005af4:	401a      	ands	r2, r3
 8005af6:	697b      	ldr	r3, [r7, #20]
 8005af8:	fa02 f203 	lsl.w	r2, r2, r3
           ((SubPriority     & ((1 << (SubPriorityBits    )) - 1)))
 8005afc:	697b      	ldr	r3, [r7, #20]
 8005afe:	f04f 0101 	mov.w	r1, #1
 8005b02:	fa01 f303 	lsl.w	r3, r1, r3
 8005b06:	f103 33ff 	add.w	r3, r3, #4294967295
 8005b0a:	4619      	mov	r1, r3
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	400b      	ands	r3, r1
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;
  SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;

  return (
 8005b10:	4313      	orrs	r3, r2
           ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) |
           ((SubPriority     & ((1 << (SubPriorityBits    )) - 1)))
         );
}
 8005b12:	4618      	mov	r0, r3
 8005b14:	f107 0724 	add.w	r7, r7, #36	; 0x24
 8005b18:	46bd      	mov	sp, r7
 8005b1a:	bc80      	pop	{r7}
 8005b1c:	4770      	bx	lr
 8005b1e:	bf00      	nop

08005b20 <SysTick_Config>:
    function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
    must contain a vendor-specific implementation of this function.

 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005b20:	b580      	push	{r7, lr}
 8005b22:	b082      	sub	sp, #8
 8005b24:	af00      	add	r7, sp, #0
 8005b26:	6078      	str	r0, [r7, #4]
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	f103 32ff 	add.w	r2, r3, #4294967295
 8005b2e:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
 8005b32:	429a      	cmp	r2, r3
 8005b34:	d902      	bls.n	8005b3c <SysTick_Config+0x1c>
 8005b36:	f04f 0301 	mov.w	r3, #1
 8005b3a:	e01d      	b.n	8005b78 <SysTick_Config+0x58>

  SysTick->LOAD  = ticks - 1;                                  /* set reload register */
 8005b3c:	f24e 0310 	movw	r3, #57360	; 0xe010
 8005b40:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8005b44:	687a      	ldr	r2, [r7, #4]
 8005b46:	f102 32ff 	add.w	r2, r2, #4294967295
 8005b4a:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
 8005b4c:	f04f 30ff 	mov.w	r0, #4294967295
 8005b50:	f04f 013f 	mov.w	r1, #63	; 0x3f
 8005b54:	f7ff ff7a 	bl	8005a4c <NVIC_SetPriority>
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 8005b58:	f24e 0310 	movw	r3, #57360	; 0xe010
 8005b5c:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8005b60:	f04f 0200 	mov.w	r2, #0
 8005b64:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005b66:	f24e 0310 	movw	r3, #57360	; 0xe010
 8005b6a:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8005b6e:	f04f 0207 	mov.w	r2, #7
 8005b72:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
  return (0);                                                  /* Function successful */
 8005b74:	f04f 0300 	mov.w	r3, #0
}
 8005b78:	4618      	mov	r0, r3
 8005b7a:	f107 0708 	add.w	r7, r7, #8
 8005b7e:	46bd      	mov	sp, r7
 8005b80:	bd80      	pop	{r7, pc}
 8005b82:	bf00      	nop

08005b84 <SYSTM001_lInsertTimerList>:

/*
 * This function is called to insert a timer into the timer list.
 */
static void  SYSTM001_lInsertTimerList (uint32_t Index)
{
 8005b84:	b480      	push	{r7}
 8005b86:	b087      	sub	sp, #28
 8005b88:	af00      	add	r7, sp, #0
 8005b8a:	6078      	str	r0, [r7, #4]
  SYSTM001_TimerObject* TmrObjPtr;
  int32_t DeltaTicks;
  uint32_t TempTmrCnt;
   /* Get timer time */
  TempTmrCnt = TimerTbl[Index].TimerCount;
 8005b8c:	f641 53b8 	movw	r3, #7608	; 0x1db8
 8005b90:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005b94:	687a      	ldr	r2, [r7, #4]
 8005b96:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8005b9a:	189b      	adds	r3, r3, r2
 8005b9c:	f103 0308 	add.w	r3, r3, #8
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	60fb      	str	r3, [r7, #12]
  /* Check if timer count is zero */
  /* <<<DD_SYSTM001_PRIV _API_1>>> */

  /* Check if Timer list is NULL */
  if(TimerList == NULL)
 8005ba4:	f240 0354 	movw	r3, #84	; 0x54
 8005ba8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	d10d      	bne.n	8005bce <SYSTM001_lInsertTimerList+0x4a>
  {
      /* Set this as first Timer */
      TimerList = &TimerTbl[Index];
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	ea4f 1243 	mov.w	r2, r3, lsl #5
 8005bb8:	f641 53b8 	movw	r3, #7608	; 0x1db8
 8005bbc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005bc0:	18d2      	adds	r2, r2, r3
 8005bc2:	f240 0354 	movw	r3, #84	; 0x54
 8005bc6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005bca:	601a      	str	r2, [r3, #0]
 8005bcc:	e0de      	b.n	8005d8c <SYSTM001_lInsertTimerList+0x208>
  }
  /* IF Not, find the correct place ,and insert the specified timer */
  else
  {
    TmrObjPtr = TimerList;
 8005bce:	f240 0354 	movw	r3, #84	; 0x54
 8005bd2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	617b      	str	r3, [r7, #20]
    /* Get timer tick */
    DeltaTicks = (int32_t)TempTmrCnt;
 8005bda:	68fb      	ldr	r3, [r7, #12]
 8005bdc:	613b      	str	r3, [r7, #16]
    /* Find correct place for inserting the timer */
    while(TmrObjPtr != NULL)
 8005bde:	e0d1      	b.n	8005d84 <SYSTM001_lInsertTimerList+0x200>
    {
      /* Get timer Count Difference  */
      DeltaTicks -= (int32_t)TmrObjPtr->TimerCount;
 8005be0:	697b      	ldr	r3, [r7, #20]
 8005be2:	689b      	ldr	r3, [r3, #8]
 8005be4:	693a      	ldr	r2, [r7, #16]
 8005be6:	1ad3      	subs	r3, r2, r3
 8005be8:	613b      	str	r3, [r7, #16]
      /* Is delta ticks<0? */
      if(DeltaTicks < 0)
 8005bea:	693b      	ldr	r3, [r7, #16]
 8005bec:	2b00      	cmp	r3, #0
 8005bee:	f280 809c 	bge.w	8005d2a <SYSTM001_lInsertTimerList+0x1a6>
      {
        /*  Check If head item */
        if(TmrObjPtr->TimerPrev!= NULL)
 8005bf2:	697b      	ldr	r3, [r7, #20]
 8005bf4:	69db      	ldr	r3, [r3, #28]
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	d02e      	beq.n	8005c58 <SYSTM001_lInsertTimerList+0xd4>
        {
          /* If Insert to list */
          TmrObjPtr->TimerPrev->TimerNext = &TimerTbl[Index];
 8005bfa:	697b      	ldr	r3, [r7, #20]
 8005bfc:	69da      	ldr	r2, [r3, #28]
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	ea4f 1143 	mov.w	r1, r3, lsl #5
 8005c04:	f641 53b8 	movw	r3, #7608	; 0x1db8
 8005c08:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005c0c:	18cb      	adds	r3, r1, r3
 8005c0e:	6193      	str	r3, [r2, #24]
          TimerTbl[Index].TimerPrev = TmrObjPtr->TimerPrev;
 8005c10:	697b      	ldr	r3, [r7, #20]
 8005c12:	69da      	ldr	r2, [r3, #28]
 8005c14:	f641 53b8 	movw	r3, #7608	; 0x1db8
 8005c18:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005c1c:	6879      	ldr	r1, [r7, #4]
 8005c1e:	ea4f 1141 	mov.w	r1, r1, lsl #5
 8005c22:	185b      	adds	r3, r3, r1
 8005c24:	f103 031c 	add.w	r3, r3, #28
 8005c28:	601a      	str	r2, [r3, #0]
          TimerTbl[Index].TimerNext = TmrObjPtr;
 8005c2a:	f641 53b8 	movw	r3, #7608	; 0x1db8
 8005c2e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005c32:	687a      	ldr	r2, [r7, #4]
 8005c34:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8005c38:	189b      	adds	r3, r3, r2
 8005c3a:	f103 0318 	add.w	r3, r3, #24
 8005c3e:	697a      	ldr	r2, [r7, #20]
 8005c40:	601a      	str	r2, [r3, #0]
          TmrObjPtr->TimerPrev = &TimerTbl[Index];
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	ea4f 1243 	mov.w	r2, r3, lsl #5
 8005c48:	f641 53b8 	movw	r3, #7608	; 0x1db8
 8005c4c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005c50:	18d2      	adds	r2, r2, r3
 8005c52:	697b      	ldr	r3, [r7, #20]
 8005c54:	61da      	str	r2, [r3, #28]
 8005c56:	e02a      	b.n	8005cae <SYSTM001_lInsertTimerList+0x12a>
        }
        else
        {
          /* Set Timer as first item */
          TimerTbl[Index].TimerNext = TimerList;
 8005c58:	f240 0354 	movw	r3, #84	; 0x54
 8005c5c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005c60:	681a      	ldr	r2, [r3, #0]
 8005c62:	f641 53b8 	movw	r3, #7608	; 0x1db8
 8005c66:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005c6a:	6879      	ldr	r1, [r7, #4]
 8005c6c:	ea4f 1141 	mov.w	r1, r1, lsl #5
 8005c70:	185b      	adds	r3, r3, r1
 8005c72:	f103 0318 	add.w	r3, r3, #24
 8005c76:	601a      	str	r2, [r3, #0]
          TimerList->TimerPrev = &TimerTbl[Index];
 8005c78:	f240 0354 	movw	r3, #84	; 0x54
 8005c7c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005c80:	681a      	ldr	r2, [r3, #0]
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	ea4f 1143 	mov.w	r1, r3, lsl #5
 8005c88:	f641 53b8 	movw	r3, #7608	; 0x1db8
 8005c8c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005c90:	18cb      	adds	r3, r1, r3
 8005c92:	61d3      	str	r3, [r2, #28]
          TimerList = &TimerTbl[Index];
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	ea4f 1243 	mov.w	r2, r3, lsl #5
 8005c9a:	f641 53b8 	movw	r3, #7608	; 0x1db8
 8005c9e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005ca2:	18d2      	adds	r2, r2, r3
 8005ca4:	f240 0354 	movw	r3, #84	; 0x54
 8005ca8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005cac:	601a      	str	r2, [r3, #0]
        }
        TimerTbl[Index].TimerCount = \
                TimerTbl[Index].TimerNext->TimerCount + (uint32_t)DeltaTicks;
 8005cae:	f641 53b8 	movw	r3, #7608	; 0x1db8
 8005cb2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005cb6:	687a      	ldr	r2, [r7, #4]
 8005cb8:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8005cbc:	189b      	adds	r3, r3, r2
 8005cbe:	f103 0318 	add.w	r3, r3, #24
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	689a      	ldr	r2, [r3, #8]
 8005cc6:	693b      	ldr	r3, [r7, #16]
 8005cc8:	18d2      	adds	r2, r2, r3
          /* Set Timer as first item */
          TimerTbl[Index].TimerNext = TimerList;
          TimerList->TimerPrev = &TimerTbl[Index];
          TimerList = &TimerTbl[Index];
        }
        TimerTbl[Index].TimerCount = \
 8005cca:	f641 53b8 	movw	r3, #7608	; 0x1db8
 8005cce:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005cd2:	6879      	ldr	r1, [r7, #4]
 8005cd4:	ea4f 1141 	mov.w	r1, r1, lsl #5
 8005cd8:	185b      	adds	r3, r3, r1
 8005cda:	f103 0308 	add.w	r3, r3, #8
 8005cde:	601a      	str	r2, [r3, #0]
                TimerTbl[Index].TimerNext->TimerCount + (uint32_t)DeltaTicks;
        TimerTbl[Index].TimerNext->TimerCount  -= TimerTbl[Index].TimerCount;
 8005ce0:	f641 53b8 	movw	r3, #7608	; 0x1db8
 8005ce4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005ce8:	687a      	ldr	r2, [r7, #4]
 8005cea:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8005cee:	189b      	adds	r3, r3, r2
 8005cf0:	f103 0318 	add.w	r3, r3, #24
 8005cf4:	681a      	ldr	r2, [r3, #0]
 8005cf6:	f641 53b8 	movw	r3, #7608	; 0x1db8
 8005cfa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005cfe:	6879      	ldr	r1, [r7, #4]
 8005d00:	ea4f 1141 	mov.w	r1, r1, lsl #5
 8005d04:	185b      	adds	r3, r3, r1
 8005d06:	f103 0318 	add.w	r3, r3, #24
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	6899      	ldr	r1, [r3, #8]
 8005d0e:	f641 53b8 	movw	r3, #7608	; 0x1db8
 8005d12:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005d16:	6878      	ldr	r0, [r7, #4]
 8005d18:	ea4f 1040 	mov.w	r0, r0, lsl #5
 8005d1c:	181b      	adds	r3, r3, r0
 8005d1e:	f103 0308 	add.w	r3, r3, #8
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	1acb      	subs	r3, r1, r3
 8005d26:	6093      	str	r3, [r2, #8]
        break;
 8005d28:	e030      	b.n	8005d8c <SYSTM001_lInsertTimerList+0x208>
      }
      /* Is last item in list? */
      else
      {
        if((DeltaTicks >= 0) && (TmrObjPtr->TimerNext == NULL))
 8005d2a:	693b      	ldr	r3, [r7, #16]
 8005d2c:	2b00      	cmp	r3, #0
 8005d2e:	db26      	blt.n	8005d7e <SYSTM001_lInsertTimerList+0x1fa>
 8005d30:	697b      	ldr	r3, [r7, #20]
 8005d32:	699b      	ldr	r3, [r3, #24]
 8005d34:	2b00      	cmp	r3, #0
 8005d36:	d122      	bne.n	8005d7e <SYSTM001_lInsertTimerList+0x1fa>
        {
          /* Yes,insert into */
          TimerTbl[Index].TimerPrev = TmrObjPtr;
 8005d38:	f641 53b8 	movw	r3, #7608	; 0x1db8
 8005d3c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005d40:	687a      	ldr	r2, [r7, #4]
 8005d42:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8005d46:	189b      	adds	r3, r3, r2
 8005d48:	f103 031c 	add.w	r3, r3, #28
 8005d4c:	697a      	ldr	r2, [r7, #20]
 8005d4e:	601a      	str	r2, [r3, #0]
          TmrObjPtr->TimerNext = &TimerTbl[Index];
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	ea4f 1243 	mov.w	r2, r3, lsl #5
 8005d56:	f641 53b8 	movw	r3, #7608	; 0x1db8
 8005d5a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005d5e:	18d2      	adds	r2, r2, r3
 8005d60:	697b      	ldr	r3, [r7, #20]
 8005d62:	619a      	str	r2, [r3, #24]
          TimerTbl[Index].TimerCount = (uint32_t)DeltaTicks;
 8005d64:	693a      	ldr	r2, [r7, #16]
 8005d66:	f641 53b8 	movw	r3, #7608	; 0x1db8
 8005d6a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005d6e:	6879      	ldr	r1, [r7, #4]
 8005d70:	ea4f 1141 	mov.w	r1, r1, lsl #5
 8005d74:	185b      	adds	r3, r3, r1
 8005d76:	f103 0308 	add.w	r3, r3, #8
 8005d7a:	601a      	str	r2, [r3, #0]
          break;
 8005d7c:	e006      	b.n	8005d8c <SYSTM001_lInsertTimerList+0x208>
        }
      }
      /* Get the next item in timer list    */
      TmrObjPtr = TmrObjPtr->TimerNext;
 8005d7e:	697b      	ldr	r3, [r7, #20]
 8005d80:	699b      	ldr	r3, [r3, #24]
 8005d82:	617b      	str	r3, [r7, #20]
  {
    TmrObjPtr = TimerList;
    /* Get timer tick */
    DeltaTicks = (int32_t)TempTmrCnt;
    /* Find correct place for inserting the timer */
    while(TmrObjPtr != NULL)
 8005d84:	697b      	ldr	r3, [r7, #20]
 8005d86:	2b00      	cmp	r3, #0
 8005d88:	f47f af2a 	bne.w	8005be0 <SYSTM001_lInsertTimerList+0x5c>
      }
      /* Get the next item in timer list    */
      TmrObjPtr = TmrObjPtr->TimerNext;
    }
  }
}
 8005d8c:	f107 071c 	add.w	r7, r7, #28
 8005d90:	46bd      	mov	sp, r7
 8005d92:	bc80      	pop	{r7}
 8005d94:	4770      	bx	lr
 8005d96:	bf00      	nop

08005d98 <SYSTM001_lRemoveTimerList>:

/*
 * This function is called to remove a timer from the timer list. 
 */
static void  SYSTM001_lRemoveTimerList(uint32_t Index)
{
 8005d98:	b480      	push	{r7}
 8005d9a:	b085      	sub	sp, #20
 8005d9c:	af00      	add	r7, sp, #0
 8005d9e:	6078      	str	r0, [r7, #4]
  SYSTM001_TimerObject* TmrObjPtr;
  TmrObjPtr = &TimerTbl[Index];
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	ea4f 1243 	mov.w	r2, r3, lsl #5
 8005da6:	f641 53b8 	movw	r3, #7608	; 0x1db8
 8005daa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005dae:	18d3      	adds	r3, r2, r3
 8005db0:	60fb      	str	r3, [r7, #12]
  /* Check whether only one timer available */
  /* <<<DD_SYSTM001_PRIV _API_2>>> */
  if((TmrObjPtr->TimerPrev == NULL) && (TmrObjPtr->TimerNext == NULL))
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	69db      	ldr	r3, [r3, #28]
 8005db6:	2b00      	cmp	r3, #0
 8005db8:	d10b      	bne.n	8005dd2 <SYSTM001_lRemoveTimerList+0x3a>
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	699b      	ldr	r3, [r3, #24]
 8005dbe:	2b00      	cmp	r3, #0
 8005dc0:	d107      	bne.n	8005dd2 <SYSTM001_lRemoveTimerList+0x3a>
  {
    /* set timer list as NULL */ 
    TimerList = NULL;                 	
 8005dc2:	f240 0354 	movw	r3, #84	; 0x54
 8005dc6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005dca:	f04f 0200 	mov.w	r2, #0
 8005dce:	601a      	str	r2, [r3, #0]
 8005dd0:	e049      	b.n	8005e66 <SYSTM001_lRemoveTimerList+0xce>
  }
   /* Check if the first item in timer list   */
  else if(TmrObjPtr->TimerPrev == NULL)     
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	69db      	ldr	r3, [r3, #28]
 8005dd6:	2b00      	cmp	r3, #0
 8005dd8:	d11c      	bne.n	8005e14 <SYSTM001_lRemoveTimerList+0x7c>
  {   
    /* Remove timer from list,and reset timer list */
    TimerList  = TmrObjPtr->TimerNext;
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	699a      	ldr	r2, [r3, #24]
 8005dde:	f240 0354 	movw	r3, #84	; 0x54
 8005de2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005de6:	601a      	str	r2, [r3, #0]
    TimerList->TimerPrev = NULL;
 8005de8:	f240 0354 	movw	r3, #84	; 0x54
 8005dec:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	f04f 0200 	mov.w	r2, #0
 8005df6:	61da      	str	r2, [r3, #28]
    TmrObjPtr->TimerNext->TimerCount += TmrObjPtr->TimerCount;
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	699b      	ldr	r3, [r3, #24]
 8005dfc:	68fa      	ldr	r2, [r7, #12]
 8005dfe:	6992      	ldr	r2, [r2, #24]
 8005e00:	6891      	ldr	r1, [r2, #8]
 8005e02:	68fa      	ldr	r2, [r7, #12]
 8005e04:	6892      	ldr	r2, [r2, #8]
 8005e06:	188a      	adds	r2, r1, r2
 8005e08:	609a      	str	r2, [r3, #8]
    TmrObjPtr->TimerNext    = NULL;  
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	f04f 0200 	mov.w	r2, #0
 8005e10:	619a      	str	r2, [r3, #24]
 8005e12:	e028      	b.n	8005e66 <SYSTM001_lRemoveTimerList+0xce>
  }
  /* Check if the last item in timer list   */
  else if(TmrObjPtr->TimerNext == NULL)      
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	699b      	ldr	r3, [r3, #24]
 8005e18:	2b00      	cmp	r3, #0
 8005e1a:	d109      	bne.n	8005e30 <SYSTM001_lRemoveTimerList+0x98>
  {
    /* Remove timer from list */
    TmrObjPtr->TimerPrev->TimerNext = NULL;	
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	69db      	ldr	r3, [r3, #28]
 8005e20:	f04f 0200 	mov.w	r2, #0
 8005e24:	619a      	str	r2, [r3, #24]
    TmrObjPtr->TimerPrev = NULL;
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	f04f 0200 	mov.w	r2, #0
 8005e2c:	61da      	str	r2, [r3, #28]
 8005e2e:	e01a      	b.n	8005e66 <SYSTM001_lRemoveTimerList+0xce>
  }
  else                                /*  remove timer from list         */
  {
    /*  Remove timer from list */
    TmrObjPtr->TimerPrev->TimerNext  =  TmrObjPtr->TimerNext;
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	69db      	ldr	r3, [r3, #28]
 8005e34:	68fa      	ldr	r2, [r7, #12]
 8005e36:	6992      	ldr	r2, [r2, #24]
 8005e38:	619a      	str	r2, [r3, #24]
    TmrObjPtr->TimerNext->TimerPrev  =  TmrObjPtr->TimerPrev;
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	699b      	ldr	r3, [r3, #24]
 8005e3e:	68fa      	ldr	r2, [r7, #12]
 8005e40:	69d2      	ldr	r2, [r2, #28]
 8005e42:	61da      	str	r2, [r3, #28]
    TmrObjPtr->TimerNext->TimerCount  += TmrObjPtr->TimerCount;
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	699b      	ldr	r3, [r3, #24]
 8005e48:	68fa      	ldr	r2, [r7, #12]
 8005e4a:	6992      	ldr	r2, [r2, #24]
 8005e4c:	6891      	ldr	r1, [r2, #8]
 8005e4e:	68fa      	ldr	r2, [r7, #12]
 8005e50:	6892      	ldr	r2, [r2, #8]
 8005e52:	188a      	adds	r2, r1, r2
 8005e54:	609a      	str	r2, [r3, #8]
    TmrObjPtr->TimerNext = NULL;
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	f04f 0200 	mov.w	r2, #0
 8005e5c:	619a      	str	r2, [r3, #24]
    TmrObjPtr->TimerPrev = NULL;
 8005e5e:	68fb      	ldr	r3, [r7, #12]
 8005e60:	f04f 0200 	mov.w	r2, #0
 8005e64:	61da      	str	r2, [r3, #28]
  }
}
 8005e66:	f107 0714 	add.w	r7, r7, #20
 8005e6a:	46bd      	mov	sp, r7
 8005e6c:	bc80      	pop	{r7}
 8005e6e:	4770      	bx	lr

08005e70 <SYSTM001_lTimerHandler>:

/*
 * Handler function  called from Systick event handler. 
 */
static void  SYSTM001_lTimerHandler (void)
{
 8005e70:	b580      	push	{r7, lr}
 8005e72:	b082      	sub	sp, #8
 8005e74:	af00      	add	r7, sp, #0
  SYSTM001_TimerObject* TmrObjPtr;
   /* Get first item of timer list       */
  TmrObjPtr = TimerList;         
 8005e76:	f240 0354 	movw	r3, #84	; 0x54
 8005e7a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	607b      	str	r3, [r7, #4]
  /* <<<DD_SYSTM001_PRIV _API_3>>> */  
  while((TmrObjPtr != NULL) && (TmrObjPtr->TimerCount == 0UL) )
 8005e82:	e031      	b.n	8005ee8 <SYSTM001_lTimerHandler+0x78>
  {	
    /* Check whether timer is a one shot timer */
    if(TmrObjPtr->TimerType == SYSTM001_ONE_SHOT)
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	791b      	ldrb	r3, [r3, #4]
 8005e88:	2b00      	cmp	r3, #0
 8005e8a:	d10f      	bne.n	8005eac <SYSTM001_lTimerHandler+0x3c>
    {
      /* Yes,remove this timer from timer list */
      SYSTM001_lRemoveTimerList(TmrObjPtr->TimerID);
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	4618      	mov	r0, r3
 8005e92:	f7ff ff81 	bl	8005d98 <SYSTM001_lRemoveTimerList>
      /* Set timer status as SYSTM001_STATE_STOPPED */
      TmrObjPtr->TimerState = SYSTM001_STATE_STOPPED;
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	f04f 0201 	mov.w	r2, #1
 8005e9c:	715a      	strb	r2, [r3, #5]
      /* Call timer callback function */
      (TmrObjPtr->TimerCallBack)(TmrObjPtr->ParamToCallBack);
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	691b      	ldr	r3, [r3, #16]
 8005ea2:	687a      	ldr	r2, [r7, #4]
 8005ea4:	6952      	ldr	r2, [r2, #20]
 8005ea6:	4610      	mov	r0, r2
 8005ea8:	4798      	blx	r3
 8005eaa:	e017      	b.n	8005edc <SYSTM001_lTimerHandler+0x6c>
    }
    /* Check whether timer is SYSTM001_PERIODIC */
    else if(TmrObjPtr->TimerType == SYSTM001_PERIODIC)
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	791b      	ldrb	r3, [r3, #4]
 8005eb0:	2b01      	cmp	r3, #1
 8005eb2:	d121      	bne.n	8005ef8 <SYSTM001_lTimerHandler+0x88>
    {
      /* Yes,remove this timer from timer list */
      SYSTM001_lRemoveTimerList(TmrObjPtr->TimerID);
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	4618      	mov	r0, r3
 8005eba:	f7ff ff6d 	bl	8005d98 <SYSTM001_lRemoveTimerList>
      /* Reset timer tick             */
      TmrObjPtr->TimerCount = TmrObjPtr->TimerReload;
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	68da      	ldr	r2, [r3, #12]
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	609a      	str	r2, [r3, #8]
        /* Insert timer into timer list */
      SYSTM001_lInsertTimerList(TmrObjPtr->TimerID);
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	4618      	mov	r0, r3
 8005ecc:	f7ff fe5a 	bl	8005b84 <SYSTM001_lInsertTimerList>
      /* Call timer callback function */
      (TmrObjPtr->TimerCallBack)(TmrObjPtr->ParamToCallBack);
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	691b      	ldr	r3, [r3, #16]
 8005ed4:	687a      	ldr	r2, [r7, #4]
 8005ed6:	6952      	ldr	r2, [r2, #20]
 8005ed8:	4610      	mov	r0, r2
 8005eda:	4798      	blx	r3
    else
    {
      break;
    }
    /* Get first item of timer list */
    TmrObjPtr = TimerList;
 8005edc:	f240 0354 	movw	r3, #84	; 0x54
 8005ee0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	607b      	str	r3, [r7, #4]
{
  SYSTM001_TimerObject* TmrObjPtr;
   /* Get first item of timer list       */
  TmrObjPtr = TimerList;         
  /* <<<DD_SYSTM001_PRIV _API_3>>> */  
  while((TmrObjPtr != NULL) && (TmrObjPtr->TimerCount == 0UL) )
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	2b00      	cmp	r3, #0
 8005eec:	d005      	beq.n	8005efa <SYSTM001_lTimerHandler+0x8a>
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	689b      	ldr	r3, [r3, #8]
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	d0c6      	beq.n	8005e84 <SYSTM001_lTimerHandler+0x14>
 8005ef6:	e000      	b.n	8005efa <SYSTM001_lTimerHandler+0x8a>
      /* Call timer callback function */
      (TmrObjPtr->TimerCallBack)(TmrObjPtr->ParamToCallBack);
    }
    else
    {
      break;
 8005ef8:	bf00      	nop
    }
    /* Get first item of timer list */
    TmrObjPtr = TimerList;
  }
}
 8005efa:	f107 0708 	add.w	r7, r7, #8
 8005efe:	46bd      	mov	sp, r7
 8005f00:	bd80      	pop	{r7, pc}
 8005f02:	bf00      	nop

08005f04 <SysTick_Handler>:

/*
 *  SysTick Event Handler 
 */
void  SysTick_Handler(void)
{ 
 8005f04:	b580      	push	{r7, lr}
 8005f06:	b082      	sub	sp, #8
 8005f08:	af00      	add	r7, sp, #0
  SYSTM001_TimerObject* TmrObjPtr;
  TmrObjPtr = TimerList;
 8005f0a:	f240 0354 	movw	r3, #84	; 0x54
 8005f0e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	607b      	str	r3, [r7, #4]
  /* <<<DD_SYSTM001_PRIV _API_4>>> */
  SysTickCount++;
 8005f16:	f240 035c 	movw	r3, #92	; 0x5c
 8005f1a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	f103 0201 	add.w	r2, r3, #1
 8005f24:	f240 035c 	movw	r3, #92	; 0x5c
 8005f28:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005f2c:	601a      	str	r2, [r3, #0]
  if(TmrObjPtr == NULL)
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	2b00      	cmp	r3, #0
 8005f32:	d010      	beq.n	8005f56 <SysTick_Handler+0x52>
    /* Not supposed to be here */
   ;  
  }
  else
  {
    if(TmrObjPtr->TimerCount > 1UL)
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	689b      	ldr	r3, [r3, #8]
 8005f38:	2b01      	cmp	r3, #1
 8005f3a:	d906      	bls.n	8005f4a <SysTick_Handler+0x46>
    {
      TmrObjPtr->TimerCount--;
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	689b      	ldr	r3, [r3, #8]
 8005f40:	f103 32ff 	add.w	r2, r3, #4294967295
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	609a      	str	r2, [r3, #8]
 8005f48:	e005      	b.n	8005f56 <SysTick_Handler+0x52>
    }
    else
    { 
      TmrObjPtr->TimerCount = 0;
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	f04f 0200 	mov.w	r2, #0
 8005f50:	609a      	str	r2, [r3, #8]
      SYSTM001_lTimerHandler();
 8005f52:	f7ff ff8d 	bl	8005e70 <SYSTM001_lTimerHandler>
    }
  }
}
 8005f56:	f107 0708 	add.w	r7, r7, #8
 8005f5a:	46bd      	mov	sp, r7
 8005f5c:	bd80      	pop	{r7, pc}
 8005f5e:	bf00      	nop

08005f60 <SYSTM001_Init>:
/*
 *  Initialization function which initializes the App internal data
 *  structures to default values. 
 */
void  SYSTM001_Init( void)
{
 8005f60:	b580      	push	{r7, lr}
 8005f62:	b082      	sub	sp, #8
 8005f64:	af00      	add	r7, sp, #0
    uint32_t Status = 0UL;
 8005f66:	f04f 0300 	mov.w	r3, #0
 8005f6a:	607b      	str	r3, [r7, #4]

  /** Initialize the header of the list */
  TimerList = NULL;
 8005f6c:	f240 0354 	movw	r3, #84	; 0x54
 8005f70:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005f74:	f04f 0200 	mov.w	r2, #0
 8005f78:	601a      	str	r2, [r3, #0]
  /* Clock Initialization */
  CLK001_Init();     
 8005f7a:	f001 fca9 	bl	80078d0 <CLK001_Init>
  /**   Initialize timer tracker  */
  Status = SysTick_Config((uint32_t)(SYSTM001_SYSTICK_INTERVAL * SYSTM001_SYS_CORE_CLOCK * 1000U));
 8005f7e:	f24d 40c0 	movw	r0, #54464	; 0xd4c0
 8005f82:	f2c0 0001 	movt	r0, #1
 8005f86:	f7ff fdcb 	bl	8005b20 <SysTick_Config>
 8005f8a:	6078      	str	r0, [r7, #4]
  if(Status == 1U)
  {
        DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Status), &Status);
  }
    NVIC_SetPriority(SysTick_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),10,0));
 8005f8c:	f7ff fd4e 	bl	8005a2c <NVIC_GetPriorityGrouping>
 8005f90:	4603      	mov	r3, r0
 8005f92:	4618      	mov	r0, r3
 8005f94:	f04f 010a 	mov.w	r1, #10
 8005f98:	f04f 0200 	mov.w	r2, #0
 8005f9c:	f7ff fd84 	bl	8005aa8 <NVIC_EncodePriority>
 8005fa0:	4603      	mov	r3, r0
 8005fa2:	f04f 30ff 	mov.w	r0, #4294967295
 8005fa6:	4619      	mov	r1, r3
 8005fa8:	f7ff fd50 	bl	8005a4c <NVIC_SetPriority>
  TimerTracker = 0UL;
 8005fac:	f240 0358 	movw	r3, #88	; 0x58
 8005fb0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005fb4:	f04f 0200 	mov.w	r2, #0
 8005fb8:	601a      	str	r2, [r3, #0]

}
 8005fba:	f107 0708 	add.w	r7, r7, #8
 8005fbe:	46bd      	mov	sp, r7
 8005fc0:	bd80      	pop	{r7, pc}
 8005fc2:	bf00      	nop

08005fc4 <SYSTM001_CreateTimer>:
  uint32_t Period,
  SYSTM001_TimerType TimerType, 
  SYSTM001_TimerCallBackPtr TimerCallBack, 
  void  * pCallBackArgPtr
)
{
 8005fc4:	b480      	push	{r7}
 8005fc6:	b089      	sub	sp, #36	; 0x24
 8005fc8:	af00      	add	r7, sp, #0
 8005fca:	60f8      	str	r0, [r7, #12]
 8005fcc:	607a      	str	r2, [r7, #4]
 8005fce:	603b      	str	r3, [r7, #0]
 8005fd0:	460b      	mov	r3, r1
 8005fd2:	72fb      	strb	r3, [r7, #11]
  uint32_t TimerID = 0UL;
 8005fd4:	f04f 0300 	mov.w	r3, #0
 8005fd8:	61fb      	str	r3, [r7, #28]
  uint32_t Count = 0UL;
 8005fda:	f04f 0300 	mov.w	r3, #0
 8005fde:	61bb      	str	r3, [r7, #24]
  uint32_t Error = 0UL;  
 8005fe0:	f04f 0300 	mov.w	r3, #0
 8005fe4:	617b      	str	r3, [r7, #20]

  /* Check for input parameter */
    if((TimerType != SYSTM001_ONE_SHOT) && (TimerType != SYSTM001_PERIODIC))
 8005fe6:	7afb      	ldrb	r3, [r7, #11]
 8005fe8:	2b00      	cmp	r3, #0
 8005fea:	d005      	beq.n	8005ff8 <SYSTM001_CreateTimer+0x34>
 8005fec:	7afb      	ldrb	r3, [r7, #11]
 8005fee:	2b01      	cmp	r3, #1
 8005ff0:	d002      	beq.n	8005ff8 <SYSTM001_CreateTimer+0x34>
    {
      Error=(uint32_t)1UL;
 8005ff2:	f04f 0301 	mov.w	r3, #1
 8005ff6:	617b      	str	r3, [r7, #20]
      DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
      
    }
    if(Period < (uint32_t)SYSTM001_SYSTICK_INTERVAL)
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	2b00      	cmp	r3, #0
 8005ffc:	d102      	bne.n	8006004 <SYSTM001_CreateTimer+0x40>
    {
      Error=(uint32_t)1UL;
 8005ffe:	f04f 0301 	mov.w	r3, #1
 8006002:	617b      	str	r3, [r7, #20]
      DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
    }
    if(Period == 0)          /* Timer with '0' time is not allowed. */
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	2b00      	cmp	r3, #0
 8006008:	d102      	bne.n	8006010 <SYSTM001_CreateTimer+0x4c>
    {
      Error=(uint32_t)1UL;
 800600a:	f04f 0301 	mov.w	r3, #1
 800600e:	617b      	str	r3, [r7, #20]
      DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
    }

    if(TimerCallBack == NULL)
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	2b00      	cmp	r3, #0
 8006014:	d102      	bne.n	800601c <SYSTM001_CreateTimer+0x58>
    {
      Error=(uint32_t)1UL;
 8006016:	f04f 0301 	mov.w	r3, #1
 800601a:	617b      	str	r3, [r7, #20]
      DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
    }
    if (!Error)	
 800601c:	697b      	ldr	r3, [r7, #20]
 800601e:	2b00      	cmp	r3, #0
 8006020:	f040 8098 	bne.w	8006154 <SYSTM001_CreateTimer+0x190>
    {
       for(Count = 0UL; Count < SYSTM001_CFG_MAX_TMR; Count++)
 8006024:	f04f 0300 	mov.w	r3, #0
 8006028:	61bb      	str	r3, [r7, #24]
 800602a:	e08f      	b.n	800614c <SYSTM001_CreateTimer+0x188>
       {
           /* Check for free timer ID */
           if((TimerTracker & ((uint32_t)1U << Count)) == 0U)
 800602c:	f240 0358 	movw	r3, #88	; 0x58
 8006030:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006034:	681a      	ldr	r2, [r3, #0]
 8006036:	69bb      	ldr	r3, [r7, #24]
 8006038:	fa22 f303 	lsr.w	r3, r2, r3
 800603c:	f003 0301 	and.w	r3, r3, #1
 8006040:	2b00      	cmp	r3, #0
 8006042:	d17f      	bne.n	8006144 <SYSTM001_CreateTimer+0x180>
           {
               /* If yes,assign ID to this timer      */
               TimerTracker |= ((uint32_t)1U << Count);
 8006044:	69bb      	ldr	r3, [r7, #24]
 8006046:	f04f 0201 	mov.w	r2, #1
 800604a:	fa02 f203 	lsl.w	r2, r2, r3
 800604e:	f240 0358 	movw	r3, #88	; 0x58
 8006052:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	431a      	orrs	r2, r3
 800605a:	f240 0358 	movw	r3, #88	; 0x58
 800605e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006062:	601a      	str	r2, [r3, #0]
               /* Initialize timer as per input values */
               TimerTbl[Count].TimerID     = Count;
 8006064:	f641 53b8 	movw	r3, #7608	; 0x1db8
 8006068:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800606c:	69ba      	ldr	r2, [r7, #24]
 800606e:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8006072:	189b      	adds	r3, r3, r2
 8006074:	69ba      	ldr	r2, [r7, #24]
 8006076:	601a      	str	r2, [r3, #0]
               TimerTbl[Count].TimerType   = TimerType;
 8006078:	f641 53b8 	movw	r3, #7608	; 0x1db8
 800607c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006080:	69ba      	ldr	r2, [r7, #24]
 8006082:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8006086:	189b      	adds	r3, r3, r2
 8006088:	7afa      	ldrb	r2, [r7, #11]
 800608a:	711a      	strb	r2, [r3, #4]
               TimerTbl[Count].TimerState  = SYSTM001_STATE_STOPPED;
 800608c:	f641 53b8 	movw	r3, #7608	; 0x1db8
 8006090:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006094:	69ba      	ldr	r2, [r7, #24]
 8006096:	ea4f 1242 	mov.w	r2, r2, lsl #5
 800609a:	189b      	adds	r3, r3, r2
 800609c:	f04f 0201 	mov.w	r2, #1
 80060a0:	715a      	strb	r2, [r3, #5]
             TimerTbl[Count].TimerCount  = ((Period / SYSTM001_SYSTICK_INTERVAL)\
                                                    +HW_TIMER_ADDITIONAL_CNT);
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	f103 0201 	add.w	r2, r3, #1
               TimerTracker |= ((uint32_t)1U << Count);
               /* Initialize timer as per input values */
               TimerTbl[Count].TimerID     = Count;
               TimerTbl[Count].TimerType   = TimerType;
               TimerTbl[Count].TimerState  = SYSTM001_STATE_STOPPED;
             TimerTbl[Count].TimerCount  = ((Period / SYSTM001_SYSTICK_INTERVAL)\
 80060a8:	f641 53b8 	movw	r3, #7608	; 0x1db8
 80060ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80060b0:	69b9      	ldr	r1, [r7, #24]
 80060b2:	ea4f 1141 	mov.w	r1, r1, lsl #5
 80060b6:	185b      	adds	r3, r3, r1
 80060b8:	f103 0308 	add.w	r3, r3, #8
 80060bc:	601a      	str	r2, [r3, #0]
                                                    +HW_TIMER_ADDITIONAL_CNT);
               TimerTbl[Count].TimerReload	= (Period / SYSTM001_SYSTICK_INTERVAL);
 80060be:	f641 53b8 	movw	r3, #7608	; 0x1db8
 80060c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80060c6:	69ba      	ldr	r2, [r7, #24]
 80060c8:	ea4f 1242 	mov.w	r2, r2, lsl #5
 80060cc:	189b      	adds	r3, r3, r2
 80060ce:	f103 030c 	add.w	r3, r3, #12
 80060d2:	68fa      	ldr	r2, [r7, #12]
 80060d4:	601a      	str	r2, [r3, #0]
               TimerTbl[Count].TimerCallBack = TimerCallBack;
 80060d6:	f641 53b8 	movw	r3, #7608	; 0x1db8
 80060da:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80060de:	69ba      	ldr	r2, [r7, #24]
 80060e0:	ea4f 1242 	mov.w	r2, r2, lsl #5
 80060e4:	189b      	adds	r3, r3, r2
 80060e6:	f103 0310 	add.w	r3, r3, #16
 80060ea:	687a      	ldr	r2, [r7, #4]
 80060ec:	601a      	str	r2, [r3, #0]
               TimerTbl[Count].ParamToCallBack = pCallBackArgPtr;
 80060ee:	f641 53b8 	movw	r3, #7608	; 0x1db8
 80060f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80060f6:	69ba      	ldr	r2, [r7, #24]
 80060f8:	ea4f 1242 	mov.w	r2, r2, lsl #5
 80060fc:	189b      	adds	r3, r3, r2
 80060fe:	f103 0314 	add.w	r3, r3, #20
 8006102:	683a      	ldr	r2, [r7, #0]
 8006104:	601a      	str	r2, [r3, #0]
               TimerTbl[Count].TimerPrev   = NULL;
 8006106:	f641 53b8 	movw	r3, #7608	; 0x1db8
 800610a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800610e:	69ba      	ldr	r2, [r7, #24]
 8006110:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8006114:	189b      	adds	r3, r3, r2
 8006116:	f103 031c 	add.w	r3, r3, #28
 800611a:	f04f 0200 	mov.w	r2, #0
 800611e:	601a      	str	r2, [r3, #0]
               TimerTbl[Count].TimerNext   = NULL;
 8006120:	f641 53b8 	movw	r3, #7608	; 0x1db8
 8006124:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006128:	69ba      	ldr	r2, [r7, #24]
 800612a:	ea4f 1242 	mov.w	r2, r2, lsl #5
 800612e:	189b      	adds	r3, r3, r2
 8006130:	f103 0318 	add.w	r3, r3, #24
 8006134:	f04f 0200 	mov.w	r2, #0
 8006138:	601a      	str	r2, [r3, #0]
               TimerID = Count + 1U;
 800613a:	69bb      	ldr	r3, [r7, #24]
 800613c:	f103 0301 	add.w	r3, r3, #1
 8006140:	61fb      	str	r3, [r7, #28]
               break;
 8006142:	e007      	b.n	8006154 <SYSTM001_CreateTimer+0x190>
      Error=(uint32_t)1UL;
      DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
    }
    if (!Error)	
    {
       for(Count = 0UL; Count < SYSTM001_CFG_MAX_TMR; Count++)
 8006144:	69bb      	ldr	r3, [r7, #24]
 8006146:	f103 0301 	add.w	r3, r3, #1
 800614a:	61bb      	str	r3, [r7, #24]
 800614c:	69bb      	ldr	r3, [r7, #24]
 800614e:	2b1f      	cmp	r3, #31
 8006150:	f67f af6c 	bls.w	800602c <SYSTM001_CreateTimer+0x68>
               break;
            }
        }
    }

  return (handle_t)TimerID;
 8006154:	69fb      	ldr	r3, [r7, #28]
}  
 8006156:	4618      	mov	r0, r3
 8006158:	f107 0724 	add.w	r7, r7, #36	; 0x24
 800615c:	46bd      	mov	sp, r7
 800615e:	bc80      	pop	{r7}
 8006160:	4770      	bx	lr
 8006162:	bf00      	nop

08006164 <SYSTM001_StartTimer>:

/*
 *  Interface to start the software timer .
 */
status_t SYSTM001_StartTimer(handle_t  Handle) 
{
 8006164:	b580      	push	{r7, lr}
 8006166:	b084      	sub	sp, #16
 8006168:	af00      	add	r7, sp, #0
 800616a:	6078      	str	r0, [r7, #4]
  status_t Error = (status_t )DAVEApp_SUCCESS;
 800616c:	f04f 0300 	mov.w	r3, #0
 8006170:	60fb      	str	r3, [r7, #12]


  /* Check validity of parameter */
  if(Handle > SYSTM001_CFG_MAX_TMR)
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	2b20      	cmp	r3, #32
 8006176:	d902      	bls.n	800617e <SYSTM001_StartTimer+0x1a>
  {
    Error = (status_t)SYSTM001_INVALID_HANDLE_ERROR;
 8006178:	f04f 0301 	mov.w	r3, #1
 800617c:	60fb      	str	r3, [r7, #12]
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
  }
  if( (TimerTracker & (1UL << (uint32_t)(Handle - 1U))) == 0UL)
 800617e:	f240 0358 	movw	r3, #88	; 0x58
 8006182:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006186:	681a      	ldr	r2, [r3, #0]
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	f103 33ff 	add.w	r3, r3, #4294967295
 800618e:	fa22 f303 	lsr.w	r3, r2, r3
 8006192:	f003 0301 	and.w	r3, r3, #1
 8006196:	2b00      	cmp	r3, #0
 8006198:	d102      	bne.n	80061a0 <SYSTM001_StartTimer+0x3c>
  {
    Error = (status_t) SYSTM001_INVALID_HANDLE_ERROR;
 800619a:	f04f 0301 	mov.w	r3, #1
 800619e:	60fb      	str	r3, [r7, #12]
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
  }
  /* Any timer with time '0', can't start again. */
  if(TimerTbl[Handle - 1U].TimerCount == 0UL)
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	f103 32ff 	add.w	r2, r3, #4294967295
 80061a6:	f641 53b8 	movw	r3, #7608	; 0x1db8
 80061aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80061ae:	ea4f 1242 	mov.w	r2, r2, lsl #5
 80061b2:	189b      	adds	r3, r3, r2
 80061b4:	f103 0308 	add.w	r3, r3, #8
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	d102      	bne.n	80061c4 <SYSTM001_StartTimer+0x60>
  {
    Error = (status_t) SYSTM001_INVALID_HANDLE_ERROR;
 80061be:	f04f 0301 	mov.w	r3, #1
 80061c2:	60fb      	str	r3, [r7, #12]
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
  }
  
  
  if(Error == (status_t)DAVEApp_SUCCESS)
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	d11f      	bne.n	800620a <SYSTM001_StartTimer+0xa6>
  {
    /* Check if timer is running */
    if(TimerTbl[(Handle - 1U)].TimerState != SYSTM001_STATE_RUNNING)
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	f103 32ff 	add.w	r2, r3, #4294967295
 80061d0:	f641 53b8 	movw	r3, #7608	; 0x1db8
 80061d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80061d8:	ea4f 1242 	mov.w	r2, r2, lsl #5
 80061dc:	189b      	adds	r3, r3, r2
 80061de:	795b      	ldrb	r3, [r3, #5]
 80061e0:	2b00      	cmp	r3, #0
 80061e2:	d012      	beq.n	800620a <SYSTM001_StartTimer+0xa6>
    {
      /* set timer status as SYSTM001_STATE_RUNNING */
      TimerTbl[(Handle - 1U)].TimerState = SYSTM001_STATE_RUNNING;
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	f103 32ff 	add.w	r2, r3, #4294967295
 80061ea:	f641 53b8 	movw	r3, #7608	; 0x1db8
 80061ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80061f2:	ea4f 1242 	mov.w	r2, r2, lsl #5
 80061f6:	189b      	adds	r3, r3, r2
 80061f8:	f04f 0200 	mov.w	r2, #0
 80061fc:	715a      	strb	r2, [r3, #5]
      /* Insert this timer into timer list  */
      SYSTM001_lInsertTimerList((Handle - 1U));
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	f103 33ff 	add.w	r3, r3, #4294967295
 8006204:	4618      	mov	r0, r3
 8006206:	f7ff fcbd 	bl	8005b84 <SYSTM001_lInsertTimerList>
    }
  }

  return Error;
 800620a:	68fb      	ldr	r3, [r7, #12]
}
 800620c:	4618      	mov	r0, r3
 800620e:	f107 0710 	add.w	r7, r7, #16
 8006212:	46bd      	mov	sp, r7
 8006214:	bd80      	pop	{r7, pc}
 8006216:	bf00      	nop

08006218 <SYSTM001_StopTimer>:

/*
 *  Interface to stop the software timer.
 */
status_t SYSTM001_StopTimer(handle_t Handle) 
{
 8006218:	b580      	push	{r7, lr}
 800621a:	b084      	sub	sp, #16
 800621c:	af00      	add	r7, sp, #0
 800621e:	6078      	str	r0, [r7, #4]
  status_t Error = (status_t )DAVEApp_SUCCESS;
 8006220:	f04f 0300 	mov.w	r3, #0
 8006224:	60fb      	str	r3, [r7, #12]


  /* Check validity of parameter        */
  if(Handle > SYSTM001_CFG_MAX_TMR)
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	2b20      	cmp	r3, #32
 800622a:	d902      	bls.n	8006232 <SYSTM001_StopTimer+0x1a>
  {
    Error = (status_t) SYSTM001_INVALID_HANDLE_ERROR;
 800622c:	f04f 0301 	mov.w	r3, #1
 8006230:	60fb      	str	r3, [r7, #12]
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
  }
  if( (TimerTracker & (1UL << (uint32_t)(Handle - 1U))) == 0UL)
 8006232:	f240 0358 	movw	r3, #88	; 0x58
 8006236:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800623a:	681a      	ldr	r2, [r3, #0]
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	f103 33ff 	add.w	r3, r3, #4294967295
 8006242:	fa22 f303 	lsr.w	r3, r2, r3
 8006246:	f003 0301 	and.w	r3, r3, #1
 800624a:	2b00      	cmp	r3, #0
 800624c:	d102      	bne.n	8006254 <SYSTM001_StopTimer+0x3c>
  {
    Error = (status_t) SYSTM001_INVALID_HANDLE_ERROR;
 800624e:	f04f 0301 	mov.w	r3, #1
 8006252:	60fb      	str	r3, [r7, #12]
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
  }

  if(Error == (status_t)DAVEApp_SUCCESS)
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	2b00      	cmp	r3, #0
 8006258:	d11f      	bne.n	800629a <SYSTM001_StopTimer+0x82>
  {
    /* Check whether Timer is in Stop state */
    if(TimerTbl[(Handle - 1U)].TimerState != SYSTM001_STATE_STOPPED)
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	f103 32ff 	add.w	r2, r3, #4294967295
 8006260:	f641 53b8 	movw	r3, #7608	; 0x1db8
 8006264:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006268:	ea4f 1242 	mov.w	r2, r2, lsl #5
 800626c:	189b      	adds	r3, r3, r2
 800626e:	795b      	ldrb	r3, [r3, #5]
 8006270:	2b01      	cmp	r3, #1
 8006272:	d012      	beq.n	800629a <SYSTM001_StopTimer+0x82>
    {
      /* remove Timer from node list */
      SYSTM001_lRemoveTimerList((Handle - 1U));
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	f103 33ff 	add.w	r3, r3, #4294967295
 800627a:	4618      	mov	r0, r3
 800627c:	f7ff fd8c 	bl	8005d98 <SYSTM001_lRemoveTimerList>

      /* Set timer status as SYSTM001_STATE_STOPPED  */
      TimerTbl[(Handle - 1U)].TimerState = SYSTM001_STATE_STOPPED;
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	f103 32ff 	add.w	r2, r3, #4294967295
 8006286:	f641 53b8 	movw	r3, #7608	; 0x1db8
 800628a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800628e:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8006292:	189b      	adds	r3, r3, r2
 8006294:	f04f 0201 	mov.w	r2, #1
 8006298:	715a      	strb	r2, [r3, #5]
    }
  }

  return Error;
 800629a:	68fb      	ldr	r3, [r7, #12]
}
 800629c:	4618      	mov	r0, r3
 800629e:	f107 0710 	add.w	r7, r7, #16
 80062a2:	46bd      	mov	sp, r7
 80062a4:	bd80      	pop	{r7, pc}
 80062a6:	bf00      	nop

080062a8 <SYSTM001_DeleteTimer>:

/*
 *  Function to delete the Timer instance.
 */
status_t SYSTM001_DeleteTimer(handle_t Handle) 
{
 80062a8:	b580      	push	{r7, lr}
 80062aa:	b084      	sub	sp, #16
 80062ac:	af00      	add	r7, sp, #0
 80062ae:	6078      	str	r0, [r7, #4]
  status_t Error = (status_t )DAVEApp_SUCCESS;
 80062b0:	f04f 0300 	mov.w	r3, #0
 80062b4:	60fb      	str	r3, [r7, #12]

  /* Check validity of parameter        */
  if(Handle > SYSTM001_CFG_MAX_TMR)
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	2b20      	cmp	r3, #32
 80062ba:	d902      	bls.n	80062c2 <SYSTM001_DeleteTimer+0x1a>
  {
    Error = (status_t) SYSTM001_INVALID_HANDLE_ERROR;
 80062bc:	f04f 0301 	mov.w	r3, #1
 80062c0:	60fb      	str	r3, [r7, #12]
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
  }
  if( (TimerTracker & (1UL << (uint32_t)(Handle - 1U))) == 0UL)
 80062c2:	f240 0358 	movw	r3, #88	; 0x58
 80062c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80062ca:	681a      	ldr	r2, [r3, #0]
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	f103 33ff 	add.w	r3, r3, #4294967295
 80062d2:	fa22 f303 	lsr.w	r3, r2, r3
 80062d6:	f003 0301 	and.w	r3, r3, #1
 80062da:	2b00      	cmp	r3, #0
 80062dc:	d102      	bne.n	80062e4 <SYSTM001_DeleteTimer+0x3c>
  {
    Error = (status_t) SYSTM001_INVALID_HANDLE_ERROR;
 80062de:	f04f 0301 	mov.w	r3, #1
 80062e2:	60fb      	str	r3, [r7, #12]
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
  }

  if(Error == (status_t)DAVEApp_SUCCESS)
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	2b00      	cmp	r3, #0
 80062e8:	d126      	bne.n	8006338 <SYSTM001_DeleteTimer+0x90>
  {
    /* Check if timer is running */
    if(TimerTbl[(Handle - 1U)].TimerState == SYSTM001_STATE_RUNNING)
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	f103 32ff 	add.w	r2, r3, #4294967295
 80062f0:	f641 53b8 	movw	r3, #7608	; 0x1db8
 80062f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80062f8:	ea4f 1242 	mov.w	r2, r2, lsl #5
 80062fc:	189b      	adds	r3, r3, r2
 80062fe:	795b      	ldrb	r3, [r3, #5]
 8006300:	2b00      	cmp	r3, #0
 8006302:	d105      	bne.n	8006310 <SYSTM001_DeleteTimer+0x68>
    {
      /* Yes,remove this timer from timer list*/
      SYSTM001_lRemoveTimerList((Handle - 1U));
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	f103 33ff 	add.w	r3, r3, #4294967295
 800630a:	4618      	mov	r0, r3
 800630c:	f7ff fd44 	bl	8005d98 <SYSTM001_lRemoveTimerList>
    }

    /* Release resource that this timer hold*/
    TimerTracker &=~((uint32_t)1U << (Handle - 1U));
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	f103 33ff 	add.w	r3, r3, #4294967295
 8006316:	f04f 0201 	mov.w	r2, #1
 800631a:	fa02 f303 	lsl.w	r3, r2, r3
 800631e:	ea6f 0203 	mvn.w	r2, r3
 8006322:	f240 0358 	movw	r3, #88	; 0x58
 8006326:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	401a      	ands	r2, r3
 800632e:	f240 0358 	movw	r3, #88	; 0x58
 8006332:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006336:	601a      	str	r2, [r3, #0]
  }

  return Error;
 8006338:	68fb      	ldr	r3, [r7, #12]

}
 800633a:	4618      	mov	r0, r3
 800633c:	f107 0710 	add.w	r7, r7, #16
 8006340:	46bd      	mov	sp, r7
 8006342:	bd80      	pop	{r7, pc}

08006344 <SYSTM001_GetTime>:

/*
 *  Interface to get the current system time.
 */
uint32_t  SYSTM001_GetTime(void)
{
 8006344:	b480      	push	{r7}
 8006346:	af00      	add	r7, sp, #0
  /* <<<DD_SYSTM001 _API_6>>> */
  return CONVERT_SYSTICK_COUNT_TO_MSEC(SysTickCount);
 8006348:	f240 035c 	movw	r3, #92	; 0x5c
 800634c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006350:	681b      	ldr	r3, [r3, #0]
}
 8006352:	4618      	mov	r0, r3
 8006354:	46bd      	mov	sp, r7
 8006356:	bc80      	pop	{r7}
 8006358:	4770      	bx	lr
 800635a:	bf00      	nop

0800635c <SYSTM001_GetSysTickCount>:
/*
 *  Utility function to get the no of system ticks for the 
 *  specified period.
 */
uint32_t  SYSTM001_GetSysTickCount(uint32_t Period ) 
{
 800635c:	b480      	push	{r7}
 800635e:	b085      	sub	sp, #20
 8006360:	af00      	add	r7, sp, #0
 8006362:	6078      	str	r0, [r7, #4]
  /* <<<DD_SYSTM001 _API_7>>> */
  uint32_t	Count  = CONVERT_MSEC_TO_SYSICK_COUNT(Period);
 8006364:	687a      	ldr	r2, [r7, #4]
 8006366:	f24d 43c0 	movw	r3, #54464	; 0xd4c0
 800636a:	f2c0 0301 	movt	r3, #1
 800636e:	fb03 f302 	mul.w	r3, r3, r2
 8006372:	60fb      	str	r3, [r7, #12]
  return Count;
 8006374:	68fb      	ldr	r3, [r7, #12]
}
 8006376:	4618      	mov	r0, r3
 8006378:	f107 0714 	add.w	r7, r7, #20
 800637c:	46bd      	mov	sp, r7
 800637e:	bc80      	pop	{r7}
 8006380:	4770      	bx	lr
 8006382:	bf00      	nop

08006384 <RESET001_AssertReset>:
**                                                                            **
** Description     : This function is to enable reset of peripheral by        **
**                   software                                                 **
*******************************************************************************/
 void RESET001_AssertReset(RESET001_ResetnType Resetn)
 {
 8006384:	b480      	push	{r7}
 8006386:	b087      	sub	sp, #28
 8006388:	af00      	add	r7, sp, #0
 800638a:	6078      	str	r0, [r7, #4]
  uint32_t* RCUControlReg;
  uint32_t  PeripheralInfo;
  PeripheralInfo = 0U;
 800638c:	f04f 0300 	mov.w	r3, #0
 8006390:	617b      	str	r3, [r7, #20]
  RCUControlReg = 0U;
 8006392:	f04f 0300 	mov.w	r3, #0
 8006396:	613b      	str	r3, [r7, #16]
  
  /* <<<DD_RESET001_API_1>>> */
  
  SCU_RESET_TypeDef* RCUCtrlReg = SCU_RESET;
 8006398:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 800639c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80063a0:	60fb      	str	r3, [r7, #12]
  
  /* Extract the MSB to identify the peripheral in which the module is residing.
  * Shift the MSB to LSB position and store it in a local variable Temp  */  
  PeripheralInfo = (((uint32_t)Resetn & RESET001_CLEAR_BITMASK ) >> 
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	ea4f 7313 	mov.w	r3, r3, lsr #28
 80063a8:	617b      	str	r3, [r7, #20]
  
  /* Multiply the peripheral info stored in Temp variable with the corresponding
  *  address shift value to get the offset address of RCU register.
  *  Add the offset address with base PRSET peripheral address to get the actual 
  *  RCU PRSET register address  */  
  RCUControlReg = (uint32_t*)((uint32_t)(&RCUCtrlReg->PRSET0) + 
 80063aa:	68fb      	ldr	r3, [r7, #12]
 80063ac:	f103 0310 	add.w	r3, r3, #16
 80063b0:	4619      	mov	r1, r3
		                   ( RESET001_PERIPHERAL_ADDR_SHIFT * PeripheralInfo));
 80063b2:	697a      	ldr	r2, [r7, #20]
 80063b4:	4613      	mov	r3, r2
 80063b6:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80063ba:	189b      	adds	r3, r3, r2
 80063bc:	ea4f 0383 	mov.w	r3, r3, lsl #2
  
  /* Multiply the peripheral info stored in Temp variable with the corresponding
  *  address shift value to get the offset address of RCU register.
  *  Add the offset address with base PRSET peripheral address to get the actual 
  *  RCU PRSET register address  */  
  RCUControlReg = (uint32_t*)((uint32_t)(&RCUCtrlReg->PRSET0) + 
 80063c0:	18cb      	adds	r3, r1, r3
 80063c2:	613b      	str	r3, [r7, #16]
		                   ( RESET001_PERIPHERAL_ADDR_SHIFT * PeripheralInfo));
  
  /* Load the PRSET register with the reset value after ignoring the Most 
   * Significant Nibble.    */  
  *RCUControlReg = ((uint32_t)Resetn & RESET001_BITMASK );
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	f023 4270 	bic.w	r2, r3, #4026531840	; 0xf0000000
 80063ca:	693b      	ldr	r3, [r7, #16]
 80063cc:	601a      	str	r2, [r3, #0]
}
 80063ce:	f107 071c 	add.w	r7, r7, #28
 80063d2:	46bd      	mov	sp, r7
 80063d4:	bc80      	pop	{r7}
 80063d6:	4770      	bx	lr

080063d8 <RESET001_DeassertReset>:
**                                                                            **
** Description     : This function is to Deassert the reset of peripheral     **
**                    by software                                             **
*******************************************************************************/
void RESET001_DeassertReset(RESET001_ResetnType Resetn)
{
 80063d8:	b480      	push	{r7}
 80063da:	b087      	sub	sp, #28
 80063dc:	af00      	add	r7, sp, #0
 80063de:	6078      	str	r0, [r7, #4]
  uint32_t* RCUControlReg;
  uint32_t  PeripheralInfo;
  PeripheralInfo   = 0U;
 80063e0:	f04f 0300 	mov.w	r3, #0
 80063e4:	617b      	str	r3, [r7, #20]
  RCUControlReg    = 0U;
 80063e6:	f04f 0300 	mov.w	r3, #0
 80063ea:	613b      	str	r3, [r7, #16]

  /* <<<DD_RESET001_API_2>>> */
  
  SCU_RESET_TypeDef* RCUCtrlReg = SCU_RESET;  
 80063ec:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 80063f0:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80063f4:	60fb      	str	r3, [r7, #12]
  /* Extract the MSB to identify the peripheral in which the module is residing.
   * Shift the MSB to LSB position and store it in a local variable Temp   */    
  PeripheralInfo = (((uint32_t)Resetn & RESET001_CLEAR_BITMASK) >> 
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	ea4f 7313 	mov.w	r3, r3, lsr #28
 80063fc:	617b      	str	r3, [r7, #20]
  
  /* Multiply the peripheral info stored in Temp variable with the corresponding
  * address shift value to get the offset address of RCU register.
  *  Add the offset address with base PRCLR peripheral address to get the actual 
  *  RCU PRCLR register address  */  
  RCUControlReg = (uint32_t*)((uint32_t)(&RCUCtrlReg->PRCLR0) + 
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	f103 0314 	add.w	r3, r3, #20
 8006404:	4619      	mov	r1, r3
		                    ( RESET001_PERIPHERAL_ADDR_SHIFT * PeripheralInfo));
 8006406:	697a      	ldr	r2, [r7, #20]
 8006408:	4613      	mov	r3, r2
 800640a:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800640e:	189b      	adds	r3, r3, r2
 8006410:	ea4f 0383 	mov.w	r3, r3, lsl #2
  
  /* Multiply the peripheral info stored in Temp variable with the corresponding
  * address shift value to get the offset address of RCU register.
  *  Add the offset address with base PRCLR peripheral address to get the actual 
  *  RCU PRCLR register address  */  
  RCUControlReg = (uint32_t*)((uint32_t)(&RCUCtrlReg->PRCLR0) + 
 8006414:	18cb      	adds	r3, r1, r3
 8006416:	613b      	str	r3, [r7, #16]
		                    ( RESET001_PERIPHERAL_ADDR_SHIFT * PeripheralInfo));
  
  /* Load the PRCLR register with the reset value after ignoring the Most 
   * Significant Nibble.    */   
  *RCUControlReg = ((uint32_t)Resetn & RESET001_BITMASK) ;
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	f023 4270 	bic.w	r2, r3, #4026531840	; 0xf0000000
 800641e:	693b      	ldr	r3, [r7, #16]
 8006420:	601a      	str	r2, [r3, #0]
}
 8006422:	f107 071c 	add.w	r7, r7, #28
 8006426:	46bd      	mov	sp, r7
 8006428:	bc80      	pop	{r7}
 800642a:	4770      	bx	lr

0800642c <RESET001_GetResetInfo>:
** Return value    : None                                                     **
**                                                                            **
** Description     : This API is to get the  reason of last reset             **
*******************************************************************************/	
RESET001_InfoType RESET001_GetResetInfo(void)
{
 800642c:	b480      	push	{r7}
 800642e:	b083      	sub	sp, #12
 8006430:	af00      	add	r7, sp, #0
  SCU_RESET_TypeDef* RCUCtrlReg;  
  RESET001_InfoType ResetInfo;
  
  RCUCtrlReg = SCU_RESET;
 8006432:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 8006436:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800643a:	607b      	str	r3, [r7, #4]
  ResetInfo  = (RESET001_InfoType)0x00000000;
 800643c:	f04f 0300 	mov.w	r3, #0
 8006440:	70fb      	strb	r3, [r7, #3]
  /* <<<DD_RESET001_API_4>>> */
  
  /* Read the Last reset status info from RSTSTAT register*/  
  ResetInfo = (RESET001_InfoType)(RCUCtrlReg->RSTSTAT & 
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	70fb      	strb	r3, [r7, #3]
		                                      SCU_RESET_RSTSTAT_RSTSTAT_Msk);
          
  return ResetInfo;
 8006448:	78fb      	ldrb	r3, [r7, #3]
}
 800644a:	4618      	mov	r0, r3
 800644c:	f107 070c 	add.w	r7, r7, #12
 8006450:	46bd      	mov	sp, r7
 8006452:	bc80      	pop	{r7}
 8006454:	4770      	bx	lr
 8006456:	bf00      	nop

08006458 <RESET001_GetStatus>:
**                                                                            **
** Description     : This API is to get the reset status of the peripheral    **
*******************************************************************************/		
	
status_t RESET001_GetStatus(RESET001_ResetnType Resetn)
{
 8006458:	b480      	push	{r7}
 800645a:	b089      	sub	sp, #36	; 0x24
 800645c:	af00      	add	r7, sp, #0
 800645e:	6078      	str	r0, [r7, #4]
  uint32_t  status ;
  uint32_t* RCUControlReg;
  uint32_t  PeripheralInfo;
  uint32_t  Getstatus;
  
  status        = RESET001_RCU_INVALID_INPUT;
 8006460:	f04f 030f 	mov.w	r3, #15
 8006464:	61fb      	str	r3, [r7, #28]
  PeripheralInfo= 0U;
 8006466:	f04f 0300 	mov.w	r3, #0
 800646a:	61bb      	str	r3, [r7, #24]
  RCUControlReg = 0U;  
 800646c:	f04f 0300 	mov.w	r3, #0
 8006470:	617b      	str	r3, [r7, #20]
  Getstatus     = 0U;
 8006472:	f04f 0300 	mov.w	r3, #0
 8006476:	613b      	str	r3, [r7, #16]
  
  /* <<<DD_RESET001_API_3>>> */
  SCU_RESET_TypeDef* RCUCtrlReg = SCU_RESET;
 8006478:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 800647c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8006480:	60fb      	str	r3, [r7, #12]
  
  /* Extract the MSB to identify the peripheral in which the module is residing.
   * Shift the MSB to LSB position and store it in a local variable Temp */     
  PeripheralInfo = (((uint32_t)Resetn & RESET001_CLEAR_BITMASK) >> 
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	ea4f 7313 	mov.w	r3, r3, lsr #28
 8006488:	61bb      	str	r3, [r7, #24]
  
  /* Multiply the peripheral info stored in Temp variable with the corresponding
  * address shift value to get the offset address of RCU register.
  *  Add the offset address with base PRSTAT peripheral address to get actual 
  *  RCU PRSTAT register address  */   
  RCUControlReg = (uint32_t*)((uint32_t)(&RCUCtrlReg->PRSTAT0) + 
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	f103 030c 	add.w	r3, r3, #12
 8006490:	4619      	mov	r1, r3
		                  ( RESET001_PERIPHERAL_ADDR_SHIFT * PeripheralInfo));
 8006492:	69ba      	ldr	r2, [r7, #24]
 8006494:	4613      	mov	r3, r2
 8006496:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800649a:	189b      	adds	r3, r3, r2
 800649c:	ea4f 0383 	mov.w	r3, r3, lsl #2
  
  /* Multiply the peripheral info stored in Temp variable with the corresponding
  * address shift value to get the offset address of RCU register.
  *  Add the offset address with base PRSTAT peripheral address to get actual 
  *  RCU PRSTAT register address  */   
  RCUControlReg = (uint32_t*)((uint32_t)(&RCUCtrlReg->PRSTAT0) + 
 80064a0:	18cb      	adds	r3, r1, r3
 80064a2:	617b      	str	r3, [r7, #20]
		                  ( RESET001_PERIPHERAL_ADDR_SHIFT * PeripheralInfo));
  
  /* Read the PRCLR register with the masked reset value after ignoring the Most 
   * Significant Nibble.    */   
  Getstatus	 = (uint32_t)((*RCUControlReg) & 
 80064a4:	697b      	ldr	r3, [r7, #20]
 80064a6:	681a      	ldr	r2, [r3, #0]
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	4013      	ands	r3, r2
 80064ac:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80064b0:	613b      	str	r3, [r7, #16]
		                               (uint32_t)Resetn & RESET001_BITMASK);
  
  /* If the register return value is set then return SET else return RESET 
   * status   */   
  if(0U != Getstatus)
 80064b2:	693b      	ldr	r3, [r7, #16]
 80064b4:	2b00      	cmp	r3, #0
 80064b6:	d003      	beq.n	80064c0 <RESET001_GetStatus+0x68>
  {
	  status = RESET001_RCU_SET;
 80064b8:	f04f 0301 	mov.w	r3, #1
 80064bc:	61fb      	str	r3, [r7, #28]
 80064be:	e002      	b.n	80064c6 <RESET001_GetStatus+0x6e>
  }
  else
  {
	  status = RESET001_RCU_RESET;
 80064c0:	f04f 0300 	mov.w	r3, #0
 80064c4:	61fb      	str	r3, [r7, #28]
  }
  return status;
 80064c6:	69fb      	ldr	r3, [r7, #28]
}
 80064c8:	4618      	mov	r0, r3
 80064ca:	f107 0724 	add.w	r7, r7, #36	; 0x24
 80064ce:	46bd      	mov	sp, r7
 80064d0:	bc80      	pop	{r7}
 80064d2:	4770      	bx	lr

080064d4 <RESET001_ClearResetInfo>:
** Return value    : None                                                     **
**                                                                            **
** Description     : This API is to clear the  reset info status              **
*******************************************************************************/
void RESET001_ClearResetInfo(void)
{
 80064d4:	b480      	push	{r7}
 80064d6:	b083      	sub	sp, #12
 80064d8:	af00      	add	r7, sp, #0
   SCU_RESET_TypeDef* RCUCtrlReg;

   RCUCtrlReg = SCU_RESET;
 80064da:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 80064de:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80064e2:	607b      	str	r3, [r7, #4]
   /* <<<DD_RESET001_API_5>>> */

   /* Clear the last reset status info by setting RSCLR bit in RSTCLR register*/
   RCUCtrlReg->RSTCLR |=  (uint32_t)(SCU_RESET_RSTCLR_RSCLR_Msk);
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	689b      	ldr	r3, [r3, #8]
 80064e8:	f043 0201 	orr.w	r2, r3, #1
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	609a      	str	r2, [r3, #8]

}
 80064f0:	f107 070c 	add.w	r7, r7, #12
 80064f4:	46bd      	mov	sp, r7
 80064f6:	bc80      	pop	{r7}
 80064f8:	4770      	bx	lr
 80064fa:	bf00      	nop

080064fc <IO004_Init>:
/** @ingroup IO004_Func
 * @{
 */

void IO004_Init(void)
{
 80064fc:	b480      	push	{r7}
 80064fe:	af00      	add	r7, sp, #0
   /* <<<DD_IO004_API_1>>> */

	   

  /* Configuration of 1 Port 1 based on User configuration */
  IO004_Handle0.PortRegs->OMR = 0U<< 1;
 8006500:	f249 337c 	movw	r3, #37756	; 0x937c
 8006504:	f6c0 0300 	movt	r3, #2048	; 0x800
 8006508:	685b      	ldr	r3, [r3, #4]
 800650a:	f04f 0200 	mov.w	r2, #0
 800650e:	605a      	str	r2, [r3, #4]
  
  IO004_Handle0.PortRegs->PDR0   &= (uint32_t)(~(PORT1_PDR0_PD1_Msk));
 8006510:	f249 337c 	movw	r3, #37756	; 0x937c
 8006514:	f6c0 0300 	movt	r3, #2048	; 0x800
 8006518:	685a      	ldr	r2, [r3, #4]
 800651a:	f249 337c 	movw	r3, #37756	; 0x937c
 800651e:	f6c0 0300 	movt	r3, #2048	; 0x800
 8006522:	685b      	ldr	r3, [r3, #4]
 8006524:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006526:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800652a:	6413      	str	r3, [r2, #64]	; 0x40
  IO004_Handle0.PortRegs->PDR0   |= (uint32_t)((4UL << PORT1_PDR0_PD1_Pos) & \
 800652c:	f249 337c 	movw	r3, #37756	; 0x937c
 8006530:	f6c0 0300 	movt	r3, #2048	; 0x800
 8006534:	685a      	ldr	r2, [r3, #4]
 8006536:	f249 337c 	movw	r3, #37756	; 0x937c
 800653a:	f6c0 0300 	movt	r3, #2048	; 0x800
 800653e:	685b      	ldr	r3, [r3, #4]
 8006540:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006542:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006546:	6413      	str	r3, [r2, #64]	; 0x40
                                          PORT1_PDR0_PD1_Msk);
  IO004_Handle0.PortRegs->IOCR0 |= (0U << 11);   
 8006548:	f249 337c 	movw	r3, #37756	; 0x937c
 800654c:	f6c0 0300 	movt	r3, #2048	; 0x800
 8006550:	685a      	ldr	r2, [r3, #4]
 8006552:	f249 337c 	movw	r3, #37756	; 0x937c
 8006556:	f6c0 0300 	movt	r3, #2048	; 0x800
 800655a:	685b      	ldr	r3, [r3, #4]
 800655c:	691b      	ldr	r3, [r3, #16]
 800655e:	6113      	str	r3, [r2, #16]

  /* Configuration of 1 Port 0 based on User configuration */
  IO004_Handle1.PortRegs->OMR = 0U<< 0;
 8006560:	f249 3384 	movw	r3, #37764	; 0x9384
 8006564:	f6c0 0300 	movt	r3, #2048	; 0x800
 8006568:	685b      	ldr	r3, [r3, #4]
 800656a:	f04f 0200 	mov.w	r2, #0
 800656e:	605a      	str	r2, [r3, #4]
  
  IO004_Handle1.PortRegs->PDR0   &= (uint32_t)(~(PORT1_PDR0_PD0_Msk));
 8006570:	f249 3384 	movw	r3, #37764	; 0x9384
 8006574:	f6c0 0300 	movt	r3, #2048	; 0x800
 8006578:	685a      	ldr	r2, [r3, #4]
 800657a:	f249 3384 	movw	r3, #37764	; 0x9384
 800657e:	f6c0 0300 	movt	r3, #2048	; 0x800
 8006582:	685b      	ldr	r3, [r3, #4]
 8006584:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006586:	f023 0307 	bic.w	r3, r3, #7
 800658a:	6413      	str	r3, [r2, #64]	; 0x40
  IO004_Handle1.PortRegs->PDR0   |= (uint32_t)((4UL << PORT1_PDR0_PD0_Pos) & \
 800658c:	f249 3384 	movw	r3, #37764	; 0x9384
 8006590:	f6c0 0300 	movt	r3, #2048	; 0x800
 8006594:	685a      	ldr	r2, [r3, #4]
 8006596:	f249 3384 	movw	r3, #37764	; 0x9384
 800659a:	f6c0 0300 	movt	r3, #2048	; 0x800
 800659e:	685b      	ldr	r3, [r3, #4]
 80065a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065a2:	f043 0304 	orr.w	r3, r3, #4
 80065a6:	6413      	str	r3, [r2, #64]	; 0x40
                                          PORT1_PDR0_PD0_Msk);
  IO004_Handle1.PortRegs->IOCR0 |= (0U << 3);   
 80065a8:	f249 3384 	movw	r3, #37764	; 0x9384
 80065ac:	f6c0 0300 	movt	r3, #2048	; 0x800
 80065b0:	685a      	ldr	r2, [r3, #4]
 80065b2:	f249 3384 	movw	r3, #37764	; 0x9384
 80065b6:	f6c0 0300 	movt	r3, #2048	; 0x800
 80065ba:	685b      	ldr	r3, [r3, #4]
 80065bc:	691b      	ldr	r3, [r3, #16]
 80065be:	6113      	str	r3, [r2, #16]

  /* Configuration of 5 Port 7 based on User configuration */
  IO004_Handle2.PortRegs->OMR = 0U<< 7;
 80065c0:	f249 338c 	movw	r3, #37772	; 0x938c
 80065c4:	f6c0 0300 	movt	r3, #2048	; 0x800
 80065c8:	685b      	ldr	r3, [r3, #4]
 80065ca:	f04f 0200 	mov.w	r2, #0
 80065ce:	605a      	str	r2, [r3, #4]
  
  IO004_Handle2.PortRegs->PDR0   &= (uint32_t)(~(PORT5_PDR0_PD7_Msk));
 80065d0:	f249 338c 	movw	r3, #37772	; 0x938c
 80065d4:	f6c0 0300 	movt	r3, #2048	; 0x800
 80065d8:	685a      	ldr	r2, [r3, #4]
 80065da:	f249 338c 	movw	r3, #37772	; 0x938c
 80065de:	f6c0 0300 	movt	r3, #2048	; 0x800
 80065e2:	685b      	ldr	r3, [r3, #4]
 80065e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065e6:	f023 43e0 	bic.w	r3, r3, #1879048192	; 0x70000000
 80065ea:	6413      	str	r3, [r2, #64]	; 0x40
  IO004_Handle2.PortRegs->PDR0   |= (uint32_t)((4UL << PORT5_PDR0_PD7_Pos) & \
 80065ec:	f249 338c 	movw	r3, #37772	; 0x938c
 80065f0:	f6c0 0300 	movt	r3, #2048	; 0x800
 80065f4:	685a      	ldr	r2, [r3, #4]
 80065f6:	f249 338c 	movw	r3, #37772	; 0x938c
 80065fa:	f6c0 0300 	movt	r3, #2048	; 0x800
 80065fe:	685b      	ldr	r3, [r3, #4]
 8006600:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006602:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006606:	6413      	str	r3, [r2, #64]	; 0x40
                                          PORT5_PDR0_PD7_Msk);
  IO004_Handle2.PortRegs->IOCR4 |= (0U << 27);   
 8006608:	f249 338c 	movw	r3, #37772	; 0x938c
 800660c:	f6c0 0300 	movt	r3, #2048	; 0x800
 8006610:	685a      	ldr	r2, [r3, #4]
 8006612:	f249 338c 	movw	r3, #37772	; 0x938c
 8006616:	f6c0 0300 	movt	r3, #2048	; 0x800
 800661a:	685b      	ldr	r3, [r3, #4]
 800661c:	695b      	ldr	r3, [r3, #20]
 800661e:	6153      	str	r3, [r2, #20]

  /* Configuration of 1 Port 15 based on User configuration */
  IO004_Handle3.PortRegs->OMR = 0U<< 15;
 8006620:	f249 3394 	movw	r3, #37780	; 0x9394
 8006624:	f6c0 0300 	movt	r3, #2048	; 0x800
 8006628:	685b      	ldr	r3, [r3, #4]
 800662a:	f04f 0200 	mov.w	r2, #0
 800662e:	605a      	str	r2, [r3, #4]
  
  IO004_Handle3.PortRegs->PDR1  &= (uint32_t)(~(PORT1_PDR1_PD15_Msk));
 8006630:	f249 3394 	movw	r3, #37780	; 0x9394
 8006634:	f6c0 0300 	movt	r3, #2048	; 0x800
 8006638:	685a      	ldr	r2, [r3, #4]
 800663a:	f249 3394 	movw	r3, #37780	; 0x9394
 800663e:	f6c0 0300 	movt	r3, #2048	; 0x800
 8006642:	685b      	ldr	r3, [r3, #4]
 8006644:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006646:	f023 43e0 	bic.w	r3, r3, #1879048192	; 0x70000000
 800664a:	6453      	str	r3, [r2, #68]	; 0x44
  IO004_Handle3.PortRegs->PDR1  |= (uint32_t)((4UL << PORT1_PDR1_PD15_Pos) & \
 800664c:	f249 3394 	movw	r3, #37780	; 0x9394
 8006650:	f6c0 0300 	movt	r3, #2048	; 0x800
 8006654:	685a      	ldr	r2, [r3, #4]
 8006656:	f249 3394 	movw	r3, #37780	; 0x9394
 800665a:	f6c0 0300 	movt	r3, #2048	; 0x800
 800665e:	685b      	ldr	r3, [r3, #4]
 8006660:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006662:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006666:	6453      	str	r3, [r2, #68]	; 0x44
                                     PORT1_PDR1_PD15_Msk);
  IO004_Handle3.PortRegs->IOCR12 |= (0U << 27);   
 8006668:	f249 3394 	movw	r3, #37780	; 0x9394
 800666c:	f6c0 0300 	movt	r3, #2048	; 0x800
 8006670:	685a      	ldr	r2, [r3, #4]
 8006672:	f249 3394 	movw	r3, #37780	; 0x9394
 8006676:	f6c0 0300 	movt	r3, #2048	; 0x800
 800667a:	685b      	ldr	r3, [r3, #4]
 800667c:	69db      	ldr	r3, [r3, #28]
 800667e:	61d3      	str	r3, [r2, #28]

  /* Configuration of 1 Port 13 based on User configuration */
  IO004_Handle4.PortRegs->OMR = 0U<< 13;
 8006680:	f249 339c 	movw	r3, #37788	; 0x939c
 8006684:	f6c0 0300 	movt	r3, #2048	; 0x800
 8006688:	685b      	ldr	r3, [r3, #4]
 800668a:	f04f 0200 	mov.w	r2, #0
 800668e:	605a      	str	r2, [r3, #4]
  
  IO004_Handle4.PortRegs->PDR1  &= (uint32_t)(~(PORT1_PDR1_PD13_Msk));
 8006690:	f249 339c 	movw	r3, #37788	; 0x939c
 8006694:	f6c0 0300 	movt	r3, #2048	; 0x800
 8006698:	685a      	ldr	r2, [r3, #4]
 800669a:	f249 339c 	movw	r3, #37788	; 0x939c
 800669e:	f6c0 0300 	movt	r3, #2048	; 0x800
 80066a2:	685b      	ldr	r3, [r3, #4]
 80066a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80066a6:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80066aa:	6453      	str	r3, [r2, #68]	; 0x44
  IO004_Handle4.PortRegs->PDR1  |= (uint32_t)((4UL << PORT1_PDR1_PD13_Pos) & \
 80066ac:	f249 339c 	movw	r3, #37788	; 0x939c
 80066b0:	f6c0 0300 	movt	r3, #2048	; 0x800
 80066b4:	685a      	ldr	r2, [r3, #4]
 80066b6:	f249 339c 	movw	r3, #37788	; 0x939c
 80066ba:	f6c0 0300 	movt	r3, #2048	; 0x800
 80066be:	685b      	ldr	r3, [r3, #4]
 80066c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80066c2:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80066c6:	6453      	str	r3, [r2, #68]	; 0x44
                                     PORT1_PDR1_PD13_Msk);
  IO004_Handle4.PortRegs->IOCR12 |= (0U << 11);
 80066c8:	f249 339c 	movw	r3, #37788	; 0x939c
 80066cc:	f6c0 0300 	movt	r3, #2048	; 0x800
 80066d0:	685a      	ldr	r2, [r3, #4]
 80066d2:	f249 339c 	movw	r3, #37788	; 0x939c
 80066d6:	f6c0 0300 	movt	r3, #2048	; 0x800
 80066da:	685b      	ldr	r3, [r3, #4]
 80066dc:	69db      	ldr	r3, [r3, #28]
 80066de:	61d3      	str	r3, [r2, #28]
}
 80066e0:	46bd      	mov	sp, r7
 80066e2:	bc80      	pop	{r7}
 80066e4:	4770      	bx	lr
 80066e6:	bf00      	nop

080066e8 <IO004_DisableOutputDriver>:

void IO004_DisableOutputDriver(const IO004_HandleType* Handle,IO004_InputModeType Mode)
{
 80066e8:	b480      	push	{r7}
 80066ea:	b085      	sub	sp, #20
 80066ec:	af00      	add	r7, sp, #0
 80066ee:	6078      	str	r0, [r7, #4]
 80066f0:	460b      	mov	r3, r1
 80066f2:	70fb      	strb	r3, [r7, #3]
  uint8_t Pin = Handle->PortPin;
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	785b      	ldrb	r3, [r3, #1]
 80066f8:	73fb      	strb	r3, [r7, #15]
  /* <<<DD_IO004_API_2>>> */
  if(Pin < 4U)
 80066fa:	7bfb      	ldrb	r3, [r7, #15]
 80066fc:	2b03      	cmp	r3, #3
 80066fe:	d823      	bhi.n	8006748 <IO004_DisableOutputDriver+0x60>
  {
    Handle->PortRegs->IOCR0  =  (uint32_t)(Handle->PortRegs->IOCR0 & ~(0x0000001FUL << (3U+(Pin*8U))));
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	685b      	ldr	r3, [r3, #4]
 8006704:	687a      	ldr	r2, [r7, #4]
 8006706:	6852      	ldr	r2, [r2, #4]
 8006708:	6911      	ldr	r1, [r2, #16]
 800670a:	7bfa      	ldrb	r2, [r7, #15]
 800670c:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8006710:	f102 0203 	add.w	r2, r2, #3
 8006714:	f04f 001f 	mov.w	r0, #31
 8006718:	fa00 f202 	lsl.w	r2, r0, r2
 800671c:	ea6f 0202 	mvn.w	r2, r2
 8006720:	400a      	ands	r2, r1
 8006722:	611a      	str	r2, [r3, #16]
    Handle->PortRegs->IOCR0 |= (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	685b      	ldr	r3, [r3, #4]
 8006728:	687a      	ldr	r2, [r7, #4]
 800672a:	6852      	ldr	r2, [r2, #4]
 800672c:	6911      	ldr	r1, [r2, #16]
 800672e:	78fa      	ldrb	r2, [r7, #3]
 8006730:	f002 001f 	and.w	r0, r2, #31
 8006734:	7bfa      	ldrb	r2, [r7, #15]
 8006736:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800673a:	f102 0203 	add.w	r2, r2, #3
 800673e:	fa00 f202 	lsl.w	r2, r0, r2
 8006742:	430a      	orrs	r2, r1
 8006744:	611a      	str	r2, [r3, #16]
 8006746:	e088      	b.n	800685a <IO004_DisableOutputDriver+0x172>
  } else if ((Pin >= 4U) && (Pin <= 7U))
 8006748:	7bfb      	ldrb	r3, [r7, #15]
 800674a:	2b03      	cmp	r3, #3
 800674c:	d92a      	bls.n	80067a4 <IO004_DisableOutputDriver+0xbc>
 800674e:	7bfb      	ldrb	r3, [r7, #15]
 8006750:	2b07      	cmp	r3, #7
 8006752:	d827      	bhi.n	80067a4 <IO004_DisableOutputDriver+0xbc>
  {
    Pin = Pin - 4U;
 8006754:	7bfb      	ldrb	r3, [r7, #15]
 8006756:	f1a3 0304 	sub.w	r3, r3, #4
 800675a:	73fb      	strb	r3, [r7, #15]
    Handle->PortRegs->IOCR4  =  (uint32_t)(Handle->PortRegs->IOCR4 & ~(0x0000001FUL << (3U+(Pin*8U))));
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	685b      	ldr	r3, [r3, #4]
 8006760:	687a      	ldr	r2, [r7, #4]
 8006762:	6852      	ldr	r2, [r2, #4]
 8006764:	6951      	ldr	r1, [r2, #20]
 8006766:	7bfa      	ldrb	r2, [r7, #15]
 8006768:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800676c:	f102 0203 	add.w	r2, r2, #3
 8006770:	f04f 001f 	mov.w	r0, #31
 8006774:	fa00 f202 	lsl.w	r2, r0, r2
 8006778:	ea6f 0202 	mvn.w	r2, r2
 800677c:	400a      	ands	r2, r1
 800677e:	615a      	str	r2, [r3, #20]
    Handle->PortRegs->IOCR4 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	685b      	ldr	r3, [r3, #4]
 8006784:	687a      	ldr	r2, [r7, #4]
 8006786:	6852      	ldr	r2, [r2, #4]
 8006788:	6951      	ldr	r1, [r2, #20]
 800678a:	78fa      	ldrb	r2, [r7, #3]
 800678c:	f002 001f 	and.w	r0, r2, #31
 8006790:	7bfa      	ldrb	r2, [r7, #15]
 8006792:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8006796:	f102 0203 	add.w	r2, r2, #3
 800679a:	fa00 f202 	lsl.w	r2, r0, r2
 800679e:	430a      	orrs	r2, r1
 80067a0:	615a      	str	r2, [r3, #20]
 80067a2:	e05a      	b.n	800685a <IO004_DisableOutputDriver+0x172>
  } else if ((Pin >= 8U) && (Pin <= 11U))
 80067a4:	7bfb      	ldrb	r3, [r7, #15]
 80067a6:	2b07      	cmp	r3, #7
 80067a8:	d92a      	bls.n	8006800 <IO004_DisableOutputDriver+0x118>
 80067aa:	7bfb      	ldrb	r3, [r7, #15]
 80067ac:	2b0b      	cmp	r3, #11
 80067ae:	d827      	bhi.n	8006800 <IO004_DisableOutputDriver+0x118>
  {
    Pin = Pin - 8U;
 80067b0:	7bfb      	ldrb	r3, [r7, #15]
 80067b2:	f1a3 0308 	sub.w	r3, r3, #8
 80067b6:	73fb      	strb	r3, [r7, #15]
    Handle->PortRegs->IOCR8  =  (uint32_t)(Handle->PortRegs->IOCR8 & ~(0x0000001FUL << (3U+(Pin*8U))));
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	685b      	ldr	r3, [r3, #4]
 80067bc:	687a      	ldr	r2, [r7, #4]
 80067be:	6852      	ldr	r2, [r2, #4]
 80067c0:	6991      	ldr	r1, [r2, #24]
 80067c2:	7bfa      	ldrb	r2, [r7, #15]
 80067c4:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80067c8:	f102 0203 	add.w	r2, r2, #3
 80067cc:	f04f 001f 	mov.w	r0, #31
 80067d0:	fa00 f202 	lsl.w	r2, r0, r2
 80067d4:	ea6f 0202 	mvn.w	r2, r2
 80067d8:	400a      	ands	r2, r1
 80067da:	619a      	str	r2, [r3, #24]
    Handle->PortRegs->IOCR8 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	685b      	ldr	r3, [r3, #4]
 80067e0:	687a      	ldr	r2, [r7, #4]
 80067e2:	6852      	ldr	r2, [r2, #4]
 80067e4:	6991      	ldr	r1, [r2, #24]
 80067e6:	78fa      	ldrb	r2, [r7, #3]
 80067e8:	f002 001f 	and.w	r0, r2, #31
 80067ec:	7bfa      	ldrb	r2, [r7, #15]
 80067ee:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80067f2:	f102 0203 	add.w	r2, r2, #3
 80067f6:	fa00 f202 	lsl.w	r2, r0, r2
 80067fa:	430a      	orrs	r2, r1
 80067fc:	619a      	str	r2, [r3, #24]
 80067fe:	e02c      	b.n	800685a <IO004_DisableOutputDriver+0x172>
  } else if ((Pin >= 12U) && (Pin <= 15U))
 8006800:	7bfb      	ldrb	r3, [r7, #15]
 8006802:	2b0b      	cmp	r3, #11
 8006804:	d929      	bls.n	800685a <IO004_DisableOutputDriver+0x172>
 8006806:	7bfb      	ldrb	r3, [r7, #15]
 8006808:	2b0f      	cmp	r3, #15
 800680a:	d826      	bhi.n	800685a <IO004_DisableOutputDriver+0x172>
  {
    Pin = Pin - 12U;
 800680c:	7bfb      	ldrb	r3, [r7, #15]
 800680e:	f1a3 030c 	sub.w	r3, r3, #12
 8006812:	73fb      	strb	r3, [r7, #15]
    Handle->PortRegs->IOCR12  =  (uint32_t)(Handle->PortRegs->IOCR12 & ~(0x0000001FUL << (3U+(Pin*8U))));
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	685b      	ldr	r3, [r3, #4]
 8006818:	687a      	ldr	r2, [r7, #4]
 800681a:	6852      	ldr	r2, [r2, #4]
 800681c:	69d1      	ldr	r1, [r2, #28]
 800681e:	7bfa      	ldrb	r2, [r7, #15]
 8006820:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8006824:	f102 0203 	add.w	r2, r2, #3
 8006828:	f04f 001f 	mov.w	r0, #31
 800682c:	fa00 f202 	lsl.w	r2, r0, r2
 8006830:	ea6f 0202 	mvn.w	r2, r2
 8006834:	400a      	ands	r2, r1
 8006836:	61da      	str	r2, [r3, #28]
    Handle->PortRegs->IOCR12 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	685b      	ldr	r3, [r3, #4]
 800683c:	687a      	ldr	r2, [r7, #4]
 800683e:	6852      	ldr	r2, [r2, #4]
 8006840:	69d1      	ldr	r1, [r2, #28]
 8006842:	78fa      	ldrb	r2, [r7, #3]
 8006844:	f002 001f 	and.w	r0, r2, #31
 8006848:	7bfa      	ldrb	r2, [r7, #15]
 800684a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800684e:	f102 0203 	add.w	r2, r2, #3
 8006852:	fa00 f202 	lsl.w	r2, r0, r2
 8006856:	430a      	orrs	r2, r1
 8006858:	61da      	str	r2, [r3, #28]
  else
  {
	  /*Not supposed to be here */
  }

}
 800685a:	f107 0714 	add.w	r7, r7, #20
 800685e:	46bd      	mov	sp, r7
 8006860:	bc80      	pop	{r7}
 8006862:	4770      	bx	lr

08006864 <IO004_EnableOutputDriver>:

void IO004_EnableOutputDriver(const IO004_HandleType* Handle,IO004_OutputModeType Mode)
{
 8006864:	b480      	push	{r7}
 8006866:	b085      	sub	sp, #20
 8006868:	af00      	add	r7, sp, #0
 800686a:	6078      	str	r0, [r7, #4]
 800686c:	460b      	mov	r3, r1
 800686e:	70fb      	strb	r3, [r7, #3]

  uint8_t Pin = Handle->PortPin;
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	785b      	ldrb	r3, [r3, #1]
 8006874:	73fb      	strb	r3, [r7, #15]
  /* <<<DD_IO004_API_2>>> */
  if(Pin < 4U)
 8006876:	7bfb      	ldrb	r3, [r7, #15]
 8006878:	2b03      	cmp	r3, #3
 800687a:	d823      	bhi.n	80068c4 <IO004_EnableOutputDriver+0x60>
  {
    Handle->PortRegs->IOCR0  =  (uint32_t)(Handle->PortRegs->IOCR0 & ~(0x0000001FUL << (3U+(Pin*8U))));
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	685b      	ldr	r3, [r3, #4]
 8006880:	687a      	ldr	r2, [r7, #4]
 8006882:	6852      	ldr	r2, [r2, #4]
 8006884:	6911      	ldr	r1, [r2, #16]
 8006886:	7bfa      	ldrb	r2, [r7, #15]
 8006888:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800688c:	f102 0203 	add.w	r2, r2, #3
 8006890:	f04f 001f 	mov.w	r0, #31
 8006894:	fa00 f202 	lsl.w	r2, r0, r2
 8006898:	ea6f 0202 	mvn.w	r2, r2
 800689c:	400a      	ands	r2, r1
 800689e:	611a      	str	r2, [r3, #16]
    Handle->PortRegs->IOCR0 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	685b      	ldr	r3, [r3, #4]
 80068a4:	687a      	ldr	r2, [r7, #4]
 80068a6:	6852      	ldr	r2, [r2, #4]
 80068a8:	6911      	ldr	r1, [r2, #16]
 80068aa:	78fa      	ldrb	r2, [r7, #3]
 80068ac:	f002 001f 	and.w	r0, r2, #31
 80068b0:	7bfa      	ldrb	r2, [r7, #15]
 80068b2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80068b6:	f102 0203 	add.w	r2, r2, #3
 80068ba:	fa00 f202 	lsl.w	r2, r0, r2
 80068be:	430a      	orrs	r2, r1
 80068c0:	611a      	str	r2, [r3, #16]
 80068c2:	e088      	b.n	80069d6 <IO004_EnableOutputDriver+0x172>
  } else if ((Pin >= 4U) && (Pin <= 7U))
 80068c4:	7bfb      	ldrb	r3, [r7, #15]
 80068c6:	2b03      	cmp	r3, #3
 80068c8:	d92a      	bls.n	8006920 <IO004_EnableOutputDriver+0xbc>
 80068ca:	7bfb      	ldrb	r3, [r7, #15]
 80068cc:	2b07      	cmp	r3, #7
 80068ce:	d827      	bhi.n	8006920 <IO004_EnableOutputDriver+0xbc>
  {
    Pin = Pin - 4U;
 80068d0:	7bfb      	ldrb	r3, [r7, #15]
 80068d2:	f1a3 0304 	sub.w	r3, r3, #4
 80068d6:	73fb      	strb	r3, [r7, #15]
    Handle->PortRegs->IOCR4  =  (uint32_t)(Handle->PortRegs->IOCR4 & ~(0x0000001FUL << (3U+(Pin*8U))));
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	685b      	ldr	r3, [r3, #4]
 80068dc:	687a      	ldr	r2, [r7, #4]
 80068de:	6852      	ldr	r2, [r2, #4]
 80068e0:	6951      	ldr	r1, [r2, #20]
 80068e2:	7bfa      	ldrb	r2, [r7, #15]
 80068e4:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80068e8:	f102 0203 	add.w	r2, r2, #3
 80068ec:	f04f 001f 	mov.w	r0, #31
 80068f0:	fa00 f202 	lsl.w	r2, r0, r2
 80068f4:	ea6f 0202 	mvn.w	r2, r2
 80068f8:	400a      	ands	r2, r1
 80068fa:	615a      	str	r2, [r3, #20]
    Handle->PortRegs->IOCR4 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	685b      	ldr	r3, [r3, #4]
 8006900:	687a      	ldr	r2, [r7, #4]
 8006902:	6852      	ldr	r2, [r2, #4]
 8006904:	6951      	ldr	r1, [r2, #20]
 8006906:	78fa      	ldrb	r2, [r7, #3]
 8006908:	f002 001f 	and.w	r0, r2, #31
 800690c:	7bfa      	ldrb	r2, [r7, #15]
 800690e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8006912:	f102 0203 	add.w	r2, r2, #3
 8006916:	fa00 f202 	lsl.w	r2, r0, r2
 800691a:	430a      	orrs	r2, r1
 800691c:	615a      	str	r2, [r3, #20]
 800691e:	e05a      	b.n	80069d6 <IO004_EnableOutputDriver+0x172>
  } else if ((Pin >= 8U) && (Pin <= 11U))
 8006920:	7bfb      	ldrb	r3, [r7, #15]
 8006922:	2b07      	cmp	r3, #7
 8006924:	d92a      	bls.n	800697c <IO004_EnableOutputDriver+0x118>
 8006926:	7bfb      	ldrb	r3, [r7, #15]
 8006928:	2b0b      	cmp	r3, #11
 800692a:	d827      	bhi.n	800697c <IO004_EnableOutputDriver+0x118>
  {
    Pin = Pin - 8U;
 800692c:	7bfb      	ldrb	r3, [r7, #15]
 800692e:	f1a3 0308 	sub.w	r3, r3, #8
 8006932:	73fb      	strb	r3, [r7, #15]
    Handle->PortRegs->IOCR8  =  (uint32_t)(Handle->PortRegs->IOCR8 & ~(0x0000001FUL << (3U+(Pin*8U))));
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	685b      	ldr	r3, [r3, #4]
 8006938:	687a      	ldr	r2, [r7, #4]
 800693a:	6852      	ldr	r2, [r2, #4]
 800693c:	6991      	ldr	r1, [r2, #24]
 800693e:	7bfa      	ldrb	r2, [r7, #15]
 8006940:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8006944:	f102 0203 	add.w	r2, r2, #3
 8006948:	f04f 001f 	mov.w	r0, #31
 800694c:	fa00 f202 	lsl.w	r2, r0, r2
 8006950:	ea6f 0202 	mvn.w	r2, r2
 8006954:	400a      	ands	r2, r1
 8006956:	619a      	str	r2, [r3, #24]
    Handle->PortRegs->IOCR8 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	685b      	ldr	r3, [r3, #4]
 800695c:	687a      	ldr	r2, [r7, #4]
 800695e:	6852      	ldr	r2, [r2, #4]
 8006960:	6991      	ldr	r1, [r2, #24]
 8006962:	78fa      	ldrb	r2, [r7, #3]
 8006964:	f002 001f 	and.w	r0, r2, #31
 8006968:	7bfa      	ldrb	r2, [r7, #15]
 800696a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800696e:	f102 0203 	add.w	r2, r2, #3
 8006972:	fa00 f202 	lsl.w	r2, r0, r2
 8006976:	430a      	orrs	r2, r1
 8006978:	619a      	str	r2, [r3, #24]
 800697a:	e02c      	b.n	80069d6 <IO004_EnableOutputDriver+0x172>
  } else if ((Pin >= 12U) && (Pin <= 15U))
 800697c:	7bfb      	ldrb	r3, [r7, #15]
 800697e:	2b0b      	cmp	r3, #11
 8006980:	d929      	bls.n	80069d6 <IO004_EnableOutputDriver+0x172>
 8006982:	7bfb      	ldrb	r3, [r7, #15]
 8006984:	2b0f      	cmp	r3, #15
 8006986:	d826      	bhi.n	80069d6 <IO004_EnableOutputDriver+0x172>
  {
    Pin = Pin - 12U;
 8006988:	7bfb      	ldrb	r3, [r7, #15]
 800698a:	f1a3 030c 	sub.w	r3, r3, #12
 800698e:	73fb      	strb	r3, [r7, #15]
    Handle->PortRegs->IOCR12  =  (uint32_t)(Handle->PortRegs->IOCR12 & ~(0x0000001FUL << (3U+(Pin*8U))));
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	685b      	ldr	r3, [r3, #4]
 8006994:	687a      	ldr	r2, [r7, #4]
 8006996:	6852      	ldr	r2, [r2, #4]
 8006998:	69d1      	ldr	r1, [r2, #28]
 800699a:	7bfa      	ldrb	r2, [r7, #15]
 800699c:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80069a0:	f102 0203 	add.w	r2, r2, #3
 80069a4:	f04f 001f 	mov.w	r0, #31
 80069a8:	fa00 f202 	lsl.w	r2, r0, r2
 80069ac:	ea6f 0202 	mvn.w	r2, r2
 80069b0:	400a      	ands	r2, r1
 80069b2:	61da      	str	r2, [r3, #28]
    Handle->PortRegs->IOCR12 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	685b      	ldr	r3, [r3, #4]
 80069b8:	687a      	ldr	r2, [r7, #4]
 80069ba:	6852      	ldr	r2, [r2, #4]
 80069bc:	69d1      	ldr	r1, [r2, #28]
 80069be:	78fa      	ldrb	r2, [r7, #3]
 80069c0:	f002 001f 	and.w	r0, r2, #31
 80069c4:	7bfa      	ldrb	r2, [r7, #15]
 80069c6:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80069ca:	f102 0203 	add.w	r2, r2, #3
 80069ce:	fa00 f202 	lsl.w	r2, r0, r2
 80069d2:	430a      	orrs	r2, r1
 80069d4:	61da      	str	r2, [r3, #28]
  }
  else
  {
	  /*Not supposed to be here */
  }
}
 80069d6:	f107 0714 	add.w	r7, r7, #20
 80069da:	46bd      	mov	sp, r7
 80069dc:	bc80      	pop	{r7}
 80069de:	4770      	bx	lr

080069e0 <I2C001_lInit>:
/******************************************************************************
**                      Public Function Definitions                          **
******************************************************************************/
 /* Initializes the App based on User provide configuration. */
 void I2C001_lInit (const I2C001Handle_type* I2CHandle)
{ 
 80069e0:	b580      	push	{r7, lr}
 80069e2:	b086      	sub	sp, #24
 80069e4:	af00      	add	r7, sp, #0
 80069e6:	6078      	str	r0, [r7, #4]
   uint32_t Brg_PDivValue = 0x00U;
 80069e8:	f04f 0300 	mov.w	r3, #0
 80069ec:	613b      	str	r3, [r7, #16]
   uint32_t Fdr_StepValue = 0x00U;  
 80069ee:	f04f 0300 	mov.w	r3, #0
 80069f2:	60fb      	str	r3, [r7, #12]
   USIC_CH_TypeDef* I2CRegs = I2CHandle->I2CRegs;
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	685b      	ldr	r3, [r3, #4]
 80069f8:	617b      	str	r3, [r7, #20]

   /* <<<DD_I2C001_API_1>>>*/

   /** I2C initialization  */
   /* Disable I2C mode before configuring all USIC registers to avoid unintended edges */ 
   I2CRegs->CCR &= ~( ((uint32_t)(I2C_ENABLE  & USIC_CH_CCR_MODE_Msk)));
 80069fa:	697b      	ldr	r3, [r7, #20]
 80069fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80069fe:	f023 0204 	bic.w	r2, r3, #4
 8006a02:	697b      	ldr	r3, [r7, #20]
 8006a04:	641a      	str	r2, [r3, #64]	; 0x40

   /* Enable the USIC Channel */
   I2CRegs->KSCFG |= (((uint32_t) 0x01 & USIC_CH_KSCFG_MODEN_Msk)) | \
 8006a06:	697b      	ldr	r3, [r7, #20]
 8006a08:	68db      	ldr	r3, [r3, #12]
 8006a0a:	f043 0203 	orr.w	r2, r3, #3
 8006a0e:	697b      	ldr	r3, [r7, #20]
 8006a10:	60da      	str	r2, [r3, #12]
    (((uint32_t)0x01 << USIC_CH_KSCFG_BPMODEN_Pos));
    
   /* Get the optimum PDIV and STEP value for the given bitrate */
   I2C001_lConfigureBitRate(I2CHandle->BitRate,&Brg_PDivValue,&Fdr_StepValue);
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	6899      	ldr	r1, [r3, #8]
 8006a16:	f107 0210 	add.w	r2, r7, #16
 8006a1a:	f107 030c 	add.w	r3, r7, #12
 8006a1e:	4608      	mov	r0, r1
 8006a20:	4611      	mov	r1, r2
 8006a22:	461a      	mov	r2, r3
 8006a24:	f000 f8ba 	bl	8006b9c <I2C001_lConfigureBitRate>
   /* Configuration of USIC Channel Fractional Divider */

   /* Fractional divider mode selected */
   I2CRegs->FDR |= \
 8006a28:	697b      	ldr	r3, [r7, #20]
 8006a2a:	691a      	ldr	r2, [r3, #16]
           ((((uint32_t)USIC_FRACTIONAL_DIV_SEL << USIC_CH_FDR_DM_Pos) & \
             USIC_CH_FDR_DM_Msk) | \
            (((uint32_t)Fdr_StepValue << USIC_CH_FDR_STEP_Pos) & \
 8006a2c:	68fb      	ldr	r3, [r7, #12]
 8006a2e:	ea4f 5383 	mov.w	r3, r3, lsl #22
 8006a32:	ea4f 5393 	mov.w	r3, r3, lsr #22
   /* Get the optimum PDIV and STEP value for the given bitrate */
   I2C001_lConfigureBitRate(I2CHandle->BitRate,&Brg_PDivValue,&Fdr_StepValue);
   /* Configuration of USIC Channel Fractional Divider */

   /* Fractional divider mode selected */
   I2CRegs->FDR |= \
 8006a36:	4313      	orrs	r3, r2
 8006a38:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 8006a3c:	697b      	ldr	r3, [r7, #20]
 8006a3e:	611a      	str	r2, [r3, #16]
             USIC_CH_FDR_DM_Msk) | \
            (((uint32_t)Fdr_StepValue << USIC_CH_FDR_STEP_Pos) & \
            USIC_CH_FDR_STEP_Msk));
   
           
   if(I2CHandle->BitRate <= I2C001_BITRATE)
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	689b      	ldr	r3, [r3, #8]
 8006a44:	2b64      	cmp	r3, #100	; 0x64
 8006a46:	d80f      	bhi.n	8006a68 <I2C001_lInit+0x88>
   {  
     /* The PreDivider for CTQ, PCTQ = 0  */
     /* The Denominator for CTQ, DCTQ = 9 */
     I2CRegs->BRG |= ((I2C_DCTQ1_VALUE <<  USIC_CH_BRG_DCTQ_Pos) | \
 8006a48:	697b      	ldr	r3, [r7, #20]
 8006a4a:	695a      	ldr	r2, [r3, #20]
                      (((uint32_t)Brg_PDivValue << USIC_CH_BRG_PDIV_Pos) & \
 8006a4c:	693b      	ldr	r3, [r7, #16]
 8006a4e:	ea4f 4103 	mov.w	r1, r3, lsl #16
 8006a52:	f04f 0300 	mov.w	r3, #0
 8006a56:	f2c0 33ff 	movt	r3, #1023	; 0x3ff
 8006a5a:	400b      	ands	r3, r1
           
   if(I2CHandle->BitRate <= I2C001_BITRATE)
   {  
     /* The PreDivider for CTQ, PCTQ = 0  */
     /* The Denominator for CTQ, DCTQ = 9 */
     I2CRegs->BRG |= ((I2C_DCTQ1_VALUE <<  USIC_CH_BRG_DCTQ_Pos) | \
 8006a5c:	4313      	orrs	r3, r2
 8006a5e:	f443 5210 	orr.w	r2, r3, #9216	; 0x2400
 8006a62:	697b      	ldr	r3, [r7, #20]
 8006a64:	615a      	str	r2, [r3, #20]
 8006a66:	e00e      	b.n	8006a86 <I2C001_lInit+0xa6>
   }
   else
   {
     /* The PreDivider for CTQ, PCTQ = 0  */
     /* The Denominator for CTQ, DCTQ = 24 */
     I2CRegs->BRG |= ((I2C_DCTQ2_VALUE << USIC_CH_BRG_DCTQ_Pos) | \
 8006a68:	697b      	ldr	r3, [r7, #20]
 8006a6a:	695a      	ldr	r2, [r3, #20]
                      (((uint32_t)Brg_PDivValue << USIC_CH_BRG_PDIV_Pos) & \
 8006a6c:	693b      	ldr	r3, [r7, #16]
 8006a6e:	ea4f 4103 	mov.w	r1, r3, lsl #16
 8006a72:	f04f 0300 	mov.w	r3, #0
 8006a76:	f2c0 33ff 	movt	r3, #1023	; 0x3ff
 8006a7a:	400b      	ands	r3, r1
   }
   else
   {
     /* The PreDivider for CTQ, PCTQ = 0  */
     /* The Denominator for CTQ, DCTQ = 24 */
     I2CRegs->BRG |= ((I2C_DCTQ2_VALUE << USIC_CH_BRG_DCTQ_Pos) | \
 8006a7c:	4313      	orrs	r3, r2
 8006a7e:	f443 42c0 	orr.w	r2, r3, #24576	; 0x6000
 8006a82:	697b      	ldr	r3, [r7, #20]
 8006a84:	615a      	str	r2, [r3, #20]
   /* Transmission Mode (TRM) = 3  */
   /* Passive Data Level (PDL) = 1 */
   /* Frame Length (FLE) = 63 (3F) */
   /* Word Length (WLE) = 7  */

   I2CRegs->SCTR |=  \
 8006a86:	697b      	ldr	r3, [r7, #20]
 8006a88:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006a8a:	f240 3303 	movw	r3, #771	; 0x303
 8006a8e:	f2c0 733f 	movt	r3, #1855	; 0x73f
 8006a92:	4313      	orrs	r3, r2
 8006a94:	697a      	ldr	r2, [r7, #20]
 8006a96:	6353      	str	r3, [r2, #52]	; 0x34

       
   /* Configuration of USIC Transmit Control/Status Register */ 
   /* TBUF Data Enable (TDEN) = 1 */
   /* TBUF Data Single Shot Mode (TDSSM) = 1 */     
   I2CRegs->TCSR |= ((((uint32_t)0x01 << USIC_CH_TCSR_TDEN_Pos) & \
 8006a98:	697b      	ldr	r3, [r7, #20]
 8006a9a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a9c:	f443 62a0 	orr.w	r2, r3, #1280	; 0x500
 8006aa0:	697b      	ldr	r3, [r7, #20]
 8006aa2:	639a      	str	r2, [r3, #56]	; 0x38
   /* Non-Acknowledge interrupt enabled */
   /* Arbitration Lost interrupt enabled */
   /* Slave read request interrupt enabled */
   /* Error interrupt enabled */
   /* Configuration of Protocol Control Register */ 
   if(I2CHandle->BitRate <= I2C001_BITRATE)
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	689b      	ldr	r3, [r3, #8]
 8006aa8:	2b64      	cmp	r3, #100	; 0x64
 8006aaa:	d804      	bhi.n	8006ab6 <I2C001_lInit+0xd6>
   {
	   /* Symbol timing = 10 time quanta */
	   I2CRegs->PCR_IICMode |= (((((uint32_t)0x0U << \
 8006aac:	697b      	ldr	r3, [r7, #20]
 8006aae:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006ab0:	697b      	ldr	r3, [r7, #20]
 8006ab2:	63da      	str	r2, [r3, #60]	; 0x3c
 8006ab4:	e005      	b.n	8006ac2 <I2C001_lInit+0xe2>
			                         (uint32_t)USIC_CH_PCR_IICMode_STIM_Msk));
   }
   else
   {
	   /* Symbol timing = 25 time quanta */
  	 I2CRegs->PCR_IICMode |= (((((uint32_t)0x1U << \
 8006ab6:	697b      	ldr	r3, [r7, #20]
 8006ab8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006aba:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8006abe:	697b      	ldr	r3, [r7, #20]
 8006ac0:	63da      	str	r2, [r3, #60]	; 0x3c
                            	USIC_CH_PCR_IICMode_STIM_Pos)) & \
                        			(uint32_t)USIC_CH_PCR_IICMode_STIM_Msk));
   }

   if(I2CHandle->StartCondRecvIntEn)
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	7c1b      	ldrb	r3, [r3, #16]
 8006ac6:	2b00      	cmp	r3, #0
 8006ac8:	d005      	beq.n	8006ad6 <I2C001_lInit+0xf6>
   {
     /* Enable Start Condition Recv Interrupt*/  
     I2CRegs->PCR_IICMode |=(((uint32_t)0x01  << USIC_CH_PCR_CTR18_Pos) & \
 8006aca:	697b      	ldr	r3, [r7, #20]
 8006acc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006ace:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8006ad2:	697b      	ldr	r3, [r7, #20]
 8006ad4:	63da      	str	r2, [r3, #60]	; 0x3c
    		  	  	  	  	  USIC_CH_PCR_CTR18_Msk); 
   }
      
   if(I2CHandle->RepStartCondRecvIntEn)
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	7c5b      	ldrb	r3, [r3, #17]
 8006ada:	2b00      	cmp	r3, #0
 8006adc:	d005      	beq.n	8006aea <I2C001_lInit+0x10a>
   {
    	/* Enable Repeated Start Condition Interrupt*/  
      I2CRegs->PCR_IICMode |=(((uint32_t)0x01 << USIC_CH_PCR_CTR19_Pos) & \
 8006ade:	697b      	ldr	r3, [r7, #20]
 8006ae0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006ae2:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8006ae6:	697b      	ldr	r3, [r7, #20]
 8006ae8:	63da      	str	r2, [r3, #60]	; 0x3c
    		  	  	  	  	  USIC_CH_PCR_CTR19_Msk); 
   }
     
   if(I2CHandle->StopCondRecvIntEn)
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	7c9b      	ldrb	r3, [r3, #18]
 8006aee:	2b00      	cmp	r3, #0
 8006af0:	d005      	beq.n	8006afe <I2C001_lInit+0x11e>
   {
     	/* Enable Stop Condition Interrupt*/  
      I2CRegs->PCR_IICMode |=(((uint32_t)0x01  << USIC_CH_PCR_CTR20_Pos) & \
 8006af2:	697b      	ldr	r3, [r7, #20]
 8006af4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006af6:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8006afa:	697b      	ldr	r3, [r7, #20]
 8006afc:	63da      	str	r2, [r3, #60]	; 0x3c
    		  	  	  	  	  USIC_CH_PCR_CTR20_Msk); 
   }
      
   if(I2CHandle->NackDetectIntEn)
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	7cdb      	ldrb	r3, [r3, #19]
 8006b02:	2b00      	cmp	r3, #0
 8006b04:	d005      	beq.n	8006b12 <I2C001_lInit+0x132>
   {
     	/* Enable Non Ack Interrupt */  
      I2CRegs->PCR_IICMode |=(((uint32_t)0x01  << USIC_CH_PCR_CTR21_Pos) & \
 8006b06:	697b      	ldr	r3, [r7, #20]
 8006b08:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006b0a:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8006b0e:	697b      	ldr	r3, [r7, #20]
 8006b10:	63da      	str	r2, [r3, #60]	; 0x3c
    		  	  	  	  	  USIC_CH_PCR_CTR21_Msk); 
   }
      
   if(I2CHandle->ArbLostIntEn)
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	7d1b      	ldrb	r3, [r3, #20]
 8006b16:	2b00      	cmp	r3, #0
 8006b18:	d005      	beq.n	8006b26 <I2C001_lInit+0x146>
   {
    	/* Enable Arbitration lost Interrupt */  
      I2CRegs->PCR_IICMode |=(((uint32_t)0x01  << USIC_CH_PCR_CTR22_Pos) & \
 8006b1a:	697b      	ldr	r3, [r7, #20]
 8006b1c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006b1e:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8006b22:	697b      	ldr	r3, [r7, #20]
 8006b24:	63da      	str	r2, [r3, #60]	; 0x3c
   		  	  	  	  	  USIC_CH_PCR_CTR22_Msk); 
   }
      
   if(I2CHandle->ErrorIntEn)
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	7d5b      	ldrb	r3, [r3, #21]
 8006b2a:	2b00      	cmp	r3, #0
 8006b2c:	d005      	beq.n	8006b3a <I2C001_lInit+0x15a>
   {
    	/* Enable IIC Error Interrupt */ 
      I2CRegs->PCR_IICMode |=(((uint32_t)0x01  << USIC_CH_PCR_CTR24_Pos) & \
 8006b2e:	697b      	ldr	r3, [r7, #20]
 8006b30:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006b32:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 8006b36:	697b      	ldr	r3, [r7, #20]
 8006b38:	63da      	str	r2, [r3, #60]	; 0x3c
   		  	  	  	  	  USIC_CH_PCR_CTR24_Msk); 
   }
      
   if(I2CHandle->AckIntEn)
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	7d9b      	ldrb	r3, [r3, #22]
 8006b3e:	2b00      	cmp	r3, #0
 8006b40:	d005      	beq.n	8006b4e <I2C001_lInit+0x16e>
   {
    	/*  Enable Ack  Interrupt */ 
      I2CRegs->PCR_IICMode |=(((uint32_t)0x01  << USIC_CH_PCR_CTR30_Pos) & \
 8006b42:	697b      	ldr	r3, [r7, #20]
 8006b44:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006b46:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8006b4a:	697b      	ldr	r3, [r7, #20]
 8006b4c:	63da      	str	r2, [r3, #60]	; 0x3c
   /** FIFO Configuration */
       
   /* Configuration of Transmitter Buffer Control Register */ 
   /* Limit for transmit FIFO interrupt generation is set based on UI */

   I2CRegs->TBCTR |= \
 8006b4e:	697b      	ldr	r3, [r7, #20]
 8006b50:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
             ((((uint32_t)I2CHandle->TxLimit << USIC_CH_TBCTR_LIMIT_Pos ) & \
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	7b1b      	ldrb	r3, [r3, #12]
 8006b58:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8006b5c:	f403 537c 	and.w	r3, r3, #16128	; 0x3f00
   /** FIFO Configuration */
       
   /* Configuration of Transmitter Buffer Control Register */ 
   /* Limit for transmit FIFO interrupt generation is set based on UI */

   I2CRegs->TBCTR |= \
 8006b60:	431a      	orrs	r2, r3
 8006b62:	697b      	ldr	r3, [r7, #20]
 8006b64:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
	 			                                          USIC_CH_TBCTR_LIMIT_Msk));
        
   /* Configuration of Receiver Buffer Control Register */ 
   /* Limit for receive FIFO interrupt generation is set based on UI*/
   /* Filling level mode is selected */
   I2CRegs->RBCTR |= \
 8006b68:	697b      	ldr	r3, [r7, #20]
 8006b6a:	f8d3 210c 	ldr.w	r2, [r3, #268]	; 0x10c
               ((((uint32_t)I2CHandle->RxLimit << USIC_CH_RBCTR_LIMIT_Pos) & \
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	7b5b      	ldrb	r3, [r3, #13]
 8006b72:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8006b76:	f403 537c 	and.w	r3, r3, #16128	; 0x3f00
	 			                                          USIC_CH_TBCTR_LIMIT_Msk));
        
   /* Configuration of Receiver Buffer Control Register */ 
   /* Limit for receive FIFO interrupt generation is set based on UI*/
   /* Filling level mode is selected */
   I2CRegs->RBCTR |= \
 8006b7a:	4313      	orrs	r3, r2
 8006b7c:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8006b80:	697b      	ldr	r3, [r7, #20]
 8006b82:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
               ((((uint32_t)I2CHandle->RxLimit << USIC_CH_RBCTR_LIMIT_Pos) & \
	 			         USIC_CH_RBCTR_LIMIT_Msk) |  \
                (((uint32_t)0x01 << USIC_CH_RBCTR_LOF_Pos) & \
                USIC_CH_RBCTR_LOF_Msk));
   I2CRegs->CCR |= ((I2C_ENABLE) & USIC_CH_CCR_MODE_Msk);
 8006b86:	697b      	ldr	r3, [r7, #20]
 8006b88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b8a:	f043 0204 	orr.w	r2, r3, #4
 8006b8e:	697b      	ldr	r3, [r7, #20]
 8006b90:	641a      	str	r2, [r3, #64]	; 0x40
}
 8006b92:	f107 0718 	add.w	r7, r7, #24
 8006b96:	46bd      	mov	sp, r7
 8006b98:	bd80      	pop	{r7, pc}
 8006b9a:	bf00      	nop

08006b9c <I2C001_lConfigureBitRate>:


/* Give optimized PDIV and STEP value for the given baud rate */ 
void I2C001_lConfigureBitRate\
                    (uint32_t BitRate,uint32_t* PDivValue,uint32_t* StepValue)
{
 8006b9c:	b480      	push	{r7}
 8006b9e:	b089      	sub	sp, #36	; 0x24
 8006ba0:	af00      	add	r7, sp, #0
 8006ba2:	60f8      	str	r0, [r7, #12]
 8006ba4:	60b9      	str	r1, [r7, #8]
 8006ba6:	607a      	str	r2, [r7, #4]
  float ratio = (float)0.0;
 8006ba8:	f04f 0300 	mov.w	r3, #0
 8006bac:	61fb      	str	r3, [r7, #28]
  float TempBitrate = ((float)BitRate * ((float)1000));
 8006bae:	edd7 7a03 	vldr	s15, [r7, #12]
 8006bb2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8006bb6:	eddf 7a59 	vldr	s15, [pc, #356]	; 8006d1c <I2C001_lConfigureBitRate+0x180>
 8006bba:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006bbe:	edc7 7a04 	vstr	s15, [r7, #16]
  float TempPdiv = (float)0.0;
 8006bc2:	f04f 0300 	mov.w	r3, #0
 8006bc6:	61bb      	str	r3, [r7, #24]
  float TempStep = (float)0.0;
 8006bc8:	f04f 0300 	mov.w	r3, #0
 8006bcc:	617b      	str	r3, [r7, #20]

  if(TempBitrate <= 100000.0)
 8006bce:	ed97 7a04 	vldr	s14, [r7, #16]
 8006bd2:	eddf 7a53 	vldr	s15, [pc, #332]	; 8006d20 <I2C001_lConfigureBitRate+0x184>
 8006bd6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8006bda:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006bde:	d808      	bhi.n	8006bf2 <I2C001_lConfigureBitRate+0x56>
  {
    ratio = ((((USIC_CLOCK * (float)1000000)/ \
 8006be0:	ed9f 7a50 	vldr	s14, [pc, #320]	; 8006d24 <I2C001_lConfigureBitRate+0x188>
 8006be4:	edd7 7a04 	vldr	s15, [r7, #16]
 8006be8:	eec7 7a27 	vdiv.f32	s15, s14, s15
 8006bec:	edc7 7a07 	vstr	s15, [r7, #28]
 8006bf0:	e007      	b.n	8006c02 <I2C001_lConfigureBitRate+0x66>
             (((float)1 + (float)I2C_DCTQ1_VALUE)*I2C001_MAX_STEPVALUE)) * \
             I2C001_IM_STEPVALUE)/TempBitrate);
  }
  else
  {
    ratio = ((((USIC_CLOCK * (float)1000000)/ \
 8006bf2:	ed9f 7a4d 	vldr	s14, [pc, #308]	; 8006d28 <I2C001_lConfigureBitRate+0x18c>
 8006bf6:	edd7 7a04 	vldr	s15, [r7, #16]
 8006bfa:	eec7 7a27 	vdiv.f32	s15, s14, s15
 8006bfe:	edc7 7a07 	vstr	s15, [r7, #28]
             (((float)1 + (float)I2C_DCTQ2_VALUE)*I2C001_MAX_STEPVALUE)) * \
             I2C001_IM_STEPVALUE)/TempBitrate);
  }
  /* Calculating optimum PDIV value */
  if( ratio <= (float)1)
 8006c02:	ed97 7a07 	vldr	s14, [r7, #28]
 8006c06:	eef7 7a00 	vmov.f32	s15, #112	; 0x70
 8006c0a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8006c0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006c12:	d803      	bhi.n	8006c1c <I2C001_lConfigureBitRate+0x80>
  {
    TempPdiv = (float)0;
 8006c14:	f04f 0300 	mov.w	r3, #0
 8006c18:	61bb      	str	r3, [r7, #24]
 8006c1a:	e015      	b.n	8006c48 <I2C001_lConfigureBitRate+0xac>
  }
  else
  {
    TempPdiv =  ratio - (float)1;
 8006c1c:	ed97 7a07 	vldr	s14, [r7, #28]
 8006c20:	eef7 7a00 	vmov.f32	s15, #112	; 0x70
 8006c24:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006c28:	edc7 7a06 	vstr	s15, [r7, #24]
    if( TempPdiv > I2C001_MAX_VALUE)
 8006c2c:	ed97 7a06 	vldr	s14, [r7, #24]
 8006c30:	eddf 7a3e 	vldr	s15, [pc, #248]	; 8006d2c <I2C001_lConfigureBitRate+0x190>
 8006c34:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8006c38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006c3c:	dd04      	ble.n	8006c48 <I2C001_lConfigureBitRate+0xac>
    {
  	  TempPdiv = I2C001_MAX_VALUE;
 8006c3e:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8006c42:	f2c4 437f 	movt	r3, #17535	; 0x447f
 8006c46:	61bb      	str	r3, [r7, #24]
    }
  }
  *PDivValue = (uint32_t)(TempPdiv);
 8006c48:	edd7 7a06 	vldr	s15, [r7, #24]
 8006c4c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006c50:	68bb      	ldr	r3, [r7, #8]
 8006c52:	edc3 7a00 	vstr	s15, [r3]
  /* Calculating STEP value */
  if(TempBitrate <= 100000.0)
 8006c56:	ed97 7a04 	vldr	s14, [r7, #16]
 8006c5a:	eddf 7a31 	vldr	s15, [pc, #196]	; 8006d20 <I2C001_lConfigureBitRate+0x184>
 8006c5e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8006c62:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006c66:	d81f      	bhi.n	8006ca8 <I2C001_lConfigureBitRate+0x10c>
  {
    TempStep = (((((TempBitrate * ((float)1 + (float)I2C_DCTQ1_VALUE) * \
 8006c68:	ed97 7a04 	vldr	s14, [r7, #16]
 8006c6c:	eef2 7a04 	vmov.f32	s15, #36	; 0x24
 8006c70:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006c74:	eddf 7a2e 	vldr	s15, [pc, #184]	; 8006d30 <I2C001_lConfigureBitRate+0x194>
 8006c78:	ee27 7a27 	vmul.f32	s14, s14, s15
                 I2C001_MAX_STEPVALUE)/(float)1000000)) * \
 8006c7c:	eddf 7a2d 	vldr	s15, [pc, #180]	; 8006d34 <I2C001_lConfigureBitRate+0x198>
 8006c80:	ee87 7a27 	vdiv.f32	s14, s14, s15
	               ((float)1+ ((float)*PDivValue)))/(USIC_CLOCK));
 8006c84:	68bb      	ldr	r3, [r7, #8]
 8006c86:	edd3 7a00 	vldr	s15, [r3]
 8006c8a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006c8e:	eef7 7a00 	vmov.f32	s15, #112	; 0x70
 8006c92:	ee76 7aa7 	vadd.f32	s15, s13, s15
  *PDivValue = (uint32_t)(TempPdiv);
  /* Calculating STEP value */
  if(TempBitrate <= 100000.0)
  {
    TempStep = (((((TempBitrate * ((float)1 + (float)I2C_DCTQ1_VALUE) * \
                 I2C001_MAX_STEPVALUE)/(float)1000000)) * \
 8006c96:	ee27 7a27 	vmul.f32	s14, s14, s15
  }
  *PDivValue = (uint32_t)(TempPdiv);
  /* Calculating STEP value */
  if(TempBitrate <= 100000.0)
  {
    TempStep = (((((TempBitrate * ((float)1 + (float)I2C_DCTQ1_VALUE) * \
 8006c9a:	eddf 7a27 	vldr	s15, [pc, #156]	; 8006d38 <I2C001_lConfigureBitRate+0x19c>
 8006c9e:	eec7 7a27 	vdiv.f32	s15, s14, s15
 8006ca2:	edc7 7a05 	vstr	s15, [r7, #20]
 8006ca6:	e01e      	b.n	8006ce6 <I2C001_lConfigureBitRate+0x14a>
                 I2C001_MAX_STEPVALUE)/(float)1000000)) * \
	               ((float)1+ ((float)*PDivValue)))/(USIC_CLOCK));
  }
  else
  {
    TempStep = (((((TempBitrate * ((float)1 + (float)I2C_DCTQ2_VALUE) * \
 8006ca8:	ed97 7a04 	vldr	s14, [r7, #16]
 8006cac:	eef3 7a09 	vmov.f32	s15, #57	; 0x39
 8006cb0:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006cb4:	eddf 7a1e 	vldr	s15, [pc, #120]	; 8006d30 <I2C001_lConfigureBitRate+0x194>
 8006cb8:	ee27 7a27 	vmul.f32	s14, s14, s15
                 I2C001_MAX_STEPVALUE)/ (float)1000000)) * \
 8006cbc:	eddf 7a1d 	vldr	s15, [pc, #116]	; 8006d34 <I2C001_lConfigureBitRate+0x198>
 8006cc0:	ee87 7a27 	vdiv.f32	s14, s14, s15
	               ((float)1+ ((float)*PDivValue)))/(USIC_CLOCK));
 8006cc4:	68bb      	ldr	r3, [r7, #8]
 8006cc6:	edd3 7a00 	vldr	s15, [r3]
 8006cca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006cce:	eef7 7a00 	vmov.f32	s15, #112	; 0x70
 8006cd2:	ee76 7aa7 	vadd.f32	s15, s13, s15
	               ((float)1+ ((float)*PDivValue)))/(USIC_CLOCK));
  }
  else
  {
    TempStep = (((((TempBitrate * ((float)1 + (float)I2C_DCTQ2_VALUE) * \
                 I2C001_MAX_STEPVALUE)/ (float)1000000)) * \
 8006cd6:	ee27 7a27 	vmul.f32	s14, s14, s15
                 I2C001_MAX_STEPVALUE)/(float)1000000)) * \
	               ((float)1+ ((float)*PDivValue)))/(USIC_CLOCK));
  }
  else
  {
    TempStep = (((((TempBitrate * ((float)1 + (float)I2C_DCTQ2_VALUE) * \
 8006cda:	eddf 7a17 	vldr	s15, [pc, #92]	; 8006d38 <I2C001_lConfigureBitRate+0x19c>
 8006cde:	eec7 7a27 	vdiv.f32	s15, s14, s15
 8006ce2:	edc7 7a05 	vstr	s15, [r7, #20]
                 I2C001_MAX_STEPVALUE)/ (float)1000000)) * \
	               ((float)1+ ((float)*PDivValue)))/(USIC_CLOCK));
  }
  if(TempStep > I2C001_MAX_VALUE)
 8006ce6:	ed97 7a05 	vldr	s14, [r7, #20]
 8006cea:	eddf 7a10 	vldr	s15, [pc, #64]	; 8006d2c <I2C001_lConfigureBitRate+0x190>
 8006cee:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8006cf2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006cf6:	dd04      	ble.n	8006d02 <I2C001_lConfigureBitRate+0x166>
  {
	  TempStep = I2C001_MAX_VALUE;
 8006cf8:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8006cfc:	f2c4 437f 	movt	r3, #17535	; 0x447f
 8006d00:	617b      	str	r3, [r7, #20]
  }
  *StepValue = (uint32_t)(TempStep);
 8006d02:	edd7 7a05 	vldr	s15, [r7, #20]
 8006d06:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	edc3 7a00 	vstr	s15, [r3]
}
 8006d10:	f107 0724 	add.w	r7, r7, #36	; 0x24
 8006d14:	46bd      	mov	sp, r7
 8006d16:	bc80      	pop	{r7}
 8006d18:	4770      	bx	lr
 8006d1a:	bf00      	nop
 8006d1c:	447a0000 	.word	0x447a0000
 8006d20:	47c35000 	.word	0x47c35000
 8006d24:	4ab2d05e 	.word	0x4ab2d05e
 8006d28:	4a0f0d18 	.word	0x4a0f0d18
 8006d2c:	447fc000 	.word	0x447fc000
 8006d30:	44800000 	.word	0x44800000
 8006d34:	49742400 	.word	0x49742400
 8006d38:	42f00000 	.word	0x42f00000

08006d3c <I2C001_Init>:
/******************************************************************************
**                      Public Function Definitions                          **
******************************************************************************/
void I2C001_Init(void)
{
 8006d3c:	b580      	push	{r7, lr}
 8006d3e:	af00      	add	r7, sp, #0
  /* Reset the Peripheral*/
  RESET001_DeassertReset(PER1_USIC2); 
 8006d40:	f44f 7080 	mov.w	r0, #256	; 0x100
 8006d44:	f2c1 0000 	movt	r0, #4096	; 0x1000
 8006d48:	f7ff fb46 	bl	80063d8 <RESET001_DeassertReset>
  I2C001_lInit(&I2C001_Handle0);          
 8006d4c:	f249 30a4 	movw	r0, #37796	; 0x93a4
 8006d50:	f6c0 0000 	movt	r0, #2048	; 0x800
 8006d54:	f7ff fe44 	bl	80069e0 <I2C001_lInit>
     /* Configuration of SCL Pin 5.2 based on User configuration */
  PORT5->PDR0  &= (~(PORT5_PDR0_PD2_Msk));
 8006d58:	f44f 4305 	mov.w	r3, #34048	; 0x8500
 8006d5c:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8006d60:	f44f 4205 	mov.w	r2, #34048	; 0x8500
 8006d64:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8006d68:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8006d6a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006d6e:	641a      	str	r2, [r3, #64]	; 0x40
  PORT5->PDR0  |= (((uint32_t)0 << PORT5_PDR0_PD2_Pos) & PORT5_PDR0_PD2_Msk);       
 8006d70:	f44f 4305 	mov.w	r3, #34048	; 0x8500
 8006d74:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8006d78:	f44f 4205 	mov.w	r2, #34048	; 0x8500
 8006d7c:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8006d80:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8006d82:	641a      	str	r2, [r3, #64]	; 0x40
  PORT5->IOCR0 |= ((uint32_t)24 << 19);
 8006d84:	f44f 4305 	mov.w	r3, #34048	; 0x8500
 8006d88:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8006d8c:	f44f 4205 	mov.w	r2, #34048	; 0x8500
 8006d90:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8006d94:	6912      	ldr	r2, [r2, #16]
 8006d96:	f442 0240 	orr.w	r2, r2, #12582912	; 0xc00000
 8006d9a:	611a      	str	r2, [r3, #16]
 	 
  PORT5->OMR |= ((uint32_t)0x01 << 2);          
 8006d9c:	f44f 4305 	mov.w	r3, #34048	; 0x8500
 8006da0:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8006da4:	f44f 4205 	mov.w	r2, #34048	; 0x8500
 8006da8:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8006dac:	6852      	ldr	r2, [r2, #4]
 8006dae:	f042 0204 	orr.w	r2, r2, #4
 8006db2:	605a      	str	r2, [r3, #4]
     /* Configuration of SDA Pin 5.0 based on User configuration */
  PORT5->PDR0  &= (~(PORT5_PDR0_PD0_Msk));
 8006db4:	f44f 4305 	mov.w	r3, #34048	; 0x8500
 8006db8:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8006dbc:	f44f 4205 	mov.w	r2, #34048	; 0x8500
 8006dc0:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8006dc4:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8006dc6:	f022 0207 	bic.w	r2, r2, #7
 8006dca:	641a      	str	r2, [r3, #64]	; 0x40
  PORT5->PDR0  |= (((uint32_t)0 << PORT5_PDR0_PD0_Pos) & PORT5_PDR0_PD0_Msk);
 8006dcc:	f44f 4305 	mov.w	r3, #34048	; 0x8500
 8006dd0:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8006dd4:	f44f 4205 	mov.w	r2, #34048	; 0x8500
 8006dd8:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8006ddc:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8006dde:	641a      	str	r2, [r3, #64]	; 0x40
 	
 	
  PORT5->IOCR0 |= ((uint32_t)24 << 3);
 8006de0:	f44f 4305 	mov.w	r3, #34048	; 0x8500
 8006de4:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8006de8:	f44f 4205 	mov.w	r2, #34048	; 0x8500
 8006dec:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8006df0:	6912      	ldr	r2, [r2, #16]
 8006df2:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 8006df6:	611a      	str	r2, [r3, #16]
 	 
  PORT5->OMR |= ((uint32_t)0x01 << 0);
 8006df8:	f44f 4305 	mov.w	r3, #34048	; 0x8500
 8006dfc:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8006e00:	f44f 4205 	mov.w	r2, #34048	; 0x8500
 8006e04:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8006e08:	6852      	ldr	r2, [r2, #4]
 8006e0a:	f042 0201 	orr.w	r2, r2, #1
 8006e0e:	605a      	str	r2, [r3, #4]

}
 8006e10:	bd80      	pop	{r7, pc}
 8006e12:	bf00      	nop

08006e14 <I2C001_DeInit>:
 /* Function provide to reset the App to default values. */
 
void  I2C001_DeInit (void)
{
 8006e14:	b480      	push	{r7}
 8006e16:	af00      	add	r7, sp, #0
  /* <<<DD_I2C001_API_2>>>*/
  /* Redundant Api */
}
 8006e18:	46bd      	mov	sp, r7
 8006e1a:	bc80      	pop	{r7}
 8006e1c:	4770      	bx	lr
 8006e1e:	bf00      	nop

08006e20 <I2C001_Configure>:


/* Function which allows changing of bitrate at run time.*/
status_t  I2C001_Configure(const I2C001Handle_type* I2CHandle,uint32_t BitRate)
{
 8006e20:	b580      	push	{r7, lr}
 8006e22:	b086      	sub	sp, #24
 8006e24:	af00      	add	r7, sp, #0
 8006e26:	6078      	str	r0, [r7, #4]
 8006e28:	6039      	str	r1, [r7, #0]
  uint32_t Brg_PDivValue = 0x00U;
 8006e2a:	f04f 0300 	mov.w	r3, #0
 8006e2e:	60fb      	str	r3, [r7, #12]
  uint32_t Fdr_StepValue = 0x00U;
 8006e30:	f04f 0300 	mov.w	r3, #0
 8006e34:	60bb      	str	r3, [r7, #8]
  USIC_CH_TypeDef* I2CRegs = I2CHandle->I2CRegs;
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	685b      	ldr	r3, [r3, #4]
 8006e3a:	617b      	str	r3, [r7, #20]
  status_t Status = (status_t)I2C001_FAIL; 
 8006e3c:	f04f 0304 	mov.w	r3, #4
 8006e40:	613b      	str	r3, [r7, #16]
 
  /* <<<DD_I2C001_API_3>>>*/    
  /* Disable I2C mode before configuring all USIC registers to avoid unintended edges */ 
  I2CRegs->CCR &= ~( ((uint32_t)(I2C_ENABLE  & USIC_CH_CCR_MODE_Msk)));
 8006e42:	697b      	ldr	r3, [r7, #20]
 8006e44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e46:	f023 0204 	bic.w	r2, r3, #4
 8006e4a:	697b      	ldr	r3, [r7, #20]
 8006e4c:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configuration of USIC Channel Fractional Divider */
  /* Get the optimum PDIV and STEP value for the given bitrate */
  I2C001_lConfigureBitRate(BitRate,&Brg_PDivValue,&Fdr_StepValue);    
 8006e4e:	f107 020c 	add.w	r2, r7, #12
 8006e52:	f107 0308 	add.w	r3, r7, #8
 8006e56:	6838      	ldr	r0, [r7, #0]
 8006e58:	4611      	mov	r1, r2
 8006e5a:	461a      	mov	r2, r3
 8006e5c:	f7ff fe9e 	bl	8006b9c <I2C001_lConfigureBitRate>
      
  /* Fractional divider mode selected */
  I2CRegs->FDR &= ~(USIC_CH_FDR_STEP_Msk);
 8006e60:	697b      	ldr	r3, [r7, #20]
 8006e62:	691b      	ldr	r3, [r3, #16]
 8006e64:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8006e68:	f023 0303 	bic.w	r3, r3, #3
 8006e6c:	697a      	ldr	r2, [r7, #20]
 8006e6e:	6113      	str	r3, [r2, #16]
  I2CRegs->FDR |= (Fdr_StepValue & USIC_CH_FDR_STEP_Msk);
 8006e70:	697b      	ldr	r3, [r7, #20]
 8006e72:	691a      	ldr	r2, [r3, #16]
 8006e74:	68bb      	ldr	r3, [r7, #8]
 8006e76:	ea4f 5383 	mov.w	r3, r3, lsl #22
 8006e7a:	ea4f 5393 	mov.w	r3, r3, lsr #22
 8006e7e:	431a      	orrs	r2, r3
 8006e80:	697b      	ldr	r3, [r7, #20]
 8006e82:	611a      	str	r2, [r3, #16]
              
  /* Configure BitRate */
  I2CRegs->BRG &= ~(USIC_CH_BRG_PDIV_Msk | USIC_CH_BRG_DCTQ_Msk | \
 8006e84:	697b      	ldr	r3, [r7, #20]
 8006e86:	695a      	ldr	r2, [r3, #20]
 8006e88:	f248 03ff 	movw	r3, #33023	; 0x80ff
 8006e8c:	f6cf 4300 	movt	r3, #64512	; 0xfc00
 8006e90:	4013      	ands	r3, r2
 8006e92:	697a      	ldr	r2, [r7, #20]
 8006e94:	6153      	str	r3, [r2, #20]
	                    USIC_CH_BRG_PCTQ_Msk);
    		                           
  if(BitRate <= I2C001_BITRATE)
 8006e96:	683b      	ldr	r3, [r7, #0]
 8006e98:	2b64      	cmp	r3, #100	; 0x64
 8006e9a:	d80f      	bhi.n	8006ebc <I2C001_Configure+0x9c>
  {  
     /* The PreDivider for CTQ, PCTQ = 0  */
     /* The Denominator for CTQ, DCTQ = 9 */
     I2CRegs->BRG |= ((I2C_DCTQ1_VALUE <<  USIC_CH_BRG_DCTQ_Pos) | \
 8006e9c:	697b      	ldr	r3, [r7, #20]
 8006e9e:	695a      	ldr	r2, [r3, #20]
      (((uint32_t)Brg_PDivValue  <<  USIC_CH_BRG_PDIV_Pos) & \
 8006ea0:	68fb      	ldr	r3, [r7, #12]
 8006ea2:	ea4f 4103 	mov.w	r1, r3, lsl #16
 8006ea6:	f04f 0300 	mov.w	r3, #0
 8006eaa:	f2c0 33ff 	movt	r3, #1023	; 0x3ff
 8006eae:	400b      	ands	r3, r1
    		                           
  if(BitRate <= I2C001_BITRATE)
  {  
     /* The PreDivider for CTQ, PCTQ = 0  */
     /* The Denominator for CTQ, DCTQ = 9 */
     I2CRegs->BRG |= ((I2C_DCTQ1_VALUE <<  USIC_CH_BRG_DCTQ_Pos) | \
 8006eb0:	4313      	orrs	r3, r2
 8006eb2:	f443 5210 	orr.w	r2, r3, #9216	; 0x2400
 8006eb6:	697b      	ldr	r3, [r7, #20]
 8006eb8:	615a      	str	r2, [r3, #20]
 8006eba:	e00e      	b.n	8006eda <I2C001_Configure+0xba>
  }
  else
  {
     /* The PreDivider for CTQ, PCTQ = 0  */
     /* The Denominator for CTQ, DCTQ = 24 */
     I2CRegs->BRG |= ((I2C_DCTQ2_VALUE <<  USIC_CH_BRG_DCTQ_Pos) | \
 8006ebc:	697b      	ldr	r3, [r7, #20]
 8006ebe:	695a      	ldr	r2, [r3, #20]
      (((uint32_t)Brg_PDivValue  <<  USIC_CH_BRG_PDIV_Pos) & \
 8006ec0:	68fb      	ldr	r3, [r7, #12]
 8006ec2:	ea4f 4103 	mov.w	r1, r3, lsl #16
 8006ec6:	f04f 0300 	mov.w	r3, #0
 8006eca:	f2c0 33ff 	movt	r3, #1023	; 0x3ff
 8006ece:	400b      	ands	r3, r1
  }
  else
  {
     /* The PreDivider for CTQ, PCTQ = 0  */
     /* The Denominator for CTQ, DCTQ = 24 */
     I2CRegs->BRG |= ((I2C_DCTQ2_VALUE <<  USIC_CH_BRG_DCTQ_Pos) | \
 8006ed0:	4313      	orrs	r3, r2
 8006ed2:	f443 42c0 	orr.w	r2, r3, #24576	; 0x6000
 8006ed6:	697b      	ldr	r3, [r7, #20]
 8006ed8:	615a      	str	r2, [r3, #20]
      (((uint32_t)Brg_PDivValue  <<  USIC_CH_BRG_PDIV_Pos) & \
        USIC_CH_BRG_PDIV_Msk));
  }
      	 
  I2CRegs->PCR_IICMode &= ~(USIC_CH_PCR_IICMode_STIM_Msk);    
 8006eda:	697b      	ldr	r3, [r7, #20]
 8006edc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006ede:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8006ee2:	697b      	ldr	r3, [r7, #20]
 8006ee4:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Configuration of Protocol Control Register */ 
  if(BitRate <= I2C001_BITRATE)
 8006ee6:	683b      	ldr	r3, [r7, #0]
 8006ee8:	2b64      	cmp	r3, #100	; 0x64
 8006eea:	d804      	bhi.n	8006ef6 <I2C001_Configure+0xd6>
  {
     /* Symbol timing = 10 time quanta */
     I2CRegs->PCR_IICMode |= \
 8006eec:	697b      	ldr	r3, [r7, #20]
 8006eee:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006ef0:	697b      	ldr	r3, [r7, #20]
 8006ef2:	63da      	str	r2, [r3, #60]	; 0x3c
 8006ef4:	e005      	b.n	8006f02 <I2C001_Configure+0xe2>
                                            USIC_CH_PCR_IICMode_STIM_Msk)); 
  }
  else
  {
     /* Symbol timing = 25 time quanta */
     I2CRegs->PCR_IICMode |= \
 8006ef6:	697b      	ldr	r3, [r7, #20]
 8006ef8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006efa:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8006efe:	697b      	ldr	r3, [r7, #20]
 8006f00:	63da      	str	r2, [r3, #60]	; 0x3c
                 (((((uint32_t)0x1 << USIC_CH_PCR_IICMode_STIM_Pos)) & \
                                             USIC_CH_PCR_IICMode_STIM_Msk));  
  }
      	                            
  Status = (status_t)DAVEApp_SUCCESS;
 8006f02:	f04f 0300 	mov.w	r3, #0
 8006f06:	613b      	str	r3, [r7, #16]
  /* Enable I2C mode */
  I2CRegs->CCR |= ((I2C_ENABLE) & USIC_CH_CCR_MODE_Msk);
 8006f08:	697b      	ldr	r3, [r7, #20]
 8006f0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f0c:	f043 0204 	orr.w	r2, r3, #4
 8006f10:	697b      	ldr	r3, [r7, #20]
 8006f12:	641a      	str	r2, [r3, #64]	; 0x40
  
  return Status;
 8006f14:	693b      	ldr	r3, [r7, #16]
}
 8006f16:	4618      	mov	r0, r3
 8006f18:	f107 0718 	add.w	r7, r7, #24
 8006f1c:	46bd      	mov	sp, r7
 8006f1e:	bd80      	pop	{r7, pc}

08006f20 <I2C001_ReadData>:
/* This function reads out  the content of the USIC receive FIFO Buffer. 
 * Returns true in case FIFO is not empty.else  otherwise.
 *
 */
bool I2C001_ReadData(const I2C001Handle_type* I2CHandle, uint16_t* buffer)
{ 
 8006f20:	b480      	push	{r7}
 8006f22:	b085      	sub	sp, #20
 8006f24:	af00      	add	r7, sp, #0
 8006f26:	6078      	str	r0, [r7, #4]
 8006f28:	6039      	str	r1, [r7, #0]
  bool Result = (bool)FALSE;
 8006f2a:	f04f 0300 	mov.w	r3, #0
 8006f2e:	73fb      	strb	r3, [r7, #15]
  USIC_CH_TypeDef* I2CRegs = I2CHandle->I2CRegs;
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	685b      	ldr	r3, [r3, #4]
 8006f34:	60bb      	str	r3, [r7, #8]
  
  /* <<<DD_I2C001_API_4>>>*/
  if(USIC_ubIsRxFIFOempty(I2CRegs))
 8006f36:	68bb      	ldr	r3, [r7, #8]
 8006f38:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8006f3c:	f003 0308 	and.w	r3, r3, #8
 8006f40:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 8006f44:	2b00      	cmp	r3, #0
 8006f46:	d003      	beq.n	8006f50 <I2C001_ReadData+0x30>
  {
    Result = (bool)FALSE;
 8006f48:	f04f 0300 	mov.w	r3, #0
 8006f4c:	73fb      	strb	r3, [r7, #15]
 8006f4e:	e009      	b.n	8006f64 <I2C001_ReadData+0x44>
  }
  else
  {
    *buffer = (uint8_t)I2CRegs->OUTR;
 8006f50:	68bb      	ldr	r3, [r7, #8]
 8006f52:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 8006f56:	b2db      	uxtb	r3, r3
 8006f58:	461a      	mov	r2, r3
 8006f5a:	683b      	ldr	r3, [r7, #0]
 8006f5c:	801a      	strh	r2, [r3, #0]
    Result = (bool)TRUE;
 8006f5e:	f04f 0301 	mov.w	r3, #1
 8006f62:	73fb      	strb	r3, [r7, #15]
  }
  
  return Result;
 8006f64:	7bfb      	ldrb	r3, [r7, #15]
}
 8006f66:	4618      	mov	r0, r3
 8006f68:	f107 0714 	add.w	r7, r7, #20
 8006f6c:	46bd      	mov	sp, r7
 8006f6e:	bc80      	pop	{r7}
 8006f70:	4770      	bx	lr
 8006f72:	bf00      	nop

08006f74 <I2C001_WriteData>:
 * Returns true in case if the FIFO is not full else otherwise.
 *
 */
bool I2C001_WriteData \
                   (const I2C001Handle_type* I2CHandle,const I2C001_DataType* Data)
{
 8006f74:	b480      	push	{r7}
 8006f76:	b085      	sub	sp, #20
 8006f78:	af00      	add	r7, sp, #0
 8006f7a:	6078      	str	r0, [r7, #4]
 8006f7c:	6039      	str	r1, [r7, #0]
  bool Result = (bool)FALSE;
 8006f7e:	f04f 0300 	mov.w	r3, #0
 8006f82:	73fb      	strb	r3, [r7, #15]
  USIC_CH_TypeDef* I2CRegs = I2CHandle->I2CRegs;
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	685b      	ldr	r3, [r3, #4]
 8006f88:	60bb      	str	r3, [r7, #8]
  
  /* <<<DD_I2C001_API_5>>>*/
  do
  {
     if(I2CRegs->PSR_IICMode & USIC_CH_PSR_IICMode_WTDF_Msk)
 8006f8a:	68bb      	ldr	r3, [r7, #8]
 8006f8c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006f8e:	f003 0302 	and.w	r3, r3, #2
 8006f92:	2b00      	cmp	r3, #0
 8006f94:	d003      	beq.n	8006f9e <I2C001_WriteData+0x2a>
     {
	     Result = (bool)FALSE;
 8006f96:	f04f 0300 	mov.w	r3, #0
 8006f9a:	73fb      	strb	r3, [r7, #15]
       break;
 8006f9c:	e019      	b.n	8006fd2 <I2C001_WriteData+0x5e>
     }

     if(USIC_IsTxFIFOfull(I2CRegs))
 8006f9e:	68bb      	ldr	r3, [r7, #8]
 8006fa0:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8006fa4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006fa8:	ea4f 3313 	mov.w	r3, r3, lsr #12
 8006fac:	2b00      	cmp	r3, #0
 8006fae:	d003      	beq.n	8006fb8 <I2C001_WriteData+0x44>
     {
       Result = (bool)FALSE;
 8006fb0:	f04f 0300 	mov.w	r3, #0
 8006fb4:	73fb      	strb	r3, [r7, #15]
 8006fb6:	e00c      	b.n	8006fd2 <I2C001_WriteData+0x5e>
     }

     else
     {
       I2CRegs->IN[0] = \
                    (((uint32_t)Data->Data1.TDF_Type << 8) | Data->Data1.Data);
 8006fb8:	683b      	ldr	r3, [r7, #0]
 8006fba:	785b      	ldrb	r3, [r3, #1]
 8006fbc:	ea4f 2203 	mov.w	r2, r3, lsl #8
 8006fc0:	683b      	ldr	r3, [r7, #0]
 8006fc2:	781b      	ldrb	r3, [r3, #0]
 8006fc4:	431a      	orrs	r2, r3
       Result = (bool)FALSE;
     }

     else
     {
       I2CRegs->IN[0] = \
 8006fc6:	68bb      	ldr	r3, [r7, #8]
 8006fc8:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
                    (((uint32_t)Data->Data1.TDF_Type << 8) | Data->Data1.Data);
       Result = (bool)TRUE;     
 8006fcc:	f04f 0301 	mov.w	r3, #1
 8006fd0:	73fb      	strb	r3, [r7, #15]
     }
  
  }while(0);
  return Result;
 8006fd2:	7bfb      	ldrb	r3, [r7, #15]

}
 8006fd4:	4618      	mov	r0, r3
 8006fd6:	f107 0714 	add.w	r7, r7, #20
 8006fda:	46bd      	mov	sp, r7
 8006fdc:	bc80      	pop	{r7}
 8006fde:	4770      	bx	lr

08006fe0 <I2C001_GetFlagStatus>:
 *
 * */

status_t I2C001_GetFlagStatus \
               (const I2C001Handle_type* I2CHandle,I2C001_FlagStatusType Flag)
{
 8006fe0:	b480      	push	{r7}
 8006fe2:	b087      	sub	sp, #28
 8006fe4:	af00      	add	r7, sp, #0
 8006fe6:	6078      	str	r0, [r7, #4]
 8006fe8:	460b      	mov	r3, r1
 8006fea:	70fb      	strb	r3, [r7, #3]
  status_t Status = (status_t)I2C001_RESET;
 8006fec:	f04f 0302 	mov.w	r3, #2
 8006ff0:	617b      	str	r3, [r7, #20]
  uint32_t TempValue = 0x00U;
 8006ff2:	f04f 0300 	mov.w	r3, #0
 8006ff6:	613b      	str	r3, [r7, #16]
  USIC_CH_TypeDef* I2CRegs = I2CHandle->I2CRegs;
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	685b      	ldr	r3, [r3, #4]
 8006ffc:	60fb      	str	r3, [r7, #12]
  
  /* <<<DD_I2C001_API_6>>>*/
  if(Flag <= I2C001_FLAG_RIF)
 8006ffe:	78fb      	ldrb	r3, [r7, #3]
 8007000:	2b04      	cmp	r3, #4
 8007002:	d80d      	bhi.n	8007020 <I2C001_GetFlagStatus+0x40>
  {
    TempValue = I2CRegs->PSR_IICMode;
 8007004:	68fb      	ldr	r3, [r7, #12]
 8007006:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007008:	613b      	str	r3, [r7, #16]
    TempValue &= ((uint32_t)0x01 << ((uint32_t)Flag + 10U ));
 800700a:	78fb      	ldrb	r3, [r7, #3]
 800700c:	f103 030a 	add.w	r3, r3, #10
 8007010:	f04f 0201 	mov.w	r2, #1
 8007014:	fa02 f303 	lsl.w	r3, r2, r3
 8007018:	693a      	ldr	r2, [r7, #16]
 800701a:	4013      	ands	r3, r2
 800701c:	613b      	str	r3, [r7, #16]
 800701e:	e035      	b.n	800708c <I2C001_GetFlagStatus+0xac>
  }
  else if(Flag == I2C001_FLAG_NACK_RECEIVED)
 8007020:	78fb      	ldrb	r3, [r7, #3]
 8007022:	2b06      	cmp	r3, #6
 8007024:	d107      	bne.n	8007036 <I2C001_GetFlagStatus+0x56>
  {
    TempValue = I2CRegs->PSR_IICMode;
 8007026:	68fb      	ldr	r3, [r7, #12]
 8007028:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800702a:	613b      	str	r3, [r7, #16]
    TempValue &= ((uint32_t)0x01 << (uint32_t)I2C001_FLAG_WRONG_TDF);
 800702c:	693b      	ldr	r3, [r7, #16]
 800702e:	f003 0320 	and.w	r3, r3, #32
 8007032:	613b      	str	r3, [r7, #16]
 8007034:	e02a      	b.n	800708c <I2C001_GetFlagStatus+0xac>
  }
  else if(Flag == I2C001_FLAG_WRONG_TDF)
 8007036:	78fb      	ldrb	r3, [r7, #3]
 8007038:	2b05      	cmp	r3, #5
 800703a:	d107      	bne.n	800704c <I2C001_GetFlagStatus+0x6c>
  {
    TempValue = I2CRegs->PSR_IICMode;
 800703c:	68fb      	ldr	r3, [r7, #12]
 800703e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007040:	613b      	str	r3, [r7, #16]
    TempValue &= ((uint32_t)0x01 << (uint32_t)I2C001_FLAG_DLIF);	
 8007042:	693b      	ldr	r3, [r7, #16]
 8007044:	f003 0302 	and.w	r3, r3, #2
 8007048:	613b      	str	r3, [r7, #16]
 800704a:	e01f      	b.n	800708c <I2C001_GetFlagStatus+0xac>
  }
  else if(Flag <= I2C001_FLAG_RBERI)
 800704c:	78fb      	ldrb	r3, [r7, #3]
 800704e:	2b08      	cmp	r3, #8
 8007050:	d80e      	bhi.n	8007070 <I2C001_GetFlagStatus+0x90>
  {
    TempValue = I2CRegs->TRBSR;
 8007052:	68fb      	ldr	r3, [r7, #12]
 8007054:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8007058:	613b      	str	r3, [r7, #16]
    TempValue &= ((uint32_t)0x01 << ((uint32_t)Flag - \
 800705a:	78fb      	ldrb	r3, [r7, #3]
 800705c:	f1a3 0307 	sub.w	r3, r3, #7
 8007060:	f04f 0201 	mov.w	r2, #1
 8007064:	fa02 f303 	lsl.w	r3, r2, r3
 8007068:	693a      	ldr	r2, [r7, #16]
 800706a:	4013      	ands	r3, r2
 800706c:	613b      	str	r3, [r7, #16]
 800706e:	e00d      	b.n	800708c <I2C001_GetFlagStatus+0xac>
                                               (uint32_t)I2C001_FLAG_SRBI));		
  }
  else
  {
    TempValue = I2CRegs->TRBSR;
 8007070:	68fb      	ldr	r3, [r7, #12]
 8007072:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8007076:	613b      	str	r3, [r7, #16]
    TempValue &= ((uint32_t)0x01 << (((uint32_t)Flag - \
 8007078:	78fb      	ldrb	r3, [r7, #3]
                                  (uint32_t)I2C001_FLAG_STBI) + 8U));		
 800707a:	f103 33ff 	add.w	r3, r3, #4294967295
                                               (uint32_t)I2C001_FLAG_SRBI));		
  }
  else
  {
    TempValue = I2CRegs->TRBSR;
    TempValue &= ((uint32_t)0x01 << (((uint32_t)Flag - \
 800707e:	f04f 0201 	mov.w	r2, #1
 8007082:	fa02 f303 	lsl.w	r3, r2, r3
 8007086:	693a      	ldr	r2, [r7, #16]
 8007088:	4013      	ands	r3, r2
 800708a:	613b      	str	r3, [r7, #16]
                                  (uint32_t)I2C001_FLAG_STBI) + 8U));		
  }
  if(TempValue != 0x00U)
 800708c:	693b      	ldr	r3, [r7, #16]
 800708e:	2b00      	cmp	r3, #0
 8007090:	d002      	beq.n	8007098 <I2C001_GetFlagStatus+0xb8>
  {
    Status = (status_t)I2C001_SET;
 8007092:	f04f 0303 	mov.w	r3, #3
 8007096:	617b      	str	r3, [r7, #20]
  }
  return Status;
 8007098:	697b      	ldr	r3, [r7, #20]
}
 800709a:	4618      	mov	r0, r3
 800709c:	f107 071c 	add.w	r7, r7, #28
 80070a0:	46bd      	mov	sp, r7
 80070a2:	bc80      	pop	{r7}
 80070a4:	4770      	bx	lr
 80070a6:	bf00      	nop

080070a8 <I2C001_ClearFlag>:

/* Clears the specified flag status.*/
void I2C001_ClearFlag\
                (const I2C001Handle_type* I2CHandle,I2C001_FlagStatusType Flag)
{
 80070a8:	b480      	push	{r7}
 80070aa:	b085      	sub	sp, #20
 80070ac:	af00      	add	r7, sp, #0
 80070ae:	6078      	str	r0, [r7, #4]
 80070b0:	460b      	mov	r3, r1
 80070b2:	70fb      	strb	r3, [r7, #3]
  USIC_CH_TypeDef* I2CRegs = I2CHandle->I2CRegs;
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	685b      	ldr	r3, [r3, #4]
 80070b8:	60fb      	str	r3, [r7, #12]

  /* <<<DD_SIMPLE_I2C_API_7>>>*/
  if(Flag <= I2C001_FLAG_RIF)
 80070ba:	78fb      	ldrb	r3, [r7, #3]
 80070bc:	2b04      	cmp	r3, #4
 80070be:	d809      	bhi.n	80070d4 <I2C001_ClearFlag+0x2c>
  {
    I2CRegs->PSCR = ((uint32_t)0x01 << (((uint32_t)Flag - \
 80070c0:	78fb      	ldrb	r3, [r7, #3]
                                  (uint32_t)I2C001_FLAG_RSIF) + 10U));
 80070c2:	f103 030a 	add.w	r3, r3, #10
  USIC_CH_TypeDef* I2CRegs = I2CHandle->I2CRegs;

  /* <<<DD_SIMPLE_I2C_API_7>>>*/
  if(Flag <= I2C001_FLAG_RIF)
  {
    I2CRegs->PSCR = ((uint32_t)0x01 << (((uint32_t)Flag - \
 80070c6:	f04f 0201 	mov.w	r2, #1
 80070ca:	fa02 f203 	lsl.w	r2, r2, r3
 80070ce:	68fb      	ldr	r3, [r7, #12]
 80070d0:	64da      	str	r2, [r3, #76]	; 0x4c
 80070d2:	e025      	b.n	8007120 <I2C001_ClearFlag+0x78>
                                  (uint32_t)I2C001_FLAG_RSIF) + 10U));
  }
  else if(Flag == I2C001_FLAG_NACK_RECEIVED)
 80070d4:	78fb      	ldrb	r3, [r7, #3]
 80070d6:	2b06      	cmp	r3, #6
 80070d8:	d104      	bne.n	80070e4 <I2C001_ClearFlag+0x3c>
  {
    I2CRegs->PSCR = ((uint32_t)0x01 << (uint32_t)I2C001_FLAG_WRONG_TDF);
 80070da:	68fb      	ldr	r3, [r7, #12]
 80070dc:	f04f 0220 	mov.w	r2, #32
 80070e0:	64da      	str	r2, [r3, #76]	; 0x4c
 80070e2:	e01d      	b.n	8007120 <I2C001_ClearFlag+0x78>
  }
  else if(Flag == I2C001_FLAG_WRONG_TDF)
 80070e4:	78fb      	ldrb	r3, [r7, #3]
 80070e6:	2b05      	cmp	r3, #5
 80070e8:	d104      	bne.n	80070f4 <I2C001_ClearFlag+0x4c>
  {
    I2CRegs->PSCR = ((uint32_t)0x01 << (uint32_t)I2C001_FLAG_DLIF);	
 80070ea:	68fb      	ldr	r3, [r7, #12]
 80070ec:	f04f 0202 	mov.w	r2, #2
 80070f0:	64da      	str	r2, [r3, #76]	; 0x4c
 80070f2:	e015      	b.n	8007120 <I2C001_ClearFlag+0x78>
  }
  else if(Flag <= I2C001_FLAG_RBERI)
 80070f4:	78fb      	ldrb	r3, [r7, #3]
 80070f6:	2b08      	cmp	r3, #8
 80070f8:	d809      	bhi.n	800710e <I2C001_ClearFlag+0x66>
  {
    I2CRegs->PSCR = ((uint32_t)0x01 << ((uint32_t)Flag - \
 80070fa:	78fb      	ldrb	r3, [r7, #3]
 80070fc:	f1a3 0307 	sub.w	r3, r3, #7
 8007100:	f04f 0201 	mov.w	r2, #1
 8007104:	fa02 f203 	lsl.w	r2, r2, r3
 8007108:	68fb      	ldr	r3, [r7, #12]
 800710a:	64da      	str	r2, [r3, #76]	; 0x4c
 800710c:	e008      	b.n	8007120 <I2C001_ClearFlag+0x78>
                                        (uint32_t)I2C001_FLAG_SRBI));		
  }
  else
  {
    I2CRegs->PSCR = ((uint32_t)0x01 << (((uint32_t)Flag - \
 800710e:	78fb      	ldrb	r3, [r7, #3]
                                          (uint32_t)I2C001_FLAG_STBI) + 8U));
 8007110:	f103 33ff 	add.w	r3, r3, #4294967295
    I2CRegs->PSCR = ((uint32_t)0x01 << ((uint32_t)Flag - \
                                        (uint32_t)I2C001_FLAG_SRBI));		
  }
  else
  {
    I2CRegs->PSCR = ((uint32_t)0x01 << (((uint32_t)Flag - \
 8007114:	f04f 0201 	mov.w	r2, #1
 8007118:	fa02 f203 	lsl.w	r2, r2, r3
 800711c:	68fb      	ldr	r3, [r7, #12]
 800711e:	64da      	str	r2, [r3, #76]	; 0x4c
                                          (uint32_t)I2C001_FLAG_STBI) + 8U));
  }
}
 8007120:	f107 0714 	add.w	r7, r7, #20
 8007124:	46bd      	mov	sp, r7
 8007126:	bc80      	pop	{r7}
 8007128:	4770      	bx	lr
 800712a:	bf00      	nop

0800712c <NVIC_SetPriorityGrouping>:
  priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.

    \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800712c:	b480      	push	{r7}
 800712e:	b085      	sub	sp, #20
 8007130:	af00      	add	r7, sp, #0
 8007132:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	f003 0307 	and.w	r3, r3, #7
 800713a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800713c:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8007140:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8007144:	68db      	ldr	r3, [r3, #12]
 8007146:	60bb      	str	r3, [r7, #8]
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
 8007148:	68ba      	ldr	r2, [r7, #8]
 800714a:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800714e:	4013      	ands	r3, r2
 8007150:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                 |
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8));                                     /* Insert write key and priorty group */
 8007152:	68fb      	ldr	r3, [r7, #12]
 8007154:	ea4f 2203 	mov.w	r2, r3, lsl #8
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
  reg_value  =  (reg_value                                 |
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
 8007158:	68bb      	ldr	r3, [r7, #8]
 800715a:	4313      	orrs	r3, r2
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
  reg_value  =  (reg_value                                 |
 800715c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8007160:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007164:	60bb      	str	r3, [r7, #8]
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8));                                     /* Insert write key and priorty group */
  SCB->AIRCR =  reg_value;
 8007166:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 800716a:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800716e:	68ba      	ldr	r2, [r7, #8]
 8007170:	60da      	str	r2, [r3, #12]
}
 8007172:	f107 0714 	add.w	r7, r7, #20
 8007176:	46bd      	mov	sp, r7
 8007178:	bc80      	pop	{r7}
 800717a:	4770      	bx	lr

0800717c <DAVE_Init>:
// @Parameters    None
//
//****************************************************************************

void DAVE_Init(void)
{
 800717c:	b580      	push	{r7, lr}
 800717e:	af00      	add	r7, sp, #0
          
    //  NVIC Priority Grouping
    NVIC_SetPriorityGrouping(1);
 8007180:	f04f 0001 	mov.w	r0, #1
 8007184:	f7ff ffd2 	bl	800712c <NVIC_SetPriorityGrouping>

//****************************************************************************
// @Initialization of APPs Init Functions
//****************************************************************************
	//  MUX configurations
	DAVE_MUX_PreInit(); 
 8007188:	f000 f91c 	bl	80073c4 <DAVE_MUX_PreInit>
	//  Initialization of app 'CLK001'		     
	CLK001_Init();
 800718c:	f000 fba0 	bl	80078d0 <CLK001_Init>
	 
	//  Initialization of app 'UART001'		     
	UART001_Init();
 8007190:	f7fe f9ea 	bl	8005568 <UART001_Init>
	 
	//  Initialization of app 'IO004'		     
	IO004_Init();
 8007194:	f7ff f9b2 	bl	80064fc <IO004_Init>
	 
	//  Initialization of app 'SYSTM001'		     
	SYSTM001_Init();
 8007198:	f7fe fee2 	bl	8005f60 <SYSTM001_Init>
	 
	//  Initialization of app 'I2C001'		     
	I2C001_Init();
 800719c:	f7ff fdce 	bl	8006d3c <I2C001_Init>
	
      
	//  MUX configurations
	DAVE_MUX_Init();	
 80071a0:	f000 f808 	bl	80071b4 <DAVE_MUX_Init>
} //  End of function DAVE_Init
 80071a4:	bd80      	pop	{r7, pc}
 80071a6:	bf00      	nop

080071a8 <SystemInit_DAVE3>:
// @Parameters    None
//
//****************************************************************************

void SystemInit_DAVE3(void)
{
 80071a8:	b580      	push	{r7, lr}
 80071aa:	af00      	add	r7, sp, #0
	// CLK Initialisation
	CLK001_Init();
 80071ac:	f000 fb90 	bl	80078d0 <CLK001_Init>
} //  End of function SystemInit_DAVE3
 80071b0:	bd80      	pop	{r7, pc}
 80071b2:	bf00      	nop

080071b4 <DAVE_MUX_Init>:
** Description      : This is the Mux configuration                           **
**                                                                            **
*******************************************************************************/
           
void DAVE_MUX_Init(void)
{  
 80071b4:	b480      	push	{r7}
 80071b6:	b087      	sub	sp, #28
 80071b8:	af00      	add	r7, sp, #0
//********* MODULE USIC CONFIGURATIONS *************************	        
        
           
   /* Disable mode before configuring all USIC registers to avoid unintended edges */   
      /* Variable to store the CCR_MODE values for various USIC channels */ 
      uint32_t UsicCcrMode[6] = {0};
 80071ba:	463b      	mov	r3, r7
 80071bc:	f04f 0200 	mov.w	r2, #0
 80071c0:	601a      	str	r2, [r3, #0]
 80071c2:	f103 0304 	add.w	r3, r3, #4
 80071c6:	f04f 0200 	mov.w	r2, #0
 80071ca:	601a      	str	r2, [r3, #0]
 80071cc:	f103 0304 	add.w	r3, r3, #4
 80071d0:	f04f 0200 	mov.w	r2, #0
 80071d4:	601a      	str	r2, [r3, #0]
 80071d6:	f103 0304 	add.w	r3, r3, #4
 80071da:	f04f 0200 	mov.w	r2, #0
 80071de:	601a      	str	r2, [r3, #0]
 80071e0:	f103 0304 	add.w	r3, r3, #4
 80071e4:	f04f 0200 	mov.w	r2, #0
 80071e8:	601a      	str	r2, [r3, #0]
 80071ea:	f103 0304 	add.w	r3, r3, #4
 80071ee:	f04f 0200 	mov.w	r2, #0
 80071f2:	601a      	str	r2, [r3, #0]
 80071f4:	f103 0304 	add.w	r3, r3, #4
                 
    UsicCcrMode[2] |= (uint32_t) RD_REG(USIC1_CH0->CCR, USIC_CH_CCR_MODE_Msk, USIC_CH_CCR_MODE_Pos);   
 80071f8:	68ba      	ldr	r2, [r7, #8]
 80071fa:	f04f 0300 	mov.w	r3, #0
 80071fe:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8007202:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007204:	f003 030f 	and.w	r3, r3, #15
 8007208:	4313      	orrs	r3, r2
 800720a:	60bb      	str	r3, [r7, #8]
    WR_REG(USIC1_CH0->CCR, USIC_CH_CCR_MODE_Msk, USIC_CH_CCR_MODE_Pos,0);
 800720c:	f04f 0300 	mov.w	r3, #0
 8007210:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8007214:	f04f 0200 	mov.w	r2, #0
 8007218:	f6c4 0202 	movt	r2, #18434	; 0x4802
 800721c:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800721e:	f022 020f 	bic.w	r2, r2, #15
 8007222:	641a      	str	r2, [r3, #64]	; 0x40
                    
    UsicCcrMode[4] |= (uint32_t) RD_REG(USIC2_CH0->CCR, USIC_CH_CCR_MODE_Msk, USIC_CH_CCR_MODE_Pos);  
 8007224:	693a      	ldr	r2, [r7, #16]
 8007226:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800722a:	f6c4 0302 	movt	r3, #18434	; 0x4802
 800722e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007230:	f003 030f 	and.w	r3, r3, #15
 8007234:	4313      	orrs	r3, r2
 8007236:	613b      	str	r3, [r7, #16]
    WR_REG(USIC2_CH0->CCR, USIC_CH_CCR_MODE_Msk, USIC_CH_CCR_MODE_Pos,0);
 8007238:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800723c:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8007240:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8007244:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8007248:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800724a:	f022 020f 	bic.w	r2, r2, #15
 800724e:	641a      	str	r2, [r3, #64]	; 0x40
   /*USIC 0 Channel 1 Mux Related SFR/Bitfields Configurations*/ 									  					 				 				 		       				              				  					    					 					   				  					 				 				       				  										 									 					 					  									      					              					  						    					      
         						
   /*USIC 1 Channel 0 Mux Related SFR/Bitfields Configurations*/ 									  					 				 				 		       				              				  					    					 					   				  					 				 				       				  										 									 					 					  									      					              					  						    					      
            
  // Data Pointer & Buffer Size for Receiver Buffer Control  
 WR_REG(USIC1_CH0->RBCTR, USIC_CH_RBCTR_DPTRSIZE_Msk, USIC_CH_RBCTR_DPTRSIZE_Pos,0x06000000);		/*    DPTR = 0,  SIZE = 6 */ 
 8007250:	f04f 0300 	mov.w	r3, #0
 8007254:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8007258:	f04f 0200 	mov.w	r2, #0
 800725c:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8007260:	f8d2 210c 	ldr.w	r2, [r2, #268]	; 0x10c
 8007264:	f022 62e0 	bic.w	r2, r2, #117440512	; 0x7000000
 8007268:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 800726c:	f042 62c0 	orr.w	r2, r2, #100663296	; 0x6000000
 8007270:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
 						
   /*USIC 1 Channel 1 Mux Related SFR/Bitfields Configurations*/ 									  					 				 				 		       				              				  					    					 					   				  					 				 				       				  										 									 					 					  									      					              					  						    					      
         						
   /*USIC 2 Channel 0 Mux Related SFR/Bitfields Configurations*/ 						         
 WR_REG(USIC2_CH0->DX0CR, USIC_CH_DX0CR_DSEL_Msk, USIC_CH_DX0CR_DSEL_Pos,1); 
 8007274:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8007278:	f6c4 0302 	movt	r3, #18434	; 0x4802
 800727c:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8007280:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8007284:	69d2      	ldr	r2, [r2, #28]
 8007286:	f022 0207 	bic.w	r2, r2, #7
 800728a:	f042 0201 	orr.w	r2, r2, #1
 800728e:	61da      	str	r2, [r3, #28]
  			  					 				 				 		       				              				  					    					 					   				  					 				 				       				  										 									 					 					  									      					              					  						    					      
                 
   // Data Pointer & Buffer Size for Transmitter Buffer Control  
 WR_REG(USIC2_CH0->TBCTR, USIC_CH_TBCTR_DPTRSIZE_Msk, USIC_CH_TBCTR_DPTRSIZE_Pos,0x01000008);		/*    DPTR = 8,  SIZE = 1 */ 
 8007290:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8007294:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8007298:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800729c:	f6c4 0202 	movt	r2, #18434	; 0x4802
 80072a0:	f8d2 2108 	ldr.w	r2, [r2, #264]	; 0x108
 80072a4:	f022 62e0 	bic.w	r2, r2, #117440512	; 0x7000000
 80072a8:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 80072ac:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 80072b0:	f042 0208 	orr.w	r2, r2, #8
 80072b4:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
         
  // Data Pointer & Buffer Size for Receiver Buffer Control  
 WR_REG(USIC2_CH0->RBCTR, USIC_CH_RBCTR_DPTRSIZE_Msk, USIC_CH_RBCTR_DPTRSIZE_Pos,0x03000000);		/*    DPTR = 0,  SIZE = 3 */ 
 80072b8:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80072bc:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80072c0:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80072c4:	f6c4 0202 	movt	r2, #18434	; 0x4802
 80072c8:	f8d2 210c 	ldr.w	r2, [r2, #268]	; 0x10c
 80072cc:	f022 62e0 	bic.w	r2, r2, #117440512	; 0x7000000
 80072d0:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 80072d4:	f042 7240 	orr.w	r2, r2, #50331648	; 0x3000000
 80072d8:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
   /*USIC 2 Channel 1 Mux Related SFR/Bitfields Configurations*/ 									  					 				 				 		       				              				  					    					 					   				  					 				 				       				  										 									 					 					  									      					              					  						    					      
         
  
  /* Enable mode after configuring all USIC registers to avoid unintended edges */  
              
   WR_REG(USIC1_CH0->CCR, USIC_CH_CCR_MODE_Msk, USIC_CH_CCR_MODE_Pos,UsicCcrMode[2]);
 80072dc:	f04f 0300 	mov.w	r3, #0
 80072e0:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80072e4:	68ba      	ldr	r2, [r7, #8]
 80072e6:	f002 010f 	and.w	r1, r2, #15
 80072ea:	f04f 0200 	mov.w	r2, #0
 80072ee:	f6c4 0202 	movt	r2, #18434	; 0x4802
 80072f2:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80072f4:	f022 020f 	bic.w	r2, r2, #15
 80072f8:	430a      	orrs	r2, r1
 80072fa:	641a      	str	r2, [r3, #64]	; 0x40
                 
   WR_REG(USIC2_CH0->CCR, USIC_CH_CCR_MODE_Msk, USIC_CH_CCR_MODE_Pos,UsicCcrMode[4]);
 80072fc:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8007300:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8007304:	693a      	ldr	r2, [r7, #16]
 8007306:	f002 010f 	and.w	r1, r2, #15
 800730a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800730e:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8007312:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8007314:	f022 020f 	bic.w	r2, r2, #15
 8007318:	430a      	orrs	r2, r1
 800731a:	641a      	str	r2, [r3, #64]	; 0x40
   	 
            	         
                                          

/*        PORT Macro definitions for IOCR_OE, IOCR_PCR & HWSEL_HW     */                                      
  WR_REG(PORT0->IOCR4, 0xb800U, PORT_IOCR_PC1_PCR_Pos, 0x12U);                /*P0.5 : PORT0_IOCR4_PC5_PCR and PORT0_IOCR4_PC5_OE */					   
 800731c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007320:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8007324:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8007328:	f6c4 0202 	movt	r2, #18434	; 0x4802
 800732c:	6952      	ldr	r2, [r2, #20]
 800732e:	f422 4238 	bic.w	r2, r2, #47104	; 0xb800
 8007332:	f442 4210 	orr.w	r2, r2, #36864	; 0x9000
 8007336:	615a      	str	r2, [r3, #20]
					                         
  WR_REG(PORT1->IOCR0, PORT_IOCR_PC0_OE_Msk, PORT_IOCR_PC0_OE_Pos, PORT_IOCR_OE1);                /*    P1.0 : PORT1_IOCR0_PC0_OE */					   
 8007338:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 800733c:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8007340:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 8007344:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8007348:	6912      	ldr	r2, [r2, #16]
 800734a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800734e:	611a      	str	r2, [r3, #16]
					                         
  WR_REG(PORT1->IOCR0, PORT_IOCR_PC1_OE_Msk, PORT_IOCR_PC1_OE_Pos, PORT_IOCR_OE1);                /*    P1.1 : PORT1_IOCR0_PC1_OE */					   
 8007350:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 8007354:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8007358:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 800735c:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8007360:	6912      	ldr	r2, [r2, #16]
 8007362:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007366:	611a      	str	r2, [r3, #16]
					                         
  WR_REG(PORT5->IOCR0, 0xb8U, PORT_IOCR_PC0_PCR_Pos, 0x11U);                /*P5.0 : PORT5_IOCR0_PC0_PCR and PORT5_IOCR0_PC0_OE */					   
 8007368:	f44f 4305 	mov.w	r3, #34048	; 0x8500
 800736c:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8007370:	f44f 4205 	mov.w	r2, #34048	; 0x8500
 8007374:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8007378:	6912      	ldr	r2, [r2, #16]
 800737a:	f022 02b8 	bic.w	r2, r2, #184	; 0xb8
 800737e:	f042 0288 	orr.w	r2, r2, #136	; 0x88
 8007382:	611a      	str	r2, [r3, #16]
					                         
  WR_REG(PORT5->IOCR0, 0xb80000U, PORT_IOCR_PC2_PCR_Pos, 0x11U);                /*P5.2 : PORT5_IOCR0_PC2_PCR and PORT5_IOCR0_PC2_OE */					   
 8007384:	f44f 4305 	mov.w	r3, #34048	; 0x8500
 8007388:	f6c4 0302 	movt	r3, #18434	; 0x4802
 800738c:	f44f 4205 	mov.w	r2, #34048	; 0x8500
 8007390:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8007394:	6912      	ldr	r2, [r2, #16]
 8007396:	f422 0238 	bic.w	r2, r2, #12058624	; 0xb80000
 800739a:	f442 0208 	orr.w	r2, r2, #8912896	; 0x880000
 800739e:	611a      	str	r2, [r3, #16]
					                         
  WR_REG(PORT5->IOCR4, PORT_IOCR_PC3_OE_Msk, PORT_IOCR_PC3_OE_Pos, PORT_IOCR_OE1);                /*    P5.7 : PORT5_IOCR4_PC7_OE */					   
 80073a0:	f44f 4305 	mov.w	r3, #34048	; 0x8500
 80073a4:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80073a8:	f44f 4205 	mov.w	r2, #34048	; 0x8500
 80073ac:	f6c4 0202 	movt	r2, #18434	; 0x4802
 80073b0:	6952      	ldr	r2, [r2, #20]
 80073b2:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80073b6:	615a      	str	r2, [r3, #20]
					      
}
 80073b8:	f107 071c 	add.w	r7, r7, #28
 80073bc:	46bd      	mov	sp, r7
 80073be:	bc80      	pop	{r7}
 80073c0:	4770      	bx	lr
 80073c2:	bf00      	nop

080073c4 <DAVE_MUX_PreInit>:
** Description      : This is the Mux configuration                           **
**                                                                            **
*******************************************************************************/
 
void DAVE_MUX_PreInit(void)
{            
 80073c4:	b480      	push	{r7}
 80073c6:	af00      	add	r7, sp, #0

/*        PORT Macro definitions for IOCR_OE, IOCR_PCR & HWSEL_HW     */                   
}
 80073c8:	46bd      	mov	sp, r7
 80073ca:	bc80      	pop	{r7}
 80073cc:	4770      	bx	lr
 80073ce:	bf00      	nop

080073d0 <CLK001_Delay>:
  * @note   -  
  * @param  number of loops
  * @retval None
  */
static void CLK001_Delay(uint32_t time_1)
{
 80073d0:	b480      	push	{r7}
 80073d2:	b085      	sub	sp, #20
 80073d4:	af00      	add	r7, sp, #0
 80073d6:	6078      	str	r0, [r7, #4]
  volatile uint32_t i;
  for(i=0UL; i < time_1;i++)
 80073d8:	f04f 0300 	mov.w	r3, #0
 80073dc:	60fb      	str	r3, [r7, #12]
 80073de:	e007      	b.n	80073f0 <CLK001_Delay+0x20>

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 80073e0:	bf00      	nop
 80073e2:	bf00      	nop
 80073e4:	bf00      	nop
 80073e6:	bf00      	nop
 80073e8:	68fb      	ldr	r3, [r7, #12]
 80073ea:	f103 0301 	add.w	r3, r3, #1
 80073ee:	60fb      	str	r3, [r7, #12]
 80073f0:	68fa      	ldr	r2, [r7, #12]
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	429a      	cmp	r2, r3
 80073f6:	d3f3      	bcc.n	80073e0 <CLK001_Delay+0x10>
  {
    __NOP();__NOP();__NOP();__NOP();
  }
}
 80073f8:	f107 0714 	add.w	r7, r7, #20
 80073fc:	46bd      	mov	sp, r7
 80073fe:	bc80      	pop	{r7}
 8007400:	4770      	bx	lr
 8007402:	bf00      	nop

08007404 <CLK001_SysClk_Valid>:
  * @note   -  
  * @param  None
  * @retval PASS/FAIL
  */
static uint32_t CLK001_SysClk_Valid(void)
{
 8007404:	b480      	push	{r7}
 8007406:	b083      	sub	sp, #12
 8007408:	af00      	add	r7, sp, #0
  uint32_t MAIN_clock_status = 1UL;
 800740a:	f04f 0301 	mov.w	r3, #1
 800740e:	607b      	str	r3, [r7, #4]

  /* check if PLL is switched on */
  if((SCU_PLL->PLLCON0 & (SCU_PLL_PLLCON0_VCOPWD_Msk | 
 8007410:	f244 7310 	movw	r3, #18192	; 0x4710
 8007414:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8007418:	685a      	ldr	r2, [r3, #4]
 800741a:	f04f 0302 	mov.w	r3, #2
 800741e:	f2c0 0301 	movt	r3, #1
 8007422:	4013      	ands	r3, r2
 8007424:	2b00      	cmp	r3, #0
 8007426:	d002      	beq.n	800742e <CLK001_SysClk_Valid+0x2a>
      SCU_PLL_PLLCON0_PLLPWD_Msk))!= 0UL)
  {
    MAIN_clock_status=0UL;
 8007428:	f04f 0300 	mov.w	r3, #0
 800742c:	607b      	str	r3, [r7, #4]
  }
  return(MAIN_clock_status);
 800742e:	687b      	ldr	r3, [r7, #4]
}
 8007430:	4618      	mov	r0, r3
 8007432:	f107 070c 	add.w	r7, r7, #12
 8007436:	46bd      	mov	sp, r7
 8007438:	bc80      	pop	{r7}
 800743a:	4770      	bx	lr

0800743c <CLK001_BackupClkTrim>:

static void CLK001_BackupClkTrim (void)
{
 800743c:	b580      	push	{r7, lr}
 800743e:	af00      	add	r7, sp, #0
  #if ((CLK001_TRIM_OPTION == CLK001_CLOCK_TRIM_AUTOMATIC) && \
       (CLK001_STANDBY_CLOCK == CLK001_HIB_CLOCK_FOSI))
  {
    /* check if HIB Domain enabled  */
    if((SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) == 0UL)
 8007440:	f44f 4384 	mov.w	r3, #16896	; 0x4200
 8007444:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	f003 0301 	and.w	r3, r3, #1
 800744e:	2b00      	cmp	r3, #0
 8007450:	d10b      	bne.n	800746a <CLK001_BackupClkTrim+0x2e>
    {
      /*enable Hibernate domain*/
      SCU_POWER->PWRSET |= (uint32_t)SCU_POWER_PWRSET_HIB_Msk;
 8007452:	f44f 4384 	mov.w	r3, #16896	; 0x4200
 8007456:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800745a:	f44f 4284 	mov.w	r2, #16896	; 0x4200
 800745e:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8007462:	6852      	ldr	r2, [r2, #4]
 8007464:	f042 0201 	orr.w	r2, r2, #1
 8007468:	605a      	str	r2, [r3, #4]
    }

    /* check if HIB Domain is not in reset state  */
    if ((SCU_RESET->RSTSTAT & SCU_RESET_RSTSTAT_HIBRS_Msk) != 0UL)
 800746a:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 800746e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8007472:	681b      	ldr	r3, [r3, #0]
 8007474:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007478:	2b00      	cmp	r3, #0
 800747a:	d00b      	beq.n	8007494 <CLK001_BackupClkTrim+0x58>
    {
	    /*de-assert hibernate reset*/
      SCU_RESET->RSTCLR |= (uint32_t)SCU_RESET_RSTCLR_HIBRS_Msk;
 800747c:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 8007480:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8007484:	f44f 4288 	mov.w	r2, #17408	; 0x4400
 8007488:	f2c5 0200 	movt	r2, #20480	; 0x5000
 800748c:	6892      	ldr	r2, [r2, #8]
 800748e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007492:	609a      	str	r2, [r3, #8]
    }

    SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_FOTR_Msk;
 8007494:	f244 7310 	movw	r3, #18192	; 0x4710
 8007498:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800749c:	f244 7210 	movw	r2, #18192	; 0x4710
 80074a0:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80074a4:	6852      	ldr	r2, [r2, #4]
 80074a6:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 80074aa:	605a      	str	r2, [r3, #4]
    /*insert ~50us delay @ maximum back up clock freq */
    CLK001_Delay(CLK001_DELAY_CNT_50US_50MHZ);
 80074ac:	f04f 0064 	mov.w	r0, #100	; 0x64
 80074b0:	f7ff ff8e 	bl	80073d0 <CLK001_Delay>
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_AOTREN_Msk;
 80074b4:	f244 7310 	movw	r3, #18192	; 0x4710
 80074b8:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80074bc:	f244 7210 	movw	r2, #18192	; 0x4710
 80074c0:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80074c4:	6852      	ldr	r2, [r2, #4]
 80074c6:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 80074ca:	605a      	str	r2, [r3, #4]
  #else /*trimming option is factory trimming*/
  {
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FOTR_Msk;
  }
  #endif /*end of trimming options*/
}
 80074cc:	bd80      	pop	{r7, pc}
 80074ce:	bf00      	nop

080074d0 <CLK001_SetMainPLLClkSrc>:

#if (CLK001_CLOCK_SYS_SRC == CLK001_CLOCK_SRC_PLL)
static uint32_t CLK001_SetMainPLLClkSrc(void)
{
 80074d0:	b580      	push	{r7, lr}
 80074d2:	b082      	sub	sp, #8
 80074d4:	af00      	add	r7, sp, #0
  uint32_t Return_status;
  Return_status = 1UL;
 80074d6:	f04f 0301 	mov.w	r3, #1
 80074da:	607b      	str	r3, [r7, #4]
       (CLK001_PLL_CLOCK_INPUT != CLK001_CLOCK_BACK_UP_CLOCK)))
    uint32_t timeout_count;
  #endif
  
  /* enable PLL first */
  SCU_PLL->PLLCON0 &= (uint32_t)~(SCU_PLL_PLLCON0_VCOPWD_Msk | 
 80074dc:	f244 7310 	movw	r3, #18192	; 0x4710
 80074e0:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80074e4:	f244 7210 	movw	r2, #18192	; 0x4710
 80074e8:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80074ec:	6852      	ldr	r2, [r2, #4]
 80074ee:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80074f2:	f022 0202 	bic.w	r2, r2, #2
 80074f6:	605a      	str	r2, [r3, #4]
  {
    /************************************************************************/
    /*    Use external crystal or digital input for PLL clock input         */
    /************************************************************************/ 
    /* Enable OSC_HP if not already on */
    if ((SCU_OSC->OSCHPCTRL & SCU_OSC_OSCHPCTRL_MODE_Msk) != 
 80074f8:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 80074fc:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8007500:	685b      	ldr	r3, [r3, #4]
 8007502:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8007506:	2b00      	cmp	r3, #0
 8007508:	d054      	beq.n	80075b4 <CLK001_SetMainPLLClkSrc+0xe4>
        ((uint32_t)CLK001_OSC_HP_MODE << SCU_OSC_OSCHPCTRL_MODE_Pos))
    {
      /*The OSC HP mode is guaranteed to  be = 11b at this point
       * so we can just clear the bit(s) as per the selected mode
       */
      SCU_OSC->OSCHPCTRL &= (((uint32_t)(~SCU_OSC_OSCHPCTRL_MODE_Msk)) | 
 800750a:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 800750e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8007512:	f44f 428e 	mov.w	r2, #18176	; 0x4700
 8007516:	f2c5 0200 	movt	r2, #20480	; 0x5000
 800751a:	6852      	ldr	r2, [r2, #4]
 800751c:	f022 0230 	bic.w	r2, r2, #48	; 0x30
 8007520:	605a      	str	r2, [r3, #4]
           ((uint32_t)CLK001_OSC_HP_MODE << SCU_OSC_OSCHPCTRL_MODE_Pos));

      /* setup OSC WDG divider - at this point the bitfield would be 0
         hence we can OR with the desired value*/
      SCU_OSC->OSCHPCTRL |= ((uint32_t)((CLK001_CLOCK_CRYSTAL_FREQUENCY /
 8007522:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 8007526:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800752a:	f44f 428e 	mov.w	r2, #18176	; 0x4700
 800752e:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8007532:	6852      	ldr	r2, [r2, #4]
 8007534:	f442 3240 	orr.w	r2, r2, #196608	; 0x30000
 8007538:	605a      	str	r2, [r3, #4]
                     CLK001_SOSCWDG_FREF)-1UL) << SCU_OSC_OSCHPCTRL_OSCVAL_Pos);
      /* select external OSC as PLL input */
      SCU_PLL->PLLCON2 &= (uint32_t)~SCU_PLL_PLLCON2_PINSEL_Msk;
 800753a:	f244 7310 	movw	r3, #18192	; 0x4710
 800753e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8007542:	f244 7210 	movw	r2, #18192	; 0x4710
 8007546:	f2c5 0200 	movt	r2, #20480	; 0x5000
 800754a:	68d2      	ldr	r2, [r2, #12]
 800754c:	f022 0201 	bic.w	r2, r2, #1
 8007550:	60da      	str	r2, [r3, #12]
      /* restart OSC Watchdog */
      SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_OSCRES_Msk;
 8007552:	f244 7310 	movw	r3, #18192	; 0x4710
 8007556:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800755a:	f244 7210 	movw	r2, #18192	; 0x4710
 800755e:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8007562:	6852      	ldr	r2, [r2, #4]
 8007564:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8007568:	605a      	str	r2, [r3, #4]

      /* approximate loop count for 150ms @ max untrimmed Backup clock freq*/
      timeout_count = CLK001_LOOP_CNT_150MS; 
 800756a:	f244 6350 	movw	r3, #18000	; 0x4650
 800756e:	603b      	str	r3, [r7, #0]
      do 
      {
        /* time out after ~150ms  */
        CLK001_Delay(CLK001_DELAY_CNT_8US_50MHZ);
 8007570:	f04f 000a 	mov.w	r0, #10
 8007574:	f7ff ff2c 	bl	80073d0 <CLK001_Delay>
        timeout_count--;
 8007578:	683b      	ldr	r3, [r7, #0]
 800757a:	f103 33ff 	add.w	r3, r3, #4294967295
 800757e:	603b      	str	r3, [r7, #0]
      }while((((SCU_PLL->PLLSTAT) & CLK001_PLLSTAT_OSC_USABLE_MASK) != 
 8007580:	f244 7310 	movw	r3, #18192	; 0x4710
 8007584:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	f403 7360 	and.w	r3, r3, #896	; 0x380
                CLK001_PLLSTAT_OSC_USABLE_MASK) && (timeout_count !=0UL));
 800758e:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 8007592:	d002      	beq.n	800759a <CLK001_SetMainPLLClkSrc+0xca>
 8007594:	683b      	ldr	r3, [r7, #0]
 8007596:	2b00      	cmp	r3, #0
 8007598:	d1ea      	bne.n	8007570 <CLK001_SetMainPLLClkSrc+0xa0>

      if (((SCU_PLL->PLLSTAT) & CLK001_PLLSTAT_OSC_USABLE_MASK) != 
 800759a:	f244 7310 	movw	r3, #18192	; 0x4710
 800759e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	f403 7360 	and.w	r3, r3, #896	; 0x380
 80075a8:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 80075ac:	d002      	beq.n	80075b4 <CLK001_SetMainPLLClkSrc+0xe4>
            CLK001_PLLSTAT_OSC_USABLE_MASK)
      {
        /* Return Error */
      	Return_status = 0UL;
 80075ae:	f04f 0300 	mov.w	r3, #0
 80075b2:	607b      	str	r3, [r7, #4]
    /*select Backup Clock as input to PLL*/
    SCU_PLL->PLLCON2 |= (uint32_t)SCU_PLL_PLLCON2_PINSEL_Msk;
  }
  #endif /*end of PLL clock source check */

  return Return_status;
 80075b4:	687b      	ldr	r3, [r7, #4]
}
 80075b6:	4618      	mov	r0, r3
 80075b8:	f107 0708 	add.w	r7, r7, #8
 80075bc:	46bd      	mov	sp, r7
 80075be:	bd80      	pop	{r7, pc}

080075c0 <CLK001_ConfigMainPLL>:

static uint32_t CLK001_ConfigMainPLL (void)
{
 80075c0:	b580      	push	{r7, lr}
 80075c2:	b082      	sub	sp, #8
 80075c4:	af00      	add	r7, sp, #0
  uint32_t Return_status;
  Return_status = 1UL;
 80075c6:	f04f 0301 	mov.w	r3, #1
 80075ca:	607b      	str	r3, [r7, #4]
  /*   Setup and lock the main PLL (PLL is in normal mode)                  */
  /**************************************************************************/
  #if ((CLK001_CLOCK_SYS_SRC == CLK001_CLOCK_SRC_PLL) && \
       (CLK001_CLOCK_PLL_MODE == CLK001_CLOCK_PLL_NORMAL))
  {
    if ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)!= 
 80075cc:	f244 7310 	movw	r3, #18192	; 0x4710
 80075d0:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	f003 0304 	and.w	r3, r3, #4
 80075da:	2b00      	cmp	r3, #0
 80075dc:	f040 8097 	bne.w	800770e <CLK001_ConfigMainPLL+0x14e>
      /* System is still running from Backup clock */ 
      /*Calculation for stepping*/
      #if((CLK001_PLL_CLOCK_INPUT == CLK001_CLOCK_CRYSTAL)||\
          (CLK001_PLL_CLOCK_INPUT == CLK001_CLOCK_EXT_CLOCK))
      {
        VCO = (CLK001_CLOCK_CRYSTAL_FREQUENCY/ 
 80075e0:	f240 0360 	movw	r3, #96	; 0x60
 80075e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80075e8:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 80075ec:	f6c1 429c 	movt	r2, #7324	; 0x1c9c
 80075f0:	601a      	str	r2, [r3, #0]
      {
        VCO = (CLK001_CLOCK_BACK_UP/(CLK001_PLL_PDIV+1UL))*(CLK001_PLL_NDIV+1UL);
      }
      #endif /*End of PLL clock source check in normal mode*/

      stepping_K2DIV = (VCO/CLK001_PLL_FREQ_STEP1)-1UL;
 80075f2:	f240 0360 	movw	r3, #96	; 0x60
 80075f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80075fa:	681a      	ldr	r2, [r3, #0]
 80075fc:	f649 7381 	movw	r3, #40833	; 0x9f81
 8007600:	f2c1 635e 	movt	r3, #5726	; 0x165e
 8007604:	fba3 1302 	umull	r1, r3, r3, r2
 8007608:	ea4f 5353 	mov.w	r3, r3, lsr #21
 800760c:	f103 32ff 	add.w	r2, r3, #4294967295
 8007610:	f240 0364 	movw	r3, #100	; 0x64
 8007614:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8007618:	601a      	str	r2, [r3, #0]
           
      /* Go to bypass the Main PLL */
      SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_VCOBYP_Msk;
 800761a:	f244 7310 	movw	r3, #18192	; 0x4710
 800761e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8007622:	f244 7210 	movw	r2, #18192	; 0x4710
 8007626:	f2c5 0200 	movt	r2, #20480	; 0x5000
 800762a:	6852      	ldr	r2, [r2, #4]
 800762c:	f042 0201 	orr.w	r2, r2, #1
 8007630:	605a      	str	r2, [r3, #4]
      /* disconnect Oscillator from PLL */
      SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FINDIS_Msk;
 8007632:	f244 7310 	movw	r3, #18192	; 0x4710
 8007636:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800763a:	f244 7210 	movw	r2, #18192	; 0x4710
 800763e:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8007642:	6852      	ldr	r2, [r2, #4]
 8007644:	f042 0210 	orr.w	r2, r2, #16
 8007648:	605a      	str	r2, [r3, #4]
      /* Setup divider settings for main PLL */
      SCU_PLL->PLLCON1 =(((uint32_t)CLK001_PLL_K1DIV) | 
 800764a:	f244 7310 	movw	r3, #18192	; 0x4710
 800764e:	f2c5 0300 	movt	r3, #20480	; 0x5000
               ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos) | 
               ((uint32_t)stepping_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos) | 
 8007652:	f240 0264 	movw	r2, #100	; 0x64
 8007656:	f2c2 0200 	movt	r2, #8192	; 0x2000
 800765a:	6812      	ldr	r2, [r2, #0]
 800765c:	ea4f 4202 	mov.w	r2, r2, lsl #16
 8007660:	f442 521c 	orr.w	r2, r2, #9984	; 0x2700
      /* Go to bypass the Main PLL */
      SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_VCOBYP_Msk;
      /* disconnect Oscillator from PLL */
      SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FINDIS_Msk;
      /* Setup divider settings for main PLL */
      SCU_PLL->PLLCON1 =(((uint32_t)CLK001_PLL_K1DIV) | 
 8007664:	609a      	str	r2, [r3, #8]
               ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos) | 
               ((uint32_t)stepping_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos) | 
               ((uint32_t)CLK001_PLL_PDIV<<SCU_PLL_PLLCON1_PDIV_Pos));
      /* Set OSCDISCDIS */
      SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 8007666:	f244 7310 	movw	r3, #18192	; 0x4710
 800766a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800766e:	f244 7210 	movw	r2, #18192	; 0x4710
 8007672:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8007676:	6852      	ldr	r2, [r2, #4]
 8007678:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800767c:	605a      	str	r2, [r3, #4]
      /* connect Oscillator to PLL */
      SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_FINDIS_Msk;
 800767e:	f244 7310 	movw	r3, #18192	; 0x4710
 8007682:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8007686:	f244 7210 	movw	r2, #18192	; 0x4710
 800768a:	f2c5 0200 	movt	r2, #20480	; 0x5000
 800768e:	6852      	ldr	r2, [r2, #4]
 8007690:	f022 0210 	bic.w	r2, r2, #16
 8007694:	605a      	str	r2, [r3, #4]
      /* restart PLL Lock detection */
      SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_RESLD_Msk;
 8007696:	f244 7310 	movw	r3, #18192	; 0x4710
 800769a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800769e:	f244 7210 	movw	r2, #18192	; 0x4710
 80076a2:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80076a6:	6852      	ldr	r2, [r2, #4]
 80076a8:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 80076ac:	605a      	str	r2, [r3, #4]
      /* wait for PLL Lock */
      /* Timeout for wait loop ~150ms */
      /*approximate loop count for 150ms @ Backup Clock freq*/
      timeout_count = CLK001_LOOP_CNT_150MS;
 80076ae:	f244 6350 	movw	r3, #18000	; 0x4650
 80076b2:	603b      	str	r3, [r7, #0]
      do
      {
        CLK001_Delay(CLK001_DELAY_CNT_8US_50MHZ);  /*~8us Delay*/
 80076b4:	f04f 000a 	mov.w	r0, #10
 80076b8:	f7ff fe8a 	bl	80073d0 <CLK001_Delay>
        timeout_count--;
 80076bc:	683b      	ldr	r3, [r7, #0]
 80076be:	f103 33ff 	add.w	r3, r3, #4294967295
 80076c2:	603b      	str	r3, [r7, #0]
      } while (((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)!= 
 80076c4:	f244 7310 	movw	r3, #18192	; 0x4710
 80076c8:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80076cc:	681b      	ldr	r3, [r3, #0]
 80076ce:	f003 0304 	and.w	r3, r3, #4
		             SCU_PLL_PLLSTAT_VCOLOCK_Msk)&& (timeout_count !=0UL));
 80076d2:	2b00      	cmp	r3, #0
 80076d4:	d102      	bne.n	80076dc <CLK001_ConfigMainPLL+0x11c>
 80076d6:	683b      	ldr	r3, [r7, #0]
 80076d8:	2b00      	cmp	r3, #0
 80076da:	d1eb      	bne.n	80076b4 <CLK001_ConfigMainPLL+0xf4>

      if ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)== 
 80076dc:	f244 7310 	movw	r3, #18192	; 0x4710
 80076e0:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80076e4:	681b      	ldr	r3, [r3, #0]
 80076e6:	f003 0304 	and.w	r3, r3, #4
 80076ea:	2b00      	cmp	r3, #0
 80076ec:	d00c      	beq.n	8007708 <CLK001_ConfigMainPLL+0x148>
           SCU_PLL_PLLSTAT_VCOLOCK_Msk)
      {
        /* Disable bypass- put PLL clock back */
        SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_VCOBYP_Msk;
 80076ee:	f244 7310 	movw	r3, #18192	; 0x4710
 80076f2:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80076f6:	f244 7210 	movw	r2, #18192	; 0x4710
 80076fa:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80076fe:	6852      	ldr	r2, [r2, #4]
 8007700:	f022 0201 	bic.w	r2, r2, #1
 8007704:	605a      	str	r2, [r3, #4]
 8007706:	e002      	b.n	800770e <CLK001_ConfigMainPLL+0x14e>
      }
      else
      {
        Return_status =0UL;
 8007708:	f04f 0300 	mov.w	r3, #0
 800770c:	607b      	str	r3, [r7, #4]
    /* Setup K1 divider for main PLL */
    SCU_PLL->PLLCON1 = CLK001_PLL_K1DIV;
  }
  #endif /*end of Prescaler mode settings*/

  return Return_status;
 800770e:	687b      	ldr	r3, [r7, #4]
}
 8007710:	4618      	mov	r0, r3
 8007712:	f107 0708 	add.w	r7, r7, #8
 8007716:	46bd      	mov	sp, r7
 8007718:	bd80      	pop	{r7, pc}
 800771a:	bf00      	nop

0800771c <CLK001_FreqStepupMainPLL>:

static uint32_t CLK001_FreqStepupMainPLL(void)
{
 800771c:	b580      	push	{r7, lr}
 800771e:	b082      	sub	sp, #8
 8007720:	af00      	add	r7, sp, #0
  uint32_t Return_status;
  Return_status = 1UL;
 8007722:	f04f 0301 	mov.w	r3, #1
 8007726:	607b      	str	r3, [r7, #4]
	/***************************************************************************/
	#if ((CLK001_CLOCK_SYS_SRC == CLK001_CLOCK_SRC_PLL) && \
	     (CLK001_CLOCK_PLL_MODE == CLK001_CLOCK_PLL_NORMAL))
	{
	  /* Reset OSCDISCDIS */
	  SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 8007728:	f244 7310 	movw	r3, #18192	; 0x4710
 800772c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8007730:	f244 7210 	movw	r2, #18192	; 0x4710
 8007734:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8007738:	6852      	ldr	r2, [r2, #4]
 800773a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800773e:	605a      	str	r2, [r3, #4]

    #if((CLK001_PLL_CLOCK_INPUT == CLK001_CLOCK_CRYSTAL)|| \
        (CLK001_PLL_CLOCK_INPUT == CLK001_CLOCK_EXT_CLOCK))
    {
      VCO = (CLK001_CLOCK_CRYSTAL_FREQUENCY/ 
 8007740:	f240 0360 	movw	r3, #96	; 0x60
 8007744:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8007748:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 800774c:	f6c1 429c 	movt	r2, #7324	; 0x1c9c
 8007750:	601a      	str	r2, [r3, #0]
	  #if (CLK001_CLOCK_FSYS > CLK001_PLL_FREQ_STEP2)
	  {
	    /*********************************************************/
	    /* Delay for next K2 step ~50µs */
	    /*********************************************************/
	    CLK001_Delay(CLK001_DELAY_CNT_50US_50MHZ); /*~50us Backup clock*/
 8007752:	f04f 0064 	mov.w	r0, #100	; 0x64
 8007756:	f7ff fe3b 	bl	80073d0 <CLK001_Delay>

	    /*calculation for stepping*/
	    stepping_K2DIV = (VCO/CLK001_PLL_FREQ_STEP2)-1UL;
 800775a:	f240 0360 	movw	r3, #96	; 0x60
 800775e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	ea4f 2213 	mov.w	r2, r3, lsr #8
 8007768:	f245 43c7 	movw	r3, #21703	; 0x54c7
 800776c:	f2c0 131e 	movt	r3, #286	; 0x11e
 8007770:	fba3 1302 	umull	r1, r3, r3, r2
 8007774:	ea4f 2393 	mov.w	r3, r3, lsr #10
 8007778:	f103 32ff 	add.w	r2, r3, #4294967295
 800777c:	f240 0364 	movw	r3, #100	; 0x64
 8007780:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8007784:	601a      	str	r2, [r3, #0]

	    /*Setup divider settings for main PLL */
	    SCU_PLL->PLLCON1 =(((uint32_t)CLK001_PLL_K1DIV) | 
 8007786:	f244 7310 	movw	r3, #18192	; 0x4710
 800778a:	f2c5 0300 	movt	r3, #20480	; 0x5000
	               ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos)|
	               ((uint32_t)stepping_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos)|
 800778e:	f240 0264 	movw	r2, #100	; 0x64
 8007792:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8007796:	6812      	ldr	r2, [r2, #0]
 8007798:	ea4f 4202 	mov.w	r2, r2, lsl #16
 800779c:	f442 521c 	orr.w	r2, r2, #9984	; 0x2700

	    /*calculation for stepping*/
	    stepping_K2DIV = (VCO/CLK001_PLL_FREQ_STEP2)-1UL;

	    /*Setup divider settings for main PLL */
	    SCU_PLL->PLLCON1 =(((uint32_t)CLK001_PLL_K1DIV) | 
 80077a0:	609a      	str	r2, [r3, #8]
	  #if (CLK001_CLOCK_FSYS > CLK001_PLL_FREQ_STEP3)
	  {
	    /*********************************************************/
	    /* Delay for next K2 step ~50us */
	    /*********************************************************/
	    CLK001_Delay(CLK001_DELAY_CNT_50US_50MHZ); /*~50?s @ 60MHz clock*/
 80077a2:	f04f 0064 	mov.w	r0, #100	; 0x64
 80077a6:	f7ff fe13 	bl	80073d0 <CLK001_Delay>

	    /* calculation for stepping*/
	    stepping_K2DIV = (VCO/CLK001_PLL_FREQ_STEP3)-1UL;
 80077aa:	f240 0360 	movw	r3, #96	; 0x60
 80077ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	ea4f 12d3 	mov.w	r2, r3, lsr #7
 80077b8:	f24e 332f 	movw	r3, #58159	; 0xe32f
 80077bc:	f2c0 03be 	movt	r3, #190	; 0xbe
 80077c0:	fba3 1302 	umull	r1, r3, r3, r2
 80077c4:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80077c8:	f103 32ff 	add.w	r2, r3, #4294967295
 80077cc:	f240 0364 	movw	r3, #100	; 0x64
 80077d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80077d4:	601a      	str	r2, [r3, #0]

	    /* Setup Divider settings for main PLL */

	    SCU_PLL->PLLCON1 = (((uint32_t)CLK001_PLL_K1DIV) | 
 80077d6:	f244 7310 	movw	r3, #18192	; 0x4710
 80077da:	f2c5 0300 	movt	r3, #20480	; 0x5000
	               ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos)|
	               ((uint32_t)stepping_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos)| 
 80077de:	f240 0264 	movw	r2, #100	; 0x64
 80077e2:	f2c2 0200 	movt	r2, #8192	; 0x2000
 80077e6:	6812      	ldr	r2, [r2, #0]
 80077e8:	ea4f 4202 	mov.w	r2, r2, lsl #16
 80077ec:	f442 521c 	orr.w	r2, r2, #9984	; 0x2700
	    /* calculation for stepping*/
	    stepping_K2DIV = (VCO/CLK001_PLL_FREQ_STEP3)-1UL;

	    /* Setup Divider settings for main PLL */

	    SCU_PLL->PLLCON1 = (((uint32_t)CLK001_PLL_K1DIV) | 
 80077f0:	609a      	str	r2, [r3, #8]
	  #endif /*end of check if PLL target frequency is more than 90 MHz*/

	  /*********************************************************/
	  /* Delay for next K2 step ~50µs */
	  /*********************************************************/
    CLK001_Delay(CLK001_DELAY_CNT_50US_90MHZ); /*~50us @ 90 MHz clock*/
 80077f2:	f04f 0096 	mov.w	r0, #150	; 0x96
 80077f6:	f7ff fdeb 	bl	80073d0 <CLK001_Delay>

    /* Setup Divider settings for main PLL */
	  SCU_PLL->PLLCON1 = (((uint32_t)CLK001_PLL_K1DIV) | 
 80077fa:	f244 7310 	movw	r3, #18192	; 0x4710
 80077fe:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8007802:	f44f 521c 	mov.w	r2, #9984	; 0x2700
 8007806:	f2c0 0203 	movt	r2, #3
 800780a:	609a      	str	r2, [r3, #8]
	            ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos)  | 
	            ((uint32_t)CLK001_PLL_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos)| 
	            ((uint32_t)CLK001_PLL_PDIV<<SCU_PLL_PLLCON1_PDIV_Pos));

	  if((((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk)>>SCU_PLL_PLLCON1_PDIV_Pos) != CLK001_PLL_PDIV) || \
 800780c:	f244 7310 	movw	r3, #18192	; 0x4710
 8007810:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8007814:	689b      	ldr	r3, [r3, #8]
 8007816:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
 800781a:	ea4f 6313 	mov.w	r3, r3, lsr #24
 800781e:	2b00      	cmp	r3, #0
 8007820:	d11e      	bne.n	8007860 <CLK001_FreqStepupMainPLL+0x144>
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk)>>SCU_PLL_PLLCON1_NDIV_Pos) != CLK001_PLL_NDIV) || \
 8007822:	f244 7310 	movw	r3, #18192	; 0x4710
 8007826:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800782a:	689b      	ldr	r3, [r3, #8]
 800782c:	f403 43fe 	and.w	r3, r3, #32512	; 0x7f00
 8007830:	ea4f 2313 	mov.w	r3, r3, lsr #8
	  SCU_PLL->PLLCON1 = (((uint32_t)CLK001_PLL_K1DIV) | 
	            ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos)  | 
	            ((uint32_t)CLK001_PLL_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos)| 
	            ((uint32_t)CLK001_PLL_PDIV<<SCU_PLL_PLLCON1_PDIV_Pos));

	  if((((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk)>>SCU_PLL_PLLCON1_PDIV_Pos) != CLK001_PLL_PDIV) || \
 8007834:	2b27      	cmp	r3, #39	; 0x27
 8007836:	d113      	bne.n	8007860 <CLK001_FreqStepupMainPLL+0x144>
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk)>>SCU_PLL_PLLCON1_NDIV_Pos) != CLK001_PLL_NDIV) || \
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K1DIV_Msk)>>SCU_PLL_PLLCON1_K1DIV_Pos) != CLK001_PLL_K1DIV) || \
 8007838:	f244 7310 	movw	r3, #18192	; 0x4710
 800783c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8007840:	689b      	ldr	r3, [r3, #8]
 8007842:	f003 037f 	and.w	r3, r3, #127	; 0x7f
	            ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos)  | 
	            ((uint32_t)CLK001_PLL_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos)| 
	            ((uint32_t)CLK001_PLL_PDIV<<SCU_PLL_PLLCON1_PDIV_Pos));

	  if((((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk)>>SCU_PLL_PLLCON1_PDIV_Pos) != CLK001_PLL_PDIV) || \
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk)>>SCU_PLL_PLLCON1_NDIV_Pos) != CLK001_PLL_NDIV) || \
 8007846:	2b00      	cmp	r3, #0
 8007848:	d10a      	bne.n	8007860 <CLK001_FreqStepupMainPLL+0x144>
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K1DIV_Msk)>>SCU_PLL_PLLCON1_K1DIV_Pos) != CLK001_PLL_K1DIV) || \
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K2DIV_Msk)>>SCU_PLL_PLLCON1_K2DIV_Pos) != CLK001_PLL_K2DIV))
 800784a:	f244 7310 	movw	r3, #18192	; 0x4710
 800784e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8007852:	689b      	ldr	r3, [r3, #8]
 8007854:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8007858:	ea4f 4313 	mov.w	r3, r3, lsr #16
	            ((uint32_t)CLK001_PLL_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos)| 
	            ((uint32_t)CLK001_PLL_PDIV<<SCU_PLL_PLLCON1_PDIV_Pos));

	  if((((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk)>>SCU_PLL_PLLCON1_PDIV_Pos) != CLK001_PLL_PDIV) || \
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk)>>SCU_PLL_PLLCON1_NDIV_Pos) != CLK001_PLL_NDIV) || \
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K1DIV_Msk)>>SCU_PLL_PLLCON1_K1DIV_Pos) != CLK001_PLL_K1DIV) || \
 800785c:	2b03      	cmp	r3, #3
 800785e:	d002      	beq.n	8007866 <CLK001_FreqStepupMainPLL+0x14a>
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K2DIV_Msk)>>SCU_PLL_PLLCON1_K2DIV_Pos) != CLK001_PLL_K2DIV))
	  {
	    Return_status =0U;
 8007860:	f04f 0300 	mov.w	r3, #0
 8007864:	607b      	str	r3, [r7, #4]
	  }

	  /* clear request for System OCS Watchdog Trap and System VCO Lock Trap  */
	  SCU_TRAP->TRAPCLR = SCU_TRAP_TRAPCLR_SOSCWDGT_Msk |
 8007866:	f244 1360 	movw	r3, #16736	; 0x4160
 800786a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800786e:	f04f 0205 	mov.w	r2, #5
 8007872:	60da      	str	r2, [r3, #12]
	                      SCU_TRAP_TRAPCLR_SVCOLCKT_Msk;
	}/*end PLL frequency stepping...*/
	#endif /*end of PLL frequency stepping in case of PLL normal mode*/

  return Return_status;
 8007874:	687b      	ldr	r3, [r7, #4]
}
 8007876:	4618      	mov	r0, r3
 8007878:	f107 0708 	add.w	r7, r7, #8
 800787c:	46bd      	mov	sp, r7
 800787e:	bd80      	pop	{r7, pc}

08007880 <CLK001_SysClk_Init>:
  * @note   -  
  * @param  None
  * @retval PASS/FAIL
  */
static uint32_t CLK001_SysClk_Init(void)
{
 8007880:	b580      	push	{r7, lr}
 8007882:	b082      	sub	sp, #8
 8007884:	af00      	add	r7, sp, #0
	uint32_t Return_status = 1UL;
 8007886:	f04f 0301 	mov.w	r3, #1
 800788a:	607b      	str	r3, [r7, #4]

  /*Back up clock trimming*/
  CLK001_BackupClkTrim();
 800788c:	f7ff fdd6 	bl	800743c <CLK001_BackupClkTrim>

  /*insert ~50us delay @ maximum back up clock freq after trimming is enabled*/
  CLK001_Delay(CLK001_DELAY_CNT_50US_50MHZ);
 8007890:	f04f 0064 	mov.w	r0, #100	; 0x64
 8007894:	f7ff fd9c 	bl	80073d0 <CLK001_Delay>
  /*system clock = PLL */
  #else/*(CLK001_CLOCK_SYS_SRC == CLK001_CLOCK_SRC_PLL)*/
  {
	/* Select PLL Clock source: External Crystal Oscillator or External Digital
	 Clock Backup Clock */
	Return_status = CLK001_SetMainPLLClkSrc();
 8007898:	f7ff fe1a 	bl	80074d0 <CLK001_SetMainPLLClkSrc>
 800789c:	6078      	str	r0, [r7, #4]
	/* Configure a PLL clock */
	Return_status = CLK001_ConfigMainPLL();
 800789e:	f7ff fe8f 	bl	80075c0 <CLK001_ConfigMainPLL>
 80078a2:	6078      	str	r0, [r7, #4]

	/* Switch system clock to PLL */
    SCU_CLK->SYSCLKCR |=  (CLK001_CLOCK_SRC_PLL << SCU_CLK_SYSCLKCR_SYSSEL_Pos);
 80078a4:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 80078a8:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80078ac:	f44f 428c 	mov.w	r2, #17920	; 0x4600
 80078b0:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80078b4:	68d2      	ldr	r2, [r2, #12]
 80078b6:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80078ba:	60da      	str	r2, [r3, #12]
    #endif
  #endif

#if (CLK001_CLOCK_SYS_SRC == CLK001_CLOCK_SRC_PLL)
	  /* PLL frequency stepping...*/
  Return_status = CLK001_FreqStepupMainPLL();
 80078bc:	f7ff ff2e 	bl	800771c <CLK001_FreqStepupMainPLL>
 80078c0:	6078      	str	r0, [r7, #4]
#endif

  /*return success*/
  return Return_status;
 80078c2:	687b      	ldr	r3, [r7, #4]
}
 80078c4:	4618      	mov	r0, r3
 80078c6:	f107 0708 	add.w	r7, r7, #8
 80078ca:	46bd      	mov	sp, r7
 80078cc:	bd80      	pop	{r7, pc}
 80078ce:	bf00      	nop

080078d0 <CLK001_Init>:
  * @note   -  
  * @param  None
  * @retval None
  */
void CLK001_Init(void)
{
 80078d0:	b580      	push	{r7, lr}
 80078d2:	b082      	sub	sp, #8
 80078d4:	af00      	add	r7, sp, #0
  uint32_t SysClkinitialized;
  SysClkinitialized = 0UL; /* Default Value */
 80078d6:	f04f 0300 	mov.w	r3, #0
 80078da:	607b      	str	r3, [r7, #4]
  /*  Function to check the clock status based on UI configuration */
  if(CLK001_SysClk_Valid() == 0UL)
 80078dc:	f7ff fd92 	bl	8007404 <CLK001_SysClk_Valid>
 80078e0:	4603      	mov	r3, r0
 80078e2:	2b00      	cmp	r3, #0
 80078e4:	d105      	bne.n	80078f2 <CLK001_Init+0x22>
  {   
    /*  Function to initialize the System Clock based on UI configuration */
	  SysClkinitialized |= CLK001_SysClk_Init();
 80078e6:	f7ff ffcb 	bl	8007880 <CLK001_SysClk_Init>
 80078ea:	4603      	mov	r3, r0
 80078ec:	687a      	ldr	r2, [r7, #4]
 80078ee:	4313      	orrs	r3, r2
 80078f0:	607b      	str	r3, [r7, #4]
    /*  Function to initialize the External clock pin */
    CLK001_ExtClk_Init();
  #endif

  /* Update the clock variable */
  SystemCoreClockUpdate();
 80078f2:	f7fc fe3b 	bl	800456c <SystemCoreClockUpdate>
}
 80078f6:	f107 0708 	add.w	r7, r7, #8
 80078fa:	46bd      	mov	sp, r7
 80078fc:	bd80      	pop	{r7, pc}
 80078fe:	bf00      	nop

08007900 <AllowPLLInitByStartup>:
 * loading.
 *
 * Return 0 to disallow CStart from performing clock tree setup.
 */
uint32_t AllowPLLInitByStartup(void)
{
 8007900:	b480      	push	{r7}
 8007902:	af00      	add	r7, sp, #0
	/*
	 * Let the CStart know that there is no more a need to perform clock tree
	 * initialization.
	 */
	return 0UL;
 8007904:	f04f 0300 	mov.w	r3, #0
}
 8007908:	4618      	mov	r0, r3
 800790a:	46bd      	mov	sp, r7
 800790c:	bc80      	pop	{r7}
 800790e:	4770      	bx	lr

08007910 <ceil>:
 8007910:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007914:	f3c1 590a 	ubfx	r9, r1, #20, #11
 8007918:	f2a9 36ff 	subw	r6, r9, #1023	; 0x3ff
 800791c:	2e13      	cmp	r6, #19
 800791e:	4602      	mov	r2, r0
 8007920:	460b      	mov	r3, r1
 8007922:	4604      	mov	r4, r0
 8007924:	460d      	mov	r5, r1
 8007926:	460f      	mov	r7, r1
 8007928:	468a      	mov	sl, r1
 800792a:	4680      	mov	r8, r0
 800792c:	dc27      	bgt.n	800797e <ceil+0x6e>
 800792e:	2e00      	cmp	r6, #0
 8007930:	db59      	blt.n	80079e6 <ceil+0xd6>
 8007932:	f64f 74ff 	movw	r4, #65535	; 0xffff
 8007936:	f2c0 040f 	movt	r4, #15
 800793a:	fa44 f406 	asr.w	r4, r4, r6
 800793e:	ea04 0501 	and.w	r5, r4, r1
 8007942:	4305      	orrs	r5, r0
 8007944:	d017      	beq.n	8007976 <ceil+0x66>
 8007946:	a338      	add	r3, pc, #224	; (adr r3, 8007a28 <ceil+0x118>)
 8007948:	e9d3 2300 	ldrd	r2, r3, [r3]
 800794c:	f000 f8c6 	bl	8007adc <__adddf3>
 8007950:	2200      	movs	r2, #0
 8007952:	2300      	movs	r3, #0
 8007954:	f000 fd04 	bl	8008360 <__aeabi_dcmpgt>
 8007958:	b158      	cbz	r0, 8007972 <ceil+0x62>
 800795a:	2f00      	cmp	r7, #0
 800795c:	dd05      	ble.n	800796a <ceil+0x5a>
 800795e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007962:	fa43 f606 	asr.w	r6, r3, r6
 8007966:	eb07 0a06 	add.w	sl, r7, r6
 800796a:	ea2a 0704 	bic.w	r7, sl, r4
 800796e:	f04f 0800 	mov.w	r8, #0
 8007972:	463b      	mov	r3, r7
 8007974:	4642      	mov	r2, r8
 8007976:	4610      	mov	r0, r2
 8007978:	4619      	mov	r1, r3
 800797a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800797e:	2e33      	cmp	r6, #51	; 0x33
 8007980:	dd07      	ble.n	8007992 <ceil+0x82>
 8007982:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8007986:	d1f6      	bne.n	8007976 <ceil+0x66>
 8007988:	f000 f8a8 	bl	8007adc <__adddf3>
 800798c:	4602      	mov	r2, r0
 800798e:	460b      	mov	r3, r1
 8007990:	e7f1      	b.n	8007976 <ceil+0x66>
 8007992:	f2a9 4c13 	subw	ip, r9, #1043	; 0x413
 8007996:	f04f 3bff 	mov.w	fp, #4294967295
 800799a:	fa2b fb0c 	lsr.w	fp, fp, ip
 800799e:	ea1b 0f00 	tst.w	fp, r0
 80079a2:	d0e8      	beq.n	8007976 <ceil+0x66>
 80079a4:	a320      	add	r3, pc, #128	; (adr r3, 8007a28 <ceil+0x118>)
 80079a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079aa:	f000 f897 	bl	8007adc <__adddf3>
 80079ae:	2200      	movs	r2, #0
 80079b0:	2300      	movs	r3, #0
 80079b2:	f000 fcd5 	bl	8008360 <__aeabi_dcmpgt>
 80079b6:	2800      	cmp	r0, #0
 80079b8:	d0db      	beq.n	8007972 <ceil+0x62>
 80079ba:	2d00      	cmp	r5, #0
 80079bc:	dd0d      	ble.n	80079da <ceil+0xca>
 80079be:	2e14      	cmp	r6, #20
 80079c0:	d009      	beq.n	80079d6 <ceil+0xc6>
 80079c2:	f5c9 6986 	rsb	r9, r9, #1072	; 0x430
 80079c6:	2401      	movs	r4, #1
 80079c8:	f109 0903 	add.w	r9, r9, #3
 80079cc:	fa04 f009 	lsl.w	r0, r4, r9
 80079d0:	eb10 0408 	adds.w	r4, r0, r8
 80079d4:	d301      	bcc.n	80079da <ceil+0xca>
 80079d6:	f10a 0a01 	add.w	sl, sl, #1
 80079da:	ea24 080b 	bic.w	r8, r4, fp
 80079de:	4657      	mov	r7, sl
 80079e0:	463b      	mov	r3, r7
 80079e2:	4642      	mov	r2, r8
 80079e4:	e7c7      	b.n	8007976 <ceil+0x66>
 80079e6:	a310      	add	r3, pc, #64	; (adr r3, 8007a28 <ceil+0x118>)
 80079e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079ec:	f000 f876 	bl	8007adc <__adddf3>
 80079f0:	2200      	movs	r2, #0
 80079f2:	2300      	movs	r3, #0
 80079f4:	f000 fcb4 	bl	8008360 <__aeabi_dcmpgt>
 80079f8:	2800      	cmp	r0, #0
 80079fa:	d0ba      	beq.n	8007972 <ceil+0x62>
 80079fc:	2d00      	cmp	r5, #0
 80079fe:	db0b      	blt.n	8007a18 <ceil+0x108>
 8007a00:	2100      	movs	r1, #0
 8007a02:	ea44 0205 	orr.w	r2, r4, r5
 8007a06:	428a      	cmp	r2, r1
 8007a08:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 8007a0c:	bf18      	it	ne
 8007a0e:	f04f 0800 	movne.w	r8, #0
 8007a12:	bf18      	it	ne
 8007a14:	460f      	movne	r7, r1
 8007a16:	e7ac      	b.n	8007972 <ceil+0x62>
 8007a18:	f04f 0800 	mov.w	r8, #0
 8007a1c:	f04f 4700 	mov.w	r7, #2147483648	; 0x80000000
 8007a20:	e7a7      	b.n	8007972 <ceil+0x62>
 8007a22:	bf00      	nop
 8007a24:	f3af 8000 	nop.w
 8007a28:	8800759c 	.word	0x8800759c
 8007a2c:	7e37e43c 	.word	0x7e37e43c

08007a30 <round>:
 8007a30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007a32:	f3c1 570a 	ubfx	r7, r1, #20, #11
 8007a36:	f2a7 35ff 	subw	r5, r7, #1023	; 0x3ff
 8007a3a:	2d13      	cmp	r5, #19
 8007a3c:	4602      	mov	r2, r0
 8007a3e:	460b      	mov	r3, r1
 8007a40:	4604      	mov	r4, r0
 8007a42:	460e      	mov	r6, r1
 8007a44:	dc16      	bgt.n	8007a74 <round+0x44>
 8007a46:	2d00      	cmp	r5, #0
 8007a48:	db35      	blt.n	8007ab6 <round+0x86>
 8007a4a:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8007a4e:	f2c0 000f 	movt	r0, #15
 8007a52:	fa40 f005 	asr.w	r0, r0, r5
 8007a56:	4208      	tst	r0, r1
 8007a58:	d02a      	beq.n	8007ab0 <round+0x80>
 8007a5a:	f44f 2400 	mov.w	r4, #524288	; 0x80000
 8007a5e:	fa44 f505 	asr.w	r5, r4, r5
 8007a62:	19ae      	adds	r6, r5, r6
 8007a64:	ea26 0600 	bic.w	r6, r6, r0
 8007a68:	2400      	movs	r4, #0
 8007a6a:	4633      	mov	r3, r6
 8007a6c:	4622      	mov	r2, r4
 8007a6e:	4610      	mov	r0, r2
 8007a70:	4619      	mov	r1, r3
 8007a72:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007a74:	2d33      	cmp	r5, #51	; 0x33
 8007a76:	dd07      	ble.n	8007a88 <round+0x58>
 8007a78:	f5b5 6f80 	cmp.w	r5, #1024	; 0x400
 8007a7c:	d1f7      	bne.n	8007a6e <round+0x3e>
 8007a7e:	f000 f82d 	bl	8007adc <__adddf3>
 8007a82:	4602      	mov	r2, r0
 8007a84:	460b      	mov	r3, r1
 8007a86:	e7f2      	b.n	8007a6e <round+0x3e>
 8007a88:	f2a7 4113 	subw	r1, r7, #1043	; 0x413
 8007a8c:	f04f 30ff 	mov.w	r0, #4294967295
 8007a90:	fa20 f101 	lsr.w	r1, r0, r1
 8007a94:	4211      	tst	r1, r2
 8007a96:	d0ea      	beq.n	8007a6e <round+0x3e>
 8007a98:	f5c7 6786 	rsb	r7, r7, #1072	; 0x430
 8007a9c:	2301      	movs	r3, #1
 8007a9e:	1cba      	adds	r2, r7, #2
 8007aa0:	fa03 f702 	lsl.w	r7, r3, r2
 8007aa4:	193c      	adds	r4, r7, r4
 8007aa6:	bf28      	it	cs
 8007aa8:	18f6      	addcs	r6, r6, r3
 8007aaa:	ea24 0401 	bic.w	r4, r4, r1
 8007aae:	e7dc      	b.n	8007a6a <round+0x3a>
 8007ab0:	2a00      	cmp	r2, #0
 8007ab2:	d1d2      	bne.n	8007a5a <round+0x2a>
 8007ab4:	e7db      	b.n	8007a6e <round+0x3e>
 8007ab6:	1c6b      	adds	r3, r5, #1
 8007ab8:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8007abc:	d001      	beq.n	8007ac2 <round+0x92>
 8007abe:	2400      	movs	r4, #0
 8007ac0:	e7d3      	b.n	8007a6a <round+0x3a>
 8007ac2:	f046 567f 	orr.w	r6, r6, #1069547520	; 0x3fc00000
 8007ac6:	f446 1640 	orr.w	r6, r6, #3145728	; 0x300000
 8007aca:	2400      	movs	r4, #0
 8007acc:	e7cd      	b.n	8007a6a <round+0x3a>
 8007ace:	bf00      	nop

08007ad0 <__aeabi_drsub>:
 8007ad0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8007ad4:	e002      	b.n	8007adc <__adddf3>
 8007ad6:	bf00      	nop

08007ad8 <__aeabi_dsub>:
 8007ad8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08007adc <__adddf3>:
 8007adc:	b530      	push	{r4, r5, lr}
 8007ade:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8007ae2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8007ae6:	ea94 0f05 	teq	r4, r5
 8007aea:	bf08      	it	eq
 8007aec:	ea90 0f02 	teqeq	r0, r2
 8007af0:	bf1f      	itttt	ne
 8007af2:	ea54 0c00 	orrsne.w	ip, r4, r0
 8007af6:	ea55 0c02 	orrsne.w	ip, r5, r2
 8007afa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8007afe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8007b02:	f000 80e2 	beq.w	8007cca <__adddf3+0x1ee>
 8007b06:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8007b0a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8007b0e:	bfb8      	it	lt
 8007b10:	426d      	neglt	r5, r5
 8007b12:	dd0c      	ble.n	8007b2e <__adddf3+0x52>
 8007b14:	442c      	add	r4, r5
 8007b16:	ea80 0202 	eor.w	r2, r0, r2
 8007b1a:	ea81 0303 	eor.w	r3, r1, r3
 8007b1e:	ea82 0000 	eor.w	r0, r2, r0
 8007b22:	ea83 0101 	eor.w	r1, r3, r1
 8007b26:	ea80 0202 	eor.w	r2, r0, r2
 8007b2a:	ea81 0303 	eor.w	r3, r1, r3
 8007b2e:	2d36      	cmp	r5, #54	; 0x36
 8007b30:	bf88      	it	hi
 8007b32:	bd30      	pophi	{r4, r5, pc}
 8007b34:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8007b38:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8007b3c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8007b40:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8007b44:	d002      	beq.n	8007b4c <__adddf3+0x70>
 8007b46:	4240      	negs	r0, r0
 8007b48:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8007b4c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8007b50:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8007b54:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8007b58:	d002      	beq.n	8007b60 <__adddf3+0x84>
 8007b5a:	4252      	negs	r2, r2
 8007b5c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8007b60:	ea94 0f05 	teq	r4, r5
 8007b64:	f000 80a7 	beq.w	8007cb6 <__adddf3+0x1da>
 8007b68:	f1a4 0401 	sub.w	r4, r4, #1
 8007b6c:	f1d5 0e20 	rsbs	lr, r5, #32
 8007b70:	db0d      	blt.n	8007b8e <__adddf3+0xb2>
 8007b72:	fa02 fc0e 	lsl.w	ip, r2, lr
 8007b76:	fa22 f205 	lsr.w	r2, r2, r5
 8007b7a:	1880      	adds	r0, r0, r2
 8007b7c:	f141 0100 	adc.w	r1, r1, #0
 8007b80:	fa03 f20e 	lsl.w	r2, r3, lr
 8007b84:	1880      	adds	r0, r0, r2
 8007b86:	fa43 f305 	asr.w	r3, r3, r5
 8007b8a:	4159      	adcs	r1, r3
 8007b8c:	e00e      	b.n	8007bac <__adddf3+0xd0>
 8007b8e:	f1a5 0520 	sub.w	r5, r5, #32
 8007b92:	f10e 0e20 	add.w	lr, lr, #32
 8007b96:	2a01      	cmp	r2, #1
 8007b98:	fa03 fc0e 	lsl.w	ip, r3, lr
 8007b9c:	bf28      	it	cs
 8007b9e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8007ba2:	fa43 f305 	asr.w	r3, r3, r5
 8007ba6:	18c0      	adds	r0, r0, r3
 8007ba8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8007bac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8007bb0:	d507      	bpl.n	8007bc2 <__adddf3+0xe6>
 8007bb2:	f04f 0e00 	mov.w	lr, #0
 8007bb6:	f1dc 0c00 	rsbs	ip, ip, #0
 8007bba:	eb7e 0000 	sbcs.w	r0, lr, r0
 8007bbe:	eb6e 0101 	sbc.w	r1, lr, r1
 8007bc2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8007bc6:	d31b      	bcc.n	8007c00 <__adddf3+0x124>
 8007bc8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8007bcc:	d30c      	bcc.n	8007be8 <__adddf3+0x10c>
 8007bce:	0849      	lsrs	r1, r1, #1
 8007bd0:	ea5f 0030 	movs.w	r0, r0, rrx
 8007bd4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8007bd8:	f104 0401 	add.w	r4, r4, #1
 8007bdc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8007be0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8007be4:	f080 809a 	bcs.w	8007d1c <__adddf3+0x240>
 8007be8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8007bec:	bf08      	it	eq
 8007bee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8007bf2:	f150 0000 	adcs.w	r0, r0, #0
 8007bf6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8007bfa:	ea41 0105 	orr.w	r1, r1, r5
 8007bfe:	bd30      	pop	{r4, r5, pc}
 8007c00:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8007c04:	4140      	adcs	r0, r0
 8007c06:	eb41 0101 	adc.w	r1, r1, r1
 8007c0a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8007c0e:	f1a4 0401 	sub.w	r4, r4, #1
 8007c12:	d1e9      	bne.n	8007be8 <__adddf3+0x10c>
 8007c14:	f091 0f00 	teq	r1, #0
 8007c18:	bf04      	itt	eq
 8007c1a:	4601      	moveq	r1, r0
 8007c1c:	2000      	moveq	r0, #0
 8007c1e:	fab1 f381 	clz	r3, r1
 8007c22:	bf08      	it	eq
 8007c24:	3320      	addeq	r3, #32
 8007c26:	f1a3 030b 	sub.w	r3, r3, #11
 8007c2a:	f1b3 0220 	subs.w	r2, r3, #32
 8007c2e:	da0c      	bge.n	8007c4a <__adddf3+0x16e>
 8007c30:	320c      	adds	r2, #12
 8007c32:	dd08      	ble.n	8007c46 <__adddf3+0x16a>
 8007c34:	f102 0c14 	add.w	ip, r2, #20
 8007c38:	f1c2 020c 	rsb	r2, r2, #12
 8007c3c:	fa01 f00c 	lsl.w	r0, r1, ip
 8007c40:	fa21 f102 	lsr.w	r1, r1, r2
 8007c44:	e00c      	b.n	8007c60 <__adddf3+0x184>
 8007c46:	f102 0214 	add.w	r2, r2, #20
 8007c4a:	bfd8      	it	le
 8007c4c:	f1c2 0c20 	rsble	ip, r2, #32
 8007c50:	fa01 f102 	lsl.w	r1, r1, r2
 8007c54:	fa20 fc0c 	lsr.w	ip, r0, ip
 8007c58:	bfdc      	itt	le
 8007c5a:	ea41 010c 	orrle.w	r1, r1, ip
 8007c5e:	4090      	lslle	r0, r2
 8007c60:	1ae4      	subs	r4, r4, r3
 8007c62:	bfa2      	ittt	ge
 8007c64:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8007c68:	4329      	orrge	r1, r5
 8007c6a:	bd30      	popge	{r4, r5, pc}
 8007c6c:	ea6f 0404 	mvn.w	r4, r4
 8007c70:	3c1f      	subs	r4, #31
 8007c72:	da1c      	bge.n	8007cae <__adddf3+0x1d2>
 8007c74:	340c      	adds	r4, #12
 8007c76:	dc0e      	bgt.n	8007c96 <__adddf3+0x1ba>
 8007c78:	f104 0414 	add.w	r4, r4, #20
 8007c7c:	f1c4 0220 	rsb	r2, r4, #32
 8007c80:	fa20 f004 	lsr.w	r0, r0, r4
 8007c84:	fa01 f302 	lsl.w	r3, r1, r2
 8007c88:	ea40 0003 	orr.w	r0, r0, r3
 8007c8c:	fa21 f304 	lsr.w	r3, r1, r4
 8007c90:	ea45 0103 	orr.w	r1, r5, r3
 8007c94:	bd30      	pop	{r4, r5, pc}
 8007c96:	f1c4 040c 	rsb	r4, r4, #12
 8007c9a:	f1c4 0220 	rsb	r2, r4, #32
 8007c9e:	fa20 f002 	lsr.w	r0, r0, r2
 8007ca2:	fa01 f304 	lsl.w	r3, r1, r4
 8007ca6:	ea40 0003 	orr.w	r0, r0, r3
 8007caa:	4629      	mov	r1, r5
 8007cac:	bd30      	pop	{r4, r5, pc}
 8007cae:	fa21 f004 	lsr.w	r0, r1, r4
 8007cb2:	4629      	mov	r1, r5
 8007cb4:	bd30      	pop	{r4, r5, pc}
 8007cb6:	f094 0f00 	teq	r4, #0
 8007cba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8007cbe:	bf06      	itte	eq
 8007cc0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8007cc4:	3401      	addeq	r4, #1
 8007cc6:	3d01      	subne	r5, #1
 8007cc8:	e74e      	b.n	8007b68 <__adddf3+0x8c>
 8007cca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8007cce:	bf18      	it	ne
 8007cd0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8007cd4:	d029      	beq.n	8007d2a <__adddf3+0x24e>
 8007cd6:	ea94 0f05 	teq	r4, r5
 8007cda:	bf08      	it	eq
 8007cdc:	ea90 0f02 	teqeq	r0, r2
 8007ce0:	d005      	beq.n	8007cee <__adddf3+0x212>
 8007ce2:	ea54 0c00 	orrs.w	ip, r4, r0
 8007ce6:	bf04      	itt	eq
 8007ce8:	4619      	moveq	r1, r3
 8007cea:	4610      	moveq	r0, r2
 8007cec:	bd30      	pop	{r4, r5, pc}
 8007cee:	ea91 0f03 	teq	r1, r3
 8007cf2:	bf1e      	ittt	ne
 8007cf4:	2100      	movne	r1, #0
 8007cf6:	2000      	movne	r0, #0
 8007cf8:	bd30      	popne	{r4, r5, pc}
 8007cfa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8007cfe:	d105      	bne.n	8007d0c <__adddf3+0x230>
 8007d00:	0040      	lsls	r0, r0, #1
 8007d02:	4149      	adcs	r1, r1
 8007d04:	bf28      	it	cs
 8007d06:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8007d0a:	bd30      	pop	{r4, r5, pc}
 8007d0c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8007d10:	bf3c      	itt	cc
 8007d12:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8007d16:	bd30      	popcc	{r4, r5, pc}
 8007d18:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8007d1c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8007d20:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8007d24:	f04f 0000 	mov.w	r0, #0
 8007d28:	bd30      	pop	{r4, r5, pc}
 8007d2a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8007d2e:	bf1a      	itte	ne
 8007d30:	4619      	movne	r1, r3
 8007d32:	4610      	movne	r0, r2
 8007d34:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8007d38:	bf1c      	itt	ne
 8007d3a:	460b      	movne	r3, r1
 8007d3c:	4602      	movne	r2, r0
 8007d3e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8007d42:	bf06      	itte	eq
 8007d44:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8007d48:	ea91 0f03 	teqeq	r1, r3
 8007d4c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8007d50:	bd30      	pop	{r4, r5, pc}
 8007d52:	bf00      	nop

08007d54 <__aeabi_ui2d>:
 8007d54:	f090 0f00 	teq	r0, #0
 8007d58:	bf04      	itt	eq
 8007d5a:	2100      	moveq	r1, #0
 8007d5c:	4770      	bxeq	lr
 8007d5e:	b530      	push	{r4, r5, lr}
 8007d60:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8007d64:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8007d68:	f04f 0500 	mov.w	r5, #0
 8007d6c:	f04f 0100 	mov.w	r1, #0
 8007d70:	e750      	b.n	8007c14 <__adddf3+0x138>
 8007d72:	bf00      	nop

08007d74 <__aeabi_i2d>:
 8007d74:	f090 0f00 	teq	r0, #0
 8007d78:	bf04      	itt	eq
 8007d7a:	2100      	moveq	r1, #0
 8007d7c:	4770      	bxeq	lr
 8007d7e:	b530      	push	{r4, r5, lr}
 8007d80:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8007d84:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8007d88:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8007d8c:	bf48      	it	mi
 8007d8e:	4240      	negmi	r0, r0
 8007d90:	f04f 0100 	mov.w	r1, #0
 8007d94:	e73e      	b.n	8007c14 <__adddf3+0x138>
 8007d96:	bf00      	nop

08007d98 <__aeabi_f2d>:
 8007d98:	0042      	lsls	r2, r0, #1
 8007d9a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8007d9e:	ea4f 0131 	mov.w	r1, r1, rrx
 8007da2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8007da6:	bf1f      	itttt	ne
 8007da8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8007dac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8007db0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8007db4:	4770      	bxne	lr
 8007db6:	f092 0f00 	teq	r2, #0
 8007dba:	bf14      	ite	ne
 8007dbc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8007dc0:	4770      	bxeq	lr
 8007dc2:	b530      	push	{r4, r5, lr}
 8007dc4:	f44f 7460 	mov.w	r4, #896	; 0x380
 8007dc8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8007dcc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8007dd0:	e720      	b.n	8007c14 <__adddf3+0x138>
 8007dd2:	bf00      	nop

08007dd4 <__aeabi_ul2d>:
 8007dd4:	ea50 0201 	orrs.w	r2, r0, r1
 8007dd8:	bf08      	it	eq
 8007dda:	4770      	bxeq	lr
 8007ddc:	b530      	push	{r4, r5, lr}
 8007dde:	f04f 0500 	mov.w	r5, #0
 8007de2:	e00a      	b.n	8007dfa <__aeabi_l2d+0x16>

08007de4 <__aeabi_l2d>:
 8007de4:	ea50 0201 	orrs.w	r2, r0, r1
 8007de8:	bf08      	it	eq
 8007dea:	4770      	bxeq	lr
 8007dec:	b530      	push	{r4, r5, lr}
 8007dee:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8007df2:	d502      	bpl.n	8007dfa <__aeabi_l2d+0x16>
 8007df4:	4240      	negs	r0, r0
 8007df6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8007dfa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8007dfe:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8007e02:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8007e06:	f43f aedc 	beq.w	8007bc2 <__adddf3+0xe6>
 8007e0a:	f04f 0203 	mov.w	r2, #3
 8007e0e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8007e12:	bf18      	it	ne
 8007e14:	3203      	addne	r2, #3
 8007e16:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8007e1a:	bf18      	it	ne
 8007e1c:	3203      	addne	r2, #3
 8007e1e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8007e22:	f1c2 0320 	rsb	r3, r2, #32
 8007e26:	fa00 fc03 	lsl.w	ip, r0, r3
 8007e2a:	fa20 f002 	lsr.w	r0, r0, r2
 8007e2e:	fa01 fe03 	lsl.w	lr, r1, r3
 8007e32:	ea40 000e 	orr.w	r0, r0, lr
 8007e36:	fa21 f102 	lsr.w	r1, r1, r2
 8007e3a:	4414      	add	r4, r2
 8007e3c:	e6c1      	b.n	8007bc2 <__adddf3+0xe6>
 8007e3e:	bf00      	nop

08007e40 <__aeabi_dmul>:
 8007e40:	b570      	push	{r4, r5, r6, lr}
 8007e42:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8007e46:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8007e4a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8007e4e:	bf1d      	ittte	ne
 8007e50:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8007e54:	ea94 0f0c 	teqne	r4, ip
 8007e58:	ea95 0f0c 	teqne	r5, ip
 8007e5c:	f000 f8de 	bleq	800801c <__aeabi_dmul+0x1dc>
 8007e60:	442c      	add	r4, r5
 8007e62:	ea81 0603 	eor.w	r6, r1, r3
 8007e66:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8007e6a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8007e6e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8007e72:	bf18      	it	ne
 8007e74:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8007e78:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8007e7c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007e80:	d038      	beq.n	8007ef4 <__aeabi_dmul+0xb4>
 8007e82:	fba0 ce02 	umull	ip, lr, r0, r2
 8007e86:	f04f 0500 	mov.w	r5, #0
 8007e8a:	fbe1 e502 	umlal	lr, r5, r1, r2
 8007e8e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8007e92:	fbe0 e503 	umlal	lr, r5, r0, r3
 8007e96:	f04f 0600 	mov.w	r6, #0
 8007e9a:	fbe1 5603 	umlal	r5, r6, r1, r3
 8007e9e:	f09c 0f00 	teq	ip, #0
 8007ea2:	bf18      	it	ne
 8007ea4:	f04e 0e01 	orrne.w	lr, lr, #1
 8007ea8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8007eac:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8007eb0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8007eb4:	d204      	bcs.n	8007ec0 <__aeabi_dmul+0x80>
 8007eb6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8007eba:	416d      	adcs	r5, r5
 8007ebc:	eb46 0606 	adc.w	r6, r6, r6
 8007ec0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8007ec4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8007ec8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8007ecc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8007ed0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8007ed4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8007ed8:	bf88      	it	hi
 8007eda:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8007ede:	d81e      	bhi.n	8007f1e <__aeabi_dmul+0xde>
 8007ee0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8007ee4:	bf08      	it	eq
 8007ee6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8007eea:	f150 0000 	adcs.w	r0, r0, #0
 8007eee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8007ef2:	bd70      	pop	{r4, r5, r6, pc}
 8007ef4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8007ef8:	ea46 0101 	orr.w	r1, r6, r1
 8007efc:	ea40 0002 	orr.w	r0, r0, r2
 8007f00:	ea81 0103 	eor.w	r1, r1, r3
 8007f04:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8007f08:	bfc2      	ittt	gt
 8007f0a:	ebd4 050c 	rsbsgt	r5, r4, ip
 8007f0e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8007f12:	bd70      	popgt	{r4, r5, r6, pc}
 8007f14:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8007f18:	f04f 0e00 	mov.w	lr, #0
 8007f1c:	3c01      	subs	r4, #1
 8007f1e:	f300 80ab 	bgt.w	8008078 <__aeabi_dmul+0x238>
 8007f22:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8007f26:	bfde      	ittt	le
 8007f28:	2000      	movle	r0, #0
 8007f2a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8007f2e:	bd70      	pople	{r4, r5, r6, pc}
 8007f30:	f1c4 0400 	rsb	r4, r4, #0
 8007f34:	3c20      	subs	r4, #32
 8007f36:	da35      	bge.n	8007fa4 <__aeabi_dmul+0x164>
 8007f38:	340c      	adds	r4, #12
 8007f3a:	dc1b      	bgt.n	8007f74 <__aeabi_dmul+0x134>
 8007f3c:	f104 0414 	add.w	r4, r4, #20
 8007f40:	f1c4 0520 	rsb	r5, r4, #32
 8007f44:	fa00 f305 	lsl.w	r3, r0, r5
 8007f48:	fa20 f004 	lsr.w	r0, r0, r4
 8007f4c:	fa01 f205 	lsl.w	r2, r1, r5
 8007f50:	ea40 0002 	orr.w	r0, r0, r2
 8007f54:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8007f58:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8007f5c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8007f60:	fa21 f604 	lsr.w	r6, r1, r4
 8007f64:	eb42 0106 	adc.w	r1, r2, r6
 8007f68:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8007f6c:	bf08      	it	eq
 8007f6e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8007f72:	bd70      	pop	{r4, r5, r6, pc}
 8007f74:	f1c4 040c 	rsb	r4, r4, #12
 8007f78:	f1c4 0520 	rsb	r5, r4, #32
 8007f7c:	fa00 f304 	lsl.w	r3, r0, r4
 8007f80:	fa20 f005 	lsr.w	r0, r0, r5
 8007f84:	fa01 f204 	lsl.w	r2, r1, r4
 8007f88:	ea40 0002 	orr.w	r0, r0, r2
 8007f8c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8007f90:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8007f94:	f141 0100 	adc.w	r1, r1, #0
 8007f98:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8007f9c:	bf08      	it	eq
 8007f9e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8007fa2:	bd70      	pop	{r4, r5, r6, pc}
 8007fa4:	f1c4 0520 	rsb	r5, r4, #32
 8007fa8:	fa00 f205 	lsl.w	r2, r0, r5
 8007fac:	ea4e 0e02 	orr.w	lr, lr, r2
 8007fb0:	fa20 f304 	lsr.w	r3, r0, r4
 8007fb4:	fa01 f205 	lsl.w	r2, r1, r5
 8007fb8:	ea43 0302 	orr.w	r3, r3, r2
 8007fbc:	fa21 f004 	lsr.w	r0, r1, r4
 8007fc0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8007fc4:	fa21 f204 	lsr.w	r2, r1, r4
 8007fc8:	ea20 0002 	bic.w	r0, r0, r2
 8007fcc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8007fd0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8007fd4:	bf08      	it	eq
 8007fd6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8007fda:	bd70      	pop	{r4, r5, r6, pc}
 8007fdc:	f094 0f00 	teq	r4, #0
 8007fe0:	d10f      	bne.n	8008002 <__aeabi_dmul+0x1c2>
 8007fe2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8007fe6:	0040      	lsls	r0, r0, #1
 8007fe8:	eb41 0101 	adc.w	r1, r1, r1
 8007fec:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8007ff0:	bf08      	it	eq
 8007ff2:	3c01      	subeq	r4, #1
 8007ff4:	d0f7      	beq.n	8007fe6 <__aeabi_dmul+0x1a6>
 8007ff6:	ea41 0106 	orr.w	r1, r1, r6
 8007ffa:	f095 0f00 	teq	r5, #0
 8007ffe:	bf18      	it	ne
 8008000:	4770      	bxne	lr
 8008002:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8008006:	0052      	lsls	r2, r2, #1
 8008008:	eb43 0303 	adc.w	r3, r3, r3
 800800c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8008010:	bf08      	it	eq
 8008012:	3d01      	subeq	r5, #1
 8008014:	d0f7      	beq.n	8008006 <__aeabi_dmul+0x1c6>
 8008016:	ea43 0306 	orr.w	r3, r3, r6
 800801a:	4770      	bx	lr
 800801c:	ea94 0f0c 	teq	r4, ip
 8008020:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8008024:	bf18      	it	ne
 8008026:	ea95 0f0c 	teqne	r5, ip
 800802a:	d00c      	beq.n	8008046 <__aeabi_dmul+0x206>
 800802c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8008030:	bf18      	it	ne
 8008032:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8008036:	d1d1      	bne.n	8007fdc <__aeabi_dmul+0x19c>
 8008038:	ea81 0103 	eor.w	r1, r1, r3
 800803c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8008040:	f04f 0000 	mov.w	r0, #0
 8008044:	bd70      	pop	{r4, r5, r6, pc}
 8008046:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800804a:	bf06      	itte	eq
 800804c:	4610      	moveq	r0, r2
 800804e:	4619      	moveq	r1, r3
 8008050:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8008054:	d019      	beq.n	800808a <__aeabi_dmul+0x24a>
 8008056:	ea94 0f0c 	teq	r4, ip
 800805a:	d102      	bne.n	8008062 <__aeabi_dmul+0x222>
 800805c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8008060:	d113      	bne.n	800808a <__aeabi_dmul+0x24a>
 8008062:	ea95 0f0c 	teq	r5, ip
 8008066:	d105      	bne.n	8008074 <__aeabi_dmul+0x234>
 8008068:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800806c:	bf1c      	itt	ne
 800806e:	4610      	movne	r0, r2
 8008070:	4619      	movne	r1, r3
 8008072:	d10a      	bne.n	800808a <__aeabi_dmul+0x24a>
 8008074:	ea81 0103 	eor.w	r1, r1, r3
 8008078:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800807c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8008080:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8008084:	f04f 0000 	mov.w	r0, #0
 8008088:	bd70      	pop	{r4, r5, r6, pc}
 800808a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800808e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8008092:	bd70      	pop	{r4, r5, r6, pc}

08008094 <__aeabi_ddiv>:
 8008094:	b570      	push	{r4, r5, r6, lr}
 8008096:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800809a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800809e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80080a2:	bf1d      	ittte	ne
 80080a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80080a8:	ea94 0f0c 	teqne	r4, ip
 80080ac:	ea95 0f0c 	teqne	r5, ip
 80080b0:	f000 f8a7 	bleq	8008202 <__aeabi_ddiv+0x16e>
 80080b4:	eba4 0405 	sub.w	r4, r4, r5
 80080b8:	ea81 0e03 	eor.w	lr, r1, r3
 80080bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80080c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80080c4:	f000 8088 	beq.w	80081d8 <__aeabi_ddiv+0x144>
 80080c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80080cc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80080d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80080d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80080d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80080dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80080e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80080e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80080e8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80080ec:	429d      	cmp	r5, r3
 80080ee:	bf08      	it	eq
 80080f0:	4296      	cmpeq	r6, r2
 80080f2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80080f6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80080fa:	d202      	bcs.n	8008102 <__aeabi_ddiv+0x6e>
 80080fc:	085b      	lsrs	r3, r3, #1
 80080fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8008102:	1ab6      	subs	r6, r6, r2
 8008104:	eb65 0503 	sbc.w	r5, r5, r3
 8008108:	085b      	lsrs	r3, r3, #1
 800810a:	ea4f 0232 	mov.w	r2, r2, rrx
 800810e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8008112:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8008116:	ebb6 0e02 	subs.w	lr, r6, r2
 800811a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800811e:	bf22      	ittt	cs
 8008120:	1ab6      	subcs	r6, r6, r2
 8008122:	4675      	movcs	r5, lr
 8008124:	ea40 000c 	orrcs.w	r0, r0, ip
 8008128:	085b      	lsrs	r3, r3, #1
 800812a:	ea4f 0232 	mov.w	r2, r2, rrx
 800812e:	ebb6 0e02 	subs.w	lr, r6, r2
 8008132:	eb75 0e03 	sbcs.w	lr, r5, r3
 8008136:	bf22      	ittt	cs
 8008138:	1ab6      	subcs	r6, r6, r2
 800813a:	4675      	movcs	r5, lr
 800813c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8008140:	085b      	lsrs	r3, r3, #1
 8008142:	ea4f 0232 	mov.w	r2, r2, rrx
 8008146:	ebb6 0e02 	subs.w	lr, r6, r2
 800814a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800814e:	bf22      	ittt	cs
 8008150:	1ab6      	subcs	r6, r6, r2
 8008152:	4675      	movcs	r5, lr
 8008154:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8008158:	085b      	lsrs	r3, r3, #1
 800815a:	ea4f 0232 	mov.w	r2, r2, rrx
 800815e:	ebb6 0e02 	subs.w	lr, r6, r2
 8008162:	eb75 0e03 	sbcs.w	lr, r5, r3
 8008166:	bf22      	ittt	cs
 8008168:	1ab6      	subcs	r6, r6, r2
 800816a:	4675      	movcs	r5, lr
 800816c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8008170:	ea55 0e06 	orrs.w	lr, r5, r6
 8008174:	d018      	beq.n	80081a8 <__aeabi_ddiv+0x114>
 8008176:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800817a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800817e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8008182:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8008186:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800818a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800818e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8008192:	d1c0      	bne.n	8008116 <__aeabi_ddiv+0x82>
 8008194:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8008198:	d10b      	bne.n	80081b2 <__aeabi_ddiv+0x11e>
 800819a:	ea41 0100 	orr.w	r1, r1, r0
 800819e:	f04f 0000 	mov.w	r0, #0
 80081a2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80081a6:	e7b6      	b.n	8008116 <__aeabi_ddiv+0x82>
 80081a8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80081ac:	bf04      	itt	eq
 80081ae:	4301      	orreq	r1, r0
 80081b0:	2000      	moveq	r0, #0
 80081b2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80081b6:	bf88      	it	hi
 80081b8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80081bc:	f63f aeaf 	bhi.w	8007f1e <__aeabi_dmul+0xde>
 80081c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80081c4:	bf04      	itt	eq
 80081c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80081ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80081ce:	f150 0000 	adcs.w	r0, r0, #0
 80081d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80081d6:	bd70      	pop	{r4, r5, r6, pc}
 80081d8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80081dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80081e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80081e4:	bfc2      	ittt	gt
 80081e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80081ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80081ee:	bd70      	popgt	{r4, r5, r6, pc}
 80081f0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80081f4:	f04f 0e00 	mov.w	lr, #0
 80081f8:	3c01      	subs	r4, #1
 80081fa:	e690      	b.n	8007f1e <__aeabi_dmul+0xde>
 80081fc:	ea45 0e06 	orr.w	lr, r5, r6
 8008200:	e68d      	b.n	8007f1e <__aeabi_dmul+0xde>
 8008202:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8008206:	ea94 0f0c 	teq	r4, ip
 800820a:	bf08      	it	eq
 800820c:	ea95 0f0c 	teqeq	r5, ip
 8008210:	f43f af3b 	beq.w	800808a <__aeabi_dmul+0x24a>
 8008214:	ea94 0f0c 	teq	r4, ip
 8008218:	d10a      	bne.n	8008230 <__aeabi_ddiv+0x19c>
 800821a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800821e:	f47f af34 	bne.w	800808a <__aeabi_dmul+0x24a>
 8008222:	ea95 0f0c 	teq	r5, ip
 8008226:	f47f af25 	bne.w	8008074 <__aeabi_dmul+0x234>
 800822a:	4610      	mov	r0, r2
 800822c:	4619      	mov	r1, r3
 800822e:	e72c      	b.n	800808a <__aeabi_dmul+0x24a>
 8008230:	ea95 0f0c 	teq	r5, ip
 8008234:	d106      	bne.n	8008244 <__aeabi_ddiv+0x1b0>
 8008236:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800823a:	f43f aefd 	beq.w	8008038 <__aeabi_dmul+0x1f8>
 800823e:	4610      	mov	r0, r2
 8008240:	4619      	mov	r1, r3
 8008242:	e722      	b.n	800808a <__aeabi_dmul+0x24a>
 8008244:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8008248:	bf18      	it	ne
 800824a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800824e:	f47f aec5 	bne.w	8007fdc <__aeabi_dmul+0x19c>
 8008252:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8008256:	f47f af0d 	bne.w	8008074 <__aeabi_dmul+0x234>
 800825a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800825e:	f47f aeeb 	bne.w	8008038 <__aeabi_dmul+0x1f8>
 8008262:	e712      	b.n	800808a <__aeabi_dmul+0x24a>

08008264 <__gedf2>:
 8008264:	f04f 3cff 	mov.w	ip, #4294967295
 8008268:	e006      	b.n	8008278 <__cmpdf2+0x4>
 800826a:	bf00      	nop

0800826c <__ledf2>:
 800826c:	f04f 0c01 	mov.w	ip, #1
 8008270:	e002      	b.n	8008278 <__cmpdf2+0x4>
 8008272:	bf00      	nop

08008274 <__cmpdf2>:
 8008274:	f04f 0c01 	mov.w	ip, #1
 8008278:	f84d cd04 	str.w	ip, [sp, #-4]!
 800827c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8008280:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8008284:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8008288:	bf18      	it	ne
 800828a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800828e:	d01b      	beq.n	80082c8 <__cmpdf2+0x54>
 8008290:	b001      	add	sp, #4
 8008292:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8008296:	bf0c      	ite	eq
 8008298:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800829c:	ea91 0f03 	teqne	r1, r3
 80082a0:	bf02      	ittt	eq
 80082a2:	ea90 0f02 	teqeq	r0, r2
 80082a6:	2000      	moveq	r0, #0
 80082a8:	4770      	bxeq	lr
 80082aa:	f110 0f00 	cmn.w	r0, #0
 80082ae:	ea91 0f03 	teq	r1, r3
 80082b2:	bf58      	it	pl
 80082b4:	4299      	cmppl	r1, r3
 80082b6:	bf08      	it	eq
 80082b8:	4290      	cmpeq	r0, r2
 80082ba:	bf2c      	ite	cs
 80082bc:	17d8      	asrcs	r0, r3, #31
 80082be:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80082c2:	f040 0001 	orr.w	r0, r0, #1
 80082c6:	4770      	bx	lr
 80082c8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80082cc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80082d0:	d102      	bne.n	80082d8 <__cmpdf2+0x64>
 80082d2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80082d6:	d107      	bne.n	80082e8 <__cmpdf2+0x74>
 80082d8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80082dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80082e0:	d1d6      	bne.n	8008290 <__cmpdf2+0x1c>
 80082e2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80082e6:	d0d3      	beq.n	8008290 <__cmpdf2+0x1c>
 80082e8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80082ec:	4770      	bx	lr
 80082ee:	bf00      	nop

080082f0 <__aeabi_cdrcmple>:
 80082f0:	4684      	mov	ip, r0
 80082f2:	4610      	mov	r0, r2
 80082f4:	4662      	mov	r2, ip
 80082f6:	468c      	mov	ip, r1
 80082f8:	4619      	mov	r1, r3
 80082fa:	4663      	mov	r3, ip
 80082fc:	e000      	b.n	8008300 <__aeabi_cdcmpeq>
 80082fe:	bf00      	nop

08008300 <__aeabi_cdcmpeq>:
 8008300:	b501      	push	{r0, lr}
 8008302:	f7ff ffb7 	bl	8008274 <__cmpdf2>
 8008306:	2800      	cmp	r0, #0
 8008308:	bf48      	it	mi
 800830a:	f110 0f00 	cmnmi.w	r0, #0
 800830e:	bd01      	pop	{r0, pc}

08008310 <__aeabi_dcmpeq>:
 8008310:	f84d ed08 	str.w	lr, [sp, #-8]!
 8008314:	f7ff fff4 	bl	8008300 <__aeabi_cdcmpeq>
 8008318:	bf0c      	ite	eq
 800831a:	2001      	moveq	r0, #1
 800831c:	2000      	movne	r0, #0
 800831e:	f85d fb08 	ldr.w	pc, [sp], #8
 8008322:	bf00      	nop

08008324 <__aeabi_dcmplt>:
 8008324:	f84d ed08 	str.w	lr, [sp, #-8]!
 8008328:	f7ff ffea 	bl	8008300 <__aeabi_cdcmpeq>
 800832c:	bf34      	ite	cc
 800832e:	2001      	movcc	r0, #1
 8008330:	2000      	movcs	r0, #0
 8008332:	f85d fb08 	ldr.w	pc, [sp], #8
 8008336:	bf00      	nop

08008338 <__aeabi_dcmple>:
 8008338:	f84d ed08 	str.w	lr, [sp, #-8]!
 800833c:	f7ff ffe0 	bl	8008300 <__aeabi_cdcmpeq>
 8008340:	bf94      	ite	ls
 8008342:	2001      	movls	r0, #1
 8008344:	2000      	movhi	r0, #0
 8008346:	f85d fb08 	ldr.w	pc, [sp], #8
 800834a:	bf00      	nop

0800834c <__aeabi_dcmpge>:
 800834c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8008350:	f7ff ffce 	bl	80082f0 <__aeabi_cdrcmple>
 8008354:	bf94      	ite	ls
 8008356:	2001      	movls	r0, #1
 8008358:	2000      	movhi	r0, #0
 800835a:	f85d fb08 	ldr.w	pc, [sp], #8
 800835e:	bf00      	nop

08008360 <__aeabi_dcmpgt>:
 8008360:	f84d ed08 	str.w	lr, [sp, #-8]!
 8008364:	f7ff ffc4 	bl	80082f0 <__aeabi_cdrcmple>
 8008368:	bf34      	ite	cc
 800836a:	2001      	movcc	r0, #1
 800836c:	2000      	movcs	r0, #0
 800836e:	f85d fb08 	ldr.w	pc, [sp], #8
 8008372:	bf00      	nop

08008374 <__aeabi_d2iz>:
 8008374:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8008378:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 800837c:	d215      	bcs.n	80083aa <__aeabi_d2iz+0x36>
 800837e:	d511      	bpl.n	80083a4 <__aeabi_d2iz+0x30>
 8008380:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8008384:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8008388:	d912      	bls.n	80083b0 <__aeabi_d2iz+0x3c>
 800838a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800838e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008392:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8008396:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800839a:	fa23 f002 	lsr.w	r0, r3, r2
 800839e:	bf18      	it	ne
 80083a0:	4240      	negne	r0, r0
 80083a2:	4770      	bx	lr
 80083a4:	f04f 0000 	mov.w	r0, #0
 80083a8:	4770      	bx	lr
 80083aa:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80083ae:	d105      	bne.n	80083bc <__aeabi_d2iz+0x48>
 80083b0:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 80083b4:	bf08      	it	eq
 80083b6:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 80083ba:	4770      	bx	lr
 80083bc:	f04f 0000 	mov.w	r0, #0
 80083c0:	4770      	bx	lr
 80083c2:	bf00      	nop

080083c4 <__aeabi_d2f>:
 80083c4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80083c8:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 80083cc:	bf24      	itt	cs
 80083ce:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 80083d2:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 80083d6:	d90d      	bls.n	80083f4 <__aeabi_d2f+0x30>
 80083d8:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 80083dc:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 80083e0:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 80083e4:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 80083e8:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 80083ec:	bf08      	it	eq
 80083ee:	f020 0001 	biceq.w	r0, r0, #1
 80083f2:	4770      	bx	lr
 80083f4:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 80083f8:	d121      	bne.n	800843e <__aeabi_d2f+0x7a>
 80083fa:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 80083fe:	bfbc      	itt	lt
 8008400:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8008404:	4770      	bxlt	lr
 8008406:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800840a:	ea4f 5252 	mov.w	r2, r2, lsr #21
 800840e:	f1c2 0218 	rsb	r2, r2, #24
 8008412:	f1c2 0c20 	rsb	ip, r2, #32
 8008416:	fa10 f30c 	lsls.w	r3, r0, ip
 800841a:	fa20 f002 	lsr.w	r0, r0, r2
 800841e:	bf18      	it	ne
 8008420:	f040 0001 	orrne.w	r0, r0, #1
 8008424:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8008428:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 800842c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8008430:	ea40 000c 	orr.w	r0, r0, ip
 8008434:	fa23 f302 	lsr.w	r3, r3, r2
 8008438:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800843c:	e7cc      	b.n	80083d8 <__aeabi_d2f+0x14>
 800843e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8008442:	d107      	bne.n	8008454 <__aeabi_d2f+0x90>
 8008444:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8008448:	bf1e      	ittt	ne
 800844a:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 800844e:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8008452:	4770      	bxne	lr
 8008454:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8008458:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 800845c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8008460:	4770      	bx	lr
 8008462:	bf00      	nop

08008464 <__libc_init_array>:
 8008464:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008466:	4f20      	ldr	r7, [pc, #128]	; (80084e8 <__libc_init_array+0x84>)
 8008468:	4c20      	ldr	r4, [pc, #128]	; (80084ec <__libc_init_array+0x88>)
 800846a:	1b38      	subs	r0, r7, r4
 800846c:	1087      	asrs	r7, r0, #2
 800846e:	d017      	beq.n	80084a0 <__libc_init_array+0x3c>
 8008470:	1e7a      	subs	r2, r7, #1
 8008472:	6823      	ldr	r3, [r4, #0]
 8008474:	2501      	movs	r5, #1
 8008476:	f002 0601 	and.w	r6, r2, #1
 800847a:	4798      	blx	r3
 800847c:	42af      	cmp	r7, r5
 800847e:	d00f      	beq.n	80084a0 <__libc_init_array+0x3c>
 8008480:	b12e      	cbz	r6, 800848e <__libc_init_array+0x2a>
 8008482:	f854 1f04 	ldr.w	r1, [r4, #4]!
 8008486:	2502      	movs	r5, #2
 8008488:	4788      	blx	r1
 800848a:	42af      	cmp	r7, r5
 800848c:	d008      	beq.n	80084a0 <__libc_init_array+0x3c>
 800848e:	6860      	ldr	r0, [r4, #4]
 8008490:	4780      	blx	r0
 8008492:	3502      	adds	r5, #2
 8008494:	68a2      	ldr	r2, [r4, #8]
 8008496:	1d26      	adds	r6, r4, #4
 8008498:	4790      	blx	r2
 800849a:	3408      	adds	r4, #8
 800849c:	42af      	cmp	r7, r5
 800849e:	d1f6      	bne.n	800848e <__libc_init_array+0x2a>
 80084a0:	4f13      	ldr	r7, [pc, #76]	; (80084f0 <__libc_init_array+0x8c>)
 80084a2:	4c14      	ldr	r4, [pc, #80]	; (80084f4 <__libc_init_array+0x90>)
 80084a4:	f7fc fc6c 	bl	8004d80 <_init>
 80084a8:	1b3b      	subs	r3, r7, r4
 80084aa:	109f      	asrs	r7, r3, #2
 80084ac:	d018      	beq.n	80084e0 <__libc_init_array+0x7c>
 80084ae:	1e7d      	subs	r5, r7, #1
 80084b0:	6821      	ldr	r1, [r4, #0]
 80084b2:	f005 0601 	and.w	r6, r5, #1
 80084b6:	2501      	movs	r5, #1
 80084b8:	4788      	blx	r1
 80084ba:	42af      	cmp	r7, r5
 80084bc:	d011      	beq.n	80084e2 <__libc_init_array+0x7e>
 80084be:	b12e      	cbz	r6, 80084cc <__libc_init_array+0x68>
 80084c0:	f854 0f04 	ldr.w	r0, [r4, #4]!
 80084c4:	2502      	movs	r5, #2
 80084c6:	4780      	blx	r0
 80084c8:	42af      	cmp	r7, r5
 80084ca:	d00b      	beq.n	80084e4 <__libc_init_array+0x80>
 80084cc:	6862      	ldr	r2, [r4, #4]
 80084ce:	4790      	blx	r2
 80084d0:	3502      	adds	r5, #2
 80084d2:	68a3      	ldr	r3, [r4, #8]
 80084d4:	1d26      	adds	r6, r4, #4
 80084d6:	4798      	blx	r3
 80084d8:	3408      	adds	r4, #8
 80084da:	42af      	cmp	r7, r5
 80084dc:	d1f6      	bne.n	80084cc <__libc_init_array+0x68>
 80084de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80084e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80084e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80084e4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80084e6:	bf00      	nop
 80084e8:	08009230 	.word	0x08009230
 80084ec:	08009230 	.word	0x08009230
 80084f0:	08009230 	.word	0x08009230
 80084f4:	08009230 	.word	0x08009230

080084f8 <memcpy>:
 80084f8:	2a0f      	cmp	r2, #15
 80084fa:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 80084fe:	f240 8095 	bls.w	800862c <memcpy+0x134>
 8008502:	ea41 0300 	orr.w	r3, r1, r0
 8008506:	079b      	lsls	r3, r3, #30
 8008508:	f040 8092 	bne.w	8008630 <memcpy+0x138>
 800850c:	680c      	ldr	r4, [r1, #0]
 800850e:	6004      	str	r4, [r0, #0]
 8008510:	684d      	ldr	r5, [r1, #4]
 8008512:	6045      	str	r5, [r0, #4]
 8008514:	688e      	ldr	r6, [r1, #8]
 8008516:	f1a2 0310 	sub.w	r3, r2, #16
 800851a:	6086      	str	r6, [r0, #8]
 800851c:	68cc      	ldr	r4, [r1, #12]
 800851e:	461d      	mov	r5, r3
 8008520:	2d0f      	cmp	r5, #15
 8008522:	60c4      	str	r4, [r0, #12]
 8008524:	f3c3 1600 	ubfx	r6, r3, #4, #1
 8008528:	f101 0410 	add.w	r4, r1, #16
 800852c:	f100 0310 	add.w	r3, r0, #16
 8008530:	d922      	bls.n	8008578 <memcpy+0x80>
 8008532:	b166      	cbz	r6, 800854e <memcpy+0x56>
 8008534:	6826      	ldr	r6, [r4, #0]
 8008536:	601e      	str	r6, [r3, #0]
 8008538:	6866      	ldr	r6, [r4, #4]
 800853a:	605e      	str	r6, [r3, #4]
 800853c:	68a6      	ldr	r6, [r4, #8]
 800853e:	609e      	str	r6, [r3, #8]
 8008540:	68e6      	ldr	r6, [r4, #12]
 8008542:	3d10      	subs	r5, #16
 8008544:	60de      	str	r6, [r3, #12]
 8008546:	3410      	adds	r4, #16
 8008548:	3310      	adds	r3, #16
 800854a:	2d0f      	cmp	r5, #15
 800854c:	d914      	bls.n	8008578 <memcpy+0x80>
 800854e:	6826      	ldr	r6, [r4, #0]
 8008550:	601e      	str	r6, [r3, #0]
 8008552:	6866      	ldr	r6, [r4, #4]
 8008554:	605e      	str	r6, [r3, #4]
 8008556:	68a6      	ldr	r6, [r4, #8]
 8008558:	609e      	str	r6, [r3, #8]
 800855a:	68e6      	ldr	r6, [r4, #12]
 800855c:	60de      	str	r6, [r3, #12]
 800855e:	6926      	ldr	r6, [r4, #16]
 8008560:	611e      	str	r6, [r3, #16]
 8008562:	6966      	ldr	r6, [r4, #20]
 8008564:	615e      	str	r6, [r3, #20]
 8008566:	69a6      	ldr	r6, [r4, #24]
 8008568:	619e      	str	r6, [r3, #24]
 800856a:	69e6      	ldr	r6, [r4, #28]
 800856c:	3d20      	subs	r5, #32
 800856e:	61de      	str	r6, [r3, #28]
 8008570:	3420      	adds	r4, #32
 8008572:	3320      	adds	r3, #32
 8008574:	2d0f      	cmp	r5, #15
 8008576:	d8ea      	bhi.n	800854e <memcpy+0x56>
 8008578:	f1a2 0310 	sub.w	r3, r2, #16
 800857c:	f023 040f 	bic.w	r4, r3, #15
 8008580:	f002 030f 	and.w	r3, r2, #15
 8008584:	3410      	adds	r4, #16
 8008586:	2b03      	cmp	r3, #3
 8008588:	eb00 0804 	add.w	r8, r0, r4
 800858c:	4421      	add	r1, r4
 800858e:	d951      	bls.n	8008634 <memcpy+0x13c>
 8008590:	f1a3 0904 	sub.w	r9, r3, #4
 8008594:	460b      	mov	r3, r1
 8008596:	ea4f 0999 	mov.w	r9, r9, lsr #2
 800859a:	eb01 0c89 	add.w	ip, r1, r9, lsl #2
 800859e:	f853 6b04 	ldr.w	r6, [r3], #4
 80085a2:	ebc1 050c 	rsb	r5, r1, ip
 80085a6:	4644      	mov	r4, r8
 80085a8:	f10c 0c04 	add.w	ip, ip, #4
 80085ac:	4563      	cmp	r3, ip
 80085ae:	f844 6b04 	str.w	r6, [r4], #4
 80085b2:	f3c5 0580 	ubfx	r5, r5, #2, #1
 80085b6:	d012      	beq.n	80085de <memcpy+0xe6>
 80085b8:	b12d      	cbz	r5, 80085c6 <memcpy+0xce>
 80085ba:	f853 5b04 	ldr.w	r5, [r3], #4
 80085be:	4563      	cmp	r3, ip
 80085c0:	f844 5b04 	str.w	r5, [r4], #4
 80085c4:	d00b      	beq.n	80085de <memcpy+0xe6>
 80085c6:	461e      	mov	r6, r3
 80085c8:	4625      	mov	r5, r4
 80085ca:	f856 7b04 	ldr.w	r7, [r6], #4
 80085ce:	f845 7b04 	str.w	r7, [r5], #4
 80085d2:	685f      	ldr	r7, [r3, #4]
 80085d4:	1d33      	adds	r3, r6, #4
 80085d6:	6067      	str	r7, [r4, #4]
 80085d8:	1d2c      	adds	r4, r5, #4
 80085da:	4563      	cmp	r3, ip
 80085dc:	d1f3      	bne.n	80085c6 <memcpy+0xce>
 80085de:	f109 0301 	add.w	r3, r9, #1
 80085e2:	009c      	lsls	r4, r3, #2
 80085e4:	1909      	adds	r1, r1, r4
 80085e6:	f002 0203 	and.w	r2, r2, #3
 80085ea:	4444      	add	r4, r8
 80085ec:	b1da      	cbz	r2, 8008626 <memcpy+0x12e>
 80085ee:	4623      	mov	r3, r4
 80085f0:	780d      	ldrb	r5, [r1, #0]
 80085f2:	f803 5b01 	strb.w	r5, [r3], #1
 80085f6:	18a2      	adds	r2, r4, r2
 80085f8:	43e4      	mvns	r4, r4
 80085fa:	1914      	adds	r4, r2, r4
 80085fc:	4293      	cmp	r3, r2
 80085fe:	f004 0401 	and.w	r4, r4, #1
 8008602:	d010      	beq.n	8008626 <memcpy+0x12e>
 8008604:	b12c      	cbz	r4, 8008612 <memcpy+0x11a>
 8008606:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800860a:	f803 4b01 	strb.w	r4, [r3], #1
 800860e:	4293      	cmp	r3, r2
 8008610:	d009      	beq.n	8008626 <memcpy+0x12e>
 8008612:	784d      	ldrb	r5, [r1, #1]
 8008614:	461c      	mov	r4, r3
 8008616:	f804 5b01 	strb.w	r5, [r4], #1
 800861a:	788d      	ldrb	r5, [r1, #2]
 800861c:	705d      	strb	r5, [r3, #1]
 800861e:	1c63      	adds	r3, r4, #1
 8008620:	3102      	adds	r1, #2
 8008622:	4293      	cmp	r3, r2
 8008624:	d1f5      	bne.n	8008612 <memcpy+0x11a>
 8008626:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 800862a:	4770      	bx	lr
 800862c:	4604      	mov	r4, r0
 800862e:	e7dd      	b.n	80085ec <memcpy+0xf4>
 8008630:	4604      	mov	r4, r0
 8008632:	e7dc      	b.n	80085ee <memcpy+0xf6>
 8008634:	4644      	mov	r4, r8
 8008636:	461a      	mov	r2, r3
 8008638:	e7d8      	b.n	80085ec <memcpy+0xf4>
 800863a:	bf00      	nop

0800863c <strcmp>:
 800863c:	ea80 0201 	eor.w	r2, r0, r1
 8008640:	f012 0f03 	tst.w	r2, #3
 8008644:	f040 803a 	bne.w	80086bc <strcmp_unaligned>
 8008648:	f010 0203 	ands.w	r2, r0, #3
 800864c:	f020 0003 	bic.w	r0, r0, #3
 8008650:	f021 0103 	bic.w	r1, r1, #3
 8008654:	f850 cb04 	ldr.w	ip, [r0], #4
 8008658:	bf08      	it	eq
 800865a:	f851 3b04 	ldreq.w	r3, [r1], #4
 800865e:	d00d      	beq.n	800867c <strcmp+0x40>
 8008660:	f082 0203 	eor.w	r2, r2, #3
 8008664:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8008668:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
 800866c:	fa23 f202 	lsr.w	r2, r3, r2
 8008670:	f851 3b04 	ldr.w	r3, [r1], #4
 8008674:	ea4c 0c02 	orr.w	ip, ip, r2
 8008678:	ea43 0302 	orr.w	r3, r3, r2
 800867c:	f1ac 3201 	sub.w	r2, ip, #16843009	; 0x1010101
 8008680:	459c      	cmp	ip, r3
 8008682:	bf01      	itttt	eq
 8008684:	ea22 020c 	biceq.w	r2, r2, ip
 8008688:	f012 3f80 	tsteq.w	r2, #2155905152	; 0x80808080
 800868c:	f850 cb04 	ldreq.w	ip, [r0], #4
 8008690:	f851 3b04 	ldreq.w	r3, [r1], #4
 8008694:	d0f2      	beq.n	800867c <strcmp+0x40>
 8008696:	ea4f 600c 	mov.w	r0, ip, lsl #24
 800869a:	ea4f 2c1c 	mov.w	ip, ip, lsr #8
 800869e:	2801      	cmp	r0, #1
 80086a0:	bf28      	it	cs
 80086a2:	ebb0 6f03 	cmpcs.w	r0, r3, lsl #24
 80086a6:	bf08      	it	eq
 80086a8:	0a1b      	lsreq	r3, r3, #8
 80086aa:	d0f4      	beq.n	8008696 <strcmp+0x5a>
 80086ac:	f003 03ff 	and.w	r3, r3, #255	; 0xff
 80086b0:	ea4f 6010 	mov.w	r0, r0, lsr #24
 80086b4:	eba0 0003 	sub.w	r0, r0, r3
 80086b8:	4770      	bx	lr
 80086ba:	bf00      	nop

080086bc <strcmp_unaligned>:
 80086bc:	f010 0f03 	tst.w	r0, #3
 80086c0:	d00a      	beq.n	80086d8 <strcmp_unaligned+0x1c>
 80086c2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80086c6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80086ca:	2a01      	cmp	r2, #1
 80086cc:	bf28      	it	cs
 80086ce:	429a      	cmpcs	r2, r3
 80086d0:	d0f4      	beq.n	80086bc <strcmp_unaligned>
 80086d2:	eba2 0003 	sub.w	r0, r2, r3
 80086d6:	4770      	bx	lr
 80086d8:	f84d 5d04 	str.w	r5, [sp, #-4]!
 80086dc:	f84d 4d04 	str.w	r4, [sp, #-4]!
 80086e0:	f04f 0201 	mov.w	r2, #1
 80086e4:	ea42 2202 	orr.w	r2, r2, r2, lsl #8
 80086e8:	ea42 4202 	orr.w	r2, r2, r2, lsl #16
 80086ec:	f001 0c03 	and.w	ip, r1, #3
 80086f0:	f021 0103 	bic.w	r1, r1, #3
 80086f4:	f850 4b04 	ldr.w	r4, [r0], #4
 80086f8:	f851 5b04 	ldr.w	r5, [r1], #4
 80086fc:	f1bc 0f02 	cmp.w	ip, #2
 8008700:	d026      	beq.n	8008750 <strcmp_unaligned+0x94>
 8008702:	d84b      	bhi.n	800879c <strcmp_unaligned+0xe0>
 8008704:	f024 4c7f 	bic.w	ip, r4, #4278190080	; 0xff000000
 8008708:	ebbc 2f15 	cmp.w	ip, r5, lsr #8
 800870c:	eba4 0302 	sub.w	r3, r4, r2
 8008710:	ea23 0304 	bic.w	r3, r3, r4
 8008714:	d10d      	bne.n	8008732 <strcmp_unaligned+0x76>
 8008716:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
 800871a:	bf08      	it	eq
 800871c:	f851 5b04 	ldreq.w	r5, [r1], #4
 8008720:	d10a      	bne.n	8008738 <strcmp_unaligned+0x7c>
 8008722:	ea8c 0c04 	eor.w	ip, ip, r4
 8008726:	ebbc 6f05 	cmp.w	ip, r5, lsl #24
 800872a:	d10c      	bne.n	8008746 <strcmp_unaligned+0x8a>
 800872c:	f850 4b04 	ldr.w	r4, [r0], #4
 8008730:	e7e8      	b.n	8008704 <strcmp_unaligned+0x48>
 8008732:	ea4f 2515 	mov.w	r5, r5, lsr #8
 8008736:	e05c      	b.n	80087f2 <strcmp_unaligned+0x136>
 8008738:	f033 437f 	bics.w	r3, r3, #4278190080	; 0xff000000
 800873c:	d152      	bne.n	80087e4 <strcmp_unaligned+0x128>
 800873e:	780d      	ldrb	r5, [r1, #0]
 8008740:	ea4f 6c14 	mov.w	ip, r4, lsr #24
 8008744:	e055      	b.n	80087f2 <strcmp_unaligned+0x136>
 8008746:	ea4f 6c14 	mov.w	ip, r4, lsr #24
 800874a:	f005 05ff 	and.w	r5, r5, #255	; 0xff
 800874e:	e050      	b.n	80087f2 <strcmp_unaligned+0x136>
 8008750:	ea4f 4c04 	mov.w	ip, r4, lsl #16
 8008754:	eba4 0302 	sub.w	r3, r4, r2
 8008758:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 800875c:	ea23 0304 	bic.w	r3, r3, r4
 8008760:	ebbc 4f15 	cmp.w	ip, r5, lsr #16
 8008764:	d117      	bne.n	8008796 <strcmp_unaligned+0xda>
 8008766:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
 800876a:	bf08      	it	eq
 800876c:	f851 5b04 	ldreq.w	r5, [r1], #4
 8008770:	d107      	bne.n	8008782 <strcmp_unaligned+0xc6>
 8008772:	ea8c 0c04 	eor.w	ip, ip, r4
 8008776:	ebbc 4f05 	cmp.w	ip, r5, lsl #16
 800877a:	d108      	bne.n	800878e <strcmp_unaligned+0xd2>
 800877c:	f850 4b04 	ldr.w	r4, [r0], #4
 8008780:	e7e6      	b.n	8008750 <strcmp_unaligned+0x94>
 8008782:	041b      	lsls	r3, r3, #16
 8008784:	d12e      	bne.n	80087e4 <strcmp_unaligned+0x128>
 8008786:	880d      	ldrh	r5, [r1, #0]
 8008788:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 800878c:	e031      	b.n	80087f2 <strcmp_unaligned+0x136>
 800878e:	ea4f 4505 	mov.w	r5, r5, lsl #16
 8008792:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 8008796:	ea4f 4515 	mov.w	r5, r5, lsr #16
 800879a:	e02a      	b.n	80087f2 <strcmp_unaligned+0x136>
 800879c:	f004 0cff 	and.w	ip, r4, #255	; 0xff
 80087a0:	ebbc 6f15 	cmp.w	ip, r5, lsr #24
 80087a4:	eba4 0302 	sub.w	r3, r4, r2
 80087a8:	ea23 0304 	bic.w	r3, r3, r4
 80087ac:	d10d      	bne.n	80087ca <strcmp_unaligned+0x10e>
 80087ae:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
 80087b2:	bf08      	it	eq
 80087b4:	f851 5b04 	ldreq.w	r5, [r1], #4
 80087b8:	d10a      	bne.n	80087d0 <strcmp_unaligned+0x114>
 80087ba:	ea8c 0c04 	eor.w	ip, ip, r4
 80087be:	ebbc 2f05 	cmp.w	ip, r5, lsl #8
 80087c2:	d10a      	bne.n	80087da <strcmp_unaligned+0x11e>
 80087c4:	f850 4b04 	ldr.w	r4, [r0], #4
 80087c8:	e7e8      	b.n	800879c <strcmp_unaligned+0xe0>
 80087ca:	ea4f 6515 	mov.w	r5, r5, lsr #24
 80087ce:	e010      	b.n	80087f2 <strcmp_unaligned+0x136>
 80087d0:	f014 0fff 	tst.w	r4, #255	; 0xff
 80087d4:	d006      	beq.n	80087e4 <strcmp_unaligned+0x128>
 80087d6:	f851 5b04 	ldr.w	r5, [r1], #4
 80087da:	ea4f 2c14 	mov.w	ip, r4, lsr #8
 80087de:	f025 457f 	bic.w	r5, r5, #4278190080	; 0xff000000
 80087e2:	e006      	b.n	80087f2 <strcmp_unaligned+0x136>
 80087e4:	f04f 0000 	mov.w	r0, #0
 80087e8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80087ec:	f85d 5b04 	ldr.w	r5, [sp], #4
 80087f0:	4770      	bx	lr
 80087f2:	f00c 02ff 	and.w	r2, ip, #255	; 0xff
 80087f6:	f005 00ff 	and.w	r0, r5, #255	; 0xff
 80087fa:	2801      	cmp	r0, #1
 80087fc:	bf28      	it	cs
 80087fe:	4290      	cmpcs	r0, r2
 8008800:	bf04      	itt	eq
 8008802:	ea4f 2c1c 	moveq.w	ip, ip, lsr #8
 8008806:	0a2d      	lsreq	r5, r5, #8
 8008808:	d0f3      	beq.n	80087f2 <strcmp_unaligned+0x136>
 800880a:	eba2 0000 	sub.w	r0, r2, r0
 800880e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008812:	f85d 5b04 	ldr.w	r5, [sp], #4
 8008816:	4770      	bx	lr

08008818 <strlen>:
 8008818:	f020 0103 	bic.w	r1, r0, #3
 800881c:	f010 0003 	ands.w	r0, r0, #3
 8008820:	f1c0 0000 	rsb	r0, r0, #0
 8008824:	f851 3b04 	ldr.w	r3, [r1], #4
 8008828:	f100 0c04 	add.w	ip, r0, #4
 800882c:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
 8008830:	f06f 0200 	mvn.w	r2, #0
 8008834:	bf1c      	itt	ne
 8008836:	fa22 f20c 	lsrne.w	r2, r2, ip
 800883a:	4313      	orrne	r3, r2
 800883c:	f04f 0c01 	mov.w	ip, #1
 8008840:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
 8008844:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
 8008848:	eba3 020c 	sub.w	r2, r3, ip
 800884c:	ea22 0203 	bic.w	r2, r2, r3
 8008850:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
 8008854:	bf04      	itt	eq
 8008856:	f851 3b04 	ldreq.w	r3, [r1], #4
 800885a:	3004      	addeq	r0, #4
 800885c:	d0f4      	beq.n	8008848 <strlen+0x30>
 800885e:	f013 0fff 	tst.w	r3, #255	; 0xff
 8008862:	bf1f      	itttt	ne
 8008864:	3001      	addne	r0, #1
 8008866:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
 800886a:	3001      	addne	r0, #1
 800886c:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
 8008870:	bf18      	it	ne
 8008872:	3001      	addne	r0, #1
 8008874:	4770      	bx	lr
 8008876:	bf00      	nop

08008878 <critical_factorization>:
 8008878:	e92d 07f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl}
 800887c:	2701      	movs	r7, #1
 800887e:	463c      	mov	r4, r7
 8008880:	2500      	movs	r5, #0
 8008882:	f04f 36ff 	mov.w	r6, #4294967295
 8008886:	1963      	adds	r3, r4, r5
 8008888:	428b      	cmp	r3, r1
 800888a:	eb00 0c06 	add.w	ip, r0, r6
 800888e:	d20d      	bcs.n	80088ac <critical_factorization+0x34>
 8008890:	f81c a004 	ldrb.w	sl, [ip, r4]
 8008894:	f810 8003 	ldrb.w	r8, [r0, r3]
 8008898:	45d0      	cmp	r8, sl
 800889a:	d22e      	bcs.n	80088fa <critical_factorization+0x82>
 800889c:	2401      	movs	r4, #1
 800889e:	461d      	mov	r5, r3
 80088a0:	1b9f      	subs	r7, r3, r6
 80088a2:	1963      	adds	r3, r4, r5
 80088a4:	428b      	cmp	r3, r1
 80088a6:	eb00 0c06 	add.w	ip, r0, r6
 80088aa:	d3f1      	bcc.n	8008890 <critical_factorization+0x18>
 80088ac:	f04f 0a01 	mov.w	sl, #1
 80088b0:	6017      	str	r7, [r2, #0]
 80088b2:	4654      	mov	r4, sl
 80088b4:	2500      	movs	r5, #0
 80088b6:	f04f 3cff 	mov.w	ip, #4294967295
 80088ba:	1963      	adds	r3, r4, r5
 80088bc:	4299      	cmp	r1, r3
 80088be:	eb00 080c 	add.w	r8, r0, ip
 80088c2:	d90e      	bls.n	80088e2 <critical_factorization+0x6a>
 80088c4:	f818 8004 	ldrb.w	r8, [r8, r4]
 80088c8:	f810 9003 	ldrb.w	r9, [r0, r3]
 80088cc:	45c1      	cmp	r9, r8
 80088ce:	d91a      	bls.n	8008906 <critical_factorization+0x8e>
 80088d0:	2401      	movs	r4, #1
 80088d2:	461d      	mov	r5, r3
 80088d4:	ebcc 0a03 	rsb	sl, ip, r3
 80088d8:	1963      	adds	r3, r4, r5
 80088da:	4299      	cmp	r1, r3
 80088dc:	eb00 080c 	add.w	r8, r0, ip
 80088e0:	d8f0      	bhi.n	80088c4 <critical_factorization+0x4c>
 80088e2:	f10c 0001 	add.w	r0, ip, #1
 80088e6:	3601      	adds	r6, #1
 80088e8:	42b0      	cmp	r0, r6
 80088ea:	bf3c      	itt	cc
 80088ec:	46ba      	movcc	sl, r7
 80088ee:	4630      	movcc	r0, r6
 80088f0:	f8c2 a000 	str.w	sl, [r2]
 80088f4:	e8bd 07f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl}
 80088f8:	4770      	bx	lr
 80088fa:	d00b      	beq.n	8008914 <critical_factorization+0x9c>
 80088fc:	2701      	movs	r7, #1
 80088fe:	462e      	mov	r6, r5
 8008900:	463c      	mov	r4, r7
 8008902:	19ed      	adds	r5, r5, r7
 8008904:	e7bf      	b.n	8008886 <critical_factorization+0xe>
 8008906:	d009      	beq.n	800891c <critical_factorization+0xa4>
 8008908:	f04f 0a01 	mov.w	sl, #1
 800890c:	46ac      	mov	ip, r5
 800890e:	4654      	mov	r4, sl
 8008910:	4455      	add	r5, sl
 8008912:	e7d2      	b.n	80088ba <critical_factorization+0x42>
 8008914:	42bc      	cmp	r4, r7
 8008916:	d005      	beq.n	8008924 <critical_factorization+0xac>
 8008918:	3401      	adds	r4, #1
 800891a:	e7b4      	b.n	8008886 <critical_factorization+0xe>
 800891c:	4554      	cmp	r4, sl
 800891e:	d005      	beq.n	800892c <critical_factorization+0xb4>
 8008920:	3401      	adds	r4, #1
 8008922:	e7ca      	b.n	80088ba <critical_factorization+0x42>
 8008924:	4627      	mov	r7, r4
 8008926:	461d      	mov	r5, r3
 8008928:	2401      	movs	r4, #1
 800892a:	e7ac      	b.n	8008886 <critical_factorization+0xe>
 800892c:	46a2      	mov	sl, r4
 800892e:	461d      	mov	r5, r3
 8008930:	2401      	movs	r4, #1
 8008932:	e7c2      	b.n	80088ba <critical_factorization+0x42>

08008934 <two_way_long_needle>:
 8008934:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008938:	f2ad 4d24 	subw	sp, sp, #1060	; 0x424
 800893c:	4616      	mov	r6, r2
 800893e:	4607      	mov	r7, r0
 8008940:	460c      	mov	r4, r1
 8008942:	4610      	mov	r0, r2
 8008944:	4619      	mov	r1, r3
 8008946:	aa07      	add	r2, sp, #28
 8008948:	461d      	mov	r5, r3
 800894a:	f7ff ff95 	bl	8008878 <critical_factorization>
 800894e:	ab07      	add	r3, sp, #28
 8008950:	9001      	str	r0, [sp, #4]
 8008952:	f20d 411c 	addw	r1, sp, #1052	; 0x41c
 8008956:	1d1a      	adds	r2, r3, #4
 8008958:	605d      	str	r5, [r3, #4]
 800895a:	3308      	adds	r3, #8
 800895c:	428b      	cmp	r3, r1
 800895e:	6055      	str	r5, [r2, #4]
 8008960:	d1f9      	bne.n	8008956 <two_way_long_needle+0x22>
 8008962:	b31d      	cbz	r5, 80089ac <two_way_long_needle+0x78>
 8008964:	7832      	ldrb	r2, [r6, #0]
 8008966:	2301      	movs	r3, #1
 8008968:	a808      	add	r0, sp, #32
 800896a:	1e69      	subs	r1, r5, #1
 800896c:	42ab      	cmp	r3, r5
 800896e:	f840 1022 	str.w	r1, [r0, r2, lsl #2]
 8008972:	ea01 0203 	and.w	r2, r1, r3
 8008976:	d019      	beq.n	80089ac <two_way_long_needle+0x78>
 8008978:	b13a      	cbz	r2, 800898a <two_way_long_needle+0x56>
 800897a:	7872      	ldrb	r2, [r6, #1]
 800897c:	2302      	movs	r3, #2
 800897e:	f101 3eff 	add.w	lr, r1, #4294967295
 8008982:	42ab      	cmp	r3, r5
 8008984:	f840 e022 	str.w	lr, [r0, r2, lsl #2]
 8008988:	d010      	beq.n	80089ac <two_way_long_needle+0x78>
 800898a:	46a1      	mov	r9, r4
 800898c:	46a8      	mov	r8, r5
 800898e:	1c5c      	adds	r4, r3, #1
 8008990:	f816 c003 	ldrb.w	ip, [r6, r3]
 8008994:	5d32      	ldrb	r2, [r6, r4]
 8008996:	1acd      	subs	r5, r1, r3
 8008998:	3302      	adds	r3, #2
 800899a:	1b0c      	subs	r4, r1, r4
 800899c:	4543      	cmp	r3, r8
 800899e:	f840 502c 	str.w	r5, [r0, ip, lsl #2]
 80089a2:	f840 4022 	str.w	r4, [r0, r2, lsl #2]
 80089a6:	d1f2      	bne.n	800898e <two_way_long_needle+0x5a>
 80089a8:	464c      	mov	r4, r9
 80089aa:	4645      	mov	r5, r8
 80089ac:	9907      	ldr	r1, [sp, #28]
 80089ae:	9a01      	ldr	r2, [sp, #4]
 80089b0:	4630      	mov	r0, r6
 80089b2:	1871      	adds	r1, r6, r1
 80089b4:	f000 fb62 	bl	800907c <memcmp>
 80089b8:	2800      	cmp	r0, #0
 80089ba:	f040 80be 	bne.w	8008b3a <two_way_long_needle+0x206>
 80089be:	f8dd 9004 	ldr.w	r9, [sp, #4]
 80089c2:	f8dd e004 	ldr.w	lr, [sp, #4]
 80089c6:	9502      	str	r5, [sp, #8]
 80089c8:	f109 3bff 	add.w	fp, r9, #4294967295
 80089cc:	eb06 0c0b 	add.w	ip, r6, fp
 80089d0:	f8cd b00c 	str.w	fp, [sp, #12]
 80089d4:	f1ce 0b01 	rsb	fp, lr, #1
 80089d8:	4622      	mov	r2, r4
 80089da:	4682      	mov	sl, r0
 80089dc:	f105 39ff 	add.w	r9, r5, #4294967295
 80089e0:	f8cd c010 	str.w	ip, [sp, #16]
 80089e4:	f8cd b014 	str.w	fp, [sp, #20]
 80089e8:	4604      	mov	r4, r0
 80089ea:	e008      	b.n	80089fe <two_way_long_needle+0xca>
 80089ec:	b124      	cbz	r4, 80089f8 <two_way_long_needle+0xc4>
 80089ee:	9c07      	ldr	r4, [sp, #28]
 80089f0:	42a3      	cmp	r3, r4
 80089f2:	d201      	bcs.n	80089f8 <two_way_long_needle+0xc4>
 80089f4:	9902      	ldr	r1, [sp, #8]
 80089f6:	1b0b      	subs	r3, r1, r4
 80089f8:	449a      	add	sl, r3
 80089fa:	2400      	movs	r4, #0
 80089fc:	462a      	mov	r2, r5
 80089fe:	9d02      	ldr	r5, [sp, #8]
 8008a00:	4455      	add	r5, sl
 8008a02:	18b8      	adds	r0, r7, r2
 8008a04:	2100      	movs	r1, #0
 8008a06:	1aaa      	subs	r2, r5, r2
 8008a08:	f000 fa98 	bl	8008f3c <memchr>
 8008a0c:	2800      	cmp	r0, #0
 8008a0e:	f040 808e 	bne.w	8008b2e <two_way_long_needle+0x1fa>
 8008a12:	2d00      	cmp	r5, #0
 8008a14:	f000 808b 	beq.w	8008b2e <two_way_long_needle+0x1fa>
 8008a18:	1979      	adds	r1, r7, r5
 8008a1a:	a808      	add	r0, sp, #32
 8008a1c:	f811 3c01 	ldrb.w	r3, [r1, #-1]
 8008a20:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 8008a24:	2b00      	cmp	r3, #0
 8008a26:	d1e1      	bne.n	80089ec <two_way_long_needle+0xb8>
 8008a28:	9b01      	ldr	r3, [sp, #4]
 8008a2a:	429c      	cmp	r4, r3
 8008a2c:	bf28      	it	cs
 8008a2e:	4623      	movcs	r3, r4
 8008a30:	454b      	cmp	r3, r9
 8008a32:	d22a      	bcs.n	8008a8a <two_way_long_needle+0x156>
 8008a34:	eb07 010a 	add.w	r1, r7, sl
 8008a38:	f816 b003 	ldrb.w	fp, [r6, r3]
 8008a3c:	5cca      	ldrb	r2, [r1, r3]
 8008a3e:	4593      	cmp	fp, r2
 8008a40:	eb06 0003 	add.w	r0, r6, r3
 8008a44:	d16f      	bne.n	8008b26 <two_way_long_needle+0x1f2>
 8008a46:	ea6f 0c03 	mvn.w	ip, r3
 8008a4a:	eb0c 0e09 	add.w	lr, ip, r9
 8008a4e:	f01e 0f01 	tst.w	lr, #1
 8008a52:	4602      	mov	r2, r0
 8008a54:	d016      	beq.n	8008a84 <two_way_long_needle+0x150>
 8008a56:	3301      	adds	r3, #1
 8008a58:	454b      	cmp	r3, r9
 8008a5a:	d216      	bcs.n	8008a8a <two_way_long_needle+0x156>
 8008a5c:	7840      	ldrb	r0, [r0, #1]
 8008a5e:	f811 b003 	ldrb.w	fp, [r1, r3]
 8008a62:	3201      	adds	r2, #1
 8008a64:	4583      	cmp	fp, r0
 8008a66:	d00d      	beq.n	8008a84 <two_way_long_needle+0x150>
 8008a68:	e05d      	b.n	8008b26 <two_way_long_needle+0x1f2>
 8008a6a:	f812 0f01 	ldrb.w	r0, [r2, #1]!
 8008a6e:	f811 c003 	ldrb.w	ip, [r1, r3]
 8008a72:	4584      	cmp	ip, r0
 8008a74:	d157      	bne.n	8008b26 <two_way_long_needle+0x1f2>
 8008a76:	3301      	adds	r3, #1
 8008a78:	f812 0f01 	ldrb.w	r0, [r2, #1]!
 8008a7c:	f811 e003 	ldrb.w	lr, [r1, r3]
 8008a80:	4586      	cmp	lr, r0
 8008a82:	d150      	bne.n	8008b26 <two_way_long_needle+0x1f2>
 8008a84:	3301      	adds	r3, #1
 8008a86:	454b      	cmp	r3, r9
 8008a88:	d3ef      	bcc.n	8008a6a <two_way_long_needle+0x136>
 8008a8a:	f8dd b004 	ldr.w	fp, [sp, #4]
 8008a8e:	9b03      	ldr	r3, [sp, #12]
 8008a90:	455c      	cmp	r4, fp
 8008a92:	bf28      	it	cs
 8008a94:	465b      	movcs	r3, fp
 8008a96:	d23d      	bcs.n	8008b14 <two_way_long_needle+0x1e0>
 8008a98:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8008a9c:	eb07 0c0a 	add.w	ip, r7, sl
 8008aa0:	f816 100b 	ldrb.w	r1, [r6, fp]
 8008aa4:	f81c 000b 	ldrb.w	r0, [ip, fp]
 8008aa8:	4281      	cmp	r1, r0
 8008aaa:	f040 80ca 	bne.w	8008c42 <two_way_long_needle+0x30e>
 8008aae:	f8dd b010 	ldr.w	fp, [sp, #16]
 8008ab2:	eb06 0804 	add.w	r8, r6, r4
 8008ab6:	ebc8 010b 	rsb	r1, r8, fp
 8008aba:	07c8      	lsls	r0, r1, #31
 8008abc:	465a      	mov	r2, fp
 8008abe:	d524      	bpl.n	8008b0a <two_way_long_needle+0x1d6>
 8008ac0:	9a04      	ldr	r2, [sp, #16]
 8008ac2:	f8dd e00c 	ldr.w	lr, [sp, #12]
 8008ac6:	f812 0c01 	ldrb.w	r0, [r2, #-1]
 8008aca:	f8dd b010 	ldr.w	fp, [sp, #16]
 8008ace:	9000      	str	r0, [sp, #0]
 8008ad0:	f10e 31ff 	add.w	r1, lr, #4294967295
 8008ad4:	f10b 32ff 	add.w	r2, fp, #4294967295
 8008ad8:	f81c 0001 	ldrb.w	r0, [ip, r1]
 8008adc:	f8dd b000 	ldr.w	fp, [sp]
 8008ae0:	4583      	cmp	fp, r0
 8008ae2:	d117      	bne.n	8008b14 <two_way_long_needle+0x1e0>
 8008ae4:	460b      	mov	r3, r1
 8008ae6:	e010      	b.n	8008b0a <two_way_long_needle+0x1d6>
 8008ae8:	f812 bc01 	ldrb.w	fp, [r2, #-1]
 8008aec:	f81c 2000 	ldrb.w	r2, [ip, r0]
 8008af0:	4593      	cmp	fp, r2
 8008af2:	f101 32ff 	add.w	r2, r1, #4294967295
 8008af6:	d10d      	bne.n	8008b14 <two_way_long_needle+0x1e0>
 8008af8:	4603      	mov	r3, r0
 8008afa:	3801      	subs	r0, #1
 8008afc:	f811 bc01 	ldrb.w	fp, [r1, #-1]
 8008b00:	f81c 1000 	ldrb.w	r1, [ip, r0]
 8008b04:	458b      	cmp	fp, r1
 8008b06:	d105      	bne.n	8008b14 <two_way_long_needle+0x1e0>
 8008b08:	4603      	mov	r3, r0
 8008b0a:	1e58      	subs	r0, r3, #1
 8008b0c:	4542      	cmp	r2, r8
 8008b0e:	f102 31ff 	add.w	r1, r2, #4294967295
 8008b12:	d1e9      	bne.n	8008ae8 <two_way_long_needle+0x1b4>
 8008b14:	3401      	adds	r4, #1
 8008b16:	429c      	cmp	r4, r3
 8008b18:	f200 8095 	bhi.w	8008c46 <two_way_long_needle+0x312>
 8008b1c:	9c07      	ldr	r4, [sp, #28]
 8008b1e:	9a02      	ldr	r2, [sp, #8]
 8008b20:	44a2      	add	sl, r4
 8008b22:	1b14      	subs	r4, r2, r4
 8008b24:	e76a      	b.n	80089fc <two_way_long_needle+0xc8>
 8008b26:	f8dd b014 	ldr.w	fp, [sp, #20]
 8008b2a:	44da      	add	sl, fp
 8008b2c:	e764      	b.n	80089f8 <two_way_long_needle+0xc4>
 8008b2e:	2000      	movs	r0, #0
 8008b30:	b009      	add	sp, #36	; 0x24
 8008b32:	f50d 6d80 	add.w	sp, sp, #1024	; 0x400
 8008b36:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008b3a:	f8dd b004 	ldr.w	fp, [sp, #4]
 8008b3e:	9a01      	ldr	r2, [sp, #4]
 8008b40:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8008b44:	ebcb 0005 	rsb	r0, fp, r5
 8008b48:	4558      	cmp	r0, fp
 8008b4a:	bf38      	it	cc
 8008b4c:	4658      	movcc	r0, fp
 8008b4e:	1c43      	adds	r3, r0, #1
 8008b50:	9801      	ldr	r0, [sp, #4]
 8008b52:	9307      	str	r3, [sp, #28]
 8008b54:	18b1      	adds	r1, r6, r2
 8008b56:	f1c0 0301 	rsb	r3, r0, #1
 8008b5a:	f105 3bff 	add.w	fp, r5, #4294967295
 8008b5e:	9302      	str	r3, [sp, #8]
 8008b60:	9501      	str	r5, [sp, #4]
 8008b62:	f04f 0a00 	mov.w	sl, #0
 8008b66:	f102 39ff 	add.w	r9, r2, #4294967295
 8008b6a:	4623      	mov	r3, r4
 8008b6c:	460d      	mov	r5, r1
 8008b6e:	9c01      	ldr	r4, [sp, #4]
 8008b70:	4454      	add	r4, sl
 8008b72:	18f8      	adds	r0, r7, r3
 8008b74:	2100      	movs	r1, #0
 8008b76:	1ae2      	subs	r2, r4, r3
 8008b78:	f000 f9e0 	bl	8008f3c <memchr>
 8008b7c:	2800      	cmp	r0, #0
 8008b7e:	d1d6      	bne.n	8008b2e <two_way_long_needle+0x1fa>
 8008b80:	2c00      	cmp	r4, #0
 8008b82:	d0d4      	beq.n	8008b2e <two_way_long_needle+0x1fa>
 8008b84:	193a      	adds	r2, r7, r4
 8008b86:	a908      	add	r1, sp, #32
 8008b88:	f812 0c01 	ldrb.w	r0, [r2, #-1]
 8008b8c:	f851 0020 	ldr.w	r0, [r1, r0, lsl #2]
 8008b90:	2800      	cmp	r0, #0
 8008b92:	d14f      	bne.n	8008c34 <two_way_long_needle+0x300>
 8008b94:	45d8      	cmp	r8, fp
 8008b96:	eb07 000a 	add.w	r0, r7, sl
 8008b9a:	d22a      	bcs.n	8008bf2 <two_way_long_needle+0x2be>
 8008b9c:	f810 3008 	ldrb.w	r3, [r0, r8]
 8008ba0:	782a      	ldrb	r2, [r5, #0]
 8008ba2:	429a      	cmp	r2, r3
 8008ba4:	bf18      	it	ne
 8008ba6:	4643      	movne	r3, r8
 8008ba8:	d147      	bne.n	8008c3a <two_way_long_needle+0x306>
 8008baa:	ea6f 0308 	mvn.w	r3, r8
 8008bae:	eb03 010b 	add.w	r1, r3, fp
 8008bb2:	07c9      	lsls	r1, r1, #31
 8008bb4:	462a      	mov	r2, r5
 8008bb6:	4643      	mov	r3, r8
 8008bb8:	d518      	bpl.n	8008bec <two_way_long_needle+0x2b8>
 8008bba:	f108 0301 	add.w	r3, r8, #1
 8008bbe:	455b      	cmp	r3, fp
 8008bc0:	d217      	bcs.n	8008bf2 <two_way_long_needle+0x2be>
 8008bc2:	462a      	mov	r2, r5
 8008bc4:	f810 e003 	ldrb.w	lr, [r0, r3]
 8008bc8:	f812 1f01 	ldrb.w	r1, [r2, #1]!
 8008bcc:	458e      	cmp	lr, r1
 8008bce:	d00d      	beq.n	8008bec <two_way_long_needle+0x2b8>
 8008bd0:	e033      	b.n	8008c3a <two_way_long_needle+0x306>
 8008bd2:	f812 1f01 	ldrb.w	r1, [r2, #1]!
 8008bd6:	f810 c003 	ldrb.w	ip, [r0, r3]
 8008bda:	458c      	cmp	ip, r1
 8008bdc:	d12d      	bne.n	8008c3a <two_way_long_needle+0x306>
 8008bde:	3301      	adds	r3, #1
 8008be0:	f812 1f01 	ldrb.w	r1, [r2, #1]!
 8008be4:	f810 e003 	ldrb.w	lr, [r0, r3]
 8008be8:	458e      	cmp	lr, r1
 8008bea:	d126      	bne.n	8008c3a <two_way_long_needle+0x306>
 8008bec:	3301      	adds	r3, #1
 8008bee:	455b      	cmp	r3, fp
 8008bf0:	d3ef      	bcc.n	8008bd2 <two_way_long_needle+0x29e>
 8008bf2:	f1b9 3fff 	cmp.w	r9, #4294967295
 8008bf6:	464b      	mov	r3, r9
 8008bf8:	d09a      	beq.n	8008b30 <two_way_long_needle+0x1fc>
 8008bfa:	f816 1009 	ldrb.w	r1, [r6, r9]
 8008bfe:	f810 2009 	ldrb.w	r2, [r0, r9]
 8008c02:	4291      	cmp	r1, r2
 8008c04:	d115      	bne.n	8008c32 <two_way_long_needle+0x2fe>
 8008c06:	f019 0f01 	tst.w	r9, #1
 8008c0a:	d00a      	beq.n	8008c22 <two_way_long_needle+0x2ee>
 8008c0c:	f109 33ff 	add.w	r3, r9, #4294967295
 8008c10:	5cf1      	ldrb	r1, [r6, r3]
 8008c12:	5cc2      	ldrb	r2, [r0, r3]
 8008c14:	4291      	cmp	r1, r2
 8008c16:	d004      	beq.n	8008c22 <two_way_long_needle+0x2ee>
 8008c18:	e00b      	b.n	8008c32 <two_way_long_needle+0x2fe>
 8008c1a:	5cf1      	ldrb	r1, [r6, r3]
 8008c1c:	5cc2      	ldrb	r2, [r0, r3]
 8008c1e:	4291      	cmp	r1, r2
 8008c20:	d107      	bne.n	8008c32 <two_way_long_needle+0x2fe>
 8008c22:	1e5a      	subs	r2, r3, #1
 8008c24:	2b00      	cmp	r3, #0
 8008c26:	d083      	beq.n	8008b30 <two_way_long_needle+0x1fc>
 8008c28:	5cb1      	ldrb	r1, [r6, r2]
 8008c2a:	5c82      	ldrb	r2, [r0, r2]
 8008c2c:	3b02      	subs	r3, #2
 8008c2e:	4291      	cmp	r1, r2
 8008c30:	d0f3      	beq.n	8008c1a <two_way_long_needle+0x2e6>
 8008c32:	9807      	ldr	r0, [sp, #28]
 8008c34:	4482      	add	sl, r0
 8008c36:	4623      	mov	r3, r4
 8008c38:	e799      	b.n	8008b6e <two_way_long_needle+0x23a>
 8008c3a:	9a02      	ldr	r2, [sp, #8]
 8008c3c:	4492      	add	sl, r2
 8008c3e:	449a      	add	sl, r3
 8008c40:	e7f9      	b.n	8008c36 <two_way_long_needle+0x302>
 8008c42:	9b01      	ldr	r3, [sp, #4]
 8008c44:	e766      	b.n	8008b14 <two_way_long_needle+0x1e0>
 8008c46:	eb07 000a 	add.w	r0, r7, sl
 8008c4a:	e771      	b.n	8008b30 <two_way_long_needle+0x1fc>

08008c4c <strstr>:
 8008c4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c50:	7803      	ldrb	r3, [r0, #0]
 8008c52:	b089      	sub	sp, #36	; 0x24
 8008c54:	4605      	mov	r5, r0
 8008c56:	460f      	mov	r7, r1
 8008c58:	2b00      	cmp	r3, #0
 8008c5a:	f000 8167 	beq.w	8008f2c <strstr+0x2e0>
 8008c5e:	780a      	ldrb	r2, [r1, #0]
 8008c60:	b19a      	cbz	r2, 8008c8a <strstr+0x3e>
 8008c62:	4684      	mov	ip, r0
 8008c64:	3101      	adds	r1, #1
 8008c66:	2401      	movs	r4, #1
 8008c68:	e002      	b.n	8008c70 <strstr+0x24>
 8008c6a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008c6e:	b15a      	cbz	r2, 8008c88 <strstr+0x3c>
 8008c70:	4293      	cmp	r3, r2
 8008c72:	bf14      	ite	ne
 8008c74:	2400      	movne	r4, #0
 8008c76:	f004 0401 	andeq.w	r4, r4, #1
 8008c7a:	f81c 3f01 	ldrb.w	r3, [ip, #1]!
 8008c7e:	460e      	mov	r6, r1
 8008c80:	2b00      	cmp	r3, #0
 8008c82:	d1f2      	bne.n	8008c6a <strstr+0x1e>
 8008c84:	7830      	ldrb	r0, [r6, #0]
 8008c86:	b920      	cbnz	r0, 8008c92 <strstr+0x46>
 8008c88:	b12c      	cbz	r4, 8008c96 <strstr+0x4a>
 8008c8a:	4628      	mov	r0, r5
 8008c8c:	b009      	add	sp, #36	; 0x24
 8008c8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008c92:	2500      	movs	r5, #0
 8008c94:	e7f9      	b.n	8008c8a <strstr+0x3e>
 8008c96:	1c68      	adds	r0, r5, #1
 8008c98:	7839      	ldrb	r1, [r7, #0]
 8008c9a:	f000 fa4b 	bl	8009134 <strchr>
 8008c9e:	1bf6      	subs	r6, r6, r7
 8008ca0:	4680      	mov	r8, r0
 8008ca2:	2800      	cmp	r0, #0
 8008ca4:	d0f5      	beq.n	8008c92 <strstr+0x46>
 8008ca6:	2e01      	cmp	r6, #1
 8008ca8:	f000 80be 	beq.w	8008e28 <strstr+0x1dc>
 8008cac:	19ad      	adds	r5, r5, r6
 8008cae:	42a8      	cmp	r0, r5
 8008cb0:	bf94      	ite	ls
 8008cb2:	ebc0 0405 	rsbls	r4, r0, r5
 8008cb6:	2401      	movhi	r4, #1
 8008cb8:	2e1f      	cmp	r6, #31
 8008cba:	d906      	bls.n	8008cca <strstr+0x7e>
 8008cbc:	4621      	mov	r1, r4
 8008cbe:	463a      	mov	r2, r7
 8008cc0:	4633      	mov	r3, r6
 8008cc2:	f7ff fe37 	bl	8008934 <two_way_long_needle>
 8008cc6:	4605      	mov	r5, r0
 8008cc8:	e7df      	b.n	8008c8a <strstr+0x3e>
 8008cca:	4631      	mov	r1, r6
 8008ccc:	aa07      	add	r2, sp, #28
 8008cce:	4638      	mov	r0, r7
 8008cd0:	f7ff fdd2 	bl	8008878 <critical_factorization>
 8008cd4:	9907      	ldr	r1, [sp, #28]
 8008cd6:	4681      	mov	r9, r0
 8008cd8:	1879      	adds	r1, r7, r1
 8008cda:	4638      	mov	r0, r7
 8008cdc:	464a      	mov	r2, r9
 8008cde:	f000 f9cd 	bl	800907c <memcmp>
 8008ce2:	2800      	cmp	r0, #0
 8008ce4:	f040 80a2 	bne.w	8008e2c <strstr+0x1e0>
 8008ce8:	f109 3bff 	add.w	fp, r9, #4294967295
 8008cec:	eb07 0e0b 	add.w	lr, r7, fp
 8008cf0:	f8cd b008 	str.w	fp, [sp, #8]
 8008cf4:	f1c9 0b01 	rsb	fp, r9, #1
 8008cf8:	f8cd 9010 	str.w	r9, [sp, #16]
 8008cfc:	4605      	mov	r5, r0
 8008cfe:	f8cd e00c 	str.w	lr, [sp, #12]
 8008d02:	f8cd b014 	str.w	fp, [sp, #20]
 8008d06:	4622      	mov	r2, r4
 8008d08:	4681      	mov	r9, r0
 8008d0a:	19ac      	adds	r4, r5, r6
 8008d0c:	eb08 0002 	add.w	r0, r8, r2
 8008d10:	2100      	movs	r1, #0
 8008d12:	1aa2      	subs	r2, r4, r2
 8008d14:	f000 f912 	bl	8008f3c <memchr>
 8008d18:	2800      	cmp	r0, #0
 8008d1a:	d1ba      	bne.n	8008c92 <strstr+0x46>
 8008d1c:	2c00      	cmp	r4, #0
 8008d1e:	d0b8      	beq.n	8008c92 <strstr+0x46>
 8008d20:	9b04      	ldr	r3, [sp, #16]
 8008d22:	4599      	cmp	r9, r3
 8008d24:	bf28      	it	cs
 8008d26:	464b      	movcs	r3, r9
 8008d28:	429e      	cmp	r6, r3
 8008d2a:	d92b      	bls.n	8008d84 <strstr+0x138>
 8008d2c:	eb08 0003 	add.w	r0, r8, r3
 8008d30:	5cf9      	ldrb	r1, [r7, r3]
 8008d32:	5d42      	ldrb	r2, [r0, r5]
 8008d34:	4291      	cmp	r1, r2
 8008d36:	eb07 0003 	add.w	r0, r7, r3
 8008d3a:	d16e      	bne.n	8008e1a <strstr+0x1ce>
 8008d3c:	ea6f 0c03 	mvn.w	ip, r3
 8008d40:	eb0c 0e06 	add.w	lr, ip, r6
 8008d44:	f01e 0f01 	tst.w	lr, #1
 8008d48:	4602      	mov	r2, r0
 8008d4a:	eb08 0105 	add.w	r1, r8, r5
 8008d4e:	d016      	beq.n	8008d7e <strstr+0x132>
 8008d50:	3301      	adds	r3, #1
 8008d52:	429e      	cmp	r6, r3
 8008d54:	d916      	bls.n	8008d84 <strstr+0x138>
 8008d56:	7840      	ldrb	r0, [r0, #1]
 8008d58:	f811 c003 	ldrb.w	ip, [r1, r3]
 8008d5c:	3201      	adds	r2, #1
 8008d5e:	4584      	cmp	ip, r0
 8008d60:	d00d      	beq.n	8008d7e <strstr+0x132>
 8008d62:	e05a      	b.n	8008e1a <strstr+0x1ce>
 8008d64:	f812 0f01 	ldrb.w	r0, [r2, #1]!
 8008d68:	f811 e003 	ldrb.w	lr, [r1, r3]
 8008d6c:	4586      	cmp	lr, r0
 8008d6e:	d154      	bne.n	8008e1a <strstr+0x1ce>
 8008d70:	3301      	adds	r3, #1
 8008d72:	f812 0f01 	ldrb.w	r0, [r2, #1]!
 8008d76:	f811 c003 	ldrb.w	ip, [r1, r3]
 8008d7a:	4584      	cmp	ip, r0
 8008d7c:	d14d      	bne.n	8008e1a <strstr+0x1ce>
 8008d7e:	3301      	adds	r3, #1
 8008d80:	429e      	cmp	r6, r3
 8008d82:	d8ef      	bhi.n	8008d64 <strstr+0x118>
 8008d84:	9b04      	ldr	r3, [sp, #16]
 8008d86:	9a02      	ldr	r2, [sp, #8]
 8008d88:	454b      	cmp	r3, r9
 8008d8a:	f240 80d2 	bls.w	8008f32 <strstr+0x2e6>
 8008d8e:	eb08 0e05 	add.w	lr, r8, r5
 8008d92:	5cb9      	ldrb	r1, [r7, r2]
 8008d94:	f81e 0002 	ldrb.w	r0, [lr, r2]
 8008d98:	4281      	cmp	r1, r0
 8008d9a:	f040 80ca 	bne.w	8008f32 <strstr+0x2e6>
 8008d9e:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8008da2:	eb07 0a09 	add.w	sl, r7, r9
 8008da6:	ebca 010b 	rsb	r1, sl, fp
 8008daa:	07c9      	lsls	r1, r1, #31
 8008dac:	465b      	mov	r3, fp
 8008dae:	d524      	bpl.n	8008dfa <strstr+0x1ae>
 8008db0:	9b03      	ldr	r3, [sp, #12]
 8008db2:	f8dd b008 	ldr.w	fp, [sp, #8]
 8008db6:	f813 0c01 	ldrb.w	r0, [r3, #-1]
 8008dba:	f8dd c00c 	ldr.w	ip, [sp, #12]
 8008dbe:	9001      	str	r0, [sp, #4]
 8008dc0:	f10b 31ff 	add.w	r1, fp, #4294967295
 8008dc4:	f8dd b004 	ldr.w	fp, [sp, #4]
 8008dc8:	f81e 0001 	ldrb.w	r0, [lr, r1]
 8008dcc:	4583      	cmp	fp, r0
 8008dce:	f10c 33ff 	add.w	r3, ip, #4294967295
 8008dd2:	d117      	bne.n	8008e04 <strstr+0x1b8>
 8008dd4:	460a      	mov	r2, r1
 8008dd6:	e010      	b.n	8008dfa <strstr+0x1ae>
 8008dd8:	f813 bc01 	ldrb.w	fp, [r3, #-1]
 8008ddc:	f81e 3000 	ldrb.w	r3, [lr, r0]
 8008de0:	459b      	cmp	fp, r3
 8008de2:	f101 33ff 	add.w	r3, r1, #4294967295
 8008de6:	d10d      	bne.n	8008e04 <strstr+0x1b8>
 8008de8:	4602      	mov	r2, r0
 8008dea:	3801      	subs	r0, #1
 8008dec:	f811 bc01 	ldrb.w	fp, [r1, #-1]
 8008df0:	f81e 1000 	ldrb.w	r1, [lr, r0]
 8008df4:	458b      	cmp	fp, r1
 8008df6:	d105      	bne.n	8008e04 <strstr+0x1b8>
 8008df8:	4602      	mov	r2, r0
 8008dfa:	1e50      	subs	r0, r2, #1
 8008dfc:	4553      	cmp	r3, sl
 8008dfe:	f103 31ff 	add.w	r1, r3, #4294967295
 8008e02:	d1e9      	bne.n	8008dd8 <strstr+0x18c>
 8008e04:	f109 0901 	add.w	r9, r9, #1
 8008e08:	4591      	cmp	r9, r2
 8008e0a:	f200 8094 	bhi.w	8008f36 <strstr+0x2ea>
 8008e0e:	9a07      	ldr	r2, [sp, #28]
 8008e10:	18ad      	adds	r5, r5, r2
 8008e12:	ebc2 0906 	rsb	r9, r2, r6
 8008e16:	4622      	mov	r2, r4
 8008e18:	e777      	b.n	8008d0a <strstr+0xbe>
 8008e1a:	f8dd b014 	ldr.w	fp, [sp, #20]
 8008e1e:	445d      	add	r5, fp
 8008e20:	18ed      	adds	r5, r5, r3
 8008e22:	f04f 0900 	mov.w	r9, #0
 8008e26:	e7f6      	b.n	8008e16 <strstr+0x1ca>
 8008e28:	4605      	mov	r5, r0
 8008e2a:	e72e      	b.n	8008c8a <strstr+0x3e>
 8008e2c:	ebc9 0306 	rsb	r3, r9, r6
 8008e30:	454b      	cmp	r3, r9
 8008e32:	bf38      	it	cc
 8008e34:	464b      	movcc	r3, r9
 8008e36:	1c58      	adds	r0, r3, #1
 8008e38:	f1c9 0b01 	rsb	fp, r9, #1
 8008e3c:	eb07 0e09 	add.w	lr, r7, r9
 8008e40:	eb08 0209 	add.w	r2, r8, r9
 8008e44:	f109 35ff 	add.w	r5, r9, #4294967295
 8008e48:	f8cd b00c 	str.w	fp, [sp, #12]
 8008e4c:	4623      	mov	r3, r4
 8008e4e:	9007      	str	r0, [sp, #28]
 8008e50:	f04f 0a00 	mov.w	sl, #0
 8008e54:	9202      	str	r2, [sp, #8]
 8008e56:	4674      	mov	r4, lr
 8008e58:	46ab      	mov	fp, r5
 8008e5a:	eb0a 0506 	add.w	r5, sl, r6
 8008e5e:	eb08 0003 	add.w	r0, r8, r3
 8008e62:	2100      	movs	r1, #0
 8008e64:	1aea      	subs	r2, r5, r3
 8008e66:	f000 f869 	bl	8008f3c <memchr>
 8008e6a:	2800      	cmp	r0, #0
 8008e6c:	f47f af11 	bne.w	8008c92 <strstr+0x46>
 8008e70:	2d00      	cmp	r5, #0
 8008e72:	f43f af0e 	beq.w	8008c92 <strstr+0x46>
 8008e76:	454e      	cmp	r6, r9
 8008e78:	bf98      	it	ls
 8008e7a:	eb08 000a 	addls.w	r0, r8, sl
 8008e7e:	d92a      	bls.n	8008ed6 <strstr+0x28a>
 8008e80:	9b02      	ldr	r3, [sp, #8]
 8008e82:	7821      	ldrb	r1, [r4, #0]
 8008e84:	f813 000a 	ldrb.w	r0, [r3, sl]
 8008e88:	4281      	cmp	r1, r0
 8008e8a:	d14a      	bne.n	8008f22 <strstr+0x2d6>
 8008e8c:	ea6f 0209 	mvn.w	r2, r9
 8008e90:	1993      	adds	r3, r2, r6
 8008e92:	07db      	lsls	r3, r3, #31
 8008e94:	4621      	mov	r1, r4
 8008e96:	464a      	mov	r2, r9
 8008e98:	eb08 000a 	add.w	r0, r8, sl
 8008e9c:	d518      	bpl.n	8008ed0 <strstr+0x284>
 8008e9e:	f109 0201 	add.w	r2, r9, #1
 8008ea2:	4296      	cmp	r6, r2
 8008ea4:	d917      	bls.n	8008ed6 <strstr+0x28a>
 8008ea6:	4621      	mov	r1, r4
 8008ea8:	f810 c002 	ldrb.w	ip, [r0, r2]
 8008eac:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8008eb0:	459c      	cmp	ip, r3
 8008eb2:	d00d      	beq.n	8008ed0 <strstr+0x284>
 8008eb4:	e036      	b.n	8008f24 <strstr+0x2d8>
 8008eb6:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8008eba:	f810 e002 	ldrb.w	lr, [r0, r2]
 8008ebe:	459e      	cmp	lr, r3
 8008ec0:	d130      	bne.n	8008f24 <strstr+0x2d8>
 8008ec2:	3201      	adds	r2, #1
 8008ec4:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8008ec8:	f810 c002 	ldrb.w	ip, [r0, r2]
 8008ecc:	459c      	cmp	ip, r3
 8008ece:	d129      	bne.n	8008f24 <strstr+0x2d8>
 8008ed0:	3201      	adds	r2, #1
 8008ed2:	4296      	cmp	r6, r2
 8008ed4:	d8ef      	bhi.n	8008eb6 <strstr+0x26a>
 8008ed6:	f1bb 3fff 	cmp.w	fp, #4294967295
 8008eda:	465b      	mov	r3, fp
 8008edc:	f43f aef3 	beq.w	8008cc6 <strstr+0x7a>
 8008ee0:	f817 100b 	ldrb.w	r1, [r7, fp]
 8008ee4:	f810 200b 	ldrb.w	r2, [r0, fp]
 8008ee8:	4291      	cmp	r1, r2
 8008eea:	d116      	bne.n	8008f1a <strstr+0x2ce>
 8008eec:	f01b 0f01 	tst.w	fp, #1
 8008ef0:	d00a      	beq.n	8008f08 <strstr+0x2bc>
 8008ef2:	f10b 33ff 	add.w	r3, fp, #4294967295
 8008ef6:	5cf9      	ldrb	r1, [r7, r3]
 8008ef8:	5cc2      	ldrb	r2, [r0, r3]
 8008efa:	4291      	cmp	r1, r2
 8008efc:	d004      	beq.n	8008f08 <strstr+0x2bc>
 8008efe:	e00c      	b.n	8008f1a <strstr+0x2ce>
 8008f00:	5cf9      	ldrb	r1, [r7, r3]
 8008f02:	5cc2      	ldrb	r2, [r0, r3]
 8008f04:	4291      	cmp	r1, r2
 8008f06:	d108      	bne.n	8008f1a <strstr+0x2ce>
 8008f08:	1e5a      	subs	r2, r3, #1
 8008f0a:	2b00      	cmp	r3, #0
 8008f0c:	f43f aedb 	beq.w	8008cc6 <strstr+0x7a>
 8008f10:	5cb9      	ldrb	r1, [r7, r2]
 8008f12:	5c82      	ldrb	r2, [r0, r2]
 8008f14:	3b02      	subs	r3, #2
 8008f16:	4291      	cmp	r1, r2
 8008f18:	d0f2      	beq.n	8008f00 <strstr+0x2b4>
 8008f1a:	9807      	ldr	r0, [sp, #28]
 8008f1c:	4482      	add	sl, r0
 8008f1e:	462b      	mov	r3, r5
 8008f20:	e79b      	b.n	8008e5a <strstr+0x20e>
 8008f22:	464a      	mov	r2, r9
 8008f24:	9803      	ldr	r0, [sp, #12]
 8008f26:	4482      	add	sl, r0
 8008f28:	4492      	add	sl, r2
 8008f2a:	e7f8      	b.n	8008f1e <strstr+0x2d2>
 8008f2c:	460e      	mov	r6, r1
 8008f2e:	2401      	movs	r4, #1
 8008f30:	e6a8      	b.n	8008c84 <strstr+0x38>
 8008f32:	9a04      	ldr	r2, [sp, #16]
 8008f34:	e766      	b.n	8008e04 <strstr+0x1b8>
 8008f36:	4445      	add	r5, r8
 8008f38:	e6a7      	b.n	8008c8a <strstr+0x3e>
 8008f3a:	bf00      	nop

08008f3c <memchr>:
 8008f3c:	0783      	lsls	r3, r0, #30
 8008f3e:	b4f0      	push	{r4, r5, r6, r7}
 8008f40:	b2c9      	uxtb	r1, r1
 8008f42:	f000 8096 	beq.w	8009072 <memchr+0x136>
 8008f46:	1e53      	subs	r3, r2, #1
 8008f48:	2a00      	cmp	r2, #0
 8008f4a:	f000 8094 	beq.w	8009076 <memchr+0x13a>
 8008f4e:	7802      	ldrb	r2, [r0, #0]
 8008f50:	428a      	cmp	r2, r1
 8008f52:	d00b      	beq.n	8008f6c <memchr+0x30>
 8008f54:	1c42      	adds	r2, r0, #1
 8008f56:	07d8      	lsls	r0, r3, #31
 8008f58:	d51a      	bpl.n	8008f90 <memchr+0x54>
 8008f5a:	f012 0f03 	tst.w	r2, #3
 8008f5e:	4610      	mov	r0, r2
 8008f60:	d01c      	beq.n	8008f9c <memchr+0x60>
 8008f62:	7814      	ldrb	r4, [r2, #0]
 8008f64:	3b01      	subs	r3, #1
 8008f66:	3201      	adds	r2, #1
 8008f68:	428c      	cmp	r4, r1
 8008f6a:	d111      	bne.n	8008f90 <memchr+0x54>
 8008f6c:	bcf0      	pop	{r4, r5, r6, r7}
 8008f6e:	4770      	bx	lr
 8008f70:	2b00      	cmp	r3, #0
 8008f72:	d07c      	beq.n	800906e <memchr+0x132>
 8008f74:	7812      	ldrb	r2, [r2, #0]
 8008f76:	3b01      	subs	r3, #1
 8008f78:	428a      	cmp	r2, r1
 8008f7a:	d0f7      	beq.n	8008f6c <memchr+0x30>
 8008f7c:	f014 0f03 	tst.w	r4, #3
 8008f80:	4620      	mov	r0, r4
 8008f82:	f104 0201 	add.w	r2, r4, #1
 8008f86:	d009      	beq.n	8008f9c <memchr+0x60>
 8008f88:	7824      	ldrb	r4, [r4, #0]
 8008f8a:	3b01      	subs	r3, #1
 8008f8c:	428c      	cmp	r4, r1
 8008f8e:	d0ed      	beq.n	8008f6c <memchr+0x30>
 8008f90:	f012 0f03 	tst.w	r2, #3
 8008f94:	4610      	mov	r0, r2
 8008f96:	f102 0401 	add.w	r4, r2, #1
 8008f9a:	d1e9      	bne.n	8008f70 <memchr+0x34>
 8008f9c:	2b03      	cmp	r3, #3
 8008f9e:	d93f      	bls.n	8009020 <memchr+0xe4>
 8008fa0:	6804      	ldr	r4, [r0, #0]
 8008fa2:	ea41 2501 	orr.w	r5, r1, r1, lsl #8
 8008fa6:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
 8008faa:	ea85 0704 	eor.w	r7, r5, r4
 8008fae:	f1a7 3201 	sub.w	r2, r7, #16843009	; 0x1010101
 8008fb2:	ea22 0207 	bic.w	r2, r2, r7
 8008fb6:	1f1e      	subs	r6, r3, #4
 8008fb8:	1d04      	adds	r4, r0, #4
 8008fba:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 8008fbe:	f3c6 0780 	ubfx	r7, r6, #2, #1
 8008fc2:	d12d      	bne.n	8009020 <memchr+0xe4>
 8008fc4:	2e03      	cmp	r6, #3
 8008fc6:	4633      	mov	r3, r6
 8008fc8:	d929      	bls.n	800901e <memchr+0xe2>
 8008fca:	b167      	cbz	r7, 8008fe6 <memchr+0xaa>
 8008fcc:	4620      	mov	r0, r4
 8008fce:	3404      	adds	r4, #4
 8008fd0:	6806      	ldr	r6, [r0, #0]
 8008fd2:	ea85 0206 	eor.w	r2, r5, r6
 8008fd6:	f1a2 3601 	sub.w	r6, r2, #16843009	; 0x1010101
 8008fda:	ea26 0202 	bic.w	r2, r6, r2
 8008fde:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 8008fe2:	d019      	beq.n	8009018 <memchr+0xdc>
 8008fe4:	e01c      	b.n	8009020 <memchr+0xe4>
 8008fe6:	1d26      	adds	r6, r4, #4
 8008fe8:	4620      	mov	r0, r4
 8008fea:	6824      	ldr	r4, [r4, #0]
 8008fec:	ea85 0204 	eor.w	r2, r5, r4
 8008ff0:	f1a2 3401 	sub.w	r4, r2, #16843009	; 0x1010101
 8008ff4:	ea24 0202 	bic.w	r2, r4, r2
 8008ff8:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 8008ffc:	d110      	bne.n	8009020 <memchr+0xe4>
 8008ffe:	6834      	ldr	r4, [r6, #0]
 8009000:	ea85 0204 	eor.w	r2, r5, r4
 8009004:	f1a2 3401 	sub.w	r4, r2, #16843009	; 0x1010101
 8009008:	ea24 0202 	bic.w	r2, r4, r2
 800900c:	3b04      	subs	r3, #4
 800900e:	1d34      	adds	r4, r6, #4
 8009010:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 8009014:	4630      	mov	r0, r6
 8009016:	d103      	bne.n	8009020 <memchr+0xe4>
 8009018:	3b04      	subs	r3, #4
 800901a:	2b03      	cmp	r3, #3
 800901c:	d8e3      	bhi.n	8008fe6 <memchr+0xaa>
 800901e:	4620      	mov	r0, r4
 8009020:	1e5d      	subs	r5, r3, #1
 8009022:	b323      	cbz	r3, 800906e <memchr+0x132>
 8009024:	7803      	ldrb	r3, [r0, #0]
 8009026:	428b      	cmp	r3, r1
 8009028:	d0a0      	beq.n	8008f6c <memchr+0x30>
 800902a:	1c43      	adds	r3, r0, #1
 800902c:	2200      	movs	r2, #0
 800902e:	07e8      	lsls	r0, r5, #31
 8009030:	d514      	bpl.n	800905c <memchr+0x120>
 8009032:	4618      	mov	r0, r3
 8009034:	2201      	movs	r2, #1
 8009036:	7804      	ldrb	r4, [r0, #0]
 8009038:	3301      	adds	r3, #1
 800903a:	428c      	cmp	r4, r1
 800903c:	d096      	beq.n	8008f6c <memchr+0x30>
 800903e:	4295      	cmp	r5, r2
 8009040:	4618      	mov	r0, r3
 8009042:	f103 0401 	add.w	r4, r3, #1
 8009046:	f102 0202 	add.w	r2, r2, #2
 800904a:	d00e      	beq.n	800906a <memchr+0x12e>
 800904c:	781b      	ldrb	r3, [r3, #0]
 800904e:	428b      	cmp	r3, r1
 8009050:	d08c      	beq.n	8008f6c <memchr+0x30>
 8009052:	1c63      	adds	r3, r4, #1
 8009054:	4620      	mov	r0, r4
 8009056:	7824      	ldrb	r4, [r4, #0]
 8009058:	428c      	cmp	r4, r1
 800905a:	d087      	beq.n	8008f6c <memchr+0x30>
 800905c:	4295      	cmp	r5, r2
 800905e:	4618      	mov	r0, r3
 8009060:	f103 0401 	add.w	r4, r3, #1
 8009064:	f102 0202 	add.w	r2, r2, #2
 8009068:	d1f0      	bne.n	800904c <memchr+0x110>
 800906a:	2000      	movs	r0, #0
 800906c:	e77e      	b.n	8008f6c <memchr+0x30>
 800906e:	4618      	mov	r0, r3
 8009070:	e77c      	b.n	8008f6c <memchr+0x30>
 8009072:	4613      	mov	r3, r2
 8009074:	e792      	b.n	8008f9c <memchr+0x60>
 8009076:	4610      	mov	r0, r2
 8009078:	e778      	b.n	8008f6c <memchr+0x30>
 800907a:	bf00      	nop

0800907c <memcmp>:
 800907c:	2a03      	cmp	r2, #3
 800907e:	b4f0      	push	{r4, r5, r6, r7}
 8009080:	d931      	bls.n	80090e6 <memcmp+0x6a>
 8009082:	ea41 0300 	orr.w	r3, r1, r0
 8009086:	079c      	lsls	r4, r3, #30
 8009088:	d12e      	bne.n	80090e8 <memcmp+0x6c>
 800908a:	6806      	ldr	r6, [r0, #0]
 800908c:	680f      	ldr	r7, [r1, #0]
 800908e:	1f15      	subs	r5, r2, #4
 8009090:	1d03      	adds	r3, r0, #4
 8009092:	1d0c      	adds	r4, r1, #4
 8009094:	42be      	cmp	r6, r7
 8009096:	f3c5 0c80 	ubfx	ip, r5, #2, #1
 800909a:	d124      	bne.n	80090e6 <memcmp+0x6a>
 800909c:	2d03      	cmp	r5, #3
 800909e:	462a      	mov	r2, r5
 80090a0:	d91f      	bls.n	80090e2 <memcmp+0x66>
 80090a2:	f1bc 0f00 	cmp.w	ip, #0
 80090a6:	d008      	beq.n	80090ba <memcmp+0x3e>
 80090a8:	6825      	ldr	r5, [r4, #0]
 80090aa:	681e      	ldr	r6, [r3, #0]
 80090ac:	4621      	mov	r1, r4
 80090ae:	4618      	mov	r0, r3
 80090b0:	3404      	adds	r4, #4
 80090b2:	3304      	adds	r3, #4
 80090b4:	42ae      	cmp	r6, r5
 80090b6:	d011      	beq.n	80090dc <memcmp+0x60>
 80090b8:	e015      	b.n	80090e6 <memcmp+0x6a>
 80090ba:	4618      	mov	r0, r3
 80090bc:	4621      	mov	r1, r4
 80090be:	6823      	ldr	r3, [r4, #0]
 80090c0:	6804      	ldr	r4, [r0, #0]
 80090c2:	1d05      	adds	r5, r0, #4
 80090c4:	1d0e      	adds	r6, r1, #4
 80090c6:	429c      	cmp	r4, r3
 80090c8:	d10d      	bne.n	80090e6 <memcmp+0x6a>
 80090ca:	4628      	mov	r0, r5
 80090cc:	4631      	mov	r1, r6
 80090ce:	6835      	ldr	r5, [r6, #0]
 80090d0:	6806      	ldr	r6, [r0, #0]
 80090d2:	3a04      	subs	r2, #4
 80090d4:	1d03      	adds	r3, r0, #4
 80090d6:	1d0c      	adds	r4, r1, #4
 80090d8:	42ae      	cmp	r6, r5
 80090da:	d104      	bne.n	80090e6 <memcmp+0x6a>
 80090dc:	3a04      	subs	r2, #4
 80090de:	2a03      	cmp	r2, #3
 80090e0:	d8eb      	bhi.n	80090ba <memcmp+0x3e>
 80090e2:	4621      	mov	r1, r4
 80090e4:	4618      	mov	r0, r3
 80090e6:	b31a      	cbz	r2, 8009130 <memcmp+0xb4>
 80090e8:	7803      	ldrb	r3, [r0, #0]
 80090ea:	780c      	ldrb	r4, [r1, #0]
 80090ec:	42a3      	cmp	r3, r4
 80090ee:	d10a      	bne.n	8009106 <memcmp+0x8a>
 80090f0:	1e55      	subs	r5, r2, #1
 80090f2:	2200      	movs	r2, #0
 80090f4:	07eb      	lsls	r3, r5, #31
 80090f6:	d514      	bpl.n	8009122 <memcmp+0xa6>
 80090f8:	f810 3f01 	ldrb.w	r3, [r0, #1]!
 80090fc:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8009100:	2201      	movs	r2, #1
 8009102:	42a3      	cmp	r3, r4
 8009104:	d00d      	beq.n	8009122 <memcmp+0xa6>
 8009106:	1b18      	subs	r0, r3, r4
 8009108:	e010      	b.n	800912c <memcmp+0xb0>
 800910a:	f810 3f01 	ldrb.w	r3, [r0, #1]!
 800910e:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8009112:	42a3      	cmp	r3, r4
 8009114:	d1f7      	bne.n	8009106 <memcmp+0x8a>
 8009116:	f810 3f01 	ldrb.w	r3, [r0, #1]!
 800911a:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800911e:	42a3      	cmp	r3, r4
 8009120:	d1f1      	bne.n	8009106 <memcmp+0x8a>
 8009122:	42aa      	cmp	r2, r5
 8009124:	f102 0202 	add.w	r2, r2, #2
 8009128:	d1ef      	bne.n	800910a <memcmp+0x8e>
 800912a:	2000      	movs	r0, #0
 800912c:	bcf0      	pop	{r4, r5, r6, r7}
 800912e:	4770      	bx	lr
 8009130:	4610      	mov	r0, r2
 8009132:	e7fb      	b.n	800912c <memcmp+0xb0>

08009134 <strchr>:
 8009134:	b2c9      	uxtb	r1, r1
 8009136:	b4f0      	push	{r4, r5, r6, r7}
 8009138:	2900      	cmp	r1, #0
 800913a:	d04b      	beq.n	80091d4 <strchr+0xa0>
 800913c:	0782      	lsls	r2, r0, #30
 800913e:	d00f      	beq.n	8009160 <strchr+0x2c>
 8009140:	7802      	ldrb	r2, [r0, #0]
 8009142:	2a00      	cmp	r2, #0
 8009144:	d071      	beq.n	800922a <strchr+0xf6>
 8009146:	4291      	cmp	r1, r2
 8009148:	d042      	beq.n	80091d0 <strchr+0x9c>
 800914a:	1c43      	adds	r3, r0, #1
 800914c:	e005      	b.n	800915a <strchr+0x26>
 800914e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009152:	2a00      	cmp	r2, #0
 8009154:	d03b      	beq.n	80091ce <strchr+0x9a>
 8009156:	4291      	cmp	r1, r2
 8009158:	d03a      	beq.n	80091d0 <strchr+0x9c>
 800915a:	079a      	lsls	r2, r3, #30
 800915c:	4618      	mov	r0, r3
 800915e:	d1f6      	bne.n	800914e <strchr+0x1a>
 8009160:	6803      	ldr	r3, [r0, #0]
 8009162:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
 8009166:	ea22 0203 	bic.w	r2, r2, r3
 800916a:	ea41 2701 	orr.w	r7, r1, r1, lsl #8
 800916e:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 8009172:	ea47 4707 	orr.w	r7, r7, r7, lsl #16
 8009176:	d11c      	bne.n	80091b2 <strchr+0x7e>
 8009178:	407b      	eors	r3, r7
 800917a:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
 800917e:	ea22 0303 	bic.w	r3, r2, r3
 8009182:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
 8009186:	d114      	bne.n	80091b2 <strchr+0x7e>
 8009188:	1d02      	adds	r2, r0, #4
 800918a:	e002      	b.n	8009192 <strchr+0x5e>
 800918c:	f014 3f80 	tst.w	r4, #2155905152	; 0x80808080
 8009190:	d10f      	bne.n	80091b2 <strchr+0x7e>
 8009192:	4610      	mov	r0, r2
 8009194:	f852 3b04 	ldr.w	r3, [r2], #4
 8009198:	f1a3 3601 	sub.w	r6, r3, #16843009	; 0x1010101
 800919c:	ea87 0403 	eor.w	r4, r7, r3
 80091a0:	ea26 0303 	bic.w	r3, r6, r3
 80091a4:	f1a4 3501 	sub.w	r5, r4, #16843009	; 0x1010101
 80091a8:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
 80091ac:	ea25 0404 	bic.w	r4, r5, r4
 80091b0:	d0ec      	beq.n	800918c <strchr+0x58>
 80091b2:	7802      	ldrb	r2, [r0, #0]
 80091b4:	2a00      	cmp	r2, #0
 80091b6:	d038      	beq.n	800922a <strchr+0xf6>
 80091b8:	4291      	cmp	r1, r2
 80091ba:	d009      	beq.n	80091d0 <strchr+0x9c>
 80091bc:	1c43      	adds	r3, r0, #1
 80091be:	e001      	b.n	80091c4 <strchr+0x90>
 80091c0:	4291      	cmp	r1, r2
 80091c2:	d005      	beq.n	80091d0 <strchr+0x9c>
 80091c4:	4618      	mov	r0, r3
 80091c6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80091ca:	2a00      	cmp	r2, #0
 80091cc:	d1f8      	bne.n	80091c0 <strchr+0x8c>
 80091ce:	4610      	mov	r0, r2
 80091d0:	bcf0      	pop	{r4, r5, r6, r7}
 80091d2:	4770      	bx	lr
 80091d4:	0783      	lsls	r3, r0, #30
 80091d6:	d00b      	beq.n	80091f0 <strchr+0xbc>
 80091d8:	7802      	ldrb	r2, [r0, #0]
 80091da:	2a00      	cmp	r2, #0
 80091dc:	d0f8      	beq.n	80091d0 <strchr+0x9c>
 80091de:	1c43      	adds	r3, r0, #1
 80091e0:	e003      	b.n	80091ea <strchr+0xb6>
 80091e2:	7801      	ldrb	r1, [r0, #0]
 80091e4:	3301      	adds	r3, #1
 80091e6:	2900      	cmp	r1, #0
 80091e8:	d0f2      	beq.n	80091d0 <strchr+0x9c>
 80091ea:	0799      	lsls	r1, r3, #30
 80091ec:	4618      	mov	r0, r3
 80091ee:	d1f8      	bne.n	80091e2 <strchr+0xae>
 80091f0:	6801      	ldr	r1, [r0, #0]
 80091f2:	f1a1 3301 	sub.w	r3, r1, #16843009	; 0x1010101
 80091f6:	ea23 0201 	bic.w	r2, r3, r1
 80091fa:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 80091fe:	d10a      	bne.n	8009216 <strchr+0xe2>
 8009200:	1d03      	adds	r3, r0, #4
 8009202:	4618      	mov	r0, r3
 8009204:	f853 1b04 	ldr.w	r1, [r3], #4
 8009208:	f1a1 3401 	sub.w	r4, r1, #16843009	; 0x1010101
 800920c:	ea24 0201 	bic.w	r2, r4, r1
 8009210:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 8009214:	d0f5      	beq.n	8009202 <strchr+0xce>
 8009216:	7803      	ldrb	r3, [r0, #0]
 8009218:	2b00      	cmp	r3, #0
 800921a:	d0d9      	beq.n	80091d0 <strchr+0x9c>
 800921c:	1c41      	adds	r1, r0, #1
 800921e:	4608      	mov	r0, r1
 8009220:	3101      	adds	r1, #1
 8009222:	7802      	ldrb	r2, [r0, #0]
 8009224:	2a00      	cmp	r2, #0
 8009226:	d1fa      	bne.n	800921e <strchr+0xea>
 8009228:	e7d2      	b.n	80091d0 <strchr+0x9c>
 800922a:	4610      	mov	r0, r2
 800922c:	e7d0      	b.n	80091d0 <strchr+0x9c>
 800922e:	bf00      	nop
