	component processor is
		port (
			clk_clk       : in  std_logic                    := 'X'; -- clk
			led_export    : out std_logic_vector(1 downto 0);        -- export
			reset_reset_n : in  std_logic                    := 'X'; -- reset_n
			seg_export    : out std_logic_vector(7 downto 0);        -- export
			seg_en_export : out std_logic_vector(2 downto 0);        -- export
			sw_export     : in  std_logic                    := 'X'; -- export
			uart_0_rxd    : in  std_logic                    := 'X'; -- rxd
			uart_0_txd    : out std_logic                            -- txd
		);
	end component processor;

