{"componentChunkName":"component---src-templates-post-js","path":"/course/dd/tool/vivado/","result":{"data":{"site":{"siteMetadata":{"title":"mem 的小站"}},"post":{"id":"7f1acfeb-0fd1-5257-9563-d92ef7eaa8e9","excerpt":"TBD","html":"<p>TBD</p>\n<br />","tableOfContents":"","frontmatter":{"title":"Vivado","description":null},"fields":{"cover":null,"slug":"/course/dd/tool/vivado/","cssclasses":null,"isDoc":true,"authors":null,"createTime":null,"updateTime":null,"category":"[{\"name\":\"课程笔记\",\"to\":\"/course/\"}]","propsJson":null}},"previous":null,"next":null},"pageContext":{"id":"7f1acfeb-0fd1-5257-9563-d92ef7eaa8e9","previousPostId":null,"nextPostId":null,"navJson":"[{\"slug\":\"/course/dd\",\"file\":\"/home/runner/work/gatsby-blog/gatsby-blog/content/course/dd/index.md\",\"title\":\"Intro\"},{\"title\":\"Notes\",\"children\":[{\"slug\":\"/course/dd/note/1\",\"file\":\"/home/runner/work/gatsby-blog/gatsby-blog/content/course/dd/note/1.md\",\"title\":\"Ch1 Digital Systems and Information\"},{\"slug\":\"/course/dd/note/2\",\"file\":\"/home/runner/work/gatsby-blog/gatsby-blog/content/course/dd/note/2.md\",\"title\":\"Ch2 Combinational Logic Circuits\"},{\"slug\":\"/course/dd/note/3\",\"file\":\"/home/runner/work/gatsby-blog/gatsby-blog/content/course/dd/note/3.md\",\"title\":\"Ch3 Combinational Logic Design\"},{\"slug\":\"/course/dd/note/4\",\"file\":\"/home/runner/work/gatsby-blog/gatsby-blog/content/course/dd/note/4.md\",\"title\":\"Ch4 Sequential Circuits\"},{\"slug\":\"/course/dd/note/6\",\"file\":\"/home/runner/work/gatsby-blog/gatsby-blog/content/course/dd/note/6.md\",\"title\":\"Ch6 Registers & Register Transfers\"}]},{\"title\":\"Quizzes\",\"children\":[{\"slug\":\"/course/dd/quiz/1\",\"file\":\"/home/runner/work/gatsby-blog/gatsby-blog/content/course/dd/quiz/1.md\",\"title\":\"Quiz #1 (Ch1-Ch3)\"}]},{\"title\":\"Tools & Tutorials\",\"children\":[{\"slug\":\"/course/dd/tool/logisim\",\"file\":\"/home/runner/work/gatsby-blog/gatsby-blog/content/course/dd/tool/logisim.md\",\"title\":\"Logisim Evolution\"},{\"slug\":\"/course/dd/tool/verilog\",\"file\":\"/home/runner/work/gatsby-blog/gatsby-blog/content/course/dd/tool/verilog.md\",\"title\":\"Verilog\"}]}]"}},"staticQueryHashes":[],"slicesMap":{}}