Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.3/bin/unwrapped/win64.o/xelab.exe -wto e14a586ab65f4d098c0b58e6ba13a316 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simCPU_behav xil_defaultlib.simCPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/zhuduoyu/MultiCPU/MultiCPU.srcs/sources_1/new/MultiCPU.v" Line 1. Module MultiCPU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhuduoyu/MultiCPU/MultiCPU.srcs/sources_1/new/PC.v" Line 1. Module PC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhuduoyu/MultiCPU/MultiCPU.srcs/sources_1/new/AddPC1.v" Line 1. Module AddPC1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhuduoyu/MultiCPU/MultiCPU.srcs/sources_1/new/AddPC2.v" Line 1. Module AddPC2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhuduoyu/MultiCPU/MultiCPU.srcs/sources_1/new/jumpPC.v" Line 1. Module jumpPC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhuduoyu/MultiCPU/MultiCPU.srcs/sources_1/new/NextPC.v" Line 1. Module NextPC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhuduoyu/MultiCPU/MultiCPU.srcs/sources_1/new/IR.v" Line 1. Module IR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhuduoyu/MultiCPU/MultiCPU.srcs/sources_1/new/ControlUnit.v" Line 1. Module ControlUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhuduoyu/MultiCPU/MultiCPU.srcs/sources_1/new/ChooseWriteReg.v" Line 1. Module ChooseWriteReg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhuduoyu/MultiCPU/MultiCPU.srcs/sources_1/new/ChooseWriteData.v" Line 1. Module ChooseWriteData doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhuduoyu/MultiCPU/MultiCPU.srcs/sources_1/new/DR.v" Line 1. Module DR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhuduoyu/MultiCPU/MultiCPU.srcs/sources_1/new/DR.v" Line 1. Module DR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhuduoyu/MultiCPU/MultiCPU.srcs/sources_1/new/ExtendSa.v" Line 1. Module ExtendSa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhuduoyu/MultiCPU/MultiCPU.srcs/sources_1/new/ChooseInput.v" Line 1. Module ChooseInput doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhuduoyu/MultiCPU/MultiCPU.srcs/sources_1/new/ChooseInput.v" Line 1. Module ChooseInput doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhuduoyu/MultiCPU/MultiCPU.srcs/sources_1/new/DR.v" Line 1. Module DR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhuduoyu/MultiCPU/MultiCPU.srcs/sources_1/new/ChooseInput.v" Line 1. Module ChooseInput doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhuduoyu/MultiCPU/MultiCPU.srcs/sources_1/new/DR.v" Line 1. Module DR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhuduoyu/MultiCPU/MultiCPU.srcs/sources_1/new/MultiCPU.v" Line 1. Module MultiCPU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhuduoyu/MultiCPU/MultiCPU.srcs/sources_1/new/PC.v" Line 1. Module PC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhuduoyu/MultiCPU/MultiCPU.srcs/sources_1/new/AddPC1.v" Line 1. Module AddPC1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhuduoyu/MultiCPU/MultiCPU.srcs/sources_1/new/AddPC2.v" Line 1. Module AddPC2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhuduoyu/MultiCPU/MultiCPU.srcs/sources_1/new/jumpPC.v" Line 1. Module jumpPC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhuduoyu/MultiCPU/MultiCPU.srcs/sources_1/new/NextPC.v" Line 1. Module NextPC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhuduoyu/MultiCPU/MultiCPU.srcs/sources_1/new/IR.v" Line 1. Module IR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhuduoyu/MultiCPU/MultiCPU.srcs/sources_1/new/ControlUnit.v" Line 1. Module ControlUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhuduoyu/MultiCPU/MultiCPU.srcs/sources_1/new/ChooseWriteReg.v" Line 1. Module ChooseWriteReg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhuduoyu/MultiCPU/MultiCPU.srcs/sources_1/new/ChooseWriteData.v" Line 1. Module ChooseWriteData doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhuduoyu/MultiCPU/MultiCPU.srcs/sources_1/new/DR.v" Line 1. Module DR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhuduoyu/MultiCPU/MultiCPU.srcs/sources_1/new/DR.v" Line 1. Module DR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhuduoyu/MultiCPU/MultiCPU.srcs/sources_1/new/ExtendSa.v" Line 1. Module ExtendSa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhuduoyu/MultiCPU/MultiCPU.srcs/sources_1/new/ChooseInput.v" Line 1. Module ChooseInput doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhuduoyu/MultiCPU/MultiCPU.srcs/sources_1/new/ChooseInput.v" Line 1. Module ChooseInput doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhuduoyu/MultiCPU/MultiCPU.srcs/sources_1/new/DR.v" Line 1. Module DR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhuduoyu/MultiCPU/MultiCPU.srcs/sources_1/new/ChooseInput.v" Line 1. Module ChooseInput doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhuduoyu/MultiCPU/MultiCPU.srcs/sources_1/new/DR.v" Line 1. Module DR doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.AddPC1
Compiling module xil_defaultlib.AddPC2
Compiling module xil_defaultlib.jumpPC
Compiling module xil_defaultlib.NextPC
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.ChooseWriteReg
Compiling module xil_defaultlib.ChooseWriteData
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.DR
Compiling module xil_defaultlib.ExtendSa
Compiling module xil_defaultlib.ChooseInput
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.MultiCPU
Compiling module xil_defaultlib.simCPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot simCPU_behav
