/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [28:0] _03_;
  wire [22:0] _04_;
  wire [3:0] _05_;
  wire [7:0] celloutsig_0_0z;
  wire [8:0] celloutsig_0_11z;
  wire [2:0] celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire [12:0] celloutsig_0_22z;
  wire [8:0] celloutsig_0_3z;
  wire celloutsig_0_5z;
  wire celloutsig_0_9z;
  wire [10:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [4:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [25:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_15z = !(celloutsig_1_3z ? celloutsig_1_2z : celloutsig_1_3z);
  assign celloutsig_1_3z = ~(in_data[162] | celloutsig_1_1z[0]);
  assign celloutsig_1_7z = ~(celloutsig_1_5z | celloutsig_1_4z);
  assign celloutsig_0_21z = ~_01_;
  assign celloutsig_1_12z = ~((celloutsig_1_2z | celloutsig_1_9z) & celloutsig_1_3z);
  assign celloutsig_1_14z = ~((celloutsig_1_2z | celloutsig_1_7z) & celloutsig_1_3z);
  assign celloutsig_1_18z = ~((celloutsig_1_15z | in_data[170]) & celloutsig_1_11z[9]);
  assign celloutsig_0_5z = ~((celloutsig_0_3z[6] | celloutsig_0_3z[0]) & in_data[22]);
  assign celloutsig_0_9z = _02_ | celloutsig_0_3z[4];
  assign celloutsig_0_0z = in_data[21:14] + in_data[93:86];
  reg [3:0] _16_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _16_ <= 4'h0;
    else _16_ <= { in_data[82], celloutsig_0_1z };
  assign { _05_[3:2], _00_, _05_[0] } = _16_;
  reg [22:0] _17_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[96])
    if (clkin_data[96]) _17_ <= 23'h000000;
    else _17_ <= { celloutsig_0_1z[0], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z };
  assign { _04_[22:15], _02_, _04_[13:12], _01_, _04_[10:0] } = _17_;
  reg [4:0] _18_;
  always_ff @(negedge clkin_data[32], negedge clkin_data[128])
    if (!clkin_data[128]) _18_ <= 5'h00;
    else _18_ <= in_data[176:172];
  assign _03_[17:13] = _18_;
  assign celloutsig_0_3z = in_data[52:44] / { 1'h1, _04_[16:15], _02_, _04_[13:12], _01_, _04_[10:9] };
  assign celloutsig_0_1z = in_data[42:40] / { 1'h1, in_data[12:11] };
  assign celloutsig_0_11z = { celloutsig_0_0z[6:2], _05_[3:2], _00_, _05_[0] } / { 1'h1, celloutsig_0_3z[6:0], celloutsig_0_5z };
  assign celloutsig_1_8z = { celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_2z, _03_[17:13] } / { 1'h1, in_data[126:107], celloutsig_1_6z };
  assign celloutsig_1_19z = celloutsig_1_8z[13:9] > { celloutsig_1_6z[2:1], celloutsig_1_14z, celloutsig_1_18z, celloutsig_1_12z };
  assign celloutsig_1_9z = { in_data[179:156], celloutsig_1_6z } < { in_data[188:166], celloutsig_1_1z, celloutsig_1_5z };
  assign celloutsig_1_2z = _03_[14] & ~(_03_[17]);
  assign celloutsig_0_22z = { in_data[36:25], celloutsig_0_9z } * { celloutsig_0_0z[3:0], celloutsig_0_11z };
  assign celloutsig_1_6z = celloutsig_1_1z[4] ? in_data[147:143] : in_data[109:105];
  assign celloutsig_1_1z = - _03_[17:13];
  assign celloutsig_1_11z = ~ { celloutsig_1_8z[14:11], celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_9z };
  assign celloutsig_1_4z = & { _03_[17:13], celloutsig_1_2z, celloutsig_1_1z, in_data[137:135] };
  assign celloutsig_1_5z = ~^ in_data[171:164];
  assign { _03_[28:18], _03_[12:0] } = { in_data[116:111], celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_11z, celloutsig_1_4z };
  assign { _04_[14], _04_[11] } = { _02_, _01_ };
  assign _05_[1] = _00_;
  assign { out_data[128], out_data[96], out_data[32], out_data[12:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_21z, celloutsig_0_22z };
endmodule
