

================================================================
== Vitis HLS Report for 'CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2'
================================================================
* Date:           Fri Jun  7 16:44:15 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        project2
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.822 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      644|      644|  3.220 us|  3.220 us|  644|  644|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_for_channel_pool_2_loop_for_weight_pool_2  |      642|      642|         4|          1|          1|   640|       yes|
        +--------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     260|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      72|    -|
|Register         |        -|     -|     198|      64|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     198|     396|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln52_1_fu_160_p2     |         +|   0|  0|  12|           5|           1|
    |add_ln52_fu_134_p2       |         +|   0|  0|  17|          10|           1|
    |add_ln59_1_fu_255_p2     |         +|   0|  0|  18|          11|          11|
    |add_ln59_fu_238_p2       |         +|   0|  0|  18|          11|          11|
    |add_ln63_1_fu_316_p2     |         +|   0|  0|  15|           8|           8|
    |add_ln63_fu_326_p2       |         +|   0|  0|  17|          10|          10|
    |add_ln65_fu_178_p2       |         +|   0|  0|  13|           6|           1|
    |empty_153_fu_221_p2      |         +|   0|  0|  18|          11|          11|
    |icmp_ln52_fu_128_p2      |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln55_fu_146_p2      |      icmp|   0|  0|  13|           6|           6|
    |icmp_ln61_1_fu_305_p2    |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln61_fu_266_p2      |      icmp|   0|  0|  23|          16|          13|
    |or_ln59_fu_249_p2        |        or|   0|  0|  11|          11|           1|
    |OutPool2_d0              |    select|   0|  0|  16|           1|          16|
    |max_fu_272_p3            |    select|   0|  0|  16|           1|          16|
    |select_ln52_1_fu_166_p3  |    select|   0|  0|   5|           1|           5|
    |select_ln52_fu_152_p3    |    select|   0|  0|   6|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 260|         136|         140|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten129_load  |   9|          2|   10|         20|
    |ap_sig_allocacmp_y_load                  |   9|          2|    6|         12|
    |ap_sig_allocacmp_z_load                  |   9|          2|    5|         10|
    |indvar_flatten129_fu_68                  |   9|          2|   10|         20|
    |y_fu_60                                  |   9|          2|    6|         12|
    |z_fu_64                                  |   9|          2|    5|         10|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    |  72|         16|   44|         88|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |empty_reg_368                     |   4|   0|    4|          0|
    |indvar_flatten129_fu_68           |  10|   0|   10|          0|
    |max_reg_386                       |  16|   0|   16|          0|
    |pool_value_2_reg_392              |  16|   0|   16|          0|
    |select_ln52_reg_362               |   6|   0|    6|          0|
    |y_fu_60                           |   6|   0|    6|          0|
    |z_fu_64                           |   5|   0|    5|          0|
    |empty_reg_368                     |  64|  32|    4|          0|
    |select_ln52_reg_362               |  64|  32|    6|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 198|  64|   80|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-------------------------------------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |                        Source Object                        |    C Type    |
+-------------------+-----+-----+------------+-------------------------------------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2|  return value|
|OutConv5_address0  |  out|   11|   ap_memory|                                                     OutConv5|         array|
|OutConv5_ce0       |  out|    1|   ap_memory|                                                     OutConv5|         array|
|OutConv5_q0        |   in|   16|   ap_memory|                                                     OutConv5|         array|
|OutConv5_address1  |  out|   11|   ap_memory|                                                     OutConv5|         array|
|OutConv5_ce1       |  out|    1|   ap_memory|                                                     OutConv5|         array|
|OutConv5_q1        |   in|   16|   ap_memory|                                                     OutConv5|         array|
|OutPool2_address0  |  out|   10|   ap_memory|                                                     OutPool2|         array|
|OutPool2_ce0       |  out|    1|   ap_memory|                                                     OutPool2|         array|
|OutPool2_we0       |  out|    1|   ap_memory|                                                     OutPool2|         array|
|OutPool2_d0        |  out|   16|   ap_memory|                                                     OutPool2|         array|
+-------------------+-----+-----+------------+-------------------------------------------------------------+--------------+

