<?xml version="1" encoding="UTF-8"?>
<!DOCTYPE gowin-fpga-project>
<Project>
    <Template>FPGA</Template>
    <Version>5</Version>
    <Device name="GW2AR-18C" pn="GW2AR-LV18QN88C8/I7">gw2ar18c-000</Device>
    <FileList>
        <File path="../kianv_harris_mcycle_edition/bram.v" type="file.verilog" enable="1"/>
        <File path="../kianv_harris_mcycle_edition/clint.v" type="file.verilog" enable="1"/>
        <File path="../kianv_harris_mcycle_edition/defines_soc.vh" type="file.verilog" enable="1"/>
        <File path="../kianv_harris_mcycle_edition/fifo.v" type="file.verilog" enable="1"/>
        <File path="../kianv_harris_mcycle_edition/gowin_rpll/gowin_rpll.v" type="file.verilog" enable="1"/>
        <File path="../kianv_harris_mcycle_edition/kianv_harris_edition/alu.v" type="file.verilog" enable="1"/>
        <File path="../kianv_harris_mcycle_edition/kianv_harris_edition/alu_decoder.v" type="file.verilog" enable="1"/>
        <File path="../kianv_harris_mcycle_edition/kianv_harris_edition/control_unit.v" type="file.verilog" enable="1"/>
        <File path="../kianv_harris_mcycle_edition/kianv_harris_edition/csr_decoder.v" type="file.verilog" enable="1"/>
        <File path="../kianv_harris_mcycle_edition/kianv_harris_edition/csr_exception_handler.v" type="file.verilog" enable="1"/>
        <File path="../kianv_harris_mcycle_edition/kianv_harris_edition/csr_utilities.vh" type="file.verilog" enable="1"/>
        <File path="../kianv_harris_mcycle_edition/kianv_harris_edition/datapath_unit.v" type="file.verilog" enable="1"/>
        <File path="../kianv_harris_mcycle_edition/kianv_harris_edition/design_elements.v" type="file.verilog" enable="1"/>
        <File path="../kianv_harris_mcycle_edition/kianv_harris_edition/divider.v" type="file.verilog" enable="1"/>
        <File path="../kianv_harris_mcycle_edition/kianv_harris_edition/divider_decoder.v" type="file.verilog" enable="1"/>
        <File path="../kianv_harris_mcycle_edition/kianv_harris_edition/extend.v" type="file.verilog" enable="1"/>
        <File path="../kianv_harris_mcycle_edition/kianv_harris_edition/kianv_harris_mc_edition.v" type="file.verilog" enable="1"/>
        <File path="../kianv_harris_mcycle_edition/kianv_harris_edition/load_alignment.v" type="file.verilog" enable="1"/>
        <File path="../kianv_harris_mcycle_edition/kianv_harris_edition/load_decoder.v" type="file.verilog" enable="1"/>
        <File path="../kianv_harris_mcycle_edition/kianv_harris_edition/main_fsm.v" type="file.verilog" enable="1"/>
        <File path="../kianv_harris_mcycle_edition/kianv_harris_edition/mcause.vh" type="file.verilog" enable="1"/>
        <File path="../kianv_harris_mcycle_edition/kianv_harris_edition/misa.vh" type="file.verilog" enable="1"/>
        <File path="../kianv_harris_mcycle_edition/kianv_harris_edition/multiplier.v" type="file.verilog" enable="1"/>
        <File path="../kianv_harris_mcycle_edition/kianv_harris_edition/multiplier_decoder.v" type="file.verilog" enable="1"/>
        <File path="../kianv_harris_mcycle_edition/kianv_harris_edition/multiplier_extension_decoder.v" type="file.verilog" enable="1"/>
        <File path="../kianv_harris_mcycle_edition/kianv_harris_edition/register_file.v" type="file.verilog" enable="1"/>
        <File path="../kianv_harris_mcycle_edition/kianv_harris_edition/riscv_defines.vh" type="file.verilog" enable="1"/>
        <File path="../kianv_harris_mcycle_edition/kianv_harris_edition/riscv_priv_csr_status.vh" type="file.verilog" enable="1"/>
        <File path="../kianv_harris_mcycle_edition/kianv_harris_edition/rv32_amo_opcodes.vh" type="file.verilog" enable="1"/>
        <File path="../kianv_harris_mcycle_edition/kianv_harris_edition/store_alignment.v" type="file.verilog" enable="1"/>
        <File path="../kianv_harris_mcycle_edition/kianv_harris_edition/store_decoder.v" type="file.verilog" enable="1"/>
        <File path="../kianv_harris_mcycle_edition/qqspi.v" type="file.verilog" enable="1"/>
        <File path="../kianv_harris_mcycle_edition/rx_uart.v" type="file.verilog" enable="1"/>
        <File path="../kianv_harris_mcycle_edition/sdram/m12l64322a_ctrl.v" type="file.verilog" enable="1"/>
        <File path="../kianv_harris_mcycle_edition/soc.v" type="file.verilog" enable="1"/>
        <File path="../kianv_harris_mcycle_edition/tx_uart.v" type="file.verilog" enable="1"/>
        <File path="../kianv_harris_mcycle_edition/tangnano20k.cst" type="file.cst" enable="1"/>
        <File path="../kianv_harris_mcycle_edition/tangnano20k.sdc" type="file.sdc" enable="1"/>
    </FileList>
</Project>
