<profile>

<section name = "Vivado HLS Report for 'circ_buff_write_128'" level="0">
<item name = "Date">Sat Apr  3 20:05:42 2021
</item>
<item name = "Version">2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)</item>
<item name = "Project">estream_write</item>
<item name = "Solution">circ_buff_write_128</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu3eg-sbva484-1-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Target clock period (ns)">3.33</item>
<item name = "Clock uncertainty (ns)">0.42</item>
<item name = "Estimated clock period (ns)">3.154</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- fifo_read">?, ?, 2, -, -, ?, no</column>
<column name="- gmem_write">0, 32773, 8, 1, 1, 0 ~ 32767, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 597, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">8, -, 701, 907, -</column>
<column name="Memory">3, -, 0, 0, -</column>
<column name="Multiplexer">-, -, -, 298, -</column>
<column name="Register">0, -, 635, 32, -</column>
<specialColumn name="Available">432, 360, 141120, 70560, 0</specialColumn>
<specialColumn name="Utilization (%)">2, 0, ~0, 2, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="circ_buff_write_128_control_s_axi_U">circ_buff_write_128_control_s_axi, 0, 0, 88, 120</column>
<column name="circ_buff_write_128_gmem_out_m_axi_U">circ_buff_write_128_gmem_out_m_axi, 8, 0, 613, 787</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="data_V_U">circ_buff_write_128_data_V, 3, 0, 0, 512, 96, 1, 49152</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="h_1_fu_377_p2">+, 0, 0, 22, 15, 1</column>
<column name="h_2_fu_463_p2">+, 0, 0, 22, 15, 1</column>
<column name="output_V2_sum3_fu_509_p2">+, 0, 0, 36, 29, 10</column>
<column name="output_V2_sum4_fu_478_p2">+, 0, 0, 36, 29, 29</column>
<column name="output_V2_sum_fu_271_p2">+, 0, 0, 36, 29, 10</column>
<column name="p_neg1_pn_fu_356_p2">+, 0, 0, 16, 16, 16</column>
<column name="ret_V_2_cast6_fu_301_p2">+, 0, 0, 16, 9, 1</column>
<column name="ret_V_fu_295_p2">+, 0, 0, 17, 10, 1</column>
<column name="tmp_16_fu_483_p2">+, 0, 0, 16, 9, 1</column>
<column name="tmp_18_fu_444_p2">+, 0, 0, 16, 9, 9</column>
<column name="bytes_to_write_fu_362_p2">-, 0, 0, 16, 16, 16</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state15_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state16_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state21_pp0_stage0_iter7">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state29">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_485">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_495">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op141_writeresp_state29">and, 0, 0, 2, 1, 1</column>
<column name="tmp_12_fu_457_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="tmp_4_fu_315_p2">icmp, 0, 0, 71, 129, 129</column>
<column name="tmp_6_fu_325_p2">icmp, 0, 0, 71, 129, 129</column>
<column name="tmp_7_fu_337_p2">icmp, 0, 0, 50, 128, 128</column>
<column name="tmp_9_fu_426_p2">icmp, 0, 0, 13, 16, 1</column>
<column name="tmp_fu_265_p2">icmp, 0, 0, 11, 8, 1</column>
<column name="tmp_s_fu_372_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="ap_block_pp0_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="or_cond_fu_331_p2">or, 0, 0, 2, 1, 1</column>
<column name="tmp_3_fu_397_p2">or, 0, 0, 64, 64, 64</column>
<column name="p_neg1_pn_v_cast_cast_fu_348_p3">select, 0, 0, 9, 1, 2</column>
<column name="tmp_17_fu_436_p3">select, 0, 0, 9, 1, 9</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">109, 23, 1, 23</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter7">9, 2, 1, 2</column>
<column name="ap_phi_mux_t_V_phi_fu_234_p4">9, 2, 9, 18</column>
<column name="ap_sig_ioackin_gmem_out_ARREADY">9, 2, 1, 2</column>
<column name="ap_sig_ioackin_gmem_out_AWREADY">9, 2, 1, 2</column>
<column name="ap_sig_ioackin_gmem_out_WREADY">9, 2, 1, 2</column>
<column name="bytes_to_write_1_reg_221">9, 2, 16, 32</column>
<column name="data_V_address0">15, 3, 9, 27</column>
<column name="gmem_out_AWADDR">15, 3, 32, 96</column>
<column name="gmem_out_WDATA">15, 3, 128, 384</column>
<column name="gmem_out_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem_out_blk_n_AW">9, 2, 1, 2</column>
<column name="gmem_out_blk_n_B">9, 2, 1, 2</column>
<column name="gmem_out_blk_n_R">9, 2, 1, 2</column>
<column name="gmem_out_blk_n_W">9, 2, 1, 2</column>
<column name="h1_reg_240">9, 2, 15, 30</column>
<column name="h_reg_209">9, 2, 15, 30</column>
<column name="stream_in_V_TDATA_blk_n">9, 2, 1, 2</column>
<column name="t_V_reg_231">9, 2, 9, 18</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">22, 0, 22, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_gmem_out_ARREADY">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_gmem_out_AWREADY">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_gmem_out_WREADY">1, 0, 1, 0</column>
<column name="bytes_to_write_1_reg_221">16, 0, 16, 0</column>
<column name="bytes_to_write_reg_570">16, 0, 16, 0</column>
<column name="data_V_load_reg_626">96, 0, 96, 0</column>
<column name="h1_reg_240">15, 0, 15, 0</column>
<column name="h_1_reg_584">15, 0, 15, 0</column>
<column name="h_reg_209">15, 0, 15, 0</column>
<column name="or_cond_reg_566">1, 0, 1, 0</column>
<column name="output_V2_sum3_reg_637">29, 0, 29, 0</column>
<column name="output_V2_sum4_reg_616">29, 0, 29, 0</column>
<column name="output_V2_sum_reg_534">29, 0, 29, 0</column>
<column name="ret_V_reg_560">10, 0, 10, 0</column>
<column name="stream_head_V">9, 0, 9, 0</column>
<column name="stream_head_V_load_reg_552">9, 0, 9, 0</column>
<column name="stream_tail_V_reg_545">128, 0, 128, 0</column>
<column name="t_V_reg_231">9, 0, 9, 0</column>
<column name="tmp_12_reg_602">1, 0, 1, 0</column>
<column name="tmp_16_reg_621">9, 0, 9, 0</column>
<column name="tmp_17_cast_reg_524">28, 0, 29, 1</column>
<column name="tmp_19_reg_597">9, 0, 128, 119</column>
<column name="tmp_22_reg_592">64, 0, 64, 0</column>
<column name="tmp_reg_530">1, 0, 1, 0</column>
<column name="tmp_12_reg_602">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, pointer</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, pointer</column>
<column name="s_axi_control_AWADDR">in, 5, s_axi, control, pointer</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, pointer</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, pointer</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, pointer</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, pointer</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, pointer</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, pointer</column>
<column name="s_axi_control_ARADDR">in, 5, s_axi, control, pointer</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, pointer</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, pointer</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, pointer</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, pointer</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, pointer</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, pointer</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, pointer</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, circ_buff_write_128, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, circ_buff_write_128, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, circ_buff_write_128, return value</column>
<column name="m_axi_gmem_out_AWVALID">out, 1, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_AWREADY">in, 1, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_AWADDR">out, 32, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_AWID">out, 1, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_AWLEN">out, 8, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_AWSIZE">out, 3, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_AWBURST">out, 2, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_AWLOCK">out, 2, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_AWCACHE">out, 4, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_AWPROT">out, 3, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_AWQOS">out, 4, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_AWREGION">out, 4, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_AWUSER">out, 1, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_WVALID">out, 1, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_WREADY">in, 1, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_WDATA">out, 128, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_WSTRB">out, 16, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_WLAST">out, 1, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_WID">out, 1, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_WUSER">out, 1, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_ARVALID">out, 1, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_ARREADY">in, 1, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_ARADDR">out, 32, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_ARID">out, 1, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_ARLEN">out, 8, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_ARSIZE">out, 3, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_ARBURST">out, 2, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_ARLOCK">out, 2, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_ARCACHE">out, 4, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_ARPROT">out, 3, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_ARQOS">out, 4, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_ARREGION">out, 4, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_ARUSER">out, 1, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_RVALID">in, 1, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_RREADY">out, 1, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_RDATA">in, 128, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_RLAST">in, 1, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_RID">in, 1, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_RUSER">in, 1, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_RRESP">in, 2, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_BVALID">in, 1, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_BREADY">out, 1, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_BRESP">in, 2, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_BID">in, 1, m_axi, gmem_out, pointer</column>
<column name="m_axi_gmem_out_BUSER">in, 1, m_axi, gmem_out, pointer</column>
<column name="stream_in_V_TDATA">in, 64, axis, stream_in_V, pointer</column>
<column name="stream_in_V_TVALID">in, 1, axis, stream_in_V, pointer</column>
<column name="stream_in_V_TREADY">out, 1, axis, stream_in_V, pointer</column>
</table>
</item>
</section>

<section name = "Critical Path" level="0">
<item name = "Max Delay">3.15</item>
<item name = "Critical Path Table"><table name="Critical Path Table" hasTotal="0">
<keys size="15">Name, Operator, Delay, Accumulated Delay, Store Source, Resource, Core, Interface, Type, Port, Array, Scope, Pointer, Callee, Phi Node</keys>
<column name="'ret_V_2_cast5', estream_write/c_src/circ_buff_write_128.cpp:59">zext, 0.00, 0.00, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'tmp_7', estream_write/c_src/circ_buff_write_128.cpp:74">icmp, 1.46, 1.46, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'p_neg1_pn_v_cast_cast', estream_write/c_src/circ_buff_write_128.cpp:74">select, 0.47, 1.93, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'p_neg1_pn', estream_write/c_src/circ_buff_write_128.cpp:74">add, 0.00, 1.93, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'bytes_to_write', estream_write/c_src/circ_buff_write_128.cpp:76">sub, 0.83, 2.76, -, -, -, -, -, -, -, -, -, -, -</column>
</table>
</item>
</section>
</profile>
