Problem: Prob121_2014_q3bfsm
Code file: results\gemma3_12b_0shot_temp0_8_topP0_95\Prob121_2014_q3bfsm/Prob121_2014_q3bfsm_sample01.sv
Compilation: FAILED
==================================================
=== Static Analysis ===
PASS: No simulation-hanging patterns detected
==================================================
Compilation failed (exit code 48):

results\gemma3_12b_0shot_temp0_8_topP0_95\Prob121_2014_q3bfsm/Prob121_2014_q3bfsm_sample01.sv:17: error: Unbased SystemVerilog literal cannot have a size.
results\gemma3_12b_0shot_temp0_8_topP0_95\Prob121_2014_q3bfsm/Prob121_2014_q3bfsm_sample01.sv:17: syntax error
results\gemma3_12b_0shot_temp0_8_topP0_95\Prob121_2014_q3bfsm/Prob121_2014_q3bfsm_sample01.sv:19: error: Unbased SystemVerilog literal cannot have a size.
results\gemma3_12b_0shot_temp0_8_topP0_95\Prob121_2014_q3bfsm/Prob121_2014_q3bfsm_sample01.sv:19: syntax error
results\gemma3_12b_0shot_temp0_8_topP0_95\Prob121_2014_q3bfsm/Prob121_2014_q3bfsm_sample01.sv:19: error: malformed statement
results\gemma3_12b_0shot_temp0_8_topP0_95\Prob121_2014_q3bfsm/Prob121_2014_q3bfsm_sample01.sv:21: error: Unbased SystemVerilog literal cannot have a size.
results\gemma3_12b_0shot_temp0_8_topP0_95\Prob121_2014_q3bfsm/Prob121_2014_q3bfsm_sample01.sv:21: syntax error
results\gemma3_12b_0shot_temp0_8_topP0_95\Prob121_2014_q3bfsm/Prob121_2014_q3bfsm_sample01.sv:21: error: malformed statement
results\gemma3_12b_0shot_temp0_8_topP0_95\Prob121_2014_q3bfsm/Prob121_2014_q3bfsm_sample01.sv:17: error: Incomprehensible case expression.
results\gemma3_12b_0shot_temp0_8_topP0_95\Prob121_2014_q3bfsm/Prob121_2014_q3bfsm_sample01.sv:24: error: Unbased SystemVerilog literal cannot have a size.
results\gemma3_12b_0shot_temp0_8_topP0_95\Prob121_2014_q3bfsm/Prob121_2014_q3bfsm_sample01.sv:24: syntax error
results\gemma3_12b_0shot_temp0_8_topP0_95\Prob121_2014_q3bfsm/Prob121_2014_q3bfsm_sample01.sv:26: error: Unbased SystemVerilog literal cannot have a size.
results\gemma3_12b_0shot_temp0_8_topP0_95\Prob121_2014_q3bfsm/Prob121_2014_q3bfsm_sample01.sv:26: syntax error
results\gemma3_12b_0shot_temp0_8_topP0_95\Prob121_2014_q3bfsm/Prob121_2014_q3bfsm_sample01.sv:26: error: malformed statement
results\gemma3_12b_0shot_temp0_8_topP0_95\Prob121_2014_q3bfsm/Prob121_2014_q3bfsm_sample01.sv:28: error: Unbased SystemVerilog literal cannot have a size.
results\gemma3_12b_0shot_temp0_8_topP0_95\Prob121_2014_q3bfsm/Prob121_2014_q3bfsm_sample01.sv:28: syntax error
results\gemma3_12b_0shot_temp0_8_topP0_95\Prob121_2014_q3bfsm/Prob121_2014_q3bfsm_sample01.sv:28: error: malformed statement
results\gemma3_12b_0shot_temp0_8_topP0_95\Prob121_2014_q3bfsm/Prob121_2014_q3bfsm_sample01.sv:24: error: Incomprehensible case expression.
results\gemma3_12b_0shot_temp0_8_topP0_95\Prob121_2014_q3bfsm/Prob121_2014_q3bfsm_sample01.sv:31: error: Unbased SystemVerilog literal cannot have a size.
results\gemma3_12b_0shot_temp0_8_topP0_95\Prob121_2014_q3bfsm/Prob121_2014_q3bfsm_sample01.sv:31: syntax error
results\gemma3_12b_0shot_temp0_8_topP0_95\Prob121_2014_q3bfsm/Prob121_2014_q3bfsm_sample01.sv:33: error: Unbased SystemVerilog literal cannot have a size.
results\gemma3_12b_0shot_temp0_8_topP0_95\Prob121_2014_q3bfsm/Prob121_2014_q3bfsm_sample01.sv:33: syntax error
results\gemma3_12b_0shot_temp0_8_topP0_95\Prob121_2014_q3bfsm/Prob121_2014_q3bfsm_sample01.sv:33: error: malformed statement
results\gemma3_12b_0shot_temp0_8_topP0_95\Prob121_2014_q3bfsm/Prob121_2014_q3bfsm_sample01.sv:35: error: Unbased SystemVerilog literal cannot have a size.
results\gemma3_12b_0shot_temp0_8_topP0_95\Prob121_2014_q3bfsm/Prob121_2014_q3bfsm_sample01.sv:35: syntax error
results\gemma3_12b_0shot_temp0_8_topP0_95\Prob121_2014_q3bfsm/Prob121_2014_q3bfsm_sample01.sv:35: error: malformed statement
results\gemma3_12b_0shot_temp0_8_topP0_95\Prob121_2014_q3bfsm/Prob121_2014_q3bfsm_sample01.sv:31: error: Incomprehensible case expression.
results\gemma3_12b_0shot_temp0_8_topP0_95\Prob121_2014_q3bfsm/Prob121_2014_q3bfsm_sample01.sv:38: error: Unbased SystemVerilog literal cannot have a size.
results\gemma3_12b_0shot_temp0_8_topP0_95\Prob121_2014_q3bfsm/Prob121_2014_q3bfsm_sample01.sv:38: syntax error
results\gemma3_12b_0shot_temp0_8_topP0_95\Prob121_2014_q3bfsm/Prob121_2014_q3bfsm_sample01.sv:40: error: Unbased SystemVerilog literal cannot have a size.
results\gemma3_12b_0shot_temp0_8_topP0_95\Prob121_2014_q3bfsm/Prob121_2014_q3bfsm_sample01.sv:40: syntax error
results\gemma3_12b_0shot_temp0_8_topP0_95\Prob121_2014_q3bfsm/Prob121_2014_q3bfsm_sample01.sv:40: error: malformed statement
results\gemma3_12b_0shot_temp0_8_topP0_95\Prob121_2014_q3bfsm/Prob121_2014_q3bfsm_sample01.sv:42: error: Unbased SystemVerilog literal cannot have a size.
results\gemma3_12b_0shot_temp0_8_topP0_95\Prob121_2014_q3bfsm/Prob121_2014_q3bfsm_sample01.sv:42: syntax error
results\gemma3_12b_0shot_temp0_8_topP0_95\Prob121_2014_q3bfsm/Prob121_2014_q3bfsm_sample01.sv:42: error: malformed statement
results\gemma3_12b_0shot_temp0_8_topP0_95\Prob121_2014_q3bfsm/Prob121_2014_q3bfsm_sample01.sv:38: error: Incomprehensible case expression.
results\gemma3_12b_0shot_temp0_8_topP0_95\Prob121_2014_q3bfsm/Prob121_2014_q3bfsm_sample01.sv:45: error: Unbased SystemVerilog literal cannot have a size.
results\gemma3_12b_0shot_temp0_8_topP0_95\Prob121_2014_q3bfsm/Prob121_2014_q3bfsm_sample01.sv:45: syntax error
results\gemma3_12b_0shot_temp0_8_topP0_95\Prob121_2014_q3bfsm/Prob121_2014_q3bfsm_sample01.sv:47: error: Unbased SystemVerilog literal cannot have a size.
results\gemma3_12b_0shot_temp0_8_topP0_95\Prob121_2014_q3bfsm/Prob121_2014_q3bfsm_sample01.sv:47: syntax error
results\gemma3_12b_0shot_temp0_8_topP0_95\Prob121_2014_q3bfsm/Prob121_2014_q3bfsm_sample01.sv:47: error: malformed statement
results\gemma3_12b_0shot_temp0_8_topP0_95\Prob121_2014_q3bfsm/Prob121_2014_q3bfsm_sample01.sv:49: error: Unbased SystemVerilog literal cannot have a size.
results\gemma3_12b_0shot_temp0_8_topP0_95\Prob121_2014_q3bfsm/Prob121_2014_q3bfsm_sample01.sv:49: syntax error
results\gemma3_12b_0shot_temp0_8_topP0_95\Prob121_2014_q3bfsm/Prob121_2014_q3bfsm_sample01.sv:49: error: malformed statement
results\gemma3_12b_0shot_temp0_8_topP0_95\Prob121_2014_q3bfsm/Prob121_2014_q3bfsm_sample01.sv:45: error: Incomprehensible case expression.
results\gemma3_12b_0shot_temp0_8_topP0_95\Prob121_2014_q3bfsm/Prob121_2014_q3bfsm_sample01.sv:53: error: Unbased SystemVerilog literal cannot have a size.
results\gemma3_12b_0shot_temp0_8_topP0_95\Prob121_2014_q3bfsm/Prob121_2014_q3bfsm_sample01.sv:53: syntax error
results\gemma3_12b_0shot_temp0_8_topP0_95\Prob121_2014_q3bfsm/Prob121_2014_q3bfsm_sample01.sv:53: error: malformed statement
