INFO: [VRFC 10-163] Analyzing VHDL file "/home/martin/Documents/Digital-Scoreboard/projektDE1_final.srcs/sim_1/new/tb_toggler.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_toggler'
