-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity activation_accelerator_float_layer_norm3 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    x_0_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_0_ce0 : OUT STD_LOGIC;
    x_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_1_ce0 : OUT STD_LOGIC;
    x_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_2_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_2_ce0 : OUT STD_LOGIC;
    x_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_3_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_3_ce0 : OUT STD_LOGIC;
    x_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_4_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_4_ce0 : OUT STD_LOGIC;
    x_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_5_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_5_ce0 : OUT STD_LOGIC;
    x_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_6_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_6_ce0 : OUT STD_LOGIC;
    x_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_7_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_7_ce0 : OUT STD_LOGIC;
    x_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_8_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_8_ce0 : OUT STD_LOGIC;
    x_8_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_9_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_9_ce0 : OUT STD_LOGIC;
    x_9_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_10_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_10_ce0 : OUT STD_LOGIC;
    x_10_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_11_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_11_ce0 : OUT STD_LOGIC;
    x_11_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_12_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_12_ce0 : OUT STD_LOGIC;
    x_12_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_13_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_13_ce0 : OUT STD_LOGIC;
    x_13_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_14_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_14_ce0 : OUT STD_LOGIC;
    x_14_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_15_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_15_ce0 : OUT STD_LOGIC;
    x_15_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_16_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_16_ce0 : OUT STD_LOGIC;
    x_16_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_17_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_17_ce0 : OUT STD_LOGIC;
    x_17_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_18_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_18_ce0 : OUT STD_LOGIC;
    x_18_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_19_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_19_ce0 : OUT STD_LOGIC;
    x_19_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_20_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_20_ce0 : OUT STD_LOGIC;
    x_20_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_21_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_21_ce0 : OUT STD_LOGIC;
    x_21_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_22_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_22_ce0 : OUT STD_LOGIC;
    x_22_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_23_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_23_ce0 : OUT STD_LOGIC;
    x_23_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_24_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_24_ce0 : OUT STD_LOGIC;
    x_24_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_25_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_25_ce0 : OUT STD_LOGIC;
    x_25_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_26_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_26_ce0 : OUT STD_LOGIC;
    x_26_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_27_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_27_ce0 : OUT STD_LOGIC;
    x_27_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_28_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_28_ce0 : OUT STD_LOGIC;
    x_28_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_29_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_29_ce0 : OUT STD_LOGIC;
    x_29_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_30_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_30_ce0 : OUT STD_LOGIC;
    x_30_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_31_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_31_ce0 : OUT STD_LOGIC;
    x_31_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_32_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_32_ce0 : OUT STD_LOGIC;
    x_32_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_33_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_33_ce0 : OUT STD_LOGIC;
    x_33_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_34_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_34_ce0 : OUT STD_LOGIC;
    x_34_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_35_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_35_ce0 : OUT STD_LOGIC;
    x_35_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_36_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_36_ce0 : OUT STD_LOGIC;
    x_36_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_37_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_37_ce0 : OUT STD_LOGIC;
    x_37_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_38_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_38_ce0 : OUT STD_LOGIC;
    x_38_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_39_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_39_ce0 : OUT STD_LOGIC;
    x_39_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_40_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_40_ce0 : OUT STD_LOGIC;
    x_40_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_41_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_41_ce0 : OUT STD_LOGIC;
    x_41_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_42_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_42_ce0 : OUT STD_LOGIC;
    x_42_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_43_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_43_ce0 : OUT STD_LOGIC;
    x_43_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_44_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_44_ce0 : OUT STD_LOGIC;
    x_44_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_45_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_45_ce0 : OUT STD_LOGIC;
    x_45_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_46_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_46_ce0 : OUT STD_LOGIC;
    x_46_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_47_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_47_ce0 : OUT STD_LOGIC;
    x_47_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_48_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_48_ce0 : OUT STD_LOGIC;
    x_48_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_49_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_49_ce0 : OUT STD_LOGIC;
    x_49_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_50_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_50_ce0 : OUT STD_LOGIC;
    x_50_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_51_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_51_ce0 : OUT STD_LOGIC;
    x_51_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_52_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_52_ce0 : OUT STD_LOGIC;
    x_52_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_53_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_53_ce0 : OUT STD_LOGIC;
    x_53_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_54_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_54_ce0 : OUT STD_LOGIC;
    x_54_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_55_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_55_ce0 : OUT STD_LOGIC;
    x_55_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_56_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_56_ce0 : OUT STD_LOGIC;
    x_56_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_57_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_57_ce0 : OUT STD_LOGIC;
    x_57_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_58_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_58_ce0 : OUT STD_LOGIC;
    x_58_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_59_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_59_ce0 : OUT STD_LOGIC;
    x_59_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_60_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_60_ce0 : OUT STD_LOGIC;
    x_60_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_61_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_61_ce0 : OUT STD_LOGIC;
    x_61_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_62_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_62_ce0 : OUT STD_LOGIC;
    x_62_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_63_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_63_ce0 : OUT STD_LOGIC;
    x_63_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_32_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_32_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_32_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_32_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_33_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_33_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_33_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_33_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_34_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_34_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_34_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_34_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_35_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_35_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_35_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_35_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_36_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_36_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_36_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_36_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_37_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_37_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_37_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_37_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_38_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_38_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_38_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_38_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_39_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_39_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_39_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_39_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_40_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_40_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_40_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_40_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_41_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_41_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_41_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_41_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_42_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_42_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_42_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_42_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_43_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_43_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_43_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_43_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_44_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_44_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_44_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_44_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_45_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_45_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_45_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_45_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_46_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_46_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_46_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_46_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_47_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_47_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_47_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_47_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_48_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_48_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_48_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_48_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_49_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_49_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_49_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_49_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_50_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_50_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_50_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_50_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_51_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_51_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_51_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_51_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_52_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_52_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_52_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_52_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_53_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_53_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_53_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_53_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_54_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_54_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_54_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_54_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_55_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_55_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_55_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_55_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_56_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_56_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_56_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_56_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_57_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_57_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_57_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_57_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_58_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_58_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_58_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_58_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_59_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_59_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_59_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_59_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_60_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_60_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_60_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_60_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_61_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_61_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_61_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_61_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_62_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_62_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_62_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_62_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_63_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_63_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_63_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_63_d0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of activation_accelerator_float_layer_norm3 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (32 downto 0) := "000000000001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (32 downto 0) := "000000000010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (32 downto 0) := "000000000100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (32 downto 0) := "000000001000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (32 downto 0) := "000000010000000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (32 downto 0) := "000000100000000000000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (32 downto 0) := "000001000000000000000000000000000";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (32 downto 0) := "000010000000000000000000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (32 downto 0) := "000100000000000000000000000000000";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (32 downto 0) := "001000000000000000000000000000000";
    constant ap_ST_fsm_state32 : STD_LOGIC_VECTOR (32 downto 0) := "010000000000000000000000000000000";
    constant ap_ST_fsm_state33 : STD_LOGIC_VECTOR (32 downto 0) := "100000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_3727C5AC : STD_LOGIC_VECTOR (31 downto 0) := "00110111001001111100010110101100";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_44400000 : STD_LOGIC_VECTOR (31 downto 0) := "01000100010000000000000000000000";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal grp_fu_1500_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_2780 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal ap_CS_fsm_state24 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state24 : signal is "none";
    signal grp_fu_1504_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_2786 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1508_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_2792 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1512_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_2798 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1516_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_2804 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1520_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_2810 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1524_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_2816 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1528_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_2822 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1532_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_2828 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1536_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_2834 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1540_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_2840 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1544_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_2846 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1548_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_2852 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1552_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_2858 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1556_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_2864 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1560_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_2870 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1564_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_2876 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1568_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_2882 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1572_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_2888 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1576_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_2894 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1580_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_2900 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1584_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_2906 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1588_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_2912 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1592_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_2918 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1596_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_2924 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1600_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_2930 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1604_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_2936 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1608_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_2942 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1612_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_2948 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1616_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_2954 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1620_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_2960 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1624_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_2966 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1628_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_2972 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1632_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_2978 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1636_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_2984 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1640_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_2990 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1644_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_2996 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1648_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_3002 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1652_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_3008 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1656_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_3014 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1660_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_3020 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1664_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_3026 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1668_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_3032 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1672_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_3038 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1676_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_3044 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1680_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_3050 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1684_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_3056 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1688_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_3062 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1692_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_3068 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1696_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_3074 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1700_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_3080 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1704_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_3086 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1708_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_3092 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1712_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_3098 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1716_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_3104 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1720_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_3110 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1724_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_3116 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1728_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_3122 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1732_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_3128 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1736_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_3134 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1740_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_3140 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1744_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_3146 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1748_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_3152 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1752_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_3158 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_sum_sq_128_reg_5084 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal y_sum_sq_129_reg_5089 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_sum_sq_130_reg_5094 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_sum_sq_131_reg_5099 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_sum_sq_132_reg_5104 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_sum_sq_133_reg_5109 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_sum_sq_134_reg_5114 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_sum_sq_135_reg_5119 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_sum_sq_136_reg_5124 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_sum_sq_137_reg_5129 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_sum_sq_138_reg_5134 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_sum_sq_139_reg_5139 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_sum_sq_140_reg_5144 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_sum_sq_141_reg_5149 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_sum_sq_142_reg_5154 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_sum_sq_143_reg_5159 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_sum_sq_144_reg_5164 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_sum_sq_145_reg_5169 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_sum_sq_146_reg_5174 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_sum_sq_147_reg_5179 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_sum_sq_148_reg_5184 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_sum_sq_149_reg_5189 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_sum_sq_150_reg_5194 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_sum_sq_151_reg_5199 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_sum_sq_152_reg_5204 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_sum_sq_153_reg_5209 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_sum_sq_154_reg_5214 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_sum_sq_155_reg_5219 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_sum_sq_156_reg_5224 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_sum_sq_157_reg_5229 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_sum_sq_158_reg_5234 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_sum_sq_159_reg_5239 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_sum_sq_160_reg_5244 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_sum_sq_161_reg_5249 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_sum_sq_162_reg_5254 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_sum_sq_163_reg_5259 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_sum_sq_164_reg_5264 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_sum_sq_165_reg_5269 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_sum_sq_166_reg_5274 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_sum_sq_167_reg_5279 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_sum_sq_168_reg_5284 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_sum_sq_169_reg_5289 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_sum_sq_170_reg_5294 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_sum_sq_171_reg_5299 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_sum_sq_172_reg_5304 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_sum_sq_173_reg_5309 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_sum_sq_174_reg_5314 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_sum_sq_175_reg_5319 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_sum_sq_176_reg_5324 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_sum_sq_177_reg_5329 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_sum_sq_178_reg_5334 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_sum_sq_179_reg_5339 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_sum_sq_180_reg_5344 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_sum_sq_181_reg_5349 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_sum_sq_182_reg_5354 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_sum_sq_183_reg_5359 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_sum_sq_184_reg_5364 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_sum_sq_185_reg_5369 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_sum_sq_186_reg_5374 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_sum_sq_187_reg_5379 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_sum_sq_188_reg_5384 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_sum_sq_189_reg_5389 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_sum_sq_190_reg_5394 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_sum_sq_191_reg_5399 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2076_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div_reg_5596 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal grp_fu_2081_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div29_1_reg_5603 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2086_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div29_2_reg_5610 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2091_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div29_3_reg_5617 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2096_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div29_4_reg_5624 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2101_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div29_5_reg_5631 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2106_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div29_6_reg_5638 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2111_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div29_7_reg_5645 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2116_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div29_8_reg_5652 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2121_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div29_9_reg_5659 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2126_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div29_s_reg_5666 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2131_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div29_10_reg_5673 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2136_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div29_11_reg_5680 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2141_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div29_12_reg_5687 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2146_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div29_13_reg_5694 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2151_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div29_14_reg_5701 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2156_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div29_15_reg_5708 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2161_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div29_16_reg_5715 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2166_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div29_17_reg_5722 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2171_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div29_18_reg_5729 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2176_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div29_19_reg_5736 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2181_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div29_20_reg_5743 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2186_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div29_21_reg_5750 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2191_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div29_22_reg_5757 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2196_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div29_23_reg_5764 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2201_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div29_24_reg_5771 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2206_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div29_25_reg_5778 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2211_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div29_26_reg_5785 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2216_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div29_27_reg_5792 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2221_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div29_28_reg_5799 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2226_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div29_29_reg_5806 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2231_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div29_30_reg_5813 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2236_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div29_31_reg_5820 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2241_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div29_32_reg_5827 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2246_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div29_33_reg_5834 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2251_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div29_34_reg_5841 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2256_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div29_35_reg_5848 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2261_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div29_36_reg_5855 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2266_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div29_37_reg_5862 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2271_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div29_38_reg_5869 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2276_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div29_39_reg_5876 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2281_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div29_40_reg_5883 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2286_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div29_41_reg_5890 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2291_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div29_42_reg_5897 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2296_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div29_43_reg_5904 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2301_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div29_44_reg_5911 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2306_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div29_45_reg_5918 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2311_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div29_46_reg_5925 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2316_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div29_47_reg_5932 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2321_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div29_48_reg_5939 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2326_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div29_49_reg_5946 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2331_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div29_50_reg_5953 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2336_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div29_51_reg_5960 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2341_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div29_52_reg_5967 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2346_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div29_53_reg_5974 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2351_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div29_54_reg_5981 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2356_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div29_55_reg_5988 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2361_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div29_56_reg_5995 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2366_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div29_57_reg_6002 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2371_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div29_58_reg_6009 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2376_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div29_59_reg_6016 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2381_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div29_60_reg_6023 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2386_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div29_61_reg_6030 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2391_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div29_62_reg_6037 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1820_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_reg_6044 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal grp_fu_1824_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul46_1_reg_6049 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1828_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul46_2_reg_6054 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1832_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul46_3_reg_6059 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1836_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul46_4_reg_6064 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1840_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul46_5_reg_6069 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1844_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul46_6_reg_6074 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1848_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul46_7_reg_6079 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1852_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul46_8_reg_6084 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1856_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul46_9_reg_6089 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1860_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul46_s_reg_6094 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1864_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul46_10_reg_6099 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1868_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul46_11_reg_6104 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1872_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul46_12_reg_6109 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1876_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul46_13_reg_6114 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1880_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul46_14_reg_6119 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1884_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul46_15_reg_6124 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1888_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul46_16_reg_6129 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1892_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul46_17_reg_6134 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1896_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul46_18_reg_6139 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1900_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul46_19_reg_6144 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1904_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul46_20_reg_6149 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1908_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul46_21_reg_6154 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1912_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul46_22_reg_6159 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1916_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul46_23_reg_6164 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1920_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul46_24_reg_6169 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1924_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul46_25_reg_6174 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1928_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul46_26_reg_6179 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1932_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul46_27_reg_6184 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1936_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul46_28_reg_6189 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1940_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul46_29_reg_6194 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1944_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul46_30_reg_6199 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1948_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul46_31_reg_6204 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1952_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul46_32_reg_6209 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1956_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul46_33_reg_6214 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1960_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul46_34_reg_6219 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1964_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul46_35_reg_6224 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1968_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul46_36_reg_6229 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1972_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul46_37_reg_6234 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1976_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul46_38_reg_6239 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1980_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul46_39_reg_6244 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1984_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul46_40_reg_6249 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1988_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul46_41_reg_6254 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1992_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul46_42_reg_6259 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1996_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul46_43_reg_6264 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2000_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul46_44_reg_6269 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2004_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul46_45_reg_6274 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2008_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul46_46_reg_6279 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2012_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul46_47_reg_6284 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2016_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul46_48_reg_6289 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2020_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul46_49_reg_6294 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2024_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul46_50_reg_6299 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2028_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul46_51_reg_6304 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2032_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul46_52_reg_6309 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2036_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul46_53_reg_6314 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2040_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul46_54_reg_6319 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2044_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul46_55_reg_6324 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2048_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul46_56_reg_6329 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2052_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul46_57_reg_6334 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2056_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul46_58_reg_6339 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2060_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul46_59_reg_6344 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2064_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul46_60_reg_6349 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2068_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul46_61_reg_6354 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2072_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul46_62_reg_6359 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2396_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_sum_sq_192_reg_6364 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state32 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state32 : signal is "none";
    signal grp_fu_2402_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_sum_sq_193_reg_6369 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2408_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_sum_sq_194_reg_6374 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2414_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_sum_sq_195_reg_6379 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2420_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_sum_sq_196_reg_6384 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2426_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_sum_sq_197_reg_6389 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2432_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_sum_sq_198_reg_6394 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2438_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_sum_sq_199_reg_6399 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2444_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_sum_sq_200_reg_6404 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2450_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_sum_sq_201_reg_6409 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2456_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_sum_sq_202_reg_6414 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2462_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_sum_sq_203_reg_6419 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2468_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_sum_sq_204_reg_6424 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2474_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_sum_sq_205_reg_6429 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2480_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_sum_sq_206_reg_6434 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2486_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_sum_sq_207_reg_6439 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2492_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_sum_sq_208_reg_6444 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2498_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_sum_sq_209_reg_6449 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2504_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_sum_sq_210_reg_6454 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2510_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_sum_sq_211_reg_6459 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2516_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_sum_sq_212_reg_6464 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2522_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_sum_sq_213_reg_6469 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2528_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_sum_sq_214_reg_6474 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2534_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_sum_sq_215_reg_6479 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2540_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_sum_sq_216_reg_6484 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2546_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_sum_sq_217_reg_6489 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2552_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_sum_sq_218_reg_6494 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2558_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_sum_sq_219_reg_6499 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2564_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_sum_sq_220_reg_6504 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2570_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_sum_sq_221_reg_6509 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2576_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_sum_sq_222_reg_6514 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2582_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_sum_sq_223_reg_6519 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2588_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_sum_sq_224_reg_6524 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2594_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_sum_sq_225_reg_6529 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2600_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_sum_sq_226_reg_6534 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2606_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_sum_sq_227_reg_6539 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2612_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_sum_sq_228_reg_6544 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2618_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_sum_sq_229_reg_6549 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2624_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_sum_sq_230_reg_6554 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2630_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_sum_sq_231_reg_6559 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2636_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_sum_sq_232_reg_6564 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2642_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_sum_sq_233_reg_6569 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2648_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_sum_sq_234_reg_6574 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2654_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_sum_sq_235_reg_6579 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2660_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_sum_sq_236_reg_6584 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2666_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_sum_sq_237_reg_6589 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2672_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_sum_sq_238_reg_6594 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2678_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_sum_sq_239_reg_6599 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2684_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_sum_sq_240_reg_6604 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2690_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_sum_sq_241_reg_6609 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2696_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_sum_sq_242_reg_6614 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2702_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_sum_sq_243_reg_6619 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2708_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_sum_sq_244_reg_6624 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2714_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_sum_sq_245_reg_6629 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2720_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_sum_sq_246_reg_6634 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2726_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_sum_sq_247_reg_6639 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2732_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_sum_sq_248_reg_6644 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2738_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_sum_sq_249_reg_6649 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2744_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_sum_sq_250_reg_6654 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2750_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_sum_sq_251_reg_6659 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2756_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_sum_sq_252_reg_6664 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2762_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_sum_sq_253_reg_6669 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2768_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_sum_sq_254_reg_6674 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2774_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_sum_sq_255_reg_6679 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_square_fu_784_ap_start : STD_LOGIC;
    signal grp_square_fu_784_ap_done : STD_LOGIC;
    signal grp_square_fu_784_ap_idle : STD_LOGIC;
    signal grp_square_fu_784_ap_ready : STD_LOGIC;
    signal grp_square_fu_784_x_0_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_square_fu_784_x_0_ce0 : STD_LOGIC;
    signal grp_square_fu_784_x_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_square_fu_784_x_1_ce0 : STD_LOGIC;
    signal grp_square_fu_784_x_2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_square_fu_784_x_2_ce0 : STD_LOGIC;
    signal grp_square_fu_784_x_3_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_square_fu_784_x_3_ce0 : STD_LOGIC;
    signal grp_square_fu_784_x_4_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_square_fu_784_x_4_ce0 : STD_LOGIC;
    signal grp_square_fu_784_x_5_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_square_fu_784_x_5_ce0 : STD_LOGIC;
    signal grp_square_fu_784_x_6_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_square_fu_784_x_6_ce0 : STD_LOGIC;
    signal grp_square_fu_784_x_7_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_square_fu_784_x_7_ce0 : STD_LOGIC;
    signal grp_square_fu_784_x_8_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_square_fu_784_x_8_ce0 : STD_LOGIC;
    signal grp_square_fu_784_x_9_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_square_fu_784_x_9_ce0 : STD_LOGIC;
    signal grp_square_fu_784_x_10_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_square_fu_784_x_10_ce0 : STD_LOGIC;
    signal grp_square_fu_784_x_11_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_square_fu_784_x_11_ce0 : STD_LOGIC;
    signal grp_square_fu_784_x_12_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_square_fu_784_x_12_ce0 : STD_LOGIC;
    signal grp_square_fu_784_x_13_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_square_fu_784_x_13_ce0 : STD_LOGIC;
    signal grp_square_fu_784_x_14_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_square_fu_784_x_14_ce0 : STD_LOGIC;
    signal grp_square_fu_784_x_15_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_square_fu_784_x_15_ce0 : STD_LOGIC;
    signal grp_square_fu_784_x_16_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_square_fu_784_x_16_ce0 : STD_LOGIC;
    signal grp_square_fu_784_x_17_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_square_fu_784_x_17_ce0 : STD_LOGIC;
    signal grp_square_fu_784_x_18_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_square_fu_784_x_18_ce0 : STD_LOGIC;
    signal grp_square_fu_784_x_19_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_square_fu_784_x_19_ce0 : STD_LOGIC;
    signal grp_square_fu_784_x_20_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_square_fu_784_x_20_ce0 : STD_LOGIC;
    signal grp_square_fu_784_x_21_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_square_fu_784_x_21_ce0 : STD_LOGIC;
    signal grp_square_fu_784_x_22_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_square_fu_784_x_22_ce0 : STD_LOGIC;
    signal grp_square_fu_784_x_23_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_square_fu_784_x_23_ce0 : STD_LOGIC;
    signal grp_square_fu_784_x_24_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_square_fu_784_x_24_ce0 : STD_LOGIC;
    signal grp_square_fu_784_x_25_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_square_fu_784_x_25_ce0 : STD_LOGIC;
    signal grp_square_fu_784_x_26_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_square_fu_784_x_26_ce0 : STD_LOGIC;
    signal grp_square_fu_784_x_27_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_square_fu_784_x_27_ce0 : STD_LOGIC;
    signal grp_square_fu_784_x_28_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_square_fu_784_x_28_ce0 : STD_LOGIC;
    signal grp_square_fu_784_x_29_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_square_fu_784_x_29_ce0 : STD_LOGIC;
    signal grp_square_fu_784_x_30_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_square_fu_784_x_30_ce0 : STD_LOGIC;
    signal grp_square_fu_784_x_31_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_square_fu_784_x_31_ce0 : STD_LOGIC;
    signal grp_square_fu_784_x_32_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_square_fu_784_x_32_ce0 : STD_LOGIC;
    signal grp_square_fu_784_x_33_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_square_fu_784_x_33_ce0 : STD_LOGIC;
    signal grp_square_fu_784_x_34_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_square_fu_784_x_34_ce0 : STD_LOGIC;
    signal grp_square_fu_784_x_35_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_square_fu_784_x_35_ce0 : STD_LOGIC;
    signal grp_square_fu_784_x_36_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_square_fu_784_x_36_ce0 : STD_LOGIC;
    signal grp_square_fu_784_x_37_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_square_fu_784_x_37_ce0 : STD_LOGIC;
    signal grp_square_fu_784_x_38_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_square_fu_784_x_38_ce0 : STD_LOGIC;
    signal grp_square_fu_784_x_39_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_square_fu_784_x_39_ce0 : STD_LOGIC;
    signal grp_square_fu_784_x_40_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_square_fu_784_x_40_ce0 : STD_LOGIC;
    signal grp_square_fu_784_x_41_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_square_fu_784_x_41_ce0 : STD_LOGIC;
    signal grp_square_fu_784_x_42_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_square_fu_784_x_42_ce0 : STD_LOGIC;
    signal grp_square_fu_784_x_43_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_square_fu_784_x_43_ce0 : STD_LOGIC;
    signal grp_square_fu_784_x_44_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_square_fu_784_x_44_ce0 : STD_LOGIC;
    signal grp_square_fu_784_x_45_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_square_fu_784_x_45_ce0 : STD_LOGIC;
    signal grp_square_fu_784_x_46_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_square_fu_784_x_46_ce0 : STD_LOGIC;
    signal grp_square_fu_784_x_47_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_square_fu_784_x_47_ce0 : STD_LOGIC;
    signal grp_square_fu_784_x_48_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_square_fu_784_x_48_ce0 : STD_LOGIC;
    signal grp_square_fu_784_x_49_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_square_fu_784_x_49_ce0 : STD_LOGIC;
    signal grp_square_fu_784_x_50_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_square_fu_784_x_50_ce0 : STD_LOGIC;
    signal grp_square_fu_784_x_51_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_square_fu_784_x_51_ce0 : STD_LOGIC;
    signal grp_square_fu_784_x_52_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_square_fu_784_x_52_ce0 : STD_LOGIC;
    signal grp_square_fu_784_x_53_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_square_fu_784_x_53_ce0 : STD_LOGIC;
    signal grp_square_fu_784_x_54_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_square_fu_784_x_54_ce0 : STD_LOGIC;
    signal grp_square_fu_784_x_55_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_square_fu_784_x_55_ce0 : STD_LOGIC;
    signal grp_square_fu_784_x_56_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_square_fu_784_x_56_ce0 : STD_LOGIC;
    signal grp_square_fu_784_x_57_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_square_fu_784_x_57_ce0 : STD_LOGIC;
    signal grp_square_fu_784_x_58_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_square_fu_784_x_58_ce0 : STD_LOGIC;
    signal grp_square_fu_784_x_59_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_square_fu_784_x_59_ce0 : STD_LOGIC;
    signal grp_square_fu_784_x_60_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_square_fu_784_x_60_ce0 : STD_LOGIC;
    signal grp_square_fu_784_x_61_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_square_fu_784_x_61_ce0 : STD_LOGIC;
    signal grp_square_fu_784_x_62_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_square_fu_784_x_62_ce0 : STD_LOGIC;
    signal grp_square_fu_784_x_63_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_square_fu_784_x_63_ce0 : STD_LOGIC;
    signal grp_square_fu_784_ap_return_0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_square_fu_784_ap_return_1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_square_fu_784_ap_return_2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_square_fu_784_ap_return_3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_square_fu_784_ap_return_4 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_square_fu_784_ap_return_5 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_square_fu_784_ap_return_6 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_square_fu_784_ap_return_7 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_square_fu_784_ap_return_8 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_square_fu_784_ap_return_9 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_square_fu_784_ap_return_10 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_square_fu_784_ap_return_11 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_square_fu_784_ap_return_12 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_square_fu_784_ap_return_13 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_square_fu_784_ap_return_14 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_square_fu_784_ap_return_15 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_square_fu_784_ap_return_16 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_square_fu_784_ap_return_17 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_square_fu_784_ap_return_18 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_square_fu_784_ap_return_19 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_square_fu_784_ap_return_20 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_square_fu_784_ap_return_21 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_square_fu_784_ap_return_22 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_square_fu_784_ap_return_23 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_square_fu_784_ap_return_24 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_square_fu_784_ap_return_25 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_square_fu_784_ap_return_26 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_square_fu_784_ap_return_27 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_square_fu_784_ap_return_28 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_square_fu_784_ap_return_29 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_square_fu_784_ap_return_30 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_square_fu_784_ap_return_31 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_square_fu_784_ap_return_32 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_square_fu_784_ap_return_33 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_square_fu_784_ap_return_34 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_square_fu_784_ap_return_35 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_square_fu_784_ap_return_36 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_square_fu_784_ap_return_37 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_square_fu_784_ap_return_38 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_square_fu_784_ap_return_39 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_square_fu_784_ap_return_40 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_square_fu_784_ap_return_41 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_square_fu_784_ap_return_42 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_square_fu_784_ap_return_43 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_square_fu_784_ap_return_44 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_square_fu_784_ap_return_45 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_square_fu_784_ap_return_46 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_square_fu_784_ap_return_47 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_square_fu_784_ap_return_48 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_square_fu_784_ap_return_49 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_square_fu_784_ap_return_50 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_square_fu_784_ap_return_51 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_square_fu_784_ap_return_52 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_square_fu_784_ap_return_53 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_square_fu_784_ap_return_54 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_square_fu_784_ap_return_55 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_square_fu_784_ap_return_56 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_square_fu_784_ap_return_57 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_square_fu_784_ap_return_58 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_square_fu_784_ap_return_59 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_square_fu_784_ap_return_60 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_square_fu_784_ap_return_61 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_square_fu_784_ap_return_62 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_square_fu_784_ap_return_63 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_ap_start : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_ap_done : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_ap_idle : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_ap_ready : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_0_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_0_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_1_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_2_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_3_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_3_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_4_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_4_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_5_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_5_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_6_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_6_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_7_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_7_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_8_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_8_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_9_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_9_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_10_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_10_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_11_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_11_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_12_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_12_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_13_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_13_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_14_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_14_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_15_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_15_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_16_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_16_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_17_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_17_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_18_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_18_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_19_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_19_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_20_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_20_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_21_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_21_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_22_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_22_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_23_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_23_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_24_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_24_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_25_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_25_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_26_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_26_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_27_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_27_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_28_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_28_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_29_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_29_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_30_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_30_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_31_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_31_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_32_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_32_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_33_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_33_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_34_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_34_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_35_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_35_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_36_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_36_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_37_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_37_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_38_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_38_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_39_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_39_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_40_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_40_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_41_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_41_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_42_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_42_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_43_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_43_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_44_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_44_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_45_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_45_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_46_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_46_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_47_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_47_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_48_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_48_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_49_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_49_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_50_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_50_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_51_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_51_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_52_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_52_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_53_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_53_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_54_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_54_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_55_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_55_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_56_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_56_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_57_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_57_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_58_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_58_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_59_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_59_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_60_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_60_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_61_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_61_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_62_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_62_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_63_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_63_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_6372_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_6372_out_ap_vld : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_6271_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_6271_out_ap_vld : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_6170_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_6170_out_ap_vld : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_6069_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_6069_out_ap_vld : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_5968_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_5968_out_ap_vld : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_5867_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_5867_out_ap_vld : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_5766_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_5766_out_ap_vld : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_5665_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_5665_out_ap_vld : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_5564_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_5564_out_ap_vld : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_5463_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_5463_out_ap_vld : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_5362_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_5362_out_ap_vld : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_5261_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_5261_out_ap_vld : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_5160_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_5160_out_ap_vld : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_5059_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_5059_out_ap_vld : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_4958_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_4958_out_ap_vld : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_4857_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_4857_out_ap_vld : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_4756_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_4756_out_ap_vld : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_4655_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_4655_out_ap_vld : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_4554_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_4554_out_ap_vld : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_4453_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_4453_out_ap_vld : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_4352_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_4352_out_ap_vld : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_4251_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_4251_out_ap_vld : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_4150_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_4150_out_ap_vld : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_4049_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_4049_out_ap_vld : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_3948_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_3948_out_ap_vld : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_3847_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_3847_out_ap_vld : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_3746_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_3746_out_ap_vld : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_3645_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_3645_out_ap_vld : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_3544_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_3544_out_ap_vld : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_3443_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_3443_out_ap_vld : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_3342_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_3342_out_ap_vld : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_3241_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_3241_out_ap_vld : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_3140_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_3140_out_ap_vld : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_3039_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_3039_out_ap_vld : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_2938_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_2938_out_ap_vld : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_2837_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_2837_out_ap_vld : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_2736_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_2736_out_ap_vld : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_2635_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_2635_out_ap_vld : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_2534_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_2534_out_ap_vld : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_2433_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_2433_out_ap_vld : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_2332_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_2332_out_ap_vld : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_2231_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_2231_out_ap_vld : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_2130_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_2130_out_ap_vld : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_2029_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_2029_out_ap_vld : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_1928_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_1928_out_ap_vld : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_1827_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_1827_out_ap_vld : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_1726_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_1726_out_ap_vld : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_1625_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_1625_out_ap_vld : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_1524_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_1524_out_ap_vld : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_1423_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_1423_out_ap_vld : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_1322_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_1322_out_ap_vld : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_1221_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_1221_out_ap_vld : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_1120_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_1120_out_ap_vld : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_1019_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_1019_out_ap_vld : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_918_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_918_out_ap_vld : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_817_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_817_out_ap_vld : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_716_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_716_out_ap_vld : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_615_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_615_out_ap_vld : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_514_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_514_out_ap_vld : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_413_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_413_out_ap_vld : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_312_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_312_out_ap_vld : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_211_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_211_out_ap_vld : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_110_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_110_out_ap_vld : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add159_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add159_out_ap_vld : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1500_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1500_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1500_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1500_p_ce : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1504_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1504_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1504_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1504_p_ce : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1508_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1508_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1508_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1508_p_ce : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1512_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1512_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1512_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1512_p_ce : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1516_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1516_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1516_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1516_p_ce : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1520_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1520_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1520_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1520_p_ce : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1524_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1524_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1524_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1524_p_ce : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1528_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1528_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1528_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1528_p_ce : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1532_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1532_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1532_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1532_p_ce : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1536_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1536_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1536_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1536_p_ce : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1540_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1540_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1540_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1540_p_ce : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1544_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1544_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1544_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1544_p_ce : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1548_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1548_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1548_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1548_p_ce : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1552_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1552_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1552_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1552_p_ce : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1556_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1556_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1556_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1556_p_ce : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1560_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1560_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1560_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1560_p_ce : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1564_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1564_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1564_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1564_p_ce : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1568_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1568_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1568_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1568_p_ce : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1572_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1572_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1572_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1572_p_ce : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1576_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1576_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1576_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1576_p_ce : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1580_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1580_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1580_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1580_p_ce : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1584_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1584_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1584_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1584_p_ce : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_ap_start : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_ap_done : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_ap_idle : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_ap_ready : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_0_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_0_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_1_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_2_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_3_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_3_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_4_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_4_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_5_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_5_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_6_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_6_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_7_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_7_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_8_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_8_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_9_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_9_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_10_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_10_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_11_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_11_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_12_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_12_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_13_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_13_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_14_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_14_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_15_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_15_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_16_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_16_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_17_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_17_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_18_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_18_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_19_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_19_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_20_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_20_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_21_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_21_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_22_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_22_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_23_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_23_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_24_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_24_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_25_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_25_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_26_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_26_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_27_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_27_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_28_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_28_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_29_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_29_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_30_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_30_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_31_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_31_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_32_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_32_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_33_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_33_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_34_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_34_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_35_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_35_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_36_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_36_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_37_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_37_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_38_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_38_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_39_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_39_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_40_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_40_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_41_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_41_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_42_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_42_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_43_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_43_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_44_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_44_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_45_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_45_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_46_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_46_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_47_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_47_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_48_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_48_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_49_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_49_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_50_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_50_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_51_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_51_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_52_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_52_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_53_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_53_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_54_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_54_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_55_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_55_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_56_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_56_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_57_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_57_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_58_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_58_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_59_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_59_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_60_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_60_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_61_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_61_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_62_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_62_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_63_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_63_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16_we0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17_we0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18_we0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19_we0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20_we0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21_we0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22_we0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23_we0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24_we0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25_we0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26_we0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27_we0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28_we0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29_we0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30_we0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31_we0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_32_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_32_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_32_we0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_32_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_33_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_33_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_33_we0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_33_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_34_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_34_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_34_we0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_34_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_35_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_35_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_35_we0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_35_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_36_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_36_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_36_we0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_36_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_37_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_37_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_37_we0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_37_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_38_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_38_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_38_we0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_38_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_39_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_39_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_39_we0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_39_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_40_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_40_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_40_we0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_40_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_41_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_41_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_41_we0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_41_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_42_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_42_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_42_we0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_42_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_43_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_43_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_43_we0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_43_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_44_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_44_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_44_we0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_44_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_45_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_45_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_45_we0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_45_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_46_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_46_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_46_we0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_46_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_47_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_47_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_47_we0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_47_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_48_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_48_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_48_we0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_48_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_49_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_49_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_49_we0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_49_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_50_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_50_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_50_we0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_50_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_51_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_51_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_51_we0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_51_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_52_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_52_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_52_we0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_52_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_53_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_53_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_53_we0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_53_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_54_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_54_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_54_we0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_54_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_55_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_55_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_55_we0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_55_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_56_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_56_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_56_we0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_56_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_57_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_57_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_57_we0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_57_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_58_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_58_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_58_we0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_58_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_59_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_59_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_59_we0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_59_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_60_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_60_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_60_we0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_60_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_61_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_61_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_61_we0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_61_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_62_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_62_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_62_we0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_62_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_63_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_63_ce0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_63_we0 : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_63_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1500_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1500_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1500_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1500_p_ce : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1504_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1504_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1504_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1504_p_ce : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1508_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1508_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1508_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1508_p_ce : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1512_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1512_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1512_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1512_p_ce : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1516_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1516_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1516_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1516_p_ce : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1520_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1520_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1520_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1520_p_ce : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1524_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1524_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1524_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1524_p_ce : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1528_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1528_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1528_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1528_p_ce : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1532_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1532_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1532_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1532_p_ce : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1536_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1536_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1536_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1536_p_ce : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1540_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1540_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1540_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1540_p_ce : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1544_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1544_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1544_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1544_p_ce : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1548_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1548_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1548_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1548_p_ce : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1552_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1552_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1552_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1552_p_ce : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1556_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1556_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1556_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1556_p_ce : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1560_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1560_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1560_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1560_p_ce : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1564_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1564_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1564_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1564_p_ce : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1568_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1568_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1568_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1568_p_ce : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1572_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1572_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1572_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1572_p_ce : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1576_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1576_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1576_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1576_p_ce : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1580_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1580_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1580_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1580_p_ce : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1584_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1584_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1584_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1584_p_ce : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1588_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1588_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1588_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1588_p_ce : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1592_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1592_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1592_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1592_p_ce : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1596_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1596_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1596_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1596_p_ce : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1600_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1600_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1600_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1600_p_ce : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1604_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1604_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1604_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1604_p_ce : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1608_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1608_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1608_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1608_p_ce : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1612_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1612_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1612_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1612_p_ce : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1616_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1616_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1616_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1616_p_ce : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1620_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1620_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1620_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1620_p_ce : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1624_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1624_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1624_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1624_p_ce : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1628_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1628_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1628_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1628_p_ce : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1632_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1632_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1632_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1632_p_ce : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1636_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1636_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1636_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1636_p_ce : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1640_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1640_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1640_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1640_p_ce : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1644_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1644_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1644_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1644_p_ce : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1648_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1648_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1648_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1648_p_ce : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1652_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1652_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1652_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1652_p_ce : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1656_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1656_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1656_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1656_p_ce : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1660_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1660_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1660_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1660_p_ce : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1664_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1664_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1664_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1664_p_ce : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1668_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1668_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1668_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1668_p_ce : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1672_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1672_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1672_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1672_p_ce : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1676_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1676_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1676_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1676_p_ce : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1680_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1680_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1680_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1680_p_ce : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1684_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1684_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1684_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1684_p_ce : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1688_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1688_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1688_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1688_p_ce : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1692_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1692_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1692_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1692_p_ce : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1696_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1696_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1696_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1696_p_ce : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1700_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1700_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1700_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1700_p_ce : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1704_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1704_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1704_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1704_p_ce : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1708_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1708_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1708_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1708_p_ce : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1712_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1712_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1712_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1712_p_ce : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1716_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1716_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1716_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1716_p_ce : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1720_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1720_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1720_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1720_p_ce : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1724_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1724_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1724_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1724_p_ce : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1728_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1728_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1728_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1728_p_ce : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1732_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1732_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1732_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1732_p_ce : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1736_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1736_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1736_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1736_p_ce : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1740_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1740_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1740_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1740_p_ce : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1744_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1744_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1744_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1744_p_ce : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1748_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1748_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1748_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1748_p_ce : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1752_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1752_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1752_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1752_p_ce : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2076_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2076_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2076_p_ce : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2081_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2081_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2081_p_ce : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2086_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2086_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2086_p_ce : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2091_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2091_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2091_p_ce : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2096_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2096_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2096_p_ce : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2101_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2101_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2101_p_ce : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2106_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2106_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2106_p_ce : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2111_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2111_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2111_p_ce : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2116_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2116_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2116_p_ce : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2121_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2121_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2121_p_ce : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2126_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2126_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2126_p_ce : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2131_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2131_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2131_p_ce : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2136_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2136_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2136_p_ce : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2141_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2141_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2141_p_ce : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2146_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2146_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2146_p_ce : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2151_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2151_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2151_p_ce : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2156_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2156_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2156_p_ce : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2161_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2161_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2161_p_ce : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2166_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2166_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2166_p_ce : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2171_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2171_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2171_p_ce : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2176_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2176_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2176_p_ce : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2181_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2181_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2181_p_ce : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2186_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2186_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2186_p_ce : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2191_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2191_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2191_p_ce : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2196_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2196_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2196_p_ce : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2201_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2201_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2201_p_ce : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2206_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2206_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2206_p_ce : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2211_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2211_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2211_p_ce : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2216_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2216_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2216_p_ce : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2221_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2221_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2221_p_ce : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2226_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2226_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2226_p_ce : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2231_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2231_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2231_p_ce : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2236_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2236_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2236_p_ce : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2241_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2241_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2241_p_ce : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2246_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2246_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2246_p_ce : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2251_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2251_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2251_p_ce : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2256_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2256_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2256_p_ce : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2261_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2261_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2261_p_ce : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2266_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2266_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2266_p_ce : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2271_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2271_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2271_p_ce : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2276_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2276_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2276_p_ce : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2281_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2281_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2281_p_ce : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2286_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2286_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2286_p_ce : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2291_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2291_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2291_p_ce : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2296_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2296_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2296_p_ce : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2301_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2301_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2301_p_ce : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2306_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2306_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2306_p_ce : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2311_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2311_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2311_p_ce : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2316_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2316_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2316_p_ce : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2321_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2321_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2321_p_ce : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2326_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2326_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2326_p_ce : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2331_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2331_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2331_p_ce : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2336_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2336_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2336_p_ce : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2341_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2341_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2341_p_ce : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2346_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2346_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2346_p_ce : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2351_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2351_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2351_p_ce : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2356_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2356_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2356_p_ce : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2361_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2361_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2361_p_ce : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2366_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2366_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2366_p_ce : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2371_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2371_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2371_p_ce : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2376_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2376_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2376_p_ce : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2381_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2381_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2381_p_ce : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2386_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2386_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2386_p_ce : STD_LOGIC;
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2391_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2391_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2391_p_ce : STD_LOGIC;
    signal grp_square_fu_784_ap_start_reg : STD_LOGIC := '0';
    signal grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state33 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state33 : signal is "none";
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal grp_fu_1500_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1500_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal ap_CS_fsm_state21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state21 : signal is "none";
    signal grp_fu_1504_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1504_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1508_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1508_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1512_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1512_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1516_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1516_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1520_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1520_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1524_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1524_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1528_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1528_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1532_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1532_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1536_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1536_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1540_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1540_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1544_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1544_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1548_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1548_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1552_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1552_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1556_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1556_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1560_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1560_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1564_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1564_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1568_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1568_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1572_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1572_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1576_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1576_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1580_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1580_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1584_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1584_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1588_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1588_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1592_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1592_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1596_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1596_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1600_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1600_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1604_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1604_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1608_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1608_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1612_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1612_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1616_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1616_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1620_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1620_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1624_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1624_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1628_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1628_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1632_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1632_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1636_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1636_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1640_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1640_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1644_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1644_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1648_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1648_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1652_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1652_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1656_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1656_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1660_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1660_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1664_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1664_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1668_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1668_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1672_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1672_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1676_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1676_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1680_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1680_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1684_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1684_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1688_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1688_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1692_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1692_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1696_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1696_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1700_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1700_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1704_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1704_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1708_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1708_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1712_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1712_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1716_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1716_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1720_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1720_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1724_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1724_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1728_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1728_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1732_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1732_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1736_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1736_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1740_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1740_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1744_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1744_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1748_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1748_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1752_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1752_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal grp_fu_2076_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2076_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2081_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2081_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2086_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2086_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2091_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2091_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2096_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2096_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2101_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2101_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2106_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2106_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2111_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2111_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2116_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2116_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2121_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2121_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2126_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2126_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2131_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2131_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2136_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2136_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2141_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2141_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2146_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2146_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2151_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2151_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2156_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2156_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2161_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2161_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2166_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2166_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2171_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2171_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2176_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2176_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2181_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2181_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2186_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2186_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2191_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2191_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2196_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2196_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2201_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2201_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2206_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2206_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2211_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2211_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2216_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2216_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2221_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2221_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2226_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2226_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2231_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2231_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2236_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2236_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2241_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2241_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2246_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2246_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2251_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2251_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2256_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2256_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2261_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2261_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2266_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2266_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2271_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2271_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2276_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2276_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2281_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2281_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2286_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2286_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2291_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2291_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2296_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2296_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2301_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2301_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2306_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2306_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2311_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2311_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2316_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2316_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2321_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2321_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2326_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2326_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2331_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2331_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2336_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2336_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2341_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2341_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2346_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2346_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2351_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2351_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2356_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2356_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2361_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2361_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2366_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2366_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2371_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2371_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2376_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2376_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2381_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2381_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2386_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2386_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2391_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2391_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state25 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state25 : signal is "none";
    signal grp_fu_1500_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_1500_ce : STD_LOGIC;
    signal grp_fu_1504_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_1504_ce : STD_LOGIC;
    signal grp_fu_1508_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_1508_ce : STD_LOGIC;
    signal grp_fu_1512_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_1512_ce : STD_LOGIC;
    signal grp_fu_1516_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_1516_ce : STD_LOGIC;
    signal grp_fu_1520_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_1520_ce : STD_LOGIC;
    signal grp_fu_1524_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_1524_ce : STD_LOGIC;
    signal grp_fu_1528_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_1528_ce : STD_LOGIC;
    signal grp_fu_1532_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_1532_ce : STD_LOGIC;
    signal grp_fu_1536_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_1536_ce : STD_LOGIC;
    signal grp_fu_1540_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_1540_ce : STD_LOGIC;
    signal grp_fu_1544_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_1544_ce : STD_LOGIC;
    signal grp_fu_1548_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_1548_ce : STD_LOGIC;
    signal grp_fu_1552_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_1552_ce : STD_LOGIC;
    signal grp_fu_1556_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_1556_ce : STD_LOGIC;
    signal grp_fu_1560_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_1560_ce : STD_LOGIC;
    signal grp_fu_1564_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_1564_ce : STD_LOGIC;
    signal grp_fu_1568_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_1568_ce : STD_LOGIC;
    signal grp_fu_1572_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_1572_ce : STD_LOGIC;
    signal grp_fu_1576_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_1576_ce : STD_LOGIC;
    signal grp_fu_1580_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_1580_ce : STD_LOGIC;
    signal grp_fu_1584_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_1584_ce : STD_LOGIC;
    signal grp_fu_1588_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_1588_ce : STD_LOGIC;
    signal grp_fu_1592_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_1592_ce : STD_LOGIC;
    signal grp_fu_1596_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_1596_ce : STD_LOGIC;
    signal grp_fu_1600_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_1600_ce : STD_LOGIC;
    signal grp_fu_1604_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_1604_ce : STD_LOGIC;
    signal grp_fu_1608_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_1608_ce : STD_LOGIC;
    signal grp_fu_1612_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_1612_ce : STD_LOGIC;
    signal grp_fu_1616_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_1616_ce : STD_LOGIC;
    signal grp_fu_1620_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_1620_ce : STD_LOGIC;
    signal grp_fu_1624_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_1624_ce : STD_LOGIC;
    signal grp_fu_1628_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_1628_ce : STD_LOGIC;
    signal grp_fu_1632_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_1632_ce : STD_LOGIC;
    signal grp_fu_1636_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_1636_ce : STD_LOGIC;
    signal grp_fu_1640_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_1640_ce : STD_LOGIC;
    signal grp_fu_1644_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_1644_ce : STD_LOGIC;
    signal grp_fu_1648_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_1648_ce : STD_LOGIC;
    signal grp_fu_1652_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_1652_ce : STD_LOGIC;
    signal grp_fu_1656_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_1656_ce : STD_LOGIC;
    signal grp_fu_1660_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_1660_ce : STD_LOGIC;
    signal grp_fu_1664_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_1664_ce : STD_LOGIC;
    signal grp_fu_1668_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_1668_ce : STD_LOGIC;
    signal grp_fu_1672_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_1672_ce : STD_LOGIC;
    signal grp_fu_1676_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_1676_ce : STD_LOGIC;
    signal grp_fu_1680_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_1680_ce : STD_LOGIC;
    signal grp_fu_1684_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_1684_ce : STD_LOGIC;
    signal grp_fu_1688_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_1688_ce : STD_LOGIC;
    signal grp_fu_1692_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_1692_ce : STD_LOGIC;
    signal grp_fu_1696_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_1696_ce : STD_LOGIC;
    signal grp_fu_1700_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_1700_ce : STD_LOGIC;
    signal grp_fu_1704_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_1704_ce : STD_LOGIC;
    signal grp_fu_1708_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_1708_ce : STD_LOGIC;
    signal grp_fu_1712_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_1712_ce : STD_LOGIC;
    signal grp_fu_1716_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_1716_ce : STD_LOGIC;
    signal grp_fu_1720_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_1720_ce : STD_LOGIC;
    signal grp_fu_1724_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_1724_ce : STD_LOGIC;
    signal grp_fu_1728_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_1728_ce : STD_LOGIC;
    signal grp_fu_1732_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_1732_ce : STD_LOGIC;
    signal grp_fu_1736_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_1736_ce : STD_LOGIC;
    signal grp_fu_1740_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_1740_ce : STD_LOGIC;
    signal grp_fu_1744_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_1744_ce : STD_LOGIC;
    signal grp_fu_1748_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_1748_ce : STD_LOGIC;
    signal grp_fu_1752_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_1752_ce : STD_LOGIC;
    signal grp_fu_2076_ce : STD_LOGIC;
    signal grp_fu_2081_ce : STD_LOGIC;
    signal grp_fu_2086_ce : STD_LOGIC;
    signal grp_fu_2091_ce : STD_LOGIC;
    signal grp_fu_2096_ce : STD_LOGIC;
    signal grp_fu_2101_ce : STD_LOGIC;
    signal grp_fu_2106_ce : STD_LOGIC;
    signal grp_fu_2111_ce : STD_LOGIC;
    signal grp_fu_2116_ce : STD_LOGIC;
    signal grp_fu_2121_ce : STD_LOGIC;
    signal grp_fu_2126_ce : STD_LOGIC;
    signal grp_fu_2131_ce : STD_LOGIC;
    signal grp_fu_2136_ce : STD_LOGIC;
    signal grp_fu_2141_ce : STD_LOGIC;
    signal grp_fu_2146_ce : STD_LOGIC;
    signal grp_fu_2151_ce : STD_LOGIC;
    signal grp_fu_2156_ce : STD_LOGIC;
    signal grp_fu_2161_ce : STD_LOGIC;
    signal grp_fu_2166_ce : STD_LOGIC;
    signal grp_fu_2171_ce : STD_LOGIC;
    signal grp_fu_2176_ce : STD_LOGIC;
    signal grp_fu_2181_ce : STD_LOGIC;
    signal grp_fu_2186_ce : STD_LOGIC;
    signal grp_fu_2191_ce : STD_LOGIC;
    signal grp_fu_2196_ce : STD_LOGIC;
    signal grp_fu_2201_ce : STD_LOGIC;
    signal grp_fu_2206_ce : STD_LOGIC;
    signal grp_fu_2211_ce : STD_LOGIC;
    signal grp_fu_2216_ce : STD_LOGIC;
    signal grp_fu_2221_ce : STD_LOGIC;
    signal grp_fu_2226_ce : STD_LOGIC;
    signal grp_fu_2231_ce : STD_LOGIC;
    signal grp_fu_2236_ce : STD_LOGIC;
    signal grp_fu_2241_ce : STD_LOGIC;
    signal grp_fu_2246_ce : STD_LOGIC;
    signal grp_fu_2251_ce : STD_LOGIC;
    signal grp_fu_2256_ce : STD_LOGIC;
    signal grp_fu_2261_ce : STD_LOGIC;
    signal grp_fu_2266_ce : STD_LOGIC;
    signal grp_fu_2271_ce : STD_LOGIC;
    signal grp_fu_2276_ce : STD_LOGIC;
    signal grp_fu_2281_ce : STD_LOGIC;
    signal grp_fu_2286_ce : STD_LOGIC;
    signal grp_fu_2291_ce : STD_LOGIC;
    signal grp_fu_2296_ce : STD_LOGIC;
    signal grp_fu_2301_ce : STD_LOGIC;
    signal grp_fu_2306_ce : STD_LOGIC;
    signal grp_fu_2311_ce : STD_LOGIC;
    signal grp_fu_2316_ce : STD_LOGIC;
    signal grp_fu_2321_ce : STD_LOGIC;
    signal grp_fu_2326_ce : STD_LOGIC;
    signal grp_fu_2331_ce : STD_LOGIC;
    signal grp_fu_2336_ce : STD_LOGIC;
    signal grp_fu_2341_ce : STD_LOGIC;
    signal grp_fu_2346_ce : STD_LOGIC;
    signal grp_fu_2351_ce : STD_LOGIC;
    signal grp_fu_2356_ce : STD_LOGIC;
    signal grp_fu_2361_ce : STD_LOGIC;
    signal grp_fu_2366_ce : STD_LOGIC;
    signal grp_fu_2371_ce : STD_LOGIC;
    signal grp_fu_2376_ce : STD_LOGIC;
    signal grp_fu_2381_ce : STD_LOGIC;
    signal grp_fu_2386_ce : STD_LOGIC;
    signal grp_fu_2391_ce : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (32 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ST_fsm_state21_blk : STD_LOGIC;
    signal ap_ST_fsm_state22_blk : STD_LOGIC;
    signal ap_ST_fsm_state23_blk : STD_LOGIC;
    signal ap_ST_fsm_state24_blk : STD_LOGIC;
    signal ap_ST_fsm_state25_blk : STD_LOGIC;
    signal ap_ST_fsm_state26_blk : STD_LOGIC;
    signal ap_ST_fsm_state27_blk : STD_LOGIC;
    signal ap_ST_fsm_state28_blk : STD_LOGIC;
    signal ap_ST_fsm_state29_blk : STD_LOGIC;
    signal ap_ST_fsm_state30_blk : STD_LOGIC;
    signal ap_ST_fsm_state31_blk : STD_LOGIC;
    signal ap_ST_fsm_state32_blk : STD_LOGIC;
    signal ap_ST_fsm_state33_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component activation_accelerator_square IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        x_0_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_0_ce0 : OUT STD_LOGIC;
        x_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_1_ce0 : OUT STD_LOGIC;
        x_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_2_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_2_ce0 : OUT STD_LOGIC;
        x_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_3_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_3_ce0 : OUT STD_LOGIC;
        x_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_4_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_4_ce0 : OUT STD_LOGIC;
        x_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_5_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_5_ce0 : OUT STD_LOGIC;
        x_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_6_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_6_ce0 : OUT STD_LOGIC;
        x_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_7_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_7_ce0 : OUT STD_LOGIC;
        x_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_8_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_8_ce0 : OUT STD_LOGIC;
        x_8_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_9_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_9_ce0 : OUT STD_LOGIC;
        x_9_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_10_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_10_ce0 : OUT STD_LOGIC;
        x_10_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_11_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_11_ce0 : OUT STD_LOGIC;
        x_11_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_12_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_12_ce0 : OUT STD_LOGIC;
        x_12_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_13_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_13_ce0 : OUT STD_LOGIC;
        x_13_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_14_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_14_ce0 : OUT STD_LOGIC;
        x_14_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_15_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_15_ce0 : OUT STD_LOGIC;
        x_15_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_16_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_16_ce0 : OUT STD_LOGIC;
        x_16_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_17_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_17_ce0 : OUT STD_LOGIC;
        x_17_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_18_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_18_ce0 : OUT STD_LOGIC;
        x_18_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_19_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_19_ce0 : OUT STD_LOGIC;
        x_19_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_20_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_20_ce0 : OUT STD_LOGIC;
        x_20_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_21_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_21_ce0 : OUT STD_LOGIC;
        x_21_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_22_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_22_ce0 : OUT STD_LOGIC;
        x_22_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_23_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_23_ce0 : OUT STD_LOGIC;
        x_23_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_24_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_24_ce0 : OUT STD_LOGIC;
        x_24_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_25_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_25_ce0 : OUT STD_LOGIC;
        x_25_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_26_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_26_ce0 : OUT STD_LOGIC;
        x_26_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_27_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_27_ce0 : OUT STD_LOGIC;
        x_27_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_28_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_28_ce0 : OUT STD_LOGIC;
        x_28_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_29_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_29_ce0 : OUT STD_LOGIC;
        x_29_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_30_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_30_ce0 : OUT STD_LOGIC;
        x_30_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_31_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_31_ce0 : OUT STD_LOGIC;
        x_31_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_32_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_32_ce0 : OUT STD_LOGIC;
        x_32_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_33_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_33_ce0 : OUT STD_LOGIC;
        x_33_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_34_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_34_ce0 : OUT STD_LOGIC;
        x_34_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_35_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_35_ce0 : OUT STD_LOGIC;
        x_35_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_36_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_36_ce0 : OUT STD_LOGIC;
        x_36_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_37_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_37_ce0 : OUT STD_LOGIC;
        x_37_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_38_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_38_ce0 : OUT STD_LOGIC;
        x_38_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_39_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_39_ce0 : OUT STD_LOGIC;
        x_39_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_40_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_40_ce0 : OUT STD_LOGIC;
        x_40_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_41_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_41_ce0 : OUT STD_LOGIC;
        x_41_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_42_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_42_ce0 : OUT STD_LOGIC;
        x_42_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_43_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_43_ce0 : OUT STD_LOGIC;
        x_43_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_44_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_44_ce0 : OUT STD_LOGIC;
        x_44_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_45_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_45_ce0 : OUT STD_LOGIC;
        x_45_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_46_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_46_ce0 : OUT STD_LOGIC;
        x_46_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_47_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_47_ce0 : OUT STD_LOGIC;
        x_47_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_48_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_48_ce0 : OUT STD_LOGIC;
        x_48_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_49_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_49_ce0 : OUT STD_LOGIC;
        x_49_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_50_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_50_ce0 : OUT STD_LOGIC;
        x_50_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_51_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_51_ce0 : OUT STD_LOGIC;
        x_51_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_52_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_52_ce0 : OUT STD_LOGIC;
        x_52_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_53_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_53_ce0 : OUT STD_LOGIC;
        x_53_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_54_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_54_ce0 : OUT STD_LOGIC;
        x_54_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_55_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_55_ce0 : OUT STD_LOGIC;
        x_55_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_56_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_56_ce0 : OUT STD_LOGIC;
        x_56_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_57_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_57_ce0 : OUT STD_LOGIC;
        x_57_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_58_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_58_ce0 : OUT STD_LOGIC;
        x_58_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_59_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_59_ce0 : OUT STD_LOGIC;
        x_59_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_60_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_60_ce0 : OUT STD_LOGIC;
        x_60_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_61_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_61_ce0 : OUT STD_LOGIC;
        x_61_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_62_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_62_ce0 : OUT STD_LOGIC;
        x_62_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_63_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_63_ce0 : OUT STD_LOGIC;
        x_63_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_5 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_6 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_7 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_8 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_9 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_10 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_11 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_12 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_13 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_14 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_15 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_16 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_17 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_18 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_19 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_20 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_21 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_22 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_23 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_24 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_25 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_26 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_27 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_28 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_29 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_30 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_31 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_32 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_33 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_34 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_35 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_36 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_37 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_38 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_39 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_40 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_41 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_42 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_43 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_44 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_45 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_46 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_47 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_48 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_49 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_50 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_51 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_52 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_53 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_54 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_55 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_56 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_57 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_58 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_59 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_60 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_61 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_62 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_63 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component activation_accelerator_float_layer_norm3_Pipeline_mean_blocks_layer_norm3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        x_0_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_0_ce0 : OUT STD_LOGIC;
        x_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_1_ce0 : OUT STD_LOGIC;
        x_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_2_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_2_ce0 : OUT STD_LOGIC;
        x_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_3_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_3_ce0 : OUT STD_LOGIC;
        x_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_4_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_4_ce0 : OUT STD_LOGIC;
        x_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_5_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_5_ce0 : OUT STD_LOGIC;
        x_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_6_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_6_ce0 : OUT STD_LOGIC;
        x_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_7_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_7_ce0 : OUT STD_LOGIC;
        x_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_8_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_8_ce0 : OUT STD_LOGIC;
        x_8_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_9_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_9_ce0 : OUT STD_LOGIC;
        x_9_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_10_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_10_ce0 : OUT STD_LOGIC;
        x_10_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_11_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_11_ce0 : OUT STD_LOGIC;
        x_11_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_12_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_12_ce0 : OUT STD_LOGIC;
        x_12_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_13_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_13_ce0 : OUT STD_LOGIC;
        x_13_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_14_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_14_ce0 : OUT STD_LOGIC;
        x_14_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_15_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_15_ce0 : OUT STD_LOGIC;
        x_15_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_16_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_16_ce0 : OUT STD_LOGIC;
        x_16_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_17_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_17_ce0 : OUT STD_LOGIC;
        x_17_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_18_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_18_ce0 : OUT STD_LOGIC;
        x_18_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_19_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_19_ce0 : OUT STD_LOGIC;
        x_19_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_20_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_20_ce0 : OUT STD_LOGIC;
        x_20_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_21_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_21_ce0 : OUT STD_LOGIC;
        x_21_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_22_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_22_ce0 : OUT STD_LOGIC;
        x_22_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_23_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_23_ce0 : OUT STD_LOGIC;
        x_23_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_24_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_24_ce0 : OUT STD_LOGIC;
        x_24_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_25_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_25_ce0 : OUT STD_LOGIC;
        x_25_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_26_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_26_ce0 : OUT STD_LOGIC;
        x_26_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_27_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_27_ce0 : OUT STD_LOGIC;
        x_27_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_28_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_28_ce0 : OUT STD_LOGIC;
        x_28_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_29_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_29_ce0 : OUT STD_LOGIC;
        x_29_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_30_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_30_ce0 : OUT STD_LOGIC;
        x_30_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_31_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_31_ce0 : OUT STD_LOGIC;
        x_31_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_32_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_32_ce0 : OUT STD_LOGIC;
        x_32_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_33_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_33_ce0 : OUT STD_LOGIC;
        x_33_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_34_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_34_ce0 : OUT STD_LOGIC;
        x_34_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_35_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_35_ce0 : OUT STD_LOGIC;
        x_35_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_36_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_36_ce0 : OUT STD_LOGIC;
        x_36_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_37_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_37_ce0 : OUT STD_LOGIC;
        x_37_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_38_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_38_ce0 : OUT STD_LOGIC;
        x_38_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_39_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_39_ce0 : OUT STD_LOGIC;
        x_39_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_40_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_40_ce0 : OUT STD_LOGIC;
        x_40_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_41_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_41_ce0 : OUT STD_LOGIC;
        x_41_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_42_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_42_ce0 : OUT STD_LOGIC;
        x_42_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_43_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_43_ce0 : OUT STD_LOGIC;
        x_43_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_44_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_44_ce0 : OUT STD_LOGIC;
        x_44_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_45_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_45_ce0 : OUT STD_LOGIC;
        x_45_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_46_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_46_ce0 : OUT STD_LOGIC;
        x_46_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_47_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_47_ce0 : OUT STD_LOGIC;
        x_47_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_48_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_48_ce0 : OUT STD_LOGIC;
        x_48_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_49_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_49_ce0 : OUT STD_LOGIC;
        x_49_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_50_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_50_ce0 : OUT STD_LOGIC;
        x_50_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_51_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_51_ce0 : OUT STD_LOGIC;
        x_51_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_52_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_52_ce0 : OUT STD_LOGIC;
        x_52_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_53_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_53_ce0 : OUT STD_LOGIC;
        x_53_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_54_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_54_ce0 : OUT STD_LOGIC;
        x_54_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_55_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_55_ce0 : OUT STD_LOGIC;
        x_55_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_56_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_56_ce0 : OUT STD_LOGIC;
        x_56_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_57_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_57_ce0 : OUT STD_LOGIC;
        x_57_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_58_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_58_ce0 : OUT STD_LOGIC;
        x_58_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_59_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_59_ce0 : OUT STD_LOGIC;
        x_59_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_60_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_60_ce0 : OUT STD_LOGIC;
        x_60_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_61_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_61_ce0 : OUT STD_LOGIC;
        x_61_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_62_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_62_ce0 : OUT STD_LOGIC;
        x_62_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_63_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_63_ce0 : OUT STD_LOGIC;
        x_63_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        add15_6372_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add15_6372_out_ap_vld : OUT STD_LOGIC;
        add15_6271_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add15_6271_out_ap_vld : OUT STD_LOGIC;
        add15_6170_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add15_6170_out_ap_vld : OUT STD_LOGIC;
        add15_6069_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add15_6069_out_ap_vld : OUT STD_LOGIC;
        add15_5968_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add15_5968_out_ap_vld : OUT STD_LOGIC;
        add15_5867_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add15_5867_out_ap_vld : OUT STD_LOGIC;
        add15_5766_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add15_5766_out_ap_vld : OUT STD_LOGIC;
        add15_5665_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add15_5665_out_ap_vld : OUT STD_LOGIC;
        add15_5564_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add15_5564_out_ap_vld : OUT STD_LOGIC;
        add15_5463_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add15_5463_out_ap_vld : OUT STD_LOGIC;
        add15_5362_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add15_5362_out_ap_vld : OUT STD_LOGIC;
        add15_5261_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add15_5261_out_ap_vld : OUT STD_LOGIC;
        add15_5160_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add15_5160_out_ap_vld : OUT STD_LOGIC;
        add15_5059_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add15_5059_out_ap_vld : OUT STD_LOGIC;
        add15_4958_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add15_4958_out_ap_vld : OUT STD_LOGIC;
        add15_4857_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add15_4857_out_ap_vld : OUT STD_LOGIC;
        add15_4756_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add15_4756_out_ap_vld : OUT STD_LOGIC;
        add15_4655_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add15_4655_out_ap_vld : OUT STD_LOGIC;
        add15_4554_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add15_4554_out_ap_vld : OUT STD_LOGIC;
        add15_4453_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add15_4453_out_ap_vld : OUT STD_LOGIC;
        add15_4352_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add15_4352_out_ap_vld : OUT STD_LOGIC;
        add15_4251_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add15_4251_out_ap_vld : OUT STD_LOGIC;
        add15_4150_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add15_4150_out_ap_vld : OUT STD_LOGIC;
        add15_4049_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add15_4049_out_ap_vld : OUT STD_LOGIC;
        add15_3948_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add15_3948_out_ap_vld : OUT STD_LOGIC;
        add15_3847_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add15_3847_out_ap_vld : OUT STD_LOGIC;
        add15_3746_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add15_3746_out_ap_vld : OUT STD_LOGIC;
        add15_3645_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add15_3645_out_ap_vld : OUT STD_LOGIC;
        add15_3544_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add15_3544_out_ap_vld : OUT STD_LOGIC;
        add15_3443_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add15_3443_out_ap_vld : OUT STD_LOGIC;
        add15_3342_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add15_3342_out_ap_vld : OUT STD_LOGIC;
        add15_3241_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add15_3241_out_ap_vld : OUT STD_LOGIC;
        add15_3140_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add15_3140_out_ap_vld : OUT STD_LOGIC;
        add15_3039_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add15_3039_out_ap_vld : OUT STD_LOGIC;
        add15_2938_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add15_2938_out_ap_vld : OUT STD_LOGIC;
        add15_2837_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add15_2837_out_ap_vld : OUT STD_LOGIC;
        add15_2736_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add15_2736_out_ap_vld : OUT STD_LOGIC;
        add15_2635_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add15_2635_out_ap_vld : OUT STD_LOGIC;
        add15_2534_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add15_2534_out_ap_vld : OUT STD_LOGIC;
        add15_2433_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add15_2433_out_ap_vld : OUT STD_LOGIC;
        add15_2332_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add15_2332_out_ap_vld : OUT STD_LOGIC;
        add15_2231_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add15_2231_out_ap_vld : OUT STD_LOGIC;
        add15_2130_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add15_2130_out_ap_vld : OUT STD_LOGIC;
        add15_2029_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add15_2029_out_ap_vld : OUT STD_LOGIC;
        add15_1928_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add15_1928_out_ap_vld : OUT STD_LOGIC;
        add15_1827_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add15_1827_out_ap_vld : OUT STD_LOGIC;
        add15_1726_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add15_1726_out_ap_vld : OUT STD_LOGIC;
        add15_1625_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add15_1625_out_ap_vld : OUT STD_LOGIC;
        add15_1524_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add15_1524_out_ap_vld : OUT STD_LOGIC;
        add15_1423_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add15_1423_out_ap_vld : OUT STD_LOGIC;
        add15_1322_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add15_1322_out_ap_vld : OUT STD_LOGIC;
        add15_1221_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add15_1221_out_ap_vld : OUT STD_LOGIC;
        add15_1120_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add15_1120_out_ap_vld : OUT STD_LOGIC;
        add15_1019_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add15_1019_out_ap_vld : OUT STD_LOGIC;
        add15_918_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add15_918_out_ap_vld : OUT STD_LOGIC;
        add15_817_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add15_817_out_ap_vld : OUT STD_LOGIC;
        add15_716_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add15_716_out_ap_vld : OUT STD_LOGIC;
        add15_615_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add15_615_out_ap_vld : OUT STD_LOGIC;
        add15_514_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add15_514_out_ap_vld : OUT STD_LOGIC;
        add15_413_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add15_413_out_ap_vld : OUT STD_LOGIC;
        add15_312_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add15_312_out_ap_vld : OUT STD_LOGIC;
        add15_211_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add15_211_out_ap_vld : OUT STD_LOGIC;
        add15_110_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add15_110_out_ap_vld : OUT STD_LOGIC;
        add159_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add159_out_ap_vld : OUT STD_LOGIC;
        grp_fu_1500_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1500_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1500_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_1500_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1500_p_ce : OUT STD_LOGIC;
        grp_fu_1504_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1504_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1504_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_1504_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1504_p_ce : OUT STD_LOGIC;
        grp_fu_1508_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1508_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1508_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_1508_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1508_p_ce : OUT STD_LOGIC;
        grp_fu_1512_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1512_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1512_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_1512_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1512_p_ce : OUT STD_LOGIC;
        grp_fu_1516_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1516_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1516_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_1516_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1516_p_ce : OUT STD_LOGIC;
        grp_fu_1520_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1520_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1520_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_1520_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1520_p_ce : OUT STD_LOGIC;
        grp_fu_1524_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1524_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1524_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_1524_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1524_p_ce : OUT STD_LOGIC;
        grp_fu_1528_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1528_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1528_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_1528_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1528_p_ce : OUT STD_LOGIC;
        grp_fu_1532_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1532_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1532_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_1532_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1532_p_ce : OUT STD_LOGIC;
        grp_fu_1536_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1536_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1536_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_1536_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1536_p_ce : OUT STD_LOGIC;
        grp_fu_1540_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1540_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1540_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_1540_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1540_p_ce : OUT STD_LOGIC;
        grp_fu_1544_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1544_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1544_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_1544_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1544_p_ce : OUT STD_LOGIC;
        grp_fu_1548_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1548_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1548_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_1548_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1548_p_ce : OUT STD_LOGIC;
        grp_fu_1552_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1552_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1552_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_1552_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1552_p_ce : OUT STD_LOGIC;
        grp_fu_1556_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1556_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1556_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_1556_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1556_p_ce : OUT STD_LOGIC;
        grp_fu_1560_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1560_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1560_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_1560_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1560_p_ce : OUT STD_LOGIC;
        grp_fu_1564_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1564_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1564_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_1564_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1564_p_ce : OUT STD_LOGIC;
        grp_fu_1568_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1568_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1568_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_1568_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1568_p_ce : OUT STD_LOGIC;
        grp_fu_1572_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1572_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1572_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_1572_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1572_p_ce : OUT STD_LOGIC;
        grp_fu_1576_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1576_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1576_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_1576_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1576_p_ce : OUT STD_LOGIC;
        grp_fu_1580_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1580_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1580_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_1580_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1580_p_ce : OUT STD_LOGIC;
        grp_fu_1584_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1584_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1584_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_1584_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1584_p_ce : OUT STD_LOGIC );
    end component;


    component activation_accelerator_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        x_0_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_0_ce0 : OUT STD_LOGIC;
        x_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        div : IN STD_LOGIC_VECTOR (31 downto 0);
        y_sum_sq_192 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_1_ce0 : OUT STD_LOGIC;
        x_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        div29_1 : IN STD_LOGIC_VECTOR (31 downto 0);
        y_sum_sq_193 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_2_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_2_ce0 : OUT STD_LOGIC;
        x_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        div29_2 : IN STD_LOGIC_VECTOR (31 downto 0);
        y_sum_sq_194 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_3_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_3_ce0 : OUT STD_LOGIC;
        x_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        div29_3 : IN STD_LOGIC_VECTOR (31 downto 0);
        y_sum_sq_195 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_4_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_4_ce0 : OUT STD_LOGIC;
        x_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        div29_4 : IN STD_LOGIC_VECTOR (31 downto 0);
        y_sum_sq_196 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_5_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_5_ce0 : OUT STD_LOGIC;
        x_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        div29_5 : IN STD_LOGIC_VECTOR (31 downto 0);
        y_sum_sq_197 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_6_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_6_ce0 : OUT STD_LOGIC;
        x_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        div29_6 : IN STD_LOGIC_VECTOR (31 downto 0);
        y_sum_sq_198 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_7_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_7_ce0 : OUT STD_LOGIC;
        x_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        div29_7 : IN STD_LOGIC_VECTOR (31 downto 0);
        y_sum_sq_199 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_8_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_8_ce0 : OUT STD_LOGIC;
        x_8_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        div29_8 : IN STD_LOGIC_VECTOR (31 downto 0);
        y_sum_sq_200 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_9_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_9_ce0 : OUT STD_LOGIC;
        x_9_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        div29_9 : IN STD_LOGIC_VECTOR (31 downto 0);
        y_sum_sq_201 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_10_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_10_ce0 : OUT STD_LOGIC;
        x_10_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        div29_s : IN STD_LOGIC_VECTOR (31 downto 0);
        y_sum_sq_202 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_11_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_11_ce0 : OUT STD_LOGIC;
        x_11_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        div29_10 : IN STD_LOGIC_VECTOR (31 downto 0);
        y_sum_sq_203 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_12_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_12_ce0 : OUT STD_LOGIC;
        x_12_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        div29_11 : IN STD_LOGIC_VECTOR (31 downto 0);
        y_sum_sq_204 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_13_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_13_ce0 : OUT STD_LOGIC;
        x_13_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        div29_12 : IN STD_LOGIC_VECTOR (31 downto 0);
        y_sum_sq_205 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_14_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_14_ce0 : OUT STD_LOGIC;
        x_14_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        div29_13 : IN STD_LOGIC_VECTOR (31 downto 0);
        y_sum_sq_206 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_15_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_15_ce0 : OUT STD_LOGIC;
        x_15_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        div29_14 : IN STD_LOGIC_VECTOR (31 downto 0);
        y_sum_sq_207 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_16_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_16_ce0 : OUT STD_LOGIC;
        x_16_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        div29_15 : IN STD_LOGIC_VECTOR (31 downto 0);
        y_sum_sq_208 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_17_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_17_ce0 : OUT STD_LOGIC;
        x_17_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        div29_16 : IN STD_LOGIC_VECTOR (31 downto 0);
        y_sum_sq_209 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_18_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_18_ce0 : OUT STD_LOGIC;
        x_18_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        div29_17 : IN STD_LOGIC_VECTOR (31 downto 0);
        y_sum_sq_210 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_19_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_19_ce0 : OUT STD_LOGIC;
        x_19_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        div29_18 : IN STD_LOGIC_VECTOR (31 downto 0);
        y_sum_sq_211 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_20_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_20_ce0 : OUT STD_LOGIC;
        x_20_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        div29_19 : IN STD_LOGIC_VECTOR (31 downto 0);
        y_sum_sq_212 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_21_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_21_ce0 : OUT STD_LOGIC;
        x_21_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        div29_20 : IN STD_LOGIC_VECTOR (31 downto 0);
        y_sum_sq_213 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_22_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_22_ce0 : OUT STD_LOGIC;
        x_22_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        div29_21 : IN STD_LOGIC_VECTOR (31 downto 0);
        y_sum_sq_214 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_23_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_23_ce0 : OUT STD_LOGIC;
        x_23_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        div29_22 : IN STD_LOGIC_VECTOR (31 downto 0);
        y_sum_sq_215 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_24_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_24_ce0 : OUT STD_LOGIC;
        x_24_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        div29_23 : IN STD_LOGIC_VECTOR (31 downto 0);
        y_sum_sq_216 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_25_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_25_ce0 : OUT STD_LOGIC;
        x_25_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        div29_24 : IN STD_LOGIC_VECTOR (31 downto 0);
        y_sum_sq_217 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_26_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_26_ce0 : OUT STD_LOGIC;
        x_26_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        div29_25 : IN STD_LOGIC_VECTOR (31 downto 0);
        y_sum_sq_218 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_27_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_27_ce0 : OUT STD_LOGIC;
        x_27_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        div29_26 : IN STD_LOGIC_VECTOR (31 downto 0);
        y_sum_sq_219 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_28_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_28_ce0 : OUT STD_LOGIC;
        x_28_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        div29_27 : IN STD_LOGIC_VECTOR (31 downto 0);
        y_sum_sq_220 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_29_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_29_ce0 : OUT STD_LOGIC;
        x_29_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        div29_28 : IN STD_LOGIC_VECTOR (31 downto 0);
        y_sum_sq_221 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_30_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_30_ce0 : OUT STD_LOGIC;
        x_30_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        div29_29 : IN STD_LOGIC_VECTOR (31 downto 0);
        y_sum_sq_222 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_31_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_31_ce0 : OUT STD_LOGIC;
        x_31_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        div29_30 : IN STD_LOGIC_VECTOR (31 downto 0);
        y_sum_sq_223 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_32_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_32_ce0 : OUT STD_LOGIC;
        x_32_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        div29_31 : IN STD_LOGIC_VECTOR (31 downto 0);
        y_sum_sq_224 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_33_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_33_ce0 : OUT STD_LOGIC;
        x_33_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        div29_32 : IN STD_LOGIC_VECTOR (31 downto 0);
        y_sum_sq_225 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_34_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_34_ce0 : OUT STD_LOGIC;
        x_34_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        div29_33 : IN STD_LOGIC_VECTOR (31 downto 0);
        y_sum_sq_226 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_35_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_35_ce0 : OUT STD_LOGIC;
        x_35_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        div29_34 : IN STD_LOGIC_VECTOR (31 downto 0);
        y_sum_sq_227 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_36_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_36_ce0 : OUT STD_LOGIC;
        x_36_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        div29_35 : IN STD_LOGIC_VECTOR (31 downto 0);
        y_sum_sq_228 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_37_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_37_ce0 : OUT STD_LOGIC;
        x_37_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        div29_36 : IN STD_LOGIC_VECTOR (31 downto 0);
        y_sum_sq_229 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_38_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_38_ce0 : OUT STD_LOGIC;
        x_38_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        div29_37 : IN STD_LOGIC_VECTOR (31 downto 0);
        y_sum_sq_230 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_39_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_39_ce0 : OUT STD_LOGIC;
        x_39_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        div29_38 : IN STD_LOGIC_VECTOR (31 downto 0);
        y_sum_sq_231 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_40_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_40_ce0 : OUT STD_LOGIC;
        x_40_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        div29_39 : IN STD_LOGIC_VECTOR (31 downto 0);
        y_sum_sq_232 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_41_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_41_ce0 : OUT STD_LOGIC;
        x_41_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        div29_40 : IN STD_LOGIC_VECTOR (31 downto 0);
        y_sum_sq_233 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_42_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_42_ce0 : OUT STD_LOGIC;
        x_42_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        div29_41 : IN STD_LOGIC_VECTOR (31 downto 0);
        y_sum_sq_234 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_43_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_43_ce0 : OUT STD_LOGIC;
        x_43_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        div29_42 : IN STD_LOGIC_VECTOR (31 downto 0);
        y_sum_sq_235 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_44_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_44_ce0 : OUT STD_LOGIC;
        x_44_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        div29_43 : IN STD_LOGIC_VECTOR (31 downto 0);
        y_sum_sq_236 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_45_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_45_ce0 : OUT STD_LOGIC;
        x_45_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        div29_44 : IN STD_LOGIC_VECTOR (31 downto 0);
        y_sum_sq_237 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_46_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_46_ce0 : OUT STD_LOGIC;
        x_46_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        div29_45 : IN STD_LOGIC_VECTOR (31 downto 0);
        y_sum_sq_238 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_47_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_47_ce0 : OUT STD_LOGIC;
        x_47_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        div29_46 : IN STD_LOGIC_VECTOR (31 downto 0);
        y_sum_sq_239 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_48_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_48_ce0 : OUT STD_LOGIC;
        x_48_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        div29_47 : IN STD_LOGIC_VECTOR (31 downto 0);
        y_sum_sq_240 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_49_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_49_ce0 : OUT STD_LOGIC;
        x_49_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        div29_48 : IN STD_LOGIC_VECTOR (31 downto 0);
        y_sum_sq_241 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_50_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_50_ce0 : OUT STD_LOGIC;
        x_50_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        div29_49 : IN STD_LOGIC_VECTOR (31 downto 0);
        y_sum_sq_242 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_51_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_51_ce0 : OUT STD_LOGIC;
        x_51_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        div29_50 : IN STD_LOGIC_VECTOR (31 downto 0);
        y_sum_sq_243 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_52_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_52_ce0 : OUT STD_LOGIC;
        x_52_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        div29_51 : IN STD_LOGIC_VECTOR (31 downto 0);
        y_sum_sq_244 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_53_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_53_ce0 : OUT STD_LOGIC;
        x_53_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        div29_52 : IN STD_LOGIC_VECTOR (31 downto 0);
        y_sum_sq_245 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_54_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_54_ce0 : OUT STD_LOGIC;
        x_54_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        div29_53 : IN STD_LOGIC_VECTOR (31 downto 0);
        y_sum_sq_246 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_55_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_55_ce0 : OUT STD_LOGIC;
        x_55_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        div29_54 : IN STD_LOGIC_VECTOR (31 downto 0);
        y_sum_sq_247 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_56_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_56_ce0 : OUT STD_LOGIC;
        x_56_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        div29_55 : IN STD_LOGIC_VECTOR (31 downto 0);
        y_sum_sq_248 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_57_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_57_ce0 : OUT STD_LOGIC;
        x_57_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        div29_56 : IN STD_LOGIC_VECTOR (31 downto 0);
        y_sum_sq_249 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_58_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_58_ce0 : OUT STD_LOGIC;
        x_58_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        div29_57 : IN STD_LOGIC_VECTOR (31 downto 0);
        y_sum_sq_250 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_59_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_59_ce0 : OUT STD_LOGIC;
        x_59_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        div29_58 : IN STD_LOGIC_VECTOR (31 downto 0);
        y_sum_sq_251 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_60_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_60_ce0 : OUT STD_LOGIC;
        x_60_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        div29_59 : IN STD_LOGIC_VECTOR (31 downto 0);
        y_sum_sq_252 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_61_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_61_ce0 : OUT STD_LOGIC;
        x_61_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        div29_60 : IN STD_LOGIC_VECTOR (31 downto 0);
        y_sum_sq_253 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_62_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_62_ce0 : OUT STD_LOGIC;
        x_62_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        div29_61 : IN STD_LOGIC_VECTOR (31 downto 0);
        y_sum_sq_254 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_63_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_63_ce0 : OUT STD_LOGIC;
        x_63_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        div29_62 : IN STD_LOGIC_VECTOR (31 downto 0);
        y_sum_sq_255 : IN STD_LOGIC_VECTOR (31 downto 0);
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0 : OUT STD_LOGIC;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we0 : OUT STD_LOGIC;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0 : OUT STD_LOGIC;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we0 : OUT STD_LOGIC;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0 : OUT STD_LOGIC;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0 : OUT STD_LOGIC;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0 : OUT STD_LOGIC;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0 : OUT STD_LOGIC;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0 : OUT STD_LOGIC;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0 : OUT STD_LOGIC;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0 : OUT STD_LOGIC;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0 : OUT STD_LOGIC;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0 : OUT STD_LOGIC;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0 : OUT STD_LOGIC;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0 : OUT STD_LOGIC;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0 : OUT STD_LOGIC;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0 : OUT STD_LOGIC;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0 : OUT STD_LOGIC;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0 : OUT STD_LOGIC;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0 : OUT STD_LOGIC;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_32_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_32_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_32_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_32_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_33_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_33_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_33_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_33_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_34_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_34_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_34_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_34_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_35_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_35_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_35_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_35_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_36_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_36_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_36_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_36_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_37_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_37_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_37_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_37_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_38_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_38_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_38_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_38_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_39_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_39_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_39_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_39_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_40_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_40_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_40_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_40_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_41_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_41_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_41_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_41_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_42_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_42_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_42_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_42_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_43_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_43_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_43_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_43_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_44_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_44_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_44_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_44_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_45_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_45_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_45_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_45_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_46_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_46_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_46_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_46_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_47_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_47_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_47_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_47_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_48_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_48_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_48_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_48_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_49_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_49_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_49_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_49_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_50_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_50_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_50_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_50_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_51_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_51_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_51_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_51_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_52_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_52_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_52_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_52_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_53_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_53_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_53_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_53_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_54_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_54_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_54_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_54_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_55_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_55_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_55_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_55_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_56_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_56_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_56_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_56_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_57_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_57_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_57_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_57_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_58_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_58_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_58_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_58_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_59_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_59_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_59_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_59_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_60_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_60_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_60_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_60_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_61_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_61_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_61_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_61_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_62_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_62_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_62_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_62_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_63_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_63_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_63_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_63_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        grp_fu_1500_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1500_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1500_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_1500_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1500_p_ce : OUT STD_LOGIC;
        grp_fu_1504_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1504_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1504_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_1504_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1504_p_ce : OUT STD_LOGIC;
        grp_fu_1508_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1508_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1508_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_1508_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1508_p_ce : OUT STD_LOGIC;
        grp_fu_1512_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1512_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1512_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_1512_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1512_p_ce : OUT STD_LOGIC;
        grp_fu_1516_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1516_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1516_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_1516_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1516_p_ce : OUT STD_LOGIC;
        grp_fu_1520_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1520_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1520_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_1520_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1520_p_ce : OUT STD_LOGIC;
        grp_fu_1524_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1524_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1524_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_1524_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1524_p_ce : OUT STD_LOGIC;
        grp_fu_1528_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1528_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1528_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_1528_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1528_p_ce : OUT STD_LOGIC;
        grp_fu_1532_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1532_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1532_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_1532_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1532_p_ce : OUT STD_LOGIC;
        grp_fu_1536_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1536_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1536_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_1536_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1536_p_ce : OUT STD_LOGIC;
        grp_fu_1540_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1540_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1540_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_1540_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1540_p_ce : OUT STD_LOGIC;
        grp_fu_1544_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1544_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1544_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_1544_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1544_p_ce : OUT STD_LOGIC;
        grp_fu_1548_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1548_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1548_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_1548_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1548_p_ce : OUT STD_LOGIC;
        grp_fu_1552_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1552_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1552_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_1552_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1552_p_ce : OUT STD_LOGIC;
        grp_fu_1556_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1556_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1556_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_1556_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1556_p_ce : OUT STD_LOGIC;
        grp_fu_1560_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1560_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1560_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_1560_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1560_p_ce : OUT STD_LOGIC;
        grp_fu_1564_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1564_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1564_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_1564_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1564_p_ce : OUT STD_LOGIC;
        grp_fu_1568_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1568_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1568_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_1568_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1568_p_ce : OUT STD_LOGIC;
        grp_fu_1572_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1572_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1572_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_1572_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1572_p_ce : OUT STD_LOGIC;
        grp_fu_1576_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1576_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1576_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_1576_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1576_p_ce : OUT STD_LOGIC;
        grp_fu_1580_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1580_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1580_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_1580_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1580_p_ce : OUT STD_LOGIC;
        grp_fu_1584_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1584_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1584_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_1584_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1584_p_ce : OUT STD_LOGIC;
        grp_fu_1588_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1588_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1588_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_1588_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1588_p_ce : OUT STD_LOGIC;
        grp_fu_1592_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1592_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1592_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_1592_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1592_p_ce : OUT STD_LOGIC;
        grp_fu_1596_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1596_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1596_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_1596_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1596_p_ce : OUT STD_LOGIC;
        grp_fu_1600_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1600_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1600_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_1600_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1600_p_ce : OUT STD_LOGIC;
        grp_fu_1604_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1604_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1604_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_1604_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1604_p_ce : OUT STD_LOGIC;
        grp_fu_1608_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1608_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1608_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_1608_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1608_p_ce : OUT STD_LOGIC;
        grp_fu_1612_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1612_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1612_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_1612_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1612_p_ce : OUT STD_LOGIC;
        grp_fu_1616_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1616_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1616_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_1616_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1616_p_ce : OUT STD_LOGIC;
        grp_fu_1620_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1620_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1620_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_1620_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1620_p_ce : OUT STD_LOGIC;
        grp_fu_1624_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1624_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1624_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_1624_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1624_p_ce : OUT STD_LOGIC;
        grp_fu_1628_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1628_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1628_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_1628_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1628_p_ce : OUT STD_LOGIC;
        grp_fu_1632_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1632_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1632_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_1632_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1632_p_ce : OUT STD_LOGIC;
        grp_fu_1636_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1636_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1636_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_1636_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1636_p_ce : OUT STD_LOGIC;
        grp_fu_1640_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1640_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1640_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_1640_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1640_p_ce : OUT STD_LOGIC;
        grp_fu_1644_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1644_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1644_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_1644_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1644_p_ce : OUT STD_LOGIC;
        grp_fu_1648_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1648_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1648_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_1648_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1648_p_ce : OUT STD_LOGIC;
        grp_fu_1652_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1652_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1652_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_1652_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1652_p_ce : OUT STD_LOGIC;
        grp_fu_1656_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1656_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1656_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_1656_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1656_p_ce : OUT STD_LOGIC;
        grp_fu_1660_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1660_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1660_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_1660_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1660_p_ce : OUT STD_LOGIC;
        grp_fu_1664_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1664_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1664_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_1664_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1664_p_ce : OUT STD_LOGIC;
        grp_fu_1668_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1668_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1668_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_1668_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1668_p_ce : OUT STD_LOGIC;
        grp_fu_1672_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1672_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1672_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_1672_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1672_p_ce : OUT STD_LOGIC;
        grp_fu_1676_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1676_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1676_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_1676_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1676_p_ce : OUT STD_LOGIC;
        grp_fu_1680_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1680_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1680_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_1680_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1680_p_ce : OUT STD_LOGIC;
        grp_fu_1684_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1684_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1684_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_1684_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1684_p_ce : OUT STD_LOGIC;
        grp_fu_1688_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1688_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1688_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_1688_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1688_p_ce : OUT STD_LOGIC;
        grp_fu_1692_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1692_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1692_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_1692_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1692_p_ce : OUT STD_LOGIC;
        grp_fu_1696_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1696_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1696_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_1696_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1696_p_ce : OUT STD_LOGIC;
        grp_fu_1700_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1700_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1700_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_1700_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1700_p_ce : OUT STD_LOGIC;
        grp_fu_1704_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1704_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1704_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_1704_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1704_p_ce : OUT STD_LOGIC;
        grp_fu_1708_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1708_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1708_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_1708_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1708_p_ce : OUT STD_LOGIC;
        grp_fu_1712_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1712_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1712_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_1712_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1712_p_ce : OUT STD_LOGIC;
        grp_fu_1716_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1716_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1716_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_1716_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1716_p_ce : OUT STD_LOGIC;
        grp_fu_1720_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1720_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1720_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_1720_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1720_p_ce : OUT STD_LOGIC;
        grp_fu_1724_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1724_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1724_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_1724_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1724_p_ce : OUT STD_LOGIC;
        grp_fu_1728_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1728_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1728_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_1728_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1728_p_ce : OUT STD_LOGIC;
        grp_fu_1732_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1732_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1732_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_1732_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1732_p_ce : OUT STD_LOGIC;
        grp_fu_1736_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1736_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1736_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_1736_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1736_p_ce : OUT STD_LOGIC;
        grp_fu_1740_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1740_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1740_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_1740_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1740_p_ce : OUT STD_LOGIC;
        grp_fu_1744_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1744_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1744_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_1744_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1744_p_ce : OUT STD_LOGIC;
        grp_fu_1748_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1748_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1748_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_1748_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1748_p_ce : OUT STD_LOGIC;
        grp_fu_1752_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1752_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1752_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_1752_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1752_p_ce : OUT STD_LOGIC;
        grp_fu_2076_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2076_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2076_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2076_p_ce : OUT STD_LOGIC;
        grp_fu_2081_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2081_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2081_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2081_p_ce : OUT STD_LOGIC;
        grp_fu_2086_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2086_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2086_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2086_p_ce : OUT STD_LOGIC;
        grp_fu_2091_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2091_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2091_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2091_p_ce : OUT STD_LOGIC;
        grp_fu_2096_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2096_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2096_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2096_p_ce : OUT STD_LOGIC;
        grp_fu_2101_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2101_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2101_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2101_p_ce : OUT STD_LOGIC;
        grp_fu_2106_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2106_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2106_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2106_p_ce : OUT STD_LOGIC;
        grp_fu_2111_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2111_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2111_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2111_p_ce : OUT STD_LOGIC;
        grp_fu_2116_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2116_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2116_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2116_p_ce : OUT STD_LOGIC;
        grp_fu_2121_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2121_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2121_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2121_p_ce : OUT STD_LOGIC;
        grp_fu_2126_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2126_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2126_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2126_p_ce : OUT STD_LOGIC;
        grp_fu_2131_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2131_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2131_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2131_p_ce : OUT STD_LOGIC;
        grp_fu_2136_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2136_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2136_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2136_p_ce : OUT STD_LOGIC;
        grp_fu_2141_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2141_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2141_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2141_p_ce : OUT STD_LOGIC;
        grp_fu_2146_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2146_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2146_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2146_p_ce : OUT STD_LOGIC;
        grp_fu_2151_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2151_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2151_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2151_p_ce : OUT STD_LOGIC;
        grp_fu_2156_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2156_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2156_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2156_p_ce : OUT STD_LOGIC;
        grp_fu_2161_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2161_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2161_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2161_p_ce : OUT STD_LOGIC;
        grp_fu_2166_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2166_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2166_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2166_p_ce : OUT STD_LOGIC;
        grp_fu_2171_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2171_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2171_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2171_p_ce : OUT STD_LOGIC;
        grp_fu_2176_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2176_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2176_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2176_p_ce : OUT STD_LOGIC;
        grp_fu_2181_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2181_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2181_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2181_p_ce : OUT STD_LOGIC;
        grp_fu_2186_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2186_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2186_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2186_p_ce : OUT STD_LOGIC;
        grp_fu_2191_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2191_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2191_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2191_p_ce : OUT STD_LOGIC;
        grp_fu_2196_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2196_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2196_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2196_p_ce : OUT STD_LOGIC;
        grp_fu_2201_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2201_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2201_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2201_p_ce : OUT STD_LOGIC;
        grp_fu_2206_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2206_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2206_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2206_p_ce : OUT STD_LOGIC;
        grp_fu_2211_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2211_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2211_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2211_p_ce : OUT STD_LOGIC;
        grp_fu_2216_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2216_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2216_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2216_p_ce : OUT STD_LOGIC;
        grp_fu_2221_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2221_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2221_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2221_p_ce : OUT STD_LOGIC;
        grp_fu_2226_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2226_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2226_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2226_p_ce : OUT STD_LOGIC;
        grp_fu_2231_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2231_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2231_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2231_p_ce : OUT STD_LOGIC;
        grp_fu_2236_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2236_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2236_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2236_p_ce : OUT STD_LOGIC;
        grp_fu_2241_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2241_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2241_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2241_p_ce : OUT STD_LOGIC;
        grp_fu_2246_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2246_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2246_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2246_p_ce : OUT STD_LOGIC;
        grp_fu_2251_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2251_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2251_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2251_p_ce : OUT STD_LOGIC;
        grp_fu_2256_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2256_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2256_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2256_p_ce : OUT STD_LOGIC;
        grp_fu_2261_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2261_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2261_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2261_p_ce : OUT STD_LOGIC;
        grp_fu_2266_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2266_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2266_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2266_p_ce : OUT STD_LOGIC;
        grp_fu_2271_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2271_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2271_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2271_p_ce : OUT STD_LOGIC;
        grp_fu_2276_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2276_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2276_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2276_p_ce : OUT STD_LOGIC;
        grp_fu_2281_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2281_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2281_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2281_p_ce : OUT STD_LOGIC;
        grp_fu_2286_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2286_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2286_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2286_p_ce : OUT STD_LOGIC;
        grp_fu_2291_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2291_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2291_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2291_p_ce : OUT STD_LOGIC;
        grp_fu_2296_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2296_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2296_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2296_p_ce : OUT STD_LOGIC;
        grp_fu_2301_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2301_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2301_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2301_p_ce : OUT STD_LOGIC;
        grp_fu_2306_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2306_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2306_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2306_p_ce : OUT STD_LOGIC;
        grp_fu_2311_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2311_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2311_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2311_p_ce : OUT STD_LOGIC;
        grp_fu_2316_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2316_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2316_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2316_p_ce : OUT STD_LOGIC;
        grp_fu_2321_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2321_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2321_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2321_p_ce : OUT STD_LOGIC;
        grp_fu_2326_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2326_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2326_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2326_p_ce : OUT STD_LOGIC;
        grp_fu_2331_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2331_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2331_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2331_p_ce : OUT STD_LOGIC;
        grp_fu_2336_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2336_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2336_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2336_p_ce : OUT STD_LOGIC;
        grp_fu_2341_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2341_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2341_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2341_p_ce : OUT STD_LOGIC;
        grp_fu_2346_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2346_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2346_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2346_p_ce : OUT STD_LOGIC;
        grp_fu_2351_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2351_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2351_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2351_p_ce : OUT STD_LOGIC;
        grp_fu_2356_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2356_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2356_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2356_p_ce : OUT STD_LOGIC;
        grp_fu_2361_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2361_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2361_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2361_p_ce : OUT STD_LOGIC;
        grp_fu_2366_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2366_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2366_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2366_p_ce : OUT STD_LOGIC;
        grp_fu_2371_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2371_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2371_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2371_p_ce : OUT STD_LOGIC;
        grp_fu_2376_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2376_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2376_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2376_p_ce : OUT STD_LOGIC;
        grp_fu_2381_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2381_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2381_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2381_p_ce : OUT STD_LOGIC;
        grp_fu_2386_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2386_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2386_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2386_p_ce : OUT STD_LOGIC;
        grp_fu_2391_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2391_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2391_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2391_p_ce : OUT STD_LOGIC );
    end component;


    component activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        opcode : IN STD_LOGIC_VECTOR (1 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    grp_square_fu_784 : component activation_accelerator_square
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_square_fu_784_ap_start,
        ap_done => grp_square_fu_784_ap_done,
        ap_idle => grp_square_fu_784_ap_idle,
        ap_ready => grp_square_fu_784_ap_ready,
        x_0_address0 => grp_square_fu_784_x_0_address0,
        x_0_ce0 => grp_square_fu_784_x_0_ce0,
        x_0_q0 => x_0_q0,
        x_1_address0 => grp_square_fu_784_x_1_address0,
        x_1_ce0 => grp_square_fu_784_x_1_ce0,
        x_1_q0 => x_1_q0,
        x_2_address0 => grp_square_fu_784_x_2_address0,
        x_2_ce0 => grp_square_fu_784_x_2_ce0,
        x_2_q0 => x_2_q0,
        x_3_address0 => grp_square_fu_784_x_3_address0,
        x_3_ce0 => grp_square_fu_784_x_3_ce0,
        x_3_q0 => x_3_q0,
        x_4_address0 => grp_square_fu_784_x_4_address0,
        x_4_ce0 => grp_square_fu_784_x_4_ce0,
        x_4_q0 => x_4_q0,
        x_5_address0 => grp_square_fu_784_x_5_address0,
        x_5_ce0 => grp_square_fu_784_x_5_ce0,
        x_5_q0 => x_5_q0,
        x_6_address0 => grp_square_fu_784_x_6_address0,
        x_6_ce0 => grp_square_fu_784_x_6_ce0,
        x_6_q0 => x_6_q0,
        x_7_address0 => grp_square_fu_784_x_7_address0,
        x_7_ce0 => grp_square_fu_784_x_7_ce0,
        x_7_q0 => x_7_q0,
        x_8_address0 => grp_square_fu_784_x_8_address0,
        x_8_ce0 => grp_square_fu_784_x_8_ce0,
        x_8_q0 => x_8_q0,
        x_9_address0 => grp_square_fu_784_x_9_address0,
        x_9_ce0 => grp_square_fu_784_x_9_ce0,
        x_9_q0 => x_9_q0,
        x_10_address0 => grp_square_fu_784_x_10_address0,
        x_10_ce0 => grp_square_fu_784_x_10_ce0,
        x_10_q0 => x_10_q0,
        x_11_address0 => grp_square_fu_784_x_11_address0,
        x_11_ce0 => grp_square_fu_784_x_11_ce0,
        x_11_q0 => x_11_q0,
        x_12_address0 => grp_square_fu_784_x_12_address0,
        x_12_ce0 => grp_square_fu_784_x_12_ce0,
        x_12_q0 => x_12_q0,
        x_13_address0 => grp_square_fu_784_x_13_address0,
        x_13_ce0 => grp_square_fu_784_x_13_ce0,
        x_13_q0 => x_13_q0,
        x_14_address0 => grp_square_fu_784_x_14_address0,
        x_14_ce0 => grp_square_fu_784_x_14_ce0,
        x_14_q0 => x_14_q0,
        x_15_address0 => grp_square_fu_784_x_15_address0,
        x_15_ce0 => grp_square_fu_784_x_15_ce0,
        x_15_q0 => x_15_q0,
        x_16_address0 => grp_square_fu_784_x_16_address0,
        x_16_ce0 => grp_square_fu_784_x_16_ce0,
        x_16_q0 => x_16_q0,
        x_17_address0 => grp_square_fu_784_x_17_address0,
        x_17_ce0 => grp_square_fu_784_x_17_ce0,
        x_17_q0 => x_17_q0,
        x_18_address0 => grp_square_fu_784_x_18_address0,
        x_18_ce0 => grp_square_fu_784_x_18_ce0,
        x_18_q0 => x_18_q0,
        x_19_address0 => grp_square_fu_784_x_19_address0,
        x_19_ce0 => grp_square_fu_784_x_19_ce0,
        x_19_q0 => x_19_q0,
        x_20_address0 => grp_square_fu_784_x_20_address0,
        x_20_ce0 => grp_square_fu_784_x_20_ce0,
        x_20_q0 => x_20_q0,
        x_21_address0 => grp_square_fu_784_x_21_address0,
        x_21_ce0 => grp_square_fu_784_x_21_ce0,
        x_21_q0 => x_21_q0,
        x_22_address0 => grp_square_fu_784_x_22_address0,
        x_22_ce0 => grp_square_fu_784_x_22_ce0,
        x_22_q0 => x_22_q0,
        x_23_address0 => grp_square_fu_784_x_23_address0,
        x_23_ce0 => grp_square_fu_784_x_23_ce0,
        x_23_q0 => x_23_q0,
        x_24_address0 => grp_square_fu_784_x_24_address0,
        x_24_ce0 => grp_square_fu_784_x_24_ce0,
        x_24_q0 => x_24_q0,
        x_25_address0 => grp_square_fu_784_x_25_address0,
        x_25_ce0 => grp_square_fu_784_x_25_ce0,
        x_25_q0 => x_25_q0,
        x_26_address0 => grp_square_fu_784_x_26_address0,
        x_26_ce0 => grp_square_fu_784_x_26_ce0,
        x_26_q0 => x_26_q0,
        x_27_address0 => grp_square_fu_784_x_27_address0,
        x_27_ce0 => grp_square_fu_784_x_27_ce0,
        x_27_q0 => x_27_q0,
        x_28_address0 => grp_square_fu_784_x_28_address0,
        x_28_ce0 => grp_square_fu_784_x_28_ce0,
        x_28_q0 => x_28_q0,
        x_29_address0 => grp_square_fu_784_x_29_address0,
        x_29_ce0 => grp_square_fu_784_x_29_ce0,
        x_29_q0 => x_29_q0,
        x_30_address0 => grp_square_fu_784_x_30_address0,
        x_30_ce0 => grp_square_fu_784_x_30_ce0,
        x_30_q0 => x_30_q0,
        x_31_address0 => grp_square_fu_784_x_31_address0,
        x_31_ce0 => grp_square_fu_784_x_31_ce0,
        x_31_q0 => x_31_q0,
        x_32_address0 => grp_square_fu_784_x_32_address0,
        x_32_ce0 => grp_square_fu_784_x_32_ce0,
        x_32_q0 => x_32_q0,
        x_33_address0 => grp_square_fu_784_x_33_address0,
        x_33_ce0 => grp_square_fu_784_x_33_ce0,
        x_33_q0 => x_33_q0,
        x_34_address0 => grp_square_fu_784_x_34_address0,
        x_34_ce0 => grp_square_fu_784_x_34_ce0,
        x_34_q0 => x_34_q0,
        x_35_address0 => grp_square_fu_784_x_35_address0,
        x_35_ce0 => grp_square_fu_784_x_35_ce0,
        x_35_q0 => x_35_q0,
        x_36_address0 => grp_square_fu_784_x_36_address0,
        x_36_ce0 => grp_square_fu_784_x_36_ce0,
        x_36_q0 => x_36_q0,
        x_37_address0 => grp_square_fu_784_x_37_address0,
        x_37_ce0 => grp_square_fu_784_x_37_ce0,
        x_37_q0 => x_37_q0,
        x_38_address0 => grp_square_fu_784_x_38_address0,
        x_38_ce0 => grp_square_fu_784_x_38_ce0,
        x_38_q0 => x_38_q0,
        x_39_address0 => grp_square_fu_784_x_39_address0,
        x_39_ce0 => grp_square_fu_784_x_39_ce0,
        x_39_q0 => x_39_q0,
        x_40_address0 => grp_square_fu_784_x_40_address0,
        x_40_ce0 => grp_square_fu_784_x_40_ce0,
        x_40_q0 => x_40_q0,
        x_41_address0 => grp_square_fu_784_x_41_address0,
        x_41_ce0 => grp_square_fu_784_x_41_ce0,
        x_41_q0 => x_41_q0,
        x_42_address0 => grp_square_fu_784_x_42_address0,
        x_42_ce0 => grp_square_fu_784_x_42_ce0,
        x_42_q0 => x_42_q0,
        x_43_address0 => grp_square_fu_784_x_43_address0,
        x_43_ce0 => grp_square_fu_784_x_43_ce0,
        x_43_q0 => x_43_q0,
        x_44_address0 => grp_square_fu_784_x_44_address0,
        x_44_ce0 => grp_square_fu_784_x_44_ce0,
        x_44_q0 => x_44_q0,
        x_45_address0 => grp_square_fu_784_x_45_address0,
        x_45_ce0 => grp_square_fu_784_x_45_ce0,
        x_45_q0 => x_45_q0,
        x_46_address0 => grp_square_fu_784_x_46_address0,
        x_46_ce0 => grp_square_fu_784_x_46_ce0,
        x_46_q0 => x_46_q0,
        x_47_address0 => grp_square_fu_784_x_47_address0,
        x_47_ce0 => grp_square_fu_784_x_47_ce0,
        x_47_q0 => x_47_q0,
        x_48_address0 => grp_square_fu_784_x_48_address0,
        x_48_ce0 => grp_square_fu_784_x_48_ce0,
        x_48_q0 => x_48_q0,
        x_49_address0 => grp_square_fu_784_x_49_address0,
        x_49_ce0 => grp_square_fu_784_x_49_ce0,
        x_49_q0 => x_49_q0,
        x_50_address0 => grp_square_fu_784_x_50_address0,
        x_50_ce0 => grp_square_fu_784_x_50_ce0,
        x_50_q0 => x_50_q0,
        x_51_address0 => grp_square_fu_784_x_51_address0,
        x_51_ce0 => grp_square_fu_784_x_51_ce0,
        x_51_q0 => x_51_q0,
        x_52_address0 => grp_square_fu_784_x_52_address0,
        x_52_ce0 => grp_square_fu_784_x_52_ce0,
        x_52_q0 => x_52_q0,
        x_53_address0 => grp_square_fu_784_x_53_address0,
        x_53_ce0 => grp_square_fu_784_x_53_ce0,
        x_53_q0 => x_53_q0,
        x_54_address0 => grp_square_fu_784_x_54_address0,
        x_54_ce0 => grp_square_fu_784_x_54_ce0,
        x_54_q0 => x_54_q0,
        x_55_address0 => grp_square_fu_784_x_55_address0,
        x_55_ce0 => grp_square_fu_784_x_55_ce0,
        x_55_q0 => x_55_q0,
        x_56_address0 => grp_square_fu_784_x_56_address0,
        x_56_ce0 => grp_square_fu_784_x_56_ce0,
        x_56_q0 => x_56_q0,
        x_57_address0 => grp_square_fu_784_x_57_address0,
        x_57_ce0 => grp_square_fu_784_x_57_ce0,
        x_57_q0 => x_57_q0,
        x_58_address0 => grp_square_fu_784_x_58_address0,
        x_58_ce0 => grp_square_fu_784_x_58_ce0,
        x_58_q0 => x_58_q0,
        x_59_address0 => grp_square_fu_784_x_59_address0,
        x_59_ce0 => grp_square_fu_784_x_59_ce0,
        x_59_q0 => x_59_q0,
        x_60_address0 => grp_square_fu_784_x_60_address0,
        x_60_ce0 => grp_square_fu_784_x_60_ce0,
        x_60_q0 => x_60_q0,
        x_61_address0 => grp_square_fu_784_x_61_address0,
        x_61_ce0 => grp_square_fu_784_x_61_ce0,
        x_61_q0 => x_61_q0,
        x_62_address0 => grp_square_fu_784_x_62_address0,
        x_62_ce0 => grp_square_fu_784_x_62_ce0,
        x_62_q0 => x_62_q0,
        x_63_address0 => grp_square_fu_784_x_63_address0,
        x_63_ce0 => grp_square_fu_784_x_63_ce0,
        x_63_q0 => x_63_q0,
        ap_return_0 => grp_square_fu_784_ap_return_0,
        ap_return_1 => grp_square_fu_784_ap_return_1,
        ap_return_2 => grp_square_fu_784_ap_return_2,
        ap_return_3 => grp_square_fu_784_ap_return_3,
        ap_return_4 => grp_square_fu_784_ap_return_4,
        ap_return_5 => grp_square_fu_784_ap_return_5,
        ap_return_6 => grp_square_fu_784_ap_return_6,
        ap_return_7 => grp_square_fu_784_ap_return_7,
        ap_return_8 => grp_square_fu_784_ap_return_8,
        ap_return_9 => grp_square_fu_784_ap_return_9,
        ap_return_10 => grp_square_fu_784_ap_return_10,
        ap_return_11 => grp_square_fu_784_ap_return_11,
        ap_return_12 => grp_square_fu_784_ap_return_12,
        ap_return_13 => grp_square_fu_784_ap_return_13,
        ap_return_14 => grp_square_fu_784_ap_return_14,
        ap_return_15 => grp_square_fu_784_ap_return_15,
        ap_return_16 => grp_square_fu_784_ap_return_16,
        ap_return_17 => grp_square_fu_784_ap_return_17,
        ap_return_18 => grp_square_fu_784_ap_return_18,
        ap_return_19 => grp_square_fu_784_ap_return_19,
        ap_return_20 => grp_square_fu_784_ap_return_20,
        ap_return_21 => grp_square_fu_784_ap_return_21,
        ap_return_22 => grp_square_fu_784_ap_return_22,
        ap_return_23 => grp_square_fu_784_ap_return_23,
        ap_return_24 => grp_square_fu_784_ap_return_24,
        ap_return_25 => grp_square_fu_784_ap_return_25,
        ap_return_26 => grp_square_fu_784_ap_return_26,
        ap_return_27 => grp_square_fu_784_ap_return_27,
        ap_return_28 => grp_square_fu_784_ap_return_28,
        ap_return_29 => grp_square_fu_784_ap_return_29,
        ap_return_30 => grp_square_fu_784_ap_return_30,
        ap_return_31 => grp_square_fu_784_ap_return_31,
        ap_return_32 => grp_square_fu_784_ap_return_32,
        ap_return_33 => grp_square_fu_784_ap_return_33,
        ap_return_34 => grp_square_fu_784_ap_return_34,
        ap_return_35 => grp_square_fu_784_ap_return_35,
        ap_return_36 => grp_square_fu_784_ap_return_36,
        ap_return_37 => grp_square_fu_784_ap_return_37,
        ap_return_38 => grp_square_fu_784_ap_return_38,
        ap_return_39 => grp_square_fu_784_ap_return_39,
        ap_return_40 => grp_square_fu_784_ap_return_40,
        ap_return_41 => grp_square_fu_784_ap_return_41,
        ap_return_42 => grp_square_fu_784_ap_return_42,
        ap_return_43 => grp_square_fu_784_ap_return_43,
        ap_return_44 => grp_square_fu_784_ap_return_44,
        ap_return_45 => grp_square_fu_784_ap_return_45,
        ap_return_46 => grp_square_fu_784_ap_return_46,
        ap_return_47 => grp_square_fu_784_ap_return_47,
        ap_return_48 => grp_square_fu_784_ap_return_48,
        ap_return_49 => grp_square_fu_784_ap_return_49,
        ap_return_50 => grp_square_fu_784_ap_return_50,
        ap_return_51 => grp_square_fu_784_ap_return_51,
        ap_return_52 => grp_square_fu_784_ap_return_52,
        ap_return_53 => grp_square_fu_784_ap_return_53,
        ap_return_54 => grp_square_fu_784_ap_return_54,
        ap_return_55 => grp_square_fu_784_ap_return_55,
        ap_return_56 => grp_square_fu_784_ap_return_56,
        ap_return_57 => grp_square_fu_784_ap_return_57,
        ap_return_58 => grp_square_fu_784_ap_return_58,
        ap_return_59 => grp_square_fu_784_ap_return_59,
        ap_return_60 => grp_square_fu_784_ap_return_60,
        ap_return_61 => grp_square_fu_784_ap_return_61,
        ap_return_62 => grp_square_fu_784_ap_return_62,
        ap_return_63 => grp_square_fu_784_ap_return_63);

    grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916 : component activation_accelerator_float_layer_norm3_Pipeline_mean_blocks_layer_norm3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_ap_start,
        ap_done => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_ap_done,
        ap_idle => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_ap_idle,
        ap_ready => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_ap_ready,
        x_0_address0 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_0_address0,
        x_0_ce0 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_0_ce0,
        x_0_q0 => x_0_q0,
        x_1_address0 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_1_address0,
        x_1_ce0 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_1_ce0,
        x_1_q0 => x_1_q0,
        x_2_address0 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_2_address0,
        x_2_ce0 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_2_ce0,
        x_2_q0 => x_2_q0,
        x_3_address0 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_3_address0,
        x_3_ce0 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_3_ce0,
        x_3_q0 => x_3_q0,
        x_4_address0 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_4_address0,
        x_4_ce0 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_4_ce0,
        x_4_q0 => x_4_q0,
        x_5_address0 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_5_address0,
        x_5_ce0 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_5_ce0,
        x_5_q0 => x_5_q0,
        x_6_address0 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_6_address0,
        x_6_ce0 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_6_ce0,
        x_6_q0 => x_6_q0,
        x_7_address0 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_7_address0,
        x_7_ce0 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_7_ce0,
        x_7_q0 => x_7_q0,
        x_8_address0 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_8_address0,
        x_8_ce0 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_8_ce0,
        x_8_q0 => x_8_q0,
        x_9_address0 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_9_address0,
        x_9_ce0 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_9_ce0,
        x_9_q0 => x_9_q0,
        x_10_address0 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_10_address0,
        x_10_ce0 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_10_ce0,
        x_10_q0 => x_10_q0,
        x_11_address0 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_11_address0,
        x_11_ce0 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_11_ce0,
        x_11_q0 => x_11_q0,
        x_12_address0 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_12_address0,
        x_12_ce0 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_12_ce0,
        x_12_q0 => x_12_q0,
        x_13_address0 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_13_address0,
        x_13_ce0 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_13_ce0,
        x_13_q0 => x_13_q0,
        x_14_address0 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_14_address0,
        x_14_ce0 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_14_ce0,
        x_14_q0 => x_14_q0,
        x_15_address0 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_15_address0,
        x_15_ce0 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_15_ce0,
        x_15_q0 => x_15_q0,
        x_16_address0 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_16_address0,
        x_16_ce0 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_16_ce0,
        x_16_q0 => x_16_q0,
        x_17_address0 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_17_address0,
        x_17_ce0 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_17_ce0,
        x_17_q0 => x_17_q0,
        x_18_address0 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_18_address0,
        x_18_ce0 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_18_ce0,
        x_18_q0 => x_18_q0,
        x_19_address0 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_19_address0,
        x_19_ce0 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_19_ce0,
        x_19_q0 => x_19_q0,
        x_20_address0 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_20_address0,
        x_20_ce0 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_20_ce0,
        x_20_q0 => x_20_q0,
        x_21_address0 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_21_address0,
        x_21_ce0 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_21_ce0,
        x_21_q0 => x_21_q0,
        x_22_address0 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_22_address0,
        x_22_ce0 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_22_ce0,
        x_22_q0 => x_22_q0,
        x_23_address0 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_23_address0,
        x_23_ce0 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_23_ce0,
        x_23_q0 => x_23_q0,
        x_24_address0 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_24_address0,
        x_24_ce0 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_24_ce0,
        x_24_q0 => x_24_q0,
        x_25_address0 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_25_address0,
        x_25_ce0 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_25_ce0,
        x_25_q0 => x_25_q0,
        x_26_address0 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_26_address0,
        x_26_ce0 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_26_ce0,
        x_26_q0 => x_26_q0,
        x_27_address0 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_27_address0,
        x_27_ce0 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_27_ce0,
        x_27_q0 => x_27_q0,
        x_28_address0 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_28_address0,
        x_28_ce0 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_28_ce0,
        x_28_q0 => x_28_q0,
        x_29_address0 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_29_address0,
        x_29_ce0 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_29_ce0,
        x_29_q0 => x_29_q0,
        x_30_address0 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_30_address0,
        x_30_ce0 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_30_ce0,
        x_30_q0 => x_30_q0,
        x_31_address0 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_31_address0,
        x_31_ce0 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_31_ce0,
        x_31_q0 => x_31_q0,
        x_32_address0 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_32_address0,
        x_32_ce0 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_32_ce0,
        x_32_q0 => x_32_q0,
        x_33_address0 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_33_address0,
        x_33_ce0 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_33_ce0,
        x_33_q0 => x_33_q0,
        x_34_address0 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_34_address0,
        x_34_ce0 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_34_ce0,
        x_34_q0 => x_34_q0,
        x_35_address0 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_35_address0,
        x_35_ce0 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_35_ce0,
        x_35_q0 => x_35_q0,
        x_36_address0 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_36_address0,
        x_36_ce0 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_36_ce0,
        x_36_q0 => x_36_q0,
        x_37_address0 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_37_address0,
        x_37_ce0 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_37_ce0,
        x_37_q0 => x_37_q0,
        x_38_address0 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_38_address0,
        x_38_ce0 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_38_ce0,
        x_38_q0 => x_38_q0,
        x_39_address0 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_39_address0,
        x_39_ce0 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_39_ce0,
        x_39_q0 => x_39_q0,
        x_40_address0 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_40_address0,
        x_40_ce0 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_40_ce0,
        x_40_q0 => x_40_q0,
        x_41_address0 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_41_address0,
        x_41_ce0 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_41_ce0,
        x_41_q0 => x_41_q0,
        x_42_address0 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_42_address0,
        x_42_ce0 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_42_ce0,
        x_42_q0 => x_42_q0,
        x_43_address0 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_43_address0,
        x_43_ce0 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_43_ce0,
        x_43_q0 => x_43_q0,
        x_44_address0 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_44_address0,
        x_44_ce0 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_44_ce0,
        x_44_q0 => x_44_q0,
        x_45_address0 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_45_address0,
        x_45_ce0 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_45_ce0,
        x_45_q0 => x_45_q0,
        x_46_address0 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_46_address0,
        x_46_ce0 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_46_ce0,
        x_46_q0 => x_46_q0,
        x_47_address0 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_47_address0,
        x_47_ce0 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_47_ce0,
        x_47_q0 => x_47_q0,
        x_48_address0 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_48_address0,
        x_48_ce0 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_48_ce0,
        x_48_q0 => x_48_q0,
        x_49_address0 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_49_address0,
        x_49_ce0 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_49_ce0,
        x_49_q0 => x_49_q0,
        x_50_address0 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_50_address0,
        x_50_ce0 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_50_ce0,
        x_50_q0 => x_50_q0,
        x_51_address0 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_51_address0,
        x_51_ce0 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_51_ce0,
        x_51_q0 => x_51_q0,
        x_52_address0 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_52_address0,
        x_52_ce0 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_52_ce0,
        x_52_q0 => x_52_q0,
        x_53_address0 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_53_address0,
        x_53_ce0 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_53_ce0,
        x_53_q0 => x_53_q0,
        x_54_address0 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_54_address0,
        x_54_ce0 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_54_ce0,
        x_54_q0 => x_54_q0,
        x_55_address0 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_55_address0,
        x_55_ce0 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_55_ce0,
        x_55_q0 => x_55_q0,
        x_56_address0 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_56_address0,
        x_56_ce0 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_56_ce0,
        x_56_q0 => x_56_q0,
        x_57_address0 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_57_address0,
        x_57_ce0 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_57_ce0,
        x_57_q0 => x_57_q0,
        x_58_address0 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_58_address0,
        x_58_ce0 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_58_ce0,
        x_58_q0 => x_58_q0,
        x_59_address0 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_59_address0,
        x_59_ce0 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_59_ce0,
        x_59_q0 => x_59_q0,
        x_60_address0 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_60_address0,
        x_60_ce0 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_60_ce0,
        x_60_q0 => x_60_q0,
        x_61_address0 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_61_address0,
        x_61_ce0 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_61_ce0,
        x_61_q0 => x_61_q0,
        x_62_address0 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_62_address0,
        x_62_ce0 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_62_ce0,
        x_62_q0 => x_62_q0,
        x_63_address0 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_63_address0,
        x_63_ce0 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_63_ce0,
        x_63_q0 => x_63_q0,
        add15_6372_out => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_6372_out,
        add15_6372_out_ap_vld => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_6372_out_ap_vld,
        add15_6271_out => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_6271_out,
        add15_6271_out_ap_vld => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_6271_out_ap_vld,
        add15_6170_out => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_6170_out,
        add15_6170_out_ap_vld => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_6170_out_ap_vld,
        add15_6069_out => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_6069_out,
        add15_6069_out_ap_vld => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_6069_out_ap_vld,
        add15_5968_out => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_5968_out,
        add15_5968_out_ap_vld => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_5968_out_ap_vld,
        add15_5867_out => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_5867_out,
        add15_5867_out_ap_vld => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_5867_out_ap_vld,
        add15_5766_out => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_5766_out,
        add15_5766_out_ap_vld => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_5766_out_ap_vld,
        add15_5665_out => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_5665_out,
        add15_5665_out_ap_vld => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_5665_out_ap_vld,
        add15_5564_out => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_5564_out,
        add15_5564_out_ap_vld => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_5564_out_ap_vld,
        add15_5463_out => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_5463_out,
        add15_5463_out_ap_vld => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_5463_out_ap_vld,
        add15_5362_out => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_5362_out,
        add15_5362_out_ap_vld => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_5362_out_ap_vld,
        add15_5261_out => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_5261_out,
        add15_5261_out_ap_vld => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_5261_out_ap_vld,
        add15_5160_out => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_5160_out,
        add15_5160_out_ap_vld => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_5160_out_ap_vld,
        add15_5059_out => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_5059_out,
        add15_5059_out_ap_vld => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_5059_out_ap_vld,
        add15_4958_out => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_4958_out,
        add15_4958_out_ap_vld => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_4958_out_ap_vld,
        add15_4857_out => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_4857_out,
        add15_4857_out_ap_vld => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_4857_out_ap_vld,
        add15_4756_out => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_4756_out,
        add15_4756_out_ap_vld => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_4756_out_ap_vld,
        add15_4655_out => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_4655_out,
        add15_4655_out_ap_vld => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_4655_out_ap_vld,
        add15_4554_out => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_4554_out,
        add15_4554_out_ap_vld => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_4554_out_ap_vld,
        add15_4453_out => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_4453_out,
        add15_4453_out_ap_vld => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_4453_out_ap_vld,
        add15_4352_out => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_4352_out,
        add15_4352_out_ap_vld => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_4352_out_ap_vld,
        add15_4251_out => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_4251_out,
        add15_4251_out_ap_vld => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_4251_out_ap_vld,
        add15_4150_out => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_4150_out,
        add15_4150_out_ap_vld => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_4150_out_ap_vld,
        add15_4049_out => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_4049_out,
        add15_4049_out_ap_vld => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_4049_out_ap_vld,
        add15_3948_out => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_3948_out,
        add15_3948_out_ap_vld => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_3948_out_ap_vld,
        add15_3847_out => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_3847_out,
        add15_3847_out_ap_vld => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_3847_out_ap_vld,
        add15_3746_out => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_3746_out,
        add15_3746_out_ap_vld => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_3746_out_ap_vld,
        add15_3645_out => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_3645_out,
        add15_3645_out_ap_vld => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_3645_out_ap_vld,
        add15_3544_out => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_3544_out,
        add15_3544_out_ap_vld => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_3544_out_ap_vld,
        add15_3443_out => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_3443_out,
        add15_3443_out_ap_vld => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_3443_out_ap_vld,
        add15_3342_out => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_3342_out,
        add15_3342_out_ap_vld => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_3342_out_ap_vld,
        add15_3241_out => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_3241_out,
        add15_3241_out_ap_vld => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_3241_out_ap_vld,
        add15_3140_out => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_3140_out,
        add15_3140_out_ap_vld => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_3140_out_ap_vld,
        add15_3039_out => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_3039_out,
        add15_3039_out_ap_vld => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_3039_out_ap_vld,
        add15_2938_out => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_2938_out,
        add15_2938_out_ap_vld => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_2938_out_ap_vld,
        add15_2837_out => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_2837_out,
        add15_2837_out_ap_vld => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_2837_out_ap_vld,
        add15_2736_out => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_2736_out,
        add15_2736_out_ap_vld => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_2736_out_ap_vld,
        add15_2635_out => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_2635_out,
        add15_2635_out_ap_vld => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_2635_out_ap_vld,
        add15_2534_out => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_2534_out,
        add15_2534_out_ap_vld => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_2534_out_ap_vld,
        add15_2433_out => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_2433_out,
        add15_2433_out_ap_vld => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_2433_out_ap_vld,
        add15_2332_out => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_2332_out,
        add15_2332_out_ap_vld => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_2332_out_ap_vld,
        add15_2231_out => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_2231_out,
        add15_2231_out_ap_vld => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_2231_out_ap_vld,
        add15_2130_out => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_2130_out,
        add15_2130_out_ap_vld => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_2130_out_ap_vld,
        add15_2029_out => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_2029_out,
        add15_2029_out_ap_vld => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_2029_out_ap_vld,
        add15_1928_out => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_1928_out,
        add15_1928_out_ap_vld => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_1928_out_ap_vld,
        add15_1827_out => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_1827_out,
        add15_1827_out_ap_vld => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_1827_out_ap_vld,
        add15_1726_out => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_1726_out,
        add15_1726_out_ap_vld => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_1726_out_ap_vld,
        add15_1625_out => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_1625_out,
        add15_1625_out_ap_vld => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_1625_out_ap_vld,
        add15_1524_out => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_1524_out,
        add15_1524_out_ap_vld => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_1524_out_ap_vld,
        add15_1423_out => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_1423_out,
        add15_1423_out_ap_vld => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_1423_out_ap_vld,
        add15_1322_out => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_1322_out,
        add15_1322_out_ap_vld => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_1322_out_ap_vld,
        add15_1221_out => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_1221_out,
        add15_1221_out_ap_vld => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_1221_out_ap_vld,
        add15_1120_out => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_1120_out,
        add15_1120_out_ap_vld => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_1120_out_ap_vld,
        add15_1019_out => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_1019_out,
        add15_1019_out_ap_vld => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_1019_out_ap_vld,
        add15_918_out => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_918_out,
        add15_918_out_ap_vld => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_918_out_ap_vld,
        add15_817_out => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_817_out,
        add15_817_out_ap_vld => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_817_out_ap_vld,
        add15_716_out => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_716_out,
        add15_716_out_ap_vld => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_716_out_ap_vld,
        add15_615_out => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_615_out,
        add15_615_out_ap_vld => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_615_out_ap_vld,
        add15_514_out => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_514_out,
        add15_514_out_ap_vld => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_514_out_ap_vld,
        add15_413_out => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_413_out,
        add15_413_out_ap_vld => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_413_out_ap_vld,
        add15_312_out => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_312_out,
        add15_312_out_ap_vld => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_312_out_ap_vld,
        add15_211_out => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_211_out,
        add15_211_out_ap_vld => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_211_out_ap_vld,
        add15_110_out => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_110_out,
        add15_110_out_ap_vld => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_110_out_ap_vld,
        add159_out => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add159_out,
        add159_out_ap_vld => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add159_out_ap_vld,
        grp_fu_1500_p_din0 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1500_p_din0,
        grp_fu_1500_p_din1 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1500_p_din1,
        grp_fu_1500_p_opcode => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1500_p_opcode,
        grp_fu_1500_p_dout0 => grp_fu_1500_p2,
        grp_fu_1500_p_ce => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1500_p_ce,
        grp_fu_1504_p_din0 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1504_p_din0,
        grp_fu_1504_p_din1 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1504_p_din1,
        grp_fu_1504_p_opcode => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1504_p_opcode,
        grp_fu_1504_p_dout0 => grp_fu_1504_p2,
        grp_fu_1504_p_ce => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1504_p_ce,
        grp_fu_1508_p_din0 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1508_p_din0,
        grp_fu_1508_p_din1 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1508_p_din1,
        grp_fu_1508_p_opcode => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1508_p_opcode,
        grp_fu_1508_p_dout0 => grp_fu_1508_p2,
        grp_fu_1508_p_ce => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1508_p_ce,
        grp_fu_1512_p_din0 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1512_p_din0,
        grp_fu_1512_p_din1 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1512_p_din1,
        grp_fu_1512_p_opcode => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1512_p_opcode,
        grp_fu_1512_p_dout0 => grp_fu_1512_p2,
        grp_fu_1512_p_ce => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1512_p_ce,
        grp_fu_1516_p_din0 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1516_p_din0,
        grp_fu_1516_p_din1 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1516_p_din1,
        grp_fu_1516_p_opcode => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1516_p_opcode,
        grp_fu_1516_p_dout0 => grp_fu_1516_p2,
        grp_fu_1516_p_ce => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1516_p_ce,
        grp_fu_1520_p_din0 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1520_p_din0,
        grp_fu_1520_p_din1 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1520_p_din1,
        grp_fu_1520_p_opcode => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1520_p_opcode,
        grp_fu_1520_p_dout0 => grp_fu_1520_p2,
        grp_fu_1520_p_ce => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1520_p_ce,
        grp_fu_1524_p_din0 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1524_p_din0,
        grp_fu_1524_p_din1 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1524_p_din1,
        grp_fu_1524_p_opcode => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1524_p_opcode,
        grp_fu_1524_p_dout0 => grp_fu_1524_p2,
        grp_fu_1524_p_ce => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1524_p_ce,
        grp_fu_1528_p_din0 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1528_p_din0,
        grp_fu_1528_p_din1 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1528_p_din1,
        grp_fu_1528_p_opcode => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1528_p_opcode,
        grp_fu_1528_p_dout0 => grp_fu_1528_p2,
        grp_fu_1528_p_ce => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1528_p_ce,
        grp_fu_1532_p_din0 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1532_p_din0,
        grp_fu_1532_p_din1 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1532_p_din1,
        grp_fu_1532_p_opcode => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1532_p_opcode,
        grp_fu_1532_p_dout0 => grp_fu_1532_p2,
        grp_fu_1532_p_ce => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1532_p_ce,
        grp_fu_1536_p_din0 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1536_p_din0,
        grp_fu_1536_p_din1 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1536_p_din1,
        grp_fu_1536_p_opcode => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1536_p_opcode,
        grp_fu_1536_p_dout0 => grp_fu_1536_p2,
        grp_fu_1536_p_ce => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1536_p_ce,
        grp_fu_1540_p_din0 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1540_p_din0,
        grp_fu_1540_p_din1 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1540_p_din1,
        grp_fu_1540_p_opcode => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1540_p_opcode,
        grp_fu_1540_p_dout0 => grp_fu_1540_p2,
        grp_fu_1540_p_ce => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1540_p_ce,
        grp_fu_1544_p_din0 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1544_p_din0,
        grp_fu_1544_p_din1 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1544_p_din1,
        grp_fu_1544_p_opcode => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1544_p_opcode,
        grp_fu_1544_p_dout0 => grp_fu_1544_p2,
        grp_fu_1544_p_ce => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1544_p_ce,
        grp_fu_1548_p_din0 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1548_p_din0,
        grp_fu_1548_p_din1 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1548_p_din1,
        grp_fu_1548_p_opcode => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1548_p_opcode,
        grp_fu_1548_p_dout0 => grp_fu_1548_p2,
        grp_fu_1548_p_ce => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1548_p_ce,
        grp_fu_1552_p_din0 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1552_p_din0,
        grp_fu_1552_p_din1 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1552_p_din1,
        grp_fu_1552_p_opcode => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1552_p_opcode,
        grp_fu_1552_p_dout0 => grp_fu_1552_p2,
        grp_fu_1552_p_ce => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1552_p_ce,
        grp_fu_1556_p_din0 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1556_p_din0,
        grp_fu_1556_p_din1 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1556_p_din1,
        grp_fu_1556_p_opcode => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1556_p_opcode,
        grp_fu_1556_p_dout0 => grp_fu_1556_p2,
        grp_fu_1556_p_ce => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1556_p_ce,
        grp_fu_1560_p_din0 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1560_p_din0,
        grp_fu_1560_p_din1 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1560_p_din1,
        grp_fu_1560_p_opcode => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1560_p_opcode,
        grp_fu_1560_p_dout0 => grp_fu_1560_p2,
        grp_fu_1560_p_ce => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1560_p_ce,
        grp_fu_1564_p_din0 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1564_p_din0,
        grp_fu_1564_p_din1 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1564_p_din1,
        grp_fu_1564_p_opcode => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1564_p_opcode,
        grp_fu_1564_p_dout0 => grp_fu_1564_p2,
        grp_fu_1564_p_ce => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1564_p_ce,
        grp_fu_1568_p_din0 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1568_p_din0,
        grp_fu_1568_p_din1 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1568_p_din1,
        grp_fu_1568_p_opcode => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1568_p_opcode,
        grp_fu_1568_p_dout0 => grp_fu_1568_p2,
        grp_fu_1568_p_ce => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1568_p_ce,
        grp_fu_1572_p_din0 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1572_p_din0,
        grp_fu_1572_p_din1 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1572_p_din1,
        grp_fu_1572_p_opcode => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1572_p_opcode,
        grp_fu_1572_p_dout0 => grp_fu_1572_p2,
        grp_fu_1572_p_ce => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1572_p_ce,
        grp_fu_1576_p_din0 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1576_p_din0,
        grp_fu_1576_p_din1 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1576_p_din1,
        grp_fu_1576_p_opcode => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1576_p_opcode,
        grp_fu_1576_p_dout0 => grp_fu_1576_p2,
        grp_fu_1576_p_ce => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1576_p_ce,
        grp_fu_1580_p_din0 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1580_p_din0,
        grp_fu_1580_p_din1 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1580_p_din1,
        grp_fu_1580_p_opcode => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1580_p_opcode,
        grp_fu_1580_p_dout0 => grp_fu_1580_p2,
        grp_fu_1580_p_ce => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1580_p_ce,
        grp_fu_1584_p_din0 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1584_p_din0,
        grp_fu_1584_p_din1 => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1584_p_din1,
        grp_fu_1584_p_opcode => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1584_p_opcode,
        grp_fu_1584_p_dout0 => grp_fu_1584_p2,
        grp_fu_1584_p_ce => grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1584_p_ce);

    grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112 : component activation_accelerator_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_ap_start,
        ap_done => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_ap_done,
        ap_idle => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_ap_idle,
        ap_ready => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_ap_ready,
        x_0_address0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_0_address0,
        x_0_ce0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_0_ce0,
        x_0_q0 => x_0_q0,
        div => div_reg_5596,
        y_sum_sq_192 => y_sum_sq_192_reg_6364,
        x_1_address0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_1_address0,
        x_1_ce0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_1_ce0,
        x_1_q0 => x_1_q0,
        div29_1 => div29_1_reg_5603,
        y_sum_sq_193 => y_sum_sq_193_reg_6369,
        x_2_address0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_2_address0,
        x_2_ce0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_2_ce0,
        x_2_q0 => x_2_q0,
        div29_2 => div29_2_reg_5610,
        y_sum_sq_194 => y_sum_sq_194_reg_6374,
        x_3_address0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_3_address0,
        x_3_ce0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_3_ce0,
        x_3_q0 => x_3_q0,
        div29_3 => div29_3_reg_5617,
        y_sum_sq_195 => y_sum_sq_195_reg_6379,
        x_4_address0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_4_address0,
        x_4_ce0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_4_ce0,
        x_4_q0 => x_4_q0,
        div29_4 => div29_4_reg_5624,
        y_sum_sq_196 => y_sum_sq_196_reg_6384,
        x_5_address0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_5_address0,
        x_5_ce0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_5_ce0,
        x_5_q0 => x_5_q0,
        div29_5 => div29_5_reg_5631,
        y_sum_sq_197 => y_sum_sq_197_reg_6389,
        x_6_address0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_6_address0,
        x_6_ce0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_6_ce0,
        x_6_q0 => x_6_q0,
        div29_6 => div29_6_reg_5638,
        y_sum_sq_198 => y_sum_sq_198_reg_6394,
        x_7_address0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_7_address0,
        x_7_ce0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_7_ce0,
        x_7_q0 => x_7_q0,
        div29_7 => div29_7_reg_5645,
        y_sum_sq_199 => y_sum_sq_199_reg_6399,
        x_8_address0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_8_address0,
        x_8_ce0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_8_ce0,
        x_8_q0 => x_8_q0,
        div29_8 => div29_8_reg_5652,
        y_sum_sq_200 => y_sum_sq_200_reg_6404,
        x_9_address0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_9_address0,
        x_9_ce0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_9_ce0,
        x_9_q0 => x_9_q0,
        div29_9 => div29_9_reg_5659,
        y_sum_sq_201 => y_sum_sq_201_reg_6409,
        x_10_address0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_10_address0,
        x_10_ce0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_10_ce0,
        x_10_q0 => x_10_q0,
        div29_s => div29_s_reg_5666,
        y_sum_sq_202 => y_sum_sq_202_reg_6414,
        x_11_address0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_11_address0,
        x_11_ce0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_11_ce0,
        x_11_q0 => x_11_q0,
        div29_10 => div29_10_reg_5673,
        y_sum_sq_203 => y_sum_sq_203_reg_6419,
        x_12_address0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_12_address0,
        x_12_ce0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_12_ce0,
        x_12_q0 => x_12_q0,
        div29_11 => div29_11_reg_5680,
        y_sum_sq_204 => y_sum_sq_204_reg_6424,
        x_13_address0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_13_address0,
        x_13_ce0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_13_ce0,
        x_13_q0 => x_13_q0,
        div29_12 => div29_12_reg_5687,
        y_sum_sq_205 => y_sum_sq_205_reg_6429,
        x_14_address0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_14_address0,
        x_14_ce0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_14_ce0,
        x_14_q0 => x_14_q0,
        div29_13 => div29_13_reg_5694,
        y_sum_sq_206 => y_sum_sq_206_reg_6434,
        x_15_address0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_15_address0,
        x_15_ce0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_15_ce0,
        x_15_q0 => x_15_q0,
        div29_14 => div29_14_reg_5701,
        y_sum_sq_207 => y_sum_sq_207_reg_6439,
        x_16_address0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_16_address0,
        x_16_ce0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_16_ce0,
        x_16_q0 => x_16_q0,
        div29_15 => div29_15_reg_5708,
        y_sum_sq_208 => y_sum_sq_208_reg_6444,
        x_17_address0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_17_address0,
        x_17_ce0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_17_ce0,
        x_17_q0 => x_17_q0,
        div29_16 => div29_16_reg_5715,
        y_sum_sq_209 => y_sum_sq_209_reg_6449,
        x_18_address0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_18_address0,
        x_18_ce0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_18_ce0,
        x_18_q0 => x_18_q0,
        div29_17 => div29_17_reg_5722,
        y_sum_sq_210 => y_sum_sq_210_reg_6454,
        x_19_address0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_19_address0,
        x_19_ce0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_19_ce0,
        x_19_q0 => x_19_q0,
        div29_18 => div29_18_reg_5729,
        y_sum_sq_211 => y_sum_sq_211_reg_6459,
        x_20_address0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_20_address0,
        x_20_ce0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_20_ce0,
        x_20_q0 => x_20_q0,
        div29_19 => div29_19_reg_5736,
        y_sum_sq_212 => y_sum_sq_212_reg_6464,
        x_21_address0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_21_address0,
        x_21_ce0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_21_ce0,
        x_21_q0 => x_21_q0,
        div29_20 => div29_20_reg_5743,
        y_sum_sq_213 => y_sum_sq_213_reg_6469,
        x_22_address0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_22_address0,
        x_22_ce0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_22_ce0,
        x_22_q0 => x_22_q0,
        div29_21 => div29_21_reg_5750,
        y_sum_sq_214 => y_sum_sq_214_reg_6474,
        x_23_address0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_23_address0,
        x_23_ce0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_23_ce0,
        x_23_q0 => x_23_q0,
        div29_22 => div29_22_reg_5757,
        y_sum_sq_215 => y_sum_sq_215_reg_6479,
        x_24_address0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_24_address0,
        x_24_ce0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_24_ce0,
        x_24_q0 => x_24_q0,
        div29_23 => div29_23_reg_5764,
        y_sum_sq_216 => y_sum_sq_216_reg_6484,
        x_25_address0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_25_address0,
        x_25_ce0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_25_ce0,
        x_25_q0 => x_25_q0,
        div29_24 => div29_24_reg_5771,
        y_sum_sq_217 => y_sum_sq_217_reg_6489,
        x_26_address0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_26_address0,
        x_26_ce0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_26_ce0,
        x_26_q0 => x_26_q0,
        div29_25 => div29_25_reg_5778,
        y_sum_sq_218 => y_sum_sq_218_reg_6494,
        x_27_address0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_27_address0,
        x_27_ce0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_27_ce0,
        x_27_q0 => x_27_q0,
        div29_26 => div29_26_reg_5785,
        y_sum_sq_219 => y_sum_sq_219_reg_6499,
        x_28_address0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_28_address0,
        x_28_ce0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_28_ce0,
        x_28_q0 => x_28_q0,
        div29_27 => div29_27_reg_5792,
        y_sum_sq_220 => y_sum_sq_220_reg_6504,
        x_29_address0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_29_address0,
        x_29_ce0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_29_ce0,
        x_29_q0 => x_29_q0,
        div29_28 => div29_28_reg_5799,
        y_sum_sq_221 => y_sum_sq_221_reg_6509,
        x_30_address0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_30_address0,
        x_30_ce0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_30_ce0,
        x_30_q0 => x_30_q0,
        div29_29 => div29_29_reg_5806,
        y_sum_sq_222 => y_sum_sq_222_reg_6514,
        x_31_address0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_31_address0,
        x_31_ce0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_31_ce0,
        x_31_q0 => x_31_q0,
        div29_30 => div29_30_reg_5813,
        y_sum_sq_223 => y_sum_sq_223_reg_6519,
        x_32_address0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_32_address0,
        x_32_ce0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_32_ce0,
        x_32_q0 => x_32_q0,
        div29_31 => div29_31_reg_5820,
        y_sum_sq_224 => y_sum_sq_224_reg_6524,
        x_33_address0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_33_address0,
        x_33_ce0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_33_ce0,
        x_33_q0 => x_33_q0,
        div29_32 => div29_32_reg_5827,
        y_sum_sq_225 => y_sum_sq_225_reg_6529,
        x_34_address0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_34_address0,
        x_34_ce0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_34_ce0,
        x_34_q0 => x_34_q0,
        div29_33 => div29_33_reg_5834,
        y_sum_sq_226 => y_sum_sq_226_reg_6534,
        x_35_address0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_35_address0,
        x_35_ce0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_35_ce0,
        x_35_q0 => x_35_q0,
        div29_34 => div29_34_reg_5841,
        y_sum_sq_227 => y_sum_sq_227_reg_6539,
        x_36_address0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_36_address0,
        x_36_ce0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_36_ce0,
        x_36_q0 => x_36_q0,
        div29_35 => div29_35_reg_5848,
        y_sum_sq_228 => y_sum_sq_228_reg_6544,
        x_37_address0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_37_address0,
        x_37_ce0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_37_ce0,
        x_37_q0 => x_37_q0,
        div29_36 => div29_36_reg_5855,
        y_sum_sq_229 => y_sum_sq_229_reg_6549,
        x_38_address0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_38_address0,
        x_38_ce0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_38_ce0,
        x_38_q0 => x_38_q0,
        div29_37 => div29_37_reg_5862,
        y_sum_sq_230 => y_sum_sq_230_reg_6554,
        x_39_address0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_39_address0,
        x_39_ce0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_39_ce0,
        x_39_q0 => x_39_q0,
        div29_38 => div29_38_reg_5869,
        y_sum_sq_231 => y_sum_sq_231_reg_6559,
        x_40_address0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_40_address0,
        x_40_ce0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_40_ce0,
        x_40_q0 => x_40_q0,
        div29_39 => div29_39_reg_5876,
        y_sum_sq_232 => y_sum_sq_232_reg_6564,
        x_41_address0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_41_address0,
        x_41_ce0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_41_ce0,
        x_41_q0 => x_41_q0,
        div29_40 => div29_40_reg_5883,
        y_sum_sq_233 => y_sum_sq_233_reg_6569,
        x_42_address0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_42_address0,
        x_42_ce0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_42_ce0,
        x_42_q0 => x_42_q0,
        div29_41 => div29_41_reg_5890,
        y_sum_sq_234 => y_sum_sq_234_reg_6574,
        x_43_address0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_43_address0,
        x_43_ce0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_43_ce0,
        x_43_q0 => x_43_q0,
        div29_42 => div29_42_reg_5897,
        y_sum_sq_235 => y_sum_sq_235_reg_6579,
        x_44_address0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_44_address0,
        x_44_ce0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_44_ce0,
        x_44_q0 => x_44_q0,
        div29_43 => div29_43_reg_5904,
        y_sum_sq_236 => y_sum_sq_236_reg_6584,
        x_45_address0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_45_address0,
        x_45_ce0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_45_ce0,
        x_45_q0 => x_45_q0,
        div29_44 => div29_44_reg_5911,
        y_sum_sq_237 => y_sum_sq_237_reg_6589,
        x_46_address0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_46_address0,
        x_46_ce0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_46_ce0,
        x_46_q0 => x_46_q0,
        div29_45 => div29_45_reg_5918,
        y_sum_sq_238 => y_sum_sq_238_reg_6594,
        x_47_address0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_47_address0,
        x_47_ce0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_47_ce0,
        x_47_q0 => x_47_q0,
        div29_46 => div29_46_reg_5925,
        y_sum_sq_239 => y_sum_sq_239_reg_6599,
        x_48_address0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_48_address0,
        x_48_ce0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_48_ce0,
        x_48_q0 => x_48_q0,
        div29_47 => div29_47_reg_5932,
        y_sum_sq_240 => y_sum_sq_240_reg_6604,
        x_49_address0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_49_address0,
        x_49_ce0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_49_ce0,
        x_49_q0 => x_49_q0,
        div29_48 => div29_48_reg_5939,
        y_sum_sq_241 => y_sum_sq_241_reg_6609,
        x_50_address0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_50_address0,
        x_50_ce0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_50_ce0,
        x_50_q0 => x_50_q0,
        div29_49 => div29_49_reg_5946,
        y_sum_sq_242 => y_sum_sq_242_reg_6614,
        x_51_address0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_51_address0,
        x_51_ce0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_51_ce0,
        x_51_q0 => x_51_q0,
        div29_50 => div29_50_reg_5953,
        y_sum_sq_243 => y_sum_sq_243_reg_6619,
        x_52_address0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_52_address0,
        x_52_ce0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_52_ce0,
        x_52_q0 => x_52_q0,
        div29_51 => div29_51_reg_5960,
        y_sum_sq_244 => y_sum_sq_244_reg_6624,
        x_53_address0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_53_address0,
        x_53_ce0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_53_ce0,
        x_53_q0 => x_53_q0,
        div29_52 => div29_52_reg_5967,
        y_sum_sq_245 => y_sum_sq_245_reg_6629,
        x_54_address0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_54_address0,
        x_54_ce0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_54_ce0,
        x_54_q0 => x_54_q0,
        div29_53 => div29_53_reg_5974,
        y_sum_sq_246 => y_sum_sq_246_reg_6634,
        x_55_address0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_55_address0,
        x_55_ce0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_55_ce0,
        x_55_q0 => x_55_q0,
        div29_54 => div29_54_reg_5981,
        y_sum_sq_247 => y_sum_sq_247_reg_6639,
        x_56_address0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_56_address0,
        x_56_ce0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_56_ce0,
        x_56_q0 => x_56_q0,
        div29_55 => div29_55_reg_5988,
        y_sum_sq_248 => y_sum_sq_248_reg_6644,
        x_57_address0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_57_address0,
        x_57_ce0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_57_ce0,
        x_57_q0 => x_57_q0,
        div29_56 => div29_56_reg_5995,
        y_sum_sq_249 => y_sum_sq_249_reg_6649,
        x_58_address0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_58_address0,
        x_58_ce0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_58_ce0,
        x_58_q0 => x_58_q0,
        div29_57 => div29_57_reg_6002,
        y_sum_sq_250 => y_sum_sq_250_reg_6654,
        x_59_address0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_59_address0,
        x_59_ce0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_59_ce0,
        x_59_q0 => x_59_q0,
        div29_58 => div29_58_reg_6009,
        y_sum_sq_251 => y_sum_sq_251_reg_6659,
        x_60_address0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_60_address0,
        x_60_ce0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_60_ce0,
        x_60_q0 => x_60_q0,
        div29_59 => div29_59_reg_6016,
        y_sum_sq_252 => y_sum_sq_252_reg_6664,
        x_61_address0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_61_address0,
        x_61_ce0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_61_ce0,
        x_61_q0 => x_61_q0,
        div29_60 => div29_60_reg_6023,
        y_sum_sq_253 => y_sum_sq_253_reg_6669,
        x_62_address0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_62_address0,
        x_62_ce0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_62_ce0,
        x_62_q0 => x_62_q0,
        div29_61 => div29_61_reg_6030,
        y_sum_sq_254 => y_sum_sq_254_reg_6674,
        x_63_address0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_63_address0,
        x_63_ce0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_63_ce0,
        x_63_q0 => x_63_q0,
        div29_62 => div29_62_reg_6037,
        y_sum_sq_255 => y_sum_sq_255_reg_6679,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_address0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_d0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_address0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_d0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_d0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_d0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_d0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_d0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_address0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_d0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_address0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_d0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_address0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_d0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_address0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_d0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_address0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_d0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_address0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_d0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16_address0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16_ce0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16_we0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16_d0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17_address0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17_ce0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17_we0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17_d0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18_address0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18_ce0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18_we0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18_d0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19_address0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19_ce0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19_we0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19_d0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20_address0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20_ce0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20_we0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20_d0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21_address0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21_ce0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21_we0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21_d0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22_address0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22_ce0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22_we0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22_d0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23_address0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23_ce0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23_we0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23_d0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24_address0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24_ce0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24_we0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24_d0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25_address0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25_ce0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25_we0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25_d0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26_address0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26_ce0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26_we0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26_d0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27_address0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27_ce0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27_we0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27_d0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28_address0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28_ce0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28_we0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28_d0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29_address0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29_ce0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29_we0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29_d0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30_address0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30_ce0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30_we0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30_d0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31_address0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31_ce0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31_we0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31_d0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_32_address0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_32_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_32_ce0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_32_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_32_we0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_32_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_32_d0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_32_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_33_address0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_33_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_33_ce0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_33_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_33_we0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_33_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_33_d0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_33_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_34_address0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_34_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_34_ce0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_34_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_34_we0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_34_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_34_d0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_34_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_35_address0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_35_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_35_ce0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_35_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_35_we0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_35_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_35_d0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_35_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_36_address0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_36_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_36_ce0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_36_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_36_we0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_36_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_36_d0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_36_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_37_address0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_37_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_37_ce0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_37_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_37_we0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_37_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_37_d0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_37_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_38_address0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_38_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_38_ce0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_38_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_38_we0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_38_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_38_d0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_38_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_39_address0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_39_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_39_ce0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_39_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_39_we0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_39_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_39_d0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_39_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_40_address0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_40_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_40_ce0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_40_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_40_we0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_40_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_40_d0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_40_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_41_address0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_41_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_41_ce0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_41_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_41_we0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_41_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_41_d0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_41_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_42_address0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_42_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_42_ce0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_42_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_42_we0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_42_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_42_d0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_42_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_43_address0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_43_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_43_ce0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_43_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_43_we0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_43_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_43_d0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_43_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_44_address0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_44_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_44_ce0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_44_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_44_we0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_44_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_44_d0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_44_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_45_address0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_45_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_45_ce0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_45_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_45_we0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_45_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_45_d0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_45_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_46_address0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_46_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_46_ce0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_46_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_46_we0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_46_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_46_d0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_46_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_47_address0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_47_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_47_ce0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_47_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_47_we0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_47_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_47_d0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_47_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_48_address0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_48_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_48_ce0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_48_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_48_we0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_48_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_48_d0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_48_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_49_address0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_49_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_49_ce0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_49_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_49_we0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_49_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_49_d0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_49_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_50_address0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_50_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_50_ce0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_50_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_50_we0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_50_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_50_d0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_50_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_51_address0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_51_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_51_ce0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_51_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_51_we0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_51_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_51_d0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_51_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_52_address0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_52_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_52_ce0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_52_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_52_we0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_52_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_52_d0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_52_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_53_address0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_53_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_53_ce0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_53_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_53_we0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_53_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_53_d0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_53_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_54_address0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_54_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_54_ce0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_54_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_54_we0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_54_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_54_d0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_54_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_55_address0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_55_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_55_ce0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_55_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_55_we0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_55_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_55_d0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_55_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_56_address0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_56_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_56_ce0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_56_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_56_we0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_56_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_56_d0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_56_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_57_address0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_57_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_57_ce0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_57_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_57_we0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_57_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_57_d0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_57_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_58_address0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_58_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_58_ce0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_58_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_58_we0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_58_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_58_d0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_58_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_59_address0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_59_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_59_ce0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_59_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_59_we0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_59_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_59_d0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_59_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_60_address0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_60_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_60_ce0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_60_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_60_we0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_60_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_60_d0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_60_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_61_address0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_61_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_61_ce0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_61_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_61_we0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_61_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_61_d0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_61_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_62_address0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_62_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_62_ce0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_62_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_62_we0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_62_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_62_d0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_62_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_63_address0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_63_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_63_ce0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_63_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_63_we0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_63_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_63_d0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_63_d0,
        grp_fu_1500_p_din0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1500_p_din0,
        grp_fu_1500_p_din1 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1500_p_din1,
        grp_fu_1500_p_opcode => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1500_p_opcode,
        grp_fu_1500_p_dout0 => grp_fu_1500_p2,
        grp_fu_1500_p_ce => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1500_p_ce,
        grp_fu_1504_p_din0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1504_p_din0,
        grp_fu_1504_p_din1 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1504_p_din1,
        grp_fu_1504_p_opcode => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1504_p_opcode,
        grp_fu_1504_p_dout0 => grp_fu_1504_p2,
        grp_fu_1504_p_ce => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1504_p_ce,
        grp_fu_1508_p_din0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1508_p_din0,
        grp_fu_1508_p_din1 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1508_p_din1,
        grp_fu_1508_p_opcode => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1508_p_opcode,
        grp_fu_1508_p_dout0 => grp_fu_1508_p2,
        grp_fu_1508_p_ce => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1508_p_ce,
        grp_fu_1512_p_din0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1512_p_din0,
        grp_fu_1512_p_din1 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1512_p_din1,
        grp_fu_1512_p_opcode => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1512_p_opcode,
        grp_fu_1512_p_dout0 => grp_fu_1512_p2,
        grp_fu_1512_p_ce => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1512_p_ce,
        grp_fu_1516_p_din0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1516_p_din0,
        grp_fu_1516_p_din1 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1516_p_din1,
        grp_fu_1516_p_opcode => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1516_p_opcode,
        grp_fu_1516_p_dout0 => grp_fu_1516_p2,
        grp_fu_1516_p_ce => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1516_p_ce,
        grp_fu_1520_p_din0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1520_p_din0,
        grp_fu_1520_p_din1 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1520_p_din1,
        grp_fu_1520_p_opcode => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1520_p_opcode,
        grp_fu_1520_p_dout0 => grp_fu_1520_p2,
        grp_fu_1520_p_ce => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1520_p_ce,
        grp_fu_1524_p_din0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1524_p_din0,
        grp_fu_1524_p_din1 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1524_p_din1,
        grp_fu_1524_p_opcode => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1524_p_opcode,
        grp_fu_1524_p_dout0 => grp_fu_1524_p2,
        grp_fu_1524_p_ce => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1524_p_ce,
        grp_fu_1528_p_din0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1528_p_din0,
        grp_fu_1528_p_din1 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1528_p_din1,
        grp_fu_1528_p_opcode => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1528_p_opcode,
        grp_fu_1528_p_dout0 => grp_fu_1528_p2,
        grp_fu_1528_p_ce => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1528_p_ce,
        grp_fu_1532_p_din0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1532_p_din0,
        grp_fu_1532_p_din1 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1532_p_din1,
        grp_fu_1532_p_opcode => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1532_p_opcode,
        grp_fu_1532_p_dout0 => grp_fu_1532_p2,
        grp_fu_1532_p_ce => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1532_p_ce,
        grp_fu_1536_p_din0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1536_p_din0,
        grp_fu_1536_p_din1 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1536_p_din1,
        grp_fu_1536_p_opcode => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1536_p_opcode,
        grp_fu_1536_p_dout0 => grp_fu_1536_p2,
        grp_fu_1536_p_ce => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1536_p_ce,
        grp_fu_1540_p_din0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1540_p_din0,
        grp_fu_1540_p_din1 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1540_p_din1,
        grp_fu_1540_p_opcode => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1540_p_opcode,
        grp_fu_1540_p_dout0 => grp_fu_1540_p2,
        grp_fu_1540_p_ce => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1540_p_ce,
        grp_fu_1544_p_din0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1544_p_din0,
        grp_fu_1544_p_din1 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1544_p_din1,
        grp_fu_1544_p_opcode => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1544_p_opcode,
        grp_fu_1544_p_dout0 => grp_fu_1544_p2,
        grp_fu_1544_p_ce => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1544_p_ce,
        grp_fu_1548_p_din0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1548_p_din0,
        grp_fu_1548_p_din1 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1548_p_din1,
        grp_fu_1548_p_opcode => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1548_p_opcode,
        grp_fu_1548_p_dout0 => grp_fu_1548_p2,
        grp_fu_1548_p_ce => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1548_p_ce,
        grp_fu_1552_p_din0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1552_p_din0,
        grp_fu_1552_p_din1 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1552_p_din1,
        grp_fu_1552_p_opcode => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1552_p_opcode,
        grp_fu_1552_p_dout0 => grp_fu_1552_p2,
        grp_fu_1552_p_ce => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1552_p_ce,
        grp_fu_1556_p_din0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1556_p_din0,
        grp_fu_1556_p_din1 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1556_p_din1,
        grp_fu_1556_p_opcode => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1556_p_opcode,
        grp_fu_1556_p_dout0 => grp_fu_1556_p2,
        grp_fu_1556_p_ce => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1556_p_ce,
        grp_fu_1560_p_din0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1560_p_din0,
        grp_fu_1560_p_din1 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1560_p_din1,
        grp_fu_1560_p_opcode => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1560_p_opcode,
        grp_fu_1560_p_dout0 => grp_fu_1560_p2,
        grp_fu_1560_p_ce => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1560_p_ce,
        grp_fu_1564_p_din0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1564_p_din0,
        grp_fu_1564_p_din1 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1564_p_din1,
        grp_fu_1564_p_opcode => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1564_p_opcode,
        grp_fu_1564_p_dout0 => grp_fu_1564_p2,
        grp_fu_1564_p_ce => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1564_p_ce,
        grp_fu_1568_p_din0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1568_p_din0,
        grp_fu_1568_p_din1 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1568_p_din1,
        grp_fu_1568_p_opcode => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1568_p_opcode,
        grp_fu_1568_p_dout0 => grp_fu_1568_p2,
        grp_fu_1568_p_ce => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1568_p_ce,
        grp_fu_1572_p_din0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1572_p_din0,
        grp_fu_1572_p_din1 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1572_p_din1,
        grp_fu_1572_p_opcode => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1572_p_opcode,
        grp_fu_1572_p_dout0 => grp_fu_1572_p2,
        grp_fu_1572_p_ce => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1572_p_ce,
        grp_fu_1576_p_din0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1576_p_din0,
        grp_fu_1576_p_din1 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1576_p_din1,
        grp_fu_1576_p_opcode => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1576_p_opcode,
        grp_fu_1576_p_dout0 => grp_fu_1576_p2,
        grp_fu_1576_p_ce => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1576_p_ce,
        grp_fu_1580_p_din0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1580_p_din0,
        grp_fu_1580_p_din1 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1580_p_din1,
        grp_fu_1580_p_opcode => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1580_p_opcode,
        grp_fu_1580_p_dout0 => grp_fu_1580_p2,
        grp_fu_1580_p_ce => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1580_p_ce,
        grp_fu_1584_p_din0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1584_p_din0,
        grp_fu_1584_p_din1 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1584_p_din1,
        grp_fu_1584_p_opcode => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1584_p_opcode,
        grp_fu_1584_p_dout0 => grp_fu_1584_p2,
        grp_fu_1584_p_ce => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1584_p_ce,
        grp_fu_1588_p_din0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1588_p_din0,
        grp_fu_1588_p_din1 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1588_p_din1,
        grp_fu_1588_p_opcode => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1588_p_opcode,
        grp_fu_1588_p_dout0 => grp_fu_1588_p2,
        grp_fu_1588_p_ce => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1588_p_ce,
        grp_fu_1592_p_din0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1592_p_din0,
        grp_fu_1592_p_din1 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1592_p_din1,
        grp_fu_1592_p_opcode => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1592_p_opcode,
        grp_fu_1592_p_dout0 => grp_fu_1592_p2,
        grp_fu_1592_p_ce => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1592_p_ce,
        grp_fu_1596_p_din0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1596_p_din0,
        grp_fu_1596_p_din1 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1596_p_din1,
        grp_fu_1596_p_opcode => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1596_p_opcode,
        grp_fu_1596_p_dout0 => grp_fu_1596_p2,
        grp_fu_1596_p_ce => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1596_p_ce,
        grp_fu_1600_p_din0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1600_p_din0,
        grp_fu_1600_p_din1 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1600_p_din1,
        grp_fu_1600_p_opcode => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1600_p_opcode,
        grp_fu_1600_p_dout0 => grp_fu_1600_p2,
        grp_fu_1600_p_ce => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1600_p_ce,
        grp_fu_1604_p_din0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1604_p_din0,
        grp_fu_1604_p_din1 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1604_p_din1,
        grp_fu_1604_p_opcode => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1604_p_opcode,
        grp_fu_1604_p_dout0 => grp_fu_1604_p2,
        grp_fu_1604_p_ce => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1604_p_ce,
        grp_fu_1608_p_din0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1608_p_din0,
        grp_fu_1608_p_din1 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1608_p_din1,
        grp_fu_1608_p_opcode => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1608_p_opcode,
        grp_fu_1608_p_dout0 => grp_fu_1608_p2,
        grp_fu_1608_p_ce => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1608_p_ce,
        grp_fu_1612_p_din0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1612_p_din0,
        grp_fu_1612_p_din1 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1612_p_din1,
        grp_fu_1612_p_opcode => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1612_p_opcode,
        grp_fu_1612_p_dout0 => grp_fu_1612_p2,
        grp_fu_1612_p_ce => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1612_p_ce,
        grp_fu_1616_p_din0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1616_p_din0,
        grp_fu_1616_p_din1 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1616_p_din1,
        grp_fu_1616_p_opcode => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1616_p_opcode,
        grp_fu_1616_p_dout0 => grp_fu_1616_p2,
        grp_fu_1616_p_ce => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1616_p_ce,
        grp_fu_1620_p_din0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1620_p_din0,
        grp_fu_1620_p_din1 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1620_p_din1,
        grp_fu_1620_p_opcode => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1620_p_opcode,
        grp_fu_1620_p_dout0 => grp_fu_1620_p2,
        grp_fu_1620_p_ce => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1620_p_ce,
        grp_fu_1624_p_din0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1624_p_din0,
        grp_fu_1624_p_din1 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1624_p_din1,
        grp_fu_1624_p_opcode => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1624_p_opcode,
        grp_fu_1624_p_dout0 => grp_fu_1624_p2,
        grp_fu_1624_p_ce => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1624_p_ce,
        grp_fu_1628_p_din0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1628_p_din0,
        grp_fu_1628_p_din1 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1628_p_din1,
        grp_fu_1628_p_opcode => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1628_p_opcode,
        grp_fu_1628_p_dout0 => grp_fu_1628_p2,
        grp_fu_1628_p_ce => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1628_p_ce,
        grp_fu_1632_p_din0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1632_p_din0,
        grp_fu_1632_p_din1 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1632_p_din1,
        grp_fu_1632_p_opcode => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1632_p_opcode,
        grp_fu_1632_p_dout0 => grp_fu_1632_p2,
        grp_fu_1632_p_ce => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1632_p_ce,
        grp_fu_1636_p_din0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1636_p_din0,
        grp_fu_1636_p_din1 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1636_p_din1,
        grp_fu_1636_p_opcode => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1636_p_opcode,
        grp_fu_1636_p_dout0 => grp_fu_1636_p2,
        grp_fu_1636_p_ce => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1636_p_ce,
        grp_fu_1640_p_din0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1640_p_din0,
        grp_fu_1640_p_din1 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1640_p_din1,
        grp_fu_1640_p_opcode => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1640_p_opcode,
        grp_fu_1640_p_dout0 => grp_fu_1640_p2,
        grp_fu_1640_p_ce => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1640_p_ce,
        grp_fu_1644_p_din0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1644_p_din0,
        grp_fu_1644_p_din1 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1644_p_din1,
        grp_fu_1644_p_opcode => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1644_p_opcode,
        grp_fu_1644_p_dout0 => grp_fu_1644_p2,
        grp_fu_1644_p_ce => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1644_p_ce,
        grp_fu_1648_p_din0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1648_p_din0,
        grp_fu_1648_p_din1 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1648_p_din1,
        grp_fu_1648_p_opcode => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1648_p_opcode,
        grp_fu_1648_p_dout0 => grp_fu_1648_p2,
        grp_fu_1648_p_ce => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1648_p_ce,
        grp_fu_1652_p_din0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1652_p_din0,
        grp_fu_1652_p_din1 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1652_p_din1,
        grp_fu_1652_p_opcode => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1652_p_opcode,
        grp_fu_1652_p_dout0 => grp_fu_1652_p2,
        grp_fu_1652_p_ce => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1652_p_ce,
        grp_fu_1656_p_din0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1656_p_din0,
        grp_fu_1656_p_din1 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1656_p_din1,
        grp_fu_1656_p_opcode => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1656_p_opcode,
        grp_fu_1656_p_dout0 => grp_fu_1656_p2,
        grp_fu_1656_p_ce => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1656_p_ce,
        grp_fu_1660_p_din0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1660_p_din0,
        grp_fu_1660_p_din1 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1660_p_din1,
        grp_fu_1660_p_opcode => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1660_p_opcode,
        grp_fu_1660_p_dout0 => grp_fu_1660_p2,
        grp_fu_1660_p_ce => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1660_p_ce,
        grp_fu_1664_p_din0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1664_p_din0,
        grp_fu_1664_p_din1 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1664_p_din1,
        grp_fu_1664_p_opcode => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1664_p_opcode,
        grp_fu_1664_p_dout0 => grp_fu_1664_p2,
        grp_fu_1664_p_ce => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1664_p_ce,
        grp_fu_1668_p_din0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1668_p_din0,
        grp_fu_1668_p_din1 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1668_p_din1,
        grp_fu_1668_p_opcode => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1668_p_opcode,
        grp_fu_1668_p_dout0 => grp_fu_1668_p2,
        grp_fu_1668_p_ce => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1668_p_ce,
        grp_fu_1672_p_din0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1672_p_din0,
        grp_fu_1672_p_din1 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1672_p_din1,
        grp_fu_1672_p_opcode => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1672_p_opcode,
        grp_fu_1672_p_dout0 => grp_fu_1672_p2,
        grp_fu_1672_p_ce => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1672_p_ce,
        grp_fu_1676_p_din0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1676_p_din0,
        grp_fu_1676_p_din1 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1676_p_din1,
        grp_fu_1676_p_opcode => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1676_p_opcode,
        grp_fu_1676_p_dout0 => grp_fu_1676_p2,
        grp_fu_1676_p_ce => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1676_p_ce,
        grp_fu_1680_p_din0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1680_p_din0,
        grp_fu_1680_p_din1 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1680_p_din1,
        grp_fu_1680_p_opcode => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1680_p_opcode,
        grp_fu_1680_p_dout0 => grp_fu_1680_p2,
        grp_fu_1680_p_ce => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1680_p_ce,
        grp_fu_1684_p_din0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1684_p_din0,
        grp_fu_1684_p_din1 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1684_p_din1,
        grp_fu_1684_p_opcode => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1684_p_opcode,
        grp_fu_1684_p_dout0 => grp_fu_1684_p2,
        grp_fu_1684_p_ce => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1684_p_ce,
        grp_fu_1688_p_din0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1688_p_din0,
        grp_fu_1688_p_din1 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1688_p_din1,
        grp_fu_1688_p_opcode => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1688_p_opcode,
        grp_fu_1688_p_dout0 => grp_fu_1688_p2,
        grp_fu_1688_p_ce => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1688_p_ce,
        grp_fu_1692_p_din0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1692_p_din0,
        grp_fu_1692_p_din1 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1692_p_din1,
        grp_fu_1692_p_opcode => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1692_p_opcode,
        grp_fu_1692_p_dout0 => grp_fu_1692_p2,
        grp_fu_1692_p_ce => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1692_p_ce,
        grp_fu_1696_p_din0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1696_p_din0,
        grp_fu_1696_p_din1 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1696_p_din1,
        grp_fu_1696_p_opcode => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1696_p_opcode,
        grp_fu_1696_p_dout0 => grp_fu_1696_p2,
        grp_fu_1696_p_ce => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1696_p_ce,
        grp_fu_1700_p_din0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1700_p_din0,
        grp_fu_1700_p_din1 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1700_p_din1,
        grp_fu_1700_p_opcode => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1700_p_opcode,
        grp_fu_1700_p_dout0 => grp_fu_1700_p2,
        grp_fu_1700_p_ce => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1700_p_ce,
        grp_fu_1704_p_din0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1704_p_din0,
        grp_fu_1704_p_din1 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1704_p_din1,
        grp_fu_1704_p_opcode => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1704_p_opcode,
        grp_fu_1704_p_dout0 => grp_fu_1704_p2,
        grp_fu_1704_p_ce => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1704_p_ce,
        grp_fu_1708_p_din0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1708_p_din0,
        grp_fu_1708_p_din1 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1708_p_din1,
        grp_fu_1708_p_opcode => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1708_p_opcode,
        grp_fu_1708_p_dout0 => grp_fu_1708_p2,
        grp_fu_1708_p_ce => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1708_p_ce,
        grp_fu_1712_p_din0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1712_p_din0,
        grp_fu_1712_p_din1 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1712_p_din1,
        grp_fu_1712_p_opcode => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1712_p_opcode,
        grp_fu_1712_p_dout0 => grp_fu_1712_p2,
        grp_fu_1712_p_ce => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1712_p_ce,
        grp_fu_1716_p_din0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1716_p_din0,
        grp_fu_1716_p_din1 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1716_p_din1,
        grp_fu_1716_p_opcode => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1716_p_opcode,
        grp_fu_1716_p_dout0 => grp_fu_1716_p2,
        grp_fu_1716_p_ce => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1716_p_ce,
        grp_fu_1720_p_din0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1720_p_din0,
        grp_fu_1720_p_din1 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1720_p_din1,
        grp_fu_1720_p_opcode => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1720_p_opcode,
        grp_fu_1720_p_dout0 => grp_fu_1720_p2,
        grp_fu_1720_p_ce => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1720_p_ce,
        grp_fu_1724_p_din0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1724_p_din0,
        grp_fu_1724_p_din1 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1724_p_din1,
        grp_fu_1724_p_opcode => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1724_p_opcode,
        grp_fu_1724_p_dout0 => grp_fu_1724_p2,
        grp_fu_1724_p_ce => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1724_p_ce,
        grp_fu_1728_p_din0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1728_p_din0,
        grp_fu_1728_p_din1 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1728_p_din1,
        grp_fu_1728_p_opcode => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1728_p_opcode,
        grp_fu_1728_p_dout0 => grp_fu_1728_p2,
        grp_fu_1728_p_ce => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1728_p_ce,
        grp_fu_1732_p_din0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1732_p_din0,
        grp_fu_1732_p_din1 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1732_p_din1,
        grp_fu_1732_p_opcode => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1732_p_opcode,
        grp_fu_1732_p_dout0 => grp_fu_1732_p2,
        grp_fu_1732_p_ce => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1732_p_ce,
        grp_fu_1736_p_din0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1736_p_din0,
        grp_fu_1736_p_din1 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1736_p_din1,
        grp_fu_1736_p_opcode => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1736_p_opcode,
        grp_fu_1736_p_dout0 => grp_fu_1736_p2,
        grp_fu_1736_p_ce => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1736_p_ce,
        grp_fu_1740_p_din0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1740_p_din0,
        grp_fu_1740_p_din1 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1740_p_din1,
        grp_fu_1740_p_opcode => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1740_p_opcode,
        grp_fu_1740_p_dout0 => grp_fu_1740_p2,
        grp_fu_1740_p_ce => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1740_p_ce,
        grp_fu_1744_p_din0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1744_p_din0,
        grp_fu_1744_p_din1 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1744_p_din1,
        grp_fu_1744_p_opcode => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1744_p_opcode,
        grp_fu_1744_p_dout0 => grp_fu_1744_p2,
        grp_fu_1744_p_ce => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1744_p_ce,
        grp_fu_1748_p_din0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1748_p_din0,
        grp_fu_1748_p_din1 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1748_p_din1,
        grp_fu_1748_p_opcode => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1748_p_opcode,
        grp_fu_1748_p_dout0 => grp_fu_1748_p2,
        grp_fu_1748_p_ce => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1748_p_ce,
        grp_fu_1752_p_din0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1752_p_din0,
        grp_fu_1752_p_din1 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1752_p_din1,
        grp_fu_1752_p_opcode => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1752_p_opcode,
        grp_fu_1752_p_dout0 => grp_fu_1752_p2,
        grp_fu_1752_p_ce => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1752_p_ce,
        grp_fu_2076_p_din0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2076_p_din0,
        grp_fu_2076_p_din1 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2076_p_din1,
        grp_fu_2076_p_dout0 => grp_fu_2076_p2,
        grp_fu_2076_p_ce => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2076_p_ce,
        grp_fu_2081_p_din0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2081_p_din0,
        grp_fu_2081_p_din1 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2081_p_din1,
        grp_fu_2081_p_dout0 => grp_fu_2081_p2,
        grp_fu_2081_p_ce => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2081_p_ce,
        grp_fu_2086_p_din0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2086_p_din0,
        grp_fu_2086_p_din1 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2086_p_din1,
        grp_fu_2086_p_dout0 => grp_fu_2086_p2,
        grp_fu_2086_p_ce => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2086_p_ce,
        grp_fu_2091_p_din0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2091_p_din0,
        grp_fu_2091_p_din1 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2091_p_din1,
        grp_fu_2091_p_dout0 => grp_fu_2091_p2,
        grp_fu_2091_p_ce => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2091_p_ce,
        grp_fu_2096_p_din0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2096_p_din0,
        grp_fu_2096_p_din1 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2096_p_din1,
        grp_fu_2096_p_dout0 => grp_fu_2096_p2,
        grp_fu_2096_p_ce => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2096_p_ce,
        grp_fu_2101_p_din0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2101_p_din0,
        grp_fu_2101_p_din1 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2101_p_din1,
        grp_fu_2101_p_dout0 => grp_fu_2101_p2,
        grp_fu_2101_p_ce => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2101_p_ce,
        grp_fu_2106_p_din0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2106_p_din0,
        grp_fu_2106_p_din1 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2106_p_din1,
        grp_fu_2106_p_dout0 => grp_fu_2106_p2,
        grp_fu_2106_p_ce => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2106_p_ce,
        grp_fu_2111_p_din0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2111_p_din0,
        grp_fu_2111_p_din1 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2111_p_din1,
        grp_fu_2111_p_dout0 => grp_fu_2111_p2,
        grp_fu_2111_p_ce => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2111_p_ce,
        grp_fu_2116_p_din0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2116_p_din0,
        grp_fu_2116_p_din1 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2116_p_din1,
        grp_fu_2116_p_dout0 => grp_fu_2116_p2,
        grp_fu_2116_p_ce => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2116_p_ce,
        grp_fu_2121_p_din0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2121_p_din0,
        grp_fu_2121_p_din1 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2121_p_din1,
        grp_fu_2121_p_dout0 => grp_fu_2121_p2,
        grp_fu_2121_p_ce => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2121_p_ce,
        grp_fu_2126_p_din0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2126_p_din0,
        grp_fu_2126_p_din1 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2126_p_din1,
        grp_fu_2126_p_dout0 => grp_fu_2126_p2,
        grp_fu_2126_p_ce => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2126_p_ce,
        grp_fu_2131_p_din0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2131_p_din0,
        grp_fu_2131_p_din1 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2131_p_din1,
        grp_fu_2131_p_dout0 => grp_fu_2131_p2,
        grp_fu_2131_p_ce => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2131_p_ce,
        grp_fu_2136_p_din0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2136_p_din0,
        grp_fu_2136_p_din1 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2136_p_din1,
        grp_fu_2136_p_dout0 => grp_fu_2136_p2,
        grp_fu_2136_p_ce => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2136_p_ce,
        grp_fu_2141_p_din0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2141_p_din0,
        grp_fu_2141_p_din1 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2141_p_din1,
        grp_fu_2141_p_dout0 => grp_fu_2141_p2,
        grp_fu_2141_p_ce => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2141_p_ce,
        grp_fu_2146_p_din0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2146_p_din0,
        grp_fu_2146_p_din1 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2146_p_din1,
        grp_fu_2146_p_dout0 => grp_fu_2146_p2,
        grp_fu_2146_p_ce => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2146_p_ce,
        grp_fu_2151_p_din0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2151_p_din0,
        grp_fu_2151_p_din1 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2151_p_din1,
        grp_fu_2151_p_dout0 => grp_fu_2151_p2,
        grp_fu_2151_p_ce => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2151_p_ce,
        grp_fu_2156_p_din0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2156_p_din0,
        grp_fu_2156_p_din1 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2156_p_din1,
        grp_fu_2156_p_dout0 => grp_fu_2156_p2,
        grp_fu_2156_p_ce => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2156_p_ce,
        grp_fu_2161_p_din0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2161_p_din0,
        grp_fu_2161_p_din1 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2161_p_din1,
        grp_fu_2161_p_dout0 => grp_fu_2161_p2,
        grp_fu_2161_p_ce => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2161_p_ce,
        grp_fu_2166_p_din0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2166_p_din0,
        grp_fu_2166_p_din1 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2166_p_din1,
        grp_fu_2166_p_dout0 => grp_fu_2166_p2,
        grp_fu_2166_p_ce => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2166_p_ce,
        grp_fu_2171_p_din0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2171_p_din0,
        grp_fu_2171_p_din1 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2171_p_din1,
        grp_fu_2171_p_dout0 => grp_fu_2171_p2,
        grp_fu_2171_p_ce => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2171_p_ce,
        grp_fu_2176_p_din0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2176_p_din0,
        grp_fu_2176_p_din1 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2176_p_din1,
        grp_fu_2176_p_dout0 => grp_fu_2176_p2,
        grp_fu_2176_p_ce => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2176_p_ce,
        grp_fu_2181_p_din0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2181_p_din0,
        grp_fu_2181_p_din1 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2181_p_din1,
        grp_fu_2181_p_dout0 => grp_fu_2181_p2,
        grp_fu_2181_p_ce => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2181_p_ce,
        grp_fu_2186_p_din0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2186_p_din0,
        grp_fu_2186_p_din1 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2186_p_din1,
        grp_fu_2186_p_dout0 => grp_fu_2186_p2,
        grp_fu_2186_p_ce => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2186_p_ce,
        grp_fu_2191_p_din0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2191_p_din0,
        grp_fu_2191_p_din1 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2191_p_din1,
        grp_fu_2191_p_dout0 => grp_fu_2191_p2,
        grp_fu_2191_p_ce => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2191_p_ce,
        grp_fu_2196_p_din0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2196_p_din0,
        grp_fu_2196_p_din1 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2196_p_din1,
        grp_fu_2196_p_dout0 => grp_fu_2196_p2,
        grp_fu_2196_p_ce => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2196_p_ce,
        grp_fu_2201_p_din0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2201_p_din0,
        grp_fu_2201_p_din1 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2201_p_din1,
        grp_fu_2201_p_dout0 => grp_fu_2201_p2,
        grp_fu_2201_p_ce => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2201_p_ce,
        grp_fu_2206_p_din0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2206_p_din0,
        grp_fu_2206_p_din1 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2206_p_din1,
        grp_fu_2206_p_dout0 => grp_fu_2206_p2,
        grp_fu_2206_p_ce => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2206_p_ce,
        grp_fu_2211_p_din0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2211_p_din0,
        grp_fu_2211_p_din1 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2211_p_din1,
        grp_fu_2211_p_dout0 => grp_fu_2211_p2,
        grp_fu_2211_p_ce => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2211_p_ce,
        grp_fu_2216_p_din0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2216_p_din0,
        grp_fu_2216_p_din1 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2216_p_din1,
        grp_fu_2216_p_dout0 => grp_fu_2216_p2,
        grp_fu_2216_p_ce => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2216_p_ce,
        grp_fu_2221_p_din0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2221_p_din0,
        grp_fu_2221_p_din1 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2221_p_din1,
        grp_fu_2221_p_dout0 => grp_fu_2221_p2,
        grp_fu_2221_p_ce => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2221_p_ce,
        grp_fu_2226_p_din0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2226_p_din0,
        grp_fu_2226_p_din1 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2226_p_din1,
        grp_fu_2226_p_dout0 => grp_fu_2226_p2,
        grp_fu_2226_p_ce => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2226_p_ce,
        grp_fu_2231_p_din0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2231_p_din0,
        grp_fu_2231_p_din1 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2231_p_din1,
        grp_fu_2231_p_dout0 => grp_fu_2231_p2,
        grp_fu_2231_p_ce => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2231_p_ce,
        grp_fu_2236_p_din0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2236_p_din0,
        grp_fu_2236_p_din1 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2236_p_din1,
        grp_fu_2236_p_dout0 => grp_fu_2236_p2,
        grp_fu_2236_p_ce => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2236_p_ce,
        grp_fu_2241_p_din0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2241_p_din0,
        grp_fu_2241_p_din1 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2241_p_din1,
        grp_fu_2241_p_dout0 => grp_fu_2241_p2,
        grp_fu_2241_p_ce => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2241_p_ce,
        grp_fu_2246_p_din0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2246_p_din0,
        grp_fu_2246_p_din1 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2246_p_din1,
        grp_fu_2246_p_dout0 => grp_fu_2246_p2,
        grp_fu_2246_p_ce => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2246_p_ce,
        grp_fu_2251_p_din0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2251_p_din0,
        grp_fu_2251_p_din1 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2251_p_din1,
        grp_fu_2251_p_dout0 => grp_fu_2251_p2,
        grp_fu_2251_p_ce => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2251_p_ce,
        grp_fu_2256_p_din0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2256_p_din0,
        grp_fu_2256_p_din1 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2256_p_din1,
        grp_fu_2256_p_dout0 => grp_fu_2256_p2,
        grp_fu_2256_p_ce => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2256_p_ce,
        grp_fu_2261_p_din0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2261_p_din0,
        grp_fu_2261_p_din1 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2261_p_din1,
        grp_fu_2261_p_dout0 => grp_fu_2261_p2,
        grp_fu_2261_p_ce => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2261_p_ce,
        grp_fu_2266_p_din0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2266_p_din0,
        grp_fu_2266_p_din1 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2266_p_din1,
        grp_fu_2266_p_dout0 => grp_fu_2266_p2,
        grp_fu_2266_p_ce => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2266_p_ce,
        grp_fu_2271_p_din0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2271_p_din0,
        grp_fu_2271_p_din1 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2271_p_din1,
        grp_fu_2271_p_dout0 => grp_fu_2271_p2,
        grp_fu_2271_p_ce => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2271_p_ce,
        grp_fu_2276_p_din0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2276_p_din0,
        grp_fu_2276_p_din1 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2276_p_din1,
        grp_fu_2276_p_dout0 => grp_fu_2276_p2,
        grp_fu_2276_p_ce => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2276_p_ce,
        grp_fu_2281_p_din0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2281_p_din0,
        grp_fu_2281_p_din1 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2281_p_din1,
        grp_fu_2281_p_dout0 => grp_fu_2281_p2,
        grp_fu_2281_p_ce => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2281_p_ce,
        grp_fu_2286_p_din0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2286_p_din0,
        grp_fu_2286_p_din1 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2286_p_din1,
        grp_fu_2286_p_dout0 => grp_fu_2286_p2,
        grp_fu_2286_p_ce => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2286_p_ce,
        grp_fu_2291_p_din0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2291_p_din0,
        grp_fu_2291_p_din1 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2291_p_din1,
        grp_fu_2291_p_dout0 => grp_fu_2291_p2,
        grp_fu_2291_p_ce => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2291_p_ce,
        grp_fu_2296_p_din0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2296_p_din0,
        grp_fu_2296_p_din1 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2296_p_din1,
        grp_fu_2296_p_dout0 => grp_fu_2296_p2,
        grp_fu_2296_p_ce => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2296_p_ce,
        grp_fu_2301_p_din0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2301_p_din0,
        grp_fu_2301_p_din1 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2301_p_din1,
        grp_fu_2301_p_dout0 => grp_fu_2301_p2,
        grp_fu_2301_p_ce => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2301_p_ce,
        grp_fu_2306_p_din0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2306_p_din0,
        grp_fu_2306_p_din1 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2306_p_din1,
        grp_fu_2306_p_dout0 => grp_fu_2306_p2,
        grp_fu_2306_p_ce => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2306_p_ce,
        grp_fu_2311_p_din0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2311_p_din0,
        grp_fu_2311_p_din1 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2311_p_din1,
        grp_fu_2311_p_dout0 => grp_fu_2311_p2,
        grp_fu_2311_p_ce => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2311_p_ce,
        grp_fu_2316_p_din0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2316_p_din0,
        grp_fu_2316_p_din1 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2316_p_din1,
        grp_fu_2316_p_dout0 => grp_fu_2316_p2,
        grp_fu_2316_p_ce => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2316_p_ce,
        grp_fu_2321_p_din0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2321_p_din0,
        grp_fu_2321_p_din1 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2321_p_din1,
        grp_fu_2321_p_dout0 => grp_fu_2321_p2,
        grp_fu_2321_p_ce => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2321_p_ce,
        grp_fu_2326_p_din0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2326_p_din0,
        grp_fu_2326_p_din1 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2326_p_din1,
        grp_fu_2326_p_dout0 => grp_fu_2326_p2,
        grp_fu_2326_p_ce => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2326_p_ce,
        grp_fu_2331_p_din0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2331_p_din0,
        grp_fu_2331_p_din1 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2331_p_din1,
        grp_fu_2331_p_dout0 => grp_fu_2331_p2,
        grp_fu_2331_p_ce => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2331_p_ce,
        grp_fu_2336_p_din0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2336_p_din0,
        grp_fu_2336_p_din1 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2336_p_din1,
        grp_fu_2336_p_dout0 => grp_fu_2336_p2,
        grp_fu_2336_p_ce => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2336_p_ce,
        grp_fu_2341_p_din0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2341_p_din0,
        grp_fu_2341_p_din1 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2341_p_din1,
        grp_fu_2341_p_dout0 => grp_fu_2341_p2,
        grp_fu_2341_p_ce => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2341_p_ce,
        grp_fu_2346_p_din0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2346_p_din0,
        grp_fu_2346_p_din1 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2346_p_din1,
        grp_fu_2346_p_dout0 => grp_fu_2346_p2,
        grp_fu_2346_p_ce => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2346_p_ce,
        grp_fu_2351_p_din0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2351_p_din0,
        grp_fu_2351_p_din1 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2351_p_din1,
        grp_fu_2351_p_dout0 => grp_fu_2351_p2,
        grp_fu_2351_p_ce => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2351_p_ce,
        grp_fu_2356_p_din0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2356_p_din0,
        grp_fu_2356_p_din1 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2356_p_din1,
        grp_fu_2356_p_dout0 => grp_fu_2356_p2,
        grp_fu_2356_p_ce => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2356_p_ce,
        grp_fu_2361_p_din0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2361_p_din0,
        grp_fu_2361_p_din1 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2361_p_din1,
        grp_fu_2361_p_dout0 => grp_fu_2361_p2,
        grp_fu_2361_p_ce => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2361_p_ce,
        grp_fu_2366_p_din0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2366_p_din0,
        grp_fu_2366_p_din1 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2366_p_din1,
        grp_fu_2366_p_dout0 => grp_fu_2366_p2,
        grp_fu_2366_p_ce => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2366_p_ce,
        grp_fu_2371_p_din0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2371_p_din0,
        grp_fu_2371_p_din1 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2371_p_din1,
        grp_fu_2371_p_dout0 => grp_fu_2371_p2,
        grp_fu_2371_p_ce => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2371_p_ce,
        grp_fu_2376_p_din0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2376_p_din0,
        grp_fu_2376_p_din1 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2376_p_din1,
        grp_fu_2376_p_dout0 => grp_fu_2376_p2,
        grp_fu_2376_p_ce => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2376_p_ce,
        grp_fu_2381_p_din0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2381_p_din0,
        grp_fu_2381_p_din1 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2381_p_din1,
        grp_fu_2381_p_dout0 => grp_fu_2381_p2,
        grp_fu_2381_p_ce => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2381_p_ce,
        grp_fu_2386_p_din0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2386_p_din0,
        grp_fu_2386_p_din1 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2386_p_din1,
        grp_fu_2386_p_dout0 => grp_fu_2386_p2,
        grp_fu_2386_p_ce => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2386_p_ce,
        grp_fu_2391_p_din0 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2391_p_din0,
        grp_fu_2391_p_din1 => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2391_p_din1,
        grp_fu_2391_p_dout0 => grp_fu_2391_p2,
        grp_fu_2391_p_ce => grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2391_p_ce);

    faddfsub_32ns_32ns_32_4_full_dsp_1_U2181 : component activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1500_p0,
        din1 => grp_fu_1500_p1,
        opcode => grp_fu_1500_opcode,
        ce => grp_fu_1500_ce,
        dout => grp_fu_1500_p2);

    faddfsub_32ns_32ns_32_4_full_dsp_1_U2182 : component activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1504_p0,
        din1 => grp_fu_1504_p1,
        opcode => grp_fu_1504_opcode,
        ce => grp_fu_1504_ce,
        dout => grp_fu_1504_p2);

    faddfsub_32ns_32ns_32_4_full_dsp_1_U2183 : component activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1508_p0,
        din1 => grp_fu_1508_p1,
        opcode => grp_fu_1508_opcode,
        ce => grp_fu_1508_ce,
        dout => grp_fu_1508_p2);

    faddfsub_32ns_32ns_32_4_full_dsp_1_U2184 : component activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1512_p0,
        din1 => grp_fu_1512_p1,
        opcode => grp_fu_1512_opcode,
        ce => grp_fu_1512_ce,
        dout => grp_fu_1512_p2);

    faddfsub_32ns_32ns_32_4_full_dsp_1_U2185 : component activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1516_p0,
        din1 => grp_fu_1516_p1,
        opcode => grp_fu_1516_opcode,
        ce => grp_fu_1516_ce,
        dout => grp_fu_1516_p2);

    faddfsub_32ns_32ns_32_4_full_dsp_1_U2186 : component activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1520_p0,
        din1 => grp_fu_1520_p1,
        opcode => grp_fu_1520_opcode,
        ce => grp_fu_1520_ce,
        dout => grp_fu_1520_p2);

    faddfsub_32ns_32ns_32_4_full_dsp_1_U2187 : component activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1524_p0,
        din1 => grp_fu_1524_p1,
        opcode => grp_fu_1524_opcode,
        ce => grp_fu_1524_ce,
        dout => grp_fu_1524_p2);

    faddfsub_32ns_32ns_32_4_full_dsp_1_U2188 : component activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1528_p0,
        din1 => grp_fu_1528_p1,
        opcode => grp_fu_1528_opcode,
        ce => grp_fu_1528_ce,
        dout => grp_fu_1528_p2);

    faddfsub_32ns_32ns_32_4_full_dsp_1_U2189 : component activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1532_p0,
        din1 => grp_fu_1532_p1,
        opcode => grp_fu_1532_opcode,
        ce => grp_fu_1532_ce,
        dout => grp_fu_1532_p2);

    faddfsub_32ns_32ns_32_4_full_dsp_1_U2190 : component activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1536_p0,
        din1 => grp_fu_1536_p1,
        opcode => grp_fu_1536_opcode,
        ce => grp_fu_1536_ce,
        dout => grp_fu_1536_p2);

    faddfsub_32ns_32ns_32_4_full_dsp_1_U2191 : component activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1540_p0,
        din1 => grp_fu_1540_p1,
        opcode => grp_fu_1540_opcode,
        ce => grp_fu_1540_ce,
        dout => grp_fu_1540_p2);

    faddfsub_32ns_32ns_32_4_full_dsp_1_U2192 : component activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1544_p0,
        din1 => grp_fu_1544_p1,
        opcode => grp_fu_1544_opcode,
        ce => grp_fu_1544_ce,
        dout => grp_fu_1544_p2);

    faddfsub_32ns_32ns_32_4_full_dsp_1_U2193 : component activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1548_p0,
        din1 => grp_fu_1548_p1,
        opcode => grp_fu_1548_opcode,
        ce => grp_fu_1548_ce,
        dout => grp_fu_1548_p2);

    faddfsub_32ns_32ns_32_4_full_dsp_1_U2194 : component activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1552_p0,
        din1 => grp_fu_1552_p1,
        opcode => grp_fu_1552_opcode,
        ce => grp_fu_1552_ce,
        dout => grp_fu_1552_p2);

    faddfsub_32ns_32ns_32_4_full_dsp_1_U2195 : component activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1556_p0,
        din1 => grp_fu_1556_p1,
        opcode => grp_fu_1556_opcode,
        ce => grp_fu_1556_ce,
        dout => grp_fu_1556_p2);

    faddfsub_32ns_32ns_32_4_full_dsp_1_U2196 : component activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1560_p0,
        din1 => grp_fu_1560_p1,
        opcode => grp_fu_1560_opcode,
        ce => grp_fu_1560_ce,
        dout => grp_fu_1560_p2);

    faddfsub_32ns_32ns_32_4_full_dsp_1_U2197 : component activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1564_p0,
        din1 => grp_fu_1564_p1,
        opcode => grp_fu_1564_opcode,
        ce => grp_fu_1564_ce,
        dout => grp_fu_1564_p2);

    faddfsub_32ns_32ns_32_4_full_dsp_1_U2198 : component activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1568_p0,
        din1 => grp_fu_1568_p1,
        opcode => grp_fu_1568_opcode,
        ce => grp_fu_1568_ce,
        dout => grp_fu_1568_p2);

    faddfsub_32ns_32ns_32_4_full_dsp_1_U2199 : component activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1572_p0,
        din1 => grp_fu_1572_p1,
        opcode => grp_fu_1572_opcode,
        ce => grp_fu_1572_ce,
        dout => grp_fu_1572_p2);

    faddfsub_32ns_32ns_32_4_full_dsp_1_U2200 : component activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1576_p0,
        din1 => grp_fu_1576_p1,
        opcode => grp_fu_1576_opcode,
        ce => grp_fu_1576_ce,
        dout => grp_fu_1576_p2);

    faddfsub_32ns_32ns_32_4_full_dsp_1_U2201 : component activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1580_p0,
        din1 => grp_fu_1580_p1,
        opcode => grp_fu_1580_opcode,
        ce => grp_fu_1580_ce,
        dout => grp_fu_1580_p2);

    faddfsub_32ns_32ns_32_4_full_dsp_1_U2202 : component activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1584_p0,
        din1 => grp_fu_1584_p1,
        opcode => grp_fu_1584_opcode,
        ce => grp_fu_1584_ce,
        dout => grp_fu_1584_p2);

    faddfsub_32ns_32ns_32_4_full_dsp_1_U2203 : component activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1588_p0,
        din1 => grp_fu_1588_p1,
        opcode => grp_fu_1588_opcode,
        ce => grp_fu_1588_ce,
        dout => grp_fu_1588_p2);

    faddfsub_32ns_32ns_32_4_full_dsp_1_U2204 : component activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1592_p0,
        din1 => grp_fu_1592_p1,
        opcode => grp_fu_1592_opcode,
        ce => grp_fu_1592_ce,
        dout => grp_fu_1592_p2);

    faddfsub_32ns_32ns_32_4_full_dsp_1_U2205 : component activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1596_p0,
        din1 => grp_fu_1596_p1,
        opcode => grp_fu_1596_opcode,
        ce => grp_fu_1596_ce,
        dout => grp_fu_1596_p2);

    faddfsub_32ns_32ns_32_4_full_dsp_1_U2206 : component activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1600_p0,
        din1 => grp_fu_1600_p1,
        opcode => grp_fu_1600_opcode,
        ce => grp_fu_1600_ce,
        dout => grp_fu_1600_p2);

    faddfsub_32ns_32ns_32_4_full_dsp_1_U2207 : component activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1604_p0,
        din1 => grp_fu_1604_p1,
        opcode => grp_fu_1604_opcode,
        ce => grp_fu_1604_ce,
        dout => grp_fu_1604_p2);

    faddfsub_32ns_32ns_32_4_full_dsp_1_U2208 : component activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1608_p0,
        din1 => grp_fu_1608_p1,
        opcode => grp_fu_1608_opcode,
        ce => grp_fu_1608_ce,
        dout => grp_fu_1608_p2);

    faddfsub_32ns_32ns_32_4_full_dsp_1_U2209 : component activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1612_p0,
        din1 => grp_fu_1612_p1,
        opcode => grp_fu_1612_opcode,
        ce => grp_fu_1612_ce,
        dout => grp_fu_1612_p2);

    faddfsub_32ns_32ns_32_4_full_dsp_1_U2210 : component activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1616_p0,
        din1 => grp_fu_1616_p1,
        opcode => grp_fu_1616_opcode,
        ce => grp_fu_1616_ce,
        dout => grp_fu_1616_p2);

    faddfsub_32ns_32ns_32_4_full_dsp_1_U2211 : component activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1620_p0,
        din1 => grp_fu_1620_p1,
        opcode => grp_fu_1620_opcode,
        ce => grp_fu_1620_ce,
        dout => grp_fu_1620_p2);

    faddfsub_32ns_32ns_32_4_full_dsp_1_U2212 : component activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1624_p0,
        din1 => grp_fu_1624_p1,
        opcode => grp_fu_1624_opcode,
        ce => grp_fu_1624_ce,
        dout => grp_fu_1624_p2);

    faddfsub_32ns_32ns_32_4_full_dsp_1_U2213 : component activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1628_p0,
        din1 => grp_fu_1628_p1,
        opcode => grp_fu_1628_opcode,
        ce => grp_fu_1628_ce,
        dout => grp_fu_1628_p2);

    faddfsub_32ns_32ns_32_4_full_dsp_1_U2214 : component activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1632_p0,
        din1 => grp_fu_1632_p1,
        opcode => grp_fu_1632_opcode,
        ce => grp_fu_1632_ce,
        dout => grp_fu_1632_p2);

    faddfsub_32ns_32ns_32_4_full_dsp_1_U2215 : component activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1636_p0,
        din1 => grp_fu_1636_p1,
        opcode => grp_fu_1636_opcode,
        ce => grp_fu_1636_ce,
        dout => grp_fu_1636_p2);

    faddfsub_32ns_32ns_32_4_full_dsp_1_U2216 : component activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1640_p0,
        din1 => grp_fu_1640_p1,
        opcode => grp_fu_1640_opcode,
        ce => grp_fu_1640_ce,
        dout => grp_fu_1640_p2);

    faddfsub_32ns_32ns_32_4_full_dsp_1_U2217 : component activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1644_p0,
        din1 => grp_fu_1644_p1,
        opcode => grp_fu_1644_opcode,
        ce => grp_fu_1644_ce,
        dout => grp_fu_1644_p2);

    faddfsub_32ns_32ns_32_4_full_dsp_1_U2218 : component activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1648_p0,
        din1 => grp_fu_1648_p1,
        opcode => grp_fu_1648_opcode,
        ce => grp_fu_1648_ce,
        dout => grp_fu_1648_p2);

    faddfsub_32ns_32ns_32_4_full_dsp_1_U2219 : component activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1652_p0,
        din1 => grp_fu_1652_p1,
        opcode => grp_fu_1652_opcode,
        ce => grp_fu_1652_ce,
        dout => grp_fu_1652_p2);

    faddfsub_32ns_32ns_32_4_full_dsp_1_U2220 : component activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1656_p0,
        din1 => grp_fu_1656_p1,
        opcode => grp_fu_1656_opcode,
        ce => grp_fu_1656_ce,
        dout => grp_fu_1656_p2);

    faddfsub_32ns_32ns_32_4_full_dsp_1_U2221 : component activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1660_p0,
        din1 => grp_fu_1660_p1,
        opcode => grp_fu_1660_opcode,
        ce => grp_fu_1660_ce,
        dout => grp_fu_1660_p2);

    faddfsub_32ns_32ns_32_4_full_dsp_1_U2222 : component activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1664_p0,
        din1 => grp_fu_1664_p1,
        opcode => grp_fu_1664_opcode,
        ce => grp_fu_1664_ce,
        dout => grp_fu_1664_p2);

    faddfsub_32ns_32ns_32_4_full_dsp_1_U2223 : component activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1668_p0,
        din1 => grp_fu_1668_p1,
        opcode => grp_fu_1668_opcode,
        ce => grp_fu_1668_ce,
        dout => grp_fu_1668_p2);

    faddfsub_32ns_32ns_32_4_full_dsp_1_U2224 : component activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1672_p0,
        din1 => grp_fu_1672_p1,
        opcode => grp_fu_1672_opcode,
        ce => grp_fu_1672_ce,
        dout => grp_fu_1672_p2);

    faddfsub_32ns_32ns_32_4_full_dsp_1_U2225 : component activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1676_p0,
        din1 => grp_fu_1676_p1,
        opcode => grp_fu_1676_opcode,
        ce => grp_fu_1676_ce,
        dout => grp_fu_1676_p2);

    faddfsub_32ns_32ns_32_4_full_dsp_1_U2226 : component activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1680_p0,
        din1 => grp_fu_1680_p1,
        opcode => grp_fu_1680_opcode,
        ce => grp_fu_1680_ce,
        dout => grp_fu_1680_p2);

    faddfsub_32ns_32ns_32_4_full_dsp_1_U2227 : component activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1684_p0,
        din1 => grp_fu_1684_p1,
        opcode => grp_fu_1684_opcode,
        ce => grp_fu_1684_ce,
        dout => grp_fu_1684_p2);

    faddfsub_32ns_32ns_32_4_full_dsp_1_U2228 : component activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1688_p0,
        din1 => grp_fu_1688_p1,
        opcode => grp_fu_1688_opcode,
        ce => grp_fu_1688_ce,
        dout => grp_fu_1688_p2);

    faddfsub_32ns_32ns_32_4_full_dsp_1_U2229 : component activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1692_p0,
        din1 => grp_fu_1692_p1,
        opcode => grp_fu_1692_opcode,
        ce => grp_fu_1692_ce,
        dout => grp_fu_1692_p2);

    faddfsub_32ns_32ns_32_4_full_dsp_1_U2230 : component activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1696_p0,
        din1 => grp_fu_1696_p1,
        opcode => grp_fu_1696_opcode,
        ce => grp_fu_1696_ce,
        dout => grp_fu_1696_p2);

    faddfsub_32ns_32ns_32_4_full_dsp_1_U2231 : component activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1700_p0,
        din1 => grp_fu_1700_p1,
        opcode => grp_fu_1700_opcode,
        ce => grp_fu_1700_ce,
        dout => grp_fu_1700_p2);

    faddfsub_32ns_32ns_32_4_full_dsp_1_U2232 : component activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1704_p0,
        din1 => grp_fu_1704_p1,
        opcode => grp_fu_1704_opcode,
        ce => grp_fu_1704_ce,
        dout => grp_fu_1704_p2);

    faddfsub_32ns_32ns_32_4_full_dsp_1_U2233 : component activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1708_p0,
        din1 => grp_fu_1708_p1,
        opcode => grp_fu_1708_opcode,
        ce => grp_fu_1708_ce,
        dout => grp_fu_1708_p2);

    faddfsub_32ns_32ns_32_4_full_dsp_1_U2234 : component activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1712_p0,
        din1 => grp_fu_1712_p1,
        opcode => grp_fu_1712_opcode,
        ce => grp_fu_1712_ce,
        dout => grp_fu_1712_p2);

    faddfsub_32ns_32ns_32_4_full_dsp_1_U2235 : component activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1716_p0,
        din1 => grp_fu_1716_p1,
        opcode => grp_fu_1716_opcode,
        ce => grp_fu_1716_ce,
        dout => grp_fu_1716_p2);

    faddfsub_32ns_32ns_32_4_full_dsp_1_U2236 : component activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1720_p0,
        din1 => grp_fu_1720_p1,
        opcode => grp_fu_1720_opcode,
        ce => grp_fu_1720_ce,
        dout => grp_fu_1720_p2);

    faddfsub_32ns_32ns_32_4_full_dsp_1_U2237 : component activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1724_p0,
        din1 => grp_fu_1724_p1,
        opcode => grp_fu_1724_opcode,
        ce => grp_fu_1724_ce,
        dout => grp_fu_1724_p2);

    faddfsub_32ns_32ns_32_4_full_dsp_1_U2238 : component activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1728_p0,
        din1 => grp_fu_1728_p1,
        opcode => grp_fu_1728_opcode,
        ce => grp_fu_1728_ce,
        dout => grp_fu_1728_p2);

    faddfsub_32ns_32ns_32_4_full_dsp_1_U2239 : component activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1732_p0,
        din1 => grp_fu_1732_p1,
        opcode => grp_fu_1732_opcode,
        ce => grp_fu_1732_ce,
        dout => grp_fu_1732_p2);

    faddfsub_32ns_32ns_32_4_full_dsp_1_U2240 : component activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1736_p0,
        din1 => grp_fu_1736_p1,
        opcode => grp_fu_1736_opcode,
        ce => grp_fu_1736_ce,
        dout => grp_fu_1736_p2);

    faddfsub_32ns_32ns_32_4_full_dsp_1_U2241 : component activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1740_p0,
        din1 => grp_fu_1740_p1,
        opcode => grp_fu_1740_opcode,
        ce => grp_fu_1740_ce,
        dout => grp_fu_1740_p2);

    faddfsub_32ns_32ns_32_4_full_dsp_1_U2242 : component activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1744_p0,
        din1 => grp_fu_1744_p1,
        opcode => grp_fu_1744_opcode,
        ce => grp_fu_1744_ce,
        dout => grp_fu_1744_p2);

    faddfsub_32ns_32ns_32_4_full_dsp_1_U2243 : component activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1748_p0,
        din1 => grp_fu_1748_p1,
        opcode => grp_fu_1748_opcode,
        ce => grp_fu_1748_ce,
        dout => grp_fu_1748_p2);

    faddfsub_32ns_32ns_32_4_full_dsp_1_U2244 : component activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1752_p0,
        din1 => grp_fu_1752_p1,
        opcode => grp_fu_1752_opcode,
        ce => grp_fu_1752_ce,
        dout => grp_fu_1752_p2);

    fmul_32ns_32ns_32_3_max_dsp_1_U2245 : component activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => div_reg_5596,
        din1 => div_reg_5596,
        ce => ap_const_logic_1,
        dout => grp_fu_1820_p2);

    fmul_32ns_32ns_32_3_max_dsp_1_U2246 : component activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => div29_1_reg_5603,
        din1 => div29_1_reg_5603,
        ce => ap_const_logic_1,
        dout => grp_fu_1824_p2);

    fmul_32ns_32ns_32_3_max_dsp_1_U2247 : component activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => div29_2_reg_5610,
        din1 => div29_2_reg_5610,
        ce => ap_const_logic_1,
        dout => grp_fu_1828_p2);

    fmul_32ns_32ns_32_3_max_dsp_1_U2248 : component activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => div29_3_reg_5617,
        din1 => div29_3_reg_5617,
        ce => ap_const_logic_1,
        dout => grp_fu_1832_p2);

    fmul_32ns_32ns_32_3_max_dsp_1_U2249 : component activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => div29_4_reg_5624,
        din1 => div29_4_reg_5624,
        ce => ap_const_logic_1,
        dout => grp_fu_1836_p2);

    fmul_32ns_32ns_32_3_max_dsp_1_U2250 : component activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => div29_5_reg_5631,
        din1 => div29_5_reg_5631,
        ce => ap_const_logic_1,
        dout => grp_fu_1840_p2);

    fmul_32ns_32ns_32_3_max_dsp_1_U2251 : component activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => div29_6_reg_5638,
        din1 => div29_6_reg_5638,
        ce => ap_const_logic_1,
        dout => grp_fu_1844_p2);

    fmul_32ns_32ns_32_3_max_dsp_1_U2252 : component activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => div29_7_reg_5645,
        din1 => div29_7_reg_5645,
        ce => ap_const_logic_1,
        dout => grp_fu_1848_p2);

    fmul_32ns_32ns_32_3_max_dsp_1_U2253 : component activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => div29_8_reg_5652,
        din1 => div29_8_reg_5652,
        ce => ap_const_logic_1,
        dout => grp_fu_1852_p2);

    fmul_32ns_32ns_32_3_max_dsp_1_U2254 : component activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => div29_9_reg_5659,
        din1 => div29_9_reg_5659,
        ce => ap_const_logic_1,
        dout => grp_fu_1856_p2);

    fmul_32ns_32ns_32_3_max_dsp_1_U2255 : component activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => div29_s_reg_5666,
        din1 => div29_s_reg_5666,
        ce => ap_const_logic_1,
        dout => grp_fu_1860_p2);

    fmul_32ns_32ns_32_3_max_dsp_1_U2256 : component activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => div29_10_reg_5673,
        din1 => div29_10_reg_5673,
        ce => ap_const_logic_1,
        dout => grp_fu_1864_p2);

    fmul_32ns_32ns_32_3_max_dsp_1_U2257 : component activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => div29_11_reg_5680,
        din1 => div29_11_reg_5680,
        ce => ap_const_logic_1,
        dout => grp_fu_1868_p2);

    fmul_32ns_32ns_32_3_max_dsp_1_U2258 : component activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => div29_12_reg_5687,
        din1 => div29_12_reg_5687,
        ce => ap_const_logic_1,
        dout => grp_fu_1872_p2);

    fmul_32ns_32ns_32_3_max_dsp_1_U2259 : component activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => div29_13_reg_5694,
        din1 => div29_13_reg_5694,
        ce => ap_const_logic_1,
        dout => grp_fu_1876_p2);

    fmul_32ns_32ns_32_3_max_dsp_1_U2260 : component activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => div29_14_reg_5701,
        din1 => div29_14_reg_5701,
        ce => ap_const_logic_1,
        dout => grp_fu_1880_p2);

    fmul_32ns_32ns_32_3_max_dsp_1_U2261 : component activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => div29_15_reg_5708,
        din1 => div29_15_reg_5708,
        ce => ap_const_logic_1,
        dout => grp_fu_1884_p2);

    fmul_32ns_32ns_32_3_max_dsp_1_U2262 : component activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => div29_16_reg_5715,
        din1 => div29_16_reg_5715,
        ce => ap_const_logic_1,
        dout => grp_fu_1888_p2);

    fmul_32ns_32ns_32_3_max_dsp_1_U2263 : component activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => div29_17_reg_5722,
        din1 => div29_17_reg_5722,
        ce => ap_const_logic_1,
        dout => grp_fu_1892_p2);

    fmul_32ns_32ns_32_3_max_dsp_1_U2264 : component activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => div29_18_reg_5729,
        din1 => div29_18_reg_5729,
        ce => ap_const_logic_1,
        dout => grp_fu_1896_p2);

    fmul_32ns_32ns_32_3_max_dsp_1_U2265 : component activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => div29_19_reg_5736,
        din1 => div29_19_reg_5736,
        ce => ap_const_logic_1,
        dout => grp_fu_1900_p2);

    fmul_32ns_32ns_32_3_max_dsp_1_U2266 : component activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => div29_20_reg_5743,
        din1 => div29_20_reg_5743,
        ce => ap_const_logic_1,
        dout => grp_fu_1904_p2);

    fmul_32ns_32ns_32_3_max_dsp_1_U2267 : component activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => div29_21_reg_5750,
        din1 => div29_21_reg_5750,
        ce => ap_const_logic_1,
        dout => grp_fu_1908_p2);

    fmul_32ns_32ns_32_3_max_dsp_1_U2268 : component activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => div29_22_reg_5757,
        din1 => div29_22_reg_5757,
        ce => ap_const_logic_1,
        dout => grp_fu_1912_p2);

    fmul_32ns_32ns_32_3_max_dsp_1_U2269 : component activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => div29_23_reg_5764,
        din1 => div29_23_reg_5764,
        ce => ap_const_logic_1,
        dout => grp_fu_1916_p2);

    fmul_32ns_32ns_32_3_max_dsp_1_U2270 : component activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => div29_24_reg_5771,
        din1 => div29_24_reg_5771,
        ce => ap_const_logic_1,
        dout => grp_fu_1920_p2);

    fmul_32ns_32ns_32_3_max_dsp_1_U2271 : component activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => div29_25_reg_5778,
        din1 => div29_25_reg_5778,
        ce => ap_const_logic_1,
        dout => grp_fu_1924_p2);

    fmul_32ns_32ns_32_3_max_dsp_1_U2272 : component activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => div29_26_reg_5785,
        din1 => div29_26_reg_5785,
        ce => ap_const_logic_1,
        dout => grp_fu_1928_p2);

    fmul_32ns_32ns_32_3_max_dsp_1_U2273 : component activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => div29_27_reg_5792,
        din1 => div29_27_reg_5792,
        ce => ap_const_logic_1,
        dout => grp_fu_1932_p2);

    fmul_32ns_32ns_32_3_max_dsp_1_U2274 : component activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => div29_28_reg_5799,
        din1 => div29_28_reg_5799,
        ce => ap_const_logic_1,
        dout => grp_fu_1936_p2);

    fmul_32ns_32ns_32_3_max_dsp_1_U2275 : component activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => div29_29_reg_5806,
        din1 => div29_29_reg_5806,
        ce => ap_const_logic_1,
        dout => grp_fu_1940_p2);

    fmul_32ns_32ns_32_3_max_dsp_1_U2276 : component activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => div29_30_reg_5813,
        din1 => div29_30_reg_5813,
        ce => ap_const_logic_1,
        dout => grp_fu_1944_p2);

    fmul_32ns_32ns_32_3_max_dsp_1_U2277 : component activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => div29_31_reg_5820,
        din1 => div29_31_reg_5820,
        ce => ap_const_logic_1,
        dout => grp_fu_1948_p2);

    fmul_32ns_32ns_32_3_max_dsp_1_U2278 : component activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => div29_32_reg_5827,
        din1 => div29_32_reg_5827,
        ce => ap_const_logic_1,
        dout => grp_fu_1952_p2);

    fmul_32ns_32ns_32_3_max_dsp_1_U2279 : component activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => div29_33_reg_5834,
        din1 => div29_33_reg_5834,
        ce => ap_const_logic_1,
        dout => grp_fu_1956_p2);

    fmul_32ns_32ns_32_3_max_dsp_1_U2280 : component activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => div29_34_reg_5841,
        din1 => div29_34_reg_5841,
        ce => ap_const_logic_1,
        dout => grp_fu_1960_p2);

    fmul_32ns_32ns_32_3_max_dsp_1_U2281 : component activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => div29_35_reg_5848,
        din1 => div29_35_reg_5848,
        ce => ap_const_logic_1,
        dout => grp_fu_1964_p2);

    fmul_32ns_32ns_32_3_max_dsp_1_U2282 : component activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => div29_36_reg_5855,
        din1 => div29_36_reg_5855,
        ce => ap_const_logic_1,
        dout => grp_fu_1968_p2);

    fmul_32ns_32ns_32_3_max_dsp_1_U2283 : component activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => div29_37_reg_5862,
        din1 => div29_37_reg_5862,
        ce => ap_const_logic_1,
        dout => grp_fu_1972_p2);

    fmul_32ns_32ns_32_3_max_dsp_1_U2284 : component activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => div29_38_reg_5869,
        din1 => div29_38_reg_5869,
        ce => ap_const_logic_1,
        dout => grp_fu_1976_p2);

    fmul_32ns_32ns_32_3_max_dsp_1_U2285 : component activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => div29_39_reg_5876,
        din1 => div29_39_reg_5876,
        ce => ap_const_logic_1,
        dout => grp_fu_1980_p2);

    fmul_32ns_32ns_32_3_max_dsp_1_U2286 : component activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => div29_40_reg_5883,
        din1 => div29_40_reg_5883,
        ce => ap_const_logic_1,
        dout => grp_fu_1984_p2);

    fmul_32ns_32ns_32_3_max_dsp_1_U2287 : component activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => div29_41_reg_5890,
        din1 => div29_41_reg_5890,
        ce => ap_const_logic_1,
        dout => grp_fu_1988_p2);

    fmul_32ns_32ns_32_3_max_dsp_1_U2288 : component activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => div29_42_reg_5897,
        din1 => div29_42_reg_5897,
        ce => ap_const_logic_1,
        dout => grp_fu_1992_p2);

    fmul_32ns_32ns_32_3_max_dsp_1_U2289 : component activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => div29_43_reg_5904,
        din1 => div29_43_reg_5904,
        ce => ap_const_logic_1,
        dout => grp_fu_1996_p2);

    fmul_32ns_32ns_32_3_max_dsp_1_U2290 : component activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => div29_44_reg_5911,
        din1 => div29_44_reg_5911,
        ce => ap_const_logic_1,
        dout => grp_fu_2000_p2);

    fmul_32ns_32ns_32_3_max_dsp_1_U2291 : component activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => div29_45_reg_5918,
        din1 => div29_45_reg_5918,
        ce => ap_const_logic_1,
        dout => grp_fu_2004_p2);

    fmul_32ns_32ns_32_3_max_dsp_1_U2292 : component activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => div29_46_reg_5925,
        din1 => div29_46_reg_5925,
        ce => ap_const_logic_1,
        dout => grp_fu_2008_p2);

    fmul_32ns_32ns_32_3_max_dsp_1_U2293 : component activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => div29_47_reg_5932,
        din1 => div29_47_reg_5932,
        ce => ap_const_logic_1,
        dout => grp_fu_2012_p2);

    fmul_32ns_32ns_32_3_max_dsp_1_U2294 : component activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => div29_48_reg_5939,
        din1 => div29_48_reg_5939,
        ce => ap_const_logic_1,
        dout => grp_fu_2016_p2);

    fmul_32ns_32ns_32_3_max_dsp_1_U2295 : component activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => div29_49_reg_5946,
        din1 => div29_49_reg_5946,
        ce => ap_const_logic_1,
        dout => grp_fu_2020_p2);

    fmul_32ns_32ns_32_3_max_dsp_1_U2296 : component activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => div29_50_reg_5953,
        din1 => div29_50_reg_5953,
        ce => ap_const_logic_1,
        dout => grp_fu_2024_p2);

    fmul_32ns_32ns_32_3_max_dsp_1_U2297 : component activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => div29_51_reg_5960,
        din1 => div29_51_reg_5960,
        ce => ap_const_logic_1,
        dout => grp_fu_2028_p2);

    fmul_32ns_32ns_32_3_max_dsp_1_U2298 : component activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => div29_52_reg_5967,
        din1 => div29_52_reg_5967,
        ce => ap_const_logic_1,
        dout => grp_fu_2032_p2);

    fmul_32ns_32ns_32_3_max_dsp_1_U2299 : component activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => div29_53_reg_5974,
        din1 => div29_53_reg_5974,
        ce => ap_const_logic_1,
        dout => grp_fu_2036_p2);

    fmul_32ns_32ns_32_3_max_dsp_1_U2300 : component activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => div29_54_reg_5981,
        din1 => div29_54_reg_5981,
        ce => ap_const_logic_1,
        dout => grp_fu_2040_p2);

    fmul_32ns_32ns_32_3_max_dsp_1_U2301 : component activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => div29_55_reg_5988,
        din1 => div29_55_reg_5988,
        ce => ap_const_logic_1,
        dout => grp_fu_2044_p2);

    fmul_32ns_32ns_32_3_max_dsp_1_U2302 : component activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => div29_56_reg_5995,
        din1 => div29_56_reg_5995,
        ce => ap_const_logic_1,
        dout => grp_fu_2048_p2);

    fmul_32ns_32ns_32_3_max_dsp_1_U2303 : component activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => div29_57_reg_6002,
        din1 => div29_57_reg_6002,
        ce => ap_const_logic_1,
        dout => grp_fu_2052_p2);

    fmul_32ns_32ns_32_3_max_dsp_1_U2304 : component activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => div29_58_reg_6009,
        din1 => div29_58_reg_6009,
        ce => ap_const_logic_1,
        dout => grp_fu_2056_p2);

    fmul_32ns_32ns_32_3_max_dsp_1_U2305 : component activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => div29_59_reg_6016,
        din1 => div29_59_reg_6016,
        ce => ap_const_logic_1,
        dout => grp_fu_2060_p2);

    fmul_32ns_32ns_32_3_max_dsp_1_U2306 : component activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => div29_60_reg_6023,
        din1 => div29_60_reg_6023,
        ce => ap_const_logic_1,
        dout => grp_fu_2064_p2);

    fmul_32ns_32ns_32_3_max_dsp_1_U2307 : component activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => div29_61_reg_6030,
        din1 => div29_61_reg_6030,
        ce => ap_const_logic_1,
        dout => grp_fu_2068_p2);

    fmul_32ns_32ns_32_3_max_dsp_1_U2308 : component activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => div29_62_reg_6037,
        din1 => div29_62_reg_6037,
        ce => ap_const_logic_1,
        dout => grp_fu_2072_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U2309 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2076_p0,
        din1 => grp_fu_2076_p1,
        ce => grp_fu_2076_ce,
        dout => grp_fu_2076_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U2310 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2081_p0,
        din1 => grp_fu_2081_p1,
        ce => grp_fu_2081_ce,
        dout => grp_fu_2081_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U2311 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2086_p0,
        din1 => grp_fu_2086_p1,
        ce => grp_fu_2086_ce,
        dout => grp_fu_2086_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U2312 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2091_p0,
        din1 => grp_fu_2091_p1,
        ce => grp_fu_2091_ce,
        dout => grp_fu_2091_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U2313 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2096_p0,
        din1 => grp_fu_2096_p1,
        ce => grp_fu_2096_ce,
        dout => grp_fu_2096_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U2314 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2101_p0,
        din1 => grp_fu_2101_p1,
        ce => grp_fu_2101_ce,
        dout => grp_fu_2101_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U2315 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2106_p0,
        din1 => grp_fu_2106_p1,
        ce => grp_fu_2106_ce,
        dout => grp_fu_2106_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U2316 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2111_p0,
        din1 => grp_fu_2111_p1,
        ce => grp_fu_2111_ce,
        dout => grp_fu_2111_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U2317 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2116_p0,
        din1 => grp_fu_2116_p1,
        ce => grp_fu_2116_ce,
        dout => grp_fu_2116_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U2318 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2121_p0,
        din1 => grp_fu_2121_p1,
        ce => grp_fu_2121_ce,
        dout => grp_fu_2121_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U2319 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2126_p0,
        din1 => grp_fu_2126_p1,
        ce => grp_fu_2126_ce,
        dout => grp_fu_2126_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U2320 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2131_p0,
        din1 => grp_fu_2131_p1,
        ce => grp_fu_2131_ce,
        dout => grp_fu_2131_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U2321 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2136_p0,
        din1 => grp_fu_2136_p1,
        ce => grp_fu_2136_ce,
        dout => grp_fu_2136_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U2322 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2141_p0,
        din1 => grp_fu_2141_p1,
        ce => grp_fu_2141_ce,
        dout => grp_fu_2141_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U2323 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2146_p0,
        din1 => grp_fu_2146_p1,
        ce => grp_fu_2146_ce,
        dout => grp_fu_2146_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U2324 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2151_p0,
        din1 => grp_fu_2151_p1,
        ce => grp_fu_2151_ce,
        dout => grp_fu_2151_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U2325 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2156_p0,
        din1 => grp_fu_2156_p1,
        ce => grp_fu_2156_ce,
        dout => grp_fu_2156_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U2326 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2161_p0,
        din1 => grp_fu_2161_p1,
        ce => grp_fu_2161_ce,
        dout => grp_fu_2161_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U2327 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2166_p0,
        din1 => grp_fu_2166_p1,
        ce => grp_fu_2166_ce,
        dout => grp_fu_2166_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U2328 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2171_p0,
        din1 => grp_fu_2171_p1,
        ce => grp_fu_2171_ce,
        dout => grp_fu_2171_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U2329 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2176_p0,
        din1 => grp_fu_2176_p1,
        ce => grp_fu_2176_ce,
        dout => grp_fu_2176_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U2330 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2181_p0,
        din1 => grp_fu_2181_p1,
        ce => grp_fu_2181_ce,
        dout => grp_fu_2181_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U2331 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2186_p0,
        din1 => grp_fu_2186_p1,
        ce => grp_fu_2186_ce,
        dout => grp_fu_2186_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U2332 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2191_p0,
        din1 => grp_fu_2191_p1,
        ce => grp_fu_2191_ce,
        dout => grp_fu_2191_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U2333 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2196_p0,
        din1 => grp_fu_2196_p1,
        ce => grp_fu_2196_ce,
        dout => grp_fu_2196_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U2334 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2201_p0,
        din1 => grp_fu_2201_p1,
        ce => grp_fu_2201_ce,
        dout => grp_fu_2201_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U2335 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2206_p0,
        din1 => grp_fu_2206_p1,
        ce => grp_fu_2206_ce,
        dout => grp_fu_2206_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U2336 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2211_p0,
        din1 => grp_fu_2211_p1,
        ce => grp_fu_2211_ce,
        dout => grp_fu_2211_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U2337 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2216_p0,
        din1 => grp_fu_2216_p1,
        ce => grp_fu_2216_ce,
        dout => grp_fu_2216_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U2338 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2221_p0,
        din1 => grp_fu_2221_p1,
        ce => grp_fu_2221_ce,
        dout => grp_fu_2221_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U2339 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2226_p0,
        din1 => grp_fu_2226_p1,
        ce => grp_fu_2226_ce,
        dout => grp_fu_2226_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U2340 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2231_p0,
        din1 => grp_fu_2231_p1,
        ce => grp_fu_2231_ce,
        dout => grp_fu_2231_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U2341 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2236_p0,
        din1 => grp_fu_2236_p1,
        ce => grp_fu_2236_ce,
        dout => grp_fu_2236_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U2342 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2241_p0,
        din1 => grp_fu_2241_p1,
        ce => grp_fu_2241_ce,
        dout => grp_fu_2241_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U2343 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2246_p0,
        din1 => grp_fu_2246_p1,
        ce => grp_fu_2246_ce,
        dout => grp_fu_2246_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U2344 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2251_p0,
        din1 => grp_fu_2251_p1,
        ce => grp_fu_2251_ce,
        dout => grp_fu_2251_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U2345 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2256_p0,
        din1 => grp_fu_2256_p1,
        ce => grp_fu_2256_ce,
        dout => grp_fu_2256_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U2346 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2261_p0,
        din1 => grp_fu_2261_p1,
        ce => grp_fu_2261_ce,
        dout => grp_fu_2261_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U2347 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2266_p0,
        din1 => grp_fu_2266_p1,
        ce => grp_fu_2266_ce,
        dout => grp_fu_2266_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U2348 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2271_p0,
        din1 => grp_fu_2271_p1,
        ce => grp_fu_2271_ce,
        dout => grp_fu_2271_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U2349 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2276_p0,
        din1 => grp_fu_2276_p1,
        ce => grp_fu_2276_ce,
        dout => grp_fu_2276_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U2350 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2281_p0,
        din1 => grp_fu_2281_p1,
        ce => grp_fu_2281_ce,
        dout => grp_fu_2281_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U2351 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2286_p0,
        din1 => grp_fu_2286_p1,
        ce => grp_fu_2286_ce,
        dout => grp_fu_2286_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U2352 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2291_p0,
        din1 => grp_fu_2291_p1,
        ce => grp_fu_2291_ce,
        dout => grp_fu_2291_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U2353 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2296_p0,
        din1 => grp_fu_2296_p1,
        ce => grp_fu_2296_ce,
        dout => grp_fu_2296_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U2354 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2301_p0,
        din1 => grp_fu_2301_p1,
        ce => grp_fu_2301_ce,
        dout => grp_fu_2301_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U2355 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2306_p0,
        din1 => grp_fu_2306_p1,
        ce => grp_fu_2306_ce,
        dout => grp_fu_2306_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U2356 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2311_p0,
        din1 => grp_fu_2311_p1,
        ce => grp_fu_2311_ce,
        dout => grp_fu_2311_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U2357 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2316_p0,
        din1 => grp_fu_2316_p1,
        ce => grp_fu_2316_ce,
        dout => grp_fu_2316_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U2358 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2321_p0,
        din1 => grp_fu_2321_p1,
        ce => grp_fu_2321_ce,
        dout => grp_fu_2321_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U2359 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2326_p0,
        din1 => grp_fu_2326_p1,
        ce => grp_fu_2326_ce,
        dout => grp_fu_2326_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U2360 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2331_p0,
        din1 => grp_fu_2331_p1,
        ce => grp_fu_2331_ce,
        dout => grp_fu_2331_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U2361 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2336_p0,
        din1 => grp_fu_2336_p1,
        ce => grp_fu_2336_ce,
        dout => grp_fu_2336_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U2362 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2341_p0,
        din1 => grp_fu_2341_p1,
        ce => grp_fu_2341_ce,
        dout => grp_fu_2341_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U2363 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2346_p0,
        din1 => grp_fu_2346_p1,
        ce => grp_fu_2346_ce,
        dout => grp_fu_2346_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U2364 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2351_p0,
        din1 => grp_fu_2351_p1,
        ce => grp_fu_2351_ce,
        dout => grp_fu_2351_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U2365 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2356_p0,
        din1 => grp_fu_2356_p1,
        ce => grp_fu_2356_ce,
        dout => grp_fu_2356_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U2366 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2361_p0,
        din1 => grp_fu_2361_p1,
        ce => grp_fu_2361_ce,
        dout => grp_fu_2361_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U2367 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2366_p0,
        din1 => grp_fu_2366_p1,
        ce => grp_fu_2366_ce,
        dout => grp_fu_2366_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U2368 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2371_p0,
        din1 => grp_fu_2371_p1,
        ce => grp_fu_2371_ce,
        dout => grp_fu_2371_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U2369 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2376_p0,
        din1 => grp_fu_2376_p1,
        ce => grp_fu_2376_ce,
        dout => grp_fu_2376_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U2370 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2381_p0,
        din1 => grp_fu_2381_p1,
        ce => grp_fu_2381_ce,
        dout => grp_fu_2381_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U2371 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2386_p0,
        din1 => grp_fu_2386_p1,
        ce => grp_fu_2386_ce,
        dout => grp_fu_2386_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U2372 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2391_p0,
        din1 => grp_fu_2391_p1,
        ce => grp_fu_2391_ce,
        dout => grp_fu_2391_p2);

    fsqrt_32ns_32ns_32_8_no_dsp_1_U2373 : component activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_0,
        din1 => reg_2780,
        ce => ap_const_logic_1,
        dout => grp_fu_2396_p2);

    fsqrt_32ns_32ns_32_8_no_dsp_1_U2374 : component activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_0,
        din1 => reg_2786,
        ce => ap_const_logic_1,
        dout => grp_fu_2402_p2);

    fsqrt_32ns_32ns_32_8_no_dsp_1_U2375 : component activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_0,
        din1 => reg_2792,
        ce => ap_const_logic_1,
        dout => grp_fu_2408_p2);

    fsqrt_32ns_32ns_32_8_no_dsp_1_U2376 : component activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_0,
        din1 => reg_2798,
        ce => ap_const_logic_1,
        dout => grp_fu_2414_p2);

    fsqrt_32ns_32ns_32_8_no_dsp_1_U2377 : component activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_0,
        din1 => reg_2804,
        ce => ap_const_logic_1,
        dout => grp_fu_2420_p2);

    fsqrt_32ns_32ns_32_8_no_dsp_1_U2378 : component activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_0,
        din1 => reg_2810,
        ce => ap_const_logic_1,
        dout => grp_fu_2426_p2);

    fsqrt_32ns_32ns_32_8_no_dsp_1_U2379 : component activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_0,
        din1 => reg_2816,
        ce => ap_const_logic_1,
        dout => grp_fu_2432_p2);

    fsqrt_32ns_32ns_32_8_no_dsp_1_U2380 : component activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_0,
        din1 => reg_2822,
        ce => ap_const_logic_1,
        dout => grp_fu_2438_p2);

    fsqrt_32ns_32ns_32_8_no_dsp_1_U2381 : component activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_0,
        din1 => reg_2828,
        ce => ap_const_logic_1,
        dout => grp_fu_2444_p2);

    fsqrt_32ns_32ns_32_8_no_dsp_1_U2382 : component activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_0,
        din1 => reg_2834,
        ce => ap_const_logic_1,
        dout => grp_fu_2450_p2);

    fsqrt_32ns_32ns_32_8_no_dsp_1_U2383 : component activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_0,
        din1 => reg_2840,
        ce => ap_const_logic_1,
        dout => grp_fu_2456_p2);

    fsqrt_32ns_32ns_32_8_no_dsp_1_U2384 : component activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_0,
        din1 => reg_2846,
        ce => ap_const_logic_1,
        dout => grp_fu_2462_p2);

    fsqrt_32ns_32ns_32_8_no_dsp_1_U2385 : component activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_0,
        din1 => reg_2852,
        ce => ap_const_logic_1,
        dout => grp_fu_2468_p2);

    fsqrt_32ns_32ns_32_8_no_dsp_1_U2386 : component activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_0,
        din1 => reg_2858,
        ce => ap_const_logic_1,
        dout => grp_fu_2474_p2);

    fsqrt_32ns_32ns_32_8_no_dsp_1_U2387 : component activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_0,
        din1 => reg_2864,
        ce => ap_const_logic_1,
        dout => grp_fu_2480_p2);

    fsqrt_32ns_32ns_32_8_no_dsp_1_U2388 : component activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_0,
        din1 => reg_2870,
        ce => ap_const_logic_1,
        dout => grp_fu_2486_p2);

    fsqrt_32ns_32ns_32_8_no_dsp_1_U2389 : component activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_0,
        din1 => reg_2876,
        ce => ap_const_logic_1,
        dout => grp_fu_2492_p2);

    fsqrt_32ns_32ns_32_8_no_dsp_1_U2390 : component activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_0,
        din1 => reg_2882,
        ce => ap_const_logic_1,
        dout => grp_fu_2498_p2);

    fsqrt_32ns_32ns_32_8_no_dsp_1_U2391 : component activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_0,
        din1 => reg_2888,
        ce => ap_const_logic_1,
        dout => grp_fu_2504_p2);

    fsqrt_32ns_32ns_32_8_no_dsp_1_U2392 : component activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_0,
        din1 => reg_2894,
        ce => ap_const_logic_1,
        dout => grp_fu_2510_p2);

    fsqrt_32ns_32ns_32_8_no_dsp_1_U2393 : component activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_0,
        din1 => reg_2900,
        ce => ap_const_logic_1,
        dout => grp_fu_2516_p2);

    fsqrt_32ns_32ns_32_8_no_dsp_1_U2394 : component activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_0,
        din1 => reg_2906,
        ce => ap_const_logic_1,
        dout => grp_fu_2522_p2);

    fsqrt_32ns_32ns_32_8_no_dsp_1_U2395 : component activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_0,
        din1 => reg_2912,
        ce => ap_const_logic_1,
        dout => grp_fu_2528_p2);

    fsqrt_32ns_32ns_32_8_no_dsp_1_U2396 : component activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_0,
        din1 => reg_2918,
        ce => ap_const_logic_1,
        dout => grp_fu_2534_p2);

    fsqrt_32ns_32ns_32_8_no_dsp_1_U2397 : component activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_0,
        din1 => reg_2924,
        ce => ap_const_logic_1,
        dout => grp_fu_2540_p2);

    fsqrt_32ns_32ns_32_8_no_dsp_1_U2398 : component activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_0,
        din1 => reg_2930,
        ce => ap_const_logic_1,
        dout => grp_fu_2546_p2);

    fsqrt_32ns_32ns_32_8_no_dsp_1_U2399 : component activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_0,
        din1 => reg_2936,
        ce => ap_const_logic_1,
        dout => grp_fu_2552_p2);

    fsqrt_32ns_32ns_32_8_no_dsp_1_U2400 : component activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_0,
        din1 => reg_2942,
        ce => ap_const_logic_1,
        dout => grp_fu_2558_p2);

    fsqrt_32ns_32ns_32_8_no_dsp_1_U2401 : component activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_0,
        din1 => reg_2948,
        ce => ap_const_logic_1,
        dout => grp_fu_2564_p2);

    fsqrt_32ns_32ns_32_8_no_dsp_1_U2402 : component activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_0,
        din1 => reg_2954,
        ce => ap_const_logic_1,
        dout => grp_fu_2570_p2);

    fsqrt_32ns_32ns_32_8_no_dsp_1_U2403 : component activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_0,
        din1 => reg_2960,
        ce => ap_const_logic_1,
        dout => grp_fu_2576_p2);

    fsqrt_32ns_32ns_32_8_no_dsp_1_U2404 : component activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_0,
        din1 => reg_2966,
        ce => ap_const_logic_1,
        dout => grp_fu_2582_p2);

    fsqrt_32ns_32ns_32_8_no_dsp_1_U2405 : component activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_0,
        din1 => reg_2972,
        ce => ap_const_logic_1,
        dout => grp_fu_2588_p2);

    fsqrt_32ns_32ns_32_8_no_dsp_1_U2406 : component activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_0,
        din1 => reg_2978,
        ce => ap_const_logic_1,
        dout => grp_fu_2594_p2);

    fsqrt_32ns_32ns_32_8_no_dsp_1_U2407 : component activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_0,
        din1 => reg_2984,
        ce => ap_const_logic_1,
        dout => grp_fu_2600_p2);

    fsqrt_32ns_32ns_32_8_no_dsp_1_U2408 : component activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_0,
        din1 => reg_2990,
        ce => ap_const_logic_1,
        dout => grp_fu_2606_p2);

    fsqrt_32ns_32ns_32_8_no_dsp_1_U2409 : component activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_0,
        din1 => reg_2996,
        ce => ap_const_logic_1,
        dout => grp_fu_2612_p2);

    fsqrt_32ns_32ns_32_8_no_dsp_1_U2410 : component activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_0,
        din1 => reg_3002,
        ce => ap_const_logic_1,
        dout => grp_fu_2618_p2);

    fsqrt_32ns_32ns_32_8_no_dsp_1_U2411 : component activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_0,
        din1 => reg_3008,
        ce => ap_const_logic_1,
        dout => grp_fu_2624_p2);

    fsqrt_32ns_32ns_32_8_no_dsp_1_U2412 : component activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_0,
        din1 => reg_3014,
        ce => ap_const_logic_1,
        dout => grp_fu_2630_p2);

    fsqrt_32ns_32ns_32_8_no_dsp_1_U2413 : component activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_0,
        din1 => reg_3020,
        ce => ap_const_logic_1,
        dout => grp_fu_2636_p2);

    fsqrt_32ns_32ns_32_8_no_dsp_1_U2414 : component activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_0,
        din1 => reg_3026,
        ce => ap_const_logic_1,
        dout => grp_fu_2642_p2);

    fsqrt_32ns_32ns_32_8_no_dsp_1_U2415 : component activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_0,
        din1 => reg_3032,
        ce => ap_const_logic_1,
        dout => grp_fu_2648_p2);

    fsqrt_32ns_32ns_32_8_no_dsp_1_U2416 : component activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_0,
        din1 => reg_3038,
        ce => ap_const_logic_1,
        dout => grp_fu_2654_p2);

    fsqrt_32ns_32ns_32_8_no_dsp_1_U2417 : component activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_0,
        din1 => reg_3044,
        ce => ap_const_logic_1,
        dout => grp_fu_2660_p2);

    fsqrt_32ns_32ns_32_8_no_dsp_1_U2418 : component activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_0,
        din1 => reg_3050,
        ce => ap_const_logic_1,
        dout => grp_fu_2666_p2);

    fsqrt_32ns_32ns_32_8_no_dsp_1_U2419 : component activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_0,
        din1 => reg_3056,
        ce => ap_const_logic_1,
        dout => grp_fu_2672_p2);

    fsqrt_32ns_32ns_32_8_no_dsp_1_U2420 : component activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_0,
        din1 => reg_3062,
        ce => ap_const_logic_1,
        dout => grp_fu_2678_p2);

    fsqrt_32ns_32ns_32_8_no_dsp_1_U2421 : component activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_0,
        din1 => reg_3068,
        ce => ap_const_logic_1,
        dout => grp_fu_2684_p2);

    fsqrt_32ns_32ns_32_8_no_dsp_1_U2422 : component activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_0,
        din1 => reg_3074,
        ce => ap_const_logic_1,
        dout => grp_fu_2690_p2);

    fsqrt_32ns_32ns_32_8_no_dsp_1_U2423 : component activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_0,
        din1 => reg_3080,
        ce => ap_const_logic_1,
        dout => grp_fu_2696_p2);

    fsqrt_32ns_32ns_32_8_no_dsp_1_U2424 : component activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_0,
        din1 => reg_3086,
        ce => ap_const_logic_1,
        dout => grp_fu_2702_p2);

    fsqrt_32ns_32ns_32_8_no_dsp_1_U2425 : component activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_0,
        din1 => reg_3092,
        ce => ap_const_logic_1,
        dout => grp_fu_2708_p2);

    fsqrt_32ns_32ns_32_8_no_dsp_1_U2426 : component activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_0,
        din1 => reg_3098,
        ce => ap_const_logic_1,
        dout => grp_fu_2714_p2);

    fsqrt_32ns_32ns_32_8_no_dsp_1_U2427 : component activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_0,
        din1 => reg_3104,
        ce => ap_const_logic_1,
        dout => grp_fu_2720_p2);

    fsqrt_32ns_32ns_32_8_no_dsp_1_U2428 : component activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_0,
        din1 => reg_3110,
        ce => ap_const_logic_1,
        dout => grp_fu_2726_p2);

    fsqrt_32ns_32ns_32_8_no_dsp_1_U2429 : component activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_0,
        din1 => reg_3116,
        ce => ap_const_logic_1,
        dout => grp_fu_2732_p2);

    fsqrt_32ns_32ns_32_8_no_dsp_1_U2430 : component activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_0,
        din1 => reg_3122,
        ce => ap_const_logic_1,
        dout => grp_fu_2738_p2);

    fsqrt_32ns_32ns_32_8_no_dsp_1_U2431 : component activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_0,
        din1 => reg_3128,
        ce => ap_const_logic_1,
        dout => grp_fu_2744_p2);

    fsqrt_32ns_32ns_32_8_no_dsp_1_U2432 : component activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_0,
        din1 => reg_3134,
        ce => ap_const_logic_1,
        dout => grp_fu_2750_p2);

    fsqrt_32ns_32ns_32_8_no_dsp_1_U2433 : component activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_0,
        din1 => reg_3140,
        ce => ap_const_logic_1,
        dout => grp_fu_2756_p2);

    fsqrt_32ns_32ns_32_8_no_dsp_1_U2434 : component activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_0,
        din1 => reg_3146,
        ce => ap_const_logic_1,
        dout => grp_fu_2762_p2);

    fsqrt_32ns_32ns_32_8_no_dsp_1_U2435 : component activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_0,
        din1 => reg_3152,
        ce => ap_const_logic_1,
        dout => grp_fu_2768_p2);

    fsqrt_32ns_32ns_32_8_no_dsp_1_U2436 : component activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_0,
        din1 => reg_3158,
        ce => ap_const_logic_1,
        dout => grp_fu_2774_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_ap_ready = ap_const_logic_1)) then 
                    grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
                    grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_ap_ready = ap_const_logic_1)) then 
                    grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_square_fu_784_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_square_fu_784_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_square_fu_784_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_square_fu_784_ap_ready = ap_const_logic_1)) then 
                    grp_square_fu_784_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then
                div29_10_reg_5673 <= grp_fu_2131_p2;
                div29_11_reg_5680 <= grp_fu_2136_p2;
                div29_12_reg_5687 <= grp_fu_2141_p2;
                div29_13_reg_5694 <= grp_fu_2146_p2;
                div29_14_reg_5701 <= grp_fu_2151_p2;
                div29_15_reg_5708 <= grp_fu_2156_p2;
                div29_16_reg_5715 <= grp_fu_2161_p2;
                div29_17_reg_5722 <= grp_fu_2166_p2;
                div29_18_reg_5729 <= grp_fu_2171_p2;
                div29_19_reg_5736 <= grp_fu_2176_p2;
                div29_1_reg_5603 <= grp_fu_2081_p2;
                div29_20_reg_5743 <= grp_fu_2181_p2;
                div29_21_reg_5750 <= grp_fu_2186_p2;
                div29_22_reg_5757 <= grp_fu_2191_p2;
                div29_23_reg_5764 <= grp_fu_2196_p2;
                div29_24_reg_5771 <= grp_fu_2201_p2;
                div29_25_reg_5778 <= grp_fu_2206_p2;
                div29_26_reg_5785 <= grp_fu_2211_p2;
                div29_27_reg_5792 <= grp_fu_2216_p2;
                div29_28_reg_5799 <= grp_fu_2221_p2;
                div29_29_reg_5806 <= grp_fu_2226_p2;
                div29_2_reg_5610 <= grp_fu_2086_p2;
                div29_30_reg_5813 <= grp_fu_2231_p2;
                div29_31_reg_5820 <= grp_fu_2236_p2;
                div29_32_reg_5827 <= grp_fu_2241_p2;
                div29_33_reg_5834 <= grp_fu_2246_p2;
                div29_34_reg_5841 <= grp_fu_2251_p2;
                div29_35_reg_5848 <= grp_fu_2256_p2;
                div29_36_reg_5855 <= grp_fu_2261_p2;
                div29_37_reg_5862 <= grp_fu_2266_p2;
                div29_38_reg_5869 <= grp_fu_2271_p2;
                div29_39_reg_5876 <= grp_fu_2276_p2;
                div29_3_reg_5617 <= grp_fu_2091_p2;
                div29_40_reg_5883 <= grp_fu_2281_p2;
                div29_41_reg_5890 <= grp_fu_2286_p2;
                div29_42_reg_5897 <= grp_fu_2291_p2;
                div29_43_reg_5904 <= grp_fu_2296_p2;
                div29_44_reg_5911 <= grp_fu_2301_p2;
                div29_45_reg_5918 <= grp_fu_2306_p2;
                div29_46_reg_5925 <= grp_fu_2311_p2;
                div29_47_reg_5932 <= grp_fu_2316_p2;
                div29_48_reg_5939 <= grp_fu_2321_p2;
                div29_49_reg_5946 <= grp_fu_2326_p2;
                div29_4_reg_5624 <= grp_fu_2096_p2;
                div29_50_reg_5953 <= grp_fu_2331_p2;
                div29_51_reg_5960 <= grp_fu_2336_p2;
                div29_52_reg_5967 <= grp_fu_2341_p2;
                div29_53_reg_5974 <= grp_fu_2346_p2;
                div29_54_reg_5981 <= grp_fu_2351_p2;
                div29_55_reg_5988 <= grp_fu_2356_p2;
                div29_56_reg_5995 <= grp_fu_2361_p2;
                div29_57_reg_6002 <= grp_fu_2366_p2;
                div29_58_reg_6009 <= grp_fu_2371_p2;
                div29_59_reg_6016 <= grp_fu_2376_p2;
                div29_5_reg_5631 <= grp_fu_2101_p2;
                div29_60_reg_6023 <= grp_fu_2381_p2;
                div29_61_reg_6030 <= grp_fu_2386_p2;
                div29_62_reg_6037 <= grp_fu_2391_p2;
                div29_6_reg_5638 <= grp_fu_2106_p2;
                div29_7_reg_5645 <= grp_fu_2111_p2;
                div29_8_reg_5652 <= grp_fu_2116_p2;
                div29_9_reg_5659 <= grp_fu_2121_p2;
                div29_s_reg_5666 <= grp_fu_2126_p2;
                div_reg_5596 <= grp_fu_2076_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state16)) then
                mul46_10_reg_6099 <= grp_fu_1864_p2;
                mul46_11_reg_6104 <= grp_fu_1868_p2;
                mul46_12_reg_6109 <= grp_fu_1872_p2;
                mul46_13_reg_6114 <= grp_fu_1876_p2;
                mul46_14_reg_6119 <= grp_fu_1880_p2;
                mul46_15_reg_6124 <= grp_fu_1884_p2;
                mul46_16_reg_6129 <= grp_fu_1888_p2;
                mul46_17_reg_6134 <= grp_fu_1892_p2;
                mul46_18_reg_6139 <= grp_fu_1896_p2;
                mul46_19_reg_6144 <= grp_fu_1900_p2;
                mul46_1_reg_6049 <= grp_fu_1824_p2;
                mul46_20_reg_6149 <= grp_fu_1904_p2;
                mul46_21_reg_6154 <= grp_fu_1908_p2;
                mul46_22_reg_6159 <= grp_fu_1912_p2;
                mul46_23_reg_6164 <= grp_fu_1916_p2;
                mul46_24_reg_6169 <= grp_fu_1920_p2;
                mul46_25_reg_6174 <= grp_fu_1924_p2;
                mul46_26_reg_6179 <= grp_fu_1928_p2;
                mul46_27_reg_6184 <= grp_fu_1932_p2;
                mul46_28_reg_6189 <= grp_fu_1936_p2;
                mul46_29_reg_6194 <= grp_fu_1940_p2;
                mul46_2_reg_6054 <= grp_fu_1828_p2;
                mul46_30_reg_6199 <= grp_fu_1944_p2;
                mul46_31_reg_6204 <= grp_fu_1948_p2;
                mul46_32_reg_6209 <= grp_fu_1952_p2;
                mul46_33_reg_6214 <= grp_fu_1956_p2;
                mul46_34_reg_6219 <= grp_fu_1960_p2;
                mul46_35_reg_6224 <= grp_fu_1964_p2;
                mul46_36_reg_6229 <= grp_fu_1968_p2;
                mul46_37_reg_6234 <= grp_fu_1972_p2;
                mul46_38_reg_6239 <= grp_fu_1976_p2;
                mul46_39_reg_6244 <= grp_fu_1980_p2;
                mul46_3_reg_6059 <= grp_fu_1832_p2;
                mul46_40_reg_6249 <= grp_fu_1984_p2;
                mul46_41_reg_6254 <= grp_fu_1988_p2;
                mul46_42_reg_6259 <= grp_fu_1992_p2;
                mul46_43_reg_6264 <= grp_fu_1996_p2;
                mul46_44_reg_6269 <= grp_fu_2000_p2;
                mul46_45_reg_6274 <= grp_fu_2004_p2;
                mul46_46_reg_6279 <= grp_fu_2008_p2;
                mul46_47_reg_6284 <= grp_fu_2012_p2;
                mul46_48_reg_6289 <= grp_fu_2016_p2;
                mul46_49_reg_6294 <= grp_fu_2020_p2;
                mul46_4_reg_6064 <= grp_fu_1836_p2;
                mul46_50_reg_6299 <= grp_fu_2024_p2;
                mul46_51_reg_6304 <= grp_fu_2028_p2;
                mul46_52_reg_6309 <= grp_fu_2032_p2;
                mul46_53_reg_6314 <= grp_fu_2036_p2;
                mul46_54_reg_6319 <= grp_fu_2040_p2;
                mul46_55_reg_6324 <= grp_fu_2044_p2;
                mul46_56_reg_6329 <= grp_fu_2048_p2;
                mul46_57_reg_6334 <= grp_fu_2052_p2;
                mul46_58_reg_6339 <= grp_fu_2056_p2;
                mul46_59_reg_6344 <= grp_fu_2060_p2;
                mul46_5_reg_6069 <= grp_fu_1840_p2;
                mul46_60_reg_6349 <= grp_fu_2064_p2;
                mul46_61_reg_6354 <= grp_fu_2068_p2;
                mul46_62_reg_6359 <= grp_fu_2072_p2;
                mul46_6_reg_6074 <= grp_fu_1844_p2;
                mul46_7_reg_6079 <= grp_fu_1848_p2;
                mul46_8_reg_6084 <= grp_fu_1852_p2;
                mul46_9_reg_6089 <= grp_fu_1856_p2;
                mul46_s_reg_6094 <= grp_fu_1860_p2;
                mul_reg_6044 <= grp_fu_1820_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state20))) then
                reg_2780 <= grp_fu_1500_p2;
                reg_2786 <= grp_fu_1504_p2;
                reg_2792 <= grp_fu_1508_p2;
                reg_2798 <= grp_fu_1512_p2;
                reg_2804 <= grp_fu_1516_p2;
                reg_2810 <= grp_fu_1520_p2;
                reg_2816 <= grp_fu_1524_p2;
                reg_2822 <= grp_fu_1528_p2;
                reg_2828 <= grp_fu_1532_p2;
                reg_2834 <= grp_fu_1536_p2;
                reg_2840 <= grp_fu_1540_p2;
                reg_2846 <= grp_fu_1544_p2;
                reg_2852 <= grp_fu_1548_p2;
                reg_2858 <= grp_fu_1552_p2;
                reg_2864 <= grp_fu_1556_p2;
                reg_2870 <= grp_fu_1560_p2;
                reg_2876 <= grp_fu_1564_p2;
                reg_2882 <= grp_fu_1568_p2;
                reg_2888 <= grp_fu_1572_p2;
                reg_2894 <= grp_fu_1576_p2;
                reg_2900 <= grp_fu_1580_p2;
                reg_2906 <= grp_fu_1584_p2;
                reg_2912 <= grp_fu_1588_p2;
                reg_2918 <= grp_fu_1592_p2;
                reg_2924 <= grp_fu_1596_p2;
                reg_2930 <= grp_fu_1600_p2;
                reg_2936 <= grp_fu_1604_p2;
                reg_2942 <= grp_fu_1608_p2;
                reg_2948 <= grp_fu_1612_p2;
                reg_2954 <= grp_fu_1616_p2;
                reg_2960 <= grp_fu_1620_p2;
                reg_2966 <= grp_fu_1624_p2;
                reg_2972 <= grp_fu_1628_p2;
                reg_2978 <= grp_fu_1632_p2;
                reg_2984 <= grp_fu_1636_p2;
                reg_2990 <= grp_fu_1640_p2;
                reg_2996 <= grp_fu_1644_p2;
                reg_3002 <= grp_fu_1648_p2;
                reg_3008 <= grp_fu_1652_p2;
                reg_3014 <= grp_fu_1656_p2;
                reg_3020 <= grp_fu_1660_p2;
                reg_3026 <= grp_fu_1664_p2;
                reg_3032 <= grp_fu_1668_p2;
                reg_3038 <= grp_fu_1672_p2;
                reg_3044 <= grp_fu_1676_p2;
                reg_3050 <= grp_fu_1680_p2;
                reg_3056 <= grp_fu_1684_p2;
                reg_3062 <= grp_fu_1688_p2;
                reg_3068 <= grp_fu_1692_p2;
                reg_3074 <= grp_fu_1696_p2;
                reg_3080 <= grp_fu_1700_p2;
                reg_3086 <= grp_fu_1704_p2;
                reg_3092 <= grp_fu_1708_p2;
                reg_3098 <= grp_fu_1712_p2;
                reg_3104 <= grp_fu_1716_p2;
                reg_3110 <= grp_fu_1720_p2;
                reg_3116 <= grp_fu_1724_p2;
                reg_3122 <= grp_fu_1728_p2;
                reg_3128 <= grp_fu_1732_p2;
                reg_3134 <= grp_fu_1736_p2;
                reg_3140 <= grp_fu_1740_p2;
                reg_3146 <= grp_fu_1744_p2;
                reg_3152 <= grp_fu_1748_p2;
                reg_3158 <= grp_fu_1752_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                y_sum_sq_128_reg_5084 <= grp_square_fu_784_ap_return_0;
                y_sum_sq_129_reg_5089 <= grp_square_fu_784_ap_return_1;
                y_sum_sq_130_reg_5094 <= grp_square_fu_784_ap_return_2;
                y_sum_sq_131_reg_5099 <= grp_square_fu_784_ap_return_3;
                y_sum_sq_132_reg_5104 <= grp_square_fu_784_ap_return_4;
                y_sum_sq_133_reg_5109 <= grp_square_fu_784_ap_return_5;
                y_sum_sq_134_reg_5114 <= grp_square_fu_784_ap_return_6;
                y_sum_sq_135_reg_5119 <= grp_square_fu_784_ap_return_7;
                y_sum_sq_136_reg_5124 <= grp_square_fu_784_ap_return_8;
                y_sum_sq_137_reg_5129 <= grp_square_fu_784_ap_return_9;
                y_sum_sq_138_reg_5134 <= grp_square_fu_784_ap_return_10;
                y_sum_sq_139_reg_5139 <= grp_square_fu_784_ap_return_11;
                y_sum_sq_140_reg_5144 <= grp_square_fu_784_ap_return_12;
                y_sum_sq_141_reg_5149 <= grp_square_fu_784_ap_return_13;
                y_sum_sq_142_reg_5154 <= grp_square_fu_784_ap_return_14;
                y_sum_sq_143_reg_5159 <= grp_square_fu_784_ap_return_15;
                y_sum_sq_144_reg_5164 <= grp_square_fu_784_ap_return_16;
                y_sum_sq_145_reg_5169 <= grp_square_fu_784_ap_return_17;
                y_sum_sq_146_reg_5174 <= grp_square_fu_784_ap_return_18;
                y_sum_sq_147_reg_5179 <= grp_square_fu_784_ap_return_19;
                y_sum_sq_148_reg_5184 <= grp_square_fu_784_ap_return_20;
                y_sum_sq_149_reg_5189 <= grp_square_fu_784_ap_return_21;
                y_sum_sq_150_reg_5194 <= grp_square_fu_784_ap_return_22;
                y_sum_sq_151_reg_5199 <= grp_square_fu_784_ap_return_23;
                y_sum_sq_152_reg_5204 <= grp_square_fu_784_ap_return_24;
                y_sum_sq_153_reg_5209 <= grp_square_fu_784_ap_return_25;
                y_sum_sq_154_reg_5214 <= grp_square_fu_784_ap_return_26;
                y_sum_sq_155_reg_5219 <= grp_square_fu_784_ap_return_27;
                y_sum_sq_156_reg_5224 <= grp_square_fu_784_ap_return_28;
                y_sum_sq_157_reg_5229 <= grp_square_fu_784_ap_return_29;
                y_sum_sq_158_reg_5234 <= grp_square_fu_784_ap_return_30;
                y_sum_sq_159_reg_5239 <= grp_square_fu_784_ap_return_31;
                y_sum_sq_160_reg_5244 <= grp_square_fu_784_ap_return_32;
                y_sum_sq_161_reg_5249 <= grp_square_fu_784_ap_return_33;
                y_sum_sq_162_reg_5254 <= grp_square_fu_784_ap_return_34;
                y_sum_sq_163_reg_5259 <= grp_square_fu_784_ap_return_35;
                y_sum_sq_164_reg_5264 <= grp_square_fu_784_ap_return_36;
                y_sum_sq_165_reg_5269 <= grp_square_fu_784_ap_return_37;
                y_sum_sq_166_reg_5274 <= grp_square_fu_784_ap_return_38;
                y_sum_sq_167_reg_5279 <= grp_square_fu_784_ap_return_39;
                y_sum_sq_168_reg_5284 <= grp_square_fu_784_ap_return_40;
                y_sum_sq_169_reg_5289 <= grp_square_fu_784_ap_return_41;
                y_sum_sq_170_reg_5294 <= grp_square_fu_784_ap_return_42;
                y_sum_sq_171_reg_5299 <= grp_square_fu_784_ap_return_43;
                y_sum_sq_172_reg_5304 <= grp_square_fu_784_ap_return_44;
                y_sum_sq_173_reg_5309 <= grp_square_fu_784_ap_return_45;
                y_sum_sq_174_reg_5314 <= grp_square_fu_784_ap_return_46;
                y_sum_sq_175_reg_5319 <= grp_square_fu_784_ap_return_47;
                y_sum_sq_176_reg_5324 <= grp_square_fu_784_ap_return_48;
                y_sum_sq_177_reg_5329 <= grp_square_fu_784_ap_return_49;
                y_sum_sq_178_reg_5334 <= grp_square_fu_784_ap_return_50;
                y_sum_sq_179_reg_5339 <= grp_square_fu_784_ap_return_51;
                y_sum_sq_180_reg_5344 <= grp_square_fu_784_ap_return_52;
                y_sum_sq_181_reg_5349 <= grp_square_fu_784_ap_return_53;
                y_sum_sq_182_reg_5354 <= grp_square_fu_784_ap_return_54;
                y_sum_sq_183_reg_5359 <= grp_square_fu_784_ap_return_55;
                y_sum_sq_184_reg_5364 <= grp_square_fu_784_ap_return_56;
                y_sum_sq_185_reg_5369 <= grp_square_fu_784_ap_return_57;
                y_sum_sq_186_reg_5374 <= grp_square_fu_784_ap_return_58;
                y_sum_sq_187_reg_5379 <= grp_square_fu_784_ap_return_59;
                y_sum_sq_188_reg_5384 <= grp_square_fu_784_ap_return_60;
                y_sum_sq_189_reg_5389 <= grp_square_fu_784_ap_return_61;
                y_sum_sq_190_reg_5394 <= grp_square_fu_784_ap_return_62;
                y_sum_sq_191_reg_5399 <= grp_square_fu_784_ap_return_63;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state32)) then
                y_sum_sq_192_reg_6364 <= grp_fu_2396_p2;
                y_sum_sq_193_reg_6369 <= grp_fu_2402_p2;
                y_sum_sq_194_reg_6374 <= grp_fu_2408_p2;
                y_sum_sq_195_reg_6379 <= grp_fu_2414_p2;
                y_sum_sq_196_reg_6384 <= grp_fu_2420_p2;
                y_sum_sq_197_reg_6389 <= grp_fu_2426_p2;
                y_sum_sq_198_reg_6394 <= grp_fu_2432_p2;
                y_sum_sq_199_reg_6399 <= grp_fu_2438_p2;
                y_sum_sq_200_reg_6404 <= grp_fu_2444_p2;
                y_sum_sq_201_reg_6409 <= grp_fu_2450_p2;
                y_sum_sq_202_reg_6414 <= grp_fu_2456_p2;
                y_sum_sq_203_reg_6419 <= grp_fu_2462_p2;
                y_sum_sq_204_reg_6424 <= grp_fu_2468_p2;
                y_sum_sq_205_reg_6429 <= grp_fu_2474_p2;
                y_sum_sq_206_reg_6434 <= grp_fu_2480_p2;
                y_sum_sq_207_reg_6439 <= grp_fu_2486_p2;
                y_sum_sq_208_reg_6444 <= grp_fu_2492_p2;
                y_sum_sq_209_reg_6449 <= grp_fu_2498_p2;
                y_sum_sq_210_reg_6454 <= grp_fu_2504_p2;
                y_sum_sq_211_reg_6459 <= grp_fu_2510_p2;
                y_sum_sq_212_reg_6464 <= grp_fu_2516_p2;
                y_sum_sq_213_reg_6469 <= grp_fu_2522_p2;
                y_sum_sq_214_reg_6474 <= grp_fu_2528_p2;
                y_sum_sq_215_reg_6479 <= grp_fu_2534_p2;
                y_sum_sq_216_reg_6484 <= grp_fu_2540_p2;
                y_sum_sq_217_reg_6489 <= grp_fu_2546_p2;
                y_sum_sq_218_reg_6494 <= grp_fu_2552_p2;
                y_sum_sq_219_reg_6499 <= grp_fu_2558_p2;
                y_sum_sq_220_reg_6504 <= grp_fu_2564_p2;
                y_sum_sq_221_reg_6509 <= grp_fu_2570_p2;
                y_sum_sq_222_reg_6514 <= grp_fu_2576_p2;
                y_sum_sq_223_reg_6519 <= grp_fu_2582_p2;
                y_sum_sq_224_reg_6524 <= grp_fu_2588_p2;
                y_sum_sq_225_reg_6529 <= grp_fu_2594_p2;
                y_sum_sq_226_reg_6534 <= grp_fu_2600_p2;
                y_sum_sq_227_reg_6539 <= grp_fu_2606_p2;
                y_sum_sq_228_reg_6544 <= grp_fu_2612_p2;
                y_sum_sq_229_reg_6549 <= grp_fu_2618_p2;
                y_sum_sq_230_reg_6554 <= grp_fu_2624_p2;
                y_sum_sq_231_reg_6559 <= grp_fu_2630_p2;
                y_sum_sq_232_reg_6564 <= grp_fu_2636_p2;
                y_sum_sq_233_reg_6569 <= grp_fu_2642_p2;
                y_sum_sq_234_reg_6574 <= grp_fu_2648_p2;
                y_sum_sq_235_reg_6579 <= grp_fu_2654_p2;
                y_sum_sq_236_reg_6584 <= grp_fu_2660_p2;
                y_sum_sq_237_reg_6589 <= grp_fu_2666_p2;
                y_sum_sq_238_reg_6594 <= grp_fu_2672_p2;
                y_sum_sq_239_reg_6599 <= grp_fu_2678_p2;
                y_sum_sq_240_reg_6604 <= grp_fu_2684_p2;
                y_sum_sq_241_reg_6609 <= grp_fu_2690_p2;
                y_sum_sq_242_reg_6614 <= grp_fu_2696_p2;
                y_sum_sq_243_reg_6619 <= grp_fu_2702_p2;
                y_sum_sq_244_reg_6624 <= grp_fu_2708_p2;
                y_sum_sq_245_reg_6629 <= grp_fu_2714_p2;
                y_sum_sq_246_reg_6634 <= grp_fu_2720_p2;
                y_sum_sq_247_reg_6639 <= grp_fu_2726_p2;
                y_sum_sq_248_reg_6644 <= grp_fu_2732_p2;
                y_sum_sq_249_reg_6649 <= grp_fu_2738_p2;
                y_sum_sq_250_reg_6654 <= grp_fu_2744_p2;
                y_sum_sq_251_reg_6659 <= grp_fu_2750_p2;
                y_sum_sq_252_reg_6664 <= grp_fu_2756_p2;
                y_sum_sq_253_reg_6669 <= grp_fu_2762_p2;
                y_sum_sq_254_reg_6674 <= grp_fu_2768_p2;
                y_sum_sq_255_reg_6679 <= grp_fu_2774_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, grp_square_fu_784_ap_done, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_ap_done, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_ap_done, ap_CS_fsm_state4, ap_CS_fsm_state33)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (grp_square_fu_784_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state21;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state22;
            when ap_ST_fsm_state22 => 
                ap_NS_fsm <= ap_ST_fsm_state23;
            when ap_ST_fsm_state23 => 
                ap_NS_fsm <= ap_ST_fsm_state24;
            when ap_ST_fsm_state24 => 
                ap_NS_fsm <= ap_ST_fsm_state25;
            when ap_ST_fsm_state25 => 
                ap_NS_fsm <= ap_ST_fsm_state26;
            when ap_ST_fsm_state26 => 
                ap_NS_fsm <= ap_ST_fsm_state27;
            when ap_ST_fsm_state27 => 
                ap_NS_fsm <= ap_ST_fsm_state28;
            when ap_ST_fsm_state28 => 
                ap_NS_fsm <= ap_ST_fsm_state29;
            when ap_ST_fsm_state29 => 
                ap_NS_fsm <= ap_ST_fsm_state30;
            when ap_ST_fsm_state30 => 
                ap_NS_fsm <= ap_ST_fsm_state31;
            when ap_ST_fsm_state31 => 
                ap_NS_fsm <= ap_ST_fsm_state32;
            when ap_ST_fsm_state32 => 
                ap_NS_fsm <= ap_ST_fsm_state33;
            when ap_ST_fsm_state33 => 
                if (((grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state33))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state33;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_d0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_d0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_d0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_d0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_d0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_d0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_d0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_d0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_address0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_address0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_d0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_d0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_address0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_address0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_d0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_d0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state20 <= ap_CS_fsm(19);
    ap_CS_fsm_state21 <= ap_CS_fsm(20);
    ap_CS_fsm_state24 <= ap_CS_fsm(23);
    ap_CS_fsm_state25 <= ap_CS_fsm(24);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state32 <= ap_CS_fsm(31);
    ap_CS_fsm_state33 <= ap_CS_fsm(32);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;
    ap_ST_fsm_state11_blk <= ap_const_logic_0;
    ap_ST_fsm_state12_blk <= ap_const_logic_0;
    ap_ST_fsm_state13_blk <= ap_const_logic_0;
    ap_ST_fsm_state14_blk <= ap_const_logic_0;
    ap_ST_fsm_state15_blk <= ap_const_logic_0;
    ap_ST_fsm_state16_blk <= ap_const_logic_0;
    ap_ST_fsm_state17_blk <= ap_const_logic_0;
    ap_ST_fsm_state18_blk <= ap_const_logic_0;
    ap_ST_fsm_state19_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state20_blk <= ap_const_logic_0;
    ap_ST_fsm_state21_blk <= ap_const_logic_0;
    ap_ST_fsm_state22_blk <= ap_const_logic_0;
    ap_ST_fsm_state23_blk <= ap_const_logic_0;
    ap_ST_fsm_state24_blk <= ap_const_logic_0;
    ap_ST_fsm_state25_blk <= ap_const_logic_0;
    ap_ST_fsm_state26_blk <= ap_const_logic_0;
    ap_ST_fsm_state27_blk <= ap_const_logic_0;
    ap_ST_fsm_state28_blk <= ap_const_logic_0;
    ap_ST_fsm_state29_blk <= ap_const_logic_0;

    ap_ST_fsm_state2_blk_assign_proc : process(grp_square_fu_784_ap_done)
    begin
        if ((grp_square_fu_784_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state30_blk <= ap_const_logic_0;
    ap_ST_fsm_state31_blk <= ap_const_logic_0;
    ap_ST_fsm_state32_blk <= ap_const_logic_0;

    ap_ST_fsm_state33_blk_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_ap_done)
    begin
        if ((grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state33_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state33_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_ST_fsm_state4_blk_assign_proc : process(grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_ap_done)
    begin
        if ((grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_ap_done, ap_CS_fsm_state33)
    begin
        if ((((grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state33)) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_ap_done, ap_CS_fsm_state33)
    begin
        if (((grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state33))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_ap_start <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_ap_start_reg;
    grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_ap_start <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_ap_start_reg;

    grp_fu_1500_ce_assign_proc : process(grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1500_p_ce, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1500_p_ce, ap_CS_fsm_state4, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1500_ce <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1500_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1500_ce <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1500_p_ce;
        else 
            grp_fu_1500_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1500_opcode_assign_proc : process(grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1500_p_opcode, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1500_p_opcode, ap_CS_fsm_state4, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1500_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1500_p_opcode),2));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1500_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1500_p_opcode),2));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1500_opcode <= ap_const_lv2_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1500_opcode <= ap_const_lv2_0;
        else 
            grp_fu_1500_opcode <= "XX";
        end if; 
    end process;


    grp_fu_1500_p0_assign_proc : process(reg_2780, y_sum_sq_128_reg_5084, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1500_p_din0, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1500_p_din0, ap_CS_fsm_state4, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1500_p0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1500_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1500_p0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1500_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1500_p0 <= reg_2780;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1500_p0 <= y_sum_sq_128_reg_5084;
        else 
            grp_fu_1500_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1500_p1_assign_proc : process(mul_reg_6044, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1500_p_din1, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1500_p_din1, ap_CS_fsm_state4, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1500_p1 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1500_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1500_p1 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1500_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1500_p1 <= ap_const_lv32_3727C5AC;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1500_p1 <= mul_reg_6044;
        else 
            grp_fu_1500_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1504_ce_assign_proc : process(grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1504_p_ce, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1504_p_ce, ap_CS_fsm_state4, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1504_ce <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1504_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1504_ce <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1504_p_ce;
        else 
            grp_fu_1504_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1504_opcode_assign_proc : process(grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1504_p_opcode, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1504_p_opcode, ap_CS_fsm_state4, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1504_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1504_p_opcode),2));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1504_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1504_p_opcode),2));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1504_opcode <= ap_const_lv2_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1504_opcode <= ap_const_lv2_0;
        else 
            grp_fu_1504_opcode <= "XX";
        end if; 
    end process;


    grp_fu_1504_p0_assign_proc : process(reg_2786, y_sum_sq_129_reg_5089, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1504_p_din0, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1504_p_din0, ap_CS_fsm_state4, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1504_p0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1504_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1504_p0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1504_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1504_p0 <= reg_2786;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1504_p0 <= y_sum_sq_129_reg_5089;
        else 
            grp_fu_1504_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1504_p1_assign_proc : process(mul46_1_reg_6049, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1504_p_din1, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1504_p_din1, ap_CS_fsm_state4, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1504_p1 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1504_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1504_p1 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1504_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1504_p1 <= ap_const_lv32_3727C5AC;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1504_p1 <= mul46_1_reg_6049;
        else 
            grp_fu_1504_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1508_ce_assign_proc : process(grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1508_p_ce, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1508_p_ce, ap_CS_fsm_state4, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1508_ce <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1508_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1508_ce <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1508_p_ce;
        else 
            grp_fu_1508_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1508_opcode_assign_proc : process(grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1508_p_opcode, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1508_p_opcode, ap_CS_fsm_state4, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1508_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1508_p_opcode),2));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1508_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1508_p_opcode),2));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1508_opcode <= ap_const_lv2_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1508_opcode <= ap_const_lv2_0;
        else 
            grp_fu_1508_opcode <= "XX";
        end if; 
    end process;


    grp_fu_1508_p0_assign_proc : process(reg_2792, y_sum_sq_130_reg_5094, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1508_p_din0, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1508_p_din0, ap_CS_fsm_state4, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1508_p0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1508_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1508_p0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1508_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1508_p0 <= reg_2792;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1508_p0 <= y_sum_sq_130_reg_5094;
        else 
            grp_fu_1508_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1508_p1_assign_proc : process(mul46_2_reg_6054, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1508_p_din1, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1508_p_din1, ap_CS_fsm_state4, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1508_p1 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1508_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1508_p1 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1508_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1508_p1 <= ap_const_lv32_3727C5AC;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1508_p1 <= mul46_2_reg_6054;
        else 
            grp_fu_1508_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1512_ce_assign_proc : process(grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1512_p_ce, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1512_p_ce, ap_CS_fsm_state4, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1512_ce <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1512_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1512_ce <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1512_p_ce;
        else 
            grp_fu_1512_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1512_opcode_assign_proc : process(grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1512_p_opcode, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1512_p_opcode, ap_CS_fsm_state4, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1512_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1512_p_opcode),2));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1512_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1512_p_opcode),2));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1512_opcode <= ap_const_lv2_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1512_opcode <= ap_const_lv2_0;
        else 
            grp_fu_1512_opcode <= "XX";
        end if; 
    end process;


    grp_fu_1512_p0_assign_proc : process(reg_2798, y_sum_sq_131_reg_5099, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1512_p_din0, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1512_p_din0, ap_CS_fsm_state4, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1512_p0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1512_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1512_p0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1512_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1512_p0 <= reg_2798;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1512_p0 <= y_sum_sq_131_reg_5099;
        else 
            grp_fu_1512_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1512_p1_assign_proc : process(mul46_3_reg_6059, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1512_p_din1, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1512_p_din1, ap_CS_fsm_state4, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1512_p1 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1512_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1512_p1 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1512_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1512_p1 <= ap_const_lv32_3727C5AC;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1512_p1 <= mul46_3_reg_6059;
        else 
            grp_fu_1512_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1516_ce_assign_proc : process(grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1516_p_ce, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1516_p_ce, ap_CS_fsm_state4, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1516_ce <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1516_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1516_ce <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1516_p_ce;
        else 
            grp_fu_1516_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1516_opcode_assign_proc : process(grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1516_p_opcode, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1516_p_opcode, ap_CS_fsm_state4, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1516_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1516_p_opcode),2));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1516_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1516_p_opcode),2));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1516_opcode <= ap_const_lv2_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1516_opcode <= ap_const_lv2_0;
        else 
            grp_fu_1516_opcode <= "XX";
        end if; 
    end process;


    grp_fu_1516_p0_assign_proc : process(reg_2804, y_sum_sq_132_reg_5104, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1516_p_din0, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1516_p_din0, ap_CS_fsm_state4, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1516_p0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1516_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1516_p0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1516_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1516_p0 <= reg_2804;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1516_p0 <= y_sum_sq_132_reg_5104;
        else 
            grp_fu_1516_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1516_p1_assign_proc : process(mul46_4_reg_6064, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1516_p_din1, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1516_p_din1, ap_CS_fsm_state4, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1516_p1 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1516_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1516_p1 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1516_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1516_p1 <= ap_const_lv32_3727C5AC;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1516_p1 <= mul46_4_reg_6064;
        else 
            grp_fu_1516_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1520_ce_assign_proc : process(grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1520_p_ce, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1520_p_ce, ap_CS_fsm_state4, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1520_ce <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1520_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1520_ce <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1520_p_ce;
        else 
            grp_fu_1520_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1520_opcode_assign_proc : process(grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1520_p_opcode, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1520_p_opcode, ap_CS_fsm_state4, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1520_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1520_p_opcode),2));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1520_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1520_p_opcode),2));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1520_opcode <= ap_const_lv2_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1520_opcode <= ap_const_lv2_0;
        else 
            grp_fu_1520_opcode <= "XX";
        end if; 
    end process;


    grp_fu_1520_p0_assign_proc : process(reg_2810, y_sum_sq_133_reg_5109, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1520_p_din0, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1520_p_din0, ap_CS_fsm_state4, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1520_p0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1520_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1520_p0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1520_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1520_p0 <= reg_2810;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1520_p0 <= y_sum_sq_133_reg_5109;
        else 
            grp_fu_1520_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1520_p1_assign_proc : process(mul46_5_reg_6069, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1520_p_din1, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1520_p_din1, ap_CS_fsm_state4, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1520_p1 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1520_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1520_p1 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1520_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1520_p1 <= ap_const_lv32_3727C5AC;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1520_p1 <= mul46_5_reg_6069;
        else 
            grp_fu_1520_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1524_ce_assign_proc : process(grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1524_p_ce, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1524_p_ce, ap_CS_fsm_state4, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1524_ce <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1524_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1524_ce <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1524_p_ce;
        else 
            grp_fu_1524_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1524_opcode_assign_proc : process(grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1524_p_opcode, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1524_p_opcode, ap_CS_fsm_state4, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1524_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1524_p_opcode),2));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1524_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1524_p_opcode),2));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1524_opcode <= ap_const_lv2_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1524_opcode <= ap_const_lv2_0;
        else 
            grp_fu_1524_opcode <= "XX";
        end if; 
    end process;


    grp_fu_1524_p0_assign_proc : process(reg_2816, y_sum_sq_134_reg_5114, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1524_p_din0, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1524_p_din0, ap_CS_fsm_state4, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1524_p0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1524_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1524_p0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1524_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1524_p0 <= reg_2816;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1524_p0 <= y_sum_sq_134_reg_5114;
        else 
            grp_fu_1524_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1524_p1_assign_proc : process(mul46_6_reg_6074, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1524_p_din1, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1524_p_din1, ap_CS_fsm_state4, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1524_p1 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1524_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1524_p1 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1524_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1524_p1 <= ap_const_lv32_3727C5AC;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1524_p1 <= mul46_6_reg_6074;
        else 
            grp_fu_1524_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1528_ce_assign_proc : process(grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1528_p_ce, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1528_p_ce, ap_CS_fsm_state4, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1528_ce <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1528_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1528_ce <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1528_p_ce;
        else 
            grp_fu_1528_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1528_opcode_assign_proc : process(grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1528_p_opcode, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1528_p_opcode, ap_CS_fsm_state4, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1528_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1528_p_opcode),2));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1528_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1528_p_opcode),2));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1528_opcode <= ap_const_lv2_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1528_opcode <= ap_const_lv2_0;
        else 
            grp_fu_1528_opcode <= "XX";
        end if; 
    end process;


    grp_fu_1528_p0_assign_proc : process(reg_2822, y_sum_sq_135_reg_5119, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1528_p_din0, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1528_p_din0, ap_CS_fsm_state4, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1528_p0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1528_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1528_p0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1528_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1528_p0 <= reg_2822;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1528_p0 <= y_sum_sq_135_reg_5119;
        else 
            grp_fu_1528_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1528_p1_assign_proc : process(mul46_7_reg_6079, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1528_p_din1, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1528_p_din1, ap_CS_fsm_state4, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1528_p1 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1528_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1528_p1 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1528_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1528_p1 <= ap_const_lv32_3727C5AC;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1528_p1 <= mul46_7_reg_6079;
        else 
            grp_fu_1528_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1532_ce_assign_proc : process(grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1532_p_ce, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1532_p_ce, ap_CS_fsm_state4, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1532_ce <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1532_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1532_ce <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1532_p_ce;
        else 
            grp_fu_1532_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1532_opcode_assign_proc : process(grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1532_p_opcode, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1532_p_opcode, ap_CS_fsm_state4, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1532_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1532_p_opcode),2));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1532_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1532_p_opcode),2));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1532_opcode <= ap_const_lv2_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1532_opcode <= ap_const_lv2_0;
        else 
            grp_fu_1532_opcode <= "XX";
        end if; 
    end process;


    grp_fu_1532_p0_assign_proc : process(reg_2828, y_sum_sq_136_reg_5124, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1532_p_din0, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1532_p_din0, ap_CS_fsm_state4, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1532_p0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1532_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1532_p0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1532_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1532_p0 <= reg_2828;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1532_p0 <= y_sum_sq_136_reg_5124;
        else 
            grp_fu_1532_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1532_p1_assign_proc : process(mul46_8_reg_6084, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1532_p_din1, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1532_p_din1, ap_CS_fsm_state4, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1532_p1 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1532_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1532_p1 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1532_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1532_p1 <= ap_const_lv32_3727C5AC;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1532_p1 <= mul46_8_reg_6084;
        else 
            grp_fu_1532_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1536_ce_assign_proc : process(grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1536_p_ce, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1536_p_ce, ap_CS_fsm_state4, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1536_ce <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1536_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1536_ce <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1536_p_ce;
        else 
            grp_fu_1536_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1536_opcode_assign_proc : process(grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1536_p_opcode, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1536_p_opcode, ap_CS_fsm_state4, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1536_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1536_p_opcode),2));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1536_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1536_p_opcode),2));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1536_opcode <= ap_const_lv2_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1536_opcode <= ap_const_lv2_0;
        else 
            grp_fu_1536_opcode <= "XX";
        end if; 
    end process;


    grp_fu_1536_p0_assign_proc : process(reg_2834, y_sum_sq_137_reg_5129, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1536_p_din0, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1536_p_din0, ap_CS_fsm_state4, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1536_p0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1536_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1536_p0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1536_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1536_p0 <= reg_2834;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1536_p0 <= y_sum_sq_137_reg_5129;
        else 
            grp_fu_1536_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1536_p1_assign_proc : process(mul46_9_reg_6089, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1536_p_din1, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1536_p_din1, ap_CS_fsm_state4, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1536_p1 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1536_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1536_p1 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1536_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1536_p1 <= ap_const_lv32_3727C5AC;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1536_p1 <= mul46_9_reg_6089;
        else 
            grp_fu_1536_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1540_ce_assign_proc : process(grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1540_p_ce, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1540_p_ce, ap_CS_fsm_state4, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1540_ce <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1540_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1540_ce <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1540_p_ce;
        else 
            grp_fu_1540_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1540_opcode_assign_proc : process(grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1540_p_opcode, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1540_p_opcode, ap_CS_fsm_state4, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1540_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1540_p_opcode),2));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1540_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1540_p_opcode),2));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1540_opcode <= ap_const_lv2_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1540_opcode <= ap_const_lv2_0;
        else 
            grp_fu_1540_opcode <= "XX";
        end if; 
    end process;


    grp_fu_1540_p0_assign_proc : process(reg_2840, y_sum_sq_138_reg_5134, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1540_p_din0, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1540_p_din0, ap_CS_fsm_state4, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1540_p0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1540_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1540_p0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1540_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1540_p0 <= reg_2840;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1540_p0 <= y_sum_sq_138_reg_5134;
        else 
            grp_fu_1540_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1540_p1_assign_proc : process(mul46_s_reg_6094, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1540_p_din1, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1540_p_din1, ap_CS_fsm_state4, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1540_p1 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1540_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1540_p1 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1540_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1540_p1 <= ap_const_lv32_3727C5AC;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1540_p1 <= mul46_s_reg_6094;
        else 
            grp_fu_1540_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1544_ce_assign_proc : process(grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1544_p_ce, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1544_p_ce, ap_CS_fsm_state4, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1544_ce <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1544_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1544_ce <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1544_p_ce;
        else 
            grp_fu_1544_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1544_opcode_assign_proc : process(grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1544_p_opcode, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1544_p_opcode, ap_CS_fsm_state4, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1544_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1544_p_opcode),2));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1544_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1544_p_opcode),2));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1544_opcode <= ap_const_lv2_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1544_opcode <= ap_const_lv2_0;
        else 
            grp_fu_1544_opcode <= "XX";
        end if; 
    end process;


    grp_fu_1544_p0_assign_proc : process(reg_2846, y_sum_sq_139_reg_5139, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1544_p_din0, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1544_p_din0, ap_CS_fsm_state4, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1544_p0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1544_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1544_p0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1544_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1544_p0 <= reg_2846;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1544_p0 <= y_sum_sq_139_reg_5139;
        else 
            grp_fu_1544_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1544_p1_assign_proc : process(mul46_10_reg_6099, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1544_p_din1, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1544_p_din1, ap_CS_fsm_state4, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1544_p1 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1544_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1544_p1 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1544_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1544_p1 <= ap_const_lv32_3727C5AC;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1544_p1 <= mul46_10_reg_6099;
        else 
            grp_fu_1544_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1548_ce_assign_proc : process(grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1548_p_ce, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1548_p_ce, ap_CS_fsm_state4, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1548_ce <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1548_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1548_ce <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1548_p_ce;
        else 
            grp_fu_1548_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1548_opcode_assign_proc : process(grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1548_p_opcode, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1548_p_opcode, ap_CS_fsm_state4, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1548_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1548_p_opcode),2));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1548_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1548_p_opcode),2));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1548_opcode <= ap_const_lv2_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1548_opcode <= ap_const_lv2_0;
        else 
            grp_fu_1548_opcode <= "XX";
        end if; 
    end process;


    grp_fu_1548_p0_assign_proc : process(reg_2852, y_sum_sq_140_reg_5144, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1548_p_din0, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1548_p_din0, ap_CS_fsm_state4, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1548_p0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1548_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1548_p0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1548_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1548_p0 <= reg_2852;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1548_p0 <= y_sum_sq_140_reg_5144;
        else 
            grp_fu_1548_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1548_p1_assign_proc : process(mul46_11_reg_6104, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1548_p_din1, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1548_p_din1, ap_CS_fsm_state4, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1548_p1 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1548_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1548_p1 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1548_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1548_p1 <= ap_const_lv32_3727C5AC;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1548_p1 <= mul46_11_reg_6104;
        else 
            grp_fu_1548_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1552_ce_assign_proc : process(grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1552_p_ce, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1552_p_ce, ap_CS_fsm_state4, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1552_ce <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1552_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1552_ce <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1552_p_ce;
        else 
            grp_fu_1552_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1552_opcode_assign_proc : process(grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1552_p_opcode, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1552_p_opcode, ap_CS_fsm_state4, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1552_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1552_p_opcode),2));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1552_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1552_p_opcode),2));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1552_opcode <= ap_const_lv2_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1552_opcode <= ap_const_lv2_0;
        else 
            grp_fu_1552_opcode <= "XX";
        end if; 
    end process;


    grp_fu_1552_p0_assign_proc : process(reg_2858, y_sum_sq_141_reg_5149, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1552_p_din0, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1552_p_din0, ap_CS_fsm_state4, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1552_p0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1552_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1552_p0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1552_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1552_p0 <= reg_2858;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1552_p0 <= y_sum_sq_141_reg_5149;
        else 
            grp_fu_1552_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1552_p1_assign_proc : process(mul46_12_reg_6109, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1552_p_din1, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1552_p_din1, ap_CS_fsm_state4, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1552_p1 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1552_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1552_p1 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1552_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1552_p1 <= ap_const_lv32_3727C5AC;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1552_p1 <= mul46_12_reg_6109;
        else 
            grp_fu_1552_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1556_ce_assign_proc : process(grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1556_p_ce, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1556_p_ce, ap_CS_fsm_state4, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1556_ce <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1556_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1556_ce <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1556_p_ce;
        else 
            grp_fu_1556_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1556_opcode_assign_proc : process(grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1556_p_opcode, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1556_p_opcode, ap_CS_fsm_state4, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1556_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1556_p_opcode),2));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1556_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1556_p_opcode),2));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1556_opcode <= ap_const_lv2_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1556_opcode <= ap_const_lv2_0;
        else 
            grp_fu_1556_opcode <= "XX";
        end if; 
    end process;


    grp_fu_1556_p0_assign_proc : process(reg_2864, y_sum_sq_142_reg_5154, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1556_p_din0, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1556_p_din0, ap_CS_fsm_state4, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1556_p0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1556_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1556_p0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1556_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1556_p0 <= reg_2864;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1556_p0 <= y_sum_sq_142_reg_5154;
        else 
            grp_fu_1556_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1556_p1_assign_proc : process(mul46_13_reg_6114, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1556_p_din1, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1556_p_din1, ap_CS_fsm_state4, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1556_p1 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1556_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1556_p1 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1556_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1556_p1 <= ap_const_lv32_3727C5AC;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1556_p1 <= mul46_13_reg_6114;
        else 
            grp_fu_1556_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1560_ce_assign_proc : process(grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1560_p_ce, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1560_p_ce, ap_CS_fsm_state4, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1560_ce <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1560_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1560_ce <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1560_p_ce;
        else 
            grp_fu_1560_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1560_opcode_assign_proc : process(grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1560_p_opcode, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1560_p_opcode, ap_CS_fsm_state4, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1560_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1560_p_opcode),2));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1560_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1560_p_opcode),2));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1560_opcode <= ap_const_lv2_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1560_opcode <= ap_const_lv2_0;
        else 
            grp_fu_1560_opcode <= "XX";
        end if; 
    end process;


    grp_fu_1560_p0_assign_proc : process(reg_2870, y_sum_sq_143_reg_5159, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1560_p_din0, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1560_p_din0, ap_CS_fsm_state4, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1560_p0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1560_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1560_p0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1560_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1560_p0 <= reg_2870;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1560_p0 <= y_sum_sq_143_reg_5159;
        else 
            grp_fu_1560_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1560_p1_assign_proc : process(mul46_14_reg_6119, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1560_p_din1, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1560_p_din1, ap_CS_fsm_state4, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1560_p1 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1560_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1560_p1 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1560_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1560_p1 <= ap_const_lv32_3727C5AC;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1560_p1 <= mul46_14_reg_6119;
        else 
            grp_fu_1560_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1564_ce_assign_proc : process(grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1564_p_ce, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1564_p_ce, ap_CS_fsm_state4, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1564_ce <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1564_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1564_ce <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1564_p_ce;
        else 
            grp_fu_1564_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1564_opcode_assign_proc : process(grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1564_p_opcode, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1564_p_opcode, ap_CS_fsm_state4, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1564_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1564_p_opcode),2));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1564_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1564_p_opcode),2));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1564_opcode <= ap_const_lv2_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1564_opcode <= ap_const_lv2_0;
        else 
            grp_fu_1564_opcode <= "XX";
        end if; 
    end process;


    grp_fu_1564_p0_assign_proc : process(reg_2876, y_sum_sq_144_reg_5164, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1564_p_din0, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1564_p_din0, ap_CS_fsm_state4, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1564_p0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1564_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1564_p0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1564_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1564_p0 <= reg_2876;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1564_p0 <= y_sum_sq_144_reg_5164;
        else 
            grp_fu_1564_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1564_p1_assign_proc : process(mul46_15_reg_6124, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1564_p_din1, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1564_p_din1, ap_CS_fsm_state4, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1564_p1 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1564_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1564_p1 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1564_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1564_p1 <= ap_const_lv32_3727C5AC;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1564_p1 <= mul46_15_reg_6124;
        else 
            grp_fu_1564_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1568_ce_assign_proc : process(grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1568_p_ce, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1568_p_ce, ap_CS_fsm_state4, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1568_ce <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1568_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1568_ce <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1568_p_ce;
        else 
            grp_fu_1568_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1568_opcode_assign_proc : process(grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1568_p_opcode, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1568_p_opcode, ap_CS_fsm_state4, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1568_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1568_p_opcode),2));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1568_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1568_p_opcode),2));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1568_opcode <= ap_const_lv2_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1568_opcode <= ap_const_lv2_0;
        else 
            grp_fu_1568_opcode <= "XX";
        end if; 
    end process;


    grp_fu_1568_p0_assign_proc : process(reg_2882, y_sum_sq_145_reg_5169, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1568_p_din0, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1568_p_din0, ap_CS_fsm_state4, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1568_p0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1568_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1568_p0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1568_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1568_p0 <= reg_2882;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1568_p0 <= y_sum_sq_145_reg_5169;
        else 
            grp_fu_1568_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1568_p1_assign_proc : process(mul46_16_reg_6129, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1568_p_din1, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1568_p_din1, ap_CS_fsm_state4, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1568_p1 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1568_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1568_p1 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1568_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1568_p1 <= ap_const_lv32_3727C5AC;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1568_p1 <= mul46_16_reg_6129;
        else 
            grp_fu_1568_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1572_ce_assign_proc : process(grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1572_p_ce, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1572_p_ce, ap_CS_fsm_state4, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1572_ce <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1572_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1572_ce <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1572_p_ce;
        else 
            grp_fu_1572_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1572_opcode_assign_proc : process(grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1572_p_opcode, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1572_p_opcode, ap_CS_fsm_state4, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1572_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1572_p_opcode),2));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1572_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1572_p_opcode),2));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1572_opcode <= ap_const_lv2_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1572_opcode <= ap_const_lv2_0;
        else 
            grp_fu_1572_opcode <= "XX";
        end if; 
    end process;


    grp_fu_1572_p0_assign_proc : process(reg_2888, y_sum_sq_146_reg_5174, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1572_p_din0, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1572_p_din0, ap_CS_fsm_state4, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1572_p0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1572_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1572_p0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1572_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1572_p0 <= reg_2888;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1572_p0 <= y_sum_sq_146_reg_5174;
        else 
            grp_fu_1572_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1572_p1_assign_proc : process(mul46_17_reg_6134, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1572_p_din1, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1572_p_din1, ap_CS_fsm_state4, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1572_p1 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1572_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1572_p1 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1572_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1572_p1 <= ap_const_lv32_3727C5AC;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1572_p1 <= mul46_17_reg_6134;
        else 
            grp_fu_1572_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1576_ce_assign_proc : process(grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1576_p_ce, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1576_p_ce, ap_CS_fsm_state4, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1576_ce <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1576_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1576_ce <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1576_p_ce;
        else 
            grp_fu_1576_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1576_opcode_assign_proc : process(grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1576_p_opcode, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1576_p_opcode, ap_CS_fsm_state4, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1576_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1576_p_opcode),2));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1576_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1576_p_opcode),2));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1576_opcode <= ap_const_lv2_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1576_opcode <= ap_const_lv2_0;
        else 
            grp_fu_1576_opcode <= "XX";
        end if; 
    end process;


    grp_fu_1576_p0_assign_proc : process(reg_2894, y_sum_sq_147_reg_5179, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1576_p_din0, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1576_p_din0, ap_CS_fsm_state4, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1576_p0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1576_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1576_p0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1576_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1576_p0 <= reg_2894;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1576_p0 <= y_sum_sq_147_reg_5179;
        else 
            grp_fu_1576_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1576_p1_assign_proc : process(mul46_18_reg_6139, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1576_p_din1, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1576_p_din1, ap_CS_fsm_state4, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1576_p1 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1576_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1576_p1 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1576_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1576_p1 <= ap_const_lv32_3727C5AC;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1576_p1 <= mul46_18_reg_6139;
        else 
            grp_fu_1576_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1580_ce_assign_proc : process(grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1580_p_ce, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1580_p_ce, ap_CS_fsm_state4, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1580_ce <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1580_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1580_ce <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1580_p_ce;
        else 
            grp_fu_1580_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1580_opcode_assign_proc : process(grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1580_p_opcode, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1580_p_opcode, ap_CS_fsm_state4, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1580_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1580_p_opcode),2));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1580_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1580_p_opcode),2));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1580_opcode <= ap_const_lv2_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1580_opcode <= ap_const_lv2_0;
        else 
            grp_fu_1580_opcode <= "XX";
        end if; 
    end process;


    grp_fu_1580_p0_assign_proc : process(reg_2900, y_sum_sq_148_reg_5184, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1580_p_din0, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1580_p_din0, ap_CS_fsm_state4, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1580_p0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1580_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1580_p0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1580_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1580_p0 <= reg_2900;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1580_p0 <= y_sum_sq_148_reg_5184;
        else 
            grp_fu_1580_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1580_p1_assign_proc : process(mul46_19_reg_6144, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1580_p_din1, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1580_p_din1, ap_CS_fsm_state4, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1580_p1 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1580_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1580_p1 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1580_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1580_p1 <= ap_const_lv32_3727C5AC;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1580_p1 <= mul46_19_reg_6144;
        else 
            grp_fu_1580_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1584_ce_assign_proc : process(grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1584_p_ce, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1584_p_ce, ap_CS_fsm_state4, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1584_ce <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1584_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1584_ce <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1584_p_ce;
        else 
            grp_fu_1584_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1584_opcode_assign_proc : process(grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1584_p_opcode, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1584_p_opcode, ap_CS_fsm_state4, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1584_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1584_p_opcode),2));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1584_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1584_p_opcode),2));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1584_opcode <= ap_const_lv2_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1584_opcode <= ap_const_lv2_0;
        else 
            grp_fu_1584_opcode <= "XX";
        end if; 
    end process;


    grp_fu_1584_p0_assign_proc : process(reg_2906, y_sum_sq_149_reg_5189, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1584_p_din0, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1584_p_din0, ap_CS_fsm_state4, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1584_p0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1584_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1584_p0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1584_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1584_p0 <= reg_2906;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1584_p0 <= y_sum_sq_149_reg_5189;
        else 
            grp_fu_1584_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1584_p1_assign_proc : process(mul46_20_reg_6149, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1584_p_din1, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1584_p_din1, ap_CS_fsm_state4, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1584_p1 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1584_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1584_p1 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_grp_fu_1584_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1584_p1 <= ap_const_lv32_3727C5AC;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1584_p1 <= mul46_20_reg_6149;
        else 
            grp_fu_1584_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1588_ce_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1588_p_ce, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1588_ce <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1588_p_ce;
        else 
            grp_fu_1588_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1588_opcode_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1588_p_opcode, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1588_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1588_p_opcode),2));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1588_opcode <= ap_const_lv2_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1588_opcode <= ap_const_lv2_0;
        else 
            grp_fu_1588_opcode <= "XX";
        end if; 
    end process;


    grp_fu_1588_p0_assign_proc : process(reg_2912, y_sum_sq_150_reg_5194, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1588_p_din0, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1588_p0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1588_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1588_p0 <= reg_2912;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1588_p0 <= y_sum_sq_150_reg_5194;
        else 
            grp_fu_1588_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1588_p1_assign_proc : process(mul46_21_reg_6154, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1588_p_din1, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1588_p1 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1588_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1588_p1 <= ap_const_lv32_3727C5AC;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1588_p1 <= mul46_21_reg_6154;
        else 
            grp_fu_1588_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1592_ce_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1592_p_ce, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1592_ce <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1592_p_ce;
        else 
            grp_fu_1592_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1592_opcode_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1592_p_opcode, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1592_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1592_p_opcode),2));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1592_opcode <= ap_const_lv2_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1592_opcode <= ap_const_lv2_0;
        else 
            grp_fu_1592_opcode <= "XX";
        end if; 
    end process;


    grp_fu_1592_p0_assign_proc : process(reg_2918, y_sum_sq_151_reg_5199, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1592_p_din0, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1592_p0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1592_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1592_p0 <= reg_2918;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1592_p0 <= y_sum_sq_151_reg_5199;
        else 
            grp_fu_1592_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1592_p1_assign_proc : process(mul46_22_reg_6159, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1592_p_din1, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1592_p1 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1592_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1592_p1 <= ap_const_lv32_3727C5AC;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1592_p1 <= mul46_22_reg_6159;
        else 
            grp_fu_1592_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1596_ce_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1596_p_ce, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1596_ce <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1596_p_ce;
        else 
            grp_fu_1596_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1596_opcode_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1596_p_opcode, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1596_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1596_p_opcode),2));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1596_opcode <= ap_const_lv2_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1596_opcode <= ap_const_lv2_0;
        else 
            grp_fu_1596_opcode <= "XX";
        end if; 
    end process;


    grp_fu_1596_p0_assign_proc : process(reg_2924, y_sum_sq_152_reg_5204, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1596_p_din0, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1596_p0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1596_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1596_p0 <= reg_2924;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1596_p0 <= y_sum_sq_152_reg_5204;
        else 
            grp_fu_1596_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1596_p1_assign_proc : process(mul46_23_reg_6164, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1596_p_din1, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1596_p1 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1596_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1596_p1 <= ap_const_lv32_3727C5AC;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1596_p1 <= mul46_23_reg_6164;
        else 
            grp_fu_1596_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1600_ce_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1600_p_ce, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1600_ce <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1600_p_ce;
        else 
            grp_fu_1600_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1600_opcode_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1600_p_opcode, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1600_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1600_p_opcode),2));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1600_opcode <= ap_const_lv2_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1600_opcode <= ap_const_lv2_0;
        else 
            grp_fu_1600_opcode <= "XX";
        end if; 
    end process;


    grp_fu_1600_p0_assign_proc : process(reg_2930, y_sum_sq_153_reg_5209, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1600_p_din0, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1600_p0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1600_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1600_p0 <= reg_2930;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1600_p0 <= y_sum_sq_153_reg_5209;
        else 
            grp_fu_1600_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1600_p1_assign_proc : process(mul46_24_reg_6169, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1600_p_din1, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1600_p1 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1600_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1600_p1 <= ap_const_lv32_3727C5AC;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1600_p1 <= mul46_24_reg_6169;
        else 
            grp_fu_1600_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1604_ce_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1604_p_ce, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1604_ce <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1604_p_ce;
        else 
            grp_fu_1604_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1604_opcode_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1604_p_opcode, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1604_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1604_p_opcode),2));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1604_opcode <= ap_const_lv2_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1604_opcode <= ap_const_lv2_0;
        else 
            grp_fu_1604_opcode <= "XX";
        end if; 
    end process;


    grp_fu_1604_p0_assign_proc : process(reg_2936, y_sum_sq_154_reg_5214, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1604_p_din0, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1604_p0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1604_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1604_p0 <= reg_2936;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1604_p0 <= y_sum_sq_154_reg_5214;
        else 
            grp_fu_1604_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1604_p1_assign_proc : process(mul46_25_reg_6174, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1604_p_din1, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1604_p1 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1604_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1604_p1 <= ap_const_lv32_3727C5AC;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1604_p1 <= mul46_25_reg_6174;
        else 
            grp_fu_1604_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1608_ce_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1608_p_ce, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1608_ce <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1608_p_ce;
        else 
            grp_fu_1608_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1608_opcode_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1608_p_opcode, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1608_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1608_p_opcode),2));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1608_opcode <= ap_const_lv2_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1608_opcode <= ap_const_lv2_0;
        else 
            grp_fu_1608_opcode <= "XX";
        end if; 
    end process;


    grp_fu_1608_p0_assign_proc : process(reg_2942, y_sum_sq_155_reg_5219, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1608_p_din0, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1608_p0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1608_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1608_p0 <= reg_2942;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1608_p0 <= y_sum_sq_155_reg_5219;
        else 
            grp_fu_1608_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1608_p1_assign_proc : process(mul46_26_reg_6179, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1608_p_din1, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1608_p1 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1608_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1608_p1 <= ap_const_lv32_3727C5AC;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1608_p1 <= mul46_26_reg_6179;
        else 
            grp_fu_1608_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1612_ce_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1612_p_ce, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1612_ce <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1612_p_ce;
        else 
            grp_fu_1612_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1612_opcode_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1612_p_opcode, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1612_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1612_p_opcode),2));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1612_opcode <= ap_const_lv2_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1612_opcode <= ap_const_lv2_0;
        else 
            grp_fu_1612_opcode <= "XX";
        end if; 
    end process;


    grp_fu_1612_p0_assign_proc : process(reg_2948, y_sum_sq_156_reg_5224, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1612_p_din0, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1612_p0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1612_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1612_p0 <= reg_2948;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1612_p0 <= y_sum_sq_156_reg_5224;
        else 
            grp_fu_1612_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1612_p1_assign_proc : process(mul46_27_reg_6184, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1612_p_din1, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1612_p1 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1612_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1612_p1 <= ap_const_lv32_3727C5AC;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1612_p1 <= mul46_27_reg_6184;
        else 
            grp_fu_1612_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1616_ce_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1616_p_ce, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1616_ce <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1616_p_ce;
        else 
            grp_fu_1616_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1616_opcode_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1616_p_opcode, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1616_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1616_p_opcode),2));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1616_opcode <= ap_const_lv2_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1616_opcode <= ap_const_lv2_0;
        else 
            grp_fu_1616_opcode <= "XX";
        end if; 
    end process;


    grp_fu_1616_p0_assign_proc : process(reg_2954, y_sum_sq_157_reg_5229, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1616_p_din0, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1616_p0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1616_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1616_p0 <= reg_2954;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1616_p0 <= y_sum_sq_157_reg_5229;
        else 
            grp_fu_1616_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1616_p1_assign_proc : process(mul46_28_reg_6189, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1616_p_din1, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1616_p1 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1616_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1616_p1 <= ap_const_lv32_3727C5AC;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1616_p1 <= mul46_28_reg_6189;
        else 
            grp_fu_1616_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1620_ce_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1620_p_ce, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1620_ce <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1620_p_ce;
        else 
            grp_fu_1620_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1620_opcode_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1620_p_opcode, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1620_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1620_p_opcode),2));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1620_opcode <= ap_const_lv2_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1620_opcode <= ap_const_lv2_0;
        else 
            grp_fu_1620_opcode <= "XX";
        end if; 
    end process;


    grp_fu_1620_p0_assign_proc : process(reg_2960, y_sum_sq_158_reg_5234, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1620_p_din0, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1620_p0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1620_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1620_p0 <= reg_2960;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1620_p0 <= y_sum_sq_158_reg_5234;
        else 
            grp_fu_1620_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1620_p1_assign_proc : process(mul46_29_reg_6194, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1620_p_din1, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1620_p1 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1620_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1620_p1 <= ap_const_lv32_3727C5AC;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1620_p1 <= mul46_29_reg_6194;
        else 
            grp_fu_1620_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1624_ce_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1624_p_ce, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1624_ce <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1624_p_ce;
        else 
            grp_fu_1624_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1624_opcode_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1624_p_opcode, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1624_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1624_p_opcode),2));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1624_opcode <= ap_const_lv2_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1624_opcode <= ap_const_lv2_0;
        else 
            grp_fu_1624_opcode <= "XX";
        end if; 
    end process;


    grp_fu_1624_p0_assign_proc : process(reg_2966, y_sum_sq_159_reg_5239, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1624_p_din0, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1624_p0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1624_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1624_p0 <= reg_2966;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1624_p0 <= y_sum_sq_159_reg_5239;
        else 
            grp_fu_1624_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1624_p1_assign_proc : process(mul46_30_reg_6199, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1624_p_din1, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1624_p1 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1624_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1624_p1 <= ap_const_lv32_3727C5AC;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1624_p1 <= mul46_30_reg_6199;
        else 
            grp_fu_1624_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1628_ce_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1628_p_ce, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1628_ce <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1628_p_ce;
        else 
            grp_fu_1628_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1628_opcode_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1628_p_opcode, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1628_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1628_p_opcode),2));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1628_opcode <= ap_const_lv2_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1628_opcode <= ap_const_lv2_0;
        else 
            grp_fu_1628_opcode <= "XX";
        end if; 
    end process;


    grp_fu_1628_p0_assign_proc : process(reg_2972, y_sum_sq_160_reg_5244, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1628_p_din0, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1628_p0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1628_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1628_p0 <= reg_2972;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1628_p0 <= y_sum_sq_160_reg_5244;
        else 
            grp_fu_1628_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1628_p1_assign_proc : process(mul46_31_reg_6204, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1628_p_din1, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1628_p1 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1628_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1628_p1 <= ap_const_lv32_3727C5AC;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1628_p1 <= mul46_31_reg_6204;
        else 
            grp_fu_1628_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1632_ce_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1632_p_ce, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1632_ce <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1632_p_ce;
        else 
            grp_fu_1632_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1632_opcode_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1632_p_opcode, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1632_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1632_p_opcode),2));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1632_opcode <= ap_const_lv2_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1632_opcode <= ap_const_lv2_0;
        else 
            grp_fu_1632_opcode <= "XX";
        end if; 
    end process;


    grp_fu_1632_p0_assign_proc : process(reg_2978, y_sum_sq_161_reg_5249, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1632_p_din0, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1632_p0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1632_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1632_p0 <= reg_2978;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1632_p0 <= y_sum_sq_161_reg_5249;
        else 
            grp_fu_1632_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1632_p1_assign_proc : process(mul46_32_reg_6209, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1632_p_din1, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1632_p1 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1632_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1632_p1 <= ap_const_lv32_3727C5AC;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1632_p1 <= mul46_32_reg_6209;
        else 
            grp_fu_1632_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1636_ce_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1636_p_ce, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1636_ce <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1636_p_ce;
        else 
            grp_fu_1636_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1636_opcode_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1636_p_opcode, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1636_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1636_p_opcode),2));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1636_opcode <= ap_const_lv2_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1636_opcode <= ap_const_lv2_0;
        else 
            grp_fu_1636_opcode <= "XX";
        end if; 
    end process;


    grp_fu_1636_p0_assign_proc : process(reg_2984, y_sum_sq_162_reg_5254, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1636_p_din0, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1636_p0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1636_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1636_p0 <= reg_2984;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1636_p0 <= y_sum_sq_162_reg_5254;
        else 
            grp_fu_1636_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1636_p1_assign_proc : process(mul46_33_reg_6214, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1636_p_din1, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1636_p1 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1636_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1636_p1 <= ap_const_lv32_3727C5AC;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1636_p1 <= mul46_33_reg_6214;
        else 
            grp_fu_1636_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1640_ce_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1640_p_ce, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1640_ce <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1640_p_ce;
        else 
            grp_fu_1640_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1640_opcode_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1640_p_opcode, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1640_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1640_p_opcode),2));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1640_opcode <= ap_const_lv2_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1640_opcode <= ap_const_lv2_0;
        else 
            grp_fu_1640_opcode <= "XX";
        end if; 
    end process;


    grp_fu_1640_p0_assign_proc : process(reg_2990, y_sum_sq_163_reg_5259, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1640_p_din0, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1640_p0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1640_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1640_p0 <= reg_2990;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1640_p0 <= y_sum_sq_163_reg_5259;
        else 
            grp_fu_1640_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1640_p1_assign_proc : process(mul46_34_reg_6219, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1640_p_din1, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1640_p1 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1640_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1640_p1 <= ap_const_lv32_3727C5AC;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1640_p1 <= mul46_34_reg_6219;
        else 
            grp_fu_1640_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1644_ce_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1644_p_ce, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1644_ce <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1644_p_ce;
        else 
            grp_fu_1644_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1644_opcode_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1644_p_opcode, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1644_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1644_p_opcode),2));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1644_opcode <= ap_const_lv2_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1644_opcode <= ap_const_lv2_0;
        else 
            grp_fu_1644_opcode <= "XX";
        end if; 
    end process;


    grp_fu_1644_p0_assign_proc : process(reg_2996, y_sum_sq_164_reg_5264, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1644_p_din0, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1644_p0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1644_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1644_p0 <= reg_2996;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1644_p0 <= y_sum_sq_164_reg_5264;
        else 
            grp_fu_1644_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1644_p1_assign_proc : process(mul46_35_reg_6224, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1644_p_din1, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1644_p1 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1644_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1644_p1 <= ap_const_lv32_3727C5AC;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1644_p1 <= mul46_35_reg_6224;
        else 
            grp_fu_1644_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1648_ce_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1648_p_ce, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1648_ce <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1648_p_ce;
        else 
            grp_fu_1648_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1648_opcode_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1648_p_opcode, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1648_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1648_p_opcode),2));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1648_opcode <= ap_const_lv2_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1648_opcode <= ap_const_lv2_0;
        else 
            grp_fu_1648_opcode <= "XX";
        end if; 
    end process;


    grp_fu_1648_p0_assign_proc : process(reg_3002, y_sum_sq_165_reg_5269, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1648_p_din0, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1648_p0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1648_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1648_p0 <= reg_3002;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1648_p0 <= y_sum_sq_165_reg_5269;
        else 
            grp_fu_1648_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1648_p1_assign_proc : process(mul46_36_reg_6229, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1648_p_din1, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1648_p1 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1648_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1648_p1 <= ap_const_lv32_3727C5AC;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1648_p1 <= mul46_36_reg_6229;
        else 
            grp_fu_1648_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1652_ce_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1652_p_ce, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1652_ce <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1652_p_ce;
        else 
            grp_fu_1652_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1652_opcode_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1652_p_opcode, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1652_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1652_p_opcode),2));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1652_opcode <= ap_const_lv2_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1652_opcode <= ap_const_lv2_0;
        else 
            grp_fu_1652_opcode <= "XX";
        end if; 
    end process;


    grp_fu_1652_p0_assign_proc : process(reg_3008, y_sum_sq_166_reg_5274, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1652_p_din0, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1652_p0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1652_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1652_p0 <= reg_3008;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1652_p0 <= y_sum_sq_166_reg_5274;
        else 
            grp_fu_1652_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1652_p1_assign_proc : process(mul46_37_reg_6234, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1652_p_din1, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1652_p1 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1652_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1652_p1 <= ap_const_lv32_3727C5AC;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1652_p1 <= mul46_37_reg_6234;
        else 
            grp_fu_1652_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1656_ce_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1656_p_ce, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1656_ce <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1656_p_ce;
        else 
            grp_fu_1656_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1656_opcode_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1656_p_opcode, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1656_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1656_p_opcode),2));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1656_opcode <= ap_const_lv2_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1656_opcode <= ap_const_lv2_0;
        else 
            grp_fu_1656_opcode <= "XX";
        end if; 
    end process;


    grp_fu_1656_p0_assign_proc : process(reg_3014, y_sum_sq_167_reg_5279, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1656_p_din0, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1656_p0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1656_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1656_p0 <= reg_3014;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1656_p0 <= y_sum_sq_167_reg_5279;
        else 
            grp_fu_1656_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1656_p1_assign_proc : process(mul46_38_reg_6239, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1656_p_din1, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1656_p1 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1656_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1656_p1 <= ap_const_lv32_3727C5AC;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1656_p1 <= mul46_38_reg_6239;
        else 
            grp_fu_1656_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1660_ce_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1660_p_ce, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1660_ce <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1660_p_ce;
        else 
            grp_fu_1660_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1660_opcode_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1660_p_opcode, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1660_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1660_p_opcode),2));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1660_opcode <= ap_const_lv2_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1660_opcode <= ap_const_lv2_0;
        else 
            grp_fu_1660_opcode <= "XX";
        end if; 
    end process;


    grp_fu_1660_p0_assign_proc : process(reg_3020, y_sum_sq_168_reg_5284, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1660_p_din0, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1660_p0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1660_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1660_p0 <= reg_3020;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1660_p0 <= y_sum_sq_168_reg_5284;
        else 
            grp_fu_1660_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1660_p1_assign_proc : process(mul46_39_reg_6244, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1660_p_din1, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1660_p1 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1660_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1660_p1 <= ap_const_lv32_3727C5AC;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1660_p1 <= mul46_39_reg_6244;
        else 
            grp_fu_1660_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1664_ce_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1664_p_ce, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1664_ce <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1664_p_ce;
        else 
            grp_fu_1664_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1664_opcode_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1664_p_opcode, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1664_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1664_p_opcode),2));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1664_opcode <= ap_const_lv2_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1664_opcode <= ap_const_lv2_0;
        else 
            grp_fu_1664_opcode <= "XX";
        end if; 
    end process;


    grp_fu_1664_p0_assign_proc : process(reg_3026, y_sum_sq_169_reg_5289, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1664_p_din0, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1664_p0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1664_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1664_p0 <= reg_3026;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1664_p0 <= y_sum_sq_169_reg_5289;
        else 
            grp_fu_1664_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1664_p1_assign_proc : process(mul46_40_reg_6249, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1664_p_din1, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1664_p1 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1664_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1664_p1 <= ap_const_lv32_3727C5AC;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1664_p1 <= mul46_40_reg_6249;
        else 
            grp_fu_1664_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1668_ce_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1668_p_ce, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1668_ce <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1668_p_ce;
        else 
            grp_fu_1668_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1668_opcode_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1668_p_opcode, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1668_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1668_p_opcode),2));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1668_opcode <= ap_const_lv2_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1668_opcode <= ap_const_lv2_0;
        else 
            grp_fu_1668_opcode <= "XX";
        end if; 
    end process;


    grp_fu_1668_p0_assign_proc : process(reg_3032, y_sum_sq_170_reg_5294, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1668_p_din0, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1668_p0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1668_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1668_p0 <= reg_3032;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1668_p0 <= y_sum_sq_170_reg_5294;
        else 
            grp_fu_1668_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1668_p1_assign_proc : process(mul46_41_reg_6254, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1668_p_din1, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1668_p1 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1668_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1668_p1 <= ap_const_lv32_3727C5AC;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1668_p1 <= mul46_41_reg_6254;
        else 
            grp_fu_1668_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1672_ce_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1672_p_ce, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1672_ce <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1672_p_ce;
        else 
            grp_fu_1672_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1672_opcode_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1672_p_opcode, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1672_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1672_p_opcode),2));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1672_opcode <= ap_const_lv2_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1672_opcode <= ap_const_lv2_0;
        else 
            grp_fu_1672_opcode <= "XX";
        end if; 
    end process;


    grp_fu_1672_p0_assign_proc : process(reg_3038, y_sum_sq_171_reg_5299, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1672_p_din0, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1672_p0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1672_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1672_p0 <= reg_3038;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1672_p0 <= y_sum_sq_171_reg_5299;
        else 
            grp_fu_1672_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1672_p1_assign_proc : process(mul46_42_reg_6259, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1672_p_din1, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1672_p1 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1672_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1672_p1 <= ap_const_lv32_3727C5AC;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1672_p1 <= mul46_42_reg_6259;
        else 
            grp_fu_1672_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1676_ce_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1676_p_ce, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1676_ce <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1676_p_ce;
        else 
            grp_fu_1676_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1676_opcode_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1676_p_opcode, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1676_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1676_p_opcode),2));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1676_opcode <= ap_const_lv2_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1676_opcode <= ap_const_lv2_0;
        else 
            grp_fu_1676_opcode <= "XX";
        end if; 
    end process;


    grp_fu_1676_p0_assign_proc : process(reg_3044, y_sum_sq_172_reg_5304, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1676_p_din0, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1676_p0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1676_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1676_p0 <= reg_3044;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1676_p0 <= y_sum_sq_172_reg_5304;
        else 
            grp_fu_1676_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1676_p1_assign_proc : process(mul46_43_reg_6264, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1676_p_din1, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1676_p1 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1676_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1676_p1 <= ap_const_lv32_3727C5AC;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1676_p1 <= mul46_43_reg_6264;
        else 
            grp_fu_1676_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1680_ce_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1680_p_ce, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1680_ce <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1680_p_ce;
        else 
            grp_fu_1680_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1680_opcode_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1680_p_opcode, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1680_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1680_p_opcode),2));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1680_opcode <= ap_const_lv2_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1680_opcode <= ap_const_lv2_0;
        else 
            grp_fu_1680_opcode <= "XX";
        end if; 
    end process;


    grp_fu_1680_p0_assign_proc : process(reg_3050, y_sum_sq_173_reg_5309, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1680_p_din0, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1680_p0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1680_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1680_p0 <= reg_3050;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1680_p0 <= y_sum_sq_173_reg_5309;
        else 
            grp_fu_1680_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1680_p1_assign_proc : process(mul46_44_reg_6269, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1680_p_din1, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1680_p1 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1680_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1680_p1 <= ap_const_lv32_3727C5AC;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1680_p1 <= mul46_44_reg_6269;
        else 
            grp_fu_1680_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1684_ce_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1684_p_ce, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1684_ce <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1684_p_ce;
        else 
            grp_fu_1684_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1684_opcode_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1684_p_opcode, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1684_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1684_p_opcode),2));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1684_opcode <= ap_const_lv2_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1684_opcode <= ap_const_lv2_0;
        else 
            grp_fu_1684_opcode <= "XX";
        end if; 
    end process;


    grp_fu_1684_p0_assign_proc : process(reg_3056, y_sum_sq_174_reg_5314, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1684_p_din0, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1684_p0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1684_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1684_p0 <= reg_3056;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1684_p0 <= y_sum_sq_174_reg_5314;
        else 
            grp_fu_1684_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1684_p1_assign_proc : process(mul46_45_reg_6274, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1684_p_din1, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1684_p1 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1684_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1684_p1 <= ap_const_lv32_3727C5AC;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1684_p1 <= mul46_45_reg_6274;
        else 
            grp_fu_1684_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1688_ce_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1688_p_ce, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1688_ce <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1688_p_ce;
        else 
            grp_fu_1688_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1688_opcode_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1688_p_opcode, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1688_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1688_p_opcode),2));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1688_opcode <= ap_const_lv2_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1688_opcode <= ap_const_lv2_0;
        else 
            grp_fu_1688_opcode <= "XX";
        end if; 
    end process;


    grp_fu_1688_p0_assign_proc : process(reg_3062, y_sum_sq_175_reg_5319, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1688_p_din0, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1688_p0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1688_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1688_p0 <= reg_3062;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1688_p0 <= y_sum_sq_175_reg_5319;
        else 
            grp_fu_1688_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1688_p1_assign_proc : process(mul46_46_reg_6279, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1688_p_din1, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1688_p1 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1688_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1688_p1 <= ap_const_lv32_3727C5AC;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1688_p1 <= mul46_46_reg_6279;
        else 
            grp_fu_1688_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1692_ce_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1692_p_ce, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1692_ce <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1692_p_ce;
        else 
            grp_fu_1692_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1692_opcode_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1692_p_opcode, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1692_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1692_p_opcode),2));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1692_opcode <= ap_const_lv2_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1692_opcode <= ap_const_lv2_0;
        else 
            grp_fu_1692_opcode <= "XX";
        end if; 
    end process;


    grp_fu_1692_p0_assign_proc : process(reg_3068, y_sum_sq_176_reg_5324, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1692_p_din0, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1692_p0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1692_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1692_p0 <= reg_3068;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1692_p0 <= y_sum_sq_176_reg_5324;
        else 
            grp_fu_1692_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1692_p1_assign_proc : process(mul46_47_reg_6284, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1692_p_din1, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1692_p1 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1692_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1692_p1 <= ap_const_lv32_3727C5AC;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1692_p1 <= mul46_47_reg_6284;
        else 
            grp_fu_1692_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1696_ce_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1696_p_ce, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1696_ce <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1696_p_ce;
        else 
            grp_fu_1696_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1696_opcode_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1696_p_opcode, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1696_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1696_p_opcode),2));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1696_opcode <= ap_const_lv2_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1696_opcode <= ap_const_lv2_0;
        else 
            grp_fu_1696_opcode <= "XX";
        end if; 
    end process;


    grp_fu_1696_p0_assign_proc : process(reg_3074, y_sum_sq_177_reg_5329, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1696_p_din0, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1696_p0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1696_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1696_p0 <= reg_3074;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1696_p0 <= y_sum_sq_177_reg_5329;
        else 
            grp_fu_1696_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1696_p1_assign_proc : process(mul46_48_reg_6289, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1696_p_din1, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1696_p1 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1696_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1696_p1 <= ap_const_lv32_3727C5AC;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1696_p1 <= mul46_48_reg_6289;
        else 
            grp_fu_1696_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1700_ce_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1700_p_ce, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1700_ce <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1700_p_ce;
        else 
            grp_fu_1700_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1700_opcode_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1700_p_opcode, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1700_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1700_p_opcode),2));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1700_opcode <= ap_const_lv2_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1700_opcode <= ap_const_lv2_0;
        else 
            grp_fu_1700_opcode <= "XX";
        end if; 
    end process;


    grp_fu_1700_p0_assign_proc : process(reg_3080, y_sum_sq_178_reg_5334, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1700_p_din0, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1700_p0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1700_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1700_p0 <= reg_3080;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1700_p0 <= y_sum_sq_178_reg_5334;
        else 
            grp_fu_1700_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1700_p1_assign_proc : process(mul46_49_reg_6294, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1700_p_din1, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1700_p1 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1700_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1700_p1 <= ap_const_lv32_3727C5AC;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1700_p1 <= mul46_49_reg_6294;
        else 
            grp_fu_1700_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1704_ce_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1704_p_ce, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1704_ce <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1704_p_ce;
        else 
            grp_fu_1704_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1704_opcode_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1704_p_opcode, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1704_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1704_p_opcode),2));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1704_opcode <= ap_const_lv2_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1704_opcode <= ap_const_lv2_0;
        else 
            grp_fu_1704_opcode <= "XX";
        end if; 
    end process;


    grp_fu_1704_p0_assign_proc : process(reg_3086, y_sum_sq_179_reg_5339, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1704_p_din0, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1704_p0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1704_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1704_p0 <= reg_3086;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1704_p0 <= y_sum_sq_179_reg_5339;
        else 
            grp_fu_1704_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1704_p1_assign_proc : process(mul46_50_reg_6299, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1704_p_din1, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1704_p1 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1704_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1704_p1 <= ap_const_lv32_3727C5AC;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1704_p1 <= mul46_50_reg_6299;
        else 
            grp_fu_1704_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1708_ce_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1708_p_ce, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1708_ce <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1708_p_ce;
        else 
            grp_fu_1708_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1708_opcode_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1708_p_opcode, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1708_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1708_p_opcode),2));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1708_opcode <= ap_const_lv2_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1708_opcode <= ap_const_lv2_0;
        else 
            grp_fu_1708_opcode <= "XX";
        end if; 
    end process;


    grp_fu_1708_p0_assign_proc : process(reg_3092, y_sum_sq_180_reg_5344, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1708_p_din0, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1708_p0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1708_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1708_p0 <= reg_3092;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1708_p0 <= y_sum_sq_180_reg_5344;
        else 
            grp_fu_1708_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1708_p1_assign_proc : process(mul46_51_reg_6304, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1708_p_din1, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1708_p1 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1708_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1708_p1 <= ap_const_lv32_3727C5AC;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1708_p1 <= mul46_51_reg_6304;
        else 
            grp_fu_1708_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1712_ce_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1712_p_ce, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1712_ce <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1712_p_ce;
        else 
            grp_fu_1712_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1712_opcode_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1712_p_opcode, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1712_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1712_p_opcode),2));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1712_opcode <= ap_const_lv2_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1712_opcode <= ap_const_lv2_0;
        else 
            grp_fu_1712_opcode <= "XX";
        end if; 
    end process;


    grp_fu_1712_p0_assign_proc : process(reg_3098, y_sum_sq_181_reg_5349, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1712_p_din0, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1712_p0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1712_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1712_p0 <= reg_3098;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1712_p0 <= y_sum_sq_181_reg_5349;
        else 
            grp_fu_1712_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1712_p1_assign_proc : process(mul46_52_reg_6309, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1712_p_din1, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1712_p1 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1712_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1712_p1 <= ap_const_lv32_3727C5AC;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1712_p1 <= mul46_52_reg_6309;
        else 
            grp_fu_1712_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1716_ce_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1716_p_ce, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1716_ce <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1716_p_ce;
        else 
            grp_fu_1716_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1716_opcode_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1716_p_opcode, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1716_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1716_p_opcode),2));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1716_opcode <= ap_const_lv2_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1716_opcode <= ap_const_lv2_0;
        else 
            grp_fu_1716_opcode <= "XX";
        end if; 
    end process;


    grp_fu_1716_p0_assign_proc : process(reg_3104, y_sum_sq_182_reg_5354, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1716_p_din0, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1716_p0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1716_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1716_p0 <= reg_3104;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1716_p0 <= y_sum_sq_182_reg_5354;
        else 
            grp_fu_1716_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1716_p1_assign_proc : process(mul46_53_reg_6314, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1716_p_din1, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1716_p1 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1716_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1716_p1 <= ap_const_lv32_3727C5AC;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1716_p1 <= mul46_53_reg_6314;
        else 
            grp_fu_1716_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1720_ce_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1720_p_ce, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1720_ce <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1720_p_ce;
        else 
            grp_fu_1720_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1720_opcode_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1720_p_opcode, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1720_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1720_p_opcode),2));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1720_opcode <= ap_const_lv2_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1720_opcode <= ap_const_lv2_0;
        else 
            grp_fu_1720_opcode <= "XX";
        end if; 
    end process;


    grp_fu_1720_p0_assign_proc : process(reg_3110, y_sum_sq_183_reg_5359, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1720_p_din0, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1720_p0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1720_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1720_p0 <= reg_3110;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1720_p0 <= y_sum_sq_183_reg_5359;
        else 
            grp_fu_1720_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1720_p1_assign_proc : process(mul46_54_reg_6319, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1720_p_din1, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1720_p1 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1720_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1720_p1 <= ap_const_lv32_3727C5AC;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1720_p1 <= mul46_54_reg_6319;
        else 
            grp_fu_1720_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1724_ce_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1724_p_ce, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1724_ce <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1724_p_ce;
        else 
            grp_fu_1724_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1724_opcode_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1724_p_opcode, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1724_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1724_p_opcode),2));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1724_opcode <= ap_const_lv2_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1724_opcode <= ap_const_lv2_0;
        else 
            grp_fu_1724_opcode <= "XX";
        end if; 
    end process;


    grp_fu_1724_p0_assign_proc : process(reg_3116, y_sum_sq_184_reg_5364, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1724_p_din0, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1724_p0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1724_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1724_p0 <= reg_3116;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1724_p0 <= y_sum_sq_184_reg_5364;
        else 
            grp_fu_1724_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1724_p1_assign_proc : process(mul46_55_reg_6324, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1724_p_din1, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1724_p1 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1724_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1724_p1 <= ap_const_lv32_3727C5AC;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1724_p1 <= mul46_55_reg_6324;
        else 
            grp_fu_1724_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1728_ce_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1728_p_ce, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1728_ce <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1728_p_ce;
        else 
            grp_fu_1728_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1728_opcode_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1728_p_opcode, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1728_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1728_p_opcode),2));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1728_opcode <= ap_const_lv2_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1728_opcode <= ap_const_lv2_0;
        else 
            grp_fu_1728_opcode <= "XX";
        end if; 
    end process;


    grp_fu_1728_p0_assign_proc : process(reg_3122, y_sum_sq_185_reg_5369, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1728_p_din0, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1728_p0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1728_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1728_p0 <= reg_3122;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1728_p0 <= y_sum_sq_185_reg_5369;
        else 
            grp_fu_1728_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1728_p1_assign_proc : process(mul46_56_reg_6329, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1728_p_din1, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1728_p1 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1728_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1728_p1 <= ap_const_lv32_3727C5AC;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1728_p1 <= mul46_56_reg_6329;
        else 
            grp_fu_1728_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1732_ce_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1732_p_ce, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1732_ce <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1732_p_ce;
        else 
            grp_fu_1732_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1732_opcode_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1732_p_opcode, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1732_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1732_p_opcode),2));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1732_opcode <= ap_const_lv2_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1732_opcode <= ap_const_lv2_0;
        else 
            grp_fu_1732_opcode <= "XX";
        end if; 
    end process;


    grp_fu_1732_p0_assign_proc : process(reg_3128, y_sum_sq_186_reg_5374, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1732_p_din0, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1732_p0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1732_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1732_p0 <= reg_3128;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1732_p0 <= y_sum_sq_186_reg_5374;
        else 
            grp_fu_1732_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1732_p1_assign_proc : process(mul46_57_reg_6334, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1732_p_din1, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1732_p1 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1732_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1732_p1 <= ap_const_lv32_3727C5AC;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1732_p1 <= mul46_57_reg_6334;
        else 
            grp_fu_1732_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1736_ce_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1736_p_ce, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1736_ce <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1736_p_ce;
        else 
            grp_fu_1736_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1736_opcode_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1736_p_opcode, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1736_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1736_p_opcode),2));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1736_opcode <= ap_const_lv2_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1736_opcode <= ap_const_lv2_0;
        else 
            grp_fu_1736_opcode <= "XX";
        end if; 
    end process;


    grp_fu_1736_p0_assign_proc : process(reg_3134, y_sum_sq_187_reg_5379, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1736_p_din0, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1736_p0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1736_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1736_p0 <= reg_3134;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1736_p0 <= y_sum_sq_187_reg_5379;
        else 
            grp_fu_1736_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1736_p1_assign_proc : process(mul46_58_reg_6339, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1736_p_din1, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1736_p1 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1736_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1736_p1 <= ap_const_lv32_3727C5AC;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1736_p1 <= mul46_58_reg_6339;
        else 
            grp_fu_1736_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1740_ce_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1740_p_ce, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1740_ce <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1740_p_ce;
        else 
            grp_fu_1740_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1740_opcode_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1740_p_opcode, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1740_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1740_p_opcode),2));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1740_opcode <= ap_const_lv2_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1740_opcode <= ap_const_lv2_0;
        else 
            grp_fu_1740_opcode <= "XX";
        end if; 
    end process;


    grp_fu_1740_p0_assign_proc : process(reg_3140, y_sum_sq_188_reg_5384, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1740_p_din0, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1740_p0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1740_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1740_p0 <= reg_3140;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1740_p0 <= y_sum_sq_188_reg_5384;
        else 
            grp_fu_1740_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1740_p1_assign_proc : process(mul46_59_reg_6344, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1740_p_din1, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1740_p1 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1740_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1740_p1 <= ap_const_lv32_3727C5AC;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1740_p1 <= mul46_59_reg_6344;
        else 
            grp_fu_1740_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1744_ce_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1744_p_ce, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1744_ce <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1744_p_ce;
        else 
            grp_fu_1744_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1744_opcode_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1744_p_opcode, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1744_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1744_p_opcode),2));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1744_opcode <= ap_const_lv2_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1744_opcode <= ap_const_lv2_0;
        else 
            grp_fu_1744_opcode <= "XX";
        end if; 
    end process;


    grp_fu_1744_p0_assign_proc : process(reg_3146, y_sum_sq_189_reg_5389, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1744_p_din0, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1744_p0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1744_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1744_p0 <= reg_3146;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1744_p0 <= y_sum_sq_189_reg_5389;
        else 
            grp_fu_1744_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1744_p1_assign_proc : process(mul46_60_reg_6349, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1744_p_din1, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1744_p1 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1744_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1744_p1 <= ap_const_lv32_3727C5AC;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1744_p1 <= mul46_60_reg_6349;
        else 
            grp_fu_1744_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1748_ce_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1748_p_ce, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1748_ce <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1748_p_ce;
        else 
            grp_fu_1748_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1748_opcode_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1748_p_opcode, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1748_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1748_p_opcode),2));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1748_opcode <= ap_const_lv2_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1748_opcode <= ap_const_lv2_0;
        else 
            grp_fu_1748_opcode <= "XX";
        end if; 
    end process;


    grp_fu_1748_p0_assign_proc : process(reg_3152, y_sum_sq_190_reg_5394, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1748_p_din0, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1748_p0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1748_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1748_p0 <= reg_3152;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1748_p0 <= y_sum_sq_190_reg_5394;
        else 
            grp_fu_1748_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1748_p1_assign_proc : process(mul46_61_reg_6354, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1748_p_din1, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1748_p1 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1748_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1748_p1 <= ap_const_lv32_3727C5AC;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1748_p1 <= mul46_61_reg_6354;
        else 
            grp_fu_1748_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1752_ce_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1752_p_ce, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1752_ce <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1752_p_ce;
        else 
            grp_fu_1752_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1752_opcode_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1752_p_opcode, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1752_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1752_p_opcode),2));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1752_opcode <= ap_const_lv2_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1752_opcode <= ap_const_lv2_0;
        else 
            grp_fu_1752_opcode <= "XX";
        end if; 
    end process;


    grp_fu_1752_p0_assign_proc : process(reg_3158, y_sum_sq_191_reg_5399, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1752_p_din0, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1752_p0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1752_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1752_p0 <= reg_3158;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1752_p0 <= y_sum_sq_191_reg_5399;
        else 
            grp_fu_1752_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1752_p1_assign_proc : process(mul46_62_reg_6359, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1752_p_din1, ap_CS_fsm_state33, ap_CS_fsm_state17, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1752_p1 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_1752_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1752_p1 <= ap_const_lv32_3727C5AC;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1752_p1 <= mul46_62_reg_6359;
        else 
            grp_fu_1752_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2076_ce_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2076_p_ce, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2076_ce <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2076_p_ce;
        else 
            grp_fu_2076_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_2076_p0_assign_proc : process(grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add159_out, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2076_p_din0, ap_CS_fsm_state33, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2076_p0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2076_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_2076_p0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add159_out;
        else 
            grp_fu_2076_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2076_p1_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2076_p_din1, ap_CS_fsm_state33, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2076_p1 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2076_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_2076_p1 <= ap_const_lv32_44400000;
        else 
            grp_fu_2076_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2081_ce_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2081_p_ce, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2081_ce <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2081_p_ce;
        else 
            grp_fu_2081_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_2081_p0_assign_proc : process(grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_110_out, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2081_p_din0, ap_CS_fsm_state33, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2081_p0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2081_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_2081_p0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_110_out;
        else 
            grp_fu_2081_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2081_p1_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2081_p_din1, ap_CS_fsm_state33, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2081_p1 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2081_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_2081_p1 <= ap_const_lv32_44400000;
        else 
            grp_fu_2081_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2086_ce_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2086_p_ce, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2086_ce <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2086_p_ce;
        else 
            grp_fu_2086_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_2086_p0_assign_proc : process(grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_211_out, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2086_p_din0, ap_CS_fsm_state33, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2086_p0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2086_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_2086_p0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_211_out;
        else 
            grp_fu_2086_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2086_p1_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2086_p_din1, ap_CS_fsm_state33, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2086_p1 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2086_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_2086_p1 <= ap_const_lv32_44400000;
        else 
            grp_fu_2086_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2091_ce_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2091_p_ce, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2091_ce <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2091_p_ce;
        else 
            grp_fu_2091_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_2091_p0_assign_proc : process(grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_312_out, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2091_p_din0, ap_CS_fsm_state33, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2091_p0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2091_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_2091_p0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_312_out;
        else 
            grp_fu_2091_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2091_p1_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2091_p_din1, ap_CS_fsm_state33, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2091_p1 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2091_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_2091_p1 <= ap_const_lv32_44400000;
        else 
            grp_fu_2091_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2096_ce_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2096_p_ce, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2096_ce <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2096_p_ce;
        else 
            grp_fu_2096_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_2096_p0_assign_proc : process(grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_413_out, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2096_p_din0, ap_CS_fsm_state33, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2096_p0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2096_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_2096_p0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_413_out;
        else 
            grp_fu_2096_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2096_p1_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2096_p_din1, ap_CS_fsm_state33, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2096_p1 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2096_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_2096_p1 <= ap_const_lv32_44400000;
        else 
            grp_fu_2096_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2101_ce_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2101_p_ce, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2101_ce <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2101_p_ce;
        else 
            grp_fu_2101_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_2101_p0_assign_proc : process(grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_514_out, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2101_p_din0, ap_CS_fsm_state33, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2101_p0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2101_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_2101_p0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_514_out;
        else 
            grp_fu_2101_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2101_p1_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2101_p_din1, ap_CS_fsm_state33, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2101_p1 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2101_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_2101_p1 <= ap_const_lv32_44400000;
        else 
            grp_fu_2101_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2106_ce_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2106_p_ce, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2106_ce <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2106_p_ce;
        else 
            grp_fu_2106_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_2106_p0_assign_proc : process(grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_615_out, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2106_p_din0, ap_CS_fsm_state33, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2106_p0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2106_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_2106_p0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_615_out;
        else 
            grp_fu_2106_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2106_p1_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2106_p_din1, ap_CS_fsm_state33, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2106_p1 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2106_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_2106_p1 <= ap_const_lv32_44400000;
        else 
            grp_fu_2106_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2111_ce_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2111_p_ce, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2111_ce <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2111_p_ce;
        else 
            grp_fu_2111_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_2111_p0_assign_proc : process(grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_716_out, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2111_p_din0, ap_CS_fsm_state33, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2111_p0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2111_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_2111_p0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_716_out;
        else 
            grp_fu_2111_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2111_p1_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2111_p_din1, ap_CS_fsm_state33, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2111_p1 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2111_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_2111_p1 <= ap_const_lv32_44400000;
        else 
            grp_fu_2111_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2116_ce_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2116_p_ce, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2116_ce <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2116_p_ce;
        else 
            grp_fu_2116_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_2116_p0_assign_proc : process(grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_817_out, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2116_p_din0, ap_CS_fsm_state33, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2116_p0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2116_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_2116_p0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_817_out;
        else 
            grp_fu_2116_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2116_p1_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2116_p_din1, ap_CS_fsm_state33, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2116_p1 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2116_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_2116_p1 <= ap_const_lv32_44400000;
        else 
            grp_fu_2116_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2121_ce_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2121_p_ce, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2121_ce <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2121_p_ce;
        else 
            grp_fu_2121_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_2121_p0_assign_proc : process(grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_918_out, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2121_p_din0, ap_CS_fsm_state33, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2121_p0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2121_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_2121_p0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_918_out;
        else 
            grp_fu_2121_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2121_p1_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2121_p_din1, ap_CS_fsm_state33, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2121_p1 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2121_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_2121_p1 <= ap_const_lv32_44400000;
        else 
            grp_fu_2121_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2126_ce_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2126_p_ce, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2126_ce <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2126_p_ce;
        else 
            grp_fu_2126_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_2126_p0_assign_proc : process(grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_1019_out, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2126_p_din0, ap_CS_fsm_state33, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2126_p0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2126_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_2126_p0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_1019_out;
        else 
            grp_fu_2126_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2126_p1_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2126_p_din1, ap_CS_fsm_state33, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2126_p1 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2126_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_2126_p1 <= ap_const_lv32_44400000;
        else 
            grp_fu_2126_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2131_ce_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2131_p_ce, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2131_ce <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2131_p_ce;
        else 
            grp_fu_2131_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_2131_p0_assign_proc : process(grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_1120_out, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2131_p_din0, ap_CS_fsm_state33, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2131_p0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2131_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_2131_p0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_1120_out;
        else 
            grp_fu_2131_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2131_p1_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2131_p_din1, ap_CS_fsm_state33, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2131_p1 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2131_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_2131_p1 <= ap_const_lv32_44400000;
        else 
            grp_fu_2131_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2136_ce_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2136_p_ce, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2136_ce <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2136_p_ce;
        else 
            grp_fu_2136_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_2136_p0_assign_proc : process(grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_1221_out, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2136_p_din0, ap_CS_fsm_state33, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2136_p0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2136_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_2136_p0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_1221_out;
        else 
            grp_fu_2136_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2136_p1_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2136_p_din1, ap_CS_fsm_state33, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2136_p1 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2136_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_2136_p1 <= ap_const_lv32_44400000;
        else 
            grp_fu_2136_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2141_ce_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2141_p_ce, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2141_ce <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2141_p_ce;
        else 
            grp_fu_2141_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_2141_p0_assign_proc : process(grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_1322_out, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2141_p_din0, ap_CS_fsm_state33, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2141_p0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2141_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_2141_p0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_1322_out;
        else 
            grp_fu_2141_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2141_p1_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2141_p_din1, ap_CS_fsm_state33, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2141_p1 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2141_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_2141_p1 <= ap_const_lv32_44400000;
        else 
            grp_fu_2141_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2146_ce_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2146_p_ce, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2146_ce <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2146_p_ce;
        else 
            grp_fu_2146_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_2146_p0_assign_proc : process(grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_1423_out, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2146_p_din0, ap_CS_fsm_state33, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2146_p0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2146_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_2146_p0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_1423_out;
        else 
            grp_fu_2146_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2146_p1_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2146_p_din1, ap_CS_fsm_state33, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2146_p1 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2146_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_2146_p1 <= ap_const_lv32_44400000;
        else 
            grp_fu_2146_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2151_ce_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2151_p_ce, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2151_ce <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2151_p_ce;
        else 
            grp_fu_2151_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_2151_p0_assign_proc : process(grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_1524_out, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2151_p_din0, ap_CS_fsm_state33, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2151_p0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2151_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_2151_p0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_1524_out;
        else 
            grp_fu_2151_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2151_p1_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2151_p_din1, ap_CS_fsm_state33, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2151_p1 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2151_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_2151_p1 <= ap_const_lv32_44400000;
        else 
            grp_fu_2151_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2156_ce_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2156_p_ce, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2156_ce <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2156_p_ce;
        else 
            grp_fu_2156_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_2156_p0_assign_proc : process(grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_1625_out, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2156_p_din0, ap_CS_fsm_state33, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2156_p0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2156_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_2156_p0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_1625_out;
        else 
            grp_fu_2156_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2156_p1_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2156_p_din1, ap_CS_fsm_state33, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2156_p1 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2156_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_2156_p1 <= ap_const_lv32_44400000;
        else 
            grp_fu_2156_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2161_ce_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2161_p_ce, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2161_ce <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2161_p_ce;
        else 
            grp_fu_2161_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_2161_p0_assign_proc : process(grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_1726_out, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2161_p_din0, ap_CS_fsm_state33, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2161_p0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2161_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_2161_p0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_1726_out;
        else 
            grp_fu_2161_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2161_p1_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2161_p_din1, ap_CS_fsm_state33, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2161_p1 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2161_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_2161_p1 <= ap_const_lv32_44400000;
        else 
            grp_fu_2161_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2166_ce_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2166_p_ce, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2166_ce <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2166_p_ce;
        else 
            grp_fu_2166_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_2166_p0_assign_proc : process(grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_1827_out, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2166_p_din0, ap_CS_fsm_state33, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2166_p0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2166_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_2166_p0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_1827_out;
        else 
            grp_fu_2166_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2166_p1_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2166_p_din1, ap_CS_fsm_state33, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2166_p1 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2166_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_2166_p1 <= ap_const_lv32_44400000;
        else 
            grp_fu_2166_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2171_ce_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2171_p_ce, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2171_ce <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2171_p_ce;
        else 
            grp_fu_2171_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_2171_p0_assign_proc : process(grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_1928_out, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2171_p_din0, ap_CS_fsm_state33, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2171_p0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2171_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_2171_p0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_1928_out;
        else 
            grp_fu_2171_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2171_p1_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2171_p_din1, ap_CS_fsm_state33, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2171_p1 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2171_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_2171_p1 <= ap_const_lv32_44400000;
        else 
            grp_fu_2171_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2176_ce_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2176_p_ce, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2176_ce <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2176_p_ce;
        else 
            grp_fu_2176_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_2176_p0_assign_proc : process(grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_2029_out, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2176_p_din0, ap_CS_fsm_state33, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2176_p0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2176_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_2176_p0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_2029_out;
        else 
            grp_fu_2176_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2176_p1_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2176_p_din1, ap_CS_fsm_state33, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2176_p1 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2176_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_2176_p1 <= ap_const_lv32_44400000;
        else 
            grp_fu_2176_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2181_ce_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2181_p_ce, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2181_ce <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2181_p_ce;
        else 
            grp_fu_2181_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_2181_p0_assign_proc : process(grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_2130_out, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2181_p_din0, ap_CS_fsm_state33, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2181_p0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2181_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_2181_p0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_2130_out;
        else 
            grp_fu_2181_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2181_p1_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2181_p_din1, ap_CS_fsm_state33, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2181_p1 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2181_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_2181_p1 <= ap_const_lv32_44400000;
        else 
            grp_fu_2181_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2186_ce_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2186_p_ce, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2186_ce <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2186_p_ce;
        else 
            grp_fu_2186_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_2186_p0_assign_proc : process(grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_2231_out, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2186_p_din0, ap_CS_fsm_state33, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2186_p0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2186_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_2186_p0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_2231_out;
        else 
            grp_fu_2186_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2186_p1_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2186_p_din1, ap_CS_fsm_state33, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2186_p1 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2186_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_2186_p1 <= ap_const_lv32_44400000;
        else 
            grp_fu_2186_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2191_ce_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2191_p_ce, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2191_ce <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2191_p_ce;
        else 
            grp_fu_2191_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_2191_p0_assign_proc : process(grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_2332_out, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2191_p_din0, ap_CS_fsm_state33, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2191_p0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2191_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_2191_p0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_2332_out;
        else 
            grp_fu_2191_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2191_p1_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2191_p_din1, ap_CS_fsm_state33, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2191_p1 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2191_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_2191_p1 <= ap_const_lv32_44400000;
        else 
            grp_fu_2191_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2196_ce_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2196_p_ce, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2196_ce <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2196_p_ce;
        else 
            grp_fu_2196_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_2196_p0_assign_proc : process(grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_2433_out, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2196_p_din0, ap_CS_fsm_state33, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2196_p0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2196_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_2196_p0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_2433_out;
        else 
            grp_fu_2196_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2196_p1_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2196_p_din1, ap_CS_fsm_state33, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2196_p1 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2196_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_2196_p1 <= ap_const_lv32_44400000;
        else 
            grp_fu_2196_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2201_ce_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2201_p_ce, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2201_ce <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2201_p_ce;
        else 
            grp_fu_2201_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_2201_p0_assign_proc : process(grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_2534_out, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2201_p_din0, ap_CS_fsm_state33, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2201_p0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2201_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_2201_p0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_2534_out;
        else 
            grp_fu_2201_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2201_p1_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2201_p_din1, ap_CS_fsm_state33, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2201_p1 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2201_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_2201_p1 <= ap_const_lv32_44400000;
        else 
            grp_fu_2201_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2206_ce_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2206_p_ce, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2206_ce <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2206_p_ce;
        else 
            grp_fu_2206_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_2206_p0_assign_proc : process(grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_2635_out, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2206_p_din0, ap_CS_fsm_state33, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2206_p0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2206_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_2206_p0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_2635_out;
        else 
            grp_fu_2206_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2206_p1_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2206_p_din1, ap_CS_fsm_state33, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2206_p1 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2206_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_2206_p1 <= ap_const_lv32_44400000;
        else 
            grp_fu_2206_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2211_ce_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2211_p_ce, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2211_ce <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2211_p_ce;
        else 
            grp_fu_2211_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_2211_p0_assign_proc : process(grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_2736_out, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2211_p_din0, ap_CS_fsm_state33, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2211_p0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2211_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_2211_p0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_2736_out;
        else 
            grp_fu_2211_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2211_p1_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2211_p_din1, ap_CS_fsm_state33, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2211_p1 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2211_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_2211_p1 <= ap_const_lv32_44400000;
        else 
            grp_fu_2211_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2216_ce_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2216_p_ce, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2216_ce <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2216_p_ce;
        else 
            grp_fu_2216_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_2216_p0_assign_proc : process(grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_2837_out, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2216_p_din0, ap_CS_fsm_state33, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2216_p0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2216_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_2216_p0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_2837_out;
        else 
            grp_fu_2216_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2216_p1_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2216_p_din1, ap_CS_fsm_state33, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2216_p1 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2216_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_2216_p1 <= ap_const_lv32_44400000;
        else 
            grp_fu_2216_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2221_ce_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2221_p_ce, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2221_ce <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2221_p_ce;
        else 
            grp_fu_2221_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_2221_p0_assign_proc : process(grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_2938_out, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2221_p_din0, ap_CS_fsm_state33, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2221_p0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2221_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_2221_p0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_2938_out;
        else 
            grp_fu_2221_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2221_p1_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2221_p_din1, ap_CS_fsm_state33, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2221_p1 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2221_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_2221_p1 <= ap_const_lv32_44400000;
        else 
            grp_fu_2221_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2226_ce_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2226_p_ce, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2226_ce <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2226_p_ce;
        else 
            grp_fu_2226_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_2226_p0_assign_proc : process(grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_3039_out, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2226_p_din0, ap_CS_fsm_state33, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2226_p0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2226_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_2226_p0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_3039_out;
        else 
            grp_fu_2226_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2226_p1_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2226_p_din1, ap_CS_fsm_state33, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2226_p1 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2226_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_2226_p1 <= ap_const_lv32_44400000;
        else 
            grp_fu_2226_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2231_ce_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2231_p_ce, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2231_ce <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2231_p_ce;
        else 
            grp_fu_2231_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_2231_p0_assign_proc : process(grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_3140_out, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2231_p_din0, ap_CS_fsm_state33, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2231_p0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2231_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_2231_p0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_3140_out;
        else 
            grp_fu_2231_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2231_p1_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2231_p_din1, ap_CS_fsm_state33, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2231_p1 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2231_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_2231_p1 <= ap_const_lv32_44400000;
        else 
            grp_fu_2231_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2236_ce_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2236_p_ce, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2236_ce <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2236_p_ce;
        else 
            grp_fu_2236_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_2236_p0_assign_proc : process(grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_3241_out, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2236_p_din0, ap_CS_fsm_state33, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2236_p0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2236_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_2236_p0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_3241_out;
        else 
            grp_fu_2236_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2236_p1_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2236_p_din1, ap_CS_fsm_state33, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2236_p1 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2236_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_2236_p1 <= ap_const_lv32_44400000;
        else 
            grp_fu_2236_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2241_ce_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2241_p_ce, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2241_ce <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2241_p_ce;
        else 
            grp_fu_2241_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_2241_p0_assign_proc : process(grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_3342_out, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2241_p_din0, ap_CS_fsm_state33, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2241_p0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2241_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_2241_p0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_3342_out;
        else 
            grp_fu_2241_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2241_p1_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2241_p_din1, ap_CS_fsm_state33, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2241_p1 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2241_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_2241_p1 <= ap_const_lv32_44400000;
        else 
            grp_fu_2241_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2246_ce_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2246_p_ce, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2246_ce <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2246_p_ce;
        else 
            grp_fu_2246_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_2246_p0_assign_proc : process(grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_3443_out, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2246_p_din0, ap_CS_fsm_state33, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2246_p0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2246_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_2246_p0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_3443_out;
        else 
            grp_fu_2246_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2246_p1_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2246_p_din1, ap_CS_fsm_state33, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2246_p1 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2246_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_2246_p1 <= ap_const_lv32_44400000;
        else 
            grp_fu_2246_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2251_ce_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2251_p_ce, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2251_ce <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2251_p_ce;
        else 
            grp_fu_2251_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_2251_p0_assign_proc : process(grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_3544_out, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2251_p_din0, ap_CS_fsm_state33, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2251_p0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2251_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_2251_p0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_3544_out;
        else 
            grp_fu_2251_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2251_p1_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2251_p_din1, ap_CS_fsm_state33, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2251_p1 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2251_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_2251_p1 <= ap_const_lv32_44400000;
        else 
            grp_fu_2251_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2256_ce_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2256_p_ce, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2256_ce <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2256_p_ce;
        else 
            grp_fu_2256_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_2256_p0_assign_proc : process(grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_3645_out, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2256_p_din0, ap_CS_fsm_state33, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2256_p0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2256_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_2256_p0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_3645_out;
        else 
            grp_fu_2256_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2256_p1_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2256_p_din1, ap_CS_fsm_state33, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2256_p1 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2256_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_2256_p1 <= ap_const_lv32_44400000;
        else 
            grp_fu_2256_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2261_ce_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2261_p_ce, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2261_ce <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2261_p_ce;
        else 
            grp_fu_2261_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_2261_p0_assign_proc : process(grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_3746_out, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2261_p_din0, ap_CS_fsm_state33, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2261_p0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2261_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_2261_p0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_3746_out;
        else 
            grp_fu_2261_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2261_p1_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2261_p_din1, ap_CS_fsm_state33, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2261_p1 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2261_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_2261_p1 <= ap_const_lv32_44400000;
        else 
            grp_fu_2261_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2266_ce_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2266_p_ce, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2266_ce <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2266_p_ce;
        else 
            grp_fu_2266_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_2266_p0_assign_proc : process(grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_3847_out, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2266_p_din0, ap_CS_fsm_state33, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2266_p0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2266_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_2266_p0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_3847_out;
        else 
            grp_fu_2266_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2266_p1_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2266_p_din1, ap_CS_fsm_state33, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2266_p1 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2266_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_2266_p1 <= ap_const_lv32_44400000;
        else 
            grp_fu_2266_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2271_ce_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2271_p_ce, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2271_ce <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2271_p_ce;
        else 
            grp_fu_2271_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_2271_p0_assign_proc : process(grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_3948_out, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2271_p_din0, ap_CS_fsm_state33, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2271_p0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2271_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_2271_p0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_3948_out;
        else 
            grp_fu_2271_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2271_p1_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2271_p_din1, ap_CS_fsm_state33, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2271_p1 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2271_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_2271_p1 <= ap_const_lv32_44400000;
        else 
            grp_fu_2271_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2276_ce_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2276_p_ce, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2276_ce <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2276_p_ce;
        else 
            grp_fu_2276_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_2276_p0_assign_proc : process(grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_4049_out, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2276_p_din0, ap_CS_fsm_state33, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2276_p0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2276_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_2276_p0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_4049_out;
        else 
            grp_fu_2276_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2276_p1_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2276_p_din1, ap_CS_fsm_state33, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2276_p1 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2276_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_2276_p1 <= ap_const_lv32_44400000;
        else 
            grp_fu_2276_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2281_ce_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2281_p_ce, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2281_ce <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2281_p_ce;
        else 
            grp_fu_2281_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_2281_p0_assign_proc : process(grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_4150_out, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2281_p_din0, ap_CS_fsm_state33, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2281_p0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2281_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_2281_p0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_4150_out;
        else 
            grp_fu_2281_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2281_p1_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2281_p_din1, ap_CS_fsm_state33, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2281_p1 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2281_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_2281_p1 <= ap_const_lv32_44400000;
        else 
            grp_fu_2281_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2286_ce_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2286_p_ce, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2286_ce <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2286_p_ce;
        else 
            grp_fu_2286_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_2286_p0_assign_proc : process(grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_4251_out, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2286_p_din0, ap_CS_fsm_state33, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2286_p0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2286_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_2286_p0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_4251_out;
        else 
            grp_fu_2286_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2286_p1_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2286_p_din1, ap_CS_fsm_state33, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2286_p1 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2286_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_2286_p1 <= ap_const_lv32_44400000;
        else 
            grp_fu_2286_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2291_ce_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2291_p_ce, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2291_ce <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2291_p_ce;
        else 
            grp_fu_2291_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_2291_p0_assign_proc : process(grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_4352_out, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2291_p_din0, ap_CS_fsm_state33, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2291_p0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2291_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_2291_p0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_4352_out;
        else 
            grp_fu_2291_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2291_p1_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2291_p_din1, ap_CS_fsm_state33, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2291_p1 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2291_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_2291_p1 <= ap_const_lv32_44400000;
        else 
            grp_fu_2291_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2296_ce_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2296_p_ce, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2296_ce <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2296_p_ce;
        else 
            grp_fu_2296_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_2296_p0_assign_proc : process(grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_4453_out, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2296_p_din0, ap_CS_fsm_state33, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2296_p0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2296_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_2296_p0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_4453_out;
        else 
            grp_fu_2296_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2296_p1_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2296_p_din1, ap_CS_fsm_state33, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2296_p1 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2296_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_2296_p1 <= ap_const_lv32_44400000;
        else 
            grp_fu_2296_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2301_ce_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2301_p_ce, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2301_ce <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2301_p_ce;
        else 
            grp_fu_2301_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_2301_p0_assign_proc : process(grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_4554_out, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2301_p_din0, ap_CS_fsm_state33, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2301_p0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2301_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_2301_p0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_4554_out;
        else 
            grp_fu_2301_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2301_p1_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2301_p_din1, ap_CS_fsm_state33, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2301_p1 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2301_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_2301_p1 <= ap_const_lv32_44400000;
        else 
            grp_fu_2301_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2306_ce_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2306_p_ce, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2306_ce <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2306_p_ce;
        else 
            grp_fu_2306_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_2306_p0_assign_proc : process(grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_4655_out, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2306_p_din0, ap_CS_fsm_state33, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2306_p0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2306_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_2306_p0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_4655_out;
        else 
            grp_fu_2306_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2306_p1_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2306_p_din1, ap_CS_fsm_state33, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2306_p1 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2306_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_2306_p1 <= ap_const_lv32_44400000;
        else 
            grp_fu_2306_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2311_ce_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2311_p_ce, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2311_ce <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2311_p_ce;
        else 
            grp_fu_2311_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_2311_p0_assign_proc : process(grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_4756_out, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2311_p_din0, ap_CS_fsm_state33, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2311_p0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2311_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_2311_p0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_4756_out;
        else 
            grp_fu_2311_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2311_p1_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2311_p_din1, ap_CS_fsm_state33, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2311_p1 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2311_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_2311_p1 <= ap_const_lv32_44400000;
        else 
            grp_fu_2311_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2316_ce_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2316_p_ce, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2316_ce <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2316_p_ce;
        else 
            grp_fu_2316_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_2316_p0_assign_proc : process(grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_4857_out, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2316_p_din0, ap_CS_fsm_state33, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2316_p0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2316_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_2316_p0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_4857_out;
        else 
            grp_fu_2316_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2316_p1_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2316_p_din1, ap_CS_fsm_state33, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2316_p1 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2316_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_2316_p1 <= ap_const_lv32_44400000;
        else 
            grp_fu_2316_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2321_ce_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2321_p_ce, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2321_ce <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2321_p_ce;
        else 
            grp_fu_2321_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_2321_p0_assign_proc : process(grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_4958_out, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2321_p_din0, ap_CS_fsm_state33, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2321_p0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2321_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_2321_p0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_4958_out;
        else 
            grp_fu_2321_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2321_p1_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2321_p_din1, ap_CS_fsm_state33, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2321_p1 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2321_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_2321_p1 <= ap_const_lv32_44400000;
        else 
            grp_fu_2321_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2326_ce_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2326_p_ce, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2326_ce <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2326_p_ce;
        else 
            grp_fu_2326_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_2326_p0_assign_proc : process(grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_5059_out, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2326_p_din0, ap_CS_fsm_state33, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2326_p0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2326_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_2326_p0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_5059_out;
        else 
            grp_fu_2326_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2326_p1_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2326_p_din1, ap_CS_fsm_state33, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2326_p1 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2326_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_2326_p1 <= ap_const_lv32_44400000;
        else 
            grp_fu_2326_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2331_ce_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2331_p_ce, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2331_ce <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2331_p_ce;
        else 
            grp_fu_2331_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_2331_p0_assign_proc : process(grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_5160_out, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2331_p_din0, ap_CS_fsm_state33, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2331_p0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2331_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_2331_p0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_5160_out;
        else 
            grp_fu_2331_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2331_p1_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2331_p_din1, ap_CS_fsm_state33, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2331_p1 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2331_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_2331_p1 <= ap_const_lv32_44400000;
        else 
            grp_fu_2331_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2336_ce_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2336_p_ce, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2336_ce <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2336_p_ce;
        else 
            grp_fu_2336_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_2336_p0_assign_proc : process(grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_5261_out, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2336_p_din0, ap_CS_fsm_state33, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2336_p0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2336_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_2336_p0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_5261_out;
        else 
            grp_fu_2336_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2336_p1_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2336_p_din1, ap_CS_fsm_state33, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2336_p1 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2336_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_2336_p1 <= ap_const_lv32_44400000;
        else 
            grp_fu_2336_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2341_ce_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2341_p_ce, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2341_ce <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2341_p_ce;
        else 
            grp_fu_2341_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_2341_p0_assign_proc : process(grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_5362_out, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2341_p_din0, ap_CS_fsm_state33, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2341_p0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2341_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_2341_p0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_5362_out;
        else 
            grp_fu_2341_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2341_p1_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2341_p_din1, ap_CS_fsm_state33, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2341_p1 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2341_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_2341_p1 <= ap_const_lv32_44400000;
        else 
            grp_fu_2341_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2346_ce_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2346_p_ce, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2346_ce <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2346_p_ce;
        else 
            grp_fu_2346_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_2346_p0_assign_proc : process(grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_5463_out, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2346_p_din0, ap_CS_fsm_state33, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2346_p0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2346_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_2346_p0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_5463_out;
        else 
            grp_fu_2346_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2346_p1_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2346_p_din1, ap_CS_fsm_state33, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2346_p1 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2346_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_2346_p1 <= ap_const_lv32_44400000;
        else 
            grp_fu_2346_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2351_ce_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2351_p_ce, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2351_ce <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2351_p_ce;
        else 
            grp_fu_2351_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_2351_p0_assign_proc : process(grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_5564_out, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2351_p_din0, ap_CS_fsm_state33, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2351_p0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2351_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_2351_p0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_5564_out;
        else 
            grp_fu_2351_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2351_p1_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2351_p_din1, ap_CS_fsm_state33, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2351_p1 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2351_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_2351_p1 <= ap_const_lv32_44400000;
        else 
            grp_fu_2351_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2356_ce_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2356_p_ce, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2356_ce <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2356_p_ce;
        else 
            grp_fu_2356_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_2356_p0_assign_proc : process(grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_5665_out, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2356_p_din0, ap_CS_fsm_state33, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2356_p0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2356_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_2356_p0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_5665_out;
        else 
            grp_fu_2356_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2356_p1_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2356_p_din1, ap_CS_fsm_state33, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2356_p1 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2356_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_2356_p1 <= ap_const_lv32_44400000;
        else 
            grp_fu_2356_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2361_ce_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2361_p_ce, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2361_ce <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2361_p_ce;
        else 
            grp_fu_2361_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_2361_p0_assign_proc : process(grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_5766_out, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2361_p_din0, ap_CS_fsm_state33, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2361_p0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2361_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_2361_p0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_5766_out;
        else 
            grp_fu_2361_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2361_p1_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2361_p_din1, ap_CS_fsm_state33, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2361_p1 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2361_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_2361_p1 <= ap_const_lv32_44400000;
        else 
            grp_fu_2361_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2366_ce_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2366_p_ce, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2366_ce <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2366_p_ce;
        else 
            grp_fu_2366_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_2366_p0_assign_proc : process(grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_5867_out, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2366_p_din0, ap_CS_fsm_state33, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2366_p0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2366_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_2366_p0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_5867_out;
        else 
            grp_fu_2366_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2366_p1_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2366_p_din1, ap_CS_fsm_state33, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2366_p1 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2366_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_2366_p1 <= ap_const_lv32_44400000;
        else 
            grp_fu_2366_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2371_ce_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2371_p_ce, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2371_ce <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2371_p_ce;
        else 
            grp_fu_2371_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_2371_p0_assign_proc : process(grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_5968_out, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2371_p_din0, ap_CS_fsm_state33, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2371_p0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2371_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_2371_p0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_5968_out;
        else 
            grp_fu_2371_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2371_p1_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2371_p_din1, ap_CS_fsm_state33, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2371_p1 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2371_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_2371_p1 <= ap_const_lv32_44400000;
        else 
            grp_fu_2371_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2376_ce_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2376_p_ce, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2376_ce <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2376_p_ce;
        else 
            grp_fu_2376_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_2376_p0_assign_proc : process(grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_6069_out, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2376_p_din0, ap_CS_fsm_state33, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2376_p0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2376_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_2376_p0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_6069_out;
        else 
            grp_fu_2376_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2376_p1_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2376_p_din1, ap_CS_fsm_state33, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2376_p1 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2376_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_2376_p1 <= ap_const_lv32_44400000;
        else 
            grp_fu_2376_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2381_ce_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2381_p_ce, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2381_ce <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2381_p_ce;
        else 
            grp_fu_2381_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_2381_p0_assign_proc : process(grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_6170_out, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2381_p_din0, ap_CS_fsm_state33, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2381_p0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2381_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_2381_p0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_6170_out;
        else 
            grp_fu_2381_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2381_p1_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2381_p_din1, ap_CS_fsm_state33, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2381_p1 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2381_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_2381_p1 <= ap_const_lv32_44400000;
        else 
            grp_fu_2381_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2386_ce_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2386_p_ce, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2386_ce <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2386_p_ce;
        else 
            grp_fu_2386_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_2386_p0_assign_proc : process(grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_6271_out, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2386_p_din0, ap_CS_fsm_state33, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2386_p0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2386_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_2386_p0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_6271_out;
        else 
            grp_fu_2386_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2386_p1_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2386_p_din1, ap_CS_fsm_state33, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2386_p1 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2386_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_2386_p1 <= ap_const_lv32_44400000;
        else 
            grp_fu_2386_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2391_ce_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2391_p_ce, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2391_ce <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2391_p_ce;
        else 
            grp_fu_2391_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_2391_p0_assign_proc : process(grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_6372_out, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2391_p_din0, ap_CS_fsm_state33, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2391_p0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2391_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_2391_p0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_add15_6372_out;
        else 
            grp_fu_2391_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2391_p1_assign_proc : process(grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2391_p_din1, ap_CS_fsm_state33, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_2391_p1 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_grp_fu_2391_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_2391_p1 <= ap_const_lv32_44400000;
        else 
            grp_fu_2391_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_square_fu_784_ap_start <= grp_square_fu_784_ap_start_reg;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_address0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_d0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_address0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_d0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_address0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_d0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_address0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_d0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_address0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_d0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_address0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_d0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16_address0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16_ce0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16_d0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16_we0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17_address0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17_ce0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17_d0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17_we0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18_address0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18_ce0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18_d0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18_we0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19_address0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19_ce0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19_d0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19_we0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20_address0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20_ce0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20_d0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20_we0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21_address0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21_ce0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21_d0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21_we0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22_address0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22_ce0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22_d0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22_we0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23_address0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23_ce0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23_d0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23_we0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24_address0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24_ce0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24_d0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24_we0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25_address0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25_ce0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25_d0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25_we0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26_address0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26_ce0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26_d0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26_we0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27_address0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27_ce0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27_d0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27_we0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28_address0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28_ce0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28_d0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28_we0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29_address0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29_ce0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29_d0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29_we0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30_address0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30_ce0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30_d0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30_we0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31_address0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31_ce0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31_d0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31_we0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_32_address0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_32_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_32_ce0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_32_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_32_d0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_32_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_32_we0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_32_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_33_address0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_33_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_33_ce0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_33_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_33_d0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_33_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_33_we0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_33_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_34_address0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_34_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_34_ce0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_34_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_34_d0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_34_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_34_we0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_34_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_35_address0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_35_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_35_ce0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_35_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_35_d0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_35_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_35_we0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_35_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_36_address0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_36_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_36_ce0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_36_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_36_d0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_36_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_36_we0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_36_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_37_address0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_37_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_37_ce0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_37_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_37_d0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_37_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_37_we0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_37_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_38_address0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_38_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_38_ce0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_38_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_38_d0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_38_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_38_we0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_38_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_39_address0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_39_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_39_ce0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_39_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_39_d0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_39_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_39_we0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_39_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_40_address0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_40_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_40_ce0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_40_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_40_d0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_40_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_40_we0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_40_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_41_address0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_41_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_41_ce0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_41_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_41_d0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_41_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_41_we0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_41_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_42_address0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_42_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_42_ce0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_42_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_42_d0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_42_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_42_we0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_42_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_43_address0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_43_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_43_ce0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_43_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_43_d0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_43_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_43_we0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_43_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_44_address0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_44_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_44_ce0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_44_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_44_d0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_44_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_44_we0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_44_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_45_address0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_45_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_45_ce0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_45_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_45_d0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_45_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_45_we0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_45_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_46_address0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_46_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_46_ce0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_46_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_46_d0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_46_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_46_we0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_46_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_47_address0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_47_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_47_ce0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_47_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_47_d0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_47_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_47_we0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_47_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_48_address0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_48_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_48_ce0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_48_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_48_d0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_48_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_48_we0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_48_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_49_address0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_49_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_49_ce0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_49_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_49_d0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_49_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_49_we0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_49_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_50_address0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_50_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_50_ce0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_50_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_50_d0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_50_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_50_we0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_50_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_51_address0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_51_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_51_ce0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_51_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_51_d0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_51_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_51_we0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_51_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_52_address0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_52_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_52_ce0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_52_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_52_d0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_52_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_52_we0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_52_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_53_address0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_53_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_53_ce0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_53_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_53_d0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_53_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_53_we0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_53_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_54_address0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_54_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_54_ce0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_54_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_54_d0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_54_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_54_we0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_54_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_55_address0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_55_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_55_ce0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_55_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_55_d0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_55_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_55_we0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_55_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_56_address0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_56_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_56_ce0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_56_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_56_d0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_56_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_56_we0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_56_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_57_address0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_57_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_57_ce0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_57_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_57_d0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_57_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_57_we0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_57_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_58_address0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_58_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_58_ce0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_58_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_58_d0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_58_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_58_we0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_58_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_59_address0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_59_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_59_ce0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_59_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_59_d0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_59_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_59_we0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_59_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_60_address0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_60_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_60_ce0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_60_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_60_d0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_60_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_60_we0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_60_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_61_address0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_61_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_61_ce0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_61_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_61_d0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_61_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_61_we0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_61_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_62_address0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_62_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_62_ce0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_62_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_62_d0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_62_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_62_we0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_62_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_63_address0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_63_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_63_ce0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_63_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_63_d0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_63_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_63_we0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_63_we0;

    x_0_address0_assign_proc : process(ap_CS_fsm_state2, grp_square_fu_784_x_0_address0, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_0_address0, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_0_address0, ap_CS_fsm_state4, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_0_address0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_0_address0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_0_address0 <= grp_square_fu_784_x_0_address0;
        else 
            x_0_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_0_ce0_assign_proc : process(ap_CS_fsm_state2, grp_square_fu_784_x_0_ce0, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_0_ce0, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_0_ce0, ap_CS_fsm_state4, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_0_ce0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_0_ce0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_0_ce0 <= grp_square_fu_784_x_0_ce0;
        else 
            x_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_10_address0_assign_proc : process(ap_CS_fsm_state2, grp_square_fu_784_x_10_address0, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_10_address0, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_10_address0, ap_CS_fsm_state4, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_10_address0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_10_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_10_address0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_10_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_10_address0 <= grp_square_fu_784_x_10_address0;
        else 
            x_10_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_10_ce0_assign_proc : process(ap_CS_fsm_state2, grp_square_fu_784_x_10_ce0, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_10_ce0, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_10_ce0, ap_CS_fsm_state4, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_10_ce0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_10_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_10_ce0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_10_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_10_ce0 <= grp_square_fu_784_x_10_ce0;
        else 
            x_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_11_address0_assign_proc : process(ap_CS_fsm_state2, grp_square_fu_784_x_11_address0, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_11_address0, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_11_address0, ap_CS_fsm_state4, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_11_address0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_11_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_11_address0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_11_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_11_address0 <= grp_square_fu_784_x_11_address0;
        else 
            x_11_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_11_ce0_assign_proc : process(ap_CS_fsm_state2, grp_square_fu_784_x_11_ce0, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_11_ce0, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_11_ce0, ap_CS_fsm_state4, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_11_ce0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_11_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_11_ce0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_11_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_11_ce0 <= grp_square_fu_784_x_11_ce0;
        else 
            x_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_12_address0_assign_proc : process(ap_CS_fsm_state2, grp_square_fu_784_x_12_address0, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_12_address0, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_12_address0, ap_CS_fsm_state4, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_12_address0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_12_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_12_address0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_12_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_12_address0 <= grp_square_fu_784_x_12_address0;
        else 
            x_12_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_12_ce0_assign_proc : process(ap_CS_fsm_state2, grp_square_fu_784_x_12_ce0, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_12_ce0, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_12_ce0, ap_CS_fsm_state4, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_12_ce0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_12_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_12_ce0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_12_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_12_ce0 <= grp_square_fu_784_x_12_ce0;
        else 
            x_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_13_address0_assign_proc : process(ap_CS_fsm_state2, grp_square_fu_784_x_13_address0, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_13_address0, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_13_address0, ap_CS_fsm_state4, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_13_address0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_13_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_13_address0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_13_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_13_address0 <= grp_square_fu_784_x_13_address0;
        else 
            x_13_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_13_ce0_assign_proc : process(ap_CS_fsm_state2, grp_square_fu_784_x_13_ce0, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_13_ce0, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_13_ce0, ap_CS_fsm_state4, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_13_ce0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_13_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_13_ce0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_13_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_13_ce0 <= grp_square_fu_784_x_13_ce0;
        else 
            x_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_14_address0_assign_proc : process(ap_CS_fsm_state2, grp_square_fu_784_x_14_address0, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_14_address0, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_14_address0, ap_CS_fsm_state4, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_14_address0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_14_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_14_address0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_14_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_14_address0 <= grp_square_fu_784_x_14_address0;
        else 
            x_14_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_14_ce0_assign_proc : process(ap_CS_fsm_state2, grp_square_fu_784_x_14_ce0, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_14_ce0, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_14_ce0, ap_CS_fsm_state4, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_14_ce0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_14_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_14_ce0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_14_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_14_ce0 <= grp_square_fu_784_x_14_ce0;
        else 
            x_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_15_address0_assign_proc : process(ap_CS_fsm_state2, grp_square_fu_784_x_15_address0, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_15_address0, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_15_address0, ap_CS_fsm_state4, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_15_address0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_15_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_15_address0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_15_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_15_address0 <= grp_square_fu_784_x_15_address0;
        else 
            x_15_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_15_ce0_assign_proc : process(ap_CS_fsm_state2, grp_square_fu_784_x_15_ce0, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_15_ce0, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_15_ce0, ap_CS_fsm_state4, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_15_ce0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_15_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_15_ce0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_15_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_15_ce0 <= grp_square_fu_784_x_15_ce0;
        else 
            x_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_16_address0_assign_proc : process(ap_CS_fsm_state2, grp_square_fu_784_x_16_address0, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_16_address0, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_16_address0, ap_CS_fsm_state4, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_16_address0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_16_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_16_address0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_16_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_16_address0 <= grp_square_fu_784_x_16_address0;
        else 
            x_16_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_16_ce0_assign_proc : process(ap_CS_fsm_state2, grp_square_fu_784_x_16_ce0, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_16_ce0, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_16_ce0, ap_CS_fsm_state4, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_16_ce0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_16_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_16_ce0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_16_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_16_ce0 <= grp_square_fu_784_x_16_ce0;
        else 
            x_16_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_17_address0_assign_proc : process(ap_CS_fsm_state2, grp_square_fu_784_x_17_address0, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_17_address0, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_17_address0, ap_CS_fsm_state4, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_17_address0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_17_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_17_address0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_17_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_17_address0 <= grp_square_fu_784_x_17_address0;
        else 
            x_17_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_17_ce0_assign_proc : process(ap_CS_fsm_state2, grp_square_fu_784_x_17_ce0, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_17_ce0, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_17_ce0, ap_CS_fsm_state4, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_17_ce0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_17_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_17_ce0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_17_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_17_ce0 <= grp_square_fu_784_x_17_ce0;
        else 
            x_17_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_18_address0_assign_proc : process(ap_CS_fsm_state2, grp_square_fu_784_x_18_address0, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_18_address0, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_18_address0, ap_CS_fsm_state4, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_18_address0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_18_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_18_address0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_18_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_18_address0 <= grp_square_fu_784_x_18_address0;
        else 
            x_18_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_18_ce0_assign_proc : process(ap_CS_fsm_state2, grp_square_fu_784_x_18_ce0, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_18_ce0, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_18_ce0, ap_CS_fsm_state4, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_18_ce0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_18_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_18_ce0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_18_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_18_ce0 <= grp_square_fu_784_x_18_ce0;
        else 
            x_18_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_19_address0_assign_proc : process(ap_CS_fsm_state2, grp_square_fu_784_x_19_address0, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_19_address0, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_19_address0, ap_CS_fsm_state4, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_19_address0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_19_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_19_address0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_19_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_19_address0 <= grp_square_fu_784_x_19_address0;
        else 
            x_19_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_19_ce0_assign_proc : process(ap_CS_fsm_state2, grp_square_fu_784_x_19_ce0, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_19_ce0, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_19_ce0, ap_CS_fsm_state4, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_19_ce0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_19_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_19_ce0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_19_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_19_ce0 <= grp_square_fu_784_x_19_ce0;
        else 
            x_19_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_1_address0_assign_proc : process(ap_CS_fsm_state2, grp_square_fu_784_x_1_address0, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_1_address0, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_1_address0, ap_CS_fsm_state4, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_1_address0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_1_address0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_1_address0 <= grp_square_fu_784_x_1_address0;
        else 
            x_1_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_1_ce0_assign_proc : process(ap_CS_fsm_state2, grp_square_fu_784_x_1_ce0, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_1_ce0, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_1_ce0, ap_CS_fsm_state4, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_1_ce0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_1_ce0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_1_ce0 <= grp_square_fu_784_x_1_ce0;
        else 
            x_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_20_address0_assign_proc : process(ap_CS_fsm_state2, grp_square_fu_784_x_20_address0, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_20_address0, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_20_address0, ap_CS_fsm_state4, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_20_address0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_20_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_20_address0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_20_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_20_address0 <= grp_square_fu_784_x_20_address0;
        else 
            x_20_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_20_ce0_assign_proc : process(ap_CS_fsm_state2, grp_square_fu_784_x_20_ce0, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_20_ce0, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_20_ce0, ap_CS_fsm_state4, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_20_ce0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_20_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_20_ce0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_20_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_20_ce0 <= grp_square_fu_784_x_20_ce0;
        else 
            x_20_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_21_address0_assign_proc : process(ap_CS_fsm_state2, grp_square_fu_784_x_21_address0, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_21_address0, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_21_address0, ap_CS_fsm_state4, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_21_address0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_21_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_21_address0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_21_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_21_address0 <= grp_square_fu_784_x_21_address0;
        else 
            x_21_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_21_ce0_assign_proc : process(ap_CS_fsm_state2, grp_square_fu_784_x_21_ce0, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_21_ce0, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_21_ce0, ap_CS_fsm_state4, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_21_ce0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_21_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_21_ce0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_21_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_21_ce0 <= grp_square_fu_784_x_21_ce0;
        else 
            x_21_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_22_address0_assign_proc : process(ap_CS_fsm_state2, grp_square_fu_784_x_22_address0, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_22_address0, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_22_address0, ap_CS_fsm_state4, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_22_address0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_22_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_22_address0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_22_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_22_address0 <= grp_square_fu_784_x_22_address0;
        else 
            x_22_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_22_ce0_assign_proc : process(ap_CS_fsm_state2, grp_square_fu_784_x_22_ce0, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_22_ce0, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_22_ce0, ap_CS_fsm_state4, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_22_ce0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_22_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_22_ce0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_22_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_22_ce0 <= grp_square_fu_784_x_22_ce0;
        else 
            x_22_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_23_address0_assign_proc : process(ap_CS_fsm_state2, grp_square_fu_784_x_23_address0, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_23_address0, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_23_address0, ap_CS_fsm_state4, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_23_address0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_23_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_23_address0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_23_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_23_address0 <= grp_square_fu_784_x_23_address0;
        else 
            x_23_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_23_ce0_assign_proc : process(ap_CS_fsm_state2, grp_square_fu_784_x_23_ce0, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_23_ce0, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_23_ce0, ap_CS_fsm_state4, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_23_ce0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_23_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_23_ce0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_23_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_23_ce0 <= grp_square_fu_784_x_23_ce0;
        else 
            x_23_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_24_address0_assign_proc : process(ap_CS_fsm_state2, grp_square_fu_784_x_24_address0, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_24_address0, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_24_address0, ap_CS_fsm_state4, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_24_address0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_24_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_24_address0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_24_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_24_address0 <= grp_square_fu_784_x_24_address0;
        else 
            x_24_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_24_ce0_assign_proc : process(ap_CS_fsm_state2, grp_square_fu_784_x_24_ce0, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_24_ce0, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_24_ce0, ap_CS_fsm_state4, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_24_ce0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_24_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_24_ce0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_24_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_24_ce0 <= grp_square_fu_784_x_24_ce0;
        else 
            x_24_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_25_address0_assign_proc : process(ap_CS_fsm_state2, grp_square_fu_784_x_25_address0, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_25_address0, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_25_address0, ap_CS_fsm_state4, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_25_address0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_25_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_25_address0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_25_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_25_address0 <= grp_square_fu_784_x_25_address0;
        else 
            x_25_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_25_ce0_assign_proc : process(ap_CS_fsm_state2, grp_square_fu_784_x_25_ce0, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_25_ce0, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_25_ce0, ap_CS_fsm_state4, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_25_ce0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_25_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_25_ce0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_25_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_25_ce0 <= grp_square_fu_784_x_25_ce0;
        else 
            x_25_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_26_address0_assign_proc : process(ap_CS_fsm_state2, grp_square_fu_784_x_26_address0, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_26_address0, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_26_address0, ap_CS_fsm_state4, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_26_address0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_26_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_26_address0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_26_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_26_address0 <= grp_square_fu_784_x_26_address0;
        else 
            x_26_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_26_ce0_assign_proc : process(ap_CS_fsm_state2, grp_square_fu_784_x_26_ce0, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_26_ce0, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_26_ce0, ap_CS_fsm_state4, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_26_ce0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_26_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_26_ce0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_26_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_26_ce0 <= grp_square_fu_784_x_26_ce0;
        else 
            x_26_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_27_address0_assign_proc : process(ap_CS_fsm_state2, grp_square_fu_784_x_27_address0, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_27_address0, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_27_address0, ap_CS_fsm_state4, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_27_address0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_27_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_27_address0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_27_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_27_address0 <= grp_square_fu_784_x_27_address0;
        else 
            x_27_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_27_ce0_assign_proc : process(ap_CS_fsm_state2, grp_square_fu_784_x_27_ce0, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_27_ce0, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_27_ce0, ap_CS_fsm_state4, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_27_ce0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_27_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_27_ce0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_27_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_27_ce0 <= grp_square_fu_784_x_27_ce0;
        else 
            x_27_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_28_address0_assign_proc : process(ap_CS_fsm_state2, grp_square_fu_784_x_28_address0, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_28_address0, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_28_address0, ap_CS_fsm_state4, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_28_address0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_28_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_28_address0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_28_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_28_address0 <= grp_square_fu_784_x_28_address0;
        else 
            x_28_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_28_ce0_assign_proc : process(ap_CS_fsm_state2, grp_square_fu_784_x_28_ce0, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_28_ce0, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_28_ce0, ap_CS_fsm_state4, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_28_ce0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_28_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_28_ce0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_28_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_28_ce0 <= grp_square_fu_784_x_28_ce0;
        else 
            x_28_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_29_address0_assign_proc : process(ap_CS_fsm_state2, grp_square_fu_784_x_29_address0, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_29_address0, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_29_address0, ap_CS_fsm_state4, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_29_address0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_29_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_29_address0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_29_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_29_address0 <= grp_square_fu_784_x_29_address0;
        else 
            x_29_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_29_ce0_assign_proc : process(ap_CS_fsm_state2, grp_square_fu_784_x_29_ce0, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_29_ce0, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_29_ce0, ap_CS_fsm_state4, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_29_ce0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_29_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_29_ce0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_29_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_29_ce0 <= grp_square_fu_784_x_29_ce0;
        else 
            x_29_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_2_address0_assign_proc : process(ap_CS_fsm_state2, grp_square_fu_784_x_2_address0, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_2_address0, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_2_address0, ap_CS_fsm_state4, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_2_address0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_2_address0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_2_address0 <= grp_square_fu_784_x_2_address0;
        else 
            x_2_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_2_ce0_assign_proc : process(ap_CS_fsm_state2, grp_square_fu_784_x_2_ce0, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_2_ce0, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_2_ce0, ap_CS_fsm_state4, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_2_ce0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_2_ce0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_2_ce0 <= grp_square_fu_784_x_2_ce0;
        else 
            x_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_30_address0_assign_proc : process(ap_CS_fsm_state2, grp_square_fu_784_x_30_address0, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_30_address0, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_30_address0, ap_CS_fsm_state4, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_30_address0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_30_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_30_address0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_30_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_30_address0 <= grp_square_fu_784_x_30_address0;
        else 
            x_30_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_30_ce0_assign_proc : process(ap_CS_fsm_state2, grp_square_fu_784_x_30_ce0, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_30_ce0, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_30_ce0, ap_CS_fsm_state4, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_30_ce0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_30_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_30_ce0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_30_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_30_ce0 <= grp_square_fu_784_x_30_ce0;
        else 
            x_30_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_31_address0_assign_proc : process(ap_CS_fsm_state2, grp_square_fu_784_x_31_address0, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_31_address0, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_31_address0, ap_CS_fsm_state4, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_31_address0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_31_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_31_address0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_31_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_31_address0 <= grp_square_fu_784_x_31_address0;
        else 
            x_31_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_31_ce0_assign_proc : process(ap_CS_fsm_state2, grp_square_fu_784_x_31_ce0, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_31_ce0, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_31_ce0, ap_CS_fsm_state4, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_31_ce0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_31_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_31_ce0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_31_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_31_ce0 <= grp_square_fu_784_x_31_ce0;
        else 
            x_31_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_32_address0_assign_proc : process(ap_CS_fsm_state2, grp_square_fu_784_x_32_address0, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_32_address0, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_32_address0, ap_CS_fsm_state4, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_32_address0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_32_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_32_address0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_32_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_32_address0 <= grp_square_fu_784_x_32_address0;
        else 
            x_32_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_32_ce0_assign_proc : process(ap_CS_fsm_state2, grp_square_fu_784_x_32_ce0, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_32_ce0, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_32_ce0, ap_CS_fsm_state4, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_32_ce0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_32_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_32_ce0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_32_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_32_ce0 <= grp_square_fu_784_x_32_ce0;
        else 
            x_32_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_33_address0_assign_proc : process(ap_CS_fsm_state2, grp_square_fu_784_x_33_address0, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_33_address0, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_33_address0, ap_CS_fsm_state4, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_33_address0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_33_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_33_address0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_33_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_33_address0 <= grp_square_fu_784_x_33_address0;
        else 
            x_33_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_33_ce0_assign_proc : process(ap_CS_fsm_state2, grp_square_fu_784_x_33_ce0, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_33_ce0, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_33_ce0, ap_CS_fsm_state4, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_33_ce0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_33_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_33_ce0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_33_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_33_ce0 <= grp_square_fu_784_x_33_ce0;
        else 
            x_33_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_34_address0_assign_proc : process(ap_CS_fsm_state2, grp_square_fu_784_x_34_address0, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_34_address0, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_34_address0, ap_CS_fsm_state4, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_34_address0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_34_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_34_address0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_34_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_34_address0 <= grp_square_fu_784_x_34_address0;
        else 
            x_34_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_34_ce0_assign_proc : process(ap_CS_fsm_state2, grp_square_fu_784_x_34_ce0, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_34_ce0, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_34_ce0, ap_CS_fsm_state4, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_34_ce0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_34_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_34_ce0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_34_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_34_ce0 <= grp_square_fu_784_x_34_ce0;
        else 
            x_34_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_35_address0_assign_proc : process(ap_CS_fsm_state2, grp_square_fu_784_x_35_address0, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_35_address0, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_35_address0, ap_CS_fsm_state4, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_35_address0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_35_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_35_address0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_35_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_35_address0 <= grp_square_fu_784_x_35_address0;
        else 
            x_35_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_35_ce0_assign_proc : process(ap_CS_fsm_state2, grp_square_fu_784_x_35_ce0, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_35_ce0, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_35_ce0, ap_CS_fsm_state4, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_35_ce0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_35_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_35_ce0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_35_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_35_ce0 <= grp_square_fu_784_x_35_ce0;
        else 
            x_35_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_36_address0_assign_proc : process(ap_CS_fsm_state2, grp_square_fu_784_x_36_address0, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_36_address0, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_36_address0, ap_CS_fsm_state4, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_36_address0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_36_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_36_address0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_36_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_36_address0 <= grp_square_fu_784_x_36_address0;
        else 
            x_36_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_36_ce0_assign_proc : process(ap_CS_fsm_state2, grp_square_fu_784_x_36_ce0, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_36_ce0, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_36_ce0, ap_CS_fsm_state4, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_36_ce0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_36_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_36_ce0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_36_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_36_ce0 <= grp_square_fu_784_x_36_ce0;
        else 
            x_36_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_37_address0_assign_proc : process(ap_CS_fsm_state2, grp_square_fu_784_x_37_address0, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_37_address0, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_37_address0, ap_CS_fsm_state4, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_37_address0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_37_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_37_address0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_37_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_37_address0 <= grp_square_fu_784_x_37_address0;
        else 
            x_37_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_37_ce0_assign_proc : process(ap_CS_fsm_state2, grp_square_fu_784_x_37_ce0, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_37_ce0, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_37_ce0, ap_CS_fsm_state4, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_37_ce0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_37_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_37_ce0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_37_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_37_ce0 <= grp_square_fu_784_x_37_ce0;
        else 
            x_37_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_38_address0_assign_proc : process(ap_CS_fsm_state2, grp_square_fu_784_x_38_address0, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_38_address0, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_38_address0, ap_CS_fsm_state4, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_38_address0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_38_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_38_address0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_38_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_38_address0 <= grp_square_fu_784_x_38_address0;
        else 
            x_38_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_38_ce0_assign_proc : process(ap_CS_fsm_state2, grp_square_fu_784_x_38_ce0, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_38_ce0, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_38_ce0, ap_CS_fsm_state4, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_38_ce0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_38_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_38_ce0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_38_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_38_ce0 <= grp_square_fu_784_x_38_ce0;
        else 
            x_38_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_39_address0_assign_proc : process(ap_CS_fsm_state2, grp_square_fu_784_x_39_address0, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_39_address0, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_39_address0, ap_CS_fsm_state4, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_39_address0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_39_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_39_address0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_39_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_39_address0 <= grp_square_fu_784_x_39_address0;
        else 
            x_39_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_39_ce0_assign_proc : process(ap_CS_fsm_state2, grp_square_fu_784_x_39_ce0, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_39_ce0, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_39_ce0, ap_CS_fsm_state4, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_39_ce0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_39_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_39_ce0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_39_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_39_ce0 <= grp_square_fu_784_x_39_ce0;
        else 
            x_39_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_3_address0_assign_proc : process(ap_CS_fsm_state2, grp_square_fu_784_x_3_address0, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_3_address0, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_3_address0, ap_CS_fsm_state4, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_3_address0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_3_address0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_3_address0 <= grp_square_fu_784_x_3_address0;
        else 
            x_3_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_3_ce0_assign_proc : process(ap_CS_fsm_state2, grp_square_fu_784_x_3_ce0, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_3_ce0, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_3_ce0, ap_CS_fsm_state4, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_3_ce0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_3_ce0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_3_ce0 <= grp_square_fu_784_x_3_ce0;
        else 
            x_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_40_address0_assign_proc : process(ap_CS_fsm_state2, grp_square_fu_784_x_40_address0, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_40_address0, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_40_address0, ap_CS_fsm_state4, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_40_address0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_40_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_40_address0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_40_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_40_address0 <= grp_square_fu_784_x_40_address0;
        else 
            x_40_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_40_ce0_assign_proc : process(ap_CS_fsm_state2, grp_square_fu_784_x_40_ce0, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_40_ce0, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_40_ce0, ap_CS_fsm_state4, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_40_ce0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_40_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_40_ce0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_40_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_40_ce0 <= grp_square_fu_784_x_40_ce0;
        else 
            x_40_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_41_address0_assign_proc : process(ap_CS_fsm_state2, grp_square_fu_784_x_41_address0, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_41_address0, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_41_address0, ap_CS_fsm_state4, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_41_address0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_41_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_41_address0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_41_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_41_address0 <= grp_square_fu_784_x_41_address0;
        else 
            x_41_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_41_ce0_assign_proc : process(ap_CS_fsm_state2, grp_square_fu_784_x_41_ce0, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_41_ce0, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_41_ce0, ap_CS_fsm_state4, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_41_ce0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_41_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_41_ce0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_41_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_41_ce0 <= grp_square_fu_784_x_41_ce0;
        else 
            x_41_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_42_address0_assign_proc : process(ap_CS_fsm_state2, grp_square_fu_784_x_42_address0, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_42_address0, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_42_address0, ap_CS_fsm_state4, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_42_address0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_42_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_42_address0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_42_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_42_address0 <= grp_square_fu_784_x_42_address0;
        else 
            x_42_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_42_ce0_assign_proc : process(ap_CS_fsm_state2, grp_square_fu_784_x_42_ce0, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_42_ce0, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_42_ce0, ap_CS_fsm_state4, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_42_ce0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_42_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_42_ce0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_42_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_42_ce0 <= grp_square_fu_784_x_42_ce0;
        else 
            x_42_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_43_address0_assign_proc : process(ap_CS_fsm_state2, grp_square_fu_784_x_43_address0, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_43_address0, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_43_address0, ap_CS_fsm_state4, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_43_address0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_43_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_43_address0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_43_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_43_address0 <= grp_square_fu_784_x_43_address0;
        else 
            x_43_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_43_ce0_assign_proc : process(ap_CS_fsm_state2, grp_square_fu_784_x_43_ce0, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_43_ce0, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_43_ce0, ap_CS_fsm_state4, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_43_ce0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_43_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_43_ce0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_43_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_43_ce0 <= grp_square_fu_784_x_43_ce0;
        else 
            x_43_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_44_address0_assign_proc : process(ap_CS_fsm_state2, grp_square_fu_784_x_44_address0, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_44_address0, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_44_address0, ap_CS_fsm_state4, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_44_address0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_44_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_44_address0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_44_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_44_address0 <= grp_square_fu_784_x_44_address0;
        else 
            x_44_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_44_ce0_assign_proc : process(ap_CS_fsm_state2, grp_square_fu_784_x_44_ce0, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_44_ce0, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_44_ce0, ap_CS_fsm_state4, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_44_ce0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_44_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_44_ce0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_44_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_44_ce0 <= grp_square_fu_784_x_44_ce0;
        else 
            x_44_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_45_address0_assign_proc : process(ap_CS_fsm_state2, grp_square_fu_784_x_45_address0, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_45_address0, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_45_address0, ap_CS_fsm_state4, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_45_address0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_45_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_45_address0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_45_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_45_address0 <= grp_square_fu_784_x_45_address0;
        else 
            x_45_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_45_ce0_assign_proc : process(ap_CS_fsm_state2, grp_square_fu_784_x_45_ce0, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_45_ce0, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_45_ce0, ap_CS_fsm_state4, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_45_ce0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_45_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_45_ce0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_45_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_45_ce0 <= grp_square_fu_784_x_45_ce0;
        else 
            x_45_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_46_address0_assign_proc : process(ap_CS_fsm_state2, grp_square_fu_784_x_46_address0, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_46_address0, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_46_address0, ap_CS_fsm_state4, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_46_address0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_46_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_46_address0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_46_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_46_address0 <= grp_square_fu_784_x_46_address0;
        else 
            x_46_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_46_ce0_assign_proc : process(ap_CS_fsm_state2, grp_square_fu_784_x_46_ce0, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_46_ce0, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_46_ce0, ap_CS_fsm_state4, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_46_ce0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_46_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_46_ce0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_46_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_46_ce0 <= grp_square_fu_784_x_46_ce0;
        else 
            x_46_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_47_address0_assign_proc : process(ap_CS_fsm_state2, grp_square_fu_784_x_47_address0, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_47_address0, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_47_address0, ap_CS_fsm_state4, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_47_address0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_47_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_47_address0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_47_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_47_address0 <= grp_square_fu_784_x_47_address0;
        else 
            x_47_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_47_ce0_assign_proc : process(ap_CS_fsm_state2, grp_square_fu_784_x_47_ce0, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_47_ce0, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_47_ce0, ap_CS_fsm_state4, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_47_ce0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_47_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_47_ce0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_47_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_47_ce0 <= grp_square_fu_784_x_47_ce0;
        else 
            x_47_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_48_address0_assign_proc : process(ap_CS_fsm_state2, grp_square_fu_784_x_48_address0, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_48_address0, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_48_address0, ap_CS_fsm_state4, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_48_address0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_48_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_48_address0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_48_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_48_address0 <= grp_square_fu_784_x_48_address0;
        else 
            x_48_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_48_ce0_assign_proc : process(ap_CS_fsm_state2, grp_square_fu_784_x_48_ce0, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_48_ce0, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_48_ce0, ap_CS_fsm_state4, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_48_ce0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_48_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_48_ce0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_48_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_48_ce0 <= grp_square_fu_784_x_48_ce0;
        else 
            x_48_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_49_address0_assign_proc : process(ap_CS_fsm_state2, grp_square_fu_784_x_49_address0, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_49_address0, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_49_address0, ap_CS_fsm_state4, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_49_address0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_49_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_49_address0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_49_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_49_address0 <= grp_square_fu_784_x_49_address0;
        else 
            x_49_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_49_ce0_assign_proc : process(ap_CS_fsm_state2, grp_square_fu_784_x_49_ce0, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_49_ce0, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_49_ce0, ap_CS_fsm_state4, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_49_ce0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_49_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_49_ce0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_49_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_49_ce0 <= grp_square_fu_784_x_49_ce0;
        else 
            x_49_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_4_address0_assign_proc : process(ap_CS_fsm_state2, grp_square_fu_784_x_4_address0, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_4_address0, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_4_address0, ap_CS_fsm_state4, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_4_address0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_4_address0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_4_address0 <= grp_square_fu_784_x_4_address0;
        else 
            x_4_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_4_ce0_assign_proc : process(ap_CS_fsm_state2, grp_square_fu_784_x_4_ce0, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_4_ce0, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_4_ce0, ap_CS_fsm_state4, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_4_ce0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_4_ce0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_4_ce0 <= grp_square_fu_784_x_4_ce0;
        else 
            x_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_50_address0_assign_proc : process(ap_CS_fsm_state2, grp_square_fu_784_x_50_address0, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_50_address0, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_50_address0, ap_CS_fsm_state4, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_50_address0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_50_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_50_address0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_50_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_50_address0 <= grp_square_fu_784_x_50_address0;
        else 
            x_50_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_50_ce0_assign_proc : process(ap_CS_fsm_state2, grp_square_fu_784_x_50_ce0, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_50_ce0, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_50_ce0, ap_CS_fsm_state4, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_50_ce0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_50_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_50_ce0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_50_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_50_ce0 <= grp_square_fu_784_x_50_ce0;
        else 
            x_50_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_51_address0_assign_proc : process(ap_CS_fsm_state2, grp_square_fu_784_x_51_address0, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_51_address0, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_51_address0, ap_CS_fsm_state4, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_51_address0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_51_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_51_address0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_51_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_51_address0 <= grp_square_fu_784_x_51_address0;
        else 
            x_51_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_51_ce0_assign_proc : process(ap_CS_fsm_state2, grp_square_fu_784_x_51_ce0, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_51_ce0, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_51_ce0, ap_CS_fsm_state4, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_51_ce0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_51_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_51_ce0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_51_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_51_ce0 <= grp_square_fu_784_x_51_ce0;
        else 
            x_51_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_52_address0_assign_proc : process(ap_CS_fsm_state2, grp_square_fu_784_x_52_address0, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_52_address0, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_52_address0, ap_CS_fsm_state4, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_52_address0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_52_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_52_address0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_52_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_52_address0 <= grp_square_fu_784_x_52_address0;
        else 
            x_52_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_52_ce0_assign_proc : process(ap_CS_fsm_state2, grp_square_fu_784_x_52_ce0, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_52_ce0, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_52_ce0, ap_CS_fsm_state4, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_52_ce0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_52_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_52_ce0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_52_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_52_ce0 <= grp_square_fu_784_x_52_ce0;
        else 
            x_52_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_53_address0_assign_proc : process(ap_CS_fsm_state2, grp_square_fu_784_x_53_address0, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_53_address0, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_53_address0, ap_CS_fsm_state4, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_53_address0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_53_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_53_address0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_53_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_53_address0 <= grp_square_fu_784_x_53_address0;
        else 
            x_53_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_53_ce0_assign_proc : process(ap_CS_fsm_state2, grp_square_fu_784_x_53_ce0, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_53_ce0, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_53_ce0, ap_CS_fsm_state4, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_53_ce0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_53_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_53_ce0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_53_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_53_ce0 <= grp_square_fu_784_x_53_ce0;
        else 
            x_53_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_54_address0_assign_proc : process(ap_CS_fsm_state2, grp_square_fu_784_x_54_address0, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_54_address0, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_54_address0, ap_CS_fsm_state4, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_54_address0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_54_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_54_address0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_54_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_54_address0 <= grp_square_fu_784_x_54_address0;
        else 
            x_54_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_54_ce0_assign_proc : process(ap_CS_fsm_state2, grp_square_fu_784_x_54_ce0, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_54_ce0, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_54_ce0, ap_CS_fsm_state4, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_54_ce0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_54_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_54_ce0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_54_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_54_ce0 <= grp_square_fu_784_x_54_ce0;
        else 
            x_54_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_55_address0_assign_proc : process(ap_CS_fsm_state2, grp_square_fu_784_x_55_address0, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_55_address0, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_55_address0, ap_CS_fsm_state4, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_55_address0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_55_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_55_address0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_55_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_55_address0 <= grp_square_fu_784_x_55_address0;
        else 
            x_55_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_55_ce0_assign_proc : process(ap_CS_fsm_state2, grp_square_fu_784_x_55_ce0, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_55_ce0, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_55_ce0, ap_CS_fsm_state4, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_55_ce0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_55_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_55_ce0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_55_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_55_ce0 <= grp_square_fu_784_x_55_ce0;
        else 
            x_55_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_56_address0_assign_proc : process(ap_CS_fsm_state2, grp_square_fu_784_x_56_address0, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_56_address0, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_56_address0, ap_CS_fsm_state4, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_56_address0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_56_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_56_address0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_56_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_56_address0 <= grp_square_fu_784_x_56_address0;
        else 
            x_56_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_56_ce0_assign_proc : process(ap_CS_fsm_state2, grp_square_fu_784_x_56_ce0, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_56_ce0, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_56_ce0, ap_CS_fsm_state4, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_56_ce0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_56_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_56_ce0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_56_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_56_ce0 <= grp_square_fu_784_x_56_ce0;
        else 
            x_56_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_57_address0_assign_proc : process(ap_CS_fsm_state2, grp_square_fu_784_x_57_address0, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_57_address0, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_57_address0, ap_CS_fsm_state4, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_57_address0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_57_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_57_address0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_57_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_57_address0 <= grp_square_fu_784_x_57_address0;
        else 
            x_57_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_57_ce0_assign_proc : process(ap_CS_fsm_state2, grp_square_fu_784_x_57_ce0, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_57_ce0, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_57_ce0, ap_CS_fsm_state4, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_57_ce0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_57_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_57_ce0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_57_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_57_ce0 <= grp_square_fu_784_x_57_ce0;
        else 
            x_57_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_58_address0_assign_proc : process(ap_CS_fsm_state2, grp_square_fu_784_x_58_address0, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_58_address0, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_58_address0, ap_CS_fsm_state4, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_58_address0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_58_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_58_address0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_58_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_58_address0 <= grp_square_fu_784_x_58_address0;
        else 
            x_58_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_58_ce0_assign_proc : process(ap_CS_fsm_state2, grp_square_fu_784_x_58_ce0, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_58_ce0, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_58_ce0, ap_CS_fsm_state4, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_58_ce0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_58_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_58_ce0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_58_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_58_ce0 <= grp_square_fu_784_x_58_ce0;
        else 
            x_58_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_59_address0_assign_proc : process(ap_CS_fsm_state2, grp_square_fu_784_x_59_address0, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_59_address0, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_59_address0, ap_CS_fsm_state4, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_59_address0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_59_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_59_address0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_59_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_59_address0 <= grp_square_fu_784_x_59_address0;
        else 
            x_59_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_59_ce0_assign_proc : process(ap_CS_fsm_state2, grp_square_fu_784_x_59_ce0, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_59_ce0, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_59_ce0, ap_CS_fsm_state4, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_59_ce0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_59_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_59_ce0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_59_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_59_ce0 <= grp_square_fu_784_x_59_ce0;
        else 
            x_59_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_5_address0_assign_proc : process(ap_CS_fsm_state2, grp_square_fu_784_x_5_address0, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_5_address0, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_5_address0, ap_CS_fsm_state4, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_5_address0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_5_address0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_5_address0 <= grp_square_fu_784_x_5_address0;
        else 
            x_5_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_5_ce0_assign_proc : process(ap_CS_fsm_state2, grp_square_fu_784_x_5_ce0, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_5_ce0, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_5_ce0, ap_CS_fsm_state4, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_5_ce0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_5_ce0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_5_ce0 <= grp_square_fu_784_x_5_ce0;
        else 
            x_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_60_address0_assign_proc : process(ap_CS_fsm_state2, grp_square_fu_784_x_60_address0, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_60_address0, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_60_address0, ap_CS_fsm_state4, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_60_address0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_60_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_60_address0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_60_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_60_address0 <= grp_square_fu_784_x_60_address0;
        else 
            x_60_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_60_ce0_assign_proc : process(ap_CS_fsm_state2, grp_square_fu_784_x_60_ce0, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_60_ce0, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_60_ce0, ap_CS_fsm_state4, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_60_ce0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_60_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_60_ce0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_60_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_60_ce0 <= grp_square_fu_784_x_60_ce0;
        else 
            x_60_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_61_address0_assign_proc : process(ap_CS_fsm_state2, grp_square_fu_784_x_61_address0, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_61_address0, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_61_address0, ap_CS_fsm_state4, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_61_address0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_61_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_61_address0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_61_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_61_address0 <= grp_square_fu_784_x_61_address0;
        else 
            x_61_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_61_ce0_assign_proc : process(ap_CS_fsm_state2, grp_square_fu_784_x_61_ce0, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_61_ce0, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_61_ce0, ap_CS_fsm_state4, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_61_ce0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_61_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_61_ce0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_61_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_61_ce0 <= grp_square_fu_784_x_61_ce0;
        else 
            x_61_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_62_address0_assign_proc : process(ap_CS_fsm_state2, grp_square_fu_784_x_62_address0, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_62_address0, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_62_address0, ap_CS_fsm_state4, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_62_address0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_62_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_62_address0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_62_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_62_address0 <= grp_square_fu_784_x_62_address0;
        else 
            x_62_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_62_ce0_assign_proc : process(ap_CS_fsm_state2, grp_square_fu_784_x_62_ce0, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_62_ce0, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_62_ce0, ap_CS_fsm_state4, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_62_ce0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_62_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_62_ce0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_62_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_62_ce0 <= grp_square_fu_784_x_62_ce0;
        else 
            x_62_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_63_address0_assign_proc : process(ap_CS_fsm_state2, grp_square_fu_784_x_63_address0, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_63_address0, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_63_address0, ap_CS_fsm_state4, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_63_address0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_63_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_63_address0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_63_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_63_address0 <= grp_square_fu_784_x_63_address0;
        else 
            x_63_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_63_ce0_assign_proc : process(ap_CS_fsm_state2, grp_square_fu_784_x_63_ce0, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_63_ce0, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_63_ce0, ap_CS_fsm_state4, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_63_ce0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_63_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_63_ce0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_63_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_63_ce0 <= grp_square_fu_784_x_63_ce0;
        else 
            x_63_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_6_address0_assign_proc : process(ap_CS_fsm_state2, grp_square_fu_784_x_6_address0, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_6_address0, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_6_address0, ap_CS_fsm_state4, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_6_address0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_6_address0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_6_address0 <= grp_square_fu_784_x_6_address0;
        else 
            x_6_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_6_ce0_assign_proc : process(ap_CS_fsm_state2, grp_square_fu_784_x_6_ce0, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_6_ce0, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_6_ce0, ap_CS_fsm_state4, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_6_ce0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_6_ce0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_6_ce0 <= grp_square_fu_784_x_6_ce0;
        else 
            x_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_7_address0_assign_proc : process(ap_CS_fsm_state2, grp_square_fu_784_x_7_address0, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_7_address0, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_7_address0, ap_CS_fsm_state4, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_7_address0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_7_address0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_7_address0 <= grp_square_fu_784_x_7_address0;
        else 
            x_7_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_7_ce0_assign_proc : process(ap_CS_fsm_state2, grp_square_fu_784_x_7_ce0, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_7_ce0, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_7_ce0, ap_CS_fsm_state4, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_7_ce0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_7_ce0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_7_ce0 <= grp_square_fu_784_x_7_ce0;
        else 
            x_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_8_address0_assign_proc : process(ap_CS_fsm_state2, grp_square_fu_784_x_8_address0, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_8_address0, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_8_address0, ap_CS_fsm_state4, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_8_address0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_8_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_8_address0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_8_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_8_address0 <= grp_square_fu_784_x_8_address0;
        else 
            x_8_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_8_ce0_assign_proc : process(ap_CS_fsm_state2, grp_square_fu_784_x_8_ce0, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_8_ce0, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_8_ce0, ap_CS_fsm_state4, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_8_ce0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_8_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_8_ce0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_8_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_8_ce0 <= grp_square_fu_784_x_8_ce0;
        else 
            x_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_9_address0_assign_proc : process(ap_CS_fsm_state2, grp_square_fu_784_x_9_address0, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_9_address0, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_9_address0, ap_CS_fsm_state4, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_9_address0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_9_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_9_address0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_9_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_9_address0 <= grp_square_fu_784_x_9_address0;
        else 
            x_9_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_9_ce0_assign_proc : process(ap_CS_fsm_state2, grp_square_fu_784_x_9_ce0, grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_9_ce0, grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_9_ce0, ap_CS_fsm_state4, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_9_ce0 <= grp_float_layer_norm3_Pipeline_normalize_blocks_layer_norm3_fu_1112_x_9_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_9_ce0 <= grp_float_layer_norm3_Pipeline_mean_blocks_layer_norm3_fu_916_x_9_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_9_ce0 <= grp_square_fu_784_x_9_ce0;
        else 
            x_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;

end behav;
