{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1464948188098 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "de2_cyclone2 EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"de2_cyclone2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1464948188166 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1464948188250 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1464948188250 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "altpll0:inst1\|altpll:altpll_component\|pll Cyclone II PLL " "Implemented PLL \"altpll0:inst1\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altpll0:inst1\|altpll:altpll_component\|_clk0 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for altpll0:inst1\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 531 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1464948188853 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altpll0:inst1\|altpll:altpll_component\|_clk1 1 1 -3 -139 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of -3 degrees (-139 ps) for altpll0:inst1\|altpll:altpll_component\|_clk1 port" {  } { { "altpll.tdf" "" { Text "c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 917 3 0 } } { "" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 532 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1464948188853 ""}  } { { "altpll.tdf" "" { Text "c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 531 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1464948188853 ""}
{ "Info" "ICUT_CUT_PLL_SOURCE_SYNC_MULTIPLE_INPUT_COMPENSATE_SET" "lvds_decoder:inst\|altlvds_rx0:inst6\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|lvds_rx_pll " "Several inputs fed by the compensated output clock of PLL \"lvds_decoder:inst\|altlvds_rx0:inst6\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|lvds_rx_pll\" in Source Synchronous mode are set as compensated input" { { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "lvds_decoder:inst\|altlvds_rx0:inst6\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|lvds_rx_pll LVDS_OUTCTR " "Input \"LVDS_OUTCTR\" that is fed by the compensated output clock of PLL \"lvds_decoder:inst\|altlvds_rx0:inst6\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/cmv_controller.bdf" { { 104 104 280 120 "LVDS_OUTCTR" "" } } } } { "db/altlvds_rx0_lvds_rx1.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/altlvds_rx0_lvds_rx1.v" 525 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "altlvds_rx0/altlvds_rx0.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/altlvds_rx0/altlvds_rx0.vhd" 126 0 0 } } { "lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/lvds_decoder.bdf" { { -16 656 880 112 "inst6" "" } } } } { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/cmv_controller.bdf" { { 48 296 592 400 "inst" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Quartus II" 0 -1 1464948188855 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "lvds_decoder:inst\|altlvds_rx0:inst6\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|lvds_rx_pll LVDS_OUTCH\[8\] " "Input \"LVDS_OUTCH\[8\]\" that is fed by the compensated output clock of PLL \"lvds_decoder:inst\|altlvds_rx0:inst6\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/cmv_controller.bdf" { { 120 80 280 136 "LVDS_OUTCH" "" } } } } { "db/altlvds_rx0_lvds_rx1.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/altlvds_rx0_lvds_rx1.v" 525 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "altlvds_rx0/altlvds_rx0.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/altlvds_rx0/altlvds_rx0.vhd" 126 0 0 } } { "lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/lvds_decoder.bdf" { { -16 656 880 112 "inst6" "" } } } } { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/cmv_controller.bdf" { { 48 296 592 400 "inst" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Quartus II" 0 -1 1464948188855 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "lvds_decoder:inst\|altlvds_rx0:inst6\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|lvds_rx_pll LVDS_OUTCH\[0\] " "Input \"LVDS_OUTCH\[0\]\" that is fed by the compensated output clock of PLL \"lvds_decoder:inst\|altlvds_rx0:inst6\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/cmv_controller.bdf" { { 120 80 280 136 "LVDS_OUTCH" "" } } } } { "db/altlvds_rx0_lvds_rx1.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/altlvds_rx0_lvds_rx1.v" 525 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "altlvds_rx0/altlvds_rx0.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/altlvds_rx0/altlvds_rx0.vhd" 126 0 0 } } { "lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/lvds_decoder.bdf" { { -16 656 880 112 "inst6" "" } } } } { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/cmv_controller.bdf" { { 48 296 592 400 "inst" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Quartus II" 0 -1 1464948188855 ""}  } { { "db/altlvds_rx0_lvds_rx1.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/altlvds_rx0_lvds_rx1.v" 525 -1 0 } } { "" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 517 9224 9983 0}  }  } }  } 0 15577 "Several inputs fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode are set as compensated input" 0 0 "Fitter" 0 -1 1464948188855 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "lvds_decoder:inst\|altlvds_rx0:inst6\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|lvds_rx_pll Cyclone II PLL " "Implemented PLL \"lvds_decoder:inst\|altlvds_rx0:inst6\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|lvds_rx_pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "lvds_decoder:inst\|altlvds_rx0:inst6\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|fast_clock 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for lvds_decoder:inst\|altlvds_rx0:inst6\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|fast_clock port" {  } { { "db/altlvds_rx0_lvds_rx1.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/altlvds_rx0_lvds_rx1.v" 525 -1 0 } } { "" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 517 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1464948188916 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "lvds_decoder:inst\|altlvds_rx0:inst6\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|wire_lvds_rx_pll_clk\[1\] 1 5 0 0 " "Implementing clock multiplication of 1, clock division of 5, and phase shift of 0 degrees (0 ps) for lvds_decoder:inst\|altlvds_rx0:inst6\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|wire_lvds_rx_pll_clk\[1\] port" {  } { { "db/altlvds_rx0_lvds_rx1.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/altlvds_rx0_lvds_rx1.v" 518 -1 0 } } { "" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 512 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1464948188916 ""}  } { { "db/altlvds_rx0_lvds_rx1.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/altlvds_rx0_lvds_rx1.v" 525 -1 0 } } { "" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 517 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1464948188916 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1464948190552 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1464948192268 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1464948192268 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1464948192268 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 9244 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1464948192377 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 9245 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1464948192377 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 9246 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1464948192377 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1464948192377 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1464948192446 ""}
{ "Warning" "WFSAC_FSAC_DIFFERENTIAL_NOT_LVDS_IO_STD" "lvds_decoder:inst\|altlvds_rx0:inst6\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|ddio_in_posa_0 LVDS " "Input pin lvds_decoder:inst\|altlvds_rx0:inst6\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|ddio_in_posa_0 must use differential I/O standard when using differential path connections -- automatically assigned LVDS differential I/O standard to pin" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LVDS_OUTCTR } } } { "db/altlvds_rx0_lvds_rx1.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/altlvds_rx0_lvds_rx1.v" 1209 -1 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LVDS_OUTCTR } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 288 9224 9983 0}  }  } }  } 0 176178 "Input pin %1!s! must use differential I/O standard when using differential path connections -- automatically assigned %2!s! differential I/O standard to pin" 0 0 "Fitter" 0 -1 1464948192784 ""}
{ "Warning" "WFSAC_FSAC_DIFFERENTIAL_NOT_LVDS_IO_STD" "lvds_decoder:inst\|altlvds_rx0:inst6\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|ddio_in_nega_0 LVDS " "Input pin lvds_decoder:inst\|altlvds_rx0:inst6\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|ddio_in_nega_0 must use differential I/O standard when using differential path connections -- automatically assigned LVDS differential I/O standard to pin" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LVDS_OUTCTR(n) } } } { "db/altlvds_rx0_lvds_rx1.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/altlvds_rx0_lvds_rx1.v" 561 -1 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LVDS_OUTCTR(n) } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 4592 9224 9983 0}  }  } }  } 0 176178 "Input pin %1!s! must use differential I/O standard when using differential path connections -- automatically assigned %2!s! differential I/O standard to pin" 0 0 "Fitter" 0 -1 1464948192784 ""}
{ "Warning" "WFSAC_FSAC_DIFFERENTIAL_NOT_LVDS_IO_STD" "lvds_decoder:inst\|altlvds_rx0:inst6\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|ddio_in_posa_9 LVDS " "Input pin lvds_decoder:inst\|altlvds_rx0:inst6\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|ddio_in_posa_9 must use differential I/O standard when using differential path connections -- automatically assigned LVDS differential I/O standard to pin" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LVDS_OUTCH[8] } } } { "db/altlvds_rx0_lvds_rx1.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/altlvds_rx0_lvds_rx1.v" 1542 -1 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LVDS_OUTCH[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 241 9224 9983 0}  }  } }  } 0 176178 "Input pin %1!s! must use differential I/O standard when using differential path connections -- automatically assigned %2!s! differential I/O standard to pin" 0 0 "Fitter" 0 -1 1464948192784 ""}
{ "Warning" "WFSAC_FSAC_DIFFERENTIAL_NOT_LVDS_IO_STD" "lvds_decoder:inst\|altlvds_rx0:inst6\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|ddio_in_nega_9 LVDS " "Input pin lvds_decoder:inst\|altlvds_rx0:inst6\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|ddio_in_nega_9 must use differential I/O standard when using differential path connections -- automatically assigned LVDS differential I/O standard to pin" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LVDS_OUTCH[8](n) } } } { "db/altlvds_rx0_lvds_rx1.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/altlvds_rx0_lvds_rx1.v" 903 -1 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LVDS_OUTCH[8](n) } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 4594 9224 9983 0}  }  } }  } 0 176178 "Input pin %1!s! must use differential I/O standard when using differential path connections -- automatically assigned %2!s! differential I/O standard to pin" 0 0 "Fitter" 0 -1 1464948192784 ""}
{ "Warning" "WFSAC_FSAC_DIFFERENTIAL_NOT_LVDS_IO_STD" "lvds_decoder:inst\|altlvds_rx0:inst6\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|ddio_in_posa_1 LVDS " "Input pin lvds_decoder:inst\|altlvds_rx0:inst6\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|ddio_in_posa_1 must use differential I/O standard when using differential path connections -- automatically assigned LVDS differential I/O standard to pin" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LVDS_OUTCH[0] } } } { "db/altlvds_rx0_lvds_rx1.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/altlvds_rx0_lvds_rx1.v" 1246 -1 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LVDS_OUTCH[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 249 9224 9983 0}  }  } }  } 0 176178 "Input pin %1!s! must use differential I/O standard when using differential path connections -- automatically assigned %2!s! differential I/O standard to pin" 0 0 "Fitter" 0 -1 1464948192785 ""}
{ "Warning" "WFSAC_FSAC_DIFFERENTIAL_NOT_LVDS_IO_STD" "lvds_decoder:inst\|altlvds_rx0:inst6\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|ddio_in_nega_1 LVDS " "Input pin lvds_decoder:inst\|altlvds_rx0:inst6\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|ddio_in_nega_1 must use differential I/O standard when using differential path connections -- automatically assigned LVDS differential I/O standard to pin" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LVDS_OUTCH[0](n) } } } { "db/altlvds_rx0_lvds_rx1.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/altlvds_rx0_lvds_rx1.v" 599 -1 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LVDS_OUTCH[0](n) } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 4593 9224 9983 0}  }  } }  } 0 176178 "Input pin %1!s! must use differential I/O standard when using differential path connections -- automatically assigned %2!s! differential I/O standard to pin" 0 0 "Fitter" 0 -1 1464948192785 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "66 66 " "No exact pin location assignment(s) for 66 pins of 66 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LVDS_OUTCTR " "Pin LVDS_OUTCTR not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LVDS_OUTCTR } } } { "db/altlvds_rx0_lvds_rx1.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/altlvds_rx0_lvds_rx1.v" 1209 -1 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LVDS_OUTCTR } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 288 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464948192956 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LVDS_OUTCH\[8\] " "Pin LVDS_OUTCH\[8\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LVDS_OUTCH[8] } } } { "db/altlvds_rx0_lvds_rx1.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/altlvds_rx0_lvds_rx1.v" 1542 -1 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LVDS_OUTCH[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 241 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464948192956 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LVDS_OUTCH\[0\] " "Pin LVDS_OUTCH\[0\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LVDS_OUTCH[0] } } } { "db/altlvds_rx0_lvds_rx1.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/altlvds_rx0_lvds_rx1.v" 1246 -1 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LVDS_OUTCH[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 249 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464948192956 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_DQ\[15\] " "Pin SDRAM_DQ\[15\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[15] } } } { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/cmv_controller.bdf" { { 368 608 800 384 "SDRAM_DQ" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 250 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464948192956 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_DQ\[14\] " "Pin SDRAM_DQ\[14\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[14] } } } { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/cmv_controller.bdf" { { 368 608 800 384 "SDRAM_DQ" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 251 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464948192956 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_DQ\[13\] " "Pin SDRAM_DQ\[13\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[13] } } } { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/cmv_controller.bdf" { { 368 608 800 384 "SDRAM_DQ" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 252 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464948192956 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_DQ\[12\] " "Pin SDRAM_DQ\[12\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[12] } } } { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/cmv_controller.bdf" { { 368 608 800 384 "SDRAM_DQ" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 253 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464948192956 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_DQ\[11\] " "Pin SDRAM_DQ\[11\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[11] } } } { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/cmv_controller.bdf" { { 368 608 800 384 "SDRAM_DQ" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 254 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464948192956 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_DQ\[10\] " "Pin SDRAM_DQ\[10\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[10] } } } { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/cmv_controller.bdf" { { 368 608 800 384 "SDRAM_DQ" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 255 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464948192956 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_DQ\[9\] " "Pin SDRAM_DQ\[9\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[9] } } } { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/cmv_controller.bdf" { { 368 608 800 384 "SDRAM_DQ" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 256 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464948192956 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_DQ\[8\] " "Pin SDRAM_DQ\[8\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[8] } } } { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/cmv_controller.bdf" { { 368 608 800 384 "SDRAM_DQ" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 257 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464948192956 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_DQ\[7\] " "Pin SDRAM_DQ\[7\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[7] } } } { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/cmv_controller.bdf" { { 368 608 800 384 "SDRAM_DQ" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 258 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464948192956 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_DQ\[6\] " "Pin SDRAM_DQ\[6\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[6] } } } { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/cmv_controller.bdf" { { 368 608 800 384 "SDRAM_DQ" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 259 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464948192956 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_DQ\[5\] " "Pin SDRAM_DQ\[5\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[5] } } } { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/cmv_controller.bdf" { { 368 608 800 384 "SDRAM_DQ" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 260 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464948192956 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_DQ\[4\] " "Pin SDRAM_DQ\[4\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[4] } } } { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/cmv_controller.bdf" { { 368 608 800 384 "SDRAM_DQ" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 261 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464948192956 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_DQ\[3\] " "Pin SDRAM_DQ\[3\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[3] } } } { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/cmv_controller.bdf" { { 368 608 800 384 "SDRAM_DQ" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 262 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464948192956 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_DQ\[2\] " "Pin SDRAM_DQ\[2\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[2] } } } { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/cmv_controller.bdf" { { 368 608 800 384 "SDRAM_DQ" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 263 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464948192956 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_DQ\[1\] " "Pin SDRAM_DQ\[1\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[1] } } } { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/cmv_controller.bdf" { { 368 608 800 384 "SDRAM_DQ" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 264 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464948192956 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_DQ\[0\] " "Pin SDRAM_DQ\[0\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[0] } } } { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/cmv_controller.bdf" { { 368 608 800 384 "SDRAM_DQ" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 265 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464948192956 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_CAS_N " "Pin SDRAM_CAS_N not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SDRAM_CAS_N } } } { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/cmv_controller.bdf" { { 320 624 800 336 "SDRAM_CAS_N" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_CAS_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 282 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464948192956 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LVDS_OUTCH\[15\] " "Pin LVDS_OUTCH\[15\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LVDS_OUTCH[15] } } } { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/cmv_controller.bdf" { { 120 80 280 136 "LVDS_OUTCH" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LVDS_OUTCH[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 234 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464948192956 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LVDS_OUTCH\[14\] " "Pin LVDS_OUTCH\[14\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LVDS_OUTCH[14] } } } { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/cmv_controller.bdf" { { 120 80 280 136 "LVDS_OUTCH" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LVDS_OUTCH[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 235 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464948192956 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LVDS_OUTCH\[13\] " "Pin LVDS_OUTCH\[13\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LVDS_OUTCH[13] } } } { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/cmv_controller.bdf" { { 120 80 280 136 "LVDS_OUTCH" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LVDS_OUTCH[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 236 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464948192956 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LVDS_OUTCH\[12\] " "Pin LVDS_OUTCH\[12\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LVDS_OUTCH[12] } } } { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/cmv_controller.bdf" { { 120 80 280 136 "LVDS_OUTCH" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LVDS_OUTCH[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 237 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464948192956 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LVDS_OUTCH\[11\] " "Pin LVDS_OUTCH\[11\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LVDS_OUTCH[11] } } } { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/cmv_controller.bdf" { { 120 80 280 136 "LVDS_OUTCH" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LVDS_OUTCH[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 238 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464948192956 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LVDS_OUTCH\[10\] " "Pin LVDS_OUTCH\[10\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LVDS_OUTCH[10] } } } { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/cmv_controller.bdf" { { 120 80 280 136 "LVDS_OUTCH" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LVDS_OUTCH[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 239 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464948192956 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LVDS_OUTCH\[9\] " "Pin LVDS_OUTCH\[9\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LVDS_OUTCH[9] } } } { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/cmv_controller.bdf" { { 120 80 280 136 "LVDS_OUTCH" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LVDS_OUTCH[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 240 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464948192956 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LVDS_OUTCH\[7\] " "Pin LVDS_OUTCH\[7\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LVDS_OUTCH[7] } } } { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/cmv_controller.bdf" { { 120 80 280 136 "LVDS_OUTCH" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LVDS_OUTCH[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 242 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464948192956 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LVDS_OUTCH\[6\] " "Pin LVDS_OUTCH\[6\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LVDS_OUTCH[6] } } } { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/cmv_controller.bdf" { { 120 80 280 136 "LVDS_OUTCH" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LVDS_OUTCH[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 243 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464948192956 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LVDS_OUTCH\[5\] " "Pin LVDS_OUTCH\[5\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LVDS_OUTCH[5] } } } { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/cmv_controller.bdf" { { 120 80 280 136 "LVDS_OUTCH" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LVDS_OUTCH[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 244 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464948192956 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LVDS_OUTCH\[4\] " "Pin LVDS_OUTCH\[4\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LVDS_OUTCH[4] } } } { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/cmv_controller.bdf" { { 120 80 280 136 "LVDS_OUTCH" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LVDS_OUTCH[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 245 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464948192956 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LVDS_OUTCH\[3\] " "Pin LVDS_OUTCH\[3\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LVDS_OUTCH[3] } } } { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/cmv_controller.bdf" { { 120 80 280 136 "LVDS_OUTCH" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LVDS_OUTCH[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 246 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464948192956 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LVDS_OUTCH\[2\] " "Pin LVDS_OUTCH\[2\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LVDS_OUTCH[2] } } } { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/cmv_controller.bdf" { { 120 80 280 136 "LVDS_OUTCH" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LVDS_OUTCH[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 247 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464948192956 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LVDS_OUTCH\[1\] " "Pin LVDS_OUTCH\[1\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LVDS_OUTCH[1] } } } { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/cmv_controller.bdf" { { 120 80 280 136 "LVDS_OUTCH" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LVDS_OUTCH[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 248 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464948192956 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_CKE " "Pin SDRAM_CKE not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SDRAM_CKE } } } { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/cmv_controller.bdf" { { 336 624 800 352 "SDRAM_CKE" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_CKE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 291 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464948192956 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_CS_N " "Pin SDRAM_CS_N not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SDRAM_CS_N } } } { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/cmv_controller.bdf" { { 352 624 800 368 "SDRAM_CS_N" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_CS_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 292 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464948192956 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_RAS_N " "Pin SDRAM_RAS_N not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SDRAM_RAS_N } } } { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/cmv_controller.bdf" { { 400 624 800 416 "SDRAM_RAS_N" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_RAS_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 293 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464948192956 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_WE_N " "Pin SDRAM_WE_N not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SDRAM_WE_N } } } { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/cmv_controller.bdf" { { 416 624 800 432 "SDRAM_WE_N" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_WE_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 294 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464948192956 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "UART_TX " "Pin UART_TX not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { UART_TX } } } { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/cmv_controller.bdf" { { 208 624 800 224 "UART_TX" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART_TX } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 295 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464948192956 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SPI_MOSI " "Pin SPI_MOSI not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SPI_MOSI } } } { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/cmv_controller.bdf" { { 472 624 800 488 "SPI_MOSI" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SPI_MOSI } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 296 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464948192956 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SPI_SCLK " "Pin SPI_SCLK not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SPI_SCLK } } } { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/cmv_controller.bdf" { { 488 624 800 504 "SPI_SCLK" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SPI_SCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 297 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464948192956 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SPI_SS_N " "Pin SPI_SS_N not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SPI_SS_N } } } { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/cmv_controller.bdf" { { 504 624 800 520 "SPI_SS_N" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SPI_SS_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 298 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464948192956 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_CLK " "Pin SDRAM_CLK not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SDRAM_CLK } } } { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/cmv_controller.bdf" { { 272 624 800 288 "SDRAM_CLK" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 299 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464948192956 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_ADDR\[11\] " "Pin SDRAM_ADDR\[11\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SDRAM_ADDR[11] } } } { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/cmv_controller.bdf" { { 288 600 800 304 "SDRAM_ADDR" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_ADDR[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 266 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464948192956 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_ADDR\[10\] " "Pin SDRAM_ADDR\[10\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SDRAM_ADDR[10] } } } { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/cmv_controller.bdf" { { 288 600 800 304 "SDRAM_ADDR" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_ADDR[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 267 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464948192956 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_ADDR\[9\] " "Pin SDRAM_ADDR\[9\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SDRAM_ADDR[9] } } } { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/cmv_controller.bdf" { { 288 600 800 304 "SDRAM_ADDR" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_ADDR[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 268 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464948192956 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_ADDR\[8\] " "Pin SDRAM_ADDR\[8\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SDRAM_ADDR[8] } } } { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/cmv_controller.bdf" { { 288 600 800 304 "SDRAM_ADDR" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_ADDR[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 269 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464948192956 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_ADDR\[7\] " "Pin SDRAM_ADDR\[7\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SDRAM_ADDR[7] } } } { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/cmv_controller.bdf" { { 288 600 800 304 "SDRAM_ADDR" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_ADDR[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 270 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464948192956 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_ADDR\[6\] " "Pin SDRAM_ADDR\[6\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SDRAM_ADDR[6] } } } { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/cmv_controller.bdf" { { 288 600 800 304 "SDRAM_ADDR" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_ADDR[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 271 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464948192956 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_ADDR\[5\] " "Pin SDRAM_ADDR\[5\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SDRAM_ADDR[5] } } } { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/cmv_controller.bdf" { { 288 600 800 304 "SDRAM_ADDR" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_ADDR[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 272 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464948192956 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_ADDR\[4\] " "Pin SDRAM_ADDR\[4\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SDRAM_ADDR[4] } } } { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/cmv_controller.bdf" { { 288 600 800 304 "SDRAM_ADDR" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_ADDR[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 273 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464948192956 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_ADDR\[3\] " "Pin SDRAM_ADDR\[3\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SDRAM_ADDR[3] } } } { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/cmv_controller.bdf" { { 288 600 800 304 "SDRAM_ADDR" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_ADDR[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 274 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464948192956 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_ADDR\[2\] " "Pin SDRAM_ADDR\[2\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SDRAM_ADDR[2] } } } { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/cmv_controller.bdf" { { 288 600 800 304 "SDRAM_ADDR" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_ADDR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 275 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464948192956 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_ADDR\[1\] " "Pin SDRAM_ADDR\[1\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SDRAM_ADDR[1] } } } { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/cmv_controller.bdf" { { 288 600 800 304 "SDRAM_ADDR" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_ADDR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 276 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464948192956 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_ADDR\[0\] " "Pin SDRAM_ADDR\[0\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SDRAM_ADDR[0] } } } { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/cmv_controller.bdf" { { 288 600 800 304 "SDRAM_ADDR" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_ADDR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 277 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464948192956 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_BA\[1\] " "Pin SDRAM_BA\[1\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SDRAM_BA[1] } } } { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/cmv_controller.bdf" { { 304 624 800 320 "SDRAM_BA" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_BA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 278 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464948192956 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_BA\[0\] " "Pin SDRAM_BA\[0\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SDRAM_BA[0] } } } { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/cmv_controller.bdf" { { 304 624 800 320 "SDRAM_BA" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_BA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 279 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464948192956 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_DQM\[1\] " "Pin SDRAM_DQM\[1\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SDRAM_DQM[1] } } } { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/cmv_controller.bdf" { { 384 608 800 400 "SDRAM_DQM" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQM[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 280 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464948192956 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_DQM\[0\] " "Pin SDRAM_DQM\[0\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SDRAM_DQM[0] } } } { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/cmv_controller.bdf" { { 384 608 800 400 "SDRAM_DQM" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQM[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 281 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464948192956 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "NIOS_PLL_ARESET " "Pin NIOS_PLL_ARESET not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { NIOS_PLL_ARESET } } } { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/cmv_controller.bdf" { { -96 80 280 -80 "NIOS_PLL_ARESET" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { NIOS_PLL_ARESET } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 284 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464948192956 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "NIOS_CLK_50 " "Pin NIOS_CLK_50 not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { NIOS_CLK_50 } } } { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/cmv_controller.bdf" { { -112 112 280 -96 "NIOS_CLK_50" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { NIOS_CLK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 283 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464948192956 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "NIOS_RESET_N " "Pin NIOS_RESET_N not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { NIOS_RESET_N } } } { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/cmv_controller.bdf" { { 32 624 800 48 "NIOS_RESET_N" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { NIOS_RESET_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 285 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464948192956 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LVDS_PLL_ARESET " "Pin LVDS_PLL_ARESET not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LVDS_PLL_ARESET } } } { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/cmv_controller.bdf" { { 72 80 280 88 "LVDS_PLL_ARESET" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LVDS_PLL_ARESET } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 286 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464948192956 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LVDS_OUTCLK " "Pin LVDS_OUTCLK not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LVDS_OUTCLK } } } { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/cmv_controller.bdf" { { 88 104 280 104 "LVDS_OUTCLK" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LVDS_OUTCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 287 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464948192956 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SPI_MISO " "Pin SPI_MISO not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SPI_MISO } } } { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/cmv_controller.bdf" { { 456 632 800 472 "SPI_MISO" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SPI_MISO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 290 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464948192956 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "UART_RX " "Pin UART_RX not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { UART_RX } } } { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/cmv_controller.bdf" { { 192 632 800 208 "UART_RX" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART_RX } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 289 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464948192956 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1464948192956 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1464948194126 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1464948194126 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1464948194126 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1464948194126 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1464948194126 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1464948194126 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1464948194126 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1464948194126 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1464948194126 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1464948194126 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1464948194126 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1464948194126 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1464948194126 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1464948194126 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1464948194126 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1464948194126 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1464948194126 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1464948194126 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1464948194126 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1464948194126 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1464948194126 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1464948194126 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1464948194126 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1464948194126 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1464948194126 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1464948194126 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1464948194126 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1464948194126 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1464948194126 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1464948194126 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1464948194126 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1464948194126 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1464948194126 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "de2_cyclone2.sdc " "Synopsys Design Constraints File file not found: 'de2_cyclone2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1464948194275 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "NIOS_CLK_50 " "Node: NIOS_CLK_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1464948194295 "|cmv_controller|NIOS_CLK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "LVDS_OUTCLK " "Node: LVDS_OUTCLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1464948194295 "|cmv_controller|LVDS_OUTCLK"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst1\|altpll_component\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst1\|altpll_component\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1464948194400 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst1\|altpll_component\|pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst1\|altpll_component\|pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1464948194400 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|inst6\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: inst\|inst6\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1464948194400 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|inst6\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: inst\|inst6\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1464948194400 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1464948194400 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1464948194401 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1464948194401 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1464948194401 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1464948194401 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1464948194401 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altpll0:inst1\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1) " "Automatically promoted node altpll0:inst1\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1464948194908 ""}  } { { "altpll.tdf" "" { Text "c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll0:inst1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 531 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1464948194908 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altpll0:inst1\|altpll:altpll_component\|_clk1 (placed in counter C2 of PLL_1) " "Automatically promoted node altpll0:inst1\|altpll:altpll_component\|_clk1 (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_X0_Y1_N1 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_X0_Y1_N1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1464948194909 ""}  } { { "altpll.tdf" "" { Text "c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll0:inst1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 531 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1464948194909 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lvds_decoder:inst\|altlvds_rx0:inst6\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|fast_clock (placed in counter C0 of PLL_3) " "Automatically promoted node lvds_decoder:inst\|altlvds_rx0:inst6\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|fast_clock (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G11 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G11" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1464948194909 ""}  } { { "db/altlvds_rx0_lvds_rx1.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/altlvds_rx0_lvds_rx1.v" 2535 -1 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lvds_decoder:inst\|altlvds_rx0:inst6\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|fast_clock" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx1:auto_generated|fast_clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 517 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1464948194909 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lvds_decoder:inst\|altlvds_rx0:inst6\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|wire_lvds_rx_pll_clk\[1\] (placed in counter C1 of PLL_3) " "Automatically promoted node lvds_decoder:inst\|altlvds_rx0:inst6\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|wire_lvds_rx_pll_clk\[1\] (placed in counter C1 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G10 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G10" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1464948194909 ""}  } { { "db/altlvds_rx0_lvds_rx1.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/altlvds_rx0_lvds_rx1.v" 2535 -1 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lvds_decoder:inst\|altlvds_rx0:inst6\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx1:auto_generated\|fast_clock" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx1:auto_generated|fast_clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 517 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1464948194909 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1464948194910 ""}  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 4183 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1464948194910 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LVDS_PLL_ARESET (placed in PIN P1 (CLK3, LVDSCLK1n, Input)) " "Automatically promoted node LVDS_PLL_ARESET (placed in PIN P1 (CLK3, LVDSCLK1n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1464948194910 ""}  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LVDS_PLL_ARESET } } } { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/cmv_controller.bdf" { { 72 80 280 88 "LVDS_PLL_ARESET" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LVDS_PLL_ARESET } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 286 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1464948194910 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "NIOS_RESET_N (placed in PIN N1 (CLK1, LVDSCLK0n, Input)) " "Automatically promoted node NIOS_RESET_N (placed in PIN N1 (CLK1, LVDSCLK0n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1464948194910 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios:inst7\|altera_reset_controller:rst_controller\|merged_reset~0 " "Destination node nios:inst7\|altera_reset_controller:rst_controller\|merged_reset~0" {  } { { "db/ip/nios/submodules/altera_reset_controller.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/altera_reset_controller.v" 68 -1 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nios:inst7|altera_reset_controller:rst_controller|merged_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 6588 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1464948194910 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1464948194910 ""}  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { NIOS_RESET_N } } } { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/cmv_controller.bdf" { { 32 624 800 48 "NIOS_RESET_N" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { NIOS_RESET_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 285 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1464948194910 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios:inst7\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node nios:inst7\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1464948194911 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios:inst7\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node nios:inst7\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "db/ip/nios/submodules/altera_reset_controller.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/altera_reset_controller.v" 177 -1 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nios:inst7|altera_reset_controller:rst_controller|WideOr0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 5152 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1464948194911 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios:inst7\|nios_CPU:cpu\|W_rf_wren " "Destination node nios:inst7\|nios_CPU:cpu\|W_rf_wren" {  } { { "db/ip/nios/submodules/nios_CPU.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_CPU.v" 3700 -1 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nios:inst7|nios_CPU:cpu|W_rf_wren } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 3652 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1464948194911 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios:inst7\|nios_CPU:cpu\|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci\|nios_CPU_nios2_oci_debug:the_nios_CPU_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1~0 " "Destination node nios:inst7\|nios_CPU:cpu\|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci\|nios_CPU_nios2_oci_debug:the_nios_CPU_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1~0" {  } { { "altera_std_synchronizer.v" "" { Text "c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|nios_CPU_nios2_oci_debug:the_nios_CPU_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 6857 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1464948194911 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1464948194911 ""}  } { { "db/ip/nios/submodules/altera_reset_controller.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/altera_reset_controller.v" 172 -1 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nios:inst7|altera_reset_controller:rst_controller|r_sync_rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 724 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1464948194911 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios:inst7\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node nios:inst7\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1464948194912 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios:inst7\|nios_sdram_controller:sdram_controller\|active_rnw~3 " "Destination node nios:inst7\|nios_sdram_controller:sdram_controller\|active_rnw~3" {  } { { "db/ip/nios/submodules/nios_sdram_controller.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_sdram_controller.v" 213 -1 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nios:inst7|nios_sdram_controller:sdram_controller|active_rnw~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 4734 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1464948194912 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios:inst7\|nios_sdram_controller:sdram_controller\|active_cs_n~0 " "Destination node nios:inst7\|nios_sdram_controller:sdram_controller\|active_cs_n~0" {  } { { "db/ip/nios/submodules/nios_sdram_controller.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_sdram_controller.v" 210 -1 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nios:inst7|nios_sdram_controller:sdram_controller|active_cs_n~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 4752 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1464948194912 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios:inst7\|nios_sdram_controller:sdram_controller\|i_refs\[0\] " "Destination node nios:inst7\|nios_sdram_controller:sdram_controller\|i_refs\[0\]" {  } { { "db/ip/nios/submodules/nios_sdram_controller.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_sdram_controller.v" 354 -1 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nios:inst7|nios_sdram_controller:sdram_controller|i_refs[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 1331 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1464948194912 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios:inst7\|nios_sdram_controller:sdram_controller\|i_refs\[2\] " "Destination node nios:inst7\|nios_sdram_controller:sdram_controller\|i_refs\[2\]" {  } { { "db/ip/nios/submodules/nios_sdram_controller.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_sdram_controller.v" 354 -1 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nios:inst7|nios_sdram_controller:sdram_controller|i_refs[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 1329 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1464948194912 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios:inst7\|nios_sdram_controller:sdram_controller\|i_refs\[1\] " "Destination node nios:inst7\|nios_sdram_controller:sdram_controller\|i_refs\[1\]" {  } { { "db/ip/nios/submodules/nios_sdram_controller.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/nios_sdram_controller.v" 354 -1 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nios:inst7|nios_sdram_controller:sdram_controller|i_refs[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 1330 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1464948194912 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1464948194912 ""}  } { { "db/ip/nios/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nios:inst7|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 3837 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1464948194912 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1464948194914 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 9228 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1464948194914 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1464948194914 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 8973 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1464948194914 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1464948194915 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1127 -1 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 9107 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1464948194915 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1127 -1 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 9108 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1464948194915 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 9229 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1464948194915 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1464948194915 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 8866 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1464948194915 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios:inst7\|altera_reset_controller:rst_controller\|merged_reset~0  " "Automatically promoted node nios:inst7\|altera_reset_controller:rst_controller\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1464948194916 ""}  } { { "db/ip/nios/submodules/altera_reset_controller.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/ip/nios/submodules/altera_reset_controller.v" 68 -1 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nios:inst7|altera_reset_controller:rst_controller|merged_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 0 { 0 ""} 0 6588 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1464948194916 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1464948196001 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1464948196014 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1464948196016 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1464948196030 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1464948196670 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1464948196670 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1464948196701 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1464948196701 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1464948196713 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1464948197443 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "68 I/O " "Packed 68 registers into blocks of type I/O" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1464948197457 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "34 " "Created 34 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Quartus II" 0 -1 1464948197457 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1464948197457 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "58 unused 3.3V 17 25 16 " "Number of I/O pins in group: 58 (unused VREF, 3.3V VCCIO, 17 input, 25 output, 16 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1464948197473 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1464948197473 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1464948197473 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 2 62 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 2 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1464948197476 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 14 49 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 14 total pin(s) used --  49 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1464948197476 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1464948197476 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 1 57 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1464948197476 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1464948197476 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1464948197476 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1464948197476 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1464948197476 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1464948197476 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1464948197476 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1464948197721 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1464948200648 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1464948202555 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1464948202662 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1464948205114 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1464948205114 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1464948206087 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "16 X33_Y24 X43_Y36 " "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X33_Y24 to location X43_Y36" {  } { { "loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/" { { 1 { 0 "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X33_Y24 to location X43_Y36"} { { 11 { 0 "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X33_Y24 to location X43_Y36"} 33 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1464948210054 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1464948210054 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1464948211017 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1464948211023 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1464948211023 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1464948211023 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.19 " "Total time spent on timing analysis during the Fitter is 1.19 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1464948211296 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1464948211318 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "42 " "Found 42 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_DQ\[15\] 0 " "Pin \"SDRAM_DQ\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464948211466 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_DQ\[14\] 0 " "Pin \"SDRAM_DQ\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464948211466 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_DQ\[13\] 0 " "Pin \"SDRAM_DQ\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464948211466 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_DQ\[12\] 0 " "Pin \"SDRAM_DQ\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464948211466 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_DQ\[11\] 0 " "Pin \"SDRAM_DQ\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464948211466 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_DQ\[10\] 0 " "Pin \"SDRAM_DQ\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464948211466 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_DQ\[9\] 0 " "Pin \"SDRAM_DQ\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464948211466 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_DQ\[8\] 0 " "Pin \"SDRAM_DQ\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464948211466 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_DQ\[7\] 0 " "Pin \"SDRAM_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464948211466 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_DQ\[6\] 0 " "Pin \"SDRAM_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464948211466 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_DQ\[5\] 0 " "Pin \"SDRAM_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464948211466 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_DQ\[4\] 0 " "Pin \"SDRAM_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464948211466 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_DQ\[3\] 0 " "Pin \"SDRAM_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464948211466 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_DQ\[2\] 0 " "Pin \"SDRAM_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464948211466 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_DQ\[1\] 0 " "Pin \"SDRAM_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464948211466 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_DQ\[0\] 0 " "Pin \"SDRAM_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464948211466 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_CAS_N 0 " "Pin \"SDRAM_CAS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464948211466 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_CKE 0 " "Pin \"SDRAM_CKE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464948211466 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_CS_N 0 " "Pin \"SDRAM_CS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464948211466 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_RAS_N 0 " "Pin \"SDRAM_RAS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464948211466 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_WE_N 0 " "Pin \"SDRAM_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464948211466 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "UART_TX 0 " "Pin \"UART_TX\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464948211466 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SPI_MOSI 0 " "Pin \"SPI_MOSI\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464948211466 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SPI_SCLK 0 " "Pin \"SPI_SCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464948211466 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SPI_SS_N 0 " "Pin \"SPI_SS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464948211466 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_CLK 0 " "Pin \"SDRAM_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464948211466 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_ADDR\[11\] 0 " "Pin \"SDRAM_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464948211466 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_ADDR\[10\] 0 " "Pin \"SDRAM_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464948211466 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_ADDR\[9\] 0 " "Pin \"SDRAM_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464948211466 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_ADDR\[8\] 0 " "Pin \"SDRAM_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464948211466 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_ADDR\[7\] 0 " "Pin \"SDRAM_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464948211466 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_ADDR\[6\] 0 " "Pin \"SDRAM_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464948211466 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_ADDR\[5\] 0 " "Pin \"SDRAM_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464948211466 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_ADDR\[4\] 0 " "Pin \"SDRAM_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464948211466 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_ADDR\[3\] 0 " "Pin \"SDRAM_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464948211466 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_ADDR\[2\] 0 " "Pin \"SDRAM_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464948211466 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_ADDR\[1\] 0 " "Pin \"SDRAM_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464948211466 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_ADDR\[0\] 0 " "Pin \"SDRAM_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464948211466 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_BA\[1\] 0 " "Pin \"SDRAM_BA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464948211466 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_BA\[0\] 0 " "Pin \"SDRAM_BA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464948211466 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_DQM\[1\] 0 " "Pin \"SDRAM_DQM\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464948211466 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_DQM\[0\] 0 " "Pin \"SDRAM_DQM\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1464948211466 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1464948211466 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1464948212380 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1464948212818 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1464948213850 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1464948214724 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1464948214845 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1464948215111 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1464948215134 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/output_files/de2_cyclone2.fit.smsg " "Generated suppressed messages file C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/output_files/de2_cyclone2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1464948215921 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 24 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "866 " "Peak virtual memory: 866 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1464948217774 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 03 12:03:37 2016 " "Processing ended: Fri Jun 03 12:03:37 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1464948217774 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:58 " "Elapsed time: 00:00:58" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1464948217774 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1464948217774 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1464948217774 ""}
