Analysis & Synthesis report for VGA
Wed Jun 08 18:21:08 2022
Quartus II 64-Bit Version 12.1 Build 177 11/07/2012 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis DSP Block Usage Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |VGA|current_state
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Source assignments for PLL:C|PLL_altpll_0:altpll_0
 15. Source assignments for PLL:C|PLL_altpll_0:altpll_0|PLL_altpll_0_stdsync_sv6:stdsync2|PLL_altpll_0_dffpipe_l2c:dffpipe3
 16. Parameter Settings for Inferred Entity Instance: SYNC2:C1|lpm_mult:Mult0
 17. lpm_mult Parameter Settings by Entity Instance
 18. Port Connectivity Checks: "PLL:C|PLL_altpll_0:altpll_0|PLL_altpll_0_altpll_hra2:sd1"
 19. Port Connectivity Checks: "PLL:C|PLL_altpll_0:altpll_0"
 20. Elapsed Time Per Partition
 21. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+------------------------------------+------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Jun 08 18:21:08 2022    ;
; Quartus II 64-Bit Version          ; 12.1 Build 177 11/07/2012 SJ Web Edition ;
; Revision Name                      ; VGA                                      ;
; Top-level Entity Name              ; VGA                                      ;
; Family                             ; Cyclone IV E                             ;
; Total logic elements               ; 122                                      ;
;     Total combinational functions  ; 92                                       ;
;     Dedicated logic registers      ; 58                                       ;
; Total registers                    ; 58                                       ;
; Total pins                         ; 59                                       ;
; Total virtual pins                 ; 0                                        ;
; Total memory bits                  ; 0                                        ;
; Embedded Multiplier 9-bit elements ; 2                                        ;
; Total PLLs                         ; 1                                        ;
+------------------------------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; VGA                ; VGA                ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Type of Retiming Performed During Resynthesis                              ; Full               ;                    ;
; Resynthesis Optimization Effort                                            ; Normal             ;                    ;
; Physical Synthesis Level for Resynthesis                                   ; Normal             ;                    ;
; Use Generated Physical Constraints File                                    ; On                 ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                ;
+-----------------------------------------+-----------------+------------------------------+------------------------------------------------------------------+---------+
; File Name with User-Entered Path        ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                     ; Library ;
+-----------------------------------------+-----------------+------------------------------+------------------------------------------------------------------+---------+
; PLL/synthesis/PLL.v                     ; yes             ; User Verilog HDL File        ; F:/JSJDAJJDS/1/Practica3/PLL/synthesis/PLL.v                     ; PLL     ;
; PLL/synthesis/submodules/PLL_altpll_0.v ; yes             ; User Verilog HDL File        ; F:/JSJDAJJDS/1/Practica3/PLL/synthesis/submodules/PLL_altpll_0.v ; PLL     ;
; VGA.vhd                                 ; yes             ; User VHDL File               ; F:/JSJDAJJDS/1/Practica3/VGA.vhd                                 ;         ;
; SYNC2.vhd                               ; yes             ; User VHDL File               ; F:/JSJDAJJDS/1/Practica3/SYNC2.vhd                               ;         ;
; PSG.vhd                                 ; yes             ; User VHDL File               ; F:/JSJDAJJDS/1/Practica3/PSG.vhd                                 ;         ;
; lpm_mult.tdf                            ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/lpm_mult.tdf      ;         ;
; aglobal121.inc                          ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/aglobal121.inc    ;         ;
; lpm_add_sub.inc                         ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/lpm_add_sub.inc   ;         ;
; multcore.inc                            ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/multcore.inc      ;         ;
; bypassff.inc                            ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/bypassff.inc      ;         ;
; altshift.inc                            ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/altshift.inc      ;         ;
; db/mult_h4t.tdf                         ; yes             ; Auto-Generated Megafunction  ; F:/JSJDAJJDS/1/Practica3/db/mult_h4t.tdf                         ;         ;
+-----------------------------------------+-----------------+------------------------------+------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 122   ;
;                                             ;       ;
; Total combinational functions               ; 92    ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 27    ;
;     -- 3 input functions                    ; 19    ;
;     -- <=2 input functions                  ; 46    ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 39    ;
;     -- arithmetic mode                      ; 53    ;
;                                             ;       ;
; Total registers                             ; 58    ;
;     -- Dedicated logic registers            ; 58    ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 59    ;
; Embedded Multiplier 9-bit elements          ; 2     ;
; Total PLLs                                  ; 1     ;
;     -- PLLs                                 ; 1     ;
;                                             ;       ;
; Maximum fan-out                             ; 60    ;
; Total fan-out                               ; 515   ;
; Average fan-out                             ; 1.90  ;
+---------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                ;
+-----------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------+--------------+
; Compilation Hierarchy Node              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                           ; Library Name ;
+-----------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------+--------------+
; |VGA                                    ; 92 (0)            ; 58 (0)       ; 0           ; 2            ; 0       ; 1         ; 59   ; 0            ; |VGA                                                          ;              ;
;    |PLL:C|                              ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA|PLL:C                                                    ;              ;
;       |PLL_altpll_0:altpll_0|           ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA|PLL:C|PLL_altpll_0:altpll_0                              ;              ;
;          |PLL_altpll_0_altpll_hra2:sd1| ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA|PLL:C|PLL_altpll_0:altpll_0|PLL_altpll_0_altpll_hra2:sd1 ;              ;
;    |SYNC2:C1|                           ; 92 (92)           ; 58 (58)      ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |VGA|SYNC2:C1                                                 ;              ;
;       |lpm_mult:Mult0|                  ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |VGA|SYNC2:C1|lpm_mult:Mult0                                  ;              ;
;          |mult_h4t:auto_generated|      ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |VGA|SYNC2:C1|lpm_mult:Mult0|mult_h4t:auto_generated          ;              ;
+-----------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 1           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 2           ;
; Signed Embedded Multipliers           ; 1           ;
; Unsigned Embedded Multipliers         ; 0           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                               ;
+--------+--------------+---------+--------------+--------------+----------------------------------+------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                  ; IP Include File                                                  ;
+--------+--------------+---------+--------------+--------------+----------------------------------+------------------------------------------------------------------+
; Altera ; qsys         ; 12.1    ; N/A          ; N/A          ; |VGA|PLL:C                       ; F:/JSJDAJJDS/1/Practica3/PLL/synthesis/PLL.v                     ;
; Altera ; altpll       ; 12.1    ; N/A          ; N/A          ; |VGA|PLL:C|PLL_altpll_0:altpll_0 ; F:/JSJDAJJDS/1/Practica3/PLL/synthesis/submodules/PLL_altpll_0.v ;
+--------+--------------+---------+--------------+--------------+----------------------------------+------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |VGA|current_state                                                                                                                                                                                     ;
+-----------------------+------------------+------------------+--------------------+--------------------+---------------------+--------------------+-----------------------+---------------------+-----------------------+
; Name                  ; current_state.L2 ; current_state.L1 ; current_state.MSG2 ; current_state.MSG1 ; current_state.ENTRY ; current_state.D_ON ; current_state.LCD_CLR ; current_state.D_OFF ; current_state.LCD_INI ;
+-----------------------+------------------+------------------+--------------------+--------------------+---------------------+--------------------+-----------------------+---------------------+-----------------------+
; current_state.LCD_INI ; 0                ; 0                ; 0                  ; 0                  ; 0                   ; 0                  ; 0                     ; 0                   ; 0                     ;
; current_state.D_OFF   ; 0                ; 0                ; 0                  ; 0                  ; 0                   ; 0                  ; 0                     ; 1                   ; 1                     ;
; current_state.LCD_CLR ; 0                ; 0                ; 0                  ; 0                  ; 0                   ; 0                  ; 1                     ; 0                   ; 1                     ;
; current_state.D_ON    ; 0                ; 0                ; 0                  ; 0                  ; 0                   ; 1                  ; 0                     ; 0                   ; 1                     ;
; current_state.ENTRY   ; 0                ; 0                ; 0                  ; 0                  ; 1                   ; 0                  ; 0                     ; 0                   ; 1                     ;
; current_state.MSG1    ; 0                ; 0                ; 0                  ; 1                  ; 0                   ; 0                  ; 0                     ; 0                   ; 1                     ;
; current_state.MSG2    ; 0                ; 0                ; 1                  ; 0                  ; 0                   ; 0                  ; 0                     ; 0                   ; 1                     ;
; current_state.L1      ; 0                ; 1                ; 0                  ; 0                  ; 0                   ; 0                  ; 0                     ; 0                   ; 1                     ;
; current_state.L2      ; 1                ; 0                ; 0                  ; 0                  ; 0                   ; 0                  ; 0                     ; 0                   ; 1                     ;
+-----------------------+------------------+------------------+--------------------+--------------------+---------------------+--------------------+-----------------------+---------------------+-----------------------+


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; PLL:C|PLL_altpll_0:altpll_0|prev_reset ; Stuck at GND due to stuck port data_in ;
; SYNC2:C1|V1[5..9]                      ; Merged with SYNC2:C1|V1[4]             ;
; SYNC2:C1|U1[5..9]                      ; Merged with SYNC2:C1|U1[4]             ;
; countdly[0..13]                        ; Lost fanout                            ;
; current_state.LCD_INI                  ; Lost fanout                            ;
; current_state.D_OFF                    ; Lost fanout                            ;
; current_state.LCD_CLR                  ; Lost fanout                            ;
; current_state.D_ON                     ; Lost fanout                            ;
; current_state.ENTRY                    ; Lost fanout                            ;
; current_state.MSG1                     ; Lost fanout                            ;
; current_state.MSG2                     ; Lost fanout                            ;
; current_state.L1                       ; Lost fanout                            ;
; current_state.L2                       ; Lost fanout                            ;
; Total Number of Removed Registers = 34 ;                                        ;
+----------------------------------------+----------------------------------------+


+--------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                ;
+---------------+--------------------+-------------------------------------------------------+
; Register name ; Reason for Removal ; Registers Removed due to This Register                ;
+---------------+--------------------+-------------------------------------------------------+
; countdly[13]  ; Lost Fanouts       ; countdly[12], countdly[11], countdly[10], countdly[9] ;
+---------------+--------------------+-------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 58    ;
; Number of registers using Synchronous Clear  ; 22    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 21    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------+
; Source assignments for PLL:C|PLL_altpll_0:altpll_0 ;
+----------------+-------+------+--------------------+
; Assignment     ; Value ; From ; To                 ;
+----------------+-------+------+--------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; pfdena_reg         ;
+----------------+-------+------+--------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PLL:C|PLL_altpll_0:altpll_0|PLL_altpll_0_stdsync_sv6:stdsync2|PLL_altpll_0_dffpipe_l2c:dffpipe3 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                    ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                     ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: SYNC2:C1|lpm_mult:Mult0            ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 5            ; Untyped             ;
; LPM_WIDTHB                                     ; 12           ; Untyped             ;
; LPM_WIDTHP                                     ; 17           ; Untyped             ;
; LPM_WIDTHR                                     ; 17           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_h4t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                  ;
+---------------------------------------+-------------------------+
; Name                                  ; Value                   ;
+---------------------------------------+-------------------------+
; Number of entity instances            ; 1                       ;
; Entity Instance                       ; SYNC2:C1|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 5                       ;
;     -- LPM_WIDTHB                     ; 12                      ;
;     -- LPM_WIDTHP                     ; 17                      ;
;     -- LPM_REPRESENTATION             ; SIGNED                  ;
;     -- INPUT_A_IS_CONSTANT            ; NO                      ;
;     -- INPUT_B_IS_CONSTANT            ; NO                      ;
;     -- USE_EAB                        ; OFF                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                      ;
+---------------------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PLL:C|PLL_altpll_0:altpll_0|PLL_altpll_0_altpll_hra2:sd1"                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; clk[4..2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; inclk[1]  ; Input  ; Info     ; Stuck at GND                                                                        ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "PLL:C|PLL_altpll_0:altpll_0" ;
+-----------+--------+----------+-------------------------+
; Port      ; Type   ; Severity ; Details                 ;
+-----------+--------+----------+-------------------------+
; read      ; Input  ; Info     ; Explicitly unconnected  ;
; write     ; Input  ; Info     ; Explicitly unconnected  ;
; address   ; Input  ; Info     ; Explicitly unconnected  ;
; readdata  ; Output ; Info     ; Explicitly unconnected  ;
; writedata ; Input  ; Info     ; Explicitly unconnected  ;
; areset    ; Input  ; Info     ; Explicitly unconnected  ;
; locked    ; Output ; Info     ; Explicitly unconnected  ;
; phasedone ; Output ; Info     ; Explicitly unconnected  ;
+-----------+--------+----------+-------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 12.1 Build 177 11/07/2012 SJ Web Edition
    Info: Processing started: Wed Jun 08 18:21:05 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off VGA -c VGA
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file pll/synthesis/pll.v
    Info (12023): Found entity 1: PLL
Info (12021): Found 4 design units, including 4 entities, in source file pll/synthesis/submodules/pll_altpll_0.v
    Info (12023): Found entity 1: PLL_altpll_0_dffpipe_l2c
    Info (12023): Found entity 2: PLL_altpll_0_stdsync_sv6
    Info (12023): Found entity 3: PLL_altpll_0_altpll_hra2
    Info (12023): Found entity 4: PLL_altpll_0
Info (12021): Found 2 design units, including 1 entities, in source file vga.vhd
    Info (12022): Found design unit 1: VGA-MAIN
    Info (12023): Found entity 1: VGA
Info (12021): Found 2 design units, including 1 entities, in source file sync2.vhd
    Info (12022): Found design unit 1: SYNC2-MAIN
    Info (12023): Found entity 1: SYNC2
Info (12021): Found 2 design units, including 0 entities, in source file psg.vhd
    Info (12022): Found design unit 1: ctrl
    Info (12022): Found design unit 2: ctrl-body
Info (12127): Elaborating entity "VGA" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at VGA.vhd(31): used implicit default value for signal "Datos" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at VGA.vhd(32): used implicit default value for signal "E" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at VGA.vhd(32): used implicit default value for signal "RS" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at VGA.vhd(45): used implicit default value for signal "RESET" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at VGA.vhd(91): object "current_state" assigned a value but never read
Warning (10541): VHDL Signal Declaration warning at VGA.vhd(91): used implicit default value for signal "next_state" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Info (12128): Elaborating entity "PLL" for hierarchy "PLL:C"
Info (12128): Elaborating entity "PLL_altpll_0" for hierarchy "PLL:C|PLL_altpll_0:altpll_0"
Info (12128): Elaborating entity "PLL_altpll_0_stdsync_sv6" for hierarchy "PLL:C|PLL_altpll_0:altpll_0|PLL_altpll_0_stdsync_sv6:stdsync2"
Info (12128): Elaborating entity "PLL_altpll_0_dffpipe_l2c" for hierarchy "PLL:C|PLL_altpll_0:altpll_0|PLL_altpll_0_stdsync_sv6:stdsync2|PLL_altpll_0_dffpipe_l2c:dffpipe3"
Info (12128): Elaborating entity "PLL_altpll_0_altpll_hra2" for hierarchy "PLL:C|PLL_altpll_0:altpll_0|PLL_altpll_0_altpll_hra2:sd1"
Info (12128): Elaborating entity "SYNC2" for hierarchy "SYNC2:C1"
Info (278001): Inferred 1 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "SYNC2:C1|Mult0"
Info (12130): Elaborated megafunction instantiation "SYNC2:C1|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "SYNC2:C1|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "5"
    Info (12134): Parameter "LPM_WIDTHB" = "12"
    Info (12134): Parameter "LPM_WIDTHP" = "17"
    Info (12134): Parameter "LPM_WIDTHR" = "17"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_h4t.tdf
    Info (12023): Found entity 1: mult_h4t
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "VGA_SYNC_N" is stuck at VCC
    Warning (13410): Pin "VGA_BLANK_N" is stuck at VCC
    Warning (13410): Pin "Datos[0]" is stuck at GND
    Warning (13410): Pin "Datos[1]" is stuck at GND
    Warning (13410): Pin "Datos[2]" is stuck at GND
    Warning (13410): Pin "Datos[3]" is stuck at GND
    Warning (13410): Pin "Datos[4]" is stuck at GND
    Warning (13410): Pin "Datos[5]" is stuck at GND
    Warning (13410): Pin "Datos[6]" is stuck at GND
    Warning (13410): Pin "Datos[7]" is stuck at GND
    Warning (13410): Pin "E" is stuck at GND
    Warning (13410): Pin "RS" is stuck at GND
    Warning (13410): Pin "RW" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17049): 23 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 6 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "A_3[0]"
    Warning (15610): No output dependent on input pin "A_3[1]"
    Warning (15610): No output dependent on input pin "A_3[2]"
    Warning (15610): No output dependent on input pin "A_3[3]"
    Warning (15610): No output dependent on input pin "A_3[4]"
    Warning (15610): No output dependent on input pin "clr"
Info (21057): Implemented 188 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 19 input pins
    Info (21059): Implemented 40 output pins
    Info (21061): Implemented 126 logic cells
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 2 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 28 warnings
    Info: Peak virtual memory: 4651 megabytes
    Info: Processing ended: Wed Jun 08 18:21:08 2022
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


