Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Fri Aug  2 16:04:28 2024
| Host         : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_utilization -hierarchical -hierarchical_depth 6 -file ./report/SgdLR_utilization_hierarchical_routed.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+----------------------------------------------------------+-----------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------------+
|                         Instance                         |                              Module                             | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs | RAMB36 | RAMB18 | DSP Blocks |
+----------------------------------------------------------+-----------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------------+
| bd_0_wrapper                                             |                                                           (top) |       2106 |       2008 |       0 |   98 | 3404 |      1 |      0 |         12 |
|   bd_0_i                                                 |                                                            bd_0 |       2106 |       2008 |       0 |   98 | 3404 |      1 |      0 |         12 |
|     hls_inst                                             |                                                 bd_0_hls_inst_0 |       2106 |       2008 |       0 |   98 | 3404 |      1 |      0 |         12 |
|       inst                                               |                                           bd_0_hls_inst_0_SgdLR |       2106 |       2008 |       0 |   98 | 3404 |      1 |      0 |         12 |
|         (inst)                                           |                                           bd_0_hls_inst_0_SgdLR |         19 |         19 |       0 |    0 |  289 |      0 |      0 |          0 |
|         faddfsub_32ns_32ns_32_10_full_dsp_1_U16          |       bd_0_hls_inst_0_SgdLR_faddfsub_32ns_32ns_32_10_full_dsp_1 |        161 |        158 |       0 |    3 |  356 |      0 |      0 |          2 |
|           (faddfsub_32ns_32ns_32_10_full_dsp_1_U16)      |       bd_0_hls_inst_0_SgdLR_faddfsub_32ns_32ns_32_10_full_dsp_1 |          2 |          2 |       0 |    0 |   97 |      0 |      0 |          0 |
|           SgdLR_faddfsub_32ns_32ns_32_10_full_dsp_1_ip_u |    bd_0_hls_inst_0_SgdLR_faddfsub_32ns_32ns_32_10_full_dsp_1_ip |        159 |        156 |       0 |    3 |  259 |      0 |      0 |          2 |
|             inst                                         |                          bd_0_hls_inst_0_floating_point_v7_1_16 |        159 |        156 |       0 |    3 |  259 |      0 |      0 |          2 |
|         fdiv_32ns_32ns_32_30_no_dsp_1_U17                |             bd_0_hls_inst_0_SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1 |        762 |        727 |       0 |   35 | 1374 |      0 |      0 |          0 |
|           (fdiv_32ns_32ns_32_30_no_dsp_1_U17)            |             bd_0_hls_inst_0_SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1 |          0 |          0 |       0 |    0 |   32 |      0 |      0 |          0 |
|           SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u       |          bd_0_hls_inst_0_SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1_ip |        762 |        727 |       0 |   35 | 1342 |      0 |      0 |          0 |
|             inst                                         |          bd_0_hls_inst_0_floating_point_v7_1_16__parameterized0 |        762 |        727 |       0 |   35 | 1342 |      0 |      0 |          0 |
|         fexp_32ns_32ns_32_31_full_dsp_1_U19              |           bd_0_hls_inst_0_SgdLR_fexp_32ns_32ns_32_31_full_dsp_1 |        670 |        633 |       0 |   37 |  663 |      0 |      0 |          7 |
|           (fexp_32ns_32ns_32_31_full_dsp_1_U19)          |           bd_0_hls_inst_0_SgdLR_fexp_32ns_32ns_32_31_full_dsp_1 |          0 |          0 |       0 |    0 |   32 |      0 |      0 |          0 |
|           SgdLR_fexp_32ns_32ns_32_31_full_dsp_1_ip_u     |        bd_0_hls_inst_0_SgdLR_fexp_32ns_32ns_32_31_full_dsp_1_ip |        670 |        633 |       0 |   37 |  631 |      0 |      0 |          7 |
|             inst                                         |          bd_0_hls_inst_0_floating_point_v7_1_16__parameterized2 |        670 |        633 |       0 |   37 |  631 |      0 |      0 |          7 |
|         fmul_32ns_32ns_32_8_max_dsp_1_U20                |             bd_0_hls_inst_0_SgdLR_fmul_32ns_32ns_32_8_max_dsp_1 |         75 |         75 |       0 |    0 |  217 |      0 |      0 |          3 |
|           (fmul_32ns_32ns_32_8_max_dsp_1_U20)            |             bd_0_hls_inst_0_SgdLR_fmul_32ns_32ns_32_8_max_dsp_1 |          1 |          1 |       0 |    0 |   96 |      0 |      0 |          0 |
|           SgdLR_fmul_32ns_32ns_32_8_max_dsp_1_ip_u       |          bd_0_hls_inst_0_SgdLR_fmul_32ns_32ns_32_8_max_dsp_1_ip |         74 |         74 |       0 |    0 |  121 |      0 |      0 |          3 |
|             inst                                         |          bd_0_hls_inst_0_floating_point_v7_1_16__parameterized3 |         74 |         74 |       0 |    0 |  121 |      0 |      0 |          3 |
|         gradient_U                                       |                    bd_0_hls_inst_0_SgdLR_gradient_RAM_AUTO_1R1W |          0 |          0 |       0 |    0 |    0 |      1 |      0 |          0 |
|         grp_SgdLR_Pipeline_DOT_fu_93                     |                        bd_0_hls_inst_0_SgdLR_SgdLR_Pipeline_DOT |        187 |        187 |       0 |    0 |  206 |      0 |      0 |          0 |
|           (grp_SgdLR_Pipeline_DOT_fu_93)                 |                        bd_0_hls_inst_0_SgdLR_SgdLR_Pipeline_DOT |        155 |        155 |       0 |    0 |  204 |      0 |      0 |          0 |
|           flow_control_loop_pipe_sequential_init_U       | bd_0_hls_inst_0_SgdLR_flow_control_loop_pipe_sequential_init_14 |         32 |         32 |       0 |    0 |    2 |      0 |      0 |          0 |
|         grp_SgdLR_Pipeline_GRAD_fu_103                   |                       bd_0_hls_inst_0_SgdLR_SgdLR_Pipeline_GRAD |         62 |         54 |       0 |    8 |   76 |      0 |      0 |          0 |
|           (grp_SgdLR_Pipeline_GRAD_fu_103)               |                       bd_0_hls_inst_0_SgdLR_SgdLR_Pipeline_GRAD |         43 |         35 |       0 |    8 |   74 |      0 |      0 |          0 |
|           flow_control_loop_pipe_sequential_init_U       | bd_0_hls_inst_0_SgdLR_flow_control_loop_pipe_sequential_init_13 |         19 |         19 |       0 |    0 |    2 |      0 |      0 |          0 |
|         grp_SgdLR_Pipeline_UPDATE_fu_112                 |                     bd_0_hls_inst_0_SgdLR_SgdLR_Pipeline_UPDATE |         71 |         56 |       0 |   15 |   82 |      0 |      0 |          0 |
|           (grp_SgdLR_Pipeline_UPDATE_fu_112)             |                     bd_0_hls_inst_0_SgdLR_SgdLR_Pipeline_UPDATE |         23 |          8 |       0 |   15 |   80 |      0 |      0 |          0 |
|           flow_control_loop_pipe_sequential_init_U       |    bd_0_hls_inst_0_SgdLR_flow_control_loop_pipe_sequential_init |         48 |         48 |       0 |    0 |    2 |      0 |      0 |          0 |
|         sitofp_32ns_32_7_no_dsp_1_U18                    |                 bd_0_hls_inst_0_SgdLR_sitofp_32ns_32_7_no_dsp_1 |        100 |        100 |       0 |    0 |  141 |      0 |      0 |          0 |
|           (sitofp_32ns_32_7_no_dsp_1_U18)                |                 bd_0_hls_inst_0_SgdLR_sitofp_32ns_32_7_no_dsp_1 |          0 |          0 |       0 |    0 |    8 |      0 |      0 |          0 |
|           SgdLR_sitofp_32ns_32_7_no_dsp_1_ip_u           |              bd_0_hls_inst_0_SgdLR_sitofp_32ns_32_7_no_dsp_1_ip |        100 |        100 |       0 |    0 |  133 |      0 |      0 |          0 |
|             inst                                         |          bd_0_hls_inst_0_floating_point_v7_1_16__parameterized1 |        100 |        100 |       0 |    0 |  133 |      0 |      0 |          0 |
+----------------------------------------------------------+-----------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


