Protel Design System Design Rule Check
PCB File : D:\Designs\Sanjeh\SmartHive\SmatHiveClient\PCB&SCH\SmartHive_Client.PcbDoc
Date     : 2022-08-01
Time     : 11:19:35 PM

Processing Rule : Clearance Constraint (Gap=0.508mm) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
   Violation between Short-Circuit Constraint: Between Polygon Region (2 hole(s)) Top Layer And Text "G" (30.734mm,74.93mm) on Top Layer Location : [X = 0mm][Y = 0mm]
   Violation between Short-Circuit Constraint: Between Polygon Region (2 hole(s)) Top Layer And Text "PHOTO" (35.687mm,76.835mm) on Top Layer Location : [X = 0mm][Y = 0mm]
   Violation between Short-Circuit Constraint: Between Polygon Region (23 hole(s)) Top Layer And Text "+12V" (105.791mm,64.135mm) on Top Layer Location : [X = 0mm][Y = 0mm]
   Violation between Short-Circuit Constraint: Between Polygon Region (23 hole(s)) Top Layer And Text "+12V" (14.605mm,12.7mm) on Top Layer Location : [X = 0mm][Y = 0mm]
   Violation between Short-Circuit Constraint: Between Polygon Region (23 hole(s)) Top Layer And Text "FAN" (97.917mm,53.34mm) on Top Layer Location : [X = 0mm][Y = 0mm]
   Violation between Short-Circuit Constraint: Between Polygon Region (23 hole(s)) Top Layer And Text "HEATER" (97.917mm,64.516mm) on Top Layer Location : [X = 0mm][Y = 0mm]
   Violation between Short-Circuit Constraint: Between Polygon Region (23 hole(s)) Top Layer And Text "LEVEL" (113.538mm,13.081mm) on Top Layer Location : [X = 0mm][Y = 0mm]
   Violation between Short-Circuit Constraint: Between Polygon Region (23 hole(s)) Top Layer And Text "PUMP" (97.79mm,42.696mm) on Top Layer Location : [X = 0mm][Y = 0mm]
   Violation between Short-Circuit Constraint: Between Polygon Region (23 hole(s)) Top Layer And Text "REED" (97.79mm,32.258mm) on Top Layer Location : [X = 0mm][Y = 0mm]
   Violation between Short-Circuit Constraint: Between Polygon Region (23 hole(s)) Top Layer And Text "SHT_1
D|G|V|CL" (100.33mm,76.454mm) on Top Layer Location : [X = 0mm][Y = 0mm]
   Violation between Short-Circuit Constraint: Between Polygon Region (23 hole(s)) Top Layer And Text "SHT_2
D|G|V|CL" (97.663mm,1.143mm) on Top Layer Location : [X = 0mm][Y = 0mm]
   Violation between Short-Circuit Constraint: Between Polygon Region (48 hole(s)) Bottom Layer And Text "G|DT|CLK|3V3" (10.287mm,73.152mm) on Bottom Layer Location : [X = 0mm][Y = 0mm]
   Violation between Short-Circuit Constraint: Between Polygon Region (48 hole(s)) Bottom Layer And Text "TX|RX|RTS|DTR|GND" (93.726mm,76.454mm) on Bottom Layer Location : [X = 0mm][Y = 0mm]
Rule Violations :13

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.254mm) (Max=12.7mm) (Preferred=0.508mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
   Violation between Hole Size Constraint: (3.15mm > 2.54mm) Pad M1-S(116.317mm,3.683mm) on Multi-Layer Actual Hole Size = 3.15mm
   Violation between Hole Size Constraint: (3.15mm > 2.54mm) Pad M2-S(3.683mm,3.683mm) on Multi-Layer Actual Hole Size = 3.15mm
   Violation between Hole Size Constraint: (3.15mm > 2.54mm) Pad M3-S(3.683mm,74.317mm) on Multi-Layer Actual Hole Size = 3.15mm
   Violation between Hole Size Constraint: (3.15mm > 2.54mm) Pad M4-S(116.317mm,74.317mm) on Multi-Layer Actual Hole Size = 3.15mm
Rule Violations :4

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
   Violation between Hole To Hole Clearance Constraint: (0.171mm < 0.254mm) Between Pad M1-S(116.317mm,3.683mm) on Multi-Layer And Via (114.317mm,3.683mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.171mm < 0.254mm) Between Pad M1-S(116.317mm,3.683mm) on Multi-Layer And Via (114.903mm,2.269mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.171mm < 0.254mm) Between Pad M1-S(116.317mm,3.683mm) on Multi-Layer And Via (114.903mm,5.097mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.171mm < 0.254mm) Between Pad M1-S(116.317mm,3.683mm) on Multi-Layer And Via (116.317mm,1.683mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.171mm < 0.254mm) Between Pad M1-S(116.317mm,3.683mm) on Multi-Layer And Via (116.317mm,5.683mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.171mm < 0.254mm) Between Pad M1-S(116.317mm,3.683mm) on Multi-Layer And Via (117.731mm,2.269mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.171mm < 0.254mm) Between Pad M1-S(116.317mm,3.683mm) on Multi-Layer And Via (117.731mm,5.097mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.171mm < 0.254mm) Between Pad M1-S(116.317mm,3.683mm) on Multi-Layer And Via (118.317mm,3.683mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.171mm < 0.254mm) Between Pad M2-S(3.683mm,3.683mm) on Multi-Layer And Via (1.683mm,3.683mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.171mm < 0.254mm) Between Pad M2-S(3.683mm,3.683mm) on Multi-Layer And Via (2.269mm,2.269mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.171mm < 0.254mm) Between Pad M2-S(3.683mm,3.683mm) on Multi-Layer And Via (2.269mm,5.097mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.171mm < 0.254mm) Between Pad M2-S(3.683mm,3.683mm) on Multi-Layer And Via (3.683mm,1.683mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.171mm < 0.254mm) Between Pad M2-S(3.683mm,3.683mm) on Multi-Layer And Via (3.683mm,5.683mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.171mm < 0.254mm) Between Pad M2-S(3.683mm,3.683mm) on Multi-Layer And Via (5.097mm,2.269mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.171mm < 0.254mm) Between Pad M2-S(3.683mm,3.683mm) on Multi-Layer And Via (5.097mm,5.097mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.171mm < 0.254mm) Between Pad M2-S(3.683mm,3.683mm) on Multi-Layer And Via (5.683mm,3.683mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.171mm < 0.254mm) Between Pad M3-S(3.683mm,74.317mm) on Multi-Layer And Via (1.683mm,74.317mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.171mm < 0.254mm) Between Pad M3-S(3.683mm,74.317mm) on Multi-Layer And Via (2.269mm,72.903mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.171mm < 0.254mm) Between Pad M3-S(3.683mm,74.317mm) on Multi-Layer And Via (2.269mm,75.731mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.171mm < 0.254mm) Between Pad M3-S(3.683mm,74.317mm) on Multi-Layer And Via (3.683mm,72.317mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.171mm < 0.254mm) Between Pad M3-S(3.683mm,74.317mm) on Multi-Layer And Via (3.683mm,76.317mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.171mm < 0.254mm) Between Pad M3-S(3.683mm,74.317mm) on Multi-Layer And Via (5.097mm,72.903mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.171mm < 0.254mm) Between Pad M3-S(3.683mm,74.317mm) on Multi-Layer And Via (5.097mm,75.731mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.171mm < 0.254mm) Between Pad M3-S(3.683mm,74.317mm) on Multi-Layer And Via (5.683mm,74.317mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.171mm < 0.254mm) Between Pad M4-S(116.317mm,74.317mm) on Multi-Layer And Via (114.317mm,74.317mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.171mm < 0.254mm) Between Pad M4-S(116.317mm,74.317mm) on Multi-Layer And Via (114.903mm,72.903mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.171mm < 0.254mm) Between Pad M4-S(116.317mm,74.317mm) on Multi-Layer And Via (114.903mm,75.731mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.171mm < 0.254mm) Between Pad M4-S(116.317mm,74.317mm) on Multi-Layer And Via (116.317mm,72.317mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.171mm < 0.254mm) Between Pad M4-S(116.317mm,74.317mm) on Multi-Layer And Via (116.317mm,76.317mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.171mm < 0.254mm) Between Pad M4-S(116.317mm,74.317mm) on Multi-Layer And Via (117.731mm,72.903mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.171mm < 0.254mm) Between Pad M4-S(116.317mm,74.317mm) on Multi-Layer And Via (117.731mm,75.731mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.171mm < 0.254mm) Between Pad M4-S(116.317mm,74.317mm) on Multi-Layer And Via (118.317mm,74.317mm) from Top Layer to Bottom Layer 
Rule Violations :32

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad CN1-1(14.351mm,51.859mm) on Top Layer And Pad CN1-2(14.351mm,52.959mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.199mm < 0.254mm) Between Pad CN1-11(13.832mm,62.011mm) on Top Layer And Pad CN1-9(14.351mm,60.659mm) on Top Layer [Top Solder] Mask Sliver [0.199mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad CN1-2(14.351mm,52.959mm) on Top Layer And Pad CN1-3(14.351mm,54.059mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad CN1-3(14.351mm,54.059mm) on Top Layer And Pad CN1-4(14.351mm,55.159mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad CN1-4(14.351mm,55.159mm) on Top Layer And Pad CN1-5(14.351mm,56.259mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad CN1-5(14.351mm,56.259mm) on Top Layer And Pad CN1-6(14.351mm,57.359mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad CN1-6(14.351mm,57.359mm) on Top Layer And Pad CN1-7(14.351mm,58.459mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad CN1-7(14.351mm,58.459mm) on Top Layer And Pad CN1-8(14.351mm,59.559mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad CN1-8(14.351mm,59.559mm) on Top Layer And Pad CN1-9(14.351mm,60.659mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U4-1(38.728mm,69.222mm) on Top Layer And Pad U4-2(38.728mm,67.952mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U4-10(38.728mm,57.792mm) on Top Layer And Pad U4-11(38.728mm,56.522mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U4-10(38.728mm,57.792mm) on Top Layer And Pad U4-9(38.728mm,59.062mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U4-11(38.728mm,56.522mm) on Top Layer And Pad U4-12(38.728mm,55.252mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U4-12(38.728mm,55.252mm) on Top Layer And Pad U4-13(38.728mm,53.982mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U4-13(38.728mm,53.982mm) on Top Layer And Pad U4-14(38.728mm,52.712mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U4-15(41.518mm,51.712mm) on Top Layer And Pad U4-16(42.788mm,51.712mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U4-16(42.788mm,51.712mm) on Top Layer And Pad U4-17(44.058mm,51.712mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U4-17(44.058mm,51.712mm) on Top Layer And Pad U4-18(45.328mm,51.712mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U4-18(45.328mm,51.712mm) on Top Layer And Pad U4-19(46.598mm,51.712mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U4-19(46.598mm,51.712mm) on Top Layer And Pad U4-20(47.868mm,51.712mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U4-2(38.728mm,67.952mm) on Top Layer And Pad U4-3(38.728mm,66.682mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U4-20(47.868mm,51.712mm) on Top Layer And Pad U4-21(49.138mm,51.712mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U4-21(49.138mm,51.712mm) on Top Layer And Pad U4-22(50.408mm,51.712mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U4-22(50.408mm,51.712mm) on Top Layer And Pad U4-23(51.678mm,51.712mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U4-23(51.678mm,51.712mm) on Top Layer And Pad U4-24(52.948mm,51.712mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U4-25(55.728mm,52.712mm) on Top Layer And Pad U4-26(55.728mm,53.982mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U4-26(55.728mm,53.982mm) on Top Layer And Pad U4-27(55.728mm,55.252mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U4-27(55.728mm,55.252mm) on Top Layer And Pad U4-28(55.728mm,56.522mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U4-28(55.728mm,56.522mm) on Top Layer And Pad U4-29(55.728mm,57.792mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U4-29(55.728mm,57.792mm) on Top Layer And Pad U4-30(55.728mm,59.062mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U4-3(38.728mm,66.682mm) on Top Layer And Pad U4-4(38.728mm,65.412mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U4-30(55.728mm,59.062mm) on Top Layer And Pad U4-31(55.728mm,60.332mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U4-31(55.728mm,60.332mm) on Top Layer And Pad U4-32(55.728mm,61.602mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U4-32(55.728mm,61.602mm) on Top Layer And Pad U4-33(55.728mm,62.872mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U4-33(55.728mm,62.872mm) on Top Layer And Pad U4-34(55.728mm,64.142mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U4-34(55.728mm,64.142mm) on Top Layer And Pad U4-35(55.728mm,65.412mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U4-35(55.728mm,65.412mm) on Top Layer And Pad U4-36(55.728mm,66.682mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U4-36(55.728mm,66.682mm) on Top Layer And Pad U4-37(55.728mm,67.952mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U4-37(55.728mm,67.952mm) on Top Layer And Pad U4-38(55.728mm,69.222mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U4-4(38.728mm,65.412mm) on Top Layer And Pad U4-5(38.728mm,64.142mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U4-5(38.728mm,64.142mm) on Top Layer And Pad U4-6(38.728mm,62.872mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U4-6(38.728mm,62.872mm) on Top Layer And Pad U4-7(38.728mm,61.602mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U4-7(38.728mm,61.602mm) on Top Layer And Pad U4-8(38.728mm,60.332mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U4-8(38.728mm,60.332mm) on Top Layer And Pad U4-9(38.728mm,59.062mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad UP1-1(13.081mm,29.444mm) on Multi-Layer And Pad UP1-2(13.081mm,31.144mm) on Multi-Layer [Top Solder] Mask Sliver [0.097mm] / [Bottom Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad UP1-2(13.081mm,31.144mm) on Multi-Layer And Pad UP1-3(13.081mm,32.844mm) on Multi-Layer [Top Solder] Mask Sliver [0.097mm] / [Bottom Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad UP1-3(13.081mm,32.844mm) on Multi-Layer And Pad UP1-4(13.081mm,34.544mm) on Multi-Layer [Top Solder] Mask Sliver [0.097mm] / [Bottom Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad UP1-4(13.081mm,34.544mm) on Multi-Layer And Pad UP1-5(13.081mm,36.244mm) on Multi-Layer [Top Solder] Mask Sliver [0.097mm] / [Bottom Solder] Mask Sliver [0.097mm]
Rule Violations :48

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Arc (116.317mm,3.683mm) on Top Overlay And Pad M1-S(116.317mm,3.683mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Arc (116.317mm,74.317mm) on Top Overlay And Pad M4-S(116.317mm,74.317mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Arc (3.683mm,3.683mm) on Top Overlay And Pad M2-S(3.683mm,3.683mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Arc (3.683mm,74.317mm) on Top Overlay And Pad M3-S(3.683mm,74.317mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.197mm < 0.254mm) Between Arc (30.047mm,67.861mm) on Top Overlay And Pad C5-1(31.547mm,69.061mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.197mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.197mm < 0.254mm) Between Arc (63.5mm,37.719mm) on Top Overlay And Pad Y1-1(63.5mm,36.919mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.197mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.197mm < 0.254mm) Between Arc (63.5mm,37.719mm) on Top Overlay And Pad Y1-2(63.5mm,38.519mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.197mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Area Fill (16.211mm,29.544mm) (17.711mm,30.144mm) on Top Overlay And Pad D2-2(18.161mm,30.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Area Fill (18.611mm,29.544mm) (20.111mm,30.144mm) on Top Overlay And Pad D2-2(18.161mm,30.394mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C10-1(106.614mm,15.621mm) on Top Layer And Track (106.451mm,14.746mm)(107.239mm,14.746mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C10-1(106.614mm,15.621mm) on Top Layer And Track (106.451mm,16.496mm)(107.239mm,16.496mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C10-1(106.614mm,15.621mm) on Top Layer And Track (107.239mm,14.746mm)(107.239mm,16.496mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C10-2(104.714mm,15.621mm) on Top Layer And Track (104.089mm,14.746mm)(104.089mm,16.496mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C10-2(104.714mm,15.621mm) on Top Layer And Track (104.089mm,14.746mm)(104.876mm,14.746mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C10-2(104.714mm,15.621mm) on Top Layer And Track (104.089mm,16.496mm)(104.876mm,16.496mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad C1-2(26.67mm,41.727mm) on Multi-Layer And Track (24.17mm,39.977mm)(25.62mm,41.427mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mm < 0.254mm) Between Pad C1-2(26.67mm,41.727mm) on Multi-Layer And Track (25.17mm,39.977mm)(26.045mm,40.852mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.232mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad C1-2(26.67mm,41.727mm) on Multi-Layer And Track (26.17mm,39.977mm)(26.945mm,40.752mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad C1-2(26.67mm,41.727mm) on Multi-Layer And Track (26.97mm,42.777mm)(27.97mm,43.777mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.214mm < 0.254mm) Between Pad C1-2(26.67mm,41.727mm) on Multi-Layer And Track (27.57mm,42.377mm)(28.67mm,43.477mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.214mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad C1-2(26.67mm,41.727mm) on Multi-Layer And Track (27.67mm,41.477mm)(29.27mm,43.077mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C2-1(19.619mm,55.972mm) on Top Layer And Track (19.456mm,55.097mm)(20.244mm,55.097mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C2-1(19.619mm,55.972mm) on Top Layer And Track (19.456mm,56.847mm)(20.244mm,56.847mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C2-1(19.619mm,55.972mm) on Top Layer And Track (20.244mm,55.097mm)(20.244mm,56.847mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C2-2(17.719mm,55.972mm) on Top Layer And Track (17.094mm,55.097mm)(17.094mm,56.847mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C2-2(17.719mm,55.972mm) on Top Layer And Track (17.094mm,55.097mm)(17.881mm,55.097mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C2-2(17.719mm,55.972mm) on Top Layer And Track (17.094mm,56.847mm)(17.881mm,56.847mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C3-1(17.719mm,68.072mm) on Top Layer And Track (17.094mm,67.197mm)(17.094mm,68.947mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C3-1(17.719mm,68.072mm) on Top Layer And Track (17.094mm,67.197mm)(17.881mm,67.197mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C3-1(17.719mm,68.072mm) on Top Layer And Track (17.094mm,68.947mm)(17.881mm,68.947mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C3-2(19.619mm,68.072mm) on Top Layer And Track (19.457mm,67.197mm)(20.244mm,67.197mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C3-2(19.619mm,68.072mm) on Top Layer And Track (19.457mm,68.947mm)(20.244mm,68.947mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C3-2(19.619mm,68.072mm) on Top Layer And Track (20.244mm,67.197mm)(20.244mm,68.947mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C4-1(34.417mm,71.054mm) on Top Layer And Track (33.542mm,70.892mm)(33.542mm,71.679mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C4-1(34.417mm,71.054mm) on Top Layer And Track (33.542mm,71.679mm)(35.292mm,71.679mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C4-1(34.417mm,71.054mm) on Top Layer And Track (35.292mm,70.892mm)(35.292mm,71.679mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C4-2(34.417mm,69.154mm) on Top Layer And Track (33.542mm,68.529mm)(33.542mm,69.316mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C4-2(34.417mm,69.154mm) on Top Layer And Track (33.542mm,68.529mm)(35.292mm,68.529mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C4-2(34.417mm,69.154mm) on Top Layer And Track (35.292mm,68.529mm)(35.292mm,69.316mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad C5-1(31.547mm,69.061mm) on Top Layer And Track (30.097mm,68.711mm)(30.097mm,70.061mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad C5-1(31.547mm,69.061mm) on Top Layer And Track (32.997mm,68.711mm)(32.997mm,70.061mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad C5-2(31.547mm,72.061mm) on Top Layer And Track (30.047mm,72.411mm)(30.097mm,72.411mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad C5-2(31.547mm,72.061mm) on Top Layer And Track (32.997mm,72.411mm)(33.047mm,72.411mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C8-1(49.784mm,5.207mm) on Top Layer And Track (48.909mm,4.582mm)(48.909mm,5.369mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C8-1(49.784mm,5.207mm) on Top Layer And Track (48.909mm,4.582mm)(50.659mm,4.582mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C8-1(49.784mm,5.207mm) on Top Layer And Track (50.659mm,4.582mm)(50.659mm,5.369mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C8-2(49.784mm,7.107mm) on Top Layer And Track (48.909mm,6.945mm)(48.909mm,7.732mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C8-2(49.784mm,7.107mm) on Top Layer And Track (48.909mm,7.732mm)(50.659mm,7.732mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C8-2(49.784mm,7.107mm) on Top Layer And Track (50.659mm,6.945mm)(50.659mm,7.732mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C9-2(36.068mm,37.338mm) on Multi-Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad CN1-1(14.351mm,51.859mm) on Top Layer And Track (14.656mm,48.191mm)(14.656mm,51.29mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.068mm < 0.254mm) Between Pad CN1-10(13.851mm,47.259mm) on Top Layer And Track (14.656mm,48.191mm)(14.656mm,51.29mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.068mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.097mm < 0.254mm) Between Pad CN1-10(13.851mm,47.259mm) on Top Layer And Track (5.563mm,46.759mm)(12.954mm,46.759mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.097mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.078mm < 0.254mm) Between Pad CN1-11(13.832mm,62.011mm) on Top Layer And Track (5.563mm,61.459mm)(12.954mm,61.459mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.078mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad CN1-12(4.251mm,46.359mm) on Top Layer And Track (0.156mm,46.759mm)(2.946mm,46.759mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.254mm) Between Pad CN1-12(4.251mm,46.359mm) on Top Layer And Track (5.563mm,46.759mm)(12.954mm,46.759mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Pad CN1-13(4.251mm,61.859mm) on Top Layer And Track (0.856mm,61.459mm)(2.946mm,61.459mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.254mm) Between Pad CN1-13(4.251mm,61.859mm) on Top Layer And Track (5.563mm,61.459mm)(12.954mm,61.459mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad D1-1(18.034mm,17.844mm) on Top Layer And Track (16.534mm,16.344mm)(19.534mm,16.344mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.156mm < 0.254mm) Between Pad D1-2(18.034mm,21.844mm) on Top Layer And Track (16.534mm,22.744mm)(17.134mm,23.344mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.156mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad D1-2(18.034mm,21.844mm) on Top Layer And Track (17.134mm,23.344mm)(18.934mm,23.344mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.156mm < 0.254mm) Between Pad D1-2(18.034mm,21.844mm) on Top Layer And Track (18.934mm,23.344mm)(19.534mm,22.744mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.156mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D2-1(18.161mm,25.994mm) on Top Layer And Track (16.661mm,25.794mm)(17.161mm,25.794mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D2-1(18.161mm,25.994mm) on Top Layer And Track (19.161mm,25.794mm)(19.661mm,25.794mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Pad D2-2(18.161mm,30.394mm) on Top Layer And Track (16.661mm,30.594mm)(17.161mm,31.094mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Pad D2-2(18.161mm,30.394mm) on Top Layer And Track (19.161mm,31.094mm)(19.661mm,30.594mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad D3-1(24.765mm,20.701mm) on Multi-Layer And Track (24.362mm,19.812mm)(25.124mm,19.812mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Pad D3-1(24.765mm,20.701mm) on Multi-Layer And Track (24.743mm,19.05mm)(25.124mm,19.812mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad D3-2(24.765mm,18.161mm) on Multi-Layer And Track (24.362mm,19.05mm)(25.124mm,19.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad D3-2(24.765mm,18.161mm) on Multi-Layer And Track (24.362mm,19.812mm)(24.743mm,19.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad D3-2(24.765mm,18.161mm) on Multi-Layer And Track (24.743mm,19.05mm)(25.124mm,19.812mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad D4-1(24.765mm,6.223mm) on Multi-Layer And Track (24.362mm,5.334mm)(25.124mm,5.334mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Pad D4-1(24.765mm,6.223mm) on Multi-Layer And Track (24.743mm,4.572mm)(25.124mm,5.334mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad D4-2(24.765mm,3.683mm) on Multi-Layer And Track (24.362mm,4.572mm)(25.124mm,4.572mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad D4-2(24.765mm,3.683mm) on Multi-Layer And Track (24.362mm,5.334mm)(24.743mm,4.572mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad D4-2(24.765mm,3.683mm) on Multi-Layer And Track (24.743mm,4.572mm)(25.124mm,5.334mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad D5-1(107.574mm,48.755mm) on Top Layer And Track (106.074mm,47.255mm)(109.074mm,47.255mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.156mm < 0.254mm) Between Pad D5-2(107.574mm,52.755mm) on Top Layer And Track (106.074mm,53.655mm)(106.674mm,54.255mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.156mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad D5-2(107.574mm,52.755mm) on Top Layer And Track (106.674mm,54.255mm)(108.474mm,54.255mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.156mm < 0.254mm) Between Pad D5-2(107.574mm,52.755mm) on Top Layer And Track (108.474mm,54.255mm)(109.074mm,53.655mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.156mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad D6-1(107.574mm,37.833mm) on Top Layer And Track (106.074mm,36.333mm)(109.074mm,36.333mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.156mm < 0.254mm) Between Pad D6-2(107.574mm,41.833mm) on Top Layer And Track (106.074mm,42.733mm)(106.674mm,43.333mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.156mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad D6-2(107.574mm,41.833mm) on Top Layer And Track (106.674mm,43.333mm)(108.474mm,43.333mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.156mm < 0.254mm) Between Pad D6-2(107.574mm,41.833mm) on Top Layer And Track (108.474mm,43.333mm)(109.074mm,42.733mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.156mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad L1-1(26.67mm,27.178mm) on Multi-Layer And Track (26.47mm,28.518mm)(26.47mm,30.918mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad L1-1(26.67mm,27.178mm) on Multi-Layer And Track (26.77mm,28.518mm)(26.77mm,30.918mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.108mm < 0.254mm) Between Pad L1-2(26.67mm,32.258mm) on Multi-Layer And Track (26.47mm,28.518mm)(26.47mm,30.918mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.108mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad L1-2(26.67mm,32.258mm) on Multi-Layer And Track (26.77mm,28.518mm)(26.77mm,30.918mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Pad M1-S(116.317mm,3.683mm) on Multi-Layer And Track (112.634mm,3.683mm)(113.523mm,3.683mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Pad M1-S(116.317mm,3.683mm) on Multi-Layer And Track (113.142mm,3.302mm)(113.523mm,3.683mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Pad M1-S(116.317mm,3.683mm) on Multi-Layer And Track (113.142mm,4.064mm)(113.523mm,3.683mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Pad M1-S(116.317mm,3.683mm) on Multi-Layer And Track (115.936mm,0.508mm)(116.317mm,0.889mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Pad M1-S(116.317mm,3.683mm) on Multi-Layer And Track (115.936mm,6.858mm)(116.317mm,6.477mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Pad M1-S(116.317mm,3.683mm) on Multi-Layer And Track (116.317mm,0.889mm)(116.698mm,0.508mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Pad M1-S(116.317mm,3.683mm) on Multi-Layer And Track (116.317mm,0mm)(116.317mm,0.889mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Pad M1-S(116.317mm,3.683mm) on Multi-Layer And Track (116.317mm,6.477mm)(116.317mm,7.366mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Pad M1-S(116.317mm,3.683mm) on Multi-Layer And Track (116.317mm,6.477mm)(116.698mm,6.858mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.208mm < 0.254mm) Between Pad M1-S(116.317mm,3.683mm) on Multi-Layer And Track (119.035mm,3.683mm)(120mm,3.683mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.208mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad M1-S(116.317mm,3.683mm) on Multi-Layer And Track (119.111mm,3.683mm)(119.492mm,3.302mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad M1-S(116.317mm,3.683mm) on Multi-Layer And Track (119.111mm,3.683mm)(119.492mm,4.064mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Pad M2-S(3.683mm,3.683mm) on Multi-Layer And Track (0.508mm,3.302mm)(0.889mm,3.683mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Pad M2-S(3.683mm,3.683mm) on Multi-Layer And Track (0.508mm,4.064mm)(0.889mm,3.683mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Pad M2-S(3.683mm,3.683mm) on Multi-Layer And Track (0mm,3.683mm)(0.889mm,3.683mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Pad M2-S(3.683mm,3.683mm) on Multi-Layer And Track (3.302mm,0.508mm)(3.683mm,0.889mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Pad M2-S(3.683mm,3.683mm) on Multi-Layer And Track (3.302mm,6.858mm)(3.683mm,6.477mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Pad M2-S(3.683mm,3.683mm) on Multi-Layer And Track (3.683mm,0.889mm)(4.064mm,0.508mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Pad M2-S(3.683mm,3.683mm) on Multi-Layer And Track (3.683mm,0mm)(3.683mm,0.889mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Pad M2-S(3.683mm,3.683mm) on Multi-Layer And Track (3.683mm,6.477mm)(3.683mm,7.366mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Pad M2-S(3.683mm,3.683mm) on Multi-Layer And Track (3.683mm,6.477mm)(4.064mm,6.858mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.208mm < 0.254mm) Between Pad M2-S(3.683mm,3.683mm) on Multi-Layer And Track (6.401mm,3.683mm)(7.366mm,3.683mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.208mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad M2-S(3.683mm,3.683mm) on Multi-Layer And Track (6.477mm,3.683mm)(6.858mm,3.302mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad M2-S(3.683mm,3.683mm) on Multi-Layer And Track (6.477mm,3.683mm)(6.858mm,4.064mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Pad M3-S(3.683mm,74.317mm) on Multi-Layer And Track (0.508mm,73.936mm)(0.889mm,74.317mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Pad M3-S(3.683mm,74.317mm) on Multi-Layer And Track (0.508mm,74.698mm)(0.889mm,74.317mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Pad M3-S(3.683mm,74.317mm) on Multi-Layer And Track (0mm,74.317mm)(0.889mm,74.317mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Pad M3-S(3.683mm,74.317mm) on Multi-Layer And Track (3.302mm,71.142mm)(3.683mm,71.523mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Pad M3-S(3.683mm,74.317mm) on Multi-Layer And Track (3.302mm,77.492mm)(3.683mm,77.111mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Pad M3-S(3.683mm,74.317mm) on Multi-Layer And Track (3.683mm,70.634mm)(3.683mm,71.523mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Pad M3-S(3.683mm,74.317mm) on Multi-Layer And Track (3.683mm,71.523mm)(4.064mm,71.142mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Pad M3-S(3.683mm,74.317mm) on Multi-Layer And Track (3.683mm,77.111mm)(3.683mm,78mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Pad M3-S(3.683mm,74.317mm) on Multi-Layer And Track (3.683mm,77.111mm)(4.064mm,77.492mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.208mm < 0.254mm) Between Pad M3-S(3.683mm,74.317mm) on Multi-Layer And Track (6.401mm,74.317mm)(7.366mm,74.317mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.208mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad M3-S(3.683mm,74.317mm) on Multi-Layer And Track (6.477mm,74.317mm)(6.858mm,73.936mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad M3-S(3.683mm,74.317mm) on Multi-Layer And Track (6.477mm,74.317mm)(6.858mm,74.698mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Pad M4-S(116.317mm,74.317mm) on Multi-Layer And Track (112.634mm,74.317mm)(113.523mm,74.317mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Pad M4-S(116.317mm,74.317mm) on Multi-Layer And Track (113.142mm,73.936mm)(113.523mm,74.317mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Pad M4-S(116.317mm,74.317mm) on Multi-Layer And Track (113.142mm,74.698mm)(113.523mm,74.317mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Pad M4-S(116.317mm,74.317mm) on Multi-Layer And Track (115.936mm,71.142mm)(116.317mm,71.523mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Pad M4-S(116.317mm,74.317mm) on Multi-Layer And Track (115.936mm,77.492mm)(116.317mm,77.111mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Pad M4-S(116.317mm,74.317mm) on Multi-Layer And Track (116.317mm,70.634mm)(116.317mm,71.523mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Pad M4-S(116.317mm,74.317mm) on Multi-Layer And Track (116.317mm,71.523mm)(116.698mm,71.142mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Pad M4-S(116.317mm,74.317mm) on Multi-Layer And Track (116.317mm,77.111mm)(116.317mm,78mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Pad M4-S(116.317mm,74.317mm) on Multi-Layer And Track (116.317mm,77.111mm)(116.698mm,77.492mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.208mm < 0.254mm) Between Pad M4-S(116.317mm,74.317mm) on Multi-Layer And Track (119.035mm,74.317mm)(120mm,74.317mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.208mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad M4-S(116.317mm,74.317mm) on Multi-Layer And Track (119.111mm,74.317mm)(119.492mm,73.936mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad M4-S(116.317mm,74.317mm) on Multi-Layer And Track (119.111mm,74.317mm)(119.492mm,74.698mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad Q4-1(65.466mm,71.077mm) on Top Layer And Track (64.016mm,70.677mm)(65.016mm,70.677mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad Q4-2(63.566mm,71.077mm) on Top Layer And Track (64.016mm,70.677mm)(65.016mm,70.677mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad Q5-1(73.975mm,71.077mm) on Top Layer And Track (72.525mm,70.677mm)(73.525mm,70.677mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad Q5-2(72.075mm,71.077mm) on Top Layer And Track (72.525mm,70.677mm)(73.525mm,70.677mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R10-1(78.806mm,38.949mm) on Top Layer And Track (78.181mm,38.124mm)(78.181mm,39.774mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R10-1(78.806mm,38.949mm) on Top Layer And Track (78.181mm,38.124mm)(78.968mm,38.124mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R10-1(78.806mm,38.949mm) on Top Layer And Track (78.181mm,39.774mm)(78.968mm,39.774mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R10-2(80.706mm,38.949mm) on Top Layer And Track (80.544mm,38.124mm)(81.331mm,38.124mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R10-2(80.706mm,38.949mm) on Top Layer And Track (80.544mm,39.774mm)(81.331mm,39.774mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R10-2(80.706mm,38.949mm) on Top Layer And Track (81.331mm,38.124mm)(81.331mm,39.774mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R1-1(92.649mm,64.262mm) on Top Layer And Track (92.024mm,63.437mm)(92.024mm,65.087mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R1-1(92.649mm,64.262mm) on Top Layer And Track (92.024mm,63.437mm)(92.811mm,63.437mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R1-1(92.649mm,64.262mm) on Top Layer And Track (92.024mm,65.087mm)(92.811mm,65.087mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R11-1(19.619mm,65.405mm) on Top Layer And Track (19.457mm,64.58mm)(20.244mm,64.58mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R11-1(19.619mm,65.405mm) on Top Layer And Track (19.457mm,66.23mm)(20.244mm,66.23mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R11-1(19.619mm,65.405mm) on Top Layer And Track (20.244mm,64.58mm)(20.244mm,66.23mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R11-2(17.719mm,65.405mm) on Top Layer And Track (17.094mm,64.58mm)(17.094mm,66.23mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R11-2(17.719mm,65.405mm) on Top Layer And Track (17.094mm,64.58mm)(17.881mm,64.58mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R11-2(17.719mm,65.405mm) on Top Layer And Track (17.094mm,66.23mm)(17.881mm,66.23mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R1-2(94.549mm,64.262mm) on Top Layer And Track (94.387mm,63.437mm)(95.174mm,63.437mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R1-2(94.549mm,64.262mm) on Top Layer And Track (94.387mm,65.087mm)(95.174mm,65.087mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R1-2(94.549mm,64.262mm) on Top Layer And Track (95.174mm,63.437mm)(95.174mm,65.087mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R12-1(91.948mm,28.133mm) on Top Layer And Track (91.123mm,27.508mm)(92.773mm,27.508mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R12-1(91.948mm,28.133mm) on Top Layer And Track (91.123mm,28.295mm)(91.123mm,27.508mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R12-1(91.948mm,28.133mm) on Top Layer And Track (92.773mm,27.508mm)(92.773mm,28.295mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R12-2(91.948mm,30.033mm) on Top Layer And Track (91.123mm,29.871mm)(91.123mm,30.658mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R12-2(91.948mm,30.033mm) on Top Layer And Track (91.123mm,30.658mm)(92.773mm,30.658mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R12-2(91.948mm,30.033mm) on Top Layer And Track (92.773mm,30.658mm)(92.773mm,29.871mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R13-1(105.476mm,27.686mm) on Top Layer And Track (104.851mm,26.861mm)(104.851mm,28.511mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R13-1(105.476mm,27.686mm) on Top Layer And Track (104.851mm,26.861mm)(105.638mm,26.861mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R13-1(105.476mm,27.686mm) on Top Layer And Track (104.851mm,28.511mm)(105.638mm,28.511mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R13-2(107.376mm,27.686mm) on Top Layer And Track (107.214mm,26.861mm)(108.001mm,26.861mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R13-2(107.376mm,27.686mm) on Top Layer And Track (107.214mm,28.511mm)(108.001mm,28.511mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R13-2(107.376mm,27.686mm) on Top Layer And Track (108.001mm,26.861mm)(108.001mm,28.511mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R14-1(67.884mm,68.961mm) on Top Layer And Track (67.259mm,68.136mm)(68.046mm,68.136mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R14-1(67.884mm,68.961mm) on Top Layer And Track (67.259mm,69.786mm)(67.259mm,68.136mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R14-1(67.884mm,68.961mm) on Top Layer And Track (67.259mm,69.786mm)(68.046mm,69.786mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R14-2(69.784mm,68.961mm) on Top Layer And Track (69.621mm,68.136mm)(70.409mm,68.136mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R14-2(69.784mm,68.961mm) on Top Layer And Track (69.621mm,69.786mm)(70.409mm,69.786mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R14-2(69.784mm,68.961mm) on Top Layer And Track (70.409mm,68.136mm)(70.409mm,69.786mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R15-1(69.784mm,71.374mm) on Top Layer And Track (69.621mm,70.549mm)(70.409mm,70.549mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R15-1(69.784mm,71.374mm) on Top Layer And Track (69.622mm,72.199mm)(70.409mm,72.199mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R15-1(69.784mm,71.374mm) on Top Layer And Track (70.409mm,70.549mm)(70.409mm,72.199mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R15-2(67.884mm,71.374mm) on Top Layer And Track (67.259mm,70.549mm)(67.259mm,72.199mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R15-2(67.884mm,71.374mm) on Top Layer And Track (67.259mm,70.549mm)(68.047mm,70.549mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R15-2(67.884mm,71.374mm) on Top Layer And Track (67.259mm,72.199mm)(68.046mm,72.199mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R16-1(29.591mm,7.361mm) on Top Layer And Track (28.766mm,7.199mm)(28.766mm,7.986mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R16-1(29.591mm,7.361mm) on Top Layer And Track (28.766mm,7.986mm)(30.416mm,7.986mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R16-1(29.591mm,7.361mm) on Top Layer And Track (30.416mm,7.986mm)(30.416mm,7.199mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R16-2(29.591mm,5.461mm) on Top Layer And Track (28.766mm,4.836mm)(28.766mm,5.624mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R16-2(29.591mm,5.461mm) on Top Layer And Track (28.766mm,4.836mm)(30.416mm,4.836mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R16-2(29.591mm,5.461mm) on Top Layer And Track (30.416mm,4.836mm)(30.416mm,5.623mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R17-1(51.435mm,38.542mm) on Top Layer And Track (50.61mm,38.379mm)(50.61mm,39.167mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R17-1(51.435mm,38.542mm) on Top Layer And Track (50.61mm,39.167mm)(52.26mm,39.167mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R17-1(51.435mm,38.542mm) on Top Layer And Track (52.26mm,39.167mm)(52.26mm,38.38mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R17-2(51.435mm,36.642mm) on Top Layer And Track (50.61mm,36.017mm)(52.26mm,36.017mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R17-2(51.435mm,36.642mm) on Top Layer And Track (50.61mm,36.804mm)(50.61mm,36.017mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R17-2(51.435mm,36.642mm) on Top Layer And Track (52.26mm,36.017mm)(52.26mm,36.804mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R18-1(89.342mm,69.215mm) on Top Layer And Track (89.179mm,70.04mm)(89.967mm,70.04mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R18-1(89.342mm,69.215mm) on Top Layer And Track (89.18mm,68.39mm)(89.967mm,68.39mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R18-1(89.342mm,69.215mm) on Top Layer And Track (89.967mm,68.39mm)(89.967mm,70.04mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R18-2(87.442mm,69.215mm) on Top Layer And Track (86.817mm,68.39mm)(86.817mm,70.04mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R18-2(87.442mm,69.215mm) on Top Layer And Track (86.817mm,68.39mm)(87.604mm,68.39mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R18-2(87.442mm,69.215mm) on Top Layer And Track (86.817mm,70.04mm)(87.605mm,70.04mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R19-1(81.854mm,69.215mm) on Top Layer And Track (81.229mm,68.39mm)(81.229mm,70.04mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R19-1(81.854mm,69.215mm) on Top Layer And Track (81.229mm,68.39mm)(82.016mm,68.39mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R19-1(81.854mm,69.215mm) on Top Layer And Track (81.229mm,70.04mm)(82.017mm,70.04mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R19-2(83.754mm,69.215mm) on Top Layer And Track (83.592mm,68.39mm)(84.379mm,68.39mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R19-2(83.754mm,69.215mm) on Top Layer And Track (83.592mm,70.04mm)(84.379mm,70.04mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R19-2(83.754mm,69.215mm) on Top Layer And Track (84.379mm,68.39mm)(84.379mm,70.04mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R20-1(87.376mm,8.636mm) on Top Layer And Track (87.214mm,7.811mm)(88.001mm,7.811mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R20-1(87.376mm,8.636mm) on Top Layer And Track (87.214mm,9.461mm)(88.001mm,9.461mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R20-1(87.376mm,8.636mm) on Top Layer And Track (88.001mm,7.811mm)(88.001mm,9.461mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R20-2(85.476mm,8.636mm) on Top Layer And Track (84.851mm,7.811mm)(84.851mm,9.461mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R20-2(85.476mm,8.636mm) on Top Layer And Track (84.851mm,7.811mm)(85.638mm,7.811mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R20-2(85.476mm,8.636mm) on Top Layer And Track (84.851mm,9.461mm)(85.639mm,9.461mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R2-1(17.719mm,51.943mm) on Top Layer And Track (17.094mm,51.118mm)(17.094mm,52.768mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R2-1(17.719mm,51.943mm) on Top Layer And Track (17.094mm,51.118mm)(17.881mm,51.118mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R2-1(17.719mm,51.943mm) on Top Layer And Track (17.094mm,52.768mm)(17.881mm,52.768mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R21-1(94.803mm,8.89mm) on Top Layer And Track (94.641mm,8.065mm)(95.428mm,8.065mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R21-1(94.803mm,8.89mm) on Top Layer And Track (94.64mm,9.715mm)(95.428mm,9.715mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R21-1(94.803mm,8.89mm) on Top Layer And Track (95.428mm,8.065mm)(95.428mm,9.715mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R21-2(92.903mm,8.89mm) on Top Layer And Track (92.278mm,8.065mm)(92.278mm,9.715mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R21-2(92.903mm,8.89mm) on Top Layer And Track (92.278mm,8.065mm)(93.066mm,8.065mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R21-2(92.903mm,8.89mm) on Top Layer And Track (92.278mm,9.715mm)(93.066mm,9.715mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R2-2(19.619mm,51.943mm) on Top Layer And Track (19.457mm,51.118mm)(20.244mm,51.118mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R2-2(19.619mm,51.943mm) on Top Layer And Track (19.457mm,52.768mm)(20.244mm,52.768mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R2-2(19.619mm,51.943mm) on Top Layer And Track (20.244mm,51.118mm)(20.244mm,52.768mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R22-1(83.31mm,54.102mm) on Top Layer And Track (82.61mm,52.302mm)(82.61mm,55.902mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R22-1(83.31mm,54.102mm) on Top Layer And Track (82.61mm,52.302mm)(84.485mm,52.302mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R22-1(83.31mm,54.102mm) on Top Layer And Track (82.61mm,55.902mm)(84.485mm,55.902mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R22-2(89.41mm,54.102mm) on Top Layer And Track (88.235mm,52.302mm)(90.11mm,52.302mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R22-2(89.41mm,54.102mm) on Top Layer And Track (88.235mm,55.902mm)(90.11mm,55.902mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R22-2(89.41mm,54.102mm) on Top Layer And Track (90.11mm,52.302mm)(90.11mm,55.902mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R23-1(83.439mm,43.561mm) on Top Layer And Track (82.739mm,41.761mm)(82.739mm,45.361mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R23-1(83.439mm,43.561mm) on Top Layer And Track (82.739mm,41.761mm)(84.614mm,41.761mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R23-1(83.439mm,43.561mm) on Top Layer And Track (82.739mm,45.361mm)(84.614mm,45.361mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R23-2(89.539mm,43.561mm) on Top Layer And Track (88.364mm,41.761mm)(90.239mm,41.761mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R23-2(89.539mm,43.561mm) on Top Layer And Track (88.364mm,45.361mm)(90.239mm,45.361mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R23-2(89.539mm,43.561mm) on Top Layer And Track (90.239mm,41.761mm)(90.239mm,45.361mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R24-1(47.625mm,7.107mm) on Top Layer And Track (46.8mm,6.945mm)(46.8mm,7.732mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R24-1(47.625mm,7.107mm) on Top Layer And Track (46.8mm,7.732mm)(48.45mm,7.732mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R24-1(47.625mm,7.107mm) on Top Layer And Track (48.45mm,7.732mm)(48.45mm,6.945mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R24-2(47.625mm,5.207mm) on Top Layer And Track (46.8mm,4.582mm)(48.45mm,4.582mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R24-2(47.625mm,5.207mm) on Top Layer And Track (46.8mm,5.369mm)(46.8mm,4.582mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R24-2(47.625mm,5.207mm) on Top Layer And Track (48.45mm,4.582mm)(48.45mm,5.369mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R25-1(51.435mm,40.259mm) on Top Layer And Track (50.61mm,39.634mm)(50.61mm,40.422mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R25-1(51.435mm,40.259mm) on Top Layer And Track (50.61mm,39.634mm)(52.26mm,39.634mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R25-1(51.435mm,40.259mm) on Top Layer And Track (52.26mm,40.422mm)(52.26mm,39.634mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R25-2(51.435mm,42.159mm) on Top Layer And Track (50.61mm,41.997mm)(50.61mm,42.784mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R25-2(51.435mm,42.159mm) on Top Layer And Track (50.61mm,42.784mm)(52.26mm,42.784mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R25-2(51.435mm,42.159mm) on Top Layer And Track (52.26mm,42.784mm)(52.26mm,41.997mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R26-1(27.366mm,69.723mm) on Top Layer And Track (27.203mm,68.898mm)(27.991mm,68.898mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R26-1(27.366mm,69.723mm) on Top Layer And Track (27.203mm,70.548mm)(27.991mm,70.548mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R26-1(27.366mm,69.723mm) on Top Layer And Track (27.991mm,70.548mm)(27.991mm,68.898mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R26-2(25.466mm,69.723mm) on Top Layer And Track (24.841mm,68.898mm)(24.841mm,70.548mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R26-2(25.466mm,69.723mm) on Top Layer And Track (24.841mm,68.898mm)(25.628mm,68.898mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R26-2(25.466mm,69.723mm) on Top Layer And Track (24.841mm,70.548mm)(25.629mm,70.548mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R27-1(104.902mm,17.719mm) on Top Layer And Track (104.077mm,17.094mm)(104.077mm,17.881mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R27-1(104.902mm,17.719mm) on Top Layer And Track (104.077mm,17.094mm)(105.727mm,17.094mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R27-1(104.902mm,17.719mm) on Top Layer And Track (105.727mm,17.094mm)(105.727mm,17.881mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R27-2(104.902mm,19.619mm) on Top Layer And Track (104.077mm,19.457mm)(104.077mm,20.244mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R27-2(104.902mm,19.619mm) on Top Layer And Track (104.077mm,20.244mm)(105.727mm,20.244mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R27-2(104.902mm,19.619mm) on Top Layer And Track (105.727mm,19.457mm)(105.727mm,20.244mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R28-1(104.714mm,21.463mm) on Top Layer And Track (104.089mm,20.638mm)(104.089mm,22.288mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R28-1(104.714mm,21.463mm) on Top Layer And Track (104.089mm,20.638mm)(104.876mm,20.638mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R28-1(104.714mm,21.463mm) on Top Layer And Track (104.089mm,22.288mm)(104.876mm,22.288mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R28-2(106.614mm,21.463mm) on Top Layer And Track (106.452mm,20.638mm)(107.239mm,20.638mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R28-2(106.614mm,21.463mm) on Top Layer And Track (106.452mm,22.288mm)(107.239mm,22.288mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R28-2(106.614mm,21.463mm) on Top Layer And Track (107.239mm,20.638mm)(107.239mm,22.288mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R29-1(93.66mm,17.653mm) on Top Layer And Track (93.498mm,16.828mm)(94.285mm,16.828mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R29-1(93.66mm,17.653mm) on Top Layer And Track (93.498mm,18.478mm)(94.285mm,18.478mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R29-1(93.66mm,17.653mm) on Top Layer And Track (94.285mm,16.828mm)(94.285mm,18.478mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R29-2(91.76mm,17.653mm) on Top Layer And Track (91.135mm,16.828mm)(91.135mm,18.478mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R29-2(91.76mm,17.653mm) on Top Layer And Track (91.135mm,16.828mm)(91.922mm,16.828mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R29-2(91.76mm,17.653mm) on Top Layer And Track (91.135mm,18.478mm)(91.922mm,18.478mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R30-1(87.95mm,17.653mm) on Top Layer And Track (87.325mm,16.828mm)(87.325mm,18.478mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R30-1(87.95mm,17.653mm) on Top Layer And Track (87.325mm,16.828mm)(88.112mm,16.828mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R30-1(87.95mm,17.653mm) on Top Layer And Track (87.325mm,18.478mm)(88.112mm,18.478mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R30-2(89.85mm,17.653mm) on Top Layer And Track (89.688mm,16.828mm)(90.475mm,16.828mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R30-2(89.85mm,17.653mm) on Top Layer And Track (89.688mm,18.478mm)(90.475mm,18.478mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R30-2(89.85mm,17.653mm) on Top Layer And Track (90.475mm,16.828mm)(90.475mm,18.478mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R3-1(17.719mm,53.933mm) on Top Layer And Track (17.094mm,53.108mm)(17.094mm,54.758mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R3-1(17.719mm,53.933mm) on Top Layer And Track (17.094mm,53.108mm)(17.881mm,53.108mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R3-1(17.719mm,53.933mm) on Top Layer And Track (17.094mm,54.758mm)(17.881mm,54.758mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R31-1(17.719mm,62.357mm) on Top Layer And Track (17.094mm,61.532mm)(17.094mm,63.182mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R31-1(17.719mm,62.357mm) on Top Layer And Track (17.094mm,61.532mm)(17.881mm,61.532mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R31-1(17.719mm,62.357mm) on Top Layer And Track (17.094mm,63.182mm)(17.881mm,63.182mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R31-2(19.619mm,62.357mm) on Top Layer And Track (19.457mm,61.532mm)(20.244mm,61.532mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R31-2(19.619mm,62.357mm) on Top Layer And Track (19.457mm,63.182mm)(20.244mm,63.182mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R31-2(19.619mm,62.357mm) on Top Layer And Track (20.244mm,61.532mm)(20.244mm,63.182mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R3-2(19.619mm,53.933mm) on Top Layer And Track (19.457mm,53.108mm)(20.244mm,53.108mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R3-2(19.619mm,53.933mm) on Top Layer And Track (19.457mm,54.758mm)(20.244mm,54.758mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R3-2(19.619mm,53.933mm) on Top Layer And Track (20.244mm,53.108mm)(20.244mm,54.758mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R4-1(78.806mm,60.96mm) on Top Layer And Track (78.181mm,60.135mm)(78.181mm,61.785mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R4-1(78.806mm,60.96mm) on Top Layer And Track (78.181mm,60.135mm)(78.968mm,60.135mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R4-1(78.806mm,60.96mm) on Top Layer And Track (78.181mm,61.785mm)(78.968mm,61.785mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R4-2(80.706mm,60.96mm) on Top Layer And Track (80.544mm,60.135mm)(81.331mm,60.135mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R4-2(80.706mm,60.96mm) on Top Layer And Track (80.544mm,61.785mm)(81.331mm,61.785mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R4-2(80.706mm,60.96mm) on Top Layer And Track (81.331mm,60.135mm)(81.331mm,61.785mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R5-1(17.719mm,57.912mm) on Top Layer And Track (17.094mm,57.087mm)(17.094mm,58.737mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R5-1(17.719mm,57.912mm) on Top Layer And Track (17.094mm,57.087mm)(17.881mm,57.087mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R5-1(17.719mm,57.912mm) on Top Layer And Track (17.094mm,58.737mm)(17.881mm,58.737mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R5-2(19.619mm,57.912mm) on Top Layer And Track (19.457mm,57.087mm)(20.244mm,57.087mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R5-2(19.619mm,57.912mm) on Top Layer And Track (19.457mm,58.737mm)(20.244mm,58.737mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R5-2(19.619mm,57.912mm) on Top Layer And Track (20.244mm,57.087mm)(20.244mm,58.737mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R6-1(28.895mm,21.59mm) on Top Layer And Track (28.27mm,20.765mm)(29.058mm,20.765mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R6-1(28.895mm,21.59mm) on Top Layer And Track (28.27mm,22.415mm)(28.27mm,20.765mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R6-1(28.895mm,21.59mm) on Top Layer And Track (28.27mm,22.415mm)(29.057mm,22.415mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R6-2(30.795mm,21.59mm) on Top Layer And Track (30.633mm,20.765mm)(31.42mm,20.765mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R6-2(30.795mm,21.59mm) on Top Layer And Track (30.633mm,22.415mm)(31.42mm,22.415mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R6-2(30.795mm,21.59mm) on Top Layer And Track (31.42mm,20.765mm)(31.42mm,22.415mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R7-1(92.649mm,53.086mm) on Top Layer And Track (92.024mm,52.261mm)(92.024mm,53.911mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R7-1(92.649mm,53.086mm) on Top Layer And Track (92.024mm,52.261mm)(92.811mm,52.261mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R7-1(92.649mm,53.086mm) on Top Layer And Track (92.024mm,53.911mm)(92.811mm,53.911mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R7-2(94.549mm,53.086mm) on Top Layer And Track (94.387mm,52.261mm)(95.174mm,52.261mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R7-2(94.549mm,53.086mm) on Top Layer And Track (94.387mm,53.911mm)(95.174mm,53.911mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R7-2(94.549mm,53.086mm) on Top Layer And Track (95.174mm,52.261mm)(95.174mm,53.911mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R8-1(78.806mm,49.955mm) on Top Layer And Track (78.181mm,49.13mm)(78.181mm,50.779mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R8-1(78.806mm,49.955mm) on Top Layer And Track (78.181mm,49.13mm)(78.968mm,49.13mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R8-1(78.806mm,49.955mm) on Top Layer And Track (78.181mm,50.779mm)(78.968mm,50.779mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R8-2(80.706mm,49.955mm) on Top Layer And Track (80.544mm,49.13mm)(81.331mm,49.13mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R8-2(80.706mm,49.955mm) on Top Layer And Track (80.544mm,50.779mm)(81.331mm,50.779mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R8-2(80.706mm,49.955mm) on Top Layer And Track (81.331mm,49.13mm)(81.331mm,50.779mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R9-1(92.649mm,42.291mm) on Top Layer And Track (92.024mm,41.466mm)(92.024mm,43.116mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R9-1(92.649mm,42.291mm) on Top Layer And Track (92.024mm,41.466mm)(92.812mm,41.466mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R9-1(92.649mm,42.291mm) on Top Layer And Track (92.024mm,43.116mm)(92.812mm,43.116mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R9-2(94.549mm,42.291mm) on Top Layer And Track (94.387mm,41.466mm)(95.174mm,41.466mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R9-2(94.549mm,42.291mm) on Top Layer And Track (94.387mm,43.116mm)(95.174mm,43.116mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R9-2(94.549mm,42.291mm) on Top Layer And Track (95.174mm,41.466mm)(95.174mm,43.116mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.202mm < 0.254mm) Between Pad S4-1(52.503mm,7.294mm) on Multi-Layer And Track (52.753mm,5.295mm)(55.502mm,8.044mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.202mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad S4-1(59.003mm,7.294mm) on Multi-Layer And Track (56.055mm,8.044mm)(58.753mm,5.346mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.234mm < 0.254mm) Between Pad S4-2(52.503mm,2.794mm) on Multi-Layer And Track (52.753mm,4.259mm)(54.968mm,2.044mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.234mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad S4-2(59.003mm,2.794mm) on Multi-Layer And Track (56.563mm,2.044mm)(58.753mm,4.234mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Pad U4-1(38.728mm,69.222mm) on Top Layer And Track (38.228mm,69.904mm)(38.228mm,76.641mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad U4-14(38.728mm,52.712mm) on Top Layer And Track (38.228mm,51.212mm)(38.228mm,52.025mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.097mm < 0.254mm) Between Pad U4-15(41.518mm,51.712mm) on Top Layer And Track (38.228mm,51.212mm)(40.844mm,51.212mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.097mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.254mm) Between Pad U4-24(52.948mm,51.712mm) on Top Layer And Track (53.637mm,51.212mm)(56.228mm,51.212mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad U4-25(55.728mm,52.712mm) on Top Layer And Track (56.228mm,51.212mm)(56.228mm,52.025mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Pad U4-38(55.728mm,69.222mm) on Top Layer And Track (56.228mm,69.904mm)(56.228mm,76.641mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U6-4(40.973mm,29.337mm) on Top Layer And Track (39.873mm,25.937mm)(39.873mm,27.437mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U6-4(40.973mm,29.337mm) on Top Layer And Track (39.873mm,31.237mm)(39.873mm,32.737mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U7-1(60.256mm,37.338mm) on Top Layer And Track (59.131mm,36.743mm)(59.131mm,41.743mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U7-2(60.256mm,38.608mm) on Top Layer And Track (59.131mm,36.743mm)(59.131mm,41.743mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U7-3(60.256mm,39.878mm) on Top Layer And Track (59.131mm,36.743mm)(59.131mm,41.743mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U7-4(60.256mm,41.148mm) on Top Layer And Track (59.131mm,36.743mm)(59.131mm,41.743mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.234mm < 0.254mm) Between Pad U7-5(54.806mm,41.148mm) on Top Layer And Track (55.931mm,36.743mm)(55.931mm,41.743mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.234mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.234mm < 0.254mm) Between Pad U7-6(54.806mm,39.878mm) on Top Layer And Track (55.931mm,36.743mm)(55.931mm,41.743mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.234mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.234mm < 0.254mm) Between Pad U7-7(54.806mm,38.608mm) on Top Layer And Track (55.931mm,36.743mm)(55.931mm,41.743mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.234mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.234mm < 0.254mm) Between Pad U7-8(54.806mm,37.338mm) on Top Layer And Track (55.931mm,36.743mm)(55.931mm,41.743mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.234mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.234mm < 0.254mm) Between Pad U8-1(96.081mm,20.193mm) on Top Layer And Track (97.206mm,15.788mm)(97.206mm,20.788mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.234mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.234mm < 0.254mm) Between Pad U8-2(96.081mm,18.923mm) on Top Layer And Track (97.206mm,15.788mm)(97.206mm,20.788mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.234mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.234mm < 0.254mm) Between Pad U8-3(96.081mm,17.653mm) on Top Layer And Track (97.206mm,15.788mm)(97.206mm,20.788mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.234mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.234mm < 0.254mm) Between Pad U8-4(96.081mm,16.383mm) on Top Layer And Track (97.206mm,15.788mm)(97.206mm,20.788mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.234mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U8-5(101.531mm,16.383mm) on Top Layer And Track (100.406mm,15.788mm)(100.406mm,20.788mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U8-6(101.531mm,17.653mm) on Top Layer And Track (100.406mm,15.788mm)(100.406mm,20.788mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U8-7(101.531mm,18.923mm) on Top Layer And Track (100.406mm,15.788mm)(100.406mm,20.788mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U8-8(101.531mm,20.193mm) on Top Layer And Track (100.406mm,15.788mm)(100.406mm,20.788mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
Rule Violations :354

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (0.178mm < 0.254mm) Between Text "1" (113.405mm,26.057mm) on Top Overlay And Track (111.82mm,23.629mm)(111.82mm,34.029mm) on Top Overlay Silk Text to Silk Clearance [0.178mm]
   Violation between Silk To Silk Clearance Constraint: (0.178mm < 0.254mm) Between Text "1" (113.405mm,37.447mm) on Top Overlay And Track (111.82mm,35.019mm)(111.82mm,45.419mm) on Top Overlay Silk Text to Silk Clearance [0.178mm]
   Violation between Silk To Silk Clearance Constraint: (0.178mm < 0.254mm) Between Text "1" (113.405mm,48.242mm) on Top Overlay And Track (111.82mm,45.814mm)(111.82mm,56.214mm) on Top Overlay Silk Text to Silk Clearance [0.178mm]
   Violation between Silk To Silk Clearance Constraint: (0.178mm < 0.254mm) Between Text "1" (113.405mm,59.164mm) on Top Overlay And Track (111.82mm,56.736mm)(111.82mm,67.136mm) on Top Overlay Silk Text to Silk Clearance [0.178mm]
   Violation between Silk To Silk Clearance Constraint: (0.247mm < 0.254mm) Between Text "2" (113.405mm,30.883mm) on Top Overlay And Track (111.82mm,23.629mm)(111.82mm,34.029mm) on Top Overlay Silk Text to Silk Clearance [0.247mm]
   Violation between Silk To Silk Clearance Constraint: (0.247mm < 0.254mm) Between Text "2" (113.405mm,42.273mm) on Top Overlay And Track (111.82mm,35.019mm)(111.82mm,45.419mm) on Top Overlay Silk Text to Silk Clearance [0.247mm]
   Violation between Silk To Silk Clearance Constraint: (0.247mm < 0.254mm) Between Text "2" (113.405mm,53.068mm) on Top Overlay And Track (111.82mm,45.814mm)(111.82mm,56.214mm) on Top Overlay Silk Text to Silk Clearance [0.247mm]
   Violation between Silk To Silk Clearance Constraint: (0.247mm < 0.254mm) Between Text "2" (113.405mm,63.99mm) on Top Overlay And Track (111.82mm,56.736mm)(111.82mm,67.136mm) on Top Overlay Silk Text to Silk Clearance [0.247mm]
Rule Violations :8

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 459
Waived Violations : 0
Time Elapsed        : 00:00:02