
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//scriptreplay_gcc_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401618 <.init>:
  401618:	stp	x29, x30, [sp, #-16]!
  40161c:	mov	x29, sp
  401620:	bl	402614 <ferror@plt+0xb94>
  401624:	ldp	x29, x30, [sp], #16
  401628:	ret

Disassembly of section .plt:

0000000000401630 <memcpy@plt-0x20>:
  401630:	stp	x16, x30, [sp, #-16]!
  401634:	adrp	x16, 418000 <ferror@plt+0x16580>
  401638:	ldr	x17, [x16, #4088]
  40163c:	add	x16, x16, #0xff8
  401640:	br	x17
  401644:	nop
  401648:	nop
  40164c:	nop

0000000000401650 <memcpy@plt>:
  401650:	adrp	x16, 419000 <ferror@plt+0x17580>
  401654:	ldr	x17, [x16]
  401658:	add	x16, x16, #0x0
  40165c:	br	x17

0000000000401660 <_exit@plt>:
  401660:	adrp	x16, 419000 <ferror@plt+0x17580>
  401664:	ldr	x17, [x16, #8]
  401668:	add	x16, x16, #0x8
  40166c:	br	x17

0000000000401670 <strtoul@plt>:
  401670:	adrp	x16, 419000 <ferror@plt+0x17580>
  401674:	ldr	x17, [x16, #16]
  401678:	add	x16, x16, #0x10
  40167c:	br	x17

0000000000401680 <strlen@plt>:
  401680:	adrp	x16, 419000 <ferror@plt+0x17580>
  401684:	ldr	x17, [x16, #24]
  401688:	add	x16, x16, #0x18
  40168c:	br	x17

0000000000401690 <fputs@plt>:
  401690:	adrp	x16, 419000 <ferror@plt+0x17580>
  401694:	ldr	x17, [x16, #32]
  401698:	add	x16, x16, #0x20
  40169c:	br	x17

00000000004016a0 <exit@plt>:
  4016a0:	adrp	x16, 419000 <ferror@plt+0x17580>
  4016a4:	ldr	x17, [x16, #40]
  4016a8:	add	x16, x16, #0x28
  4016ac:	br	x17

00000000004016b0 <dup@plt>:
  4016b0:	adrp	x16, 419000 <ferror@plt+0x17580>
  4016b4:	ldr	x17, [x16, #48]
  4016b8:	add	x16, x16, #0x30
  4016bc:	br	x17

00000000004016c0 <getegid@plt>:
  4016c0:	adrp	x16, 419000 <ferror@plt+0x17580>
  4016c4:	ldr	x17, [x16, #56]
  4016c8:	add	x16, x16, #0x38
  4016cc:	br	x17

00000000004016d0 <strtod@plt>:
  4016d0:	adrp	x16, 419000 <ferror@plt+0x17580>
  4016d4:	ldr	x17, [x16, #64]
  4016d8:	add	x16, x16, #0x40
  4016dc:	br	x17

00000000004016e0 <geteuid@plt>:
  4016e0:	adrp	x16, 419000 <ferror@plt+0x17580>
  4016e4:	ldr	x17, [x16, #72]
  4016e8:	add	x16, x16, #0x48
  4016ec:	br	x17

00000000004016f0 <getuid@plt>:
  4016f0:	adrp	x16, 419000 <ferror@plt+0x17580>
  4016f4:	ldr	x17, [x16, #80]
  4016f8:	add	x16, x16, #0x50
  4016fc:	br	x17

0000000000401700 <__cxa_atexit@plt>:
  401700:	adrp	x16, 419000 <ferror@plt+0x17580>
  401704:	ldr	x17, [x16, #88]
  401708:	add	x16, x16, #0x58
  40170c:	br	x17

0000000000401710 <fputc@plt>:
  401710:	adrp	x16, 419000 <ferror@plt+0x17580>
  401714:	ldr	x17, [x16, #96]
  401718:	add	x16, x16, #0x60
  40171c:	br	x17

0000000000401720 <snprintf@plt>:
  401720:	adrp	x16, 419000 <ferror@plt+0x17580>
  401724:	ldr	x17, [x16, #104]
  401728:	add	x16, x16, #0x68
  40172c:	br	x17

0000000000401730 <localeconv@plt>:
  401730:	adrp	x16, 419000 <ferror@plt+0x17580>
  401734:	ldr	x17, [x16, #112]
  401738:	add	x16, x16, #0x70
  40173c:	br	x17

0000000000401740 <fileno@plt>:
  401740:	adrp	x16, 419000 <ferror@plt+0x17580>
  401744:	ldr	x17, [x16, #120]
  401748:	add	x16, x16, #0x78
  40174c:	br	x17

0000000000401750 <fclose@plt>:
  401750:	adrp	x16, 419000 <ferror@plt+0x17580>
  401754:	ldr	x17, [x16, #128]
  401758:	add	x16, x16, #0x80
  40175c:	br	x17

0000000000401760 <getpid@plt>:
  401760:	adrp	x16, 419000 <ferror@plt+0x17580>
  401764:	ldr	x17, [x16, #136]
  401768:	add	x16, x16, #0x88
  40176c:	br	x17

0000000000401770 <fopen@plt>:
  401770:	adrp	x16, 419000 <ferror@plt+0x17580>
  401774:	ldr	x17, [x16, #144]
  401778:	add	x16, x16, #0x90
  40177c:	br	x17

0000000000401780 <malloc@plt>:
  401780:	adrp	x16, 419000 <ferror@plt+0x17580>
  401784:	ldr	x17, [x16, #152]
  401788:	add	x16, x16, #0x98
  40178c:	br	x17

0000000000401790 <__isoc99_fscanf@plt>:
  401790:	adrp	x16, 419000 <ferror@plt+0x17580>
  401794:	ldr	x17, [x16, #160]
  401798:	add	x16, x16, #0xa0
  40179c:	br	x17

00000000004017a0 <__strtol_internal@plt>:
  4017a0:	adrp	x16, 419000 <ferror@plt+0x17580>
  4017a4:	ldr	x17, [x16, #168]
  4017a8:	add	x16, x16, #0xa8
  4017ac:	br	x17

00000000004017b0 <strncmp@plt>:
  4017b0:	adrp	x16, 419000 <ferror@plt+0x17580>
  4017b4:	ldr	x17, [x16, #176]
  4017b8:	add	x16, x16, #0xb0
  4017bc:	br	x17

00000000004017c0 <bindtextdomain@plt>:
  4017c0:	adrp	x16, 419000 <ferror@plt+0x17580>
  4017c4:	ldr	x17, [x16, #184]
  4017c8:	add	x16, x16, #0xb8
  4017cc:	br	x17

00000000004017d0 <__libc_start_main@plt>:
  4017d0:	adrp	x16, 419000 <ferror@plt+0x17580>
  4017d4:	ldr	x17, [x16, #192]
  4017d8:	add	x16, x16, #0xc0
  4017dc:	br	x17

00000000004017e0 <fgetc@plt>:
  4017e0:	adrp	x16, 419000 <ferror@plt+0x17580>
  4017e4:	ldr	x17, [x16, #200]
  4017e8:	add	x16, x16, #0xc8
  4017ec:	br	x17

00000000004017f0 <__strtoul_internal@plt>:
  4017f0:	adrp	x16, 419000 <ferror@plt+0x17580>
  4017f4:	ldr	x17, [x16, #208]
  4017f8:	add	x16, x16, #0xd0
  4017fc:	br	x17

0000000000401800 <calloc@plt>:
  401800:	adrp	x16, 419000 <ferror@plt+0x17580>
  401804:	ldr	x17, [x16, #216]
  401808:	add	x16, x16, #0xd8
  40180c:	br	x17

0000000000401810 <dprintf@plt>:
  401810:	adrp	x16, 419000 <ferror@plt+0x17580>
  401814:	ldr	x17, [x16, #224]
  401818:	add	x16, x16, #0xe0
  40181c:	br	x17

0000000000401820 <realloc@plt>:
  401820:	adrp	x16, 419000 <ferror@plt+0x17580>
  401824:	ldr	x17, [x16, #232]
  401828:	add	x16, x16, #0xe8
  40182c:	br	x17

0000000000401830 <strdup@plt>:
  401830:	adrp	x16, 419000 <ferror@plt+0x17580>
  401834:	ldr	x17, [x16, #240]
  401838:	add	x16, x16, #0xf0
  40183c:	br	x17

0000000000401840 <close@plt>:
  401840:	adrp	x16, 419000 <ferror@plt+0x17580>
  401844:	ldr	x17, [x16, #248]
  401848:	add	x16, x16, #0xf8
  40184c:	br	x17

0000000000401850 <__gmon_start__@plt>:
  401850:	adrp	x16, 419000 <ferror@plt+0x17580>
  401854:	ldr	x17, [x16, #256]
  401858:	add	x16, x16, #0x100
  40185c:	br	x17

0000000000401860 <write@plt>:
  401860:	adrp	x16, 419000 <ferror@plt+0x17580>
  401864:	ldr	x17, [x16, #264]
  401868:	add	x16, x16, #0x108
  40186c:	br	x17

0000000000401870 <fseek@plt>:
  401870:	adrp	x16, 419000 <ferror@plt+0x17580>
  401874:	ldr	x17, [x16, #272]
  401878:	add	x16, x16, #0x110
  40187c:	br	x17

0000000000401880 <abort@plt>:
  401880:	adrp	x16, 419000 <ferror@plt+0x17580>
  401884:	ldr	x17, [x16, #280]
  401888:	add	x16, x16, #0x118
  40188c:	br	x17

0000000000401890 <feof@plt>:
  401890:	adrp	x16, 419000 <ferror@plt+0x17580>
  401894:	ldr	x17, [x16, #288]
  401898:	add	x16, x16, #0x120
  40189c:	br	x17

00000000004018a0 <textdomain@plt>:
  4018a0:	adrp	x16, 419000 <ferror@plt+0x17580>
  4018a4:	ldr	x17, [x16, #296]
  4018a8:	add	x16, x16, #0x128
  4018ac:	br	x17

00000000004018b0 <getopt_long@plt>:
  4018b0:	adrp	x16, 419000 <ferror@plt+0x17580>
  4018b4:	ldr	x17, [x16, #304]
  4018b8:	add	x16, x16, #0x130
  4018bc:	br	x17

00000000004018c0 <strcmp@plt>:
  4018c0:	adrp	x16, 419000 <ferror@plt+0x17580>
  4018c4:	ldr	x17, [x16, #312]
  4018c8:	add	x16, x16, #0x138
  4018cc:	br	x17

00000000004018d0 <warn@plt>:
  4018d0:	adrp	x16, 419000 <ferror@plt+0x17580>
  4018d4:	ldr	x17, [x16, #320]
  4018d8:	add	x16, x16, #0x140
  4018dc:	br	x17

00000000004018e0 <__ctype_b_loc@plt>:
  4018e0:	adrp	x16, 419000 <ferror@plt+0x17580>
  4018e4:	ldr	x17, [x16, #328]
  4018e8:	add	x16, x16, #0x148
  4018ec:	br	x17

00000000004018f0 <strtol@plt>:
  4018f0:	adrp	x16, 419000 <ferror@plt+0x17580>
  4018f4:	ldr	x17, [x16, #336]
  4018f8:	add	x16, x16, #0x150
  4018fc:	br	x17

0000000000401900 <fread@plt>:
  401900:	adrp	x16, 419000 <ferror@plt+0x17580>
  401904:	ldr	x17, [x16, #344]
  401908:	add	x16, x16, #0x158
  40190c:	br	x17

0000000000401910 <free@plt>:
  401910:	adrp	x16, 419000 <ferror@plt+0x17580>
  401914:	ldr	x17, [x16, #352]
  401918:	add	x16, x16, #0x160
  40191c:	br	x17

0000000000401920 <ungetc@plt>:
  401920:	adrp	x16, 419000 <ferror@plt+0x17580>
  401924:	ldr	x17, [x16, #360]
  401928:	add	x16, x16, #0x168
  40192c:	br	x17

0000000000401930 <getgid@plt>:
  401930:	adrp	x16, 419000 <ferror@plt+0x17580>
  401934:	ldr	x17, [x16, #368]
  401938:	add	x16, x16, #0x170
  40193c:	br	x17

0000000000401940 <nanosleep@plt>:
  401940:	adrp	x16, 419000 <ferror@plt+0x17580>
  401944:	ldr	x17, [x16, #376]
  401948:	add	x16, x16, #0x178
  40194c:	br	x17

0000000000401950 <vasprintf@plt>:
  401950:	adrp	x16, 419000 <ferror@plt+0x17580>
  401954:	ldr	x17, [x16, #384]
  401958:	add	x16, x16, #0x180
  40195c:	br	x17

0000000000401960 <strndup@plt>:
  401960:	adrp	x16, 419000 <ferror@plt+0x17580>
  401964:	ldr	x17, [x16, #392]
  401968:	add	x16, x16, #0x188
  40196c:	br	x17

0000000000401970 <strspn@plt>:
  401970:	adrp	x16, 419000 <ferror@plt+0x17580>
  401974:	ldr	x17, [x16, #400]
  401978:	add	x16, x16, #0x190
  40197c:	br	x17

0000000000401980 <strchr@plt>:
  401980:	adrp	x16, 419000 <ferror@plt+0x17580>
  401984:	ldr	x17, [x16, #408]
  401988:	add	x16, x16, #0x198
  40198c:	br	x17

0000000000401990 <fflush@plt>:
  401990:	adrp	x16, 419000 <ferror@plt+0x17580>
  401994:	ldr	x17, [x16, #416]
  401998:	add	x16, x16, #0x1a0
  40199c:	br	x17

00000000004019a0 <warnx@plt>:
  4019a0:	adrp	x16, 419000 <ferror@plt+0x17580>
  4019a4:	ldr	x17, [x16, #424]
  4019a8:	add	x16, x16, #0x1a8
  4019ac:	br	x17

00000000004019b0 <dcgettext@plt>:
  4019b0:	adrp	x16, 419000 <ferror@plt+0x17580>
  4019b4:	ldr	x17, [x16, #432]
  4019b8:	add	x16, x16, #0x1b0
  4019bc:	br	x17

00000000004019c0 <errx@plt>:
  4019c0:	adrp	x16, 419000 <ferror@plt+0x17580>
  4019c4:	ldr	x17, [x16, #440]
  4019c8:	add	x16, x16, #0x1b8
  4019cc:	br	x17

00000000004019d0 <strcspn@plt>:
  4019d0:	adrp	x16, 419000 <ferror@plt+0x17580>
  4019d4:	ldr	x17, [x16, #448]
  4019d8:	add	x16, x16, #0x1c0
  4019dc:	br	x17

00000000004019e0 <vfprintf@plt>:
  4019e0:	adrp	x16, 419000 <ferror@plt+0x17580>
  4019e4:	ldr	x17, [x16, #456]
  4019e8:	add	x16, x16, #0x1c8
  4019ec:	br	x17

00000000004019f0 <printf@plt>:
  4019f0:	adrp	x16, 419000 <ferror@plt+0x17580>
  4019f4:	ldr	x17, [x16, #464]
  4019f8:	add	x16, x16, #0x1d0
  4019fc:	br	x17

0000000000401a00 <__assert_fail@plt>:
  401a00:	adrp	x16, 419000 <ferror@plt+0x17580>
  401a04:	ldr	x17, [x16, #472]
  401a08:	add	x16, x16, #0x1d8
  401a0c:	br	x17

0000000000401a10 <__errno_location@plt>:
  401a10:	adrp	x16, 419000 <ferror@plt+0x17580>
  401a14:	ldr	x17, [x16, #480]
  401a18:	add	x16, x16, #0x1e0
  401a1c:	br	x17

0000000000401a20 <getenv@plt>:
  401a20:	adrp	x16, 419000 <ferror@plt+0x17580>
  401a24:	ldr	x17, [x16, #488]
  401a28:	add	x16, x16, #0x1e8
  401a2c:	br	x17

0000000000401a30 <putchar@plt>:
  401a30:	adrp	x16, 419000 <ferror@plt+0x17580>
  401a34:	ldr	x17, [x16, #496]
  401a38:	add	x16, x16, #0x1f0
  401a3c:	br	x17

0000000000401a40 <fprintf@plt>:
  401a40:	adrp	x16, 419000 <ferror@plt+0x17580>
  401a44:	ldr	x17, [x16, #504]
  401a48:	add	x16, x16, #0x1f8
  401a4c:	br	x17

0000000000401a50 <fgets@plt>:
  401a50:	adrp	x16, 419000 <ferror@plt+0x17580>
  401a54:	ldr	x17, [x16, #512]
  401a58:	add	x16, x16, #0x200
  401a5c:	br	x17

0000000000401a60 <err@plt>:
  401a60:	adrp	x16, 419000 <ferror@plt+0x17580>
  401a64:	ldr	x17, [x16, #520]
  401a68:	add	x16, x16, #0x208
  401a6c:	br	x17

0000000000401a70 <setlocale@plt>:
  401a70:	adrp	x16, 419000 <ferror@plt+0x17580>
  401a74:	ldr	x17, [x16, #528]
  401a78:	add	x16, x16, #0x210
  401a7c:	br	x17

0000000000401a80 <ferror@plt>:
  401a80:	adrp	x16, 419000 <ferror@plt+0x17580>
  401a84:	ldr	x17, [x16, #536]
  401a88:	add	x16, x16, #0x218
  401a8c:	br	x17

Disassembly of section .text:

0000000000401a90 <.text>:
  401a90:	stp	x29, x30, [sp, #-224]!
  401a94:	mov	x29, sp
  401a98:	stp	x19, x20, [sp, #16]
  401a9c:	adrp	x19, 406000 <ferror@plt+0x4580>
  401aa0:	add	x19, x19, #0x710
  401aa4:	mov	w20, w0
  401aa8:	mov	w0, #0x6                   	// #6
  401aac:	stp	x21, x22, [sp, #32]
  401ab0:	mov	x21, x1
  401ab4:	ldrh	w2, [x19, #576]
  401ab8:	adrp	x1, 406000 <ferror@plt+0x4580>
  401abc:	add	x1, x1, #0xa90
  401ac0:	stp	x23, x24, [sp, #48]
  401ac4:	adrp	x22, 406000 <ferror@plt+0x4580>
  401ac8:	add	x22, x22, #0xb0
  401acc:	stp	x25, x26, [sp, #64]
  401ad0:	adrp	x24, 406000 <ferror@plt+0x4580>
  401ad4:	add	x24, x24, #0x150
  401ad8:	stp	x27, x28, [sp, #80]
  401adc:	mov	w23, #0x0                   	// #0
  401ae0:	mov	w25, #0x0                   	// #0
  401ae4:	str	d8, [sp, #96]
  401ae8:	mov	x26, #0x0                   	// #0
  401aec:	str	wzr, [sp, #124]
  401af0:	mov	x28, #0x0                   	// #0
  401af4:	strh	w2, [sp, #152]
  401af8:	mov	x27, #0x0                   	// #0
  401afc:	stur	wzr, [sp, #154]
  401b00:	stp	xzr, xzr, [sp, #160]
  401b04:	bl	401a70 <setlocale@plt>
  401b08:	mov	w0, #0x1                   	// #1
  401b0c:	adrp	x1, 406000 <ferror@plt+0x4580>
  401b10:	add	x1, x1, #0x90
  401b14:	bl	401a70 <setlocale@plt>
  401b18:	adrp	x1, 406000 <ferror@plt+0x4580>
  401b1c:	add	x1, x1, #0x98
  401b20:	mov	x0, x22
  401b24:	bl	4017c0 <bindtextdomain@plt>
  401b28:	mov	x0, x22
  401b2c:	adrp	x22, 406000 <ferror@plt+0x4580>
  401b30:	bl	4018a0 <textdomain@plt>
  401b34:	add	x22, x22, #0x5c8
  401b38:	adrp	x0, 402000 <ferror@plt+0x580>
  401b3c:	add	x0, x0, #0x838
  401b40:	bl	405ff0 <ferror@plt+0x4570>
  401b44:	fmov	d8, #1.000000000000000000e+00
  401b48:	bl	402da8 <ferror@plt+0x1328>
  401b4c:	str	xzr, [sp, #112]
  401b50:	adrp	x0, 406000 <ferror@plt+0x4580>
  401b54:	add	x0, x0, #0x158
  401b58:	str	x0, [sp, #128]
  401b5c:	stp	xzr, xzr, [sp, #176]
  401b60:	add	x3, x19, #0x80
  401b64:	mov	x2, x22
  401b68:	mov	x1, x21
  401b6c:	mov	w0, w20
  401b70:	mov	x4, #0x0                   	// #0
  401b74:	bl	4018b0 <getopt_long@plt>
  401b78:	cmn	w0, #0x1
  401b7c:	b.eq	402130 <ferror@plt+0x6b0>  // b.none
  401b80:	cmp	w0, #0x4e
  401b84:	mov	x2, x19
  401b88:	mov	w1, #0x4f                  	// #79
  401b8c:	b.le	401ba8 <ferror@plt+0x128>
  401b90:	cmp	w0, w1
  401b94:	b.eq	401bdc <ferror@plt+0x15c>  // b.none
  401b98:	ldr	w1, [x2, #4]!
  401b9c:	cmp	w1, #0x0
  401ba0:	ccmp	w0, w1, #0x1, ne  // ne = any
  401ba4:	b.ge	401b90 <ferror@plt+0x110>  // b.tcont
  401ba8:	cmp	w0, #0x64
  401bac:	b.eq	401bf0 <ferror@plt+0x170>  // b.none
  401bb0:	b.gt	401d34 <ferror@plt+0x2b4>
  401bb4:	cmp	w0, #0x54
  401bb8:	b.eq	40202c <ferror@plt+0x5ac>  // b.none
  401bbc:	b.gt	401cd4 <ferror@plt+0x254>
  401bc0:	cmp	w0, #0x49
  401bc4:	b.eq	402020 <ferror@plt+0x5a0>  // b.none
  401bc8:	cmp	w0, #0x4f
  401bcc:	b.ne	401cbc <ferror@plt+0x23c>  // b.any
  401bd0:	adrp	x0, 419000 <ferror@plt+0x17580>
  401bd4:	ldr	x27, [x0, #576]
  401bd8:	b	401b60 <ferror@plt+0xe0>
  401bdc:	ldr	w1, [sp, #168]
  401be0:	cbnz	w1, 401c0c <ferror@plt+0x18c>
  401be4:	str	w0, [sp, #168]
  401be8:	cmp	w0, #0x64
  401bec:	b.ne	401bb0 <ferror@plt+0x130>  // b.any
  401bf0:	adrp	x0, 419000 <ferror@plt+0x17580>
  401bf4:	mov	w1, #0x1                   	// #1
  401bf8:	str	w1, [sp, #124]
  401bfc:	ldr	x0, [x0, #576]
  401c00:	bl	4026d0 <ferror@plt+0xc50>
  401c04:	fmov	d8, d0
  401c08:	b	401b60 <ferror@plt+0xe0>
  401c0c:	cmp	w0, w1
  401c10:	b.eq	401ba8 <ferror@plt+0x128>  // b.none
  401c14:	adrp	x22, 419000 <ferror@plt+0x17580>
  401c18:	mov	w2, #0x5                   	// #5
  401c1c:	adrp	x1, 406000 <ferror@plt+0x4580>
  401c20:	mov	x0, #0x0                   	// #0
  401c24:	ldr	x20, [x22, #568]
  401c28:	add	x1, x1, #0xc0
  401c2c:	bl	4019b0 <dcgettext@plt>
  401c30:	adrp	x21, 406000 <ferror@plt+0x4580>
  401c34:	adrp	x2, 419000 <ferror@plt+0x17580>
  401c38:	adrp	x23, 406000 <ferror@plt+0x4580>
  401c3c:	add	x21, x21, #0x78
  401c40:	add	x23, x23, #0x6a8
  401c44:	ldr	x2, [x2, #600]
  401c48:	mov	x1, x0
  401c4c:	adrp	x24, 406000 <ferror@plt+0x4580>
  401c50:	mov	x0, x20
  401c54:	mov	x20, #0x0                   	// #0
  401c58:	bl	401a40 <fprintf@plt>
  401c5c:	ldr	w3, [x19, x20]
  401c60:	cbz	w3, 401ca8 <ferror@plt+0x228>
  401c64:	mov	x2, x21
  401c68:	add	x0, x19, #0x80
  401c6c:	ldr	w1, [x0, #24]
  401c70:	cmp	w3, w1
  401c74:	b.eq	402328 <ferror@plt+0x8a8>  // b.none
  401c78:	ldr	x2, [x0, #32]!
  401c7c:	cbnz	x2, 401c6c <ferror@plt+0x1ec>
  401c80:	sub	w0, w3, #0x21
  401c84:	cmp	w0, #0x5d
  401c88:	b.hi	401c9c <ferror@plt+0x21c>  // b.pmore
  401c8c:	ldr	x0, [x22, #568]
  401c90:	mov	w2, w3
  401c94:	add	x1, x24, #0xe8
  401c98:	bl	401a40 <fprintf@plt>
  401c9c:	add	x20, x20, #0x4
  401ca0:	cmp	x20, #0x3c
  401ca4:	b.ne	401c5c <ferror@plt+0x1dc>  // b.any
  401ca8:	ldr	x1, [x22, #568]
  401cac:	mov	w0, #0xa                   	// #10
  401cb0:	bl	401710 <fputc@plt>
  401cb4:	mov	w0, #0x1                   	// #1
  401cb8:	bl	4016a0 <exit@plt>
  401cbc:	cmp	w0, #0x42
  401cc0:	b.ne	401fe8 <ferror@plt+0x568>  // b.any
  401cc4:	adrp	x0, 419000 <ferror@plt+0x17580>
  401cc8:	ldr	x0, [x0, #576]
  401ccc:	str	x0, [sp, #112]
  401cd0:	b	401b60 <ferror@plt+0xe0>
  401cd4:	cmp	w0, #0x56
  401cd8:	b.eq	4020a0 <ferror@plt+0x620>  // b.none
  401cdc:	cmp	w0, #0x63
  401ce0:	b.ne	401fe8 <ferror@plt+0x568>  // b.any
  401ce4:	adrp	x1, 419000 <ferror@plt+0x17580>
  401ce8:	adrp	x0, 406000 <ferror@plt+0x4580>
  401cec:	add	x0, x0, #0xf0
  401cf0:	ldr	x1, [x1, #576]
  401cf4:	str	x1, [sp, #136]
  401cf8:	bl	4018c0 <strcmp@plt>
  401cfc:	mov	w25, w0
  401d00:	cbz	w0, 401b60 <ferror@plt+0xe0>
  401d04:	ldr	x1, [sp, #136]
  401d08:	adrp	x0, 406000 <ferror@plt+0x4580>
  401d0c:	add	x0, x0, #0xf8
  401d10:	bl	4018c0 <strcmp@plt>
  401d14:	cbz	w0, 402128 <ferror@plt+0x6a8>
  401d18:	ldr	x1, [sp, #136]
  401d1c:	adrp	x0, 406000 <ferror@plt+0x4580>
  401d20:	add	x0, x0, #0x100
  401d24:	bl	4018c0 <strcmp@plt>
  401d28:	cbnz	w0, 4025b4 <ferror@plt+0xb34>
  401d2c:	mov	w25, #0x2                   	// #2
  401d30:	b	401b60 <ferror@plt+0xe0>
  401d34:	cmp	w0, #0x74
  401d38:	b.eq	40202c <ferror@plt+0x5ac>  // b.none
  401d3c:	b.gt	401fd0 <ferror@plt+0x550>
  401d40:	cmp	w0, #0x6d
  401d44:	b.eq	4020d0 <ferror@plt+0x650>  // b.none
  401d48:	cmp	w0, #0x73
  401d4c:	b.eq	401bd0 <ferror@plt+0x150>  // b.none
  401d50:	cmp	w0, #0x68
  401d54:	b.ne	401fe8 <ferror@plt+0x568>  // b.any
  401d58:	adrp	x3, 419000 <ferror@plt+0x17580>
  401d5c:	mov	w2, #0x5                   	// #5
  401d60:	adrp	x1, 406000 <ferror@plt+0x4580>
  401d64:	mov	x0, #0x0                   	// #0
  401d68:	ldr	x19, [x3, #592]
  401d6c:	add	x1, x1, #0x1b8
  401d70:	bl	4019b0 <dcgettext@plt>
  401d74:	adrp	x20, 419000 <ferror@plt+0x17580>
  401d78:	mov	x1, x19
  401d7c:	bl	401690 <fputs@plt>
  401d80:	mov	w2, #0x5                   	// #5
  401d84:	adrp	x1, 406000 <ferror@plt+0x4580>
  401d88:	mov	x0, #0x0                   	// #0
  401d8c:	add	x1, x1, #0x1c8
  401d90:	bl	4019b0 <dcgettext@plt>
  401d94:	mov	x1, x0
  401d98:	ldr	x2, [x20, #600]
  401d9c:	mov	x0, x19
  401da0:	bl	401a40 <fprintf@plt>
  401da4:	mov	w2, #0x5                   	// #5
  401da8:	adrp	x1, 406000 <ferror@plt+0x4580>
  401dac:	mov	x0, #0x0                   	// #0
  401db0:	add	x1, x1, #0x1d8
  401db4:	bl	4019b0 <dcgettext@plt>
  401db8:	mov	x1, x0
  401dbc:	ldr	x2, [x20, #600]
  401dc0:	mov	x0, x19
  401dc4:	bl	401a40 <fprintf@plt>
  401dc8:	mov	x1, x19
  401dcc:	mov	w0, #0xa                   	// #10
  401dd0:	bl	401710 <fputc@plt>
  401dd4:	mov	w2, #0x5                   	// #5
  401dd8:	adrp	x1, 406000 <ferror@plt+0x4580>
  401ddc:	mov	x0, #0x0                   	// #0
  401de0:	add	x1, x1, #0x208
  401de4:	bl	4019b0 <dcgettext@plt>
  401de8:	mov	x1, x19
  401dec:	bl	401690 <fputs@plt>
  401df0:	mov	w2, #0x5                   	// #5
  401df4:	adrp	x1, 406000 <ferror@plt+0x4580>
  401df8:	mov	x0, #0x0                   	// #0
  401dfc:	add	x1, x1, #0x248
  401e00:	bl	4019b0 <dcgettext@plt>
  401e04:	mov	x1, x19
  401e08:	bl	401690 <fputs@plt>
  401e0c:	mov	w2, #0x5                   	// #5
  401e10:	adrp	x1, 406000 <ferror@plt+0x4580>
  401e14:	mov	x0, #0x0                   	// #0
  401e18:	add	x1, x1, #0x258
  401e1c:	bl	4019b0 <dcgettext@plt>
  401e20:	mov	x1, x19
  401e24:	bl	401690 <fputs@plt>
  401e28:	mov	w2, #0x5                   	// #5
  401e2c:	adrp	x1, 406000 <ferror@plt+0x4580>
  401e30:	mov	x0, #0x0                   	// #0
  401e34:	add	x1, x1, #0x290
  401e38:	bl	4019b0 <dcgettext@plt>
  401e3c:	mov	x1, x19
  401e40:	bl	401690 <fputs@plt>
  401e44:	mov	w2, #0x5                   	// #5
  401e48:	adrp	x1, 406000 <ferror@plt+0x4580>
  401e4c:	mov	x0, #0x0                   	// #0
  401e50:	add	x1, x1, #0x2b8
  401e54:	bl	4019b0 <dcgettext@plt>
  401e58:	mov	x1, x19
  401e5c:	bl	401690 <fputs@plt>
  401e60:	mov	w2, #0x5                   	// #5
  401e64:	adrp	x1, 406000 <ferror@plt+0x4580>
  401e68:	mov	x0, #0x0                   	// #0
  401e6c:	add	x1, x1, #0x2e8
  401e70:	bl	4019b0 <dcgettext@plt>
  401e74:	mov	x1, x19
  401e78:	bl	401690 <fputs@plt>
  401e7c:	mov	w2, #0x5                   	// #5
  401e80:	adrp	x1, 406000 <ferror@plt+0x4580>
  401e84:	mov	x0, #0x0                   	// #0
  401e88:	add	x1, x1, #0x328
  401e8c:	bl	4019b0 <dcgettext@plt>
  401e90:	mov	x1, x19
  401e94:	bl	401690 <fputs@plt>
  401e98:	mov	x1, x19
  401e9c:	mov	w0, #0xa                   	// #10
  401ea0:	bl	401710 <fputc@plt>
  401ea4:	mov	w2, #0x5                   	// #5
  401ea8:	adrp	x1, 406000 <ferror@plt+0x4580>
  401eac:	mov	x0, #0x0                   	// #0
  401eb0:	add	x1, x1, #0x368
  401eb4:	bl	4019b0 <dcgettext@plt>
  401eb8:	mov	x1, x19
  401ebc:	bl	401690 <fputs@plt>
  401ec0:	mov	x1, x19
  401ec4:	mov	w0, #0xa                   	// #10
  401ec8:	bl	401710 <fputc@plt>
  401ecc:	mov	w2, #0x5                   	// #5
  401ed0:	adrp	x1, 406000 <ferror@plt+0x4580>
  401ed4:	mov	x0, #0x0                   	// #0
  401ed8:	add	x1, x1, #0x3a0
  401edc:	bl	4019b0 <dcgettext@plt>
  401ee0:	mov	x1, x19
  401ee4:	bl	401690 <fputs@plt>
  401ee8:	mov	w2, #0x5                   	// #5
  401eec:	adrp	x1, 406000 <ferror@plt+0x4580>
  401ef0:	mov	x0, #0x0                   	// #0
  401ef4:	add	x1, x1, #0x3f0
  401ef8:	bl	4019b0 <dcgettext@plt>
  401efc:	mov	x1, x19
  401f00:	bl	401690 <fputs@plt>
  401f04:	mov	w2, #0x5                   	// #5
  401f08:	adrp	x1, 406000 <ferror@plt+0x4580>
  401f0c:	mov	x0, #0x0                   	// #0
  401f10:	add	x1, x1, #0x440
  401f14:	bl	4019b0 <dcgettext@plt>
  401f18:	mov	x1, x19
  401f1c:	bl	401690 <fputs@plt>
  401f20:	mov	w2, #0x5                   	// #5
  401f24:	adrp	x1, 406000 <ferror@plt+0x4580>
  401f28:	mov	x0, #0x0                   	// #0
  401f2c:	add	x1, x1, #0x490
  401f30:	bl	4019b0 <dcgettext@plt>
  401f34:	mov	x1, x19
  401f38:	bl	401690 <fputs@plt>
  401f3c:	mov	w2, #0x5                   	// #5
  401f40:	adrp	x1, 406000 <ferror@plt+0x4580>
  401f44:	mov	x0, #0x0                   	// #0
  401f48:	add	x1, x1, #0x4d0
  401f4c:	bl	4019b0 <dcgettext@plt>
  401f50:	mov	x1, x19
  401f54:	bl	401690 <fputs@plt>
  401f58:	mov	w2, #0x5                   	// #5
  401f5c:	adrp	x1, 406000 <ferror@plt+0x4580>
  401f60:	mov	x0, #0x0                   	// #0
  401f64:	add	x1, x1, #0x510
  401f68:	bl	4019b0 <dcgettext@plt>
  401f6c:	mov	x19, x0
  401f70:	mov	w2, #0x5                   	// #5
  401f74:	adrp	x1, 406000 <ferror@plt+0x4580>
  401f78:	mov	x0, #0x0                   	// #0
  401f7c:	add	x1, x1, #0x528
  401f80:	bl	4019b0 <dcgettext@plt>
  401f84:	mov	x4, x0
  401f88:	adrp	x3, 406000 <ferror@plt+0x4580>
  401f8c:	add	x3, x3, #0x538
  401f90:	mov	x2, x19
  401f94:	adrp	x1, 406000 <ferror@plt+0x4580>
  401f98:	adrp	x0, 406000 <ferror@plt+0x4580>
  401f9c:	add	x1, x1, #0x548
  401fa0:	add	x0, x0, #0x558
  401fa4:	bl	4019f0 <printf@plt>
  401fa8:	mov	w2, #0x5                   	// #5
  401fac:	adrp	x1, 406000 <ferror@plt+0x4580>
  401fb0:	mov	x0, #0x0                   	// #0
  401fb4:	add	x1, x1, #0x570
  401fb8:	bl	4019b0 <dcgettext@plt>
  401fbc:	adrp	x1, 406000 <ferror@plt+0x4580>
  401fc0:	add	x1, x1, #0x590
  401fc4:	bl	4019f0 <printf@plt>
  401fc8:	mov	w0, #0x0                   	// #0
  401fcc:	bl	4016a0 <exit@plt>
  401fd0:	cmp	w0, #0x78
  401fd4:	b.eq	402038 <ferror@plt+0x5b8>  // b.none
  401fd8:	cmp	w0, #0x80
  401fdc:	b.ne	401fe8 <ferror@plt+0x568>  // b.any
  401fe0:	mov	w23, #0x1                   	// #1
  401fe4:	b	401b60 <ferror@plt+0xe0>
  401fe8:	adrp	x0, 419000 <ferror@plt+0x17580>
  401fec:	mov	w2, #0x5                   	// #5
  401ff0:	adrp	x1, 406000 <ferror@plt+0x4580>
  401ff4:	add	x1, x1, #0x5a0
  401ff8:	ldr	x19, [x0, #568]
  401ffc:	mov	x0, #0x0                   	// #0
  402000:	bl	4019b0 <dcgettext@plt>
  402004:	mov	x1, x0
  402008:	adrp	x2, 419000 <ferror@plt+0x17580>
  40200c:	mov	x0, x19
  402010:	ldr	x2, [x2, #600]
  402014:	bl	401a40 <fprintf@plt>
  402018:	mov	w0, #0x1                   	// #1
  40201c:	bl	4016a0 <exit@plt>
  402020:	adrp	x0, 419000 <ferror@plt+0x17580>
  402024:	ldr	x28, [x0, #576]
  402028:	b	401b60 <ferror@plt+0xe0>
  40202c:	adrp	x0, 419000 <ferror@plt+0x17580>
  402030:	ldr	x26, [x0, #576]
  402034:	b	401b60 <ferror@plt+0xe0>
  402038:	adrp	x1, 419000 <ferror@plt+0x17580>
  40203c:	mov	x0, x24
  402040:	ldr	x1, [x1, #576]
  402044:	str	x1, [sp, #136]
  402048:	bl	4018c0 <strcmp@plt>
  40204c:	ldr	x1, [sp, #136]
  402050:	cbz	w0, 402118 <ferror@plt+0x698>
  402054:	ldr	x0, [sp, #128]
  402058:	str	x1, [sp, #136]
  40205c:	bl	4018c0 <strcmp@plt>
  402060:	ldr	x1, [sp, #136]
  402064:	cbz	w0, 402108 <ferror@plt+0x688>
  402068:	adrp	x0, 406000 <ferror@plt+0x4580>
  40206c:	add	x0, x0, #0x160
  402070:	str	x1, [sp, #136]
  402074:	bl	4018c0 <strcmp@plt>
  402078:	ldr	x1, [sp, #136]
  40207c:	cbz	w0, 402318 <ferror@plt+0x898>
  402080:	adrp	x0, 406000 <ferror@plt+0x4580>
  402084:	add	x0, x0, #0x168
  402088:	bl	4018c0 <strcmp@plt>
  40208c:	cbnz	w0, 402588 <ferror@plt+0xb08>
  402090:	add	x0, sp, #0x98
  402094:	mov	w1, #0x48                  	// #72
  402098:	bl	402750 <ferror@plt+0xcd0>
  40209c:	b	401b60 <ferror@plt+0xe0>
  4020a0:	mov	w2, #0x5                   	// #5
  4020a4:	adrp	x1, 406000 <ferror@plt+0x4580>
  4020a8:	mov	x0, #0x0                   	// #0
  4020ac:	add	x1, x1, #0x190
  4020b0:	bl	4019b0 <dcgettext@plt>
  4020b4:	adrp	x1, 419000 <ferror@plt+0x17580>
  4020b8:	adrp	x2, 406000 <ferror@plt+0x4580>
  4020bc:	add	x2, x2, #0x1a0
  4020c0:	ldr	x1, [x1, #600]
  4020c4:	bl	4019f0 <printf@plt>
  4020c8:	mov	w0, #0x0                   	// #0
  4020cc:	bl	4016a0 <exit@plt>
  4020d0:	adrp	x0, 419000 <ferror@plt+0x17580>
  4020d4:	mov	w2, #0x5                   	// #5
  4020d8:	adrp	x1, 406000 <ferror@plt+0x4580>
  4020dc:	add	x1, x1, #0x128
  4020e0:	ldr	x3, [x0, #576]
  4020e4:	mov	x0, #0x0                   	// #0
  4020e8:	str	x3, [sp, #136]
  4020ec:	bl	4019b0 <dcgettext@plt>
  4020f0:	mov	x2, x0
  4020f4:	ldr	x3, [sp, #136]
  4020f8:	add	x1, sp, #0xb0
  4020fc:	mov	x0, x3
  402100:	bl	405048 <ferror@plt+0x35c8>
  402104:	b	401b60 <ferror@plt+0xe0>
  402108:	add	x0, sp, #0x98
  40210c:	mov	w1, #0x4f                  	// #79
  402110:	bl	402750 <ferror@plt+0xcd0>
  402114:	b	401b60 <ferror@plt+0xe0>
  402118:	add	x0, sp, #0x98
  40211c:	mov	w1, #0x49                  	// #73
  402120:	bl	402750 <ferror@plt+0xcd0>
  402124:	b	401b60 <ferror@plt+0xe0>
  402128:	mov	w25, #0x1                   	// #1
  40212c:	b	401b60 <ferror@plt+0xe0>
  402130:	adrp	x0, 419000 <ferror@plt+0x17580>
  402134:	eor	w22, w23, #0x1
  402138:	ldr	w0, [x0, #584]
  40213c:	sub	w20, w20, w0
  402140:	cmp	w20, #0x0
  402144:	sbfiz	x2, x0, #3, #32
  402148:	cset	w1, gt
  40214c:	cmp	x26, #0x0
  402150:	csel	w1, w1, wzr, eq  // eq = none
  402154:	add	x0, x21, w0, sxtw #3
  402158:	cbnz	w23, 4022e4 <ferror@plt+0x864>
  40215c:	cbz	w1, 402168 <ferror@plt+0x6e8>
  402160:	ldr	x26, [x21, x2]
  402164:	mov	w1, #0x1                   	// #1
  402168:	cmp	x27, #0x0
  40216c:	ccmp	w22, #0x0, #0x4, eq  // eq = none
  402170:	b.eq	402190 <ferror@plt+0x710>  // b.none
  402174:	ldr	x2, [sp, #112]
  402178:	orr	x2, x28, x2
  40217c:	cbnz	x2, 4023cc <ferror@plt+0x94c>
  402180:	cmp	w1, w20
  402184:	b.ge	402490 <ferror@plt+0xa10>  // b.tcont
  402188:	ldr	x27, [x0, w1, sxtw #3]
  40218c:	add	w1, w1, #0x1
  402190:	ldr	w2, [sp, #124]
  402194:	cbnz	w2, 4021a4 <ferror@plt+0x724>
  402198:	cmp	w1, w20
  40219c:	b.lt	40245c <ferror@plt+0x9dc>  // b.tstop
  4021a0:	fmov	d8, #1.000000000000000000e+00
  4021a4:	cbz	x26, 40243c <ferror@plt+0x9bc>
  4021a8:	orr	x0, x27, x28
  4021ac:	cbnz	x0, 402338 <ferror@plt+0x8b8>
  4021b0:	ldr	x0, [sp, #112]
  4021b4:	cmp	x0, #0x0
  4021b8:	ccmp	w22, #0x0, #0x4, eq  // eq = none
  4021bc:	b.ne	40241c <ferror@plt+0x99c>  // b.any
  4021c0:	bl	402ea0 <ferror@plt+0x1420>
  4021c4:	mov	x20, x0
  4021c8:	mov	x1, x26
  4021cc:	bl	402fe0 <ferror@plt+0x1560>
  4021d0:	cbnz	w0, 4023f8 <ferror@plt+0x978>
  4021d4:	ldr	x2, [sp, #112]
  4021d8:	cbz	x2, 40246c <ferror@plt+0x9ec>
  4021dc:	adrp	x1, 406000 <ferror@plt+0x4580>
  4021e0:	mov	x0, x20
  4021e4:	add	x1, x1, #0x640
  4021e8:	bl	403290 <ferror@plt+0x1810>
  4021ec:	cbnz	w0, 402534 <ferror@plt+0xab4>
  4021f0:	ldrsb	w1, [sp, #152]
  4021f4:	cbz	w1, 4022f8 <ferror@plt+0x878>
  4021f8:	add	x21, sp, #0x98
  4021fc:	ldrsb	w0, [sp, #153]
  402200:	cbnz	w0, 402310 <ferror@plt+0x890>
  402204:	mov	x0, x20
  402208:	bl	402f18 <ferror@plt+0x1498>
  40220c:	mov	w1, w25
  402210:	mov	x0, x20
  402214:	bl	402f60 <ferror@plt+0x14e0>
  402218:	fmov	d0, #1.000000000000000000e+00
  40221c:	fcmp	d8, d0
  402220:	b.ne	4024e0 <ferror@plt+0xa60>  // b.any
  402224:	ldp	x0, x1, [sp, #176]
  402228:	orr	x0, x0, x1
  40222c:	cbz	x0, 40223c <ferror@plt+0x7bc>
  402230:	add	x1, sp, #0xb0
  402234:	mov	x0, x20
  402238:	bl	402fb8 <ferror@plt+0x1538>
  40223c:	add	x1, x19, #0x248
  402240:	mov	x0, x20
  402244:	adrp	x19, 419000 <ferror@plt+0x17580>
  402248:	mov	x22, #0x3e8                 	// #1000
  40224c:	add	x19, x19, #0x264
  402250:	bl	402fa0 <ferror@plt+0x1520>
  402254:	b	40226c <ferror@plt+0x7ec>
  402258:	ldr	x1, [sp, #160]
  40225c:	mov	x0, x20
  402260:	mov	w2, #0x1                   	// #1
  402264:	bl	403b80 <ferror@plt+0x2100>
  402268:	cbnz	w0, 4023d4 <ferror@plt+0x954>
  40226c:	add	x2, sp, #0xa0
  402270:	mov	x1, x21
  402274:	mov	x0, x20
  402278:	bl	403530 <ferror@plt+0x1ab0>
  40227c:	cbnz	w0, 4023d4 <ferror@plt+0x954>
  402280:	cbnz	w23, 402258 <ferror@plt+0x7d8>
  402284:	ldr	x0, [sp, #160]
  402288:	bl	403468 <ferror@plt+0x19e8>
  40228c:	mov	x24, x0
  402290:	cbz	x0, 402258 <ferror@plt+0x7d8>
  402294:	ldp	x1, x0, [x0]
  402298:	orr	x2, x1, x0
  40229c:	cbz	x2, 402258 <ferror@plt+0x7d8>
  4022a0:	ldr	w2, [x19]
  4022a4:	mul	x0, x0, x22
  4022a8:	stp	x1, x0, [sp, #192]
  4022ac:	tbz	w2, #2, 4022cc <ferror@plt+0x84c>
  4022b0:	b	40249c <ferror@plt+0xa1c>
  4022b4:	bl	401a10 <__errno_location@plt>
  4022b8:	ldr	w0, [x0]
  4022bc:	cmp	w0, #0x4
  4022c0:	b.ne	402258 <ferror@plt+0x7d8>  // b.any
  4022c4:	ldp	x0, x1, [sp, #208]
  4022c8:	stp	x0, x1, [sp, #192]
  4022cc:	add	x1, sp, #0xd0
  4022d0:	add	x0, sp, #0xc0
  4022d4:	bl	401940 <nanosleep@plt>
  4022d8:	cmn	w0, #0x1
  4022dc:	b.eq	4022b4 <ferror@plt+0x834>  // b.none
  4022e0:	b	402258 <ferror@plt+0x7d8>
  4022e4:	mov	w3, #0x48                  	// #72
  4022e8:	strh	w3, [sp, #152]
  4022ec:	cbnz	w1, 402160 <ferror@plt+0x6e0>
  4022f0:	mov	w1, #0x0                   	// #0
  4022f4:	b	402190 <ferror@plt+0x710>
  4022f8:	add	x21, sp, #0x98
  4022fc:	mov	w1, #0x4f                  	// #79
  402300:	mov	x0, x21
  402304:	bl	402750 <ferror@plt+0xcd0>
  402308:	ldrsb	w1, [sp, #152]
  40230c:	cbnz	w1, 4021fc <ferror@plt+0x77c>
  402310:	mov	w1, #0x4f                  	// #79
  402314:	b	402204 <ferror@plt+0x784>
  402318:	add	x0, sp, #0x98
  40231c:	mov	w1, #0x53                  	// #83
  402320:	bl	402750 <ferror@plt+0xcd0>
  402324:	b	401b60 <ferror@plt+0xe0>
  402328:	ldr	x0, [x22, #568]
  40232c:	mov	x1, x23
  402330:	bl	401a40 <fprintf@plt>
  402334:	b	401c9c <ferror@plt+0x21c>
  402338:	bl	402ea0 <ferror@plt+0x1420>
  40233c:	mov	x20, x0
  402340:	mov	x1, x26
  402344:	bl	402fe0 <ferror@plt+0x1560>
  402348:	cbnz	w0, 4023f8 <ferror@plt+0x978>
  40234c:	cbz	x27, 402368 <ferror@plt+0x8e8>
  402350:	adrp	x1, 406000 <ferror@plt+0x4580>
  402354:	mov	x2, x27
  402358:	add	x1, x1, #0x630
  40235c:	mov	x0, x20
  402360:	bl	403290 <ferror@plt+0x1810>
  402364:	cbnz	w0, 4023a8 <ferror@plt+0x928>
  402368:	cbz	x28, 4021d4 <ferror@plt+0x754>
  40236c:	adrp	x1, 406000 <ferror@plt+0x4580>
  402370:	mov	x2, x28
  402374:	add	x1, x1, #0x638
  402378:	mov	x0, x20
  40237c:	bl	403290 <ferror@plt+0x1810>
  402380:	cbz	w0, 4021d4 <ferror@plt+0x754>
  402384:	mov	w2, #0x5                   	// #5
  402388:	adrp	x1, 406000 <ferror@plt+0x4580>
  40238c:	mov	x0, #0x0                   	// #0
  402390:	add	x1, x1, #0x620
  402394:	bl	4019b0 <dcgettext@plt>
  402398:	mov	x1, x0
  40239c:	mov	x2, x28
  4023a0:	mov	w0, #0x1                   	// #1
  4023a4:	bl	401a60 <err@plt>
  4023a8:	mov	w2, #0x5                   	// #5
  4023ac:	adrp	x1, 406000 <ferror@plt+0x4580>
  4023b0:	mov	x0, #0x0                   	// #0
  4023b4:	add	x1, x1, #0x620
  4023b8:	bl	4019b0 <dcgettext@plt>
  4023bc:	mov	x1, x0
  4023c0:	mov	x2, x27
  4023c4:	mov	w0, #0x1                   	// #1
  4023c8:	bl	401a60 <err@plt>
  4023cc:	mov	x27, #0x0                   	// #0
  4023d0:	b	402190 <ferror@plt+0x710>
  4023d4:	ldr	x1, [sp, #160]
  4023d8:	cbz	x1, 4024f0 <ferror@plt+0xa70>
  4023dc:	tbnz	w0, #31, 402558 <ferror@plt+0xad8>
  4023e0:	mov	w0, #0xa                   	// #10
  4023e4:	bl	401a30 <putchar@plt>
  4023e8:	mov	x0, x20
  4023ec:	bl	402ed8 <ferror@plt+0x1458>
  4023f0:	mov	w0, #0x0                   	// #0
  4023f4:	bl	4016a0 <exit@plt>
  4023f8:	mov	w2, #0x5                   	// #5
  4023fc:	adrp	x1, 406000 <ferror@plt+0x4580>
  402400:	mov	x0, #0x0                   	// #0
  402404:	add	x1, x1, #0x620
  402408:	bl	4019b0 <dcgettext@plt>
  40240c:	mov	x1, x0
  402410:	mov	x2, x26
  402414:	mov	w0, #0x1                   	// #1
  402418:	bl	401a60 <err@plt>
  40241c:	mov	w2, #0x5                   	// #5
  402420:	adrp	x1, 406000 <ferror@plt+0x4580>
  402424:	mov	x0, #0x0                   	// #0
  402428:	add	x1, x1, #0x600
  40242c:	bl	4019b0 <dcgettext@plt>
  402430:	mov	x1, x0
  402434:	mov	w0, #0x1                   	// #1
  402438:	bl	4019c0 <errx@plt>
  40243c:	mov	w2, #0x5                   	// #5
  402440:	adrp	x1, 406000 <ferror@plt+0x4580>
  402444:	mov	x0, #0x0                   	// #0
  402448:	add	x1, x1, #0x5e0
  40244c:	bl	4019b0 <dcgettext@plt>
  402450:	mov	x1, x0
  402454:	mov	w0, #0x1                   	// #1
  402458:	bl	4019c0 <errx@plt>
  40245c:	ldr	x0, [x0, w1, sxtw #3]
  402460:	bl	4026d0 <ferror@plt+0xc50>
  402464:	fmov	d8, d0
  402468:	b	4021a4 <ferror@plt+0x724>
  40246c:	ldrsb	w1, [sp, #152]
  402470:	cbnz	w1, 4021f8 <ferror@plt+0x778>
  402474:	cbnz	x27, 4022f8 <ferror@plt+0x878>
  402478:	add	x21, sp, #0x98
  40247c:	cbz	x28, 402310 <ferror@plt+0x890>
  402480:	mov	x0, x21
  402484:	mov	w1, #0x49                  	// #73
  402488:	bl	402750 <ferror@plt+0xcd0>
  40248c:	b	402308 <ferror@plt+0x888>
  402490:	adrp	x27, 406000 <ferror@plt+0x4580>
  402494:	add	x27, x27, #0x80
  402498:	b	402190 <ferror@plt+0x710>
  40249c:	adrp	x0, 419000 <ferror@plt+0x17580>
  4024a0:	ldr	x25, [x0, #568]
  4024a4:	bl	401760 <getpid@plt>
  4024a8:	adrp	x4, 406000 <ferror@plt+0x4580>
  4024ac:	mov	w2, w0
  4024b0:	add	x4, x4, #0x648
  4024b4:	mov	x0, x25
  4024b8:	adrp	x3, 406000 <ferror@plt+0x4580>
  4024bc:	adrp	x1, 406000 <ferror@plt+0x4580>
  4024c0:	add	x3, x3, #0x650
  4024c4:	add	x1, x1, #0x660
  4024c8:	bl	401a40 <fprintf@plt>
  4024cc:	ldp	x1, x2, [x24]
  4024d0:	adrp	x0, 406000 <ferror@plt+0x4580>
  4024d4:	add	x0, x0, #0x48
  4024d8:	bl	4027a0 <ferror@plt+0xd20>
  4024dc:	b	4022cc <ferror@plt+0x84c>
  4024e0:	fmov	d0, d8
  4024e4:	mov	x0, x20
  4024e8:	bl	402fd0 <ferror@plt+0x1550>
  4024ec:	b	402224 <ferror@plt+0x7a4>
  4024f0:	tbz	w0, #31, 4023e0 <ferror@plt+0x960>
  4024f4:	adrp	x1, 406000 <ferror@plt+0x4580>
  4024f8:	add	x1, x1, #0x688
  4024fc:	mov	w2, #0x5                   	// #5
  402500:	mov	x0, #0x0                   	// #0
  402504:	bl	4019b0 <dcgettext@plt>
  402508:	mov	x19, x0
  40250c:	mov	x0, x20
  402510:	bl	403220 <ferror@plt+0x17a0>
  402514:	mov	x21, x0
  402518:	mov	x0, x20
  40251c:	bl	403258 <ferror@plt+0x17d8>
  402520:	mov	w3, w0
  402524:	mov	x2, x21
  402528:	mov	x1, x19
  40252c:	mov	w0, #0x1                   	// #1
  402530:	bl	401a60 <err@plt>
  402534:	mov	w2, #0x5                   	// #5
  402538:	adrp	x1, 406000 <ferror@plt+0x4580>
  40253c:	mov	x0, #0x0                   	// #0
  402540:	add	x1, x1, #0x620
  402544:	bl	4019b0 <dcgettext@plt>
  402548:	mov	x1, x0
  40254c:	ldr	x2, [sp, #112]
  402550:	mov	w0, #0x1                   	// #1
  402554:	bl	401a60 <err@plt>
  402558:	mov	w2, #0x5                   	// #5
  40255c:	adrp	x1, 406000 <ferror@plt+0x4580>
  402560:	mov	x0, #0x0                   	// #0
  402564:	add	x1, x1, #0x670
  402568:	bl	4019b0 <dcgettext@plt>
  40256c:	mov	x19, x0
  402570:	ldr	x0, [sp, #160]
  402574:	bl	4034a0 <ferror@plt+0x1a20>
  402578:	mov	x2, x0
  40257c:	mov	x1, x19
  402580:	mov	w0, #0x1                   	// #1
  402584:	bl	401a60 <err@plt>
  402588:	adrp	x1, 406000 <ferror@plt+0x4580>
  40258c:	add	x1, x1, #0x170
  402590:	mov	w2, #0x5                   	// #5
  402594:	mov	x0, #0x0                   	// #0
  402598:	bl	4019b0 <dcgettext@plt>
  40259c:	adrp	x1, 419000 <ferror@plt+0x17580>
  4025a0:	add	x1, x1, #0x240
  4025a4:	ldr	x2, [x1]
  4025a8:	mov	x1, x0
  4025ac:	mov	w0, #0x1                   	// #1
  4025b0:	bl	4019c0 <errx@plt>
  4025b4:	adrp	x1, 406000 <ferror@plt+0x4580>
  4025b8:	mov	w2, #0x5                   	// #5
  4025bc:	add	x1, x1, #0x108
  4025c0:	b	402594 <ferror@plt+0xb14>
  4025c4:	mov	x29, #0x0                   	// #0
  4025c8:	mov	x30, #0x0                   	// #0
  4025cc:	mov	x5, x0
  4025d0:	ldr	x1, [sp]
  4025d4:	add	x2, sp, #0x8
  4025d8:	mov	x6, sp
  4025dc:	movz	x0, #0x0, lsl #48
  4025e0:	movk	x0, #0x0, lsl #32
  4025e4:	movk	x0, #0x40, lsl #16
  4025e8:	movk	x0, #0x1a90
  4025ec:	movz	x3, #0x0, lsl #48
  4025f0:	movk	x3, #0x0, lsl #32
  4025f4:	movk	x3, #0x40, lsl #16
  4025f8:	movk	x3, #0x5f68
  4025fc:	movz	x4, #0x0, lsl #48
  402600:	movk	x4, #0x0, lsl #32
  402604:	movk	x4, #0x40, lsl #16
  402608:	movk	x4, #0x5fe8
  40260c:	bl	4017d0 <__libc_start_main@plt>
  402610:	bl	401880 <abort@plt>
  402614:	adrp	x0, 418000 <ferror@plt+0x16580>
  402618:	ldr	x0, [x0, #4064]
  40261c:	cbz	x0, 402624 <ferror@plt+0xba4>
  402620:	b	401850 <__gmon_start__@plt>
  402624:	ret
  402628:	adrp	x0, 419000 <ferror@plt+0x17580>
  40262c:	add	x0, x0, #0x238
  402630:	adrp	x1, 419000 <ferror@plt+0x17580>
  402634:	add	x1, x1, #0x238
  402638:	cmp	x1, x0
  40263c:	b.eq	402654 <ferror@plt+0xbd4>  // b.none
  402640:	adrp	x1, 406000 <ferror@plt+0x4580>
  402644:	ldr	x1, [x1, #24]
  402648:	cbz	x1, 402654 <ferror@plt+0xbd4>
  40264c:	mov	x16, x1
  402650:	br	x16
  402654:	ret
  402658:	adrp	x0, 419000 <ferror@plt+0x17580>
  40265c:	add	x0, x0, #0x238
  402660:	adrp	x1, 419000 <ferror@plt+0x17580>
  402664:	add	x1, x1, #0x238
  402668:	sub	x1, x1, x0
  40266c:	lsr	x2, x1, #63
  402670:	add	x1, x2, x1, asr #3
  402674:	cmp	xzr, x1, asr #1
  402678:	asr	x1, x1, #1
  40267c:	b.eq	402694 <ferror@plt+0xc14>  // b.none
  402680:	adrp	x2, 406000 <ferror@plt+0x4580>
  402684:	ldr	x2, [x2, #32]
  402688:	cbz	x2, 402694 <ferror@plt+0xc14>
  40268c:	mov	x16, x2
  402690:	br	x16
  402694:	ret
  402698:	stp	x29, x30, [sp, #-32]!
  40269c:	mov	x29, sp
  4026a0:	str	x19, [sp, #16]
  4026a4:	adrp	x19, 419000 <ferror@plt+0x17580>
  4026a8:	ldrb	w0, [x19, #608]
  4026ac:	cbnz	w0, 4026bc <ferror@plt+0xc3c>
  4026b0:	bl	402628 <ferror@plt+0xba8>
  4026b4:	mov	w0, #0x1                   	// #1
  4026b8:	strb	w0, [x19, #608]
  4026bc:	ldr	x19, [sp, #16]
  4026c0:	ldp	x29, x30, [sp], #32
  4026c4:	ret
  4026c8:	b	402658 <ferror@plt+0xbd8>
  4026cc:	nop
  4026d0:	stp	x29, x30, [sp, #-32]!
  4026d4:	mov	w2, #0x5                   	// #5
  4026d8:	mov	x29, sp
  4026dc:	stp	x19, x20, [sp, #16]
  4026e0:	adrp	x20, 406000 <ferror@plt+0x4580>
  4026e4:	add	x20, x20, #0x28
  4026e8:	mov	x19, x0
  4026ec:	mov	x1, x20
  4026f0:	mov	x0, #0x0                   	// #0
  4026f4:	bl	4019b0 <dcgettext@plt>
  4026f8:	mov	x1, x0
  4026fc:	mov	x0, x19
  402700:	bl	404dc0 <ferror@plt+0x3340>
  402704:	fcmp	d0, d0
  402708:	b.vs	402718 <ferror@plt+0xc98>
  40270c:	ldp	x19, x20, [sp, #16]
  402710:	ldp	x29, x30, [sp], #32
  402714:	ret
  402718:	bl	401a10 <__errno_location@plt>
  40271c:	mov	x3, x0
  402720:	mov	w4, #0x16                  	// #22
  402724:	mov	x1, x20
  402728:	mov	w2, #0x5                   	// #5
  40272c:	mov	x0, #0x0                   	// #0
  402730:	str	w4, [x3]
  402734:	bl	4019b0 <dcgettext@plt>
  402738:	mov	x2, x0
  40273c:	adrp	x1, 406000 <ferror@plt+0x4580>
  402740:	mov	x3, x19
  402744:	add	x1, x1, #0x40
  402748:	mov	w0, #0x1                   	// #1
  40274c:	bl	401a60 <err@plt>
  402750:	stp	x29, x30, [sp, #-32]!
  402754:	mov	x29, sp
  402758:	stp	x19, x20, [sp, #16]
  40275c:	mov	x19, x0
  402760:	mov	w20, w1
  402764:	bl	401980 <strchr@plt>
  402768:	cbz	x0, 402778 <ferror@plt+0xcf8>
  40276c:	ldp	x19, x20, [sp, #16]
  402770:	ldp	x29, x30, [sp], #32
  402774:	ret
  402778:	mov	x0, x19
  40277c:	bl	401680 <strlen@plt>
  402780:	add	x1, x0, #0x1
  402784:	cmp	x1, #0x5
  402788:	b.hi	40276c <ferror@plt+0xcec>  // b.pmore
  40278c:	strb	w20, [x19, x0]
  402790:	ldp	x19, x20, [sp, #16]
  402794:	ldp	x29, x30, [sp], #32
  402798:	ret
  40279c:	nop
  4027a0:	stp	x29, x30, [sp, #-288]!
  4027a4:	mov	w9, #0xffffffc8            	// #-56
  4027a8:	mov	w8, #0xffffff80            	// #-128
  4027ac:	mov	x29, sp
  4027b0:	add	x11, sp, #0xe0
  4027b4:	add	x10, sp, #0x120
  4027b8:	stp	x10, x10, [sp, #64]
  4027bc:	adrp	x10, 406000 <ferror@plt+0x4580>
  4027c0:	str	x11, [sp, #80]
  4027c4:	stp	w9, w8, [sp, #88]
  4027c8:	str	x19, [sp, #16]
  4027cc:	adrp	x19, 419000 <ferror@plt+0x17580>
  4027d0:	ldp	x12, x13, [sp, #64]
  4027d4:	stp	x12, x13, [sp, #32]
  4027d8:	ldp	x8, x9, [sp, #80]
  4027dc:	stp	x8, x9, [sp, #48]
  4027e0:	ldr	x0, [x19, #568]
  4027e4:	str	q0, [sp, #96]
  4027e8:	str	q1, [sp, #112]
  4027ec:	str	q2, [sp, #128]
  4027f0:	str	q3, [sp, #144]
  4027f4:	str	q4, [sp, #160]
  4027f8:	str	q5, [sp, #176]
  4027fc:	str	q6, [sp, #192]
  402800:	str	q7, [sp, #208]
  402804:	stp	x1, x2, [sp, #232]
  402808:	add	x1, x10, #0x48
  40280c:	add	x2, sp, #0x20
  402810:	stp	x3, x4, [sp, #248]
  402814:	stp	x5, x6, [sp, #264]
  402818:	str	x7, [sp, #280]
  40281c:	bl	4019e0 <vfprintf@plt>
  402820:	ldr	x1, [x19, #568]
  402824:	mov	w0, #0xa                   	// #10
  402828:	bl	401710 <fputc@plt>
  40282c:	ldr	x19, [sp, #16]
  402830:	ldp	x29, x30, [sp], #288
  402834:	ret
  402838:	stp	x29, x30, [sp, #-32]!
  40283c:	adrp	x0, 419000 <ferror@plt+0x17580>
  402840:	mov	x29, sp
  402844:	stp	x19, x20, [sp, #16]
  402848:	ldr	x20, [x0, #592]
  40284c:	bl	401a10 <__errno_location@plt>
  402850:	mov	x19, x0
  402854:	mov	x0, x20
  402858:	str	wzr, [x19]
  40285c:	bl	401a80 <ferror@plt>
  402860:	cbz	w0, 402900 <ferror@plt+0xe80>
  402864:	ldr	w0, [x19]
  402868:	cmp	w0, #0x9
  40286c:	b.ne	4028b0 <ferror@plt+0xe30>  // b.any
  402870:	adrp	x0, 419000 <ferror@plt+0x17580>
  402874:	ldr	x20, [x0, #568]
  402878:	str	wzr, [x19]
  40287c:	mov	x0, x20
  402880:	bl	401a80 <ferror@plt>
  402884:	cbnz	w0, 402898 <ferror@plt+0xe18>
  402888:	mov	x0, x20
  40288c:	bl	401990 <fflush@plt>
  402890:	cbz	w0, 4028e0 <ferror@plt+0xe60>
  402894:	nop
  402898:	ldr	w0, [x19]
  40289c:	cmp	w0, #0x9
  4028a0:	b.ne	4028d8 <ferror@plt+0xe58>  // b.any
  4028a4:	ldp	x19, x20, [sp, #16]
  4028a8:	ldp	x29, x30, [sp], #32
  4028ac:	ret
  4028b0:	cmp	w0, #0x20
  4028b4:	b.eq	402870 <ferror@plt+0xdf0>  // b.none
  4028b8:	adrp	x1, 406000 <ferror@plt+0x4580>
  4028bc:	mov	w2, #0x5                   	// #5
  4028c0:	add	x1, x1, #0x68
  4028c4:	cbz	w0, 40292c <ferror@plt+0xeac>
  4028c8:	mov	x0, #0x0                   	// #0
  4028cc:	bl	4019b0 <dcgettext@plt>
  4028d0:	bl	4018d0 <warn@plt>
  4028d4:	nop
  4028d8:	mov	w0, #0x1                   	// #1
  4028dc:	bl	401660 <_exit@plt>
  4028e0:	mov	x0, x20
  4028e4:	bl	401740 <fileno@plt>
  4028e8:	tbnz	w0, #31, 402898 <ferror@plt+0xe18>
  4028ec:	bl	4016b0 <dup@plt>
  4028f0:	tbnz	w0, #31, 402898 <ferror@plt+0xe18>
  4028f4:	bl	401840 <close@plt>
  4028f8:	cbz	w0, 4028a4 <ferror@plt+0xe24>
  4028fc:	b	402898 <ferror@plt+0xe18>
  402900:	mov	x0, x20
  402904:	bl	401990 <fflush@plt>
  402908:	cbnz	w0, 402864 <ferror@plt+0xde4>
  40290c:	mov	x0, x20
  402910:	bl	401740 <fileno@plt>
  402914:	tbnz	w0, #31, 402864 <ferror@plt+0xde4>
  402918:	bl	4016b0 <dup@plt>
  40291c:	tbnz	w0, #31, 402864 <ferror@plt+0xde4>
  402920:	bl	401840 <close@plt>
  402924:	cbz	w0, 402870 <ferror@plt+0xdf0>
  402928:	b	402864 <ferror@plt+0xde4>
  40292c:	mov	x0, #0x0                   	// #0
  402930:	bl	4019b0 <dcgettext@plt>
  402934:	bl	4019a0 <warnx@plt>
  402938:	b	4028d8 <ferror@plt+0xe58>
  40293c:	nop
  402940:	stp	x29, x30, [sp, #-64]!
  402944:	mov	x29, sp
  402948:	stp	x19, x20, [sp, #16]
  40294c:	stp	x21, x22, [sp, #32]
  402950:	str	x23, [sp, #48]
  402954:	cbz	x0, 4029cc <ferror@plt+0xf4c>
  402958:	mov	x21, x1
  40295c:	cbz	x1, 402a20 <ferror@plt+0xfa0>
  402960:	mov	x22, x2
  402964:	cbz	x2, 402a00 <ferror@plt+0xf80>
  402968:	mov	x19, x0
  40296c:	mov	x23, x3
  402970:	ldp	x0, x20, [x0]
  402974:	add	x20, x20, #0x1
  402978:	lsl	x20, x20, #5
  40297c:	mov	x1, x20
  402980:	bl	401820 <realloc@plt>
  402984:	cmp	x0, #0x0
  402988:	mov	x4, x0
  40298c:	ccmp	x20, #0x0, #0x4, eq  // eq = none
  402990:	b.ne	4029ec <ferror@plt+0xf6c>  // b.any
  402994:	ldr	x5, [x19, #8]
  402998:	add	x0, x5, #0x1
  40299c:	stp	x4, x0, [x19]
  4029a0:	lsl	x5, x5, #5
  4029a4:	add	x0, x4, x5
  4029a8:	str	x22, [x0, #8]
  4029ac:	str	xzr, [x0, #24]
  4029b0:	str	x21, [x4, x5]
  4029b4:	ldp	x19, x20, [sp, #16]
  4029b8:	ldp	x21, x22, [sp, #32]
  4029bc:	str	x23, [x0, #16]
  4029c0:	ldr	x23, [sp, #48]
  4029c4:	ldp	x29, x30, [sp], #64
  4029c8:	ret
  4029cc:	adrp	x3, 406000 <ferror@plt+0x4580>
  4029d0:	adrp	x1, 406000 <ferror@plt+0x4580>
  4029d4:	adrp	x0, 406000 <ferror@plt+0x4580>
  4029d8:	add	x3, x3, #0xdd0
  4029dc:	add	x1, x1, #0x968
  4029e0:	add	x0, x0, #0x988
  4029e4:	mov	w2, #0xa4                  	// #164
  4029e8:	bl	401a00 <__assert_fail@plt>
  4029ec:	adrp	x1, 406000 <ferror@plt+0x4580>
  4029f0:	mov	x2, x20
  4029f4:	add	x1, x1, #0x9a8
  4029f8:	mov	w0, #0x1                   	// #1
  4029fc:	bl	401a60 <err@plt>
  402a00:	adrp	x3, 406000 <ferror@plt+0x4580>
  402a04:	adrp	x1, 406000 <ferror@plt+0x4580>
  402a08:	adrp	x0, 406000 <ferror@plt+0x4580>
  402a0c:	add	x3, x3, #0xdd0
  402a10:	add	x1, x1, #0x968
  402a14:	add	x0, x0, #0x998
  402a18:	mov	w2, #0xa6                  	// #166
  402a1c:	bl	401a00 <__assert_fail@plt>
  402a20:	adrp	x3, 406000 <ferror@plt+0x4580>
  402a24:	adrp	x1, 406000 <ferror@plt+0x4580>
  402a28:	adrp	x0, 406000 <ferror@plt+0x4580>
  402a2c:	add	x3, x3, #0xdd0
  402a30:	add	x1, x1, #0x968
  402a34:	add	x0, x0, #0x990
  402a38:	mov	w2, #0xa5                  	// #165
  402a3c:	bl	401a00 <__assert_fail@plt>
  402a40:	stp	x29, x30, [sp, #-288]!
  402a44:	mov	w9, #0xffffffc8            	// #-56
  402a48:	mov	w8, #0xffffff80            	// #-128
  402a4c:	mov	x29, sp
  402a50:	add	x11, sp, #0xe0
  402a54:	add	x12, sp, #0x120
  402a58:	stp	x12, x12, [sp, #64]
  402a5c:	mov	x10, x0
  402a60:	str	x11, [sp, #80]
  402a64:	stp	w9, w8, [sp, #88]
  402a68:	str	x19, [sp, #16]
  402a6c:	adrp	x19, 419000 <ferror@plt+0x17580>
  402a70:	ldp	x12, x13, [sp, #64]
  402a74:	stp	x12, x13, [sp, #32]
  402a78:	ldp	x8, x9, [sp, #80]
  402a7c:	stp	x8, x9, [sp, #48]
  402a80:	ldr	x0, [x19, #568]
  402a84:	str	q0, [sp, #96]
  402a88:	str	q1, [sp, #112]
  402a8c:	str	q2, [sp, #128]
  402a90:	str	q3, [sp, #144]
  402a94:	str	q4, [sp, #160]
  402a98:	str	q5, [sp, #176]
  402a9c:	str	q6, [sp, #192]
  402aa0:	str	q7, [sp, #208]
  402aa4:	stp	x1, x2, [sp, #232]
  402aa8:	mov	x1, x10
  402aac:	add	x2, sp, #0x20
  402ab0:	stp	x3, x4, [sp, #248]
  402ab4:	stp	x5, x6, [sp, #264]
  402ab8:	str	x7, [sp, #280]
  402abc:	bl	4019e0 <vfprintf@plt>
  402ac0:	ldr	x1, [x19, #568]
  402ac4:	mov	w0, #0xa                   	// #10
  402ac8:	bl	401710 <fputc@plt>
  402acc:	ldr	x19, [sp, #16]
  402ad0:	ldp	x29, x30, [sp], #288
  402ad4:	ret
  402ad8:	mov	x12, #0x2030                	// #8240
  402adc:	sub	sp, sp, x12
  402ae0:	sxtb	w2, w2
  402ae4:	cmp	w2, #0x4f
  402ae8:	stp	x29, x30, [sp]
  402aec:	mov	x29, sp
  402af0:	stp	x19, x20, [sp, #16]
  402af4:	mov	x19, x0
  402af8:	stp	x21, x22, [sp, #32]
  402afc:	mov	x21, x1
  402b00:	b.eq	402b18 <ferror@plt+0x1098>  // b.none
  402b04:	b.gt	402b78 <ferror@plt+0x10f8>
  402b08:	cmp	w2, #0x48
  402b0c:	b.eq	402b80 <ferror@plt+0x1100>  // b.none
  402b10:	cmp	w2, #0x49
  402b14:	b.ne	402c84 <ferror@plt+0x1204>  // b.any
  402b18:	mov	x0, x21
  402b1c:	add	x5, sp, #0x30
  402b20:	add	x4, x19, #0x8
  402b24:	add	x3, x19, #0x28
  402b28:	add	x2, x19, #0x20
  402b2c:	adrp	x1, 406000 <ferror@plt+0x4580>
  402b30:	add	x1, x1, #0x9c8
  402b34:	bl	401790 <__isoc99_fscanf@plt>
  402b38:	cmp	w0, #0x4
  402b3c:	b.ne	402cf0 <ferror@plt+0x1270>  // b.any
  402b40:	ldrsb	w0, [sp, #48]
  402b44:	mov	w20, #0xffffffea            	// #-22
  402b48:	cmp	w0, #0xa
  402b4c:	csel	w20, w20, wzr, ne  // ne = any
  402b50:	adrp	x0, 419000 <ferror@plt+0x17580>
  402b54:	ldr	w0, [x0, #612]
  402b58:	tbnz	w0, #2, 402c94 <ferror@plt+0x1214>
  402b5c:	mov	w0, w20
  402b60:	mov	x12, #0x2030                	// #8240
  402b64:	ldp	x29, x30, [sp]
  402b68:	ldp	x19, x20, [sp, #16]
  402b6c:	ldp	x21, x22, [sp, #32]
  402b70:	add	sp, sp, x12
  402b74:	ret
  402b78:	cmp	w2, #0x53
  402b7c:	b.ne	402c84 <ferror@plt+0x1204>  // b.any
  402b80:	add	x3, x19, #0x28
  402b84:	add	x2, x19, #0x20
  402b88:	mov	x0, x21
  402b8c:	adrp	x1, 406000 <ferror@plt+0x4580>
  402b90:	add	x1, x1, #0x9e0
  402b94:	bl	401790 <__isoc99_fscanf@plt>
  402b98:	mov	w20, w0
  402b9c:	cmp	w0, #0x2
  402ba0:	b.ne	402b50 <ferror@plt+0x10d0>  // b.any
  402ba4:	add	x2, sp, #0x30
  402ba8:	mov	x0, x21
  402bac:	adrp	x1, 406000 <ferror@plt+0x4580>
  402bb0:	add	x1, x1, #0x9f0
  402bb4:	bl	401790 <__isoc99_fscanf@plt>
  402bb8:	mov	w20, w0
  402bbc:	cmp	w0, #0x1
  402bc0:	b.ne	402b50 <ferror@plt+0x10d0>  // b.any
  402bc4:	ldr	x22, [x19, #16]
  402bc8:	cbz	x22, 402d04 <ferror@plt+0x1284>
  402bcc:	mov	x0, x22
  402bd0:	bl	401680 <strlen@plt>
  402bd4:	mov	x20, x0
  402bd8:	add	x0, sp, #0x30
  402bdc:	bl	401680 <strlen@plt>
  402be0:	cmp	x20, x0
  402be4:	add	x20, x0, #0x1
  402be8:	b.cc	402d30 <ferror@plt+0x12b0>  // b.lo, b.ul, b.last
  402bec:	mov	x2, x20
  402bf0:	add	x1, sp, #0x30
  402bf4:	mov	x0, x22
  402bf8:	bl	401650 <memcpy@plt>
  402bfc:	str	x22, [x19, #16]
  402c00:	mov	x2, x21
  402c04:	add	x0, sp, #0x30
  402c08:	mov	w1, #0x2000                	// #8192
  402c0c:	bl	401a50 <fgets@plt>
  402c10:	cbz	x0, 402d4c <ferror@plt+0x12cc>
  402c14:	ldrsb	w0, [sp, #48]
  402c18:	cbz	w0, 402c84 <ferror@plt+0x1204>
  402c1c:	add	x2, sp, #0x30
  402c20:	mov	x1, x2
  402c24:	nop
  402c28:	cmp	w0, #0xa
  402c2c:	b.eq	402cf8 <ferror@plt+0x1278>  // b.none
  402c30:	strb	w0, [x1], #1
  402c34:	ldrsb	w0, [x2, #1]!
  402c38:	cbnz	w0, 402c28 <ferror@plt+0x11a8>
  402c3c:	ldr	x21, [x19, #24]
  402c40:	strb	wzr, [x1]
  402c44:	cbz	x21, 402d5c <ferror@plt+0x12dc>
  402c48:	mov	x0, x21
  402c4c:	bl	401680 <strlen@plt>
  402c50:	mov	x20, x0
  402c54:	add	x0, sp, #0x30
  402c58:	bl	401680 <strlen@plt>
  402c5c:	cmp	x20, x0
  402c60:	add	x20, x0, #0x1
  402c64:	b.cc	402d88 <ferror@plt+0x1308>  // b.lo, b.ul, b.last
  402c68:	mov	x2, x20
  402c6c:	add	x1, sp, #0x30
  402c70:	mov	x0, x21
  402c74:	mov	w20, #0x0                   	// #0
  402c78:	bl	401650 <memcpy@plt>
  402c7c:	str	x21, [x19, #24]
  402c80:	b	402b50 <ferror@plt+0x10d0>
  402c84:	adrp	x0, 419000 <ferror@plt+0x17580>
  402c88:	mov	w20, #0x0                   	// #0
  402c8c:	ldr	w0, [x0, #612]
  402c90:	tbz	w0, #2, 402b5c <ferror@plt+0x10dc>
  402c94:	adrp	x0, 419000 <ferror@plt+0x17580>
  402c98:	ldr	x19, [x0, #568]
  402c9c:	bl	401760 <getpid@plt>
  402ca0:	adrp	x4, 406000 <ferror@plt+0x4580>
  402ca4:	mov	w2, w0
  402ca8:	add	x4, x4, #0x648
  402cac:	adrp	x3, 406000 <ferror@plt+0x4580>
  402cb0:	add	x3, x3, #0x650
  402cb4:	mov	x0, x19
  402cb8:	adrp	x1, 406000 <ferror@plt+0x4580>
  402cbc:	add	x1, x1, #0x660
  402cc0:	bl	401a40 <fprintf@plt>
  402cc4:	mov	w1, w20
  402cc8:	adrp	x0, 406000 <ferror@plt+0x4580>
  402ccc:	add	x0, x0, #0xa18
  402cd0:	bl	402a40 <ferror@plt+0xfc0>
  402cd4:	mov	w0, w20
  402cd8:	mov	x12, #0x2030                	// #8240
  402cdc:	ldp	x29, x30, [sp]
  402ce0:	ldp	x19, x20, [sp, #16]
  402ce4:	ldp	x21, x22, [sp, #32]
  402ce8:	add	sp, sp, x12
  402cec:	ret
  402cf0:	mov	w20, #0xffffffea            	// #-22
  402cf4:	b	402b50 <ferror@plt+0x10d0>
  402cf8:	ldrsb	w0, [x2, #1]!
  402cfc:	cbnz	w0, 402c28 <ferror@plt+0x11a8>
  402d00:	b	402c3c <ferror@plt+0x11bc>
  402d04:	add	x0, sp, #0x30
  402d08:	bl	401830 <strdup@plt>
  402d0c:	str	x0, [x19, #16]
  402d10:	cbnz	x0, 402c00 <ferror@plt+0x1180>
  402d14:	adrp	x2, 406000 <ferror@plt+0x4580>
  402d18:	adrp	x1, 406000 <ferror@plt+0x4580>
  402d1c:	add	x2, x2, #0x968
  402d20:	add	x1, x1, #0x9f8
  402d24:	mov	w3, #0x14f                 	// #335
  402d28:	mov	w0, #0x1                   	// #1
  402d2c:	bl	401a60 <err@plt>
  402d30:	mov	x0, x22
  402d34:	mov	x1, x20
  402d38:	bl	401820 <realloc@plt>
  402d3c:	mov	x22, x0
  402d40:	cbnz	x0, 402bec <ferror@plt+0x116c>
  402d44:	str	xzr, [x19, #16]
  402d48:	b	402d14 <ferror@plt+0x1294>
  402d4c:	bl	401a10 <__errno_location@plt>
  402d50:	ldr	w20, [x0]
  402d54:	neg	w20, w20
  402d58:	b	402b50 <ferror@plt+0x10d0>
  402d5c:	add	x0, sp, #0x30
  402d60:	bl	401830 <strdup@plt>
  402d64:	str	x0, [x19, #24]
  402d68:	cbnz	x0, 402c84 <ferror@plt+0x1204>
  402d6c:	adrp	x2, 406000 <ferror@plt+0x4580>
  402d70:	adrp	x1, 406000 <ferror@plt+0x4580>
  402d74:	add	x2, x2, #0x968
  402d78:	add	x1, x1, #0x9f8
  402d7c:	mov	w3, #0x159                 	// #345
  402d80:	mov	w0, #0x1                   	// #1
  402d84:	bl	401a60 <err@plt>
  402d88:	mov	x0, x21
  402d8c:	mov	x1, x20
  402d90:	bl	401820 <realloc@plt>
  402d94:	mov	x21, x0
  402d98:	cbnz	x0, 402c68 <ferror@plt+0x11e8>
  402d9c:	str	xzr, [x19, #24]
  402da0:	b	402d6c <ferror@plt+0x12ec>
  402da4:	nop
  402da8:	stp	x29, x30, [sp, #-48]!
  402dac:	adrp	x0, 406000 <ferror@plt+0x4580>
  402db0:	add	x0, x0, #0xa38
  402db4:	mov	x29, sp
  402db8:	stp	x19, x20, [sp, #16]
  402dbc:	adrp	x19, 419000 <ferror@plt+0x17580>
  402dc0:	bl	401a20 <getenv@plt>
  402dc4:	ldr	w2, [x19, #612]
  402dc8:	tbz	w2, #1, 402e2c <ferror@plt+0x13ac>
  402dcc:	bl	4016f0 <getuid@plt>
  402dd0:	mov	w20, w0
  402dd4:	bl	4016e0 <geteuid@plt>
  402dd8:	cmp	w20, w0
  402ddc:	b.eq	402e84 <ferror@plt+0x1404>  // b.none
  402de0:	ldr	w0, [x19, #612]
  402de4:	adrp	x1, 419000 <ferror@plt+0x17580>
  402de8:	orr	w0, w0, #0x1000000
  402dec:	str	w0, [x19, #612]
  402df0:	ldr	x20, [x1, #568]
  402df4:	bl	401760 <getpid@plt>
  402df8:	mov	w2, w0
  402dfc:	adrp	x3, 406000 <ferror@plt+0x4580>
  402e00:	adrp	x1, 406000 <ferror@plt+0x4580>
  402e04:	mov	x0, x20
  402e08:	add	x3, x3, #0x650
  402e0c:	add	x1, x1, #0xa58
  402e10:	bl	401a40 <fprintf@plt>
  402e14:	ldr	w2, [x19, #612]
  402e18:	orr	w2, w2, #0x2
  402e1c:	str	w2, [x19, #612]
  402e20:	ldp	x19, x20, [sp, #16]
  402e24:	ldp	x29, x30, [sp], #48
  402e28:	ret
  402e2c:	mov	w2, #0x2                   	// #2
  402e30:	cbz	x0, 402e1c <ferror@plt+0x139c>
  402e34:	add	x1, sp, #0x28
  402e38:	mov	w2, #0x0                   	// #0
  402e3c:	bl	401670 <strtoul@plt>
  402e40:	mov	x20, x0
  402e44:	ldr	x0, [sp, #40]
  402e48:	cbz	x0, 402e68 <ferror@plt+0x13e8>
  402e4c:	adrp	x1, 406000 <ferror@plt+0x4580>
  402e50:	add	x1, x1, #0xa50
  402e54:	bl	4018c0 <strcmp@plt>
  402e58:	cbnz	w0, 402e68 <ferror@plt+0x13e8>
  402e5c:	mov	w0, #0xffff                	// #65535
  402e60:	str	w0, [x19, #612]
  402e64:	b	402dcc <ferror@plt+0x134c>
  402e68:	str	w20, [x19, #612]
  402e6c:	mov	w2, #0x2                   	// #2
  402e70:	cbnz	w20, 402dcc <ferror@plt+0x134c>
  402e74:	str	w2, [x19, #612]
  402e78:	ldp	x19, x20, [sp, #16]
  402e7c:	ldp	x29, x30, [sp], #48
  402e80:	ret
  402e84:	bl	401930 <getgid@plt>
  402e88:	mov	w20, w0
  402e8c:	bl	4016c0 <getegid@plt>
  402e90:	cmp	w20, w0
  402e94:	b.ne	402de0 <ferror@plt+0x1360>  // b.any
  402e98:	b	402e14 <ferror@plt+0x1394>
  402e9c:	nop
  402ea0:	stp	x29, x30, [sp, #-16]!
  402ea4:	mov	x1, #0x90                  	// #144
  402ea8:	mov	x0, #0x1                   	// #1
  402eac:	mov	x29, sp
  402eb0:	bl	401800 <calloc@plt>
  402eb4:	cbnz	x0, 402ecc <ferror@plt+0x144c>
  402eb8:	adrp	x1, 406000 <ferror@plt+0x4580>
  402ebc:	mov	x2, #0x90                  	// #144
  402ec0:	add	x1, x1, #0x9a8
  402ec4:	mov	w0, #0x1                   	// #1
  402ec8:	bl	401a60 <err@plt>
  402ecc:	ldp	x29, x30, [sp], #16
  402ed0:	ret
  402ed4:	nop
  402ed8:	cbz	x0, 402f14 <ferror@plt+0x1494>
  402edc:	stp	x29, x30, [sp, #-32]!
  402ee0:	mov	x29, sp
  402ee4:	str	x19, [sp, #16]
  402ee8:	mov	x19, x0
  402eec:	ldr	x0, [x0]
  402ef0:	bl	401910 <free@plt>
  402ef4:	ldr	x0, [x19, #32]
  402ef8:	bl	401910 <free@plt>
  402efc:	ldr	x0, [x19, #40]
  402f00:	bl	401910 <free@plt>
  402f04:	mov	x0, x19
  402f08:	ldr	x19, [sp, #16]
  402f0c:	ldp	x29, x30, [sp], #32
  402f10:	b	401910 <free@plt>
  402f14:	ret
  402f18:	cbz	x0, 402f30 <ferror@plt+0x14b0>
  402f1c:	mov	x2, x0
  402f20:	sxtb	w1, w1
  402f24:	mov	w0, #0x0                   	// #0
  402f28:	strb	w1, [x2, #136]
  402f2c:	ret
  402f30:	stp	x29, x30, [sp, #-16]!
  402f34:	adrp	x3, 406000 <ferror@plt+0x4580>
  402f38:	add	x3, x3, #0xdd0
  402f3c:	mov	x29, sp
  402f40:	adrp	x1, 406000 <ferror@plt+0x4580>
  402f44:	adrp	x0, 406000 <ferror@plt+0x4580>
  402f48:	add	x3, x3, #0x10
  402f4c:	add	x1, x1, #0x968
  402f50:	add	x0, x0, #0x988
  402f54:	mov	w2, #0x7b                  	// #123
  402f58:	bl	401a00 <__assert_fail@plt>
  402f5c:	nop
  402f60:	cbz	x0, 402f74 <ferror@plt+0x14f4>
  402f64:	mov	x2, x0
  402f68:	mov	w0, #0x0                   	// #0
  402f6c:	str	w1, [x2, #140]
  402f70:	ret
  402f74:	stp	x29, x30, [sp, #-16]!
  402f78:	adrp	x3, 406000 <ferror@plt+0x4580>
  402f7c:	add	x3, x3, #0xdd0
  402f80:	mov	x29, sp
  402f84:	adrp	x1, 406000 <ferror@plt+0x4580>
  402f88:	adrp	x0, 406000 <ferror@plt+0x4580>
  402f8c:	add	x3, x3, #0x28
  402f90:	add	x1, x1, #0x968
  402f94:	add	x0, x0, #0x988
  402f98:	mov	w2, #0x83                  	// #131
  402f9c:	bl	401a00 <__assert_fail@plt>
  402fa0:	ldr	q0, [x1]
  402fa4:	mov	x2, x0
  402fa8:	mov	w0, #0x0                   	// #0
  402fac:	str	q0, [x2, #112]
  402fb0:	ret
  402fb4:	nop
  402fb8:	ldr	q0, [x1]
  402fbc:	mov	x2, x0
  402fc0:	mov	w0, #0x0                   	// #0
  402fc4:	str	q0, [x2, #96]
  402fc8:	ret
  402fcc:	nop
  402fd0:	mov	x1, x0
  402fd4:	mov	w0, #0x0                   	// #0
  402fd8:	str	d0, [x1, #128]
  402fdc:	ret
  402fe0:	stp	x29, x30, [sp, #-48]!
  402fe4:	mov	x29, sp
  402fe8:	stp	x19, x20, [sp, #16]
  402fec:	stp	x21, x22, [sp, #32]
  402ff0:	cbz	x0, 4031ec <ferror@plt+0x176c>
  402ff4:	mov	x20, x1
  402ff8:	cbz	x1, 4031c8 <ferror@plt+0x1748>
  402ffc:	mov	x19, x0
  403000:	adrp	x1, 406000 <ferror@plt+0x4580>
  403004:	mov	x0, x20
  403008:	add	x1, x1, #0xa98
  40300c:	str	x20, [x19, #80]
  403010:	str	wzr, [x19, #92]
  403014:	bl	401770 <fopen@plt>
  403018:	str	x0, [x19, #72]
  40301c:	cbz	x0, 403088 <ferror@plt+0x1608>
  403020:	bl	4017e0 <fgetc@plt>
  403024:	mov	w21, w0
  403028:	cmn	w0, #0x1
  40302c:	b.eq	4030fc <ferror@plt+0x167c>  // b.none
  403030:	bl	4018e0 <__ctype_b_loc@plt>
  403034:	mov	x2, x0
  403038:	ldr	x1, [x19, #72]
  40303c:	mov	w0, w21
  403040:	ldr	x2, [x2]
  403044:	ldrh	w2, [x2, w21, sxtw #1]
  403048:	eor	x2, x2, #0x800
  40304c:	ubfx	x2, x2, #11, #1
  403050:	str	w2, [x19, #88]
  403054:	bl	401920 <ungetc@plt>
  403058:	ldr	w0, [x19, #88]
  40305c:	cmp	w0, #0x1
  403060:	b.eq	403134 <ferror@plt+0x16b4>  // b.none
  403064:	adrp	x0, 419000 <ferror@plt+0x17580>
  403068:	mov	w21, #0x0                   	// #0
  40306c:	ldr	w1, [x0, #612]
  403070:	tbnz	w1, #2, 4030a4 <ferror@plt+0x1624>
  403074:	mov	w0, w21
  403078:	ldp	x19, x20, [sp, #16]
  40307c:	ldp	x21, x22, [sp, #32]
  403080:	ldp	x29, x30, [sp], #48
  403084:	ret
  403088:	bl	401a10 <__errno_location@plt>
  40308c:	ldr	w21, [x0]
  403090:	cbz	w21, 403058 <ferror@plt+0x15d8>
  403094:	adrp	x0, 419000 <ferror@plt+0x17580>
  403098:	neg	w21, w21
  40309c:	ldr	w1, [x0, #612]
  4030a0:	tbz	w1, #2, 403074 <ferror@plt+0x15f4>
  4030a4:	adrp	x0, 419000 <ferror@plt+0x17580>
  4030a8:	ldr	x19, [x0, #568]
  4030ac:	bl	401760 <getpid@plt>
  4030b0:	adrp	x4, 406000 <ferror@plt+0x4580>
  4030b4:	adrp	x3, 406000 <ferror@plt+0x4580>
  4030b8:	add	x4, x4, #0x648
  4030bc:	add	x3, x3, #0x650
  4030c0:	mov	w2, w0
  4030c4:	adrp	x1, 406000 <ferror@plt+0x4580>
  4030c8:	mov	x0, x19
  4030cc:	add	x1, x1, #0x660
  4030d0:	bl	401a40 <fprintf@plt>
  4030d4:	mov	x1, x20
  4030d8:	mov	w2, w21
  4030dc:	adrp	x0, 406000 <ferror@plt+0x4580>
  4030e0:	add	x0, x0, #0xad8
  4030e4:	bl	402a40 <ferror@plt+0xfc0>
  4030e8:	mov	w0, w21
  4030ec:	ldp	x19, x20, [sp, #16]
  4030f0:	ldp	x21, x22, [sp, #32]
  4030f4:	ldp	x29, x30, [sp], #48
  4030f8:	ret
  4030fc:	ldr	x0, [x19, #72]
  403100:	bl	401a80 <ferror@plt>
  403104:	cbz	w0, 403058 <ferror@plt+0x15d8>
  403108:	bl	401a10 <__errno_location@plt>
  40310c:	ldr	w0, [x0]
  403110:	neg	w21, w0
  403114:	cbz	w0, 403058 <ferror@plt+0x15d8>
  403118:	ldr	x0, [x19, #72]
  40311c:	cbz	x0, 403210 <ferror@plt+0x1790>
  403120:	bl	401750 <fclose@plt>
  403124:	str	xzr, [x19, #72]
  403128:	adrp	x0, 419000 <ferror@plt+0x17580>
  40312c:	ldr	w1, [x0, #612]
  403130:	b	403070 <ferror@plt+0x15f0>
  403134:	ldr	x3, [x19, #72]
  403138:	adrp	x1, 406000 <ferror@plt+0x4580>
  40313c:	mov	x0, x19
  403140:	add	x1, x1, #0xaa0
  403144:	mov	x2, x20
  403148:	bl	402940 <ferror@plt+0xec0>
  40314c:	cbz	x0, 4031b8 <ferror@plt+0x1738>
  403150:	adrp	x19, 419000 <ferror@plt+0x17580>
  403154:	ldrb	w2, [x0, #24]
  403158:	ldr	w1, [x19, #612]
  40315c:	orr	w2, w2, #0x1
  403160:	strb	w2, [x0, #24]
  403164:	and	w21, w1, #0x8
  403168:	tbz	w1, #3, 403070 <ferror@plt+0x15f0>
  40316c:	adrp	x0, 419000 <ferror@plt+0x17580>
  403170:	mov	w21, #0x0                   	// #0
  403174:	ldr	x22, [x0, #568]
  403178:	bl	401760 <getpid@plt>
  40317c:	adrp	x4, 406000 <ferror@plt+0x4580>
  403180:	mov	w2, w0
  403184:	add	x4, x4, #0xaa8
  403188:	adrp	x3, 406000 <ferror@plt+0x4580>
  40318c:	add	x3, x3, #0x650
  403190:	mov	x0, x22
  403194:	adrp	x1, 406000 <ferror@plt+0x4580>
  403198:	add	x1, x1, #0x660
  40319c:	bl	401a40 <fprintf@plt>
  4031a0:	mov	x1, x20
  4031a4:	adrp	x0, 406000 <ferror@plt+0x4580>
  4031a8:	add	x0, x0, #0xab0
  4031ac:	bl	402a40 <ferror@plt+0xfc0>
  4031b0:	ldr	w1, [x19, #612]
  4031b4:	b	403070 <ferror@plt+0x15f0>
  4031b8:	adrp	x0, 419000 <ferror@plt+0x17580>
  4031bc:	mov	w21, #0xfffffff4            	// #-12
  4031c0:	ldr	w1, [x0, #612]
  4031c4:	b	403070 <ferror@plt+0x15f0>
  4031c8:	adrp	x3, 406000 <ferror@plt+0x4580>
  4031cc:	add	x3, x3, #0xdd0
  4031d0:	adrp	x1, 406000 <ferror@plt+0x4580>
  4031d4:	adrp	x0, 406000 <ferror@plt+0x4580>
  4031d8:	add	x3, x3, #0x40
  4031dc:	add	x1, x1, #0x968
  4031e0:	add	x0, x0, #0x998
  4031e4:	mov	w2, #0xb9                  	// #185
  4031e8:	bl	401a00 <__assert_fail@plt>
  4031ec:	adrp	x3, 406000 <ferror@plt+0x4580>
  4031f0:	add	x3, x3, #0xdd0
  4031f4:	adrp	x1, 406000 <ferror@plt+0x4580>
  4031f8:	adrp	x0, 406000 <ferror@plt+0x4580>
  4031fc:	add	x3, x3, #0x40
  403200:	add	x1, x1, #0x968
  403204:	add	x0, x0, #0x988
  403208:	mov	w2, #0xb8                  	// #184
  40320c:	bl	401a00 <__assert_fail@plt>
  403210:	adrp	x0, 419000 <ferror@plt+0x17580>
  403214:	ldr	w1, [x0, #612]
  403218:	b	403070 <ferror@plt+0x15f0>
  40321c:	nop
  403220:	cbz	x0, 40322c <ferror@plt+0x17ac>
  403224:	ldr	x0, [x0, #80]
  403228:	ret
  40322c:	stp	x29, x30, [sp, #-16]!
  403230:	adrp	x3, 406000 <ferror@plt+0x4580>
  403234:	add	x3, x3, #0xdd0
  403238:	mov	x29, sp
  40323c:	adrp	x1, 406000 <ferror@plt+0x4580>
  403240:	adrp	x0, 406000 <ferror@plt+0x4580>
  403244:	add	x3, x3, #0x58
  403248:	add	x1, x1, #0x968
  40324c:	add	x0, x0, #0xaf8
  403250:	mov	w2, #0xe5                  	// #229
  403254:	bl	401a00 <__assert_fail@plt>
  403258:	cbz	x0, 403264 <ferror@plt+0x17e4>
  40325c:	ldr	w0, [x0, #92]
  403260:	ret
  403264:	stp	x29, x30, [sp, #-16]!
  403268:	adrp	x3, 406000 <ferror@plt+0x4580>
  40326c:	add	x3, x3, #0xdd0
  403270:	mov	x29, sp
  403274:	adrp	x1, 406000 <ferror@plt+0x4580>
  403278:	adrp	x0, 406000 <ferror@plt+0x4580>
  40327c:	add	x3, x3, #0x70
  403280:	add	x1, x1, #0x968
  403284:	add	x0, x0, #0xaf8
  403288:	mov	w2, #0xeb                  	// #235
  40328c:	bl	401a00 <__assert_fail@plt>
  403290:	stp	x29, x30, [sp, #-64]!
  403294:	mov	x29, sp
  403298:	stp	x19, x20, [sp, #16]
  40329c:	stp	x21, x22, [sp, #32]
  4032a0:	stp	x23, x24, [sp, #48]
  4032a4:	cbz	x0, 4033f8 <ferror@plt+0x1978>
  4032a8:	mov	x21, x1
  4032ac:	cbz	x1, 403440 <ferror@plt+0x19c0>
  4032b0:	mov	x20, x2
  4032b4:	cbz	x2, 40341c <ferror@plt+0x199c>
  4032b8:	mov	x22, x0
  4032bc:	adrp	x1, 406000 <ferror@plt+0x4580>
  4032c0:	mov	x0, x2
  4032c4:	add	x1, x1, #0xa98
  4032c8:	bl	401770 <fopen@plt>
  4032cc:	mov	x19, x0
  4032d0:	cbz	x0, 403384 <ferror@plt+0x1904>
  4032d4:	nop
  4032d8:	mov	x0, x19
  4032dc:	bl	4017e0 <fgetc@plt>
  4032e0:	cmp	w0, #0xa
  4032e4:	ccmn	w0, #0x1, #0x4, ne  // ne = any
  4032e8:	b.ne	4032d8 <ferror@plt+0x1858>  // b.any
  4032ec:	mov	x0, x19
  4032f0:	bl	401a80 <ferror@plt>
  4032f4:	cbnz	w0, 403384 <ferror@plt+0x1904>
  4032f8:	adrp	x24, 419000 <ferror@plt+0x17580>
  4032fc:	ldr	w0, [x24, #612]
  403300:	tbnz	w0, #3, 4033b8 <ferror@plt+0x1938>
  403304:	mov	x3, x19
  403308:	mov	x0, x22
  40330c:	mov	x2, x20
  403310:	mov	x1, x21
  403314:	bl	402940 <ferror@plt+0xec0>
  403318:	mov	w23, #0x0                   	// #0
  40331c:	ldr	w0, [x24, #612]
  403320:	tbz	w0, #3, 4033a0 <ferror@plt+0x1920>
  403324:	adrp	x0, 419000 <ferror@plt+0x17580>
  403328:	ldr	x19, [x0, #568]
  40332c:	bl	401760 <getpid@plt>
  403330:	adrp	x4, 406000 <ferror@plt+0x4580>
  403334:	add	x4, x4, #0xaa8
  403338:	mov	w2, w0
  40333c:	adrp	x3, 406000 <ferror@plt+0x4580>
  403340:	mov	x0, x19
  403344:	add	x3, x3, #0x650
  403348:	adrp	x1, 406000 <ferror@plt+0x4580>
  40334c:	add	x1, x1, #0x660
  403350:	bl	401a40 <fprintf@plt>
  403354:	mov	x2, x21
  403358:	mov	x1, x20
  40335c:	mov	w3, w23
  403360:	adrp	x0, 406000 <ferror@plt+0x4580>
  403364:	add	x0, x0, #0xb10
  403368:	bl	402a40 <ferror@plt+0xfc0>
  40336c:	mov	w0, w23
  403370:	ldp	x19, x20, [sp, #16]
  403374:	ldp	x21, x22, [sp, #32]
  403378:	ldp	x23, x24, [sp, #48]
  40337c:	ldp	x29, x30, [sp], #64
  403380:	ret
  403384:	bl	401a10 <__errno_location@plt>
  403388:	ldr	w23, [x0]
  40338c:	adrp	x24, 419000 <ferror@plt+0x17580>
  403390:	neg	w23, w23
  403394:	cbz	w23, 403304 <ferror@plt+0x1884>
  403398:	ldr	w0, [x24, #612]
  40339c:	tbnz	w0, #3, 403324 <ferror@plt+0x18a4>
  4033a0:	mov	w0, w23
  4033a4:	ldp	x19, x20, [sp, #16]
  4033a8:	ldp	x21, x22, [sp, #32]
  4033ac:	ldp	x23, x24, [sp, #48]
  4033b0:	ldp	x29, x30, [sp], #64
  4033b4:	ret
  4033b8:	adrp	x0, 419000 <ferror@plt+0x17580>
  4033bc:	ldr	x23, [x0, #568]
  4033c0:	bl	401760 <getpid@plt>
  4033c4:	adrp	x4, 406000 <ferror@plt+0x4580>
  4033c8:	mov	w2, w0
  4033cc:	add	x4, x4, #0xaa8
  4033d0:	adrp	x3, 406000 <ferror@plt+0x4580>
  4033d4:	adrp	x1, 406000 <ferror@plt+0x4580>
  4033d8:	add	x3, x3, #0x650
  4033dc:	add	x1, x1, #0x660
  4033e0:	mov	x0, x23
  4033e4:	bl	401a40 <fprintf@plt>
  4033e8:	adrp	x0, 406000 <ferror@plt+0x4580>
  4033ec:	add	x0, x0, #0xb00
  4033f0:	bl	402a40 <ferror@plt+0xfc0>
  4033f4:	b	403304 <ferror@plt+0x1884>
  4033f8:	adrp	x3, 406000 <ferror@plt+0x4580>
  4033fc:	add	x3, x3, #0xdd0
  403400:	adrp	x1, 406000 <ferror@plt+0x4580>
  403404:	adrp	x0, 406000 <ferror@plt+0x4580>
  403408:	add	x3, x3, #0x88
  40340c:	add	x1, x1, #0x968
  403410:	add	x0, x0, #0x988
  403414:	mov	w2, #0xf5                  	// #245
  403418:	bl	401a00 <__assert_fail@plt>
  40341c:	adrp	x3, 406000 <ferror@plt+0x4580>
  403420:	add	x3, x3, #0xdd0
  403424:	adrp	x1, 406000 <ferror@plt+0x4580>
  403428:	adrp	x0, 406000 <ferror@plt+0x4580>
  40342c:	add	x3, x3, #0x88
  403430:	add	x1, x1, #0x968
  403434:	add	x0, x0, #0x998
  403438:	mov	w2, #0xf7                  	// #247
  40343c:	bl	401a00 <__assert_fail@plt>
  403440:	adrp	x3, 406000 <ferror@plt+0x4580>
  403444:	add	x3, x3, #0xdd0
  403448:	adrp	x1, 406000 <ferror@plt+0x4580>
  40344c:	adrp	x0, 406000 <ferror@plt+0x4580>
  403450:	add	x3, x3, #0x88
  403454:	add	x1, x1, #0x968
  403458:	add	x0, x0, #0x990
  40345c:	mov	w2, #0xf6                  	// #246
  403460:	bl	401a00 <__assert_fail@plt>
  403464:	nop
  403468:	cbz	x0, 403474 <ferror@plt+0x19f4>
  40346c:	add	x0, x0, #0x20
  403470:	ret
  403474:	stp	x29, x30, [sp, #-16]!
  403478:	adrp	x3, 406000 <ferror@plt+0x4580>
  40347c:	add	x3, x3, #0xdd0
  403480:	mov	x29, sp
  403484:	adrp	x1, 406000 <ferror@plt+0x4580>
  403488:	adrp	x0, 406000 <ferror@plt+0x4580>
  40348c:	add	x3, x3, #0xa0
  403490:	add	x1, x1, #0x968
  403494:	add	x0, x0, #0xb40
  403498:	mov	w2, #0x119                 	// #281
  40349c:	bl	401a00 <__assert_fail@plt>
  4034a0:	cbz	x0, 4034b0 <ferror@plt+0x1a30>
  4034a4:	ldr	x0, [x0, #48]
  4034a8:	ldr	x0, [x0, #8]
  4034ac:	ret
  4034b0:	stp	x29, x30, [sp, #-16]!
  4034b4:	adrp	x3, 406000 <ferror@plt+0x4580>
  4034b8:	add	x3, x3, #0xdd0
  4034bc:	mov	x29, sp
  4034c0:	adrp	x1, 406000 <ferror@plt+0x4580>
  4034c4:	adrp	x0, 406000 <ferror@plt+0x4580>
  4034c8:	add	x3, x3, #0xb8
  4034cc:	add	x1, x1, #0x968
  4034d0:	add	x0, x0, #0xb40
  4034d4:	mov	w2, #0x120                 	// #288
  4034d8:	bl	401a00 <__assert_fail@plt>
  4034dc:	nop
  4034e0:	cbz	x0, 403504 <ferror@plt+0x1a84>
  4034e4:	mov	x1, x0
  4034e8:	mov	w0, #0x0                   	// #0
  4034ec:	ldr	x2, [x1, #8]
  4034f0:	cbnz	x2, 403500 <ferror@plt+0x1a80>
  4034f4:	ldrsb	w0, [x1]
  4034f8:	cmp	w0, #0x0
  4034fc:	cset	w0, eq  // eq = none
  403500:	ret
  403504:	stp	x29, x30, [sp, #-16]!
  403508:	adrp	x3, 406000 <ferror@plt+0x4580>
  40350c:	add	x3, x3, #0xdd0
  403510:	mov	x29, sp
  403514:	adrp	x1, 406000 <ferror@plt+0x4580>
  403518:	adrp	x0, 406000 <ferror@plt+0x4580>
  40351c:	add	x3, x3, #0xd8
  403520:	add	x1, x1, #0x968
  403524:	add	x0, x0, #0xb40
  403528:	mov	w2, #0x126                 	// #294
  40352c:	bl	401a00 <__assert_fail@plt>
  403530:	stp	x29, x30, [sp, #-128]!
  403534:	mov	x29, sp
  403538:	stp	x19, x20, [sp, #16]
  40353c:	stp	x21, x22, [sp, #32]
  403540:	stp	x23, x24, [sp, #48]
  403544:	stp	x25, x26, [sp, #64]
  403548:	stp	x27, x28, [sp, #80]
  40354c:	str	x1, [sp, #104]
  403550:	cbz	x0, 403b58 <ferror@plt+0x20d8>
  403554:	mov	x19, x0
  403558:	ldr	x0, [x0, #72]
  40355c:	cbz	x0, 403b34 <ferror@plt+0x20b4>
  403560:	mov	x22, x2
  403564:	cbz	x2, 403b10 <ferror@plt+0x2090>
  403568:	adrp	x26, 406000 <ferror@plt+0x4580>
  40356c:	add	x20, x19, #0x10
  403570:	add	x26, x26, #0x650
  403574:	adrp	x27, 406000 <ferror@plt+0x4580>
  403578:	mov	x23, #0x0                   	// #0
  40357c:	add	x1, x27, #0x648
  403580:	mov	x24, #0x0                   	// #0
  403584:	adrp	x21, 419000 <ferror@plt+0x17580>
  403588:	str	xzr, [x2]
  40358c:	str	x1, [sp, #112]
  403590:	bl	401890 <feof@plt>
  403594:	cbnz	w0, 403b04 <ferror@plt+0x2084>
  403598:	ldr	w0, [x21, #612]
  40359c:	tbnz	w0, #2, 4038b0 <ferror@plt+0x1e30>
  4035a0:	strb	wzr, [x20]
  4035a4:	ldp	w1, w0, [x19, #88]
  4035a8:	str	xzr, [x20, #8]
  4035ac:	str	xzr, [x20, #48]
  4035b0:	add	w0, w0, #0x1
  4035b4:	stp	xzr, xzr, [x19, #48]
  4035b8:	str	w0, [x19, #92]
  4035bc:	cbz	w1, 40387c <ferror@plt+0x1dfc>
  4035c0:	cmp	w1, #0x1
  4035c4:	b.ne	403758 <ferror@plt+0x1cd8>  // b.any
  4035c8:	ldr	x0, [x19, #72]
  4035cc:	mov	x2, x20
  4035d0:	adrp	x1, 406000 <ferror@plt+0x4580>
  4035d4:	add	x1, x1, #0xb78
  4035d8:	bl	401790 <__isoc99_fscanf@plt>
  4035dc:	cmp	w0, #0x1
  4035e0:	b.ne	403afc <ferror@plt+0x207c>  // b.any
  4035e4:	ldrb	w2, [x20]
  4035e8:	mov	x0, x20
  4035ec:	ldr	x1, [x19, #72]
  4035f0:	bl	402ad8 <ferror@plt+0x1058>
  4035f4:	mov	w28, w0
  4035f8:	cbnz	w0, 403894 <ferror@plt+0x1e14>
  4035fc:	ldr	w25, [x21, #612]
  403600:	tbnz	w25, #2, 40390c <ferror@plt+0x1e8c>
  403604:	ldp	x5, x28, [x19]
  403608:	ldrsb	w1, [x20]
  40360c:	cbz	x28, 4037f0 <ferror@plt+0x1d70>
  403610:	mov	x27, x5
  403614:	mov	x2, #0x0                   	// #0
  403618:	ldr	x0, [x27]
  40361c:	str	x2, [sp, #120]
  403620:	cbz	x0, 403634 <ferror@plt+0x1bb4>
  403624:	str	w1, [sp, #96]
  403628:	bl	401980 <strchr@plt>
  40362c:	ldr	w1, [sp, #96]
  403630:	cbz	x0, 403820 <ferror@plt+0x1da0>
  403634:	ldr	x0, [sp, #104]
  403638:	cbz	x0, 403644 <ferror@plt+0x1bc4>
  40363c:	bl	401980 <strchr@plt>
  403640:	cbz	x0, 40378c <ferror@plt+0x1d0c>
  403644:	str	x27, [x20, #48]
  403648:	and	w28, w25, #0x8
  40364c:	str	x20, [x22]
  403650:	tbz	w25, #3, 40369c <ferror@plt+0x1c1c>
  403654:	adrp	x0, 419000 <ferror@plt+0x17580>
  403658:	mov	w28, #0x0                   	// #0
  40365c:	ldr	x22, [x0, #568]
  403660:	bl	401760 <getpid@plt>
  403664:	adrp	x4, 406000 <ferror@plt+0x4580>
  403668:	mov	w2, w0
  40366c:	add	x4, x4, #0xaa8
  403670:	mov	x0, x22
  403674:	adrp	x3, 406000 <ferror@plt+0x4580>
  403678:	adrp	x1, 406000 <ferror@plt+0x4580>
  40367c:	add	x3, x3, #0x650
  403680:	add	x1, x1, #0x660
  403684:	bl	401a40 <fprintf@plt>
  403688:	ldr	x1, [x27, #8]
  40368c:	adrp	x0, 406000 <ferror@plt+0x4580>
  403690:	add	x0, x0, #0xbb0
  403694:	bl	402a40 <ferror@plt+0xfc0>
  403698:	ldr	w25, [x21, #612]
  40369c:	orr	x0, x23, x24
  4036a0:	cbz	x0, 4036d0 <ferror@plt+0x1c50>
  4036a4:	ldp	x1, x0, [x19, #48]
  4036a8:	mov	x2, #0x423f                	// #16959
  4036ac:	movk	x2, #0xf, lsl #16
  4036b0:	add	x0, x23, x0
  4036b4:	add	x1, x24, x1
  4036b8:	cmp	x0, x2
  4036bc:	b.le	4036cc <ferror@plt+0x1c4c>
  4036c0:	sub	x0, x0, #0xf4, lsl #12
  4036c4:	add	x1, x1, #0x1
  4036c8:	sub	x0, x0, #0x240
  4036cc:	stp	x1, x0, [x19, #48]
  4036d0:	tbnz	w25, #2, 40395c <ferror@plt+0x1edc>
  4036d4:	ldr	d1, [x19, #128]
  4036d8:	fcmp	d1, #0.0
  4036dc:	b.eq	4036f8 <ferror@plt+0x1c78>  // b.none
  4036e0:	ldr	q0, [x19, #48]
  4036e4:	dup	v1.2d, v1.d[0]
  4036e8:	scvtf	v0.2d, v0.2d
  4036ec:	fdiv	v0.2d, v0.2d, v1.2d
  4036f0:	fcvtzs	v0.2d, v0.2d
  4036f4:	str	q0, [x19, #48]
  4036f8:	ldr	x0, [x19, #96]
  4036fc:	cbnz	x0, 403760 <ferror@plt+0x1ce0>
  403700:	ldr	x1, [x19, #104]
  403704:	cbnz	x1, 403760 <ferror@plt+0x1ce0>
  403708:	ldr	x0, [x19, #112]
  40370c:	cbnz	x0, 403718 <ferror@plt+0x1c98>
  403710:	ldr	x1, [x19, #120]
  403714:	cbz	x1, 403738 <ferror@plt+0x1cb8>
  403718:	ldr	x1, [x20, #32]
  40371c:	cmp	x0, x1
  403720:	b.eq	403a20 <ferror@plt+0x1fa0>  // b.none
  403724:	cset	w0, gt
  403728:	cbz	w0, 403738 <ferror@plt+0x1cb8>
  40372c:	ldr	w0, [x21, #612]
  403730:	tbnz	w0, #2, 403a34 <ferror@plt+0x1fb4>
  403734:	stp	xzr, xzr, [x19, #48]
  403738:	mov	w0, w28
  40373c:	ldp	x19, x20, [sp, #16]
  403740:	ldp	x21, x22, [sp, #32]
  403744:	ldp	x23, x24, [sp, #48]
  403748:	ldp	x25, x26, [sp, #64]
  40374c:	ldp	x27, x28, [sp, #80]
  403750:	ldp	x29, x30, [sp], #128
  403754:	ret
  403758:	mov	w28, #0x1                   	// #1
  40375c:	b	403698 <ferror@plt+0x1c18>
  403760:	ldr	x1, [x20, #32]
  403764:	cmp	x0, x1
  403768:	b.eq	4038e8 <ferror@plt+0x1e68>  // b.none
  40376c:	cset	w1, lt  // lt = tstop
  403770:	cbz	w1, 403708 <ferror@plt+0x1c88>
  403774:	ldr	w1, [x21, #612]
  403778:	tbnz	w1, #2, 403a74 <ferror@plt+0x1ff4>
  40377c:	str	x0, [x20, #32]
  403780:	ldr	x0, [x19, #104]
  403784:	str	x0, [x20, #40]
  403788:	b	403708 <ferror@plt+0x1c88>
  40378c:	ldrb	w0, [x27, #24]
  403790:	tbnz	w0, #0, 4037b0 <ferror@plt+0x1d30>
  403794:	ldr	x28, [x20, #8]
  403798:	tbnz	w25, #3, 403ab8 <ferror@plt+0x2038>
  40379c:	ldr	x0, [x27, #16]
  4037a0:	mov	x1, x28
  4037a4:	mov	w2, #0x1                   	// #1
  4037a8:	bl	401870 <fseek@plt>
  4037ac:	ldr	w25, [x21, #612]
  4037b0:	tbz	w25, #2, 4037f0 <ferror@plt+0x1d70>
  4037b4:	adrp	x0, 419000 <ferror@plt+0x17580>
  4037b8:	ldr	x25, [x0, #568]
  4037bc:	bl	401760 <getpid@plt>
  4037c0:	ldr	x4, [sp, #112]
  4037c4:	mov	w2, w0
  4037c8:	mov	x3, x26
  4037cc:	mov	x0, x25
  4037d0:	adrp	x1, 406000 <ferror@plt+0x4580>
  4037d4:	add	x1, x1, #0x660
  4037d8:	bl	401a40 <fprintf@plt>
  4037dc:	ldp	x2, x3, [x20, #32]
  4037e0:	adrp	x0, 406000 <ferror@plt+0x4580>
  4037e4:	ldrsb	w1, [x20]
  4037e8:	add	x0, x0, #0xbe8
  4037ec:	bl	402a40 <ferror@plt+0xfc0>
  4037f0:	ldp	x0, x1, [x19, #48]
  4037f4:	add	x23, x23, x1
  4037f8:	mov	x1, #0x423f                	// #16959
  4037fc:	movk	x1, #0xf, lsl #16
  403800:	add	x24, x24, x0
  403804:	cmp	x23, x1
  403808:	b.le	403818 <ferror@plt+0x1d98>
  40380c:	sub	x23, x23, #0xf4, lsl #12
  403810:	add	x24, x24, #0x1
  403814:	sub	x23, x23, #0x240
  403818:	ldr	x0, [x19, #72]
  40381c:	b	403590 <ferror@plt+0x1b10>
  403820:	ldr	x2, [sp, #120]
  403824:	add	x27, x27, #0x20
  403828:	add	x2, x2, #0x1
  40382c:	cmp	x28, x2
  403830:	b.ne	403618 <ferror@plt+0x1b98>  // b.any
  403834:	tbz	w25, #2, 4037f0 <ferror@plt+0x1d70>
  403838:	adrp	x0, 419000 <ferror@plt+0x17580>
  40383c:	ldr	x25, [x0, #568]
  403840:	bl	401760 <getpid@plt>
  403844:	ldr	x4, [sp, #112]
  403848:	mov	w2, w0
  40384c:	mov	x3, x26
  403850:	mov	x0, x25
  403854:	adrp	x1, 406000 <ferror@plt+0x4580>
  403858:	add	x1, x1, #0x660
  40385c:	bl	401a40 <fprintf@plt>
  403860:	ldrsb	w1, [x20]
  403864:	adrp	x0, 406000 <ferror@plt+0x4580>
  403868:	add	x0, x0, #0xbc8
  40386c:	bl	402a40 <ferror@plt+0xfc0>
  403870:	ldr	w25, [x21, #612]
  403874:	tbnz	w25, #2, 4037b4 <ferror@plt+0x1d34>
  403878:	b	4037f0 <ferror@plt+0x1d70>
  40387c:	ldrb	w2, [x19, #136]
  403880:	mov	x0, x20
  403884:	ldr	x1, [x19, #72]
  403888:	bl	402ad8 <ferror@plt+0x1058>
  40388c:	mov	w28, w0
  403890:	cbz	w0, 4038fc <ferror@plt+0x1e7c>
  403894:	tbz	w28, #31, 403698 <ferror@plt+0x1c18>
  403898:	ldr	x0, [x19, #72]
  40389c:	bl	401890 <feof@plt>
  4038a0:	ldr	w25, [x21, #612]
  4038a4:	cbz	w0, 40369c <ferror@plt+0x1c1c>
  4038a8:	mov	w28, #0x1                   	// #1
  4038ac:	b	40369c <ferror@plt+0x1c1c>
  4038b0:	adrp	x0, 419000 <ferror@plt+0x17580>
  4038b4:	ldr	x25, [x0, #568]
  4038b8:	bl	401760 <getpid@plt>
  4038bc:	ldr	x4, [sp, #112]
  4038c0:	mov	w2, w0
  4038c4:	mov	x3, x26
  4038c8:	adrp	x1, 406000 <ferror@plt+0x4580>
  4038cc:	add	x1, x1, #0x660
  4038d0:	mov	x0, x25
  4038d4:	bl	401a40 <fprintf@plt>
  4038d8:	adrp	x0, 406000 <ferror@plt+0x4580>
  4038dc:	add	x0, x0, #0xb60
  4038e0:	bl	402a40 <ferror@plt+0xfc0>
  4038e4:	b	4035a0 <ferror@plt+0x1b20>
  4038e8:	ldr	x2, [x20, #40]
  4038ec:	ldr	x1, [x19, #104]
  4038f0:	cmp	x2, x1
  4038f4:	cset	w1, gt
  4038f8:	b	403770 <ferror@plt+0x1cf0>
  4038fc:	ldr	w25, [x21, #612]
  403900:	ldrb	w0, [x19, #136]
  403904:	strb	w0, [x20]
  403908:	tbz	w25, #2, 403604 <ferror@plt+0x1b84>
  40390c:	adrp	x0, 419000 <ferror@plt+0x17580>
  403910:	ldr	x25, [x0, #568]
  403914:	bl	401760 <getpid@plt>
  403918:	ldr	x4, [sp, #112]
  40391c:	mov	w2, w0
  403920:	mov	x3, x26
  403924:	mov	x0, x25
  403928:	adrp	x1, 406000 <ferror@plt+0x4580>
  40392c:	add	x1, x1, #0x660
  403930:	bl	401a40 <fprintf@plt>
  403934:	ldrsb	w1, [x20]
  403938:	adrp	x0, 406000 <ferror@plt+0x4580>
  40393c:	add	x0, x0, #0xb80
  403940:	bl	402a40 <ferror@plt+0xfc0>
  403944:	ldr	w25, [x21, #612]
  403948:	ldp	x5, x28, [x19]
  40394c:	ldrsb	w1, [x20]
  403950:	cbnz	x28, 403610 <ferror@plt+0x1b90>
  403954:	tbz	w25, #2, 4037f0 <ferror@plt+0x1d70>
  403958:	b	403838 <ferror@plt+0x1db8>
  40395c:	adrp	x27, 419000 <ferror@plt+0x17580>
  403960:	adrp	x26, 406000 <ferror@plt+0x4580>
  403964:	adrp	x25, 406000 <ferror@plt+0x4580>
  403968:	add	x26, x26, #0x648
  40396c:	ldr	x1, [x27, #568]
  403970:	str	x1, [sp, #96]
  403974:	add	x25, x25, #0x650
  403978:	adrp	x22, 406000 <ferror@plt+0x4580>
  40397c:	add	x22, x22, #0x660
  403980:	bl	401760 <getpid@plt>
  403984:	mov	w2, w0
  403988:	ldr	x1, [sp, #96]
  40398c:	mov	x4, x26
  403990:	mov	x3, x25
  403994:	mov	x0, x1
  403998:	mov	x1, x22
  40399c:	bl	401a40 <fprintf@plt>
  4039a0:	ldp	x2, x3, [x20, #32]
  4039a4:	mov	x5, x23
  4039a8:	ldr	x6, [x20, #8]
  4039ac:	mov	x4, x24
  4039b0:	mov	w1, w28
  4039b4:	adrp	x0, 406000 <ferror@plt+0x4580>
  4039b8:	add	x0, x0, #0xc10
  4039bc:	bl	402a40 <ferror@plt+0xfc0>
  4039c0:	ldr	d1, [x19, #128]
  4039c4:	fcmp	d1, #0.0
  4039c8:	b.eq	4036f8 <ferror@plt+0x1c78>  // b.none
  4039cc:	ldr	w0, [x21, #612]
  4039d0:	tbz	w0, #2, 4036e0 <ferror@plt+0x1c60>
  4039d4:	ldr	x23, [x27, #568]
  4039d8:	bl	401760 <getpid@plt>
  4039dc:	mov	x4, x26
  4039e0:	mov	w2, w0
  4039e4:	mov	x3, x25
  4039e8:	mov	x1, x22
  4039ec:	mov	x0, x23
  4039f0:	bl	401a40 <fprintf@plt>
  4039f4:	adrp	x0, 406000 <ferror@plt+0x4580>
  4039f8:	add	x0, x0, #0xc60
  4039fc:	bl	402a40 <ferror@plt+0xfc0>
  403a00:	ldr	q0, [x19, #48]
  403a04:	ldr	d1, [x19, #128]
  403a08:	scvtf	v0.2d, v0.2d
  403a0c:	dup	v1.2d, v1.d[0]
  403a10:	fdiv	v0.2d, v0.2d, v1.2d
  403a14:	fcvtzs	v0.2d, v0.2d
  403a18:	str	q0, [x19, #48]
  403a1c:	b	4036f8 <ferror@plt+0x1c78>
  403a20:	ldr	x1, [x20, #40]
  403a24:	ldr	x0, [x19, #120]
  403a28:	cmp	x1, x0
  403a2c:	cset	w0, lt  // lt = tstop
  403a30:	b	403728 <ferror@plt+0x1ca8>
  403a34:	adrp	x0, 419000 <ferror@plt+0x17580>
  403a38:	ldr	x20, [x0, #568]
  403a3c:	bl	401760 <getpid@plt>
  403a40:	adrp	x4, 406000 <ferror@plt+0x4580>
  403a44:	mov	w2, w0
  403a48:	add	x4, x4, #0x648
  403a4c:	adrp	x3, 406000 <ferror@plt+0x4580>
  403a50:	adrp	x1, 406000 <ferror@plt+0x4580>
  403a54:	add	x3, x3, #0x650
  403a58:	add	x1, x1, #0x660
  403a5c:	mov	x0, x20
  403a60:	bl	401a40 <fprintf@plt>
  403a64:	adrp	x0, 406000 <ferror@plt+0x4580>
  403a68:	add	x0, x0, #0xca0
  403a6c:	bl	402a40 <ferror@plt+0xfc0>
  403a70:	b	403734 <ferror@plt+0x1cb4>
  403a74:	adrp	x0, 419000 <ferror@plt+0x17580>
  403a78:	ldr	x22, [x0, #568]
  403a7c:	bl	401760 <getpid@plt>
  403a80:	adrp	x4, 406000 <ferror@plt+0x4580>
  403a84:	mov	w2, w0
  403a88:	add	x4, x4, #0x648
  403a8c:	adrp	x3, 406000 <ferror@plt+0x4580>
  403a90:	adrp	x1, 406000 <ferror@plt+0x4580>
  403a94:	add	x3, x3, #0x650
  403a98:	add	x1, x1, #0x660
  403a9c:	mov	x0, x22
  403aa0:	bl	401a40 <fprintf@plt>
  403aa4:	adrp	x0, 406000 <ferror@plt+0x4580>
  403aa8:	add	x0, x0, #0xc80
  403aac:	bl	402a40 <ferror@plt+0xfc0>
  403ab0:	ldr	x0, [x19, #96]
  403ab4:	b	40377c <ferror@plt+0x1cfc>
  403ab8:	adrp	x0, 419000 <ferror@plt+0x17580>
  403abc:	ldr	x25, [x0, #568]
  403ac0:	bl	401760 <getpid@plt>
  403ac4:	mov	x3, x26
  403ac8:	mov	w2, w0
  403acc:	adrp	x4, 406000 <ferror@plt+0x4580>
  403ad0:	mov	x0, x25
  403ad4:	add	x4, x4, #0xaa8
  403ad8:	adrp	x1, 406000 <ferror@plt+0x4580>
  403adc:	add	x1, x1, #0x660
  403ae0:	bl	401a40 <fprintf@plt>
  403ae4:	ldr	x1, [x27, #8]
  403ae8:	mov	x2, x28
  403aec:	adrp	x0, 406000 <ferror@plt+0x4580>
  403af0:	add	x0, x0, #0xb98
  403af4:	bl	402a40 <ferror@plt+0xfc0>
  403af8:	b	40379c <ferror@plt+0x1d1c>
  403afc:	mov	w28, #0xffffffea            	// #-22
  403b00:	b	403898 <ferror@plt+0x1e18>
  403b04:	ldr	w25, [x21, #612]
  403b08:	mov	w28, #0x1                   	// #1
  403b0c:	b	40369c <ferror@plt+0x1c1c>
  403b10:	adrp	x3, 406000 <ferror@plt+0x4580>
  403b14:	add	x3, x3, #0xdd0
  403b18:	adrp	x1, 406000 <ferror@plt+0x4580>
  403b1c:	adrp	x0, 406000 <ferror@plt+0x4580>
  403b20:	add	x3, x3, #0xf0
  403b24:	add	x1, x1, #0x968
  403b28:	add	x0, x0, #0xb58
  403b2c:	mov	w2, #0x188                 	// #392
  403b30:	bl	401a00 <__assert_fail@plt>
  403b34:	adrp	x3, 406000 <ferror@plt+0x4580>
  403b38:	add	x3, x3, #0xdd0
  403b3c:	adrp	x1, 406000 <ferror@plt+0x4580>
  403b40:	adrp	x0, 406000 <ferror@plt+0x4580>
  403b44:	add	x3, x3, #0xf0
  403b48:	add	x1, x1, #0x968
  403b4c:	add	x0, x0, #0xb48
  403b50:	mov	w2, #0x187                 	// #391
  403b54:	bl	401a00 <__assert_fail@plt>
  403b58:	adrp	x3, 406000 <ferror@plt+0x4580>
  403b5c:	add	x3, x3, #0xdd0
  403b60:	adrp	x1, 406000 <ferror@plt+0x4580>
  403b64:	adrp	x0, 406000 <ferror@plt+0x4580>
  403b68:	add	x3, x3, #0xf0
  403b6c:	add	x1, x1, #0x968
  403b70:	add	x0, x0, #0x988
  403b74:	mov	w2, #0x186                 	// #390
  403b78:	bl	401a00 <__assert_fail@plt>
  403b7c:	nop
  403b80:	mov	x12, #0x2050                	// #8272
  403b84:	sub	sp, sp, x12
  403b88:	stp	x29, x30, [sp]
  403b8c:	mov	x29, sp
  403b90:	stp	x19, x20, [sp, #16]
  403b94:	stp	x21, x22, [sp, #32]
  403b98:	cbz	x0, 403f48 <ferror@plt+0x24c8>
  403b9c:	mov	x21, x1
  403ba0:	cbz	x1, 403f74 <ferror@plt+0x24f4>
  403ba4:	ldrsb	w1, [x1]
  403ba8:	mov	w22, w2
  403bac:	cmp	w1, #0x48
  403bb0:	b.eq	403cec <ferror@plt+0x226c>  // b.none
  403bb4:	cmp	w1, #0x53
  403bb8:	b.eq	403ca0 <ferror@plt+0x2220>  // b.none
  403bbc:	ldr	x20, [x21, #8]
  403bc0:	stp	x23, x24, [sp, #48]
  403bc4:	str	x25, [sp, #64]
  403bc8:	cbz	x20, 403fa0 <ferror@plt+0x2520>
  403bcc:	ldr	x2, [x21, #48]
  403bd0:	cbz	x2, 403fc4 <ferror@plt+0x2544>
  403bd4:	ldr	x3, [x2, #16]
  403bd8:	cbz	x3, 403fe8 <ferror@plt+0x2568>
  403bdc:	ldr	w0, [x0, #140]
  403be0:	cbz	w0, 403eb4 <ferror@plt+0x2434>
  403be4:	cmp	w0, #0x2
  403be8:	cset	w24, eq  // eq = none
  403bec:	mov	x23, #0x2000                	// #8192
  403bf0:	mov	w25, #0xa                   	// #10
  403bf4:	b	403c20 <ferror@plt+0x21a0>
  403bf8:	mov	x2, x19
  403bfc:	add	x1, sp, #0x50
  403c00:	mov	w0, w22
  403c04:	sub	x20, x20, x19
  403c08:	bl	401860 <write@plt>
  403c0c:	cmp	x19, x0
  403c10:	b.ne	403c80 <ferror@plt+0x2200>  // b.any
  403c14:	cbz	x20, 403dd0 <ferror@plt+0x2350>
  403c18:	ldr	x0, [x21, #48]
  403c1c:	ldr	x3, [x0, #16]
  403c20:	cmp	x20, #0x2, lsl #12
  403c24:	csel	x2, x20, x23, ls  // ls = plast
  403c28:	add	x0, sp, #0x50
  403c2c:	mov	x1, #0x1                   	// #1
  403c30:	bl	401900 <fread@plt>
  403c34:	mov	x19, x0
  403c38:	cbz	x0, 403e04 <ferror@plt+0x2384>
  403c3c:	cbz	w24, 403bf8 <ferror@plt+0x2178>
  403c40:	add	x3, sp, #0x50
  403c44:	add	x1, x3, x19
  403c48:	ldrsb	w0, [x3]
  403c4c:	cmp	w0, #0xd
  403c50:	b.ne	403c58 <ferror@plt+0x21d8>  // b.any
  403c54:	strb	w25, [x3]
  403c58:	add	x3, x3, #0x1
  403c5c:	cmp	x1, x3
  403c60:	b.ne	403c48 <ferror@plt+0x21c8>  // b.any
  403c64:	mov	x2, x19
  403c68:	add	x1, sp, #0x50
  403c6c:	mov	w0, w22
  403c70:	sub	x20, x20, x19
  403c74:	bl	401860 <write@plt>
  403c78:	cmp	x19, x0
  403c7c:	b.eq	403c14 <ferror@plt+0x2194>  // b.none
  403c80:	adrp	x22, 419000 <ferror@plt+0x17580>
  403c84:	bl	401a10 <__errno_location@plt>
  403c88:	ldr	w19, [x0]
  403c8c:	ldr	w1, [x22, #612]
  403c90:	neg	w19, w19
  403c94:	tbnz	w1, #3, 403f04 <ferror@plt+0x2484>
  403c98:	cbz	x20, 403de0 <ferror@plt+0x2360>
  403c9c:	b	403e14 <ferror@plt+0x2394>
  403ca0:	ldr	x2, [x21, #16]
  403ca4:	cbz	x2, 404064 <ferror@plt+0x25e4>
  403ca8:	ldr	x3, [x21, #24]
  403cac:	cbz	x3, 404090 <ferror@plt+0x2610>
  403cb0:	mov	w0, w22
  403cb4:	adrp	x1, 406000 <ferror@plt+0x4580>
  403cb8:	add	x1, x1, #0xce0
  403cbc:	bl	401810 <dprintf@plt>
  403cc0:	adrp	x0, 419000 <ferror@plt+0x17580>
  403cc4:	ldr	w0, [x0, #612]
  403cc8:	tbnz	w0, #3, 403d74 <ferror@plt+0x22f4>
  403ccc:	mov	w19, #0x0                   	// #0
  403cd0:	mov	x12, #0x2050                	// #8272
  403cd4:	mov	w0, w19
  403cd8:	ldp	x29, x30, [sp]
  403cdc:	ldp	x19, x20, [sp, #16]
  403ce0:	ldp	x21, x22, [sp, #32]
  403ce4:	add	sp, sp, x12
  403ce8:	ret
  403cec:	ldr	x2, [x21, #16]
  403cf0:	cbz	x2, 40400c <ferror@plt+0x258c>
  403cf4:	ldr	x3, [x21, #24]
  403cf8:	cbz	x3, 404038 <ferror@plt+0x25b8>
  403cfc:	mov	w0, w22
  403d00:	adrp	x1, 406000 <ferror@plt+0x4580>
  403d04:	add	x1, x1, #0xd00
  403d08:	bl	401810 <dprintf@plt>
  403d0c:	adrp	x0, 419000 <ferror@plt+0x17580>
  403d10:	ldr	w0, [x0, #612]
  403d14:	tbz	w0, #3, 403ccc <ferror@plt+0x224c>
  403d18:	adrp	x0, 419000 <ferror@plt+0x17580>
  403d1c:	mov	w19, #0x0                   	// #0
  403d20:	ldr	x20, [x0, #568]
  403d24:	bl	401760 <getpid@plt>
  403d28:	adrp	x4, 406000 <ferror@plt+0x4580>
  403d2c:	mov	w2, w0
  403d30:	add	x4, x4, #0xaa8
  403d34:	adrp	x3, 406000 <ferror@plt+0x4580>
  403d38:	adrp	x1, 406000 <ferror@plt+0x4580>
  403d3c:	add	x3, x3, #0x650
  403d40:	add	x1, x1, #0x660
  403d44:	mov	x0, x20
  403d48:	bl	401a40 <fprintf@plt>
  403d4c:	adrp	x0, 406000 <ferror@plt+0x4580>
  403d50:	add	x0, x0, #0xd10
  403d54:	bl	402a40 <ferror@plt+0xfc0>
  403d58:	mov	w0, w19
  403d5c:	mov	x12, #0x2050                	// #8272
  403d60:	ldp	x29, x30, [sp]
  403d64:	ldp	x19, x20, [sp, #16]
  403d68:	ldp	x21, x22, [sp, #32]
  403d6c:	add	sp, sp, x12
  403d70:	ret
  403d74:	adrp	x0, 419000 <ferror@plt+0x17580>
  403d78:	mov	w19, #0x0                   	// #0
  403d7c:	ldr	x20, [x0, #568]
  403d80:	bl	401760 <getpid@plt>
  403d84:	adrp	x4, 406000 <ferror@plt+0x4580>
  403d88:	mov	w2, w0
  403d8c:	add	x4, x4, #0xaa8
  403d90:	adrp	x3, 406000 <ferror@plt+0x4580>
  403d94:	adrp	x1, 406000 <ferror@plt+0x4580>
  403d98:	add	x3, x3, #0x650
  403d9c:	add	x1, x1, #0x660
  403da0:	mov	x0, x20
  403da4:	bl	401a40 <fprintf@plt>
  403da8:	adrp	x0, 406000 <ferror@plt+0x4580>
  403dac:	add	x0, x0, #0xce8
  403db0:	bl	402a40 <ferror@plt+0xfc0>
  403db4:	mov	w0, w19
  403db8:	mov	x12, #0x2050                	// #8272
  403dbc:	ldp	x29, x30, [sp]
  403dc0:	ldp	x19, x20, [sp, #16]
  403dc4:	ldp	x21, x22, [sp, #32]
  403dc8:	add	sp, sp, x12
  403dcc:	ret
  403dd0:	mov	w19, #0x0                   	// #0
  403dd4:	adrp	x22, 419000 <ferror@plt+0x17580>
  403dd8:	ldr	w0, [x22, #612]
  403ddc:	tbnz	w0, #3, 403e4c <ferror@plt+0x23cc>
  403de0:	mov	w0, w19
  403de4:	mov	x12, #0x2050                	// #8272
  403de8:	ldp	x29, x30, [sp]
  403dec:	ldp	x19, x20, [sp, #16]
  403df0:	ldp	x21, x22, [sp, #32]
  403df4:	ldp	x23, x24, [sp, #48]
  403df8:	ldr	x25, [sp, #64]
  403dfc:	add	sp, sp, x12
  403e00:	ret
  403e04:	adrp	x22, 419000 <ferror@plt+0x17580>
  403e08:	ldr	w0, [x22, #612]
  403e0c:	and	w19, w0, #0x8
  403e10:	tbnz	w0, #3, 403ec0 <ferror@plt+0x2440>
  403e14:	ldr	x0, [x21, #48]
  403e18:	ldr	x0, [x0, #16]
  403e1c:	bl	401a80 <ferror@plt>
  403e20:	cbz	w0, 403e30 <ferror@plt+0x23b0>
  403e24:	bl	401a10 <__errno_location@plt>
  403e28:	ldr	w19, [x0]
  403e2c:	neg	w19, w19
  403e30:	ldr	x0, [x21, #48]
  403e34:	ldr	x0, [x0, #16]
  403e38:	bl	401890 <feof@plt>
  403e3c:	cmp	w0, #0x0
  403e40:	ldr	w0, [x22, #612]
  403e44:	csinc	w19, w19, wzr, eq  // eq = none
  403e48:	tbz	w0, #3, 403de0 <ferror@plt+0x2360>
  403e4c:	adrp	x0, 419000 <ferror@plt+0x17580>
  403e50:	ldr	x20, [x0, #568]
  403e54:	bl	401760 <getpid@plt>
  403e58:	adrp	x4, 406000 <ferror@plt+0x4580>
  403e5c:	mov	w2, w0
  403e60:	add	x4, x4, #0xaa8
  403e64:	mov	x0, x20
  403e68:	adrp	x3, 406000 <ferror@plt+0x4580>
  403e6c:	adrp	x1, 406000 <ferror@plt+0x4580>
  403e70:	add	x3, x3, #0x650
  403e74:	add	x1, x1, #0x660
  403e78:	bl	401a40 <fprintf@plt>
  403e7c:	ldr	x2, [x21, #8]
  403e80:	mov	w1, w19
  403e84:	adrp	x0, 406000 <ferror@plt+0x4580>
  403e88:	add	x0, x0, #0xda8
  403e8c:	bl	402a40 <ferror@plt+0xfc0>
  403e90:	mov	w0, w19
  403e94:	mov	x12, #0x2050                	// #8272
  403e98:	ldp	x29, x30, [sp]
  403e9c:	ldp	x19, x20, [sp, #16]
  403ea0:	ldp	x21, x22, [sp, #32]
  403ea4:	ldp	x23, x24, [sp, #48]
  403ea8:	ldr	x25, [sp, #64]
  403eac:	add	sp, sp, x12
  403eb0:	ret
  403eb4:	cmp	w1, #0x49
  403eb8:	cset	w24, eq  // eq = none
  403ebc:	b	403bec <ferror@plt+0x216c>
  403ec0:	adrp	x0, 419000 <ferror@plt+0x17580>
  403ec4:	mov	w19, #0x0                   	// #0
  403ec8:	ldr	x20, [x0, #568]
  403ecc:	bl	401760 <getpid@plt>
  403ed0:	adrp	x4, 406000 <ferror@plt+0x4580>
  403ed4:	mov	w2, w0
  403ed8:	add	x4, x4, #0xaa8
  403edc:	adrp	x3, 406000 <ferror@plt+0x4580>
  403ee0:	adrp	x1, 406000 <ferror@plt+0x4580>
  403ee4:	add	x3, x3, #0x650
  403ee8:	add	x1, x1, #0x660
  403eec:	mov	x0, x20
  403ef0:	bl	401a40 <fprintf@plt>
  403ef4:	adrp	x0, 406000 <ferror@plt+0x4580>
  403ef8:	add	x0, x0, #0xd58
  403efc:	bl	402a40 <ferror@plt+0xfc0>
  403f00:	b	403e14 <ferror@plt+0x2394>
  403f04:	adrp	x0, 419000 <ferror@plt+0x17580>
  403f08:	ldr	x23, [x0, #568]
  403f0c:	bl	401760 <getpid@plt>
  403f10:	adrp	x4, 406000 <ferror@plt+0x4580>
  403f14:	mov	w2, w0
  403f18:	add	x4, x4, #0xaa8
  403f1c:	adrp	x3, 406000 <ferror@plt+0x4580>
  403f20:	adrp	x1, 406000 <ferror@plt+0x4580>
  403f24:	add	x3, x3, #0x650
  403f28:	add	x1, x1, #0x660
  403f2c:	mov	x0, x23
  403f30:	bl	401a40 <fprintf@plt>
  403f34:	adrp	x0, 406000 <ferror@plt+0x4580>
  403f38:	add	x0, x0, #0xd80
  403f3c:	bl	402a40 <ferror@plt+0xfc0>
  403f40:	cbz	x20, 403dd8 <ferror@plt+0x2358>
  403f44:	b	403e14 <ferror@plt+0x2394>
  403f48:	adrp	x3, 406000 <ferror@plt+0x4580>
  403f4c:	add	x3, x3, #0xdd0
  403f50:	adrp	x1, 406000 <ferror@plt+0x4580>
  403f54:	adrp	x0, 406000 <ferror@plt+0x4580>
  403f58:	add	x3, x3, #0x108
  403f5c:	add	x1, x1, #0x968
  403f60:	add	x0, x0, #0x988
  403f64:	mov	w2, #0x1f2                 	// #498
  403f68:	stp	x23, x24, [sp, #48]
  403f6c:	str	x25, [sp, #64]
  403f70:	bl	401a00 <__assert_fail@plt>
  403f74:	adrp	x3, 406000 <ferror@plt+0x4580>
  403f78:	add	x3, x3, #0xdd0
  403f7c:	adrp	x1, 406000 <ferror@plt+0x4580>
  403f80:	adrp	x0, 406000 <ferror@plt+0x4580>
  403f84:	add	x3, x3, #0x108
  403f88:	add	x1, x1, #0x968
  403f8c:	add	x0, x0, #0xb40
  403f90:	mov	w2, #0x1f3                 	// #499
  403f94:	stp	x23, x24, [sp, #48]
  403f98:	str	x25, [sp, #64]
  403f9c:	bl	401a00 <__assert_fail@plt>
  403fa0:	adrp	x3, 406000 <ferror@plt+0x4580>
  403fa4:	add	x3, x3, #0xdd0
  403fa8:	adrp	x1, 406000 <ferror@plt+0x4580>
  403fac:	adrp	x0, 406000 <ferror@plt+0x4580>
  403fb0:	add	x3, x3, #0x108
  403fb4:	add	x1, x1, #0x968
  403fb8:	add	x0, x0, #0xd28
  403fbc:	mov	w2, #0x205                 	// #517
  403fc0:	bl	401a00 <__assert_fail@plt>
  403fc4:	adrp	x3, 406000 <ferror@plt+0x4580>
  403fc8:	add	x3, x3, #0xdd0
  403fcc:	adrp	x1, 406000 <ferror@plt+0x4580>
  403fd0:	adrp	x0, 406000 <ferror@plt+0x4580>
  403fd4:	add	x3, x3, #0x108
  403fd8:	add	x1, x1, #0x968
  403fdc:	add	x0, x0, #0xd38
  403fe0:	mov	w2, #0x206                 	// #518
  403fe4:	bl	401a00 <__assert_fail@plt>
  403fe8:	adrp	x3, 406000 <ferror@plt+0x4580>
  403fec:	add	x3, x3, #0xdd0
  403ff0:	adrp	x1, 406000 <ferror@plt+0x4580>
  403ff4:	adrp	x0, 406000 <ferror@plt+0x4580>
  403ff8:	add	x3, x3, #0x108
  403ffc:	add	x1, x1, #0x968
  404000:	add	x0, x0, #0xd48
  404004:	mov	w2, #0x207                 	// #519
  404008:	bl	401a00 <__assert_fail@plt>
  40400c:	adrp	x3, 406000 <ferror@plt+0x4580>
  404010:	add	x3, x3, #0xdd0
  404014:	adrp	x1, 406000 <ferror@plt+0x4580>
  404018:	adrp	x0, 406000 <ferror@plt+0x4580>
  40401c:	add	x3, x3, #0x108
  404020:	add	x1, x1, #0x968
  404024:	add	x0, x0, #0xcc0
  404028:	mov	w2, #0x1fc                 	// #508
  40402c:	stp	x23, x24, [sp, #48]
  404030:	str	x25, [sp, #64]
  404034:	bl	401a00 <__assert_fail@plt>
  404038:	adrp	x3, 406000 <ferror@plt+0x4580>
  40403c:	add	x3, x3, #0xdd0
  404040:	adrp	x1, 406000 <ferror@plt+0x4580>
  404044:	adrp	x0, 406000 <ferror@plt+0x4580>
  404048:	add	x3, x3, #0x108
  40404c:	add	x1, x1, #0x968
  404050:	add	x0, x0, #0xcd0
  404054:	mov	w2, #0x1fd                 	// #509
  404058:	stp	x23, x24, [sp, #48]
  40405c:	str	x25, [sp, #64]
  404060:	bl	401a00 <__assert_fail@plt>
  404064:	adrp	x3, 406000 <ferror@plt+0x4580>
  404068:	add	x3, x3, #0xdd0
  40406c:	adrp	x1, 406000 <ferror@plt+0x4580>
  404070:	adrp	x0, 406000 <ferror@plt+0x4580>
  404074:	add	x3, x3, #0x108
  404078:	add	x1, x1, #0x968
  40407c:	add	x0, x0, #0xcc0
  404080:	mov	w2, #0x1f6                 	// #502
  404084:	stp	x23, x24, [sp, #48]
  404088:	str	x25, [sp, #64]
  40408c:	bl	401a00 <__assert_fail@plt>
  404090:	adrp	x3, 406000 <ferror@plt+0x4580>
  404094:	add	x3, x3, #0xdd0
  404098:	adrp	x1, 406000 <ferror@plt+0x4580>
  40409c:	adrp	x0, 406000 <ferror@plt+0x4580>
  4040a0:	add	x3, x3, #0x108
  4040a4:	add	x1, x1, #0x968
  4040a8:	add	x0, x0, #0xcd0
  4040ac:	mov	w2, #0x1f7                 	// #503
  4040b0:	stp	x23, x24, [sp, #48]
  4040b4:	str	x25, [sp, #64]
  4040b8:	bl	401a00 <__assert_fail@plt>
  4040bc:	nop
  4040c0:	stp	x29, x30, [sp, #-32]!
  4040c4:	mov	x29, sp
  4040c8:	stp	x19, x20, [sp, #16]
  4040cc:	mov	x19, x1
  4040d0:	mov	x20, x0
  4040d4:	bl	401a10 <__errno_location@plt>
  4040d8:	mov	x4, x0
  4040dc:	adrp	x0, 419000 <ferror@plt+0x17580>
  4040e0:	mov	w5, #0x22                  	// #34
  4040e4:	adrp	x1, 406000 <ferror@plt+0x4580>
  4040e8:	mov	x3, x20
  4040ec:	ldr	w0, [x0, #560]
  4040f0:	mov	x2, x19
  4040f4:	str	w5, [x4]
  4040f8:	add	x1, x1, #0xef0
  4040fc:	bl	401a60 <err@plt>
  404100:	adrp	x1, 419000 <ferror@plt+0x17580>
  404104:	str	w0, [x1, #560]
  404108:	ret
  40410c:	nop
  404110:	stp	x29, x30, [sp, #-128]!
  404114:	mov	x29, sp
  404118:	stp	x19, x20, [sp, #16]
  40411c:	mov	x20, x0
  404120:	stp	x21, x22, [sp, #32]
  404124:	mov	x22, x1
  404128:	stp	x23, x24, [sp, #48]
  40412c:	mov	x23, x2
  404130:	str	xzr, [x1]
  404134:	bl	401a10 <__errno_location@plt>
  404138:	mov	x21, x0
  40413c:	cbz	x20, 4043d8 <ferror@plt+0x2958>
  404140:	ldrsb	w19, [x20]
  404144:	cbz	w19, 4043d8 <ferror@plt+0x2958>
  404148:	bl	4018e0 <__ctype_b_loc@plt>
  40414c:	mov	x24, x0
  404150:	ldr	x0, [x0]
  404154:	ubfiz	x1, x19, #1, #8
  404158:	ldrh	w1, [x0, x1]
  40415c:	tbz	w1, #13, 404178 <ferror@plt+0x26f8>
  404160:	mov	x1, x20
  404164:	nop
  404168:	ldrsb	w19, [x1, #1]!
  40416c:	ubfiz	x2, x19, #1, #8
  404170:	ldrh	w2, [x0, x2]
  404174:	tbnz	w2, #13, 404168 <ferror@plt+0x26e8>
  404178:	cmp	w19, #0x2d
  40417c:	b.eq	4043d8 <ferror@plt+0x2958>  // b.none
  404180:	stp	x25, x26, [sp, #64]
  404184:	mov	x0, x20
  404188:	mov	w3, #0x0                   	// #0
  40418c:	stp	x27, x28, [sp, #80]
  404190:	add	x27, sp, #0x78
  404194:	mov	x1, x27
  404198:	str	wzr, [x21]
  40419c:	mov	w2, #0x0                   	// #0
  4041a0:	str	xzr, [sp, #120]
  4041a4:	bl	4017f0 <__strtoul_internal@plt>
  4041a8:	mov	x25, x0
  4041ac:	ldr	x28, [sp, #120]
  4041b0:	ldr	w0, [x21]
  4041b4:	cmp	x28, x20
  4041b8:	b.eq	4043c8 <ferror@plt+0x2948>  // b.none
  4041bc:	cbnz	w0, 4043f8 <ferror@plt+0x2978>
  4041c0:	cbz	x28, 40446c <ferror@plt+0x29ec>
  4041c4:	ldrsb	w0, [x28]
  4041c8:	mov	w20, #0x0                   	// #0
  4041cc:	mov	x26, #0x0                   	// #0
  4041d0:	cbz	w0, 40446c <ferror@plt+0x29ec>
  4041d4:	nop
  4041d8:	ldrsb	w0, [x28, #1]
  4041dc:	cmp	w0, #0x69
  4041e0:	b.eq	40428c <ferror@plt+0x280c>  // b.none
  4041e4:	and	w1, w0, #0xffffffdf
  4041e8:	cmp	w1, #0x42
  4041ec:	b.ne	40445c <ferror@plt+0x29dc>  // b.any
  4041f0:	ldrsb	w0, [x28, #2]
  4041f4:	cbz	w0, 4044a4 <ferror@plt+0x2a24>
  4041f8:	bl	401730 <localeconv@plt>
  4041fc:	cbz	x0, 4043d0 <ferror@plt+0x2950>
  404200:	ldr	x1, [x0]
  404204:	cbz	x1, 4043d0 <ferror@plt+0x2950>
  404208:	mov	x0, x1
  40420c:	str	x1, [sp, #104]
  404210:	bl	401680 <strlen@plt>
  404214:	mov	x19, x0
  404218:	cbnz	x26, 4043d0 <ferror@plt+0x2950>
  40421c:	ldrsb	w0, [x28]
  404220:	cbz	w0, 4043d0 <ferror@plt+0x2950>
  404224:	ldr	x1, [sp, #104]
  404228:	mov	x2, x19
  40422c:	mov	x0, x1
  404230:	mov	x1, x28
  404234:	bl	4017b0 <strncmp@plt>
  404238:	cbnz	w0, 4043d0 <ferror@plt+0x2950>
  40423c:	ldrsb	w4, [x28, x19]
  404240:	add	x1, x28, x19
  404244:	cmp	w4, #0x30
  404248:	b.ne	404480 <ferror@plt+0x2a00>  // b.any
  40424c:	add	w0, w20, #0x1
  404250:	mov	x19, x1
  404254:	nop
  404258:	sub	w3, w19, w1
  40425c:	ldrsb	w4, [x19, #1]!
  404260:	add	w20, w3, w0
  404264:	cmp	w4, #0x30
  404268:	b.eq	404258 <ferror@plt+0x27d8>  // b.none
  40426c:	ldr	x0, [x24]
  404270:	ldrh	w0, [x0, w4, sxtw #1]
  404274:	tbnz	w0, #11, 40440c <ferror@plt+0x298c>
  404278:	mov	x28, x19
  40427c:	str	x19, [sp, #120]
  404280:	ldrsb	w0, [x28, #1]
  404284:	cmp	w0, #0x69
  404288:	b.ne	4041e4 <ferror@plt+0x2764>  // b.any
  40428c:	ldrsb	w0, [x28, #2]
  404290:	and	w0, w0, #0xffffffdf
  404294:	cmp	w0, #0x42
  404298:	b.ne	4041f8 <ferror@plt+0x2778>  // b.any
  40429c:	ldrsb	w0, [x28, #3]
  4042a0:	cbnz	w0, 4041f8 <ferror@plt+0x2778>
  4042a4:	mov	x19, #0x400                 	// #1024
  4042a8:	ldrsb	w27, [x28]
  4042ac:	adrp	x24, 406000 <ferror@plt+0x4580>
  4042b0:	add	x24, x24, #0xf00
  4042b4:	mov	x0, x24
  4042b8:	mov	w1, w27
  4042bc:	bl	401980 <strchr@plt>
  4042c0:	cbz	x0, 4044ac <ferror@plt+0x2a2c>
  4042c4:	sub	x1, x0, x24
  4042c8:	add	w1, w1, #0x1
  4042cc:	cbz	w1, 4044c8 <ferror@plt+0x2a48>
  4042d0:	umulh	x0, x25, x19
  4042d4:	cbnz	x0, 404498 <ferror@plt+0x2a18>
  4042d8:	sub	w0, w1, #0x2
  4042dc:	b	4042ec <ferror@plt+0x286c>
  4042e0:	umulh	x2, x25, x19
  4042e4:	sub	w0, w0, #0x1
  4042e8:	cbnz	x2, 404498 <ferror@plt+0x2a18>
  4042ec:	mul	x25, x25, x19
  4042f0:	cmn	w0, #0x1
  4042f4:	b.ne	4042e0 <ferror@plt+0x2860>  // b.any
  4042f8:	mov	w0, #0x0                   	// #0
  4042fc:	cbz	x23, 404304 <ferror@plt+0x2884>
  404300:	str	w1, [x23]
  404304:	cmp	x26, #0x0
  404308:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  40430c:	b.eq	4043b4 <ferror@plt+0x2934>  // b.none
  404310:	sub	w1, w1, #0x2
  404314:	mov	x5, #0x1                   	// #1
  404318:	b	404328 <ferror@plt+0x28a8>
  40431c:	umulh	x2, x5, x19
  404320:	sub	w1, w1, #0x1
  404324:	cbnz	x2, 404334 <ferror@plt+0x28b4>
  404328:	mul	x5, x5, x19
  40432c:	cmn	w1, #0x1
  404330:	b.ne	40431c <ferror@plt+0x289c>  // b.any
  404334:	cmp	x26, #0xa
  404338:	mov	x1, #0xa                   	// #10
  40433c:	b.ls	404350 <ferror@plt+0x28d0>  // b.plast
  404340:	add	x1, x1, x1, lsl #2
  404344:	cmp	x26, x1, lsl #1
  404348:	lsl	x1, x1, #1
  40434c:	b.hi	404340 <ferror@plt+0x28c0>  // b.pmore
  404350:	cbz	w20, 40436c <ferror@plt+0x28ec>
  404354:	mov	w2, #0x0                   	// #0
  404358:	add	x1, x1, x1, lsl #2
  40435c:	add	w2, w2, #0x1
  404360:	cmp	w20, w2
  404364:	lsl	x1, x1, #1
  404368:	b.ne	404358 <ferror@plt+0x28d8>  // b.any
  40436c:	mov	x8, #0xcccccccccccccccc    	// #-3689348814741910324
  404370:	mov	x4, #0x1                   	// #1
  404374:	movk	x8, #0xcccd
  404378:	umulh	x6, x26, x8
  40437c:	add	x7, x4, x4, lsl #2
  404380:	mov	x3, x4
  404384:	cmp	x26, #0x9
  404388:	lsl	x4, x7, #1
  40438c:	lsr	x2, x6, #3
  404390:	add	x2, x2, x2, lsl #2
  404394:	sub	x2, x26, x2, lsl #1
  404398:	lsr	x26, x6, #3
  40439c:	cbz	x2, 4043b0 <ferror@plt+0x2930>
  4043a0:	udiv	x3, x1, x3
  4043a4:	udiv	x2, x3, x2
  4043a8:	udiv	x2, x5, x2
  4043ac:	add	x25, x25, x2
  4043b0:	b.hi	404378 <ferror@plt+0x28f8>  // b.pmore
  4043b4:	str	x25, [x22]
  4043b8:	tbnz	w0, #31, 404488 <ferror@plt+0x2a08>
  4043bc:	ldp	x25, x26, [sp, #64]
  4043c0:	ldp	x27, x28, [sp, #80]
  4043c4:	b	4043e4 <ferror@plt+0x2964>
  4043c8:	cbnz	w0, 404404 <ferror@plt+0x2984>
  4043cc:	nop
  4043d0:	ldp	x25, x26, [sp, #64]
  4043d4:	ldp	x27, x28, [sp, #80]
  4043d8:	mov	w1, #0x16                  	// #22
  4043dc:	mov	w0, #0xffffffea            	// #-22
  4043e0:	str	w1, [x21]
  4043e4:	ldp	x19, x20, [sp, #16]
  4043e8:	ldp	x21, x22, [sp, #32]
  4043ec:	ldp	x23, x24, [sp, #48]
  4043f0:	ldp	x29, x30, [sp], #128
  4043f4:	ret
  4043f8:	sub	x1, x25, #0x1
  4043fc:	cmn	x1, #0x3
  404400:	b.ls	4041c0 <ferror@plt+0x2740>  // b.plast
  404404:	neg	w0, w0
  404408:	b	4043b8 <ferror@plt+0x2938>
  40440c:	str	wzr, [x21]
  404410:	mov	x1, x27
  404414:	mov	x0, x19
  404418:	mov	w3, #0x0                   	// #0
  40441c:	mov	w2, #0x0                   	// #0
  404420:	str	xzr, [sp, #120]
  404424:	bl	4017f0 <__strtoul_internal@plt>
  404428:	mov	x26, x0
  40442c:	ldr	x28, [sp, #120]
  404430:	ldr	w0, [x21]
  404434:	cmp	x28, x19
  404438:	b.eq	4043c8 <ferror@plt+0x2948>  // b.none
  40443c:	cbz	w0, 404464 <ferror@plt+0x29e4>
  404440:	sub	x1, x26, #0x1
  404444:	cmn	x1, #0x3
  404448:	b.hi	404404 <ferror@plt+0x2984>  // b.pmore
  40444c:	cbz	x28, 4043d0 <ferror@plt+0x2950>
  404450:	ldrsb	w0, [x28]
  404454:	cbnz	w0, 4041d8 <ferror@plt+0x2758>
  404458:	b	4043d0 <ferror@plt+0x2950>
  40445c:	cbnz	w0, 4041f8 <ferror@plt+0x2778>
  404460:	b	4042a4 <ferror@plt+0x2824>
  404464:	cbnz	x26, 40444c <ferror@plt+0x29cc>
  404468:	b	4041d8 <ferror@plt+0x2758>
  40446c:	mov	w0, #0x0                   	// #0
  404470:	ldp	x27, x28, [sp, #80]
  404474:	str	x25, [x22]
  404478:	ldp	x25, x26, [sp, #64]
  40447c:	b	4043e4 <ferror@plt+0x2964>
  404480:	mov	x19, x1
  404484:	b	40426c <ferror@plt+0x27ec>
  404488:	neg	w1, w0
  40448c:	ldp	x25, x26, [sp, #64]
  404490:	ldp	x27, x28, [sp, #80]
  404494:	b	4043e0 <ferror@plt+0x2960>
  404498:	mov	w0, #0xffffffde            	// #-34
  40449c:	cbnz	x23, 404300 <ferror@plt+0x2880>
  4044a0:	b	404304 <ferror@plt+0x2884>
  4044a4:	mov	x19, #0x3e8                 	// #1000
  4044a8:	b	4042a8 <ferror@plt+0x2828>
  4044ac:	adrp	x1, 406000 <ferror@plt+0x4580>
  4044b0:	add	x24, x1, #0xf10
  4044b4:	mov	x0, x24
  4044b8:	mov	w1, w27
  4044bc:	bl	401980 <strchr@plt>
  4044c0:	cbnz	x0, 4042c4 <ferror@plt+0x2844>
  4044c4:	b	4043d0 <ferror@plt+0x2950>
  4044c8:	mov	w0, #0x0                   	// #0
  4044cc:	cbnz	x23, 404300 <ferror@plt+0x2880>
  4044d0:	ldp	x27, x28, [sp, #80]
  4044d4:	str	x25, [x22]
  4044d8:	ldp	x25, x26, [sp, #64]
  4044dc:	b	4043e4 <ferror@plt+0x2964>
  4044e0:	mov	x2, #0x0                   	// #0
  4044e4:	b	404110 <ferror@plt+0x2690>
  4044e8:	stp	x29, x30, [sp, #-48]!
  4044ec:	mov	x29, sp
  4044f0:	stp	x21, x22, [sp, #32]
  4044f4:	mov	x22, x1
  4044f8:	cbz	x0, 404558 <ferror@plt+0x2ad8>
  4044fc:	mov	x21, x0
  404500:	stp	x19, x20, [sp, #16]
  404504:	mov	x20, x0
  404508:	b	404524 <ferror@plt+0x2aa4>
  40450c:	bl	4018e0 <__ctype_b_loc@plt>
  404510:	ubfiz	x19, x19, #1, #8
  404514:	ldr	x2, [x0]
  404518:	ldrh	w2, [x2, x19]
  40451c:	tbz	w2, #11, 40452c <ferror@plt+0x2aac>
  404520:	add	x20, x20, #0x1
  404524:	ldrsb	w19, [x20]
  404528:	cbnz	w19, 40450c <ferror@plt+0x2a8c>
  40452c:	cbz	x22, 404534 <ferror@plt+0x2ab4>
  404530:	str	x20, [x22]
  404534:	cmp	x20, x21
  404538:	b.ls	404570 <ferror@plt+0x2af0>  // b.plast
  40453c:	ldrsb	w1, [x20]
  404540:	mov	w0, #0x1                   	// #1
  404544:	ldp	x19, x20, [sp, #16]
  404548:	cbnz	w1, 404560 <ferror@plt+0x2ae0>
  40454c:	ldp	x21, x22, [sp, #32]
  404550:	ldp	x29, x30, [sp], #48
  404554:	ret
  404558:	cbz	x1, 404560 <ferror@plt+0x2ae0>
  40455c:	str	xzr, [x1]
  404560:	mov	w0, #0x0                   	// #0
  404564:	ldp	x21, x22, [sp, #32]
  404568:	ldp	x29, x30, [sp], #48
  40456c:	ret
  404570:	mov	w0, #0x0                   	// #0
  404574:	ldp	x19, x20, [sp, #16]
  404578:	b	404564 <ferror@plt+0x2ae4>
  40457c:	nop
  404580:	stp	x29, x30, [sp, #-48]!
  404584:	mov	x29, sp
  404588:	stp	x21, x22, [sp, #32]
  40458c:	mov	x22, x1
  404590:	cbz	x0, 4045f0 <ferror@plt+0x2b70>
  404594:	mov	x21, x0
  404598:	stp	x19, x20, [sp, #16]
  40459c:	mov	x20, x0
  4045a0:	b	4045bc <ferror@plt+0x2b3c>
  4045a4:	bl	4018e0 <__ctype_b_loc@plt>
  4045a8:	ubfiz	x19, x19, #1, #8
  4045ac:	ldr	x2, [x0]
  4045b0:	ldrh	w2, [x2, x19]
  4045b4:	tbz	w2, #12, 4045c4 <ferror@plt+0x2b44>
  4045b8:	add	x20, x20, #0x1
  4045bc:	ldrsb	w19, [x20]
  4045c0:	cbnz	w19, 4045a4 <ferror@plt+0x2b24>
  4045c4:	cbz	x22, 4045cc <ferror@plt+0x2b4c>
  4045c8:	str	x20, [x22]
  4045cc:	cmp	x20, x21
  4045d0:	b.ls	404608 <ferror@plt+0x2b88>  // b.plast
  4045d4:	ldrsb	w1, [x20]
  4045d8:	mov	w0, #0x1                   	// #1
  4045dc:	ldp	x19, x20, [sp, #16]
  4045e0:	cbnz	w1, 4045f8 <ferror@plt+0x2b78>
  4045e4:	ldp	x21, x22, [sp, #32]
  4045e8:	ldp	x29, x30, [sp], #48
  4045ec:	ret
  4045f0:	cbz	x1, 4045f8 <ferror@plt+0x2b78>
  4045f4:	str	xzr, [x1]
  4045f8:	mov	w0, #0x0                   	// #0
  4045fc:	ldp	x21, x22, [sp, #32]
  404600:	ldp	x29, x30, [sp], #48
  404604:	ret
  404608:	mov	w0, #0x0                   	// #0
  40460c:	ldp	x19, x20, [sp, #16]
  404610:	b	4045fc <ferror@plt+0x2b7c>
  404614:	nop
  404618:	stp	x29, x30, [sp, #-128]!
  40461c:	mov	x29, sp
  404620:	stp	x19, x20, [sp, #16]
  404624:	mov	x19, x0
  404628:	mov	x20, x1
  40462c:	mov	w0, #0xffffffd0            	// #-48
  404630:	add	x1, sp, #0x50
  404634:	stp	x21, x22, [sp, #32]
  404638:	add	x21, sp, #0x80
  40463c:	stp	x21, x21, [sp, #48]
  404640:	str	x1, [sp, #64]
  404644:	stp	w0, wzr, [sp, #72]
  404648:	stp	x2, x3, [sp, #80]
  40464c:	stp	x4, x5, [sp, #96]
  404650:	stp	x6, x7, [sp, #112]
  404654:	b	40469c <ferror@plt+0x2c1c>
  404658:	ldr	x1, [x0]
  40465c:	add	x2, x0, #0xf
  404660:	and	x2, x2, #0xfffffffffffffff8
  404664:	str	x2, [sp, #48]
  404668:	cbz	x1, 4046e8 <ferror@plt+0x2c68>
  40466c:	add	x0, x2, #0xf
  404670:	and	x0, x0, #0xfffffffffffffff8
  404674:	str	x0, [sp, #48]
  404678:	ldr	x22, [x2]
  40467c:	cbz	x22, 4046e8 <ferror@plt+0x2c68>
  404680:	mov	x0, x19
  404684:	bl	4018c0 <strcmp@plt>
  404688:	cbz	w0, 40470c <ferror@plt+0x2c8c>
  40468c:	mov	x1, x22
  404690:	mov	x0, x19
  404694:	bl	4018c0 <strcmp@plt>
  404698:	cbz	w0, 404710 <ferror@plt+0x2c90>
  40469c:	ldr	w3, [sp, #72]
  4046a0:	ldr	x0, [sp, #48]
  4046a4:	tbz	w3, #31, 404658 <ferror@plt+0x2bd8>
  4046a8:	add	w2, w3, #0x8
  4046ac:	str	w2, [sp, #72]
  4046b0:	cmp	w2, #0x0
  4046b4:	b.gt	404658 <ferror@plt+0x2bd8>
  4046b8:	ldr	x1, [x21, w3, sxtw]
  4046bc:	cbz	x1, 4046e8 <ferror@plt+0x2c68>
  4046c0:	cbz	w2, 404720 <ferror@plt+0x2ca0>
  4046c4:	add	w3, w3, #0x10
  4046c8:	str	w3, [sp, #72]
  4046cc:	cmp	w3, #0x0
  4046d0:	b.le	404704 <ferror@plt+0x2c84>
  4046d4:	add	x3, x0, #0xf
  4046d8:	mov	x2, x0
  4046dc:	and	x0, x3, #0xfffffffffffffff8
  4046e0:	str	x0, [sp, #48]
  4046e4:	b	404678 <ferror@plt+0x2bf8>
  4046e8:	adrp	x0, 419000 <ferror@plt+0x17580>
  4046ec:	adrp	x1, 406000 <ferror@plt+0x4580>
  4046f0:	mov	x3, x19
  4046f4:	mov	x2, x20
  4046f8:	ldr	w0, [x0, #560]
  4046fc:	add	x1, x1, #0xef0
  404700:	bl	4019c0 <errx@plt>
  404704:	add	x2, x21, w2, sxtw
  404708:	b	404678 <ferror@plt+0x2bf8>
  40470c:	mov	w0, #0x1                   	// #1
  404710:	ldp	x19, x20, [sp, #16]
  404714:	ldp	x21, x22, [sp, #32]
  404718:	ldp	x29, x30, [sp], #128
  40471c:	ret
  404720:	mov	x2, x0
  404724:	b	40466c <ferror@plt+0x2bec>
  404728:	cbz	x1, 404754 <ferror@plt+0x2cd4>
  40472c:	add	x3, x0, x1
  404730:	sxtb	w2, w2
  404734:	b	404748 <ferror@plt+0x2cc8>
  404738:	b.eq	404758 <ferror@plt+0x2cd8>  // b.none
  40473c:	add	x0, x0, #0x1
  404740:	cmp	x3, x0
  404744:	b.eq	404754 <ferror@plt+0x2cd4>  // b.none
  404748:	ldrsb	w1, [x0]
  40474c:	cmp	w2, w1
  404750:	cbnz	w1, 404738 <ferror@plt+0x2cb8>
  404754:	mov	x0, #0x0                   	// #0
  404758:	ret
  40475c:	nop
  404760:	stp	x29, x30, [sp, #-64]!
  404764:	mov	x29, sp
  404768:	stp	x19, x20, [sp, #16]
  40476c:	mov	x19, x0
  404770:	stp	x21, x22, [sp, #32]
  404774:	mov	x21, x1
  404778:	adrp	x22, 419000 <ferror@plt+0x17580>
  40477c:	str	xzr, [sp, #56]
  404780:	bl	401a10 <__errno_location@plt>
  404784:	str	wzr, [x0]
  404788:	cbz	x19, 40479c <ferror@plt+0x2d1c>
  40478c:	mov	x20, x0
  404790:	ldrsb	w0, [x19]
  404794:	adrp	x22, 419000 <ferror@plt+0x17580>
  404798:	cbnz	w0, 4047b4 <ferror@plt+0x2d34>
  40479c:	ldr	w0, [x22, #560]
  4047a0:	adrp	x1, 406000 <ferror@plt+0x4580>
  4047a4:	mov	x3, x19
  4047a8:	mov	x2, x21
  4047ac:	add	x1, x1, #0xef0
  4047b0:	bl	4019c0 <errx@plt>
  4047b4:	add	x1, sp, #0x38
  4047b8:	mov	x0, x19
  4047bc:	mov	w3, #0x0                   	// #0
  4047c0:	mov	w2, #0xa                   	// #10
  4047c4:	bl	4017f0 <__strtoul_internal@plt>
  4047c8:	ldr	w1, [x20]
  4047cc:	cbnz	w1, 404810 <ferror@plt+0x2d90>
  4047d0:	ldr	x1, [sp, #56]
  4047d4:	cmp	x19, x1
  4047d8:	b.eq	40479c <ferror@plt+0x2d1c>  // b.none
  4047dc:	cbz	x1, 4047e8 <ferror@plt+0x2d68>
  4047e0:	ldrsb	w1, [x1]
  4047e4:	cbnz	w1, 40479c <ferror@plt+0x2d1c>
  4047e8:	mov	x1, #0xffffffff            	// #4294967295
  4047ec:	cmp	x0, x1
  4047f0:	b.hi	404830 <ferror@plt+0x2db0>  // b.pmore
  4047f4:	mov	x1, #0xffff                	// #65535
  4047f8:	cmp	x0, x1
  4047fc:	b.hi	40483c <ferror@plt+0x2dbc>  // b.pmore
  404800:	ldp	x19, x20, [sp, #16]
  404804:	ldp	x21, x22, [sp, #32]
  404808:	ldp	x29, x30, [sp], #64
  40480c:	ret
  404810:	ldr	w0, [x22, #560]
  404814:	cmp	w1, #0x22
  404818:	b.ne	40479c <ferror@plt+0x2d1c>  // b.any
  40481c:	adrp	x1, 406000 <ferror@plt+0x4580>
  404820:	mov	x3, x19
  404824:	mov	x2, x21
  404828:	add	x1, x1, #0xef0
  40482c:	bl	401a60 <err@plt>
  404830:	mov	x1, x21
  404834:	mov	x0, x19
  404838:	bl	4040c0 <ferror@plt+0x2640>
  40483c:	mov	x1, x21
  404840:	mov	x0, x19
  404844:	bl	4040c0 <ferror@plt+0x2640>
  404848:	stp	x29, x30, [sp, #-64]!
  40484c:	mov	x29, sp
  404850:	stp	x19, x20, [sp, #16]
  404854:	mov	x19, x0
  404858:	stp	x21, x22, [sp, #32]
  40485c:	mov	x21, x1
  404860:	adrp	x22, 419000 <ferror@plt+0x17580>
  404864:	str	xzr, [sp, #56]
  404868:	bl	401a10 <__errno_location@plt>
  40486c:	str	wzr, [x0]
  404870:	cbz	x19, 404884 <ferror@plt+0x2e04>
  404874:	mov	x20, x0
  404878:	ldrsb	w0, [x19]
  40487c:	adrp	x22, 419000 <ferror@plt+0x17580>
  404880:	cbnz	w0, 40489c <ferror@plt+0x2e1c>
  404884:	ldr	w0, [x22, #560]
  404888:	adrp	x1, 406000 <ferror@plt+0x4580>
  40488c:	mov	x3, x19
  404890:	mov	x2, x21
  404894:	add	x1, x1, #0xef0
  404898:	bl	4019c0 <errx@plt>
  40489c:	add	x1, sp, #0x38
  4048a0:	mov	x0, x19
  4048a4:	mov	w3, #0x0                   	// #0
  4048a8:	mov	w2, #0x10                  	// #16
  4048ac:	bl	4017f0 <__strtoul_internal@plt>
  4048b0:	ldr	w1, [x20]
  4048b4:	cbnz	w1, 4048f8 <ferror@plt+0x2e78>
  4048b8:	ldr	x1, [sp, #56]
  4048bc:	cmp	x19, x1
  4048c0:	b.eq	404884 <ferror@plt+0x2e04>  // b.none
  4048c4:	cbz	x1, 4048d0 <ferror@plt+0x2e50>
  4048c8:	ldrsb	w1, [x1]
  4048cc:	cbnz	w1, 404884 <ferror@plt+0x2e04>
  4048d0:	mov	x1, #0xffffffff            	// #4294967295
  4048d4:	cmp	x0, x1
  4048d8:	b.hi	404918 <ferror@plt+0x2e98>  // b.pmore
  4048dc:	mov	x1, #0xffff                	// #65535
  4048e0:	cmp	x0, x1
  4048e4:	b.hi	404924 <ferror@plt+0x2ea4>  // b.pmore
  4048e8:	ldp	x19, x20, [sp, #16]
  4048ec:	ldp	x21, x22, [sp, #32]
  4048f0:	ldp	x29, x30, [sp], #64
  4048f4:	ret
  4048f8:	ldr	w0, [x22, #560]
  4048fc:	cmp	w1, #0x22
  404900:	b.ne	404884 <ferror@plt+0x2e04>  // b.any
  404904:	adrp	x1, 406000 <ferror@plt+0x4580>
  404908:	mov	x3, x19
  40490c:	mov	x2, x21
  404910:	add	x1, x1, #0xef0
  404914:	bl	401a60 <err@plt>
  404918:	mov	x1, x21
  40491c:	mov	x0, x19
  404920:	bl	4040c0 <ferror@plt+0x2640>
  404924:	mov	x1, x21
  404928:	mov	x0, x19
  40492c:	bl	4040c0 <ferror@plt+0x2640>
  404930:	stp	x29, x30, [sp, #-64]!
  404934:	mov	x29, sp
  404938:	stp	x19, x20, [sp, #16]
  40493c:	mov	x19, x0
  404940:	stp	x21, x22, [sp, #32]
  404944:	mov	x21, x1
  404948:	adrp	x22, 419000 <ferror@plt+0x17580>
  40494c:	str	xzr, [sp, #56]
  404950:	bl	401a10 <__errno_location@plt>
  404954:	str	wzr, [x0]
  404958:	cbz	x19, 40496c <ferror@plt+0x2eec>
  40495c:	mov	x20, x0
  404960:	ldrsb	w0, [x19]
  404964:	adrp	x22, 419000 <ferror@plt+0x17580>
  404968:	cbnz	w0, 404984 <ferror@plt+0x2f04>
  40496c:	ldr	w0, [x22, #560]
  404970:	adrp	x1, 406000 <ferror@plt+0x4580>
  404974:	mov	x3, x19
  404978:	mov	x2, x21
  40497c:	add	x1, x1, #0xef0
  404980:	bl	4019c0 <errx@plt>
  404984:	add	x1, sp, #0x38
  404988:	mov	x0, x19
  40498c:	mov	w3, #0x0                   	// #0
  404990:	mov	w2, #0xa                   	// #10
  404994:	bl	4017f0 <__strtoul_internal@plt>
  404998:	ldr	w1, [x20]
  40499c:	cbnz	w1, 4049d4 <ferror@plt+0x2f54>
  4049a0:	ldr	x1, [sp, #56]
  4049a4:	cmp	x19, x1
  4049a8:	b.eq	40496c <ferror@plt+0x2eec>  // b.none
  4049ac:	cbz	x1, 4049b8 <ferror@plt+0x2f38>
  4049b0:	ldrsb	w1, [x1]
  4049b4:	cbnz	w1, 40496c <ferror@plt+0x2eec>
  4049b8:	mov	x1, #0xffffffff            	// #4294967295
  4049bc:	cmp	x0, x1
  4049c0:	b.hi	4049f4 <ferror@plt+0x2f74>  // b.pmore
  4049c4:	ldp	x19, x20, [sp, #16]
  4049c8:	ldp	x21, x22, [sp, #32]
  4049cc:	ldp	x29, x30, [sp], #64
  4049d0:	ret
  4049d4:	ldr	w0, [x22, #560]
  4049d8:	cmp	w1, #0x22
  4049dc:	b.ne	40496c <ferror@plt+0x2eec>  // b.any
  4049e0:	adrp	x1, 406000 <ferror@plt+0x4580>
  4049e4:	mov	x3, x19
  4049e8:	mov	x2, x21
  4049ec:	add	x1, x1, #0xef0
  4049f0:	bl	401a60 <err@plt>
  4049f4:	mov	x1, x21
  4049f8:	mov	x0, x19
  4049fc:	bl	4040c0 <ferror@plt+0x2640>
  404a00:	stp	x29, x30, [sp, #-64]!
  404a04:	mov	x29, sp
  404a08:	stp	x19, x20, [sp, #16]
  404a0c:	mov	x19, x0
  404a10:	stp	x21, x22, [sp, #32]
  404a14:	mov	x21, x1
  404a18:	adrp	x22, 419000 <ferror@plt+0x17580>
  404a1c:	str	xzr, [sp, #56]
  404a20:	bl	401a10 <__errno_location@plt>
  404a24:	str	wzr, [x0]
  404a28:	cbz	x19, 404a3c <ferror@plt+0x2fbc>
  404a2c:	mov	x20, x0
  404a30:	ldrsb	w0, [x19]
  404a34:	adrp	x22, 419000 <ferror@plt+0x17580>
  404a38:	cbnz	w0, 404a54 <ferror@plt+0x2fd4>
  404a3c:	ldr	w0, [x22, #560]
  404a40:	adrp	x1, 406000 <ferror@plt+0x4580>
  404a44:	mov	x3, x19
  404a48:	mov	x2, x21
  404a4c:	add	x1, x1, #0xef0
  404a50:	bl	4019c0 <errx@plt>
  404a54:	add	x1, sp, #0x38
  404a58:	mov	x0, x19
  404a5c:	mov	w3, #0x0                   	// #0
  404a60:	mov	w2, #0x10                  	// #16
  404a64:	bl	4017f0 <__strtoul_internal@plt>
  404a68:	ldr	w1, [x20]
  404a6c:	cbnz	w1, 404aa4 <ferror@plt+0x3024>
  404a70:	ldr	x1, [sp, #56]
  404a74:	cmp	x19, x1
  404a78:	b.eq	404a3c <ferror@plt+0x2fbc>  // b.none
  404a7c:	cbz	x1, 404a88 <ferror@plt+0x3008>
  404a80:	ldrsb	w1, [x1]
  404a84:	cbnz	w1, 404a3c <ferror@plt+0x2fbc>
  404a88:	mov	x1, #0xffffffff            	// #4294967295
  404a8c:	cmp	x0, x1
  404a90:	b.hi	404ac4 <ferror@plt+0x3044>  // b.pmore
  404a94:	ldp	x19, x20, [sp, #16]
  404a98:	ldp	x21, x22, [sp, #32]
  404a9c:	ldp	x29, x30, [sp], #64
  404aa0:	ret
  404aa4:	ldr	w0, [x22, #560]
  404aa8:	cmp	w1, #0x22
  404aac:	b.ne	404a3c <ferror@plt+0x2fbc>  // b.any
  404ab0:	adrp	x1, 406000 <ferror@plt+0x4580>
  404ab4:	mov	x3, x19
  404ab8:	mov	x2, x21
  404abc:	add	x1, x1, #0xef0
  404ac0:	bl	401a60 <err@plt>
  404ac4:	mov	x1, x21
  404ac8:	mov	x0, x19
  404acc:	bl	4040c0 <ferror@plt+0x2640>
  404ad0:	stp	x29, x30, [sp, #-64]!
  404ad4:	mov	x29, sp
  404ad8:	stp	x19, x20, [sp, #16]
  404adc:	mov	x19, x0
  404ae0:	stp	x21, x22, [sp, #32]
  404ae4:	mov	x21, x1
  404ae8:	adrp	x22, 419000 <ferror@plt+0x17580>
  404aec:	str	xzr, [sp, #56]
  404af0:	bl	401a10 <__errno_location@plt>
  404af4:	str	wzr, [x0]
  404af8:	cbz	x19, 404b0c <ferror@plt+0x308c>
  404afc:	mov	x20, x0
  404b00:	ldrsb	w0, [x19]
  404b04:	adrp	x22, 419000 <ferror@plt+0x17580>
  404b08:	cbnz	w0, 404b24 <ferror@plt+0x30a4>
  404b0c:	ldr	w0, [x22, #560]
  404b10:	adrp	x1, 406000 <ferror@plt+0x4580>
  404b14:	mov	x3, x19
  404b18:	mov	x2, x21
  404b1c:	add	x1, x1, #0xef0
  404b20:	bl	4019c0 <errx@plt>
  404b24:	add	x1, sp, #0x38
  404b28:	mov	x0, x19
  404b2c:	mov	w3, #0x0                   	// #0
  404b30:	mov	w2, #0xa                   	// #10
  404b34:	bl	4017a0 <__strtol_internal@plt>
  404b38:	ldr	w1, [x20]
  404b3c:	cbnz	w1, 404b68 <ferror@plt+0x30e8>
  404b40:	ldr	x1, [sp, #56]
  404b44:	cmp	x1, x19
  404b48:	b.eq	404b0c <ferror@plt+0x308c>  // b.none
  404b4c:	cbz	x1, 404b58 <ferror@plt+0x30d8>
  404b50:	ldrsb	w1, [x1]
  404b54:	cbnz	w1, 404b0c <ferror@plt+0x308c>
  404b58:	ldp	x19, x20, [sp, #16]
  404b5c:	ldp	x21, x22, [sp, #32]
  404b60:	ldp	x29, x30, [sp], #64
  404b64:	ret
  404b68:	ldr	w0, [x22, #560]
  404b6c:	cmp	w1, #0x22
  404b70:	b.ne	404b0c <ferror@plt+0x308c>  // b.any
  404b74:	adrp	x1, 406000 <ferror@plt+0x4580>
  404b78:	mov	x3, x19
  404b7c:	mov	x2, x21
  404b80:	add	x1, x1, #0xef0
  404b84:	bl	401a60 <err@plt>
  404b88:	stp	x29, x30, [sp, #-32]!
  404b8c:	mov	x29, sp
  404b90:	stp	x19, x20, [sp, #16]
  404b94:	mov	x19, x1
  404b98:	mov	x20, x0
  404b9c:	bl	404ad0 <ferror@plt+0x3050>
  404ba0:	mov	x2, #0x80000000            	// #2147483648
  404ba4:	add	x2, x0, x2
  404ba8:	mov	x1, #0xffffffff            	// #4294967295
  404bac:	cmp	x2, x1
  404bb0:	b.hi	404bc0 <ferror@plt+0x3140>  // b.pmore
  404bb4:	ldp	x19, x20, [sp, #16]
  404bb8:	ldp	x29, x30, [sp], #32
  404bbc:	ret
  404bc0:	bl	401a10 <__errno_location@plt>
  404bc4:	mov	x4, x0
  404bc8:	adrp	x0, 419000 <ferror@plt+0x17580>
  404bcc:	mov	w5, #0x22                  	// #34
  404bd0:	adrp	x1, 406000 <ferror@plt+0x4580>
  404bd4:	mov	x3, x20
  404bd8:	ldr	w0, [x0, #560]
  404bdc:	mov	x2, x19
  404be0:	str	w5, [x4]
  404be4:	add	x1, x1, #0xef0
  404be8:	bl	401a60 <err@plt>
  404bec:	nop
  404bf0:	stp	x29, x30, [sp, #-32]!
  404bf4:	mov	x29, sp
  404bf8:	stp	x19, x20, [sp, #16]
  404bfc:	mov	x19, x1
  404c00:	mov	x20, x0
  404c04:	bl	404b88 <ferror@plt+0x3108>
  404c08:	add	w2, w0, #0x8, lsl #12
  404c0c:	mov	w1, #0xffff                	// #65535
  404c10:	cmp	w2, w1
  404c14:	b.hi	404c24 <ferror@plt+0x31a4>  // b.pmore
  404c18:	ldp	x19, x20, [sp, #16]
  404c1c:	ldp	x29, x30, [sp], #32
  404c20:	ret
  404c24:	bl	401a10 <__errno_location@plt>
  404c28:	mov	x4, x0
  404c2c:	adrp	x0, 419000 <ferror@plt+0x17580>
  404c30:	mov	w5, #0x22                  	// #34
  404c34:	adrp	x1, 406000 <ferror@plt+0x4580>
  404c38:	mov	x3, x20
  404c3c:	ldr	w0, [x0, #560]
  404c40:	mov	x2, x19
  404c44:	str	w5, [x4]
  404c48:	add	x1, x1, #0xef0
  404c4c:	bl	401a60 <err@plt>
  404c50:	stp	x29, x30, [sp, #-64]!
  404c54:	mov	x29, sp
  404c58:	stp	x19, x20, [sp, #16]
  404c5c:	mov	x19, x0
  404c60:	stp	x21, x22, [sp, #32]
  404c64:	mov	x21, x1
  404c68:	adrp	x22, 419000 <ferror@plt+0x17580>
  404c6c:	str	xzr, [sp, #56]
  404c70:	bl	401a10 <__errno_location@plt>
  404c74:	str	wzr, [x0]
  404c78:	cbz	x19, 404c8c <ferror@plt+0x320c>
  404c7c:	mov	x20, x0
  404c80:	ldrsb	w0, [x19]
  404c84:	adrp	x22, 419000 <ferror@plt+0x17580>
  404c88:	cbnz	w0, 404ca4 <ferror@plt+0x3224>
  404c8c:	ldr	w0, [x22, #560]
  404c90:	adrp	x1, 406000 <ferror@plt+0x4580>
  404c94:	mov	x3, x19
  404c98:	mov	x2, x21
  404c9c:	add	x1, x1, #0xef0
  404ca0:	bl	4019c0 <errx@plt>
  404ca4:	add	x1, sp, #0x38
  404ca8:	mov	x0, x19
  404cac:	mov	w3, #0x0                   	// #0
  404cb0:	mov	w2, #0xa                   	// #10
  404cb4:	bl	4017f0 <__strtoul_internal@plt>
  404cb8:	ldr	w1, [x20]
  404cbc:	cbnz	w1, 404ce8 <ferror@plt+0x3268>
  404cc0:	ldr	x1, [sp, #56]
  404cc4:	cmp	x19, x1
  404cc8:	b.eq	404c8c <ferror@plt+0x320c>  // b.none
  404ccc:	cbz	x1, 404cd8 <ferror@plt+0x3258>
  404cd0:	ldrsb	w1, [x1]
  404cd4:	cbnz	w1, 404c8c <ferror@plt+0x320c>
  404cd8:	ldp	x19, x20, [sp, #16]
  404cdc:	ldp	x21, x22, [sp, #32]
  404ce0:	ldp	x29, x30, [sp], #64
  404ce4:	ret
  404ce8:	ldr	w0, [x22, #560]
  404cec:	cmp	w1, #0x22
  404cf0:	b.ne	404c8c <ferror@plt+0x320c>  // b.any
  404cf4:	adrp	x1, 406000 <ferror@plt+0x4580>
  404cf8:	mov	x3, x19
  404cfc:	mov	x2, x21
  404d00:	add	x1, x1, #0xef0
  404d04:	bl	401a60 <err@plt>
  404d08:	stp	x29, x30, [sp, #-64]!
  404d0c:	mov	x29, sp
  404d10:	stp	x19, x20, [sp, #16]
  404d14:	mov	x19, x0
  404d18:	stp	x21, x22, [sp, #32]
  404d1c:	mov	x21, x1
  404d20:	adrp	x22, 419000 <ferror@plt+0x17580>
  404d24:	str	xzr, [sp, #56]
  404d28:	bl	401a10 <__errno_location@plt>
  404d2c:	str	wzr, [x0]
  404d30:	cbz	x19, 404d44 <ferror@plt+0x32c4>
  404d34:	mov	x20, x0
  404d38:	ldrsb	w0, [x19]
  404d3c:	adrp	x22, 419000 <ferror@plt+0x17580>
  404d40:	cbnz	w0, 404d5c <ferror@plt+0x32dc>
  404d44:	ldr	w0, [x22, #560]
  404d48:	adrp	x1, 406000 <ferror@plt+0x4580>
  404d4c:	mov	x3, x19
  404d50:	mov	x2, x21
  404d54:	add	x1, x1, #0xef0
  404d58:	bl	4019c0 <errx@plt>
  404d5c:	add	x1, sp, #0x38
  404d60:	mov	x0, x19
  404d64:	mov	w3, #0x0                   	// #0
  404d68:	mov	w2, #0x10                  	// #16
  404d6c:	bl	4017f0 <__strtoul_internal@plt>
  404d70:	ldr	w1, [x20]
  404d74:	cbnz	w1, 404da0 <ferror@plt+0x3320>
  404d78:	ldr	x1, [sp, #56]
  404d7c:	cmp	x19, x1
  404d80:	b.eq	404d44 <ferror@plt+0x32c4>  // b.none
  404d84:	cbz	x1, 404d90 <ferror@plt+0x3310>
  404d88:	ldrsb	w1, [x1]
  404d8c:	cbnz	w1, 404d44 <ferror@plt+0x32c4>
  404d90:	ldp	x19, x20, [sp, #16]
  404d94:	ldp	x21, x22, [sp, #32]
  404d98:	ldp	x29, x30, [sp], #64
  404d9c:	ret
  404da0:	ldr	w0, [x22, #560]
  404da4:	cmp	w1, #0x22
  404da8:	b.ne	404d44 <ferror@plt+0x32c4>  // b.any
  404dac:	adrp	x1, 406000 <ferror@plt+0x4580>
  404db0:	mov	x3, x19
  404db4:	mov	x2, x21
  404db8:	add	x1, x1, #0xef0
  404dbc:	bl	401a60 <err@plt>
  404dc0:	stp	x29, x30, [sp, #-64]!
  404dc4:	mov	x29, sp
  404dc8:	stp	x19, x20, [sp, #16]
  404dcc:	mov	x19, x0
  404dd0:	stp	x21, x22, [sp, #32]
  404dd4:	mov	x21, x1
  404dd8:	adrp	x22, 419000 <ferror@plt+0x17580>
  404ddc:	str	xzr, [sp, #56]
  404de0:	bl	401a10 <__errno_location@plt>
  404de4:	str	wzr, [x0]
  404de8:	cbz	x19, 404dfc <ferror@plt+0x337c>
  404dec:	mov	x20, x0
  404df0:	ldrsb	w0, [x19]
  404df4:	adrp	x22, 419000 <ferror@plt+0x17580>
  404df8:	cbnz	w0, 404e14 <ferror@plt+0x3394>
  404dfc:	ldr	w0, [x22, #560]
  404e00:	adrp	x1, 406000 <ferror@plt+0x4580>
  404e04:	mov	x3, x19
  404e08:	mov	x2, x21
  404e0c:	add	x1, x1, #0xef0
  404e10:	bl	4019c0 <errx@plt>
  404e14:	mov	x0, x19
  404e18:	add	x1, sp, #0x38
  404e1c:	bl	4016d0 <strtod@plt>
  404e20:	ldr	w0, [x20]
  404e24:	cbnz	w0, 404e50 <ferror@plt+0x33d0>
  404e28:	ldr	x0, [sp, #56]
  404e2c:	cmp	x0, x19
  404e30:	b.eq	404dfc <ferror@plt+0x337c>  // b.none
  404e34:	cbz	x0, 404e40 <ferror@plt+0x33c0>
  404e38:	ldrsb	w0, [x0]
  404e3c:	cbnz	w0, 404dfc <ferror@plt+0x337c>
  404e40:	ldp	x19, x20, [sp, #16]
  404e44:	ldp	x21, x22, [sp, #32]
  404e48:	ldp	x29, x30, [sp], #64
  404e4c:	ret
  404e50:	cmp	w0, #0x22
  404e54:	ldr	w0, [x22, #560]
  404e58:	b.ne	404dfc <ferror@plt+0x337c>  // b.any
  404e5c:	adrp	x1, 406000 <ferror@plt+0x4580>
  404e60:	mov	x3, x19
  404e64:	mov	x2, x21
  404e68:	add	x1, x1, #0xef0
  404e6c:	bl	401a60 <err@plt>
  404e70:	stp	x29, x30, [sp, #-64]!
  404e74:	mov	x29, sp
  404e78:	stp	x19, x20, [sp, #16]
  404e7c:	mov	x19, x0
  404e80:	stp	x21, x22, [sp, #32]
  404e84:	mov	x21, x1
  404e88:	adrp	x22, 419000 <ferror@plt+0x17580>
  404e8c:	str	xzr, [sp, #56]
  404e90:	bl	401a10 <__errno_location@plt>
  404e94:	str	wzr, [x0]
  404e98:	cbz	x19, 404eac <ferror@plt+0x342c>
  404e9c:	mov	x20, x0
  404ea0:	ldrsb	w0, [x19]
  404ea4:	adrp	x22, 419000 <ferror@plt+0x17580>
  404ea8:	cbnz	w0, 404ec4 <ferror@plt+0x3444>
  404eac:	ldr	w0, [x22, #560]
  404eb0:	adrp	x1, 406000 <ferror@plt+0x4580>
  404eb4:	mov	x3, x19
  404eb8:	mov	x2, x21
  404ebc:	add	x1, x1, #0xef0
  404ec0:	bl	4019c0 <errx@plt>
  404ec4:	add	x1, sp, #0x38
  404ec8:	mov	x0, x19
  404ecc:	mov	w2, #0xa                   	// #10
  404ed0:	bl	4018f0 <strtol@plt>
  404ed4:	ldr	w1, [x20]
  404ed8:	cbnz	w1, 404f04 <ferror@plt+0x3484>
  404edc:	ldr	x1, [sp, #56]
  404ee0:	cmp	x1, x19
  404ee4:	b.eq	404eac <ferror@plt+0x342c>  // b.none
  404ee8:	cbz	x1, 404ef4 <ferror@plt+0x3474>
  404eec:	ldrsb	w1, [x1]
  404ef0:	cbnz	w1, 404eac <ferror@plt+0x342c>
  404ef4:	ldp	x19, x20, [sp, #16]
  404ef8:	ldp	x21, x22, [sp, #32]
  404efc:	ldp	x29, x30, [sp], #64
  404f00:	ret
  404f04:	ldr	w0, [x22, #560]
  404f08:	cmp	w1, #0x22
  404f0c:	b.ne	404eac <ferror@plt+0x342c>  // b.any
  404f10:	adrp	x1, 406000 <ferror@plt+0x4580>
  404f14:	mov	x3, x19
  404f18:	mov	x2, x21
  404f1c:	add	x1, x1, #0xef0
  404f20:	bl	401a60 <err@plt>
  404f24:	nop
  404f28:	stp	x29, x30, [sp, #-64]!
  404f2c:	mov	x29, sp
  404f30:	stp	x19, x20, [sp, #16]
  404f34:	mov	x19, x0
  404f38:	stp	x21, x22, [sp, #32]
  404f3c:	mov	x21, x1
  404f40:	adrp	x22, 419000 <ferror@plt+0x17580>
  404f44:	str	xzr, [sp, #56]
  404f48:	bl	401a10 <__errno_location@plt>
  404f4c:	str	wzr, [x0]
  404f50:	cbz	x19, 404f64 <ferror@plt+0x34e4>
  404f54:	mov	x20, x0
  404f58:	ldrsb	w0, [x19]
  404f5c:	adrp	x22, 419000 <ferror@plt+0x17580>
  404f60:	cbnz	w0, 404f7c <ferror@plt+0x34fc>
  404f64:	ldr	w0, [x22, #560]
  404f68:	adrp	x1, 406000 <ferror@plt+0x4580>
  404f6c:	mov	x3, x19
  404f70:	mov	x2, x21
  404f74:	add	x1, x1, #0xef0
  404f78:	bl	4019c0 <errx@plt>
  404f7c:	add	x1, sp, #0x38
  404f80:	mov	x0, x19
  404f84:	mov	w2, #0xa                   	// #10
  404f88:	bl	401670 <strtoul@plt>
  404f8c:	ldr	w1, [x20]
  404f90:	cbnz	w1, 404fbc <ferror@plt+0x353c>
  404f94:	ldr	x1, [sp, #56]
  404f98:	cmp	x1, x19
  404f9c:	b.eq	404f64 <ferror@plt+0x34e4>  // b.none
  404fa0:	cbz	x1, 404fac <ferror@plt+0x352c>
  404fa4:	ldrsb	w1, [x1]
  404fa8:	cbnz	w1, 404f64 <ferror@plt+0x34e4>
  404fac:	ldp	x19, x20, [sp, #16]
  404fb0:	ldp	x21, x22, [sp, #32]
  404fb4:	ldp	x29, x30, [sp], #64
  404fb8:	ret
  404fbc:	ldr	w0, [x22, #560]
  404fc0:	cmp	w1, #0x22
  404fc4:	b.ne	404f64 <ferror@plt+0x34e4>  // b.any
  404fc8:	adrp	x1, 406000 <ferror@plt+0x4580>
  404fcc:	mov	x3, x19
  404fd0:	mov	x2, x21
  404fd4:	add	x1, x1, #0xef0
  404fd8:	bl	401a60 <err@plt>
  404fdc:	nop
  404fe0:	stp	x29, x30, [sp, #-48]!
  404fe4:	mov	x29, sp
  404fe8:	stp	x19, x20, [sp, #16]
  404fec:	mov	x19, x1
  404ff0:	mov	x20, x0
  404ff4:	add	x1, sp, #0x28
  404ff8:	bl	4044e0 <ferror@plt+0x2a60>
  404ffc:	cbz	w0, 405034 <ferror@plt+0x35b4>
  405000:	bl	401a10 <__errno_location@plt>
  405004:	ldr	w1, [x0]
  405008:	adrp	x2, 419000 <ferror@plt+0x17580>
  40500c:	mov	x3, x20
  405010:	ldr	w0, [x2, #560]
  405014:	mov	x2, x19
  405018:	cbz	w1, 405028 <ferror@plt+0x35a8>
  40501c:	adrp	x1, 406000 <ferror@plt+0x4580>
  405020:	add	x1, x1, #0xef0
  405024:	bl	401a60 <err@plt>
  405028:	adrp	x1, 406000 <ferror@plt+0x4580>
  40502c:	add	x1, x1, #0xef0
  405030:	bl	4019c0 <errx@plt>
  405034:	ldp	x19, x20, [sp, #16]
  405038:	ldr	x0, [sp, #40]
  40503c:	ldp	x29, x30, [sp], #48
  405040:	ret
  405044:	nop
  405048:	stp	x29, x30, [sp, #-32]!
  40504c:	mov	x29, sp
  405050:	str	x19, [sp, #16]
  405054:	mov	x19, x1
  405058:	mov	x1, x2
  40505c:	bl	404dc0 <ferror@plt+0x3340>
  405060:	fcvtzs	d2, d0
  405064:	mov	x0, #0x848000000000        	// #145685290680320
  405068:	movk	x0, #0x412e, lsl #48
  40506c:	fmov	d1, x0
  405070:	scvtf	d3, d2
  405074:	fsub	d0, d0, d3
  405078:	fmul	d0, d0, d1
  40507c:	fcvtzs	d0, d0
  405080:	stp	d2, d0, [x19]
  405084:	ldr	x19, [sp, #16]
  405088:	ldp	x29, x30, [sp], #32
  40508c:	ret
  405090:	mov	w2, w0
  405094:	mov	x0, x1
  405098:	and	w1, w2, #0xf000
  40509c:	add	x14, x0, #0x1
  4050a0:	cmp	w1, #0x4, lsl #12
  4050a4:	add	x13, x0, #0x2
  4050a8:	add	x12, x0, #0x3
  4050ac:	add	x11, x0, #0x4
  4050b0:	add	x10, x0, #0x5
  4050b4:	add	x9, x0, #0x6
  4050b8:	add	x8, x0, #0x7
  4050bc:	add	x7, x0, #0x8
  4050c0:	add	x6, x0, #0x9
  4050c4:	b.eq	405230 <ferror@plt+0x37b0>  // b.none
  4050c8:	cmp	w1, #0xa, lsl #12
  4050cc:	b.eq	405124 <ferror@plt+0x36a4>  // b.none
  4050d0:	cmp	w1, #0x2, lsl #12
  4050d4:	b.eq	405250 <ferror@plt+0x37d0>  // b.none
  4050d8:	cmp	w1, #0x6, lsl #12
  4050dc:	b.eq	405240 <ferror@plt+0x37c0>  // b.none
  4050e0:	cmp	w1, #0xc, lsl #12
  4050e4:	b.eq	405260 <ferror@plt+0x37e0>  // b.none
  4050e8:	cmp	w1, #0x1, lsl #12
  4050ec:	b.eq	405270 <ferror@plt+0x37f0>  // b.none
  4050f0:	cmp	w1, #0x8, lsl #12
  4050f4:	b.eq	405280 <ferror@plt+0x3800>  // b.none
  4050f8:	mov	x4, x6
  4050fc:	mov	x6, x7
  405100:	mov	x7, x8
  405104:	mov	x8, x9
  405108:	mov	x9, x10
  40510c:	mov	x10, x11
  405110:	mov	x11, x12
  405114:	mov	x12, x13
  405118:	mov	x13, x14
  40511c:	mov	x14, x0
  405120:	b	405130 <ferror@plt+0x36b0>
  405124:	mov	x4, x0
  405128:	mov	w1, #0x6c                  	// #108
  40512c:	strb	w1, [x4], #10
  405130:	tst	x2, #0x100
  405134:	mov	w5, #0x2d                  	// #45
  405138:	mov	w3, #0x72                  	// #114
  40513c:	csel	w3, w3, w5, ne  // ne = any
  405140:	tst	x2, #0x80
  405144:	strb	w3, [x14]
  405148:	mov	w3, #0x77                  	// #119
  40514c:	csel	w3, w3, w5, ne  // ne = any
  405150:	strb	w3, [x13]
  405154:	and	w1, w2, #0x40
  405158:	tbz	w2, #11, 4051f8 <ferror@plt+0x3778>
  40515c:	cmp	w1, #0x0
  405160:	mov	w3, #0x53                  	// #83
  405164:	mov	w1, #0x73                  	// #115
  405168:	csel	w1, w1, w3, ne  // ne = any
  40516c:	tst	x2, #0x20
  405170:	strb	w1, [x12]
  405174:	mov	w5, #0x2d                  	// #45
  405178:	mov	w3, #0x72                  	// #114
  40517c:	csel	w3, w3, w5, ne  // ne = any
  405180:	tst	x2, #0x10
  405184:	strb	w3, [x11]
  405188:	mov	w3, #0x77                  	// #119
  40518c:	csel	w3, w3, w5, ne  // ne = any
  405190:	strb	w3, [x10]
  405194:	and	w1, w2, #0x8
  405198:	tbz	w2, #10, 405220 <ferror@plt+0x37a0>
  40519c:	cmp	w1, #0x0
  4051a0:	mov	w3, #0x53                  	// #83
  4051a4:	mov	w1, #0x73                  	// #115
  4051a8:	csel	w1, w1, w3, ne  // ne = any
  4051ac:	tst	x2, #0x4
  4051b0:	strb	w1, [x9]
  4051b4:	mov	w5, #0x2d                  	// #45
  4051b8:	mov	w3, #0x72                  	// #114
  4051bc:	csel	w3, w3, w5, ne  // ne = any
  4051c0:	tst	x2, #0x2
  4051c4:	strb	w3, [x8]
  4051c8:	mov	w3, #0x77                  	// #119
  4051cc:	csel	w3, w3, w5, ne  // ne = any
  4051d0:	strb	w3, [x7]
  4051d4:	and	w1, w2, #0x1
  4051d8:	tbz	w2, #9, 405208 <ferror@plt+0x3788>
  4051dc:	cmp	w1, #0x0
  4051e0:	mov	w2, #0x54                  	// #84
  4051e4:	mov	w1, #0x74                  	// #116
  4051e8:	csel	w1, w1, w2, ne  // ne = any
  4051ec:	strb	w1, [x6]
  4051f0:	strb	wzr, [x4]
  4051f4:	ret
  4051f8:	cmp	w1, #0x0
  4051fc:	mov	w1, #0x78                  	// #120
  405200:	csel	w1, w1, w5, ne  // ne = any
  405204:	b	40516c <ferror@plt+0x36ec>
  405208:	cmp	w1, #0x0
  40520c:	mov	w1, #0x78                  	// #120
  405210:	csel	w1, w1, w5, ne  // ne = any
  405214:	strb	w1, [x6]
  405218:	strb	wzr, [x4]
  40521c:	ret
  405220:	cmp	w1, #0x0
  405224:	mov	w1, #0x78                  	// #120
  405228:	csel	w1, w1, w5, ne  // ne = any
  40522c:	b	4051ac <ferror@plt+0x372c>
  405230:	mov	x4, x0
  405234:	mov	w1, #0x64                  	// #100
  405238:	strb	w1, [x4], #10
  40523c:	b	405130 <ferror@plt+0x36b0>
  405240:	mov	x4, x0
  405244:	mov	w1, #0x62                  	// #98
  405248:	strb	w1, [x4], #10
  40524c:	b	405130 <ferror@plt+0x36b0>
  405250:	mov	x4, x0
  405254:	mov	w1, #0x63                  	// #99
  405258:	strb	w1, [x4], #10
  40525c:	b	405130 <ferror@plt+0x36b0>
  405260:	mov	x4, x0
  405264:	mov	w1, #0x73                  	// #115
  405268:	strb	w1, [x4], #10
  40526c:	b	405130 <ferror@plt+0x36b0>
  405270:	mov	x4, x0
  405274:	mov	w1, #0x70                  	// #112
  405278:	strb	w1, [x4], #10
  40527c:	b	405130 <ferror@plt+0x36b0>
  405280:	mov	x4, x0
  405284:	mov	w1, #0x2d                  	// #45
  405288:	strb	w1, [x4], #10
  40528c:	b	405130 <ferror@plt+0x36b0>
  405290:	stp	x29, x30, [sp, #-96]!
  405294:	mov	x29, sp
  405298:	stp	x19, x20, [sp, #16]
  40529c:	add	x20, sp, #0x38
  4052a0:	mov	x4, x20
  4052a4:	stp	x21, x22, [sp, #32]
  4052a8:	tbz	w0, #1, 4052b8 <ferror@plt+0x3838>
  4052ac:	add	x4, x20, #0x1
  4052b0:	mov	w2, #0x20                  	// #32
  4052b4:	strb	w2, [sp, #56]
  4052b8:	cmp	x1, #0x3ff
  4052bc:	b.ls	405404 <ferror@plt+0x3984>  // b.plast
  4052c0:	mov	x2, #0xfffff               	// #1048575
  4052c4:	cmp	x1, x2
  4052c8:	b.ls	405480 <ferror@plt+0x3a00>  // b.plast
  4052cc:	mov	x2, #0x3fffffff            	// #1073741823
  4052d0:	cmp	x1, x2
  4052d4:	b.ls	40548c <ferror@plt+0x3a0c>  // b.plast
  4052d8:	mov	x2, #0xffffffffff          	// #1099511627775
  4052dc:	cmp	x1, x2
  4052e0:	b.ls	405498 <ferror@plt+0x3a18>  // b.plast
  4052e4:	mov	x2, #0x3ffffffffffff       	// #1125899906842623
  4052e8:	cmp	x1, x2
  4052ec:	b.ls	4054a4 <ferror@plt+0x3a24>  // b.plast
  4052f0:	mov	x2, #0xfffffffffffffff     	// #1152921504606846975
  4052f4:	cmp	x1, x2
  4052f8:	b.ls	4054b0 <ferror@plt+0x3a30>  // b.plast
  4052fc:	mov	w3, #0x3c                  	// #60
  405300:	mov	w6, #0x46                  	// #70
  405304:	mov	w7, #0xcccd                	// #52429
  405308:	adrp	x8, 406000 <ferror@plt+0x4580>
  40530c:	movk	w7, #0xcccc, lsl #16
  405310:	add	x8, x8, #0xf28
  405314:	mov	x2, #0xffffffffffffffff    	// #-1
  405318:	lsr	x22, x1, x3
  40531c:	umull	x7, w3, w7
  405320:	lsl	x2, x2, x3
  405324:	bic	x2, x1, x2
  405328:	and	w5, w0, #0x1
  40532c:	mov	w3, w22
  405330:	lsr	x7, x7, #35
  405334:	ldrsb	w1, [x8, w7, sxtw]
  405338:	strb	w1, [x4]
  40533c:	cmp	w1, #0x42
  405340:	add	x1, x4, #0x1
  405344:	csel	w5, w5, wzr, ne  // ne = any
  405348:	cbz	w5, 405358 <ferror@plt+0x38d8>
  40534c:	add	x1, x4, #0x3
  405350:	mov	w5, #0x4269                	// #17001
  405354:	sturh	w5, [x4, #1]
  405358:	strb	wzr, [x1]
  40535c:	cbz	x2, 405410 <ferror@plt+0x3990>
  405360:	sub	w6, w6, #0x14
  405364:	lsr	x2, x2, x6
  405368:	tbz	w0, #2, 405444 <ferror@plt+0x39c4>
  40536c:	add	x2, x2, #0x5
  405370:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  405374:	movk	x0, #0xcccd
  405378:	mov	x4, #0x9999999999999999    	// #-7378697629483820647
  40537c:	movk	x4, #0x1999, lsl #48
  405380:	umulh	x19, x2, x0
  405384:	lsr	x19, x19, #3
  405388:	mul	x1, x19, x0
  40538c:	umulh	x0, x19, x0
  405390:	ror	x1, x1, #1
  405394:	lsr	x0, x0, #3
  405398:	cmp	x1, x4
  40539c:	csel	x19, x19, x0, hi  // hi = pmore
  4053a0:	cbz	x19, 405410 <ferror@plt+0x3990>
  4053a4:	bl	401730 <localeconv@plt>
  4053a8:	cbz	x0, 405474 <ferror@plt+0x39f4>
  4053ac:	ldr	x4, [x0]
  4053b0:	cbz	x4, 405474 <ferror@plt+0x39f4>
  4053b4:	ldrsb	w1, [x4]
  4053b8:	adrp	x0, 406000 <ferror@plt+0x4580>
  4053bc:	add	x0, x0, #0xf20
  4053c0:	cmp	w1, #0x0
  4053c4:	csel	x4, x0, x4, eq  // eq = none
  4053c8:	mov	x6, x20
  4053cc:	mov	x5, x19
  4053d0:	mov	w3, w22
  4053d4:	adrp	x2, 406000 <ferror@plt+0x4580>
  4053d8:	add	x2, x2, #0xf30
  4053dc:	add	x21, sp, #0x40
  4053e0:	mov	x1, #0x20                  	// #32
  4053e4:	mov	x0, x21
  4053e8:	bl	401720 <snprintf@plt>
  4053ec:	mov	x0, x21
  4053f0:	bl	401830 <strdup@plt>
  4053f4:	ldp	x19, x20, [sp, #16]
  4053f8:	ldp	x21, x22, [sp, #32]
  4053fc:	ldp	x29, x30, [sp], #96
  405400:	ret
  405404:	mov	w3, w1
  405408:	mov	w0, #0x42                  	// #66
  40540c:	strh	w0, [x4]
  405410:	mov	x4, x20
  405414:	adrp	x2, 406000 <ferror@plt+0x4580>
  405418:	add	x2, x2, #0xf40
  40541c:	add	x21, sp, #0x40
  405420:	mov	x1, #0x20                  	// #32
  405424:	mov	x0, x21
  405428:	bl	401720 <snprintf@plt>
  40542c:	mov	x0, x21
  405430:	bl	401830 <strdup@plt>
  405434:	ldp	x19, x20, [sp, #16]
  405438:	ldp	x21, x22, [sp, #32]
  40543c:	ldp	x29, x30, [sp], #96
  405440:	ret
  405444:	add	x2, x2, #0x32
  405448:	mov	x5, #0xf5c3                	// #62915
  40544c:	movk	x5, #0x5c28, lsl #16
  405450:	lsr	x19, x2, #2
  405454:	movk	x5, #0xc28f, lsl #32
  405458:	movk	x5, #0x28f5, lsl #48
  40545c:	umulh	x19, x19, x5
  405460:	lsr	x19, x19, #2
  405464:	cmp	x19, #0xa
  405468:	b.ne	4053a0 <ferror@plt+0x3920>  // b.any
  40546c:	add	w3, w22, #0x1
  405470:	b	405410 <ferror@plt+0x3990>
  405474:	adrp	x4, 406000 <ferror@plt+0x4580>
  405478:	add	x4, x4, #0xf20
  40547c:	b	4053c8 <ferror@plt+0x3948>
  405480:	mov	w6, #0x14                  	// #20
  405484:	sub	w3, w6, #0xa
  405488:	b	405304 <ferror@plt+0x3884>
  40548c:	mov	w6, #0x1e                  	// #30
  405490:	sub	w3, w6, #0xa
  405494:	b	405304 <ferror@plt+0x3884>
  405498:	mov	w6, #0x28                  	// #40
  40549c:	sub	w3, w6, #0xa
  4054a0:	b	405304 <ferror@plt+0x3884>
  4054a4:	mov	w6, #0x32                  	// #50
  4054a8:	sub	w3, w6, #0xa
  4054ac:	b	405304 <ferror@plt+0x3884>
  4054b0:	mov	w6, #0x3c                  	// #60
  4054b4:	sub	w3, w6, #0xa
  4054b8:	b	405304 <ferror@plt+0x3884>
  4054bc:	nop
  4054c0:	cbz	x0, 4055bc <ferror@plt+0x3b3c>
  4054c4:	stp	x29, x30, [sp, #-64]!
  4054c8:	mov	x29, sp
  4054cc:	stp	x19, x20, [sp, #16]
  4054d0:	mov	x20, x0
  4054d4:	ldrsb	w4, [x0]
  4054d8:	cbz	w4, 4055ac <ferror@plt+0x3b2c>
  4054dc:	cmp	x1, #0x0
  4054e0:	stp	x21, x22, [sp, #32]
  4054e4:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  4054e8:	stp	x23, x24, [sp, #48]
  4054ec:	mov	x21, x2
  4054f0:	mov	x23, x1
  4054f4:	mov	x22, x3
  4054f8:	ccmp	x3, #0x0, #0x4, ne  // ne = any
  4054fc:	b.eq	4055a4 <ferror@plt+0x3b24>  // b.none
  405500:	mov	x19, #0x0                   	// #0
  405504:	nop
  405508:	cmp	w4, #0x2c
  40550c:	ldrsb	w4, [x20, #1]
  405510:	b.eq	40553c <ferror@plt+0x3abc>  // b.none
  405514:	cbz	w4, 405544 <ferror@plt+0x3ac4>
  405518:	add	x20, x20, #0x1
  40551c:	cmp	x21, x19
  405520:	b.hi	405508 <ferror@plt+0x3a88>  // b.pmore
  405524:	mov	w0, #0xfffffffe            	// #-2
  405528:	ldp	x19, x20, [sp, #16]
  40552c:	ldp	x21, x22, [sp, #32]
  405530:	ldp	x23, x24, [sp, #48]
  405534:	ldp	x29, x30, [sp], #64
  405538:	ret
  40553c:	mov	x24, x20
  405540:	cbnz	w4, 405548 <ferror@plt+0x3ac8>
  405544:	add	x24, x20, #0x1
  405548:	cmp	x0, x24
  40554c:	b.cs	4055a4 <ferror@plt+0x3b24>  // b.hs, b.nlast
  405550:	sub	x1, x24, x0
  405554:	blr	x22
  405558:	cmn	w0, #0x1
  40555c:	b.eq	4055a4 <ferror@plt+0x3b24>  // b.none
  405560:	str	w0, [x23, x19, lsl #2]
  405564:	add	x19, x19, #0x1
  405568:	ldrsb	w0, [x24]
  40556c:	cbz	w0, 40558c <ferror@plt+0x3b0c>
  405570:	mov	x0, x20
  405574:	ldrsb	w4, [x0, #1]!
  405578:	cbz	w4, 40558c <ferror@plt+0x3b0c>
  40557c:	cmp	x21, x19
  405580:	b.ls	405524 <ferror@plt+0x3aa4>  // b.plast
  405584:	mov	x20, x0
  405588:	b	405508 <ferror@plt+0x3a88>
  40558c:	mov	w0, w19
  405590:	ldp	x19, x20, [sp, #16]
  405594:	ldp	x21, x22, [sp, #32]
  405598:	ldp	x23, x24, [sp, #48]
  40559c:	ldp	x29, x30, [sp], #64
  4055a0:	ret
  4055a4:	ldp	x21, x22, [sp, #32]
  4055a8:	ldp	x23, x24, [sp, #48]
  4055ac:	mov	w0, #0xffffffff            	// #-1
  4055b0:	ldp	x19, x20, [sp, #16]
  4055b4:	ldp	x29, x30, [sp], #64
  4055b8:	ret
  4055bc:	mov	w0, #0xffffffff            	// #-1
  4055c0:	ret
  4055c4:	nop
  4055c8:	cbz	x0, 405644 <ferror@plt+0x3bc4>
  4055cc:	stp	x29, x30, [sp, #-32]!
  4055d0:	mov	x29, sp
  4055d4:	str	x19, [sp, #16]
  4055d8:	mov	x19, x3
  4055dc:	mov	x3, x4
  4055e0:	cmp	x19, #0x0
  4055e4:	ldrsb	w4, [x0]
  4055e8:	ccmp	w4, #0x0, #0x4, ne  // ne = any
  4055ec:	b.eq	40563c <ferror@plt+0x3bbc>  // b.none
  4055f0:	ldr	x5, [x19]
  4055f4:	cmp	x5, x2
  4055f8:	b.hi	40563c <ferror@plt+0x3bbc>  // b.pmore
  4055fc:	cmp	w4, #0x2b
  405600:	b.eq	40562c <ferror@plt+0x3bac>  // b.none
  405604:	str	xzr, [x19]
  405608:	bl	4054c0 <ferror@plt+0x3a40>
  40560c:	cmp	w0, #0x0
  405610:	b.le	405620 <ferror@plt+0x3ba0>
  405614:	ldr	x1, [x19]
  405618:	add	x1, x1, w0, sxtw
  40561c:	str	x1, [x19]
  405620:	ldr	x19, [sp, #16]
  405624:	ldp	x29, x30, [sp], #32
  405628:	ret
  40562c:	add	x0, x0, #0x1
  405630:	add	x1, x1, x5, lsl #2
  405634:	sub	x2, x2, x5
  405638:	b	405608 <ferror@plt+0x3b88>
  40563c:	mov	w0, #0xffffffff            	// #-1
  405640:	b	405620 <ferror@plt+0x3ba0>
  405644:	mov	w0, #0xffffffff            	// #-1
  405648:	ret
  40564c:	nop
  405650:	cmp	x2, #0x0
  405654:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  405658:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  40565c:	b.eq	405738 <ferror@plt+0x3cb8>  // b.none
  405660:	stp	x29, x30, [sp, #-64]!
  405664:	mov	x29, sp
  405668:	stp	x19, x20, [sp, #16]
  40566c:	mov	x20, x2
  405670:	mov	x19, x0
  405674:	stp	x21, x22, [sp, #32]
  405678:	mov	w21, #0x1                   	// #1
  40567c:	str	x23, [sp, #48]
  405680:	mov	x23, x1
  405684:	ldrsb	w3, [x0]
  405688:	cbz	w3, 405720 <ferror@plt+0x3ca0>
  40568c:	nop
  405690:	cmp	w3, #0x2c
  405694:	ldrsb	w3, [x19, #1]
  405698:	b.eq	4056b0 <ferror@plt+0x3c30>  // b.none
  40569c:	cbz	w3, 4056fc <ferror@plt+0x3c7c>
  4056a0:	add	x19, x19, #0x1
  4056a4:	cmp	w3, #0x2c
  4056a8:	ldrsb	w3, [x19, #1]
  4056ac:	b.ne	40569c <ferror@plt+0x3c1c>  // b.any
  4056b0:	mov	x22, x19
  4056b4:	cbz	w3, 4056fc <ferror@plt+0x3c7c>
  4056b8:	cmp	x0, x22
  4056bc:	b.cs	405708 <ferror@plt+0x3c88>  // b.hs, b.nlast
  4056c0:	sub	x1, x22, x0
  4056c4:	blr	x20
  4056c8:	tbnz	w0, #31, 40570c <ferror@plt+0x3c8c>
  4056cc:	asr	w2, w0, #3
  4056d0:	and	w0, w0, #0x7
  4056d4:	lsl	w0, w21, w0
  4056d8:	ldrb	w1, [x23, w2, sxtw]
  4056dc:	orr	w0, w0, w1
  4056e0:	strb	w0, [x23, w2, sxtw]
  4056e4:	ldrsb	w0, [x22]
  4056e8:	cbz	w0, 405720 <ferror@plt+0x3ca0>
  4056ec:	ldrsb	w3, [x19, #1]!
  4056f0:	cbz	w3, 405720 <ferror@plt+0x3ca0>
  4056f4:	mov	x0, x19
  4056f8:	b	405690 <ferror@plt+0x3c10>
  4056fc:	add	x22, x19, #0x1
  405700:	cmp	x0, x22
  405704:	b.cc	4056c0 <ferror@plt+0x3c40>  // b.lo, b.ul, b.last
  405708:	mov	w0, #0xffffffff            	// #-1
  40570c:	ldp	x19, x20, [sp, #16]
  405710:	ldp	x21, x22, [sp, #32]
  405714:	ldr	x23, [sp, #48]
  405718:	ldp	x29, x30, [sp], #64
  40571c:	ret
  405720:	mov	w0, #0x0                   	// #0
  405724:	ldp	x19, x20, [sp, #16]
  405728:	ldp	x21, x22, [sp, #32]
  40572c:	ldr	x23, [sp, #48]
  405730:	ldp	x29, x30, [sp], #64
  405734:	ret
  405738:	mov	w0, #0xffffffea            	// #-22
  40573c:	ret
  405740:	cmp	x2, #0x0
  405744:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  405748:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  40574c:	b.eq	40580c <ferror@plt+0x3d8c>  // b.none
  405750:	stp	x29, x30, [sp, #-48]!
  405754:	mov	x29, sp
  405758:	stp	x19, x20, [sp, #16]
  40575c:	mov	x19, x0
  405760:	stp	x21, x22, [sp, #32]
  405764:	mov	x21, x2
  405768:	mov	x22, x1
  40576c:	ldrsb	w3, [x0]
  405770:	cbz	w3, 4057f8 <ferror@plt+0x3d78>
  405774:	nop
  405778:	cmp	w3, #0x2c
  40577c:	ldrsb	w3, [x19, #1]
  405780:	b.eq	405798 <ferror@plt+0x3d18>  // b.none
  405784:	cbz	w3, 4057d8 <ferror@plt+0x3d58>
  405788:	add	x19, x19, #0x1
  40578c:	cmp	w3, #0x2c
  405790:	ldrsb	w3, [x19, #1]
  405794:	b.ne	405784 <ferror@plt+0x3d04>  // b.any
  405798:	mov	x20, x19
  40579c:	cbz	w3, 4057d8 <ferror@plt+0x3d58>
  4057a0:	cmp	x0, x20
  4057a4:	b.cs	4057e4 <ferror@plt+0x3d64>  // b.hs, b.nlast
  4057a8:	sub	x1, x20, x0
  4057ac:	blr	x21
  4057b0:	tbnz	x0, #63, 4057e8 <ferror@plt+0x3d68>
  4057b4:	ldr	x2, [x22]
  4057b8:	orr	x0, x2, x0
  4057bc:	str	x0, [x22]
  4057c0:	ldrsb	w0, [x20]
  4057c4:	cbz	w0, 4057f8 <ferror@plt+0x3d78>
  4057c8:	ldrsb	w3, [x19, #1]!
  4057cc:	cbz	w3, 4057f8 <ferror@plt+0x3d78>
  4057d0:	mov	x0, x19
  4057d4:	b	405778 <ferror@plt+0x3cf8>
  4057d8:	add	x20, x19, #0x1
  4057dc:	cmp	x0, x20
  4057e0:	b.cc	4057a8 <ferror@plt+0x3d28>  // b.lo, b.ul, b.last
  4057e4:	mov	w0, #0xffffffff            	// #-1
  4057e8:	ldp	x19, x20, [sp, #16]
  4057ec:	ldp	x21, x22, [sp, #32]
  4057f0:	ldp	x29, x30, [sp], #48
  4057f4:	ret
  4057f8:	mov	w0, #0x0                   	// #0
  4057fc:	ldp	x19, x20, [sp, #16]
  405800:	ldp	x21, x22, [sp, #32]
  405804:	ldp	x29, x30, [sp], #48
  405808:	ret
  40580c:	mov	w0, #0xffffffea            	// #-22
  405810:	ret
  405814:	nop
  405818:	stp	x29, x30, [sp, #-80]!
  40581c:	mov	x29, sp
  405820:	str	xzr, [sp, #72]
  405824:	cbz	x0, 4058b8 <ferror@plt+0x3e38>
  405828:	stp	x19, x20, [sp, #16]
  40582c:	mov	x19, x0
  405830:	mov	x20, x2
  405834:	stp	x21, x22, [sp, #32]
  405838:	mov	w21, w3
  40583c:	stp	x23, x24, [sp, #48]
  405840:	mov	x23, x1
  405844:	str	w3, [x1]
  405848:	str	w3, [x2]
  40584c:	bl	401a10 <__errno_location@plt>
  405850:	str	wzr, [x0]
  405854:	mov	x22, x0
  405858:	ldrsb	w0, [x19]
  40585c:	cmp	w0, #0x3a
  405860:	b.eq	4058c4 <ferror@plt+0x3e44>  // b.none
  405864:	add	x24, sp, #0x48
  405868:	mov	x0, x19
  40586c:	mov	x1, x24
  405870:	mov	w2, #0xa                   	// #10
  405874:	bl	4018f0 <strtol@plt>
  405878:	str	w0, [x23]
  40587c:	str	w0, [x20]
  405880:	ldr	w0, [x22]
  405884:	cbnz	w0, 4058fc <ferror@plt+0x3e7c>
  405888:	ldr	x2, [sp, #72]
  40588c:	cmp	x2, #0x0
  405890:	ccmp	x2, x19, #0x4, ne  // ne = any
  405894:	b.eq	4058fc <ferror@plt+0x3e7c>  // b.none
  405898:	ldrsb	w3, [x2]
  40589c:	cmp	w3, #0x3a
  4058a0:	b.eq	405910 <ferror@plt+0x3e90>  // b.none
  4058a4:	cmp	w3, #0x2d
  4058a8:	b.eq	40592c <ferror@plt+0x3eac>  // b.none
  4058ac:	ldp	x19, x20, [sp, #16]
  4058b0:	ldp	x21, x22, [sp, #32]
  4058b4:	ldp	x23, x24, [sp, #48]
  4058b8:	mov	w0, #0x0                   	// #0
  4058bc:	ldp	x29, x30, [sp], #80
  4058c0:	ret
  4058c4:	add	x19, x19, #0x1
  4058c8:	add	x1, sp, #0x48
  4058cc:	mov	x0, x19
  4058d0:	mov	w2, #0xa                   	// #10
  4058d4:	bl	4018f0 <strtol@plt>
  4058d8:	str	w0, [x20]
  4058dc:	ldr	w0, [x22]
  4058e0:	cbnz	w0, 4058fc <ferror@plt+0x3e7c>
  4058e4:	ldr	x0, [sp, #72]
  4058e8:	cbz	x0, 4058fc <ferror@plt+0x3e7c>
  4058ec:	ldrsb	w1, [x0]
  4058f0:	cmp	w1, #0x0
  4058f4:	ccmp	x0, x19, #0x4, eq  // eq = none
  4058f8:	b.ne	4058ac <ferror@plt+0x3e2c>  // b.any
  4058fc:	mov	w0, #0xffffffff            	// #-1
  405900:	ldp	x19, x20, [sp, #16]
  405904:	ldp	x21, x22, [sp, #32]
  405908:	ldp	x23, x24, [sp, #48]
  40590c:	b	4058bc <ferror@plt+0x3e3c>
  405910:	ldrsb	w1, [x2, #1]
  405914:	cbnz	w1, 40592c <ferror@plt+0x3eac>
  405918:	ldp	x23, x24, [sp, #48]
  40591c:	str	w21, [x20]
  405920:	ldp	x19, x20, [sp, #16]
  405924:	ldp	x21, x22, [sp, #32]
  405928:	b	4058bc <ferror@plt+0x3e3c>
  40592c:	str	wzr, [x22]
  405930:	add	x19, x2, #0x1
  405934:	mov	x1, x24
  405938:	mov	x0, x19
  40593c:	mov	w2, #0xa                   	// #10
  405940:	str	xzr, [sp, #72]
  405944:	bl	4018f0 <strtol@plt>
  405948:	str	w0, [x20]
  40594c:	ldr	w0, [x22]
  405950:	cbz	w0, 4058e4 <ferror@plt+0x3e64>
  405954:	b	4058fc <ferror@plt+0x3e7c>
  405958:	cmp	x1, #0x0
  40595c:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  405960:	b.eq	405aec <ferror@plt+0x406c>  // b.none
  405964:	stp	x29, x30, [sp, #-48]!
  405968:	mov	x29, sp
  40596c:	stp	x19, x20, [sp, #16]
  405970:	mov	x19, x0
  405974:	mov	x20, x1
  405978:	stp	x21, x22, [sp, #32]
  40597c:	ldrsb	w0, [x19]
  405980:	cmp	w0, #0x2f
  405984:	b.eq	405990 <ferror@plt+0x3f10>  // b.none
  405988:	b	405a54 <ferror@plt+0x3fd4>
  40598c:	add	x19, x19, #0x1
  405990:	ldrsb	w0, [x19, #1]
  405994:	cmp	w0, #0x2f
  405998:	b.eq	40598c <ferror@plt+0x3f0c>  // b.none
  40599c:	ldrsb	w0, [x19, #1]
  4059a0:	mov	x21, #0x1                   	// #1
  4059a4:	cmp	w0, #0x2f
  4059a8:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  4059ac:	b.eq	4059c4 <ferror@plt+0x3f44>  // b.none
  4059b0:	add	x21, x21, #0x1
  4059b4:	ldrsb	w0, [x19, x21]
  4059b8:	cmp	w0, #0x2f
  4059bc:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  4059c0:	b.ne	4059b0 <ferror@plt+0x3f30>  // b.any
  4059c4:	ldrsb	w0, [x20]
  4059c8:	cmp	w0, #0x2f
  4059cc:	b.eq	4059d8 <ferror@plt+0x3f58>  // b.none
  4059d0:	b	405a70 <ferror@plt+0x3ff0>
  4059d4:	add	x20, x20, #0x1
  4059d8:	ldrsb	w0, [x20, #1]
  4059dc:	cmp	w0, #0x2f
  4059e0:	b.eq	4059d4 <ferror@plt+0x3f54>  // b.none
  4059e4:	ldrsb	w0, [x20, #1]
  4059e8:	cmp	w0, #0x2f
  4059ec:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  4059f0:	b.eq	405ae0 <ferror@plt+0x4060>  // b.none
  4059f4:	mov	x22, #0x1                   	// #1
  4059f8:	add	x22, x22, #0x1
  4059fc:	ldrsb	w0, [x20, x22]
  405a00:	cmp	w0, #0x2f
  405a04:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  405a08:	b.ne	4059f8 <ferror@plt+0x3f78>  // b.any
  405a0c:	add	x0, x22, x21
  405a10:	cbz	x0, 405a88 <ferror@plt+0x4008>
  405a14:	cmp	x0, #0x1
  405a18:	b.eq	405a9c <ferror@plt+0x401c>  // b.none
  405a1c:	cmp	x20, #0x0
  405a20:	ccmp	x21, x22, #0x0, ne  // ne = any
  405a24:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  405a28:	b.eq	405acc <ferror@plt+0x404c>  // b.none
  405a2c:	mov	x2, x21
  405a30:	mov	x1, x20
  405a34:	mov	x0, x19
  405a38:	bl	4017b0 <strncmp@plt>
  405a3c:	cbnz	w0, 405acc <ferror@plt+0x404c>
  405a40:	add	x19, x19, x21
  405a44:	add	x20, x20, x22
  405a48:	ldrsb	w0, [x19]
  405a4c:	cmp	w0, #0x2f
  405a50:	b.eq	405990 <ferror@plt+0x3f10>  // b.none
  405a54:	cbnz	w0, 40599c <ferror@plt+0x3f1c>
  405a58:	ldrsb	w0, [x20]
  405a5c:	mov	x21, #0x0                   	// #0
  405a60:	mov	x19, #0x0                   	// #0
  405a64:	cmp	w0, #0x2f
  405a68:	b.eq	4059d8 <ferror@plt+0x3f58>  // b.none
  405a6c:	nop
  405a70:	cbnz	w0, 4059e4 <ferror@plt+0x3f64>
  405a74:	mov	x0, x21
  405a78:	mov	x22, #0x0                   	// #0
  405a7c:	mov	x20, #0x0                   	// #0
  405a80:	cbnz	x0, 405a14 <ferror@plt+0x3f94>
  405a84:	nop
  405a88:	mov	w0, #0x1                   	// #1
  405a8c:	ldp	x19, x20, [sp, #16]
  405a90:	ldp	x21, x22, [sp, #32]
  405a94:	ldp	x29, x30, [sp], #48
  405a98:	ret
  405a9c:	cbz	x19, 405aac <ferror@plt+0x402c>
  405aa0:	ldrsb	w1, [x19]
  405aa4:	cmp	w1, #0x2f
  405aa8:	b.eq	405a8c <ferror@plt+0x400c>  // b.none
  405aac:	cbz	x20, 405acc <ferror@plt+0x404c>
  405ab0:	ldrsb	w0, [x20]
  405ab4:	cmp	w0, #0x2f
  405ab8:	b.eq	405a88 <ferror@plt+0x4008>  // b.none
  405abc:	cmp	x20, #0x0
  405ac0:	ccmp	x21, x22, #0x0, ne  // ne = any
  405ac4:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  405ac8:	b.ne	405a2c <ferror@plt+0x3fac>  // b.any
  405acc:	mov	w0, #0x0                   	// #0
  405ad0:	ldp	x19, x20, [sp, #16]
  405ad4:	ldp	x21, x22, [sp, #32]
  405ad8:	ldp	x29, x30, [sp], #48
  405adc:	ret
  405ae0:	add	x0, x21, #0x1
  405ae4:	mov	x22, #0x1                   	// #1
  405ae8:	b	405a10 <ferror@plt+0x3f90>
  405aec:	mov	w0, #0x0                   	// #0
  405af0:	ret
  405af4:	nop
  405af8:	stp	x29, x30, [sp, #-64]!
  405afc:	mov	x29, sp
  405b00:	stp	x19, x20, [sp, #16]
  405b04:	mov	x19, x1
  405b08:	orr	x1, x0, x1
  405b0c:	cbz	x1, 405b8c <ferror@plt+0x410c>
  405b10:	stp	x21, x22, [sp, #32]
  405b14:	mov	x20, x0
  405b18:	mov	x21, x2
  405b1c:	cbz	x0, 405ba0 <ferror@plt+0x4120>
  405b20:	cbz	x19, 405bb8 <ferror@plt+0x4138>
  405b24:	stp	x23, x24, [sp, #48]
  405b28:	bl	401680 <strlen@plt>
  405b2c:	mov	x23, x0
  405b30:	mvn	x0, x0
  405b34:	mov	x22, #0x0                   	// #0
  405b38:	cmp	x21, x0
  405b3c:	b.hi	405b74 <ferror@plt+0x40f4>  // b.pmore
  405b40:	add	x24, x21, x23
  405b44:	add	x0, x24, #0x1
  405b48:	bl	401780 <malloc@plt>
  405b4c:	mov	x22, x0
  405b50:	cbz	x0, 405b74 <ferror@plt+0x40f4>
  405b54:	mov	x1, x20
  405b58:	mov	x2, x23
  405b5c:	bl	401650 <memcpy@plt>
  405b60:	mov	x2, x21
  405b64:	mov	x1, x19
  405b68:	add	x0, x22, x23
  405b6c:	bl	401650 <memcpy@plt>
  405b70:	strb	wzr, [x22, x24]
  405b74:	mov	x0, x22
  405b78:	ldp	x19, x20, [sp, #16]
  405b7c:	ldp	x21, x22, [sp, #32]
  405b80:	ldp	x23, x24, [sp, #48]
  405b84:	ldp	x29, x30, [sp], #64
  405b88:	ret
  405b8c:	ldp	x19, x20, [sp, #16]
  405b90:	adrp	x0, 406000 <ferror@plt+0x4580>
  405b94:	ldp	x29, x30, [sp], #64
  405b98:	add	x0, x0, #0xa90
  405b9c:	b	401830 <strdup@plt>
  405ba0:	mov	x0, x19
  405ba4:	mov	x1, x2
  405ba8:	ldp	x19, x20, [sp, #16]
  405bac:	ldp	x21, x22, [sp, #32]
  405bb0:	ldp	x29, x30, [sp], #64
  405bb4:	b	401960 <strndup@plt>
  405bb8:	ldp	x19, x20, [sp, #16]
  405bbc:	ldp	x21, x22, [sp, #32]
  405bc0:	ldp	x29, x30, [sp], #64
  405bc4:	b	401830 <strdup@plt>
  405bc8:	stp	x29, x30, [sp, #-32]!
  405bcc:	mov	x2, #0x0                   	// #0
  405bd0:	mov	x29, sp
  405bd4:	stp	x19, x20, [sp, #16]
  405bd8:	mov	x20, x0
  405bdc:	mov	x19, x1
  405be0:	cbz	x1, 405bf0 <ferror@plt+0x4170>
  405be4:	mov	x0, x1
  405be8:	bl	401680 <strlen@plt>
  405bec:	mov	x2, x0
  405bf0:	mov	x1, x19
  405bf4:	mov	x0, x20
  405bf8:	ldp	x19, x20, [sp, #16]
  405bfc:	ldp	x29, x30, [sp], #32
  405c00:	b	405af8 <ferror@plt+0x4078>
  405c04:	nop
  405c08:	stp	x29, x30, [sp, #-288]!
  405c0c:	mov	w9, #0xffffffd0            	// #-48
  405c10:	mov	w8, #0xffffff80            	// #-128
  405c14:	mov	x29, sp
  405c18:	add	x10, sp, #0xf0
  405c1c:	add	x11, sp, #0x120
  405c20:	stp	x11, x11, [sp, #80]
  405c24:	str	x10, [sp, #96]
  405c28:	stp	w9, w8, [sp, #104]
  405c2c:	ldp	x10, x11, [sp, #80]
  405c30:	str	x19, [sp, #16]
  405c34:	ldp	x8, x9, [sp, #96]
  405c38:	mov	x19, x0
  405c3c:	add	x0, sp, #0x48
  405c40:	stp	x10, x11, [sp, #32]
  405c44:	stp	x8, x9, [sp, #48]
  405c48:	str	q0, [sp, #112]
  405c4c:	str	q1, [sp, #128]
  405c50:	str	q2, [sp, #144]
  405c54:	str	q3, [sp, #160]
  405c58:	str	q4, [sp, #176]
  405c5c:	str	q5, [sp, #192]
  405c60:	str	q6, [sp, #208]
  405c64:	str	q7, [sp, #224]
  405c68:	stp	x2, x3, [sp, #240]
  405c6c:	add	x2, sp, #0x20
  405c70:	stp	x4, x5, [sp, #256]
  405c74:	stp	x6, x7, [sp, #272]
  405c78:	bl	401950 <vasprintf@plt>
  405c7c:	tbnz	w0, #31, 405cac <ferror@plt+0x422c>
  405c80:	ldr	x1, [sp, #72]
  405c84:	sxtw	x2, w0
  405c88:	mov	x0, x19
  405c8c:	bl	405af8 <ferror@plt+0x4078>
  405c90:	mov	x19, x0
  405c94:	ldr	x0, [sp, #72]
  405c98:	bl	401910 <free@plt>
  405c9c:	mov	x0, x19
  405ca0:	ldr	x19, [sp, #16]
  405ca4:	ldp	x29, x30, [sp], #288
  405ca8:	ret
  405cac:	mov	x19, #0x0                   	// #0
  405cb0:	mov	x0, x19
  405cb4:	ldr	x19, [sp, #16]
  405cb8:	ldp	x29, x30, [sp], #288
  405cbc:	ret
  405cc0:	stp	x29, x30, [sp, #-96]!
  405cc4:	mov	x29, sp
  405cc8:	stp	x19, x20, [sp, #16]
  405ccc:	ldr	x19, [x0]
  405cd0:	stp	x21, x22, [sp, #32]
  405cd4:	stp	x23, x24, [sp, #48]
  405cd8:	mov	x23, x0
  405cdc:	ldrsb	w0, [x19]
  405ce0:	cbz	w0, 405e38 <ferror@plt+0x43b8>
  405ce4:	mov	x24, x1
  405ce8:	mov	x22, x2
  405cec:	mov	x1, x2
  405cf0:	mov	x0, x19
  405cf4:	stp	x25, x26, [sp, #64]
  405cf8:	mov	w25, w3
  405cfc:	bl	401970 <strspn@plt>
  405d00:	ldrsb	w20, [x19, x0]
  405d04:	add	x21, x19, x0
  405d08:	cbz	w20, 405df4 <ferror@plt+0x4374>
  405d0c:	cbz	w25, 405dc0 <ferror@plt+0x4340>
  405d10:	adrp	x0, 406000 <ferror@plt+0x4580>
  405d14:	mov	w1, w20
  405d18:	add	x0, x0, #0xf48
  405d1c:	bl	401980 <strchr@plt>
  405d20:	cbz	x0, 405e54 <ferror@plt+0x43d4>
  405d24:	ldrsb	w1, [x21, #1]
  405d28:	add	x25, x21, #0x1
  405d2c:	strb	w20, [sp, #88]
  405d30:	add	x26, sp, #0x58
  405d34:	strb	wzr, [sp, #89]
  405d38:	mov	w19, #0x0                   	// #0
  405d3c:	cbz	w1, 405f0c <ferror@plt+0x448c>
  405d40:	cmp	w1, #0x5c
  405d44:	b.eq	405e18 <ferror@plt+0x4398>  // b.none
  405d48:	mov	x0, x26
  405d4c:	bl	401980 <strchr@plt>
  405d50:	cbnz	x0, 405ef8 <ferror@plt+0x4478>
  405d54:	add	w19, w19, #0x1
  405d58:	sxtw	x0, w19
  405d5c:	ldrsb	w1, [x25, w19, sxtw]
  405d60:	cbnz	w1, 405d40 <ferror@plt+0x42c0>
  405d64:	add	x1, x0, #0x1
  405d68:	add	x1, x21, x1
  405d6c:	str	x0, [x24]
  405d70:	ldrsb	w1, [x1]
  405d74:	cmp	w1, #0x0
  405d78:	ccmp	w20, w1, #0x0, ne  // ne = any
  405d7c:	b.ne	405df4 <ferror@plt+0x4374>  // b.any
  405d80:	add	x0, x0, #0x2
  405d84:	add	x19, x21, x0
  405d88:	ldrsb	w1, [x21, x0]
  405d8c:	cbz	w1, 405d9c <ferror@plt+0x431c>
  405d90:	mov	x0, x22
  405d94:	bl	401980 <strchr@plt>
  405d98:	cbz	x0, 405df4 <ferror@plt+0x4374>
  405d9c:	mov	x21, x25
  405da0:	ldp	x25, x26, [sp, #64]
  405da4:	str	x19, [x23]
  405da8:	mov	x0, x21
  405dac:	ldp	x19, x20, [sp, #16]
  405db0:	ldp	x21, x22, [sp, #32]
  405db4:	ldp	x23, x24, [sp, #48]
  405db8:	ldp	x29, x30, [sp], #96
  405dbc:	ret
  405dc0:	mov	x1, x22
  405dc4:	mov	x0, x21
  405dc8:	bl	4019d0 <strcspn@plt>
  405dcc:	ldp	x25, x26, [sp, #64]
  405dd0:	str	x0, [x24]
  405dd4:	add	x0, x21, x0
  405dd8:	str	x0, [x23]
  405ddc:	mov	x0, x21
  405de0:	ldp	x19, x20, [sp, #16]
  405de4:	ldp	x21, x22, [sp, #32]
  405de8:	ldp	x23, x24, [sp, #48]
  405dec:	ldp	x29, x30, [sp], #96
  405df0:	ret
  405df4:	ldp	x25, x26, [sp, #64]
  405df8:	str	x21, [x23]
  405dfc:	mov	x21, #0x0                   	// #0
  405e00:	mov	x0, x21
  405e04:	ldp	x19, x20, [sp, #16]
  405e08:	ldp	x21, x22, [sp, #32]
  405e0c:	ldp	x23, x24, [sp, #48]
  405e10:	ldp	x29, x30, [sp], #96
  405e14:	ret
  405e18:	add	w0, w19, #0x1
  405e1c:	ldrsb	w0, [x25, w0, sxtw]
  405e20:	cbz	w0, 405ef8 <ferror@plt+0x4478>
  405e24:	add	w19, w19, #0x2
  405e28:	sxtw	x0, w19
  405e2c:	ldrsb	w1, [x25, w19, sxtw]
  405e30:	cbnz	w1, 405d40 <ferror@plt+0x42c0>
  405e34:	b	405d64 <ferror@plt+0x42e4>
  405e38:	mov	x21, #0x0                   	// #0
  405e3c:	mov	x0, x21
  405e40:	ldp	x19, x20, [sp, #16]
  405e44:	ldp	x21, x22, [sp, #32]
  405e48:	ldp	x23, x24, [sp, #48]
  405e4c:	ldp	x29, x30, [sp], #96
  405e50:	ret
  405e54:	sub	x25, x21, #0x1
  405e58:	mov	w0, #0x0                   	// #0
  405e5c:	add	w19, w0, #0x1
  405e60:	cmp	w20, #0x5c
  405e64:	sxtw	x19, w19
  405e68:	sub	w26, w19, #0x1
  405e6c:	b.eq	405ea0 <ferror@plt+0x4420>  // b.none
  405e70:	mov	w1, w20
  405e74:	mov	x0, x22
  405e78:	bl	401980 <strchr@plt>
  405e7c:	add	x1, x19, #0x1
  405e80:	cbnz	x0, 405f00 <ferror@plt+0x4480>
  405e84:	ldrsb	w20, [x25, x1]
  405e88:	add	x26, x21, x19
  405e8c:	cbz	w20, 405ec0 <ferror@plt+0x4440>
  405e90:	mov	x19, x1
  405e94:	cmp	w20, #0x5c
  405e98:	sub	w26, w19, #0x1
  405e9c:	b.ne	405e70 <ferror@plt+0x43f0>  // b.any
  405ea0:	ldrsb	w1, [x21, w19, sxtw]
  405ea4:	cbz	w1, 405f00 <ferror@plt+0x4480>
  405ea8:	add	w0, w19, #0x1
  405eac:	sxtw	x19, w0
  405eb0:	ldrsb	w20, [x21, w0, sxtw]
  405eb4:	add	x26, x21, x19
  405eb8:	cbnz	w20, 405e5c <ferror@plt+0x43dc>
  405ebc:	nop
  405ec0:	str	x19, [x24]
  405ec4:	ldrsb	w1, [x26]
  405ec8:	cbz	w1, 405ed8 <ferror@plt+0x4458>
  405ecc:	mov	x0, x22
  405ed0:	bl	401980 <strchr@plt>
  405ed4:	cbz	x0, 405df4 <ferror@plt+0x4374>
  405ed8:	str	x26, [x23]
  405edc:	mov	x0, x21
  405ee0:	ldp	x19, x20, [sp, #16]
  405ee4:	ldp	x21, x22, [sp, #32]
  405ee8:	ldp	x23, x24, [sp, #48]
  405eec:	ldp	x25, x26, [sp, #64]
  405ef0:	ldp	x29, x30, [sp], #96
  405ef4:	ret
  405ef8:	sxtw	x0, w19
  405efc:	b	405d64 <ferror@plt+0x42e4>
  405f00:	sxtw	x19, w26
  405f04:	add	x26, x21, x19
  405f08:	b	405ec0 <ferror@plt+0x4440>
  405f0c:	mov	x1, x25
  405f10:	mov	x0, #0x0                   	// #0
  405f14:	b	405d6c <ferror@plt+0x42ec>
  405f18:	stp	x29, x30, [sp, #-32]!
  405f1c:	mov	x29, sp
  405f20:	str	x19, [sp, #16]
  405f24:	mov	x19, x0
  405f28:	b	405f34 <ferror@plt+0x44b4>
  405f2c:	cmp	w0, #0xa
  405f30:	b.eq	405f54 <ferror@plt+0x44d4>  // b.none
  405f34:	mov	x0, x19
  405f38:	bl	4017e0 <fgetc@plt>
  405f3c:	cmn	w0, #0x1
  405f40:	b.ne	405f2c <ferror@plt+0x44ac>  // b.any
  405f44:	mov	w0, #0x1                   	// #1
  405f48:	ldr	x19, [sp, #16]
  405f4c:	ldp	x29, x30, [sp], #32
  405f50:	ret
  405f54:	mov	w0, #0x0                   	// #0
  405f58:	ldr	x19, [sp, #16]
  405f5c:	ldp	x29, x30, [sp], #32
  405f60:	ret
  405f64:	nop
  405f68:	stp	x29, x30, [sp, #-64]!
  405f6c:	mov	x29, sp
  405f70:	stp	x19, x20, [sp, #16]
  405f74:	adrp	x20, 418000 <ferror@plt+0x16580>
  405f78:	add	x20, x20, #0xdf0
  405f7c:	stp	x21, x22, [sp, #32]
  405f80:	adrp	x21, 418000 <ferror@plt+0x16580>
  405f84:	add	x21, x21, #0xde8
  405f88:	sub	x20, x20, x21
  405f8c:	mov	w22, w0
  405f90:	stp	x23, x24, [sp, #48]
  405f94:	mov	x23, x1
  405f98:	mov	x24, x2
  405f9c:	bl	401618 <memcpy@plt-0x38>
  405fa0:	cmp	xzr, x20, asr #3
  405fa4:	b.eq	405fd0 <ferror@plt+0x4550>  // b.none
  405fa8:	asr	x20, x20, #3
  405fac:	mov	x19, #0x0                   	// #0
  405fb0:	ldr	x3, [x21, x19, lsl #3]
  405fb4:	mov	x2, x24
  405fb8:	add	x19, x19, #0x1
  405fbc:	mov	x1, x23
  405fc0:	mov	w0, w22
  405fc4:	blr	x3
  405fc8:	cmp	x20, x19
  405fcc:	b.ne	405fb0 <ferror@plt+0x4530>  // b.any
  405fd0:	ldp	x19, x20, [sp, #16]
  405fd4:	ldp	x21, x22, [sp, #32]
  405fd8:	ldp	x23, x24, [sp, #48]
  405fdc:	ldp	x29, x30, [sp], #64
  405fe0:	ret
  405fe4:	nop
  405fe8:	ret
  405fec:	nop
  405ff0:	adrp	x2, 419000 <ferror@plt+0x17580>
  405ff4:	mov	x1, #0x0                   	// #0
  405ff8:	ldr	x2, [x2, #552]
  405ffc:	b	401700 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000406000 <.fini>:
  406000:	stp	x29, x30, [sp, #-16]!
  406004:	mov	x29, sp
  406008:	ldp	x29, x30, [sp], #16
  40600c:	ret
