// Seed: 943375569
module module_0 (
    input supply0 id_0,
    output wor id_1,
    input wor id_2,
    input wor id_3,
    output supply0 id_4
    , id_9,
    input tri1 id_5,
    input supply1 id_6,
    input wor id_7
);
  assign id_4 = -1'b0;
  assign id_9 = -1;
  wire id_10;
  wire id_11;
endmodule
module module_1 (
    input tri0 id_0,
    input supply1 id_1,
    input supply0 id_2,
    inout wire id_3,
    input tri id_4,
    input supply0 id_5,
    input wor id_6,
    output wand id_7,
    input wand id_8,
    output tri0 id_9
);
  logic id_11;
  module_0 modCall_1 (
      id_2,
      id_7,
      id_1,
      id_2,
      id_7,
      id_1,
      id_8,
      id_8
  );
  assign modCall_1.id_5 = 0;
  logic id_12;
  wire  id_13;
  ;
endmodule
