

================================================================
== Vivado HLS Report for 'bigint_math'
================================================================
* Date:           Wed Feb 15 21:19:56 2017

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        BigInt
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.10|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  147970|  147970|  147971|  147971|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+--------+--------+----------+-----------+-----------+------+----------+
        |             |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1     |     256|     256|         1|          -|          -|   256|    no    |
        |- Loop 2     |  147712|  147712|      1154|          -|          -|   128|    no    |
        | + Loop 2.1  |    1152|    1152|         9|          -|          -|   128|    no    |
        +-------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      2|       0|    126|
|FIFO             |        -|      -|       -|      -|
|Instance         |        6|      -|     276|    250|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     63|
|Register         |        -|      -|     166|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        6|      2|     442|    439|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        2|   ~0  |   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------------+------------------------------+---------+-------+-----+-----+
    |            Instance            |            Module            | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------------+------------------------------+---------+-------+-----+-----+
    |bigint_math_PERIPH_BUS_s_axi_U  |bigint_math_PERIPH_BUS_s_axi  |        6|      0|  276|  250|
    +--------------------------------+------------------------------+---------+-------+-----+-----+
    |Total                           |                              |        6|      0|  276|  250|
    +--------------------------------+------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |prod_fu_264_p2       |     *    |      1|  0|   0|           8|           8|
    |tmp_1_fu_274_p2      |     *    |      1|  0|   0|           8|           8|
    |grp_fu_179_p2        |     +    |      0|  0|   8|           1|           8|
    |i_2_fu_196_p2        |     +    |      0|  0|   9|           9|           1|
    |i_3_fu_213_p2        |     +    |      0|  0|   8|           8|           1|
    |j_1_fu_242_p2        |     +    |      0|  0|   8|           8|           1|
    |k_1_fu_328_p2        |     +    |      0|  0|   8|           8|           2|
    |tmp_11_fu_323_p2     |     +    |      0|  0|   8|           8|           8|
    |tmp_13_fu_346_p2     |     +    |      0|  0|   9|           9|           9|
    |tmp_15_fu_364_p2     |     +    |      0|  0|   9|           3|           9|
    |tmp_18_fu_375_p2     |     +    |      0|  0|   8|           8|           8|
    |tmp_2_fu_312_p2      |     +    |      0|  0|   8|           2|           8|
    |tmp_s_fu_298_p2      |     +    |      0|  0|   9|           9|           9|
    |tmp_3_fu_225_p2      |     -    |      0|  0|   8|           7|           8|
    |tmp_6_fu_248_p2      |     -    |      0|  0|   8|           7|           8|
    |exitcond1_fu_207_p2  |   icmp   |      0|  0|   3|           8|           9|
    |exitcond2_fu_190_p2  |   icmp   |      0|  0|   4|           9|          10|
    |exitcond_fu_236_p2   |   icmp   |      0|  0|   3|           8|           9|
    |k_fu_219_p2          |    xor   |      0|  0|   8|           8|           2|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      2|  0| 126|         136|         126|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |ap_NS_fsm    |   6|         13|    1|         13|
    |c_address0   |  16|         10|    8|         80|
    |c_d0         |   8|          5|    8|         40|
    |i_1_reg_147  |   8|          2|    8|         16|
    |i_reg_136    |   9|          2|    9|         18|
    |j_reg_158    |   8|          2|    8|         16|
    |k1_reg_169   |   8|          2|    8|         16|
    +-------------+----+-----------+-----+-----------+
    |Total        |  63|         36|   50|        199|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +------------------+----+----+-----+-----------+
    |       Name       | FF | LUT| Bits| Const Bits|
    +------------------+----+----+-----+-----------+
    |a_load_reg_425    |   8|   0|    8|          0|
    |ap_CS_fsm         |  12|   0|   12|          0|
    |b_addr_reg_401    |   7|   0|    7|          0|
    |b_load_reg_419    |   8|   0|    8|          0|
    |c_addr_1_reg_431  |   8|   0|    8|          0|
    |c_addr_2_reg_451  |   8|   0|    8|          0|
    |c_addr_3_reg_466  |   8|   0|    8|          0|
    |c_addr_4_reg_475  |   8|   0|    8|          0|
    |carry_reg_441     |   8|   0|    8|          0|
    |i_1_reg_147       |   8|   0|    8|          0|
    |i_3_reg_391       |   8|   0|    8|          0|
    |i_reg_136         |   9|   0|    9|          0|
    |j_1_reg_409       |   8|   0|    8|          0|
    |j_reg_158         |   8|   0|    8|          0|
    |k1_reg_169        |   8|   0|    8|          0|
    |k_1_reg_461       |   8|   0|    8|          0|
    |prod_reg_436      |   8|   0|    8|          0|
    |reg_186           |   8|   0|    8|          0|
    |tmp_11_reg_456    |   8|   0|    8|          0|
    |tmp_14_reg_471    |   1|   0|    1|          0|
    |tmp_18_reg_480    |   8|   0|    8|          0|
    |tmp_8_reg_447     |   1|   0|    1|          0|
    +------------------+----+----+-----+-----------+
    |Total             | 166|   0|  166|          0|
    +------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+--------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------------+-----+-----+------------+--------------+--------------+
|s_axi_PERIPH_BUS_AWVALID  |  in |    1|    s_axi   |  PERIPH_BUS  |     array    |
|s_axi_PERIPH_BUS_AWREADY  | out |    1|    s_axi   |  PERIPH_BUS  |     array    |
|s_axi_PERIPH_BUS_AWADDR   |  in |   10|    s_axi   |  PERIPH_BUS  |     array    |
|s_axi_PERIPH_BUS_WVALID   |  in |    1|    s_axi   |  PERIPH_BUS  |     array    |
|s_axi_PERIPH_BUS_WREADY   | out |    1|    s_axi   |  PERIPH_BUS  |     array    |
|s_axi_PERIPH_BUS_WDATA    |  in |   32|    s_axi   |  PERIPH_BUS  |     array    |
|s_axi_PERIPH_BUS_WSTRB    |  in |    4|    s_axi   |  PERIPH_BUS  |     array    |
|s_axi_PERIPH_BUS_ARVALID  |  in |    1|    s_axi   |  PERIPH_BUS  |     array    |
|s_axi_PERIPH_BUS_ARREADY  | out |    1|    s_axi   |  PERIPH_BUS  |     array    |
|s_axi_PERIPH_BUS_ARADDR   |  in |   10|    s_axi   |  PERIPH_BUS  |     array    |
|s_axi_PERIPH_BUS_RVALID   | out |    1|    s_axi   |  PERIPH_BUS  |     array    |
|s_axi_PERIPH_BUS_RREADY   |  in |    1|    s_axi   |  PERIPH_BUS  |     array    |
|s_axi_PERIPH_BUS_RDATA    | out |   32|    s_axi   |  PERIPH_BUS  |     array    |
|s_axi_PERIPH_BUS_RRESP    | out |    2|    s_axi   |  PERIPH_BUS  |     array    |
|s_axi_PERIPH_BUS_BVALID   | out |    1|    s_axi   |  PERIPH_BUS  |     array    |
|s_axi_PERIPH_BUS_BREADY   |  in |    1|    s_axi   |  PERIPH_BUS  |     array    |
|s_axi_PERIPH_BUS_BRESP    | out |    2|    s_axi   |  PERIPH_BUS  |     array    |
|ap_clk                    |  in |    1| ap_ctrl_hs |  bigint_math | return value |
|ap_rst_n                  |  in |    1| ap_ctrl_hs |  bigint_math | return value |
|interrupt                 | out |    1| ap_ctrl_hs |  bigint_math | return value |
+--------------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 12
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (exitcond2)
	2  / (!exitcond2)
3 --> 
	4  / (!exitcond1)
4 --> 
	3  / (exitcond)
	5  / (!exitcond)
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	4  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_13 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap([128 x i8]* %a) nounwind, !map !7

ST_1: stg_14 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap([128 x i8]* %b) nounwind, !map !13

ST_1: stg_15 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap([256 x i8]* %c) nounwind, !map !17

ST_1: stg_16 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @bigint_math_str) nounwind

ST_1: stg_17 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [11 x i8]* @p_str1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2) nounwind

ST_1: empty [1/1] 0.00ns
:5  %empty = call i32 (...)* @_ssdm_op_SpecMemCore([128 x i8]* %a, [1 x i8]* @p_str3, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind

ST_1: stg_19 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecInterface([128 x i8]* %a, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [11 x i8]* @p_str1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2) nounwind

ST_1: empty_4 [1/1] 0.00ns
:7  %empty_4 = call i32 (...)* @_ssdm_op_SpecMemCore([128 x i8]* %b, [1 x i8]* @p_str4, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4) nounwind

ST_1: stg_21 [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecInterface([128 x i8]* %b, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [11 x i8]* @p_str1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2) nounwind

ST_1: empty_5 [1/1] 0.00ns
:9  %empty_5 = call i32 (...)* @_ssdm_op_SpecMemCore([256 x i8]* %c, [1 x i8]* @p_str5, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str5, i32 -1, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind

ST_1: stg_23 [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecInterface([256 x i8]* %c, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [11 x i8]* @p_str1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2) nounwind

ST_1: stg_24 [1/1] 1.57ns
:11  br label %1


 <State 2>: 3.60ns
ST_2: i [1/1] 0.00ns
:0  %i = phi i9 [ 0, %0 ], [ %i_2, %2 ]

ST_2: exitcond2 [1/1] 2.03ns
:1  %exitcond2 = icmp eq i9 %i, -256

ST_2: empty_6 [1/1] 0.00ns
:2  %empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256) nounwind

ST_2: i_2 [1/1] 1.84ns
:3  %i_2 = add i9 %i, 1

ST_2: stg_29 [1/1] 1.57ns
:4  br i1 %exitcond2, label %.preheader, label %2

ST_2: tmp [1/1] 0.00ns
:0  %tmp = zext i9 %i to i64

ST_2: c_addr [1/1] 0.00ns
:1  %c_addr = getelementptr [256 x i8]* %c, i64 0, i64 %tmp

ST_2: stg_32 [1/1] 2.39ns
:2  store i8 0, i8* %c_addr, align 1

ST_2: stg_33 [1/1] 0.00ns
:3  br label %1


 <State 3>: 2.94ns
ST_3: i_1 [1/1] 0.00ns
.preheader:0  %i_1 = phi i8 [ 0, %1 ], [ %i_3, %4 ]

ST_3: exitcond1 [1/1] 2.00ns
.preheader:1  %exitcond1 = icmp eq i8 %i_1, -128

ST_3: empty_7 [1/1] 0.00ns
.preheader:2  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128) nounwind

ST_3: i_3 [1/1] 1.72ns
.preheader:3  %i_3 = add i8 %i_1, 1

ST_3: stg_38 [1/1] 0.00ns
.preheader:4  br i1 %exitcond1, label %8, label %3

ST_3: k [1/1] 1.37ns
:0  %k = xor i8 %i_1, -1

ST_3: tmp_3 [1/1] 1.72ns
:1  %tmp_3 = sub i8 127, %i_1

ST_3: tmp_4 [1/1] 0.00ns
:2  %tmp_4 = zext i8 %tmp_3 to i64

ST_3: b_addr [1/1] 0.00ns
:3  %b_addr = getelementptr [128 x i8]* %b, i64 0, i64 %tmp_4

ST_3: stg_43 [1/1] 1.57ns
:4  br label %4

ST_3: stg_44 [1/1] 0.00ns
:0  ret void


 <State 4>: 4.11ns
ST_4: j [1/1] 0.00ns
:0  %j = phi i8 [ 0, %3 ], [ %j_1, %._crit_edge3 ]

ST_4: k1 [1/1] 0.00ns
:1  %k1 = phi i8 [ %k, %3 ], [ %k_1, %._crit_edge3 ]

ST_4: exitcond [1/1] 2.00ns
:2  %exitcond = icmp eq i8 %j, -128

ST_4: empty_8 [1/1] 0.00ns
:3  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128) nounwind

ST_4: j_1 [1/1] 1.72ns
:4  %j_1 = add i8 %j, 1

ST_4: stg_50 [1/1] 0.00ns
:5  br i1 %exitcond, label %.preheader, label %5

ST_4: b_load [2/2] 2.39ns
:0  %b_load = load i8* %b_addr, align 1

ST_4: tmp_6 [1/1] 1.72ns
:1  %tmp_6 = sub i8 127, %j

ST_4: tmp_7 [1/1] 0.00ns
:2  %tmp_7 = zext i8 %tmp_6 to i64

ST_4: a_addr [1/1] 0.00ns
:3  %a_addr = getelementptr [128 x i8]* %a, i64 0, i64 %tmp_7

ST_4: a_load [2/2] 2.39ns
:4  %a_load = load i8* %a_addr, align 1


 <State 5>: 2.39ns
ST_5: b_load [1/2] 2.39ns
:0  %b_load = load i8* %b_addr, align 1

ST_5: a_load [1/2] 2.39ns
:4  %a_load = load i8* %a_addr, align 1

ST_5: tmp_5 [1/1] 0.00ns
:10  %tmp_5 = zext i8 %k1 to i64

ST_5: c_addr_1 [1/1] 0.00ns
:11  %c_addr_1 = getelementptr [256 x i8]* %c, i64 0, i64 %tmp_5

ST_5: c_load [2/2] 2.39ns
:12  %c_load = load i8* %c_addr_1, align 1


 <State 6>: 8.10ns
ST_6: prod [1/1] 6.38ns
:5  %prod = mul i8 %b_load, %a_load

ST_6: tmp_9_cast [1/1] 0.00ns
:6  %tmp_9_cast = zext i8 %b_load to i16

ST_6: tmp_cast [1/1] 0.00ns
:7  %tmp_cast = zext i8 %a_load to i16

ST_6: tmp_1 [1/1] 6.38ns
:8  %tmp_1 = mul i16 %tmp_9_cast, %tmp_cast

ST_6: carry [1/1] 0.00ns
:9  %carry = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %tmp_1, i32 8, i32 15)

ST_6: c_load [1/2] 2.39ns
:12  %c_load = load i8* %c_addr_1, align 1

ST_6: tmp_8_cast [1/1] 0.00ns
:13  %tmp_8_cast = zext i8 %c_load to i9

ST_6: tmp_10_cast [1/1] 0.00ns
:14  %tmp_10_cast = zext i8 %prod to i9

ST_6: tmp_s [1/1] 1.72ns
:15  %tmp_s = add i9 %tmp_10_cast, %tmp_8_cast

ST_6: tmp_8 [1/1] 0.00ns
:16  %tmp_8 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %tmp_s, i32 8)

ST_6: stg_71 [1/1] 0.00ns
:17  br i1 %tmp_8, label %6, label %._crit_edge

ST_6: tmp_2 [1/1] 1.72ns
:0  %tmp_2 = add i8 -1, %k1

ST_6: tmp_9 [1/1] 0.00ns
:1  %tmp_9 = zext i8 %tmp_2 to i64

ST_6: c_addr_2 [1/1] 0.00ns
:2  %c_addr_2 = getelementptr [256 x i8]* %c, i64 0, i64 %tmp_9

ST_6: c_load_1 [2/2] 2.39ns
:3  %c_load_1 = load i8* %c_addr_2, align 1


 <State 7>: 6.50ns
ST_7: c_load_1 [1/2] 2.39ns
:3  %c_load_1 = load i8* %c_addr_2, align 1

ST_7: tmp_10 [1/1] 1.72ns
:4  %tmp_10 = add i8 1, %c_load_1

ST_7: stg_78 [1/1] 2.39ns
:5  store i8 %tmp_10, i8* %c_addr_2, align 1

ST_7: stg_79 [1/1] 0.00ns
:6  br label %._crit_edge

ST_7: tmp_11 [1/1] 1.72ns
._crit_edge:0  %tmp_11 = add i8 %c_load, %prod


 <State 8>: 2.39ns
ST_8: stg_81 [1/1] 2.39ns
._crit_edge:1  store i8 %tmp_11, i8* %c_addr_1, align 1


 <State 9>: 4.11ns
ST_9: k_1 [1/1] 1.72ns
._crit_edge:2  %k_1 = add i8 %k1, -1

ST_9: tmp_12 [1/1] 0.00ns
._crit_edge:3  %tmp_12 = zext i8 %k_1 to i64

ST_9: c_addr_3 [1/1] 0.00ns
._crit_edge:4  %c_addr_3 = getelementptr [256 x i8]* %c, i64 0, i64 %tmp_12

ST_9: c_load_2 [2/2] 2.39ns
._crit_edge:5  %c_load_2 = load i8* %c_addr_3, align 1


 <State 10>: 4.11ns
ST_10: c_load_2 [1/2] 2.39ns
._crit_edge:5  %c_load_2 = load i8* %c_addr_3, align 1

ST_10: tmp_20_cast [1/1] 0.00ns
._crit_edge:6  %tmp_20_cast = zext i8 %c_load_2 to i9

ST_10: tmp_21_cast [1/1] 0.00ns
._crit_edge:7  %tmp_21_cast = zext i8 %carry to i9

ST_10: tmp_13 [1/1] 1.72ns
._crit_edge:8  %tmp_13 = add i9 %tmp_21_cast, %tmp_20_cast

ST_10: tmp_14 [1/1] 0.00ns
._crit_edge:9  %tmp_14 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %tmp_13, i32 8)

ST_10: stg_91 [1/1] 0.00ns
._crit_edge:10  br i1 %tmp_14, label %7, label %._crit_edge3

ST_10: k1_cast [1/1] 0.00ns
:0  %k1_cast = zext i8 %k1 to i9

ST_10: tmp_15 [1/1] 1.72ns
:1  %tmp_15 = add i9 -2, %k1_cast

ST_10: tmp_16 [1/1] 0.00ns
:2  %tmp_16 = sext i9 %tmp_15 to i64

ST_10: c_addr_4 [1/1] 0.00ns
:3  %c_addr_4 = getelementptr [256 x i8]* %c, i64 0, i64 %tmp_16

ST_10: c_load_3 [2/2] 2.39ns
:4  %c_load_3 = load i8* %c_addr_4, align 1


 <State 11>: 6.50ns
ST_11: c_load_3 [1/2] 2.39ns
:4  %c_load_3 = load i8* %c_addr_4, align 1

ST_11: tmp_17 [1/1] 1.72ns
:5  %tmp_17 = add i8 1, %c_load_3

ST_11: stg_99 [1/1] 2.39ns
:6  store i8 %tmp_17, i8* %c_addr_4, align 1

ST_11: stg_100 [1/1] 0.00ns
:7  br label %._crit_edge3

ST_11: tmp_18 [1/1] 1.72ns
._crit_edge3:0  %tmp_18 = add i8 %c_load_2, %carry


 <State 12>: 2.39ns
ST_12: stg_102 [1/1] 2.39ns
._crit_edge3:1  store i8 %tmp_18, i8* %c_addr_3, align 1

ST_12: stg_103 [1/1] 0.00ns
._crit_edge3:2  br label %4



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_13      (specbitsmap      ) [ 0000000000000]
stg_14      (specbitsmap      ) [ 0000000000000]
stg_15      (specbitsmap      ) [ 0000000000000]
stg_16      (spectopmodule    ) [ 0000000000000]
stg_17      (specinterface    ) [ 0000000000000]
empty       (specmemcore      ) [ 0000000000000]
stg_19      (specinterface    ) [ 0000000000000]
empty_4     (specmemcore      ) [ 0000000000000]
stg_21      (specinterface    ) [ 0000000000000]
empty_5     (specmemcore      ) [ 0000000000000]
stg_23      (specinterface    ) [ 0000000000000]
stg_24      (br               ) [ 0110000000000]
i           (phi              ) [ 0010000000000]
exitcond2   (icmp             ) [ 0010000000000]
empty_6     (speclooptripcount) [ 0000000000000]
i_2         (add              ) [ 0110000000000]
stg_29      (br               ) [ 0011111111111]
tmp         (zext             ) [ 0000000000000]
c_addr      (getelementptr    ) [ 0000000000000]
stg_32      (store            ) [ 0000000000000]
stg_33      (br               ) [ 0110000000000]
i_1         (phi              ) [ 0001000000000]
exitcond1   (icmp             ) [ 0001111111111]
empty_7     (speclooptripcount) [ 0000000000000]
i_3         (add              ) [ 0011111111111]
stg_38      (br               ) [ 0000000000000]
k           (xor              ) [ 0001111111111]
tmp_3       (sub              ) [ 0000000000000]
tmp_4       (zext             ) [ 0000000000000]
b_addr      (getelementptr    ) [ 0000111111111]
stg_43      (br               ) [ 0001111111111]
stg_44      (ret              ) [ 0000000000000]
j           (phi              ) [ 0000100000000]
k1          (phi              ) [ 0000111111100]
exitcond    (icmp             ) [ 0001111111111]
empty_8     (speclooptripcount) [ 0000000000000]
j_1         (add              ) [ 0001111111111]
stg_50      (br               ) [ 0011111111111]
tmp_6       (sub              ) [ 0000000000000]
tmp_7       (zext             ) [ 0000000000000]
a_addr      (getelementptr    ) [ 0000010000000]
b_load      (load             ) [ 0000001000000]
a_load      (load             ) [ 0000001000000]
tmp_5       (zext             ) [ 0000000000000]
c_addr_1    (getelementptr    ) [ 0000001110000]
prod        (mul              ) [ 0000000100000]
tmp_9_cast  (zext             ) [ 0000000000000]
tmp_cast    (zext             ) [ 0000000000000]
tmp_1       (mul              ) [ 0000000000000]
carry       (partselect       ) [ 0000000111110]
c_load      (load             ) [ 0000000100000]
tmp_8_cast  (zext             ) [ 0000000000000]
tmp_10_cast (zext             ) [ 0000000000000]
tmp_s       (add              ) [ 0000000000000]
tmp_8       (bitselect        ) [ 0001111111111]
stg_71      (br               ) [ 0000000000000]
tmp_2       (add              ) [ 0000000000000]
tmp_9       (zext             ) [ 0000000000000]
c_addr_2    (getelementptr    ) [ 0000000100000]
c_load_1    (load             ) [ 0000000000000]
tmp_10      (add              ) [ 0000000000000]
stg_78      (store            ) [ 0000000000000]
stg_79      (br               ) [ 0000000000000]
tmp_11      (add              ) [ 0000000010000]
stg_81      (store            ) [ 0000000000000]
k_1         (add              ) [ 0001100000111]
tmp_12      (zext             ) [ 0000000000000]
c_addr_3    (getelementptr    ) [ 0000000000111]
c_load_2    (load             ) [ 0000000000010]
tmp_20_cast (zext             ) [ 0000000000000]
tmp_21_cast (zext             ) [ 0000000000000]
tmp_13      (add              ) [ 0000000000000]
tmp_14      (bitselect        ) [ 0001111111111]
stg_91      (br               ) [ 0000000000000]
k1_cast     (zext             ) [ 0000000000000]
tmp_15      (add              ) [ 0000000000000]
tmp_16      (sext             ) [ 0000000000000]
c_addr_4    (getelementptr    ) [ 0000000000010]
c_load_3    (load             ) [ 0000000000000]
tmp_17      (add              ) [ 0000000000000]
stg_99      (store            ) [ 0000000000000]
stg_100     (br               ) [ 0000000000000]
tmp_18      (add              ) [ 0000000000001]
stg_102     (store            ) [ 0000000000000]
stg_103     (br               ) [ 0001111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="c">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bigint_math_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="RAM_1P_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="c_addr_gep_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="8" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="0" index="2" bw="9" slack="0"/>
<pin id="72" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr/2 "/>
</bind>
</comp>

<comp id="75" class="1004" name="grp_access_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="8" slack="0"/>
<pin id="77" dir="0" index="1" bw="8" slack="0"/>
<pin id="78" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="stg_32/2 c_load/5 c_load_1/6 stg_78/7 stg_81/8 c_load_2/9 c_load_3/10 stg_99/11 stg_102/12 "/>
</bind>
</comp>

<comp id="81" class="1004" name="b_addr_gep_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="8" slack="0"/>
<pin id="83" dir="0" index="1" bw="1" slack="0"/>
<pin id="84" dir="0" index="2" bw="8" slack="0"/>
<pin id="85" dir="1" index="3" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr/3 "/>
</bind>
</comp>

<comp id="88" class="1004" name="grp_access_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="7" slack="1"/>
<pin id="90" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="91" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_load/4 "/>
</bind>
</comp>

<comp id="92" class="1004" name="a_addr_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="8" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="8" slack="0"/>
<pin id="96" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr/4 "/>
</bind>
</comp>

<comp id="99" class="1004" name="grp_access_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="7" slack="0"/>
<pin id="101" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="102" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_load/4 "/>
</bind>
</comp>

<comp id="104" class="1004" name="c_addr_1_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="8" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="8" slack="0"/>
<pin id="108" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr_1/5 "/>
</bind>
</comp>

<comp id="112" class="1004" name="c_addr_2_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="8" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="8" slack="0"/>
<pin id="116" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr_2/6 "/>
</bind>
</comp>

<comp id="120" class="1004" name="c_addr_3_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="8" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="8" slack="0"/>
<pin id="124" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr_3/9 "/>
</bind>
</comp>

<comp id="128" class="1004" name="c_addr_4_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="8" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="9" slack="0"/>
<pin id="132" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr_4/10 "/>
</bind>
</comp>

<comp id="136" class="1005" name="i_reg_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="9" slack="1"/>
<pin id="138" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="140" class="1004" name="i_phi_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="1"/>
<pin id="142" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="143" dir="0" index="2" bw="9" slack="0"/>
<pin id="144" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="145" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="147" class="1005" name="i_1_reg_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="8" slack="1"/>
<pin id="149" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="151" class="1004" name="i_1_phi_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="1" slack="1"/>
<pin id="153" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="154" dir="0" index="2" bw="8" slack="0"/>
<pin id="155" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="156" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/3 "/>
</bind>
</comp>

<comp id="158" class="1005" name="j_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="8" slack="1"/>
<pin id="160" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="162" class="1004" name="j_phi_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="1"/>
<pin id="164" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="165" dir="0" index="2" bw="8" slack="0"/>
<pin id="166" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="167" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/4 "/>
</bind>
</comp>

<comp id="169" class="1005" name="k1_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="8" slack="1"/>
<pin id="171" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="k1 (phireg) "/>
</bind>
</comp>

<comp id="172" class="1004" name="k1_phi_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="8" slack="1"/>
<pin id="174" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="175" dir="0" index="2" bw="8" slack="1"/>
<pin id="176" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="177" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k1/4 "/>
</bind>
</comp>

<comp id="179" class="1004" name="grp_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="0"/>
<pin id="181" dir="0" index="1" bw="8" slack="0"/>
<pin id="182" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_10/7 tmp_17/11 "/>
</bind>
</comp>

<comp id="186" class="1005" name="reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="8" slack="1"/>
<pin id="188" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="c_load c_load_2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="exitcond2_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="9" slack="0"/>
<pin id="192" dir="0" index="1" bw="9" slack="0"/>
<pin id="193" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="i_2_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="9" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="tmp_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="9" slack="0"/>
<pin id="204" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="exitcond1_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="8" slack="0"/>
<pin id="209" dir="0" index="1" bw="8" slack="0"/>
<pin id="210" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/3 "/>
</bind>
</comp>

<comp id="213" class="1004" name="i_3_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="8" slack="0"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/3 "/>
</bind>
</comp>

<comp id="219" class="1004" name="k_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="8" slack="0"/>
<pin id="221" dir="0" index="1" bw="8" slack="0"/>
<pin id="222" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="k/3 "/>
</bind>
</comp>

<comp id="225" class="1004" name="tmp_3_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="8" slack="0"/>
<pin id="227" dir="0" index="1" bw="8" slack="0"/>
<pin id="228" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="231" class="1004" name="tmp_4_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="8" slack="0"/>
<pin id="233" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="236" class="1004" name="exitcond_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="8" slack="0"/>
<pin id="238" dir="0" index="1" bw="8" slack="0"/>
<pin id="239" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/4 "/>
</bind>
</comp>

<comp id="242" class="1004" name="j_1_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="8" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/4 "/>
</bind>
</comp>

<comp id="248" class="1004" name="tmp_6_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="8" slack="0"/>
<pin id="250" dir="0" index="1" bw="8" slack="0"/>
<pin id="251" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_6/4 "/>
</bind>
</comp>

<comp id="254" class="1004" name="tmp_7_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="8" slack="0"/>
<pin id="256" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7/4 "/>
</bind>
</comp>

<comp id="259" class="1004" name="tmp_5_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="8" slack="1"/>
<pin id="261" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5/5 "/>
</bind>
</comp>

<comp id="264" class="1004" name="prod_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="8" slack="1"/>
<pin id="266" dir="0" index="1" bw="8" slack="1"/>
<pin id="267" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="prod/6 "/>
</bind>
</comp>

<comp id="268" class="1004" name="tmp_9_cast_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="8" slack="1"/>
<pin id="270" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9_cast/6 "/>
</bind>
</comp>

<comp id="271" class="1004" name="tmp_cast_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="8" slack="1"/>
<pin id="273" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/6 "/>
</bind>
</comp>

<comp id="274" class="1004" name="tmp_1_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="8" slack="0"/>
<pin id="276" dir="0" index="1" bw="8" slack="0"/>
<pin id="277" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_1/6 "/>
</bind>
</comp>

<comp id="280" class="1004" name="carry_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="8" slack="0"/>
<pin id="282" dir="0" index="1" bw="16" slack="0"/>
<pin id="283" dir="0" index="2" bw="5" slack="0"/>
<pin id="284" dir="0" index="3" bw="5" slack="0"/>
<pin id="285" dir="1" index="4" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="carry/6 "/>
</bind>
</comp>

<comp id="290" class="1004" name="tmp_8_cast_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="8" slack="0"/>
<pin id="292" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_cast/6 "/>
</bind>
</comp>

<comp id="294" class="1004" name="tmp_10_cast_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="8" slack="0"/>
<pin id="296" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_10_cast/6 "/>
</bind>
</comp>

<comp id="298" class="1004" name="tmp_s_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="8" slack="0"/>
<pin id="300" dir="0" index="1" bw="8" slack="0"/>
<pin id="301" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_s/6 "/>
</bind>
</comp>

<comp id="304" class="1004" name="tmp_8_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="0"/>
<pin id="306" dir="0" index="1" bw="9" slack="0"/>
<pin id="307" dir="0" index="2" bw="5" slack="0"/>
<pin id="308" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_8/6 "/>
</bind>
</comp>

<comp id="312" class="1004" name="tmp_2_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="0"/>
<pin id="314" dir="0" index="1" bw="8" slack="2"/>
<pin id="315" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_2/6 "/>
</bind>
</comp>

<comp id="318" class="1004" name="tmp_9_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="8" slack="0"/>
<pin id="320" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9/6 "/>
</bind>
</comp>

<comp id="323" class="1004" name="tmp_11_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="8" slack="1"/>
<pin id="325" dir="0" index="1" bw="8" slack="1"/>
<pin id="326" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_11/7 "/>
</bind>
</comp>

<comp id="328" class="1004" name="k_1_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="8" slack="5"/>
<pin id="330" dir="0" index="1" bw="1" slack="0"/>
<pin id="331" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_1/9 "/>
</bind>
</comp>

<comp id="334" class="1004" name="tmp_12_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="8" slack="0"/>
<pin id="336" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_12/9 "/>
</bind>
</comp>

<comp id="339" class="1004" name="tmp_20_cast_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="8" slack="0"/>
<pin id="341" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_20_cast/10 "/>
</bind>
</comp>

<comp id="343" class="1004" name="tmp_21_cast_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="8" slack="4"/>
<pin id="345" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_21_cast/10 "/>
</bind>
</comp>

<comp id="346" class="1004" name="tmp_13_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="8" slack="0"/>
<pin id="348" dir="0" index="1" bw="8" slack="0"/>
<pin id="349" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_13/10 "/>
</bind>
</comp>

<comp id="352" class="1004" name="tmp_14_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="0"/>
<pin id="354" dir="0" index="1" bw="9" slack="0"/>
<pin id="355" dir="0" index="2" bw="5" slack="0"/>
<pin id="356" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_14/10 "/>
</bind>
</comp>

<comp id="360" class="1004" name="k1_cast_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="8" slack="6"/>
<pin id="362" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="k1_cast/10 "/>
</bind>
</comp>

<comp id="364" class="1004" name="tmp_15_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="2" slack="0"/>
<pin id="366" dir="0" index="1" bw="8" slack="0"/>
<pin id="367" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_15/10 "/>
</bind>
</comp>

<comp id="370" class="1004" name="tmp_16_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="9" slack="0"/>
<pin id="372" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_16/10 "/>
</bind>
</comp>

<comp id="375" class="1004" name="tmp_18_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="8" slack="1"/>
<pin id="377" dir="0" index="1" bw="8" slack="5"/>
<pin id="378" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_18/11 "/>
</bind>
</comp>

<comp id="383" class="1005" name="i_2_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="9" slack="0"/>
<pin id="385" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="391" class="1005" name="i_3_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="8" slack="0"/>
<pin id="393" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="396" class="1005" name="k_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="8" slack="1"/>
<pin id="398" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="401" class="1005" name="b_addr_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="7" slack="1"/>
<pin id="403" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="b_addr "/>
</bind>
</comp>

<comp id="409" class="1005" name="j_1_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="8" slack="0"/>
<pin id="411" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="414" class="1005" name="a_addr_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="7" slack="1"/>
<pin id="416" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="a_addr "/>
</bind>
</comp>

<comp id="419" class="1005" name="b_load_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="8" slack="1"/>
<pin id="421" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="b_load "/>
</bind>
</comp>

<comp id="425" class="1005" name="a_load_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="8" slack="1"/>
<pin id="427" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="a_load "/>
</bind>
</comp>

<comp id="431" class="1005" name="c_addr_1_reg_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="8" slack="1"/>
<pin id="433" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="c_addr_1 "/>
</bind>
</comp>

<comp id="436" class="1005" name="prod_reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="8" slack="1"/>
<pin id="438" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="prod "/>
</bind>
</comp>

<comp id="441" class="1005" name="carry_reg_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="8" slack="4"/>
<pin id="443" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="carry "/>
</bind>
</comp>

<comp id="447" class="1005" name="tmp_8_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="1" slack="1"/>
<pin id="449" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="451" class="1005" name="c_addr_2_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="8" slack="1"/>
<pin id="453" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="c_addr_2 "/>
</bind>
</comp>

<comp id="456" class="1005" name="tmp_11_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="8" slack="1"/>
<pin id="458" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="461" class="1005" name="k_1_reg_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="8" slack="1"/>
<pin id="463" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="k_1 "/>
</bind>
</comp>

<comp id="466" class="1005" name="c_addr_3_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="8" slack="1"/>
<pin id="468" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="c_addr_3 "/>
</bind>
</comp>

<comp id="471" class="1005" name="tmp_14_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="1" slack="1"/>
<pin id="473" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

<comp id="475" class="1005" name="c_addr_4_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="8" slack="1"/>
<pin id="477" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="c_addr_4 "/>
</bind>
</comp>

<comp id="480" class="1005" name="tmp_18_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="8" slack="1"/>
<pin id="482" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_18 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="4" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="44" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="79"><net_src comp="46" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="80"><net_src comp="68" pin="3"/><net_sink comp="75" pin=0"/></net>

<net id="86"><net_src comp="2" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="87"><net_src comp="44" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="97"><net_src comp="0" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="44" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="103"><net_src comp="92" pin="3"/><net_sink comp="99" pin=0"/></net>

<net id="109"><net_src comp="4" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="44" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="111"><net_src comp="104" pin="3"/><net_sink comp="75" pin=0"/></net>

<net id="117"><net_src comp="4" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="44" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="119"><net_src comp="112" pin="3"/><net_sink comp="75" pin=0"/></net>

<net id="125"><net_src comp="4" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="44" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="127"><net_src comp="120" pin="3"/><net_sink comp="75" pin=0"/></net>

<net id="133"><net_src comp="4" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="44" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="135"><net_src comp="128" pin="3"/><net_sink comp="75" pin=0"/></net>

<net id="139"><net_src comp="34" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="146"><net_src comp="136" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="150"><net_src comp="46" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="157"><net_src comp="147" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="161"><net_src comp="46" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="168"><net_src comp="158" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="178"><net_src comp="172" pin="4"/><net_sink comp="169" pin=0"/></net>

<net id="183"><net_src comp="52" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="184"><net_src comp="75" pin="2"/><net_sink comp="179" pin=1"/></net>

<net id="185"><net_src comp="179" pin="2"/><net_sink comp="75" pin=1"/></net>

<net id="189"><net_src comp="75" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="194"><net_src comp="140" pin="4"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="36" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="140" pin="4"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="42" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="205"><net_src comp="140" pin="4"/><net_sink comp="202" pin=0"/></net>

<net id="206"><net_src comp="202" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="211"><net_src comp="151" pin="4"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="48" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="217"><net_src comp="151" pin="4"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="52" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="223"><net_src comp="151" pin="4"/><net_sink comp="219" pin=0"/></net>

<net id="224"><net_src comp="54" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="229"><net_src comp="56" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="151" pin="4"/><net_sink comp="225" pin=1"/></net>

<net id="234"><net_src comp="225" pin="2"/><net_sink comp="231" pin=0"/></net>

<net id="235"><net_src comp="231" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="240"><net_src comp="162" pin="4"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="48" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="162" pin="4"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="52" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="252"><net_src comp="56" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="162" pin="4"/><net_sink comp="248" pin=1"/></net>

<net id="257"><net_src comp="248" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="262"><net_src comp="169" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="278"><net_src comp="268" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="271" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="286"><net_src comp="58" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="287"><net_src comp="274" pin="2"/><net_sink comp="280" pin=1"/></net>

<net id="288"><net_src comp="60" pin="0"/><net_sink comp="280" pin=2"/></net>

<net id="289"><net_src comp="62" pin="0"/><net_sink comp="280" pin=3"/></net>

<net id="293"><net_src comp="75" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="297"><net_src comp="264" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="302"><net_src comp="294" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="290" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="309"><net_src comp="64" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="310"><net_src comp="298" pin="2"/><net_sink comp="304" pin=1"/></net>

<net id="311"><net_src comp="60" pin="0"/><net_sink comp="304" pin=2"/></net>

<net id="316"><net_src comp="54" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="169" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="321"><net_src comp="312" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="327"><net_src comp="186" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="332"><net_src comp="169" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="54" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="337"><net_src comp="328" pin="2"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="342"><net_src comp="75" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="350"><net_src comp="343" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="339" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="357"><net_src comp="64" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="358"><net_src comp="346" pin="2"/><net_sink comp="352" pin=1"/></net>

<net id="359"><net_src comp="60" pin="0"/><net_sink comp="352" pin=2"/></net>

<net id="363"><net_src comp="169" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="368"><net_src comp="66" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="360" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="373"><net_src comp="364" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="379"><net_src comp="186" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="386"><net_src comp="196" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="394"><net_src comp="213" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="399"><net_src comp="219" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="404"><net_src comp="81" pin="3"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="412"><net_src comp="242" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="417"><net_src comp="92" pin="3"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="422"><net_src comp="88" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="424"><net_src comp="419" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="428"><net_src comp="99" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="430"><net_src comp="425" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="434"><net_src comp="104" pin="3"/><net_sink comp="431" pin=0"/></net>

<net id="435"><net_src comp="431" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="439"><net_src comp="264" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="444"><net_src comp="280" pin="4"/><net_sink comp="441" pin=0"/></net>

<net id="445"><net_src comp="441" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="446"><net_src comp="441" pin="1"/><net_sink comp="375" pin=1"/></net>

<net id="450"><net_src comp="304" pin="3"/><net_sink comp="447" pin=0"/></net>

<net id="454"><net_src comp="112" pin="3"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="459"><net_src comp="323" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="75" pin=1"/></net>

<net id="464"><net_src comp="328" pin="2"/><net_sink comp="461" pin=0"/></net>

<net id="465"><net_src comp="461" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="469"><net_src comp="120" pin="3"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="474"><net_src comp="352" pin="3"/><net_sink comp="471" pin=0"/></net>

<net id="478"><net_src comp="128" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="483"><net_src comp="375" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="75" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: c | {2 7 8 11 12 }
 - Input state : 
	Port: bigint_math : a | {4 5 }
	Port: bigint_math : b | {4 5 }
	Port: bigint_math : c | {5 6 7 9 10 11 }
  - Chain level:
	State 1
	State 2
		exitcond2 : 1
		i_2 : 1
		stg_29 : 2
		tmp : 1
		c_addr : 2
		stg_32 : 3
	State 3
		exitcond1 : 1
		i_3 : 1
		stg_38 : 2
		k : 1
		tmp_3 : 1
		tmp_4 : 2
		b_addr : 3
	State 4
		exitcond : 1
		j_1 : 1
		stg_50 : 2
		tmp_6 : 1
		tmp_7 : 2
		a_addr : 3
		a_load : 4
	State 5
		c_addr_1 : 1
		c_load : 2
	State 6
		tmp_1 : 1
		carry : 2
		tmp_8_cast : 1
		tmp_10_cast : 1
		tmp_s : 2
		tmp_8 : 3
		stg_71 : 4
		tmp_9 : 1
		c_addr_2 : 2
		c_load_1 : 3
	State 7
		tmp_10 : 1
		stg_78 : 2
	State 8
	State 9
		tmp_12 : 1
		c_addr_3 : 2
		c_load_2 : 3
	State 10
		tmp_20_cast : 1
		tmp_13 : 2
		tmp_14 : 3
		stg_91 : 4
		tmp_15 : 1
		tmp_16 : 2
		c_addr_4 : 3
		c_load_3 : 4
	State 11
		tmp_17 : 1
		stg_99 : 2
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|          |     grp_fu_179     |    0    |    0    |    8    |
|          |     i_2_fu_196     |    0    |    0    |    9    |
|          |     i_3_fu_213     |    0    |    0    |    8    |
|          |     j_1_fu_242     |    0    |    0    |    8    |
|          |    tmp_s_fu_298    |    0    |    0    |    8    |
|    add   |    tmp_2_fu_312    |    0    |    0    |    8    |
|          |    tmp_11_fu_323   |    0    |    0    |    8    |
|          |     k_1_fu_328     |    0    |    0    |    8    |
|          |    tmp_13_fu_346   |    0    |    0    |    8    |
|          |    tmp_15_fu_364   |    0    |    0    |    8    |
|          |    tmp_18_fu_375   |    0    |    0    |    8    |
|----------|--------------------|---------|---------|---------|
|    sub   |    tmp_3_fu_225    |    0    |    0    |    8    |
|          |    tmp_6_fu_248    |    0    |    0    |    8    |
|----------|--------------------|---------|---------|---------|
|          |  exitcond2_fu_190  |    0    |    0    |    3    |
|   icmp   |  exitcond1_fu_207  |    0    |    0    |    3    |
|          |   exitcond_fu_236  |    0    |    0    |    3    |
|----------|--------------------|---------|---------|---------|
|    xor   |      k_fu_219      |    0    |    0    |    8    |
|----------|--------------------|---------|---------|---------|
|    mul   |     prod_fu_264    |    1    |    0    |    0    |
|          |    tmp_1_fu_274    |    1    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |     tmp_fu_202     |    0    |    0    |    0    |
|          |    tmp_4_fu_231    |    0    |    0    |    0    |
|          |    tmp_7_fu_254    |    0    |    0    |    0    |
|          |    tmp_5_fu_259    |    0    |    0    |    0    |
|          |  tmp_9_cast_fu_268 |    0    |    0    |    0    |
|          |   tmp_cast_fu_271  |    0    |    0    |    0    |
|   zext   |  tmp_8_cast_fu_290 |    0    |    0    |    0    |
|          | tmp_10_cast_fu_294 |    0    |    0    |    0    |
|          |    tmp_9_fu_318    |    0    |    0    |    0    |
|          |    tmp_12_fu_334   |    0    |    0    |    0    |
|          | tmp_20_cast_fu_339 |    0    |    0    |    0    |
|          | tmp_21_cast_fu_343 |    0    |    0    |    0    |
|          |   k1_cast_fu_360   |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|partselect|    carry_fu_280    |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
| bitselect|    tmp_8_fu_304    |    0    |    0    |    0    |
|          |    tmp_14_fu_352   |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   sext   |    tmp_16_fu_370   |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    2    |    0    |   122   |
|----------|--------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
| a_addr_reg_414 |    7   |
| a_load_reg_425 |    8   |
| b_addr_reg_401 |    7   |
| b_load_reg_419 |    8   |
|c_addr_1_reg_431|    8   |
|c_addr_2_reg_451|    8   |
|c_addr_3_reg_466|    8   |
|c_addr_4_reg_475|    8   |
|  carry_reg_441 |    8   |
|   i_1_reg_147  |    8   |
|   i_2_reg_383  |    9   |
|   i_3_reg_391  |    8   |
|    i_reg_136   |    9   |
|   j_1_reg_409  |    8   |
|    j_reg_158   |    8   |
|   k1_reg_169   |    8   |
|   k_1_reg_461  |    8   |
|    k_reg_396   |    8   |
|  prod_reg_436  |    8   |
|     reg_186    |    8   |
| tmp_11_reg_456 |    8   |
| tmp_14_reg_471 |    1   |
| tmp_18_reg_480 |    8   |
|  tmp_8_reg_447 |    1   |
+----------------+--------+
|      Total     |   178  |
+----------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_75 |  p0  |   9  |   8  |   72   ||    16   |
| grp_access_fu_75 |  p1  |   4  |   8  |   32   ||    8    |
| grp_access_fu_99 |  p0  |   2  |   7  |   14   ||    7    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   118  ||  5.377  ||    31   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |    0   |   122  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   31   |
|  Register |    -   |    -   |   178  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    5   |   178  |   153  |
+-----------+--------+--------+--------+--------+
