// Library - 16nm, Cell - 6T_DATAb, View - schematic
// LAST TIME SAVED: May 24 19:27:52 2015
// NETLIST TIME: May 26 22:22:47 2015
`timescale 1ns / 1ns 

(* cds_ams_schematic *) 
module \6T_DATAb  (Ack, B0, B1, Go, Read_1of4[3:0], Read_1of4[7:4], W0, 
    W1, WdataAck, AckThruBot, AckThruTop, RW, Reset, ValAddr, RdataAck, 
    W1_1of4, W2_1of4, \~R0 , \~R1 );

output  Ack, Go;

inout  AckThruBot, AckThruTop, Reset, ValAddr;


output [3:0]  W0;
output [3:0]  W1;
output [7:0]  Read_1of4;
output [3:0]  B1;
output [3:0]  B0;
output [1:0]  WdataAck;

inout [1:0]  RW;

input [3:0]  \~R0 ;
input [1:0]  RdataAck;
input [3:0]  W1_1of4;
input [3:0]  \~R1 ;
input [3:0]  W2_1of4;

// Buses in the design

wire  [3:0]  R0;

wire  [3:0]  R1;

wire  [3:0]  nB1;

wire  [3:0]  nB0;

wire  [0:3]  wack;

wire  [3:0]  RpAck;

wire  [3:0]  R1q;

wire  [3:0]  R0q;

wire  [3:0]  Lack;

