\doxysection{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}
\hypertarget{stm32f4xx__hal__rcc__ex_8h_source}{}\label{stm32f4xx__hal__rcc__ex_8h_source}\index{C:/Users/TOVIS/test/TestRtos/Drivers/STM32F4xx\_HAL\_Driver/Inc/stm32f4xx\_hal\_rcc\_ex.h@{C:/Users/TOVIS/test/TestRtos/Drivers/STM32F4xx\_HAL\_Driver/Inc/stm32f4xx\_hal\_rcc\_ex.h}}
\mbox{\hyperlink{stm32f4xx__hal__rcc__ex_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00001}00001\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00017}00017\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00018}00018\ \textcolor{comment}{/*\ Define\ to\ prevent\ recursive\ inclusion\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00019}00019\ \textcolor{preprocessor}{\#ifndef\ \_\_STM32F4xx\_HAL\_RCC\_EX\_H}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00020}00020\ \textcolor{preprocessor}{\#define\ \_\_STM32F4xx\_HAL\_RCC\_EX\_H}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00021}00021\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00022}00022\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00023}00023\ \textcolor{keyword}{extern}\ \textcolor{stringliteral}{"{}C"{}}\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00024}00024\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00025}00025\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00026}00026\ \textcolor{comment}{/*\ Includes\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00027}00027\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{stm32f4xx__hal__def_8h}{stm32f4xx\_hal\_def.h}}"{}}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00028}00028\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00032}00032\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00036}00036\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00037}00037\ \textcolor{comment}{/*\ Exported\ types\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00041}00041\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00045}\mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def}{00045}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00046}00046\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00047}\mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_ab3bb33f461bb409576e1c899c962e0b0}{00047}}\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_ab3bb33f461bb409576e1c899c962e0b0}{PLLState}};\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00049}00049\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00050}\mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_a418ecda4a355c6a161e4893a7bc1897f}{00050}}\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_a418ecda4a355c6a161e4893a7bc1897f}{PLLSource}};\ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00052}00052\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00053}\mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_adb1ffaed93a1680042e24b5442b90af4}{00053}}\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_adb1ffaed93a1680042e24b5442b90af4}{PLLM}};\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00055}00055\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00056}\mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_a2e8a73f7961f8d6570193c68daba88a6}{00056}}\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_a2e8a73f7961f8d6570193c68daba88a6}{PLLN}};\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00059}00059\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00060}\mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_ae2047a6040de6fcd43e0033a7b09a226}{00060}}\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_ae2047a6040de6fcd43e0033a7b09a226}{PLLP}};\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00062}00062\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00063}\mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_a4f9e0db99adb7afb9d2a87a2b4f433ab}{00063}}\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_a4f9e0db99adb7afb9d2a87a2b4f433ab}{PLLQ}};\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00065}00065\ \textcolor{preprocessor}{\#if\ defined(STM32F410Tx)\ ||\ defined(STM32F410Cx)\ ||\ defined(STM32F410Rx)\ ||\ defined(STM32F446xx)\ ||\ defined(STM32F469xx)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00066}00066\ \textcolor{preprocessor}{\ \ \ \ defined(STM32F479xx)\ ||\ defined(STM32F412Zx)\ ||\ defined(STM32F412Vx)\ ||\ defined(STM32F412Rx)\ ||\ defined(STM32F412Cx)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00067}00067\ \textcolor{preprocessor}{\ \ \ \ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00068}00068\ \ \ uint32\_t\ PLLR;\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00072}00072\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F410xx\ ||\ STM32F446xx\ ||\ STM32F469xx\ ||\ STM32F479xx\ ||\ STM32F412Zx\ ||\ STM32F412Vx\ ||\ STM32F412Rx\ ||\ STM32F412Cx\ ||\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00073}00073\ \}\ \mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def}{RCC\_PLLInitTypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00074}00074\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00075}00075\ \textcolor{preprocessor}{\#if\ defined(STM32F446xx)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00079}00079\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00080}00080\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00081}00081\ \ \ uint32\_t\ PLLI2SM;\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00083}00083\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00084}00084\ \ \ uint32\_t\ PLLI2SN;\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00086}00086\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00087}00087\ \ \ uint32\_t\ PLLI2SP;\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00089}00089\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00090}00090\ \ \ uint32\_t\ PLLI2SQ;\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00093}00093\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00094}00094\ \ \ uint32\_t\ PLLI2SR;\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00097}00097\ \}\ RCC\_PLLI2SInitTypeDef;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00098}00098\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00102}00102\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00103}00103\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00104}00104\ \ \ uint32\_t\ PLLSAIM;\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00106}00106\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00107}00107\ \ \ uint32\_t\ PLLSAIN;\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00109}00109\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00110}00110\ \ \ uint32\_t\ PLLSAIP;\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00112}00112\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00113}00113\ \ \ uint32\_t\ PLLSAIQ;\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00116}00116\ \}\ RCC\_PLLSAIInitTypeDef;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00117}00117\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00121}00121\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00122}00122\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00123}00123\ \ \ uint32\_t\ PeriphClockSelection;\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00125}00125\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00126}00126\ \ \ RCC\_PLLI2SInitTypeDef\ PLLI2S;\ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00128}00128\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00129}00129\ \ \ RCC\_PLLSAIInitTypeDef\ PLLSAI;\ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00131}00131\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00132}00132\ \ \ uint32\_t\ PLLI2SDivQ;\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00135}00135\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00136}00136\ \ \ uint32\_t\ PLLSAIDivQ;\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00139}00139\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00140}00140\ \ \ uint32\_t\ Sai1ClockSelection;\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00142}00142\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00143}00143\ \ \ uint32\_t\ Sai2ClockSelection;\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00145}00145\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00146}00146\ \ \ uint32\_t\ I2sApb1ClockSelection;\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00148}00148\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00149}00149\ \ \ uint32\_t\ I2sApb2ClockSelection;\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00151}00151\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00152}00152\ \ \ uint32\_t\ RTCClockSelection;\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00154}00154\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00155}00155\ \ \ uint32\_t\ SdioClockSelection;\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00157}00157\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00158}00158\ \ \ uint32\_t\ CecClockSelection;\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00160}00160\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00161}00161\ \ \ uint32\_t\ Fmpi2c1ClockSelection;\ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00163}00163\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00164}00164\ \ \ uint32\_t\ SpdifClockSelection;\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00166}00166\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00167}00167\ \ \ uint32\_t\ Clk48ClockSelection;\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00169}00169\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00170}00170\ \ \ uint8\_t\ TIMPresSelection;\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00172}00172\ \}\ RCC\_PeriphCLKInitTypeDef;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00173}00173\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F446xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00174}00174\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00175}00175\ \textcolor{preprocessor}{\#if\ defined(STM32F410Tx)\ ||\ defined(STM32F410Cx)\ ||\ defined(STM32F410Rx)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00179}00179\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00180}00180\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00181}00181\ \ \ uint32\_t\ PeriphClockSelection;\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00183}00183\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00184}00184\ \ \ uint32\_t\ I2SClockSelection;\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00186}00186\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00187}00187\ \ \ uint32\_t\ RTCClockSelection;\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00189}00189\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00190}00190\ \ \ uint32\_t\ Lptim1ClockSelection;\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00192}00192\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00193}00193\ \ \ uint32\_t\ Fmpi2c1ClockSelection;\ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00195}00195\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00196}00196\ \ \ uint8\_t\ TIMPresSelection;\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00198}00198\ \}\ RCC\_PeriphCLKInitTypeDef;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00199}00199\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F410Tx\ ||\ STM32F410Cx\ ||\ STM32F410Rx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00200}00200\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00201}00201\ \textcolor{preprocessor}{\#if\ defined(STM32F412Zx)\ ||\ defined(STM32F412Vx)\ ||\ defined(STM32F412Rx)\ ||\ defined(STM32F412Cx)\ ||\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00205}00205\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00206}00206\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00207}00207\ \ \ uint32\_t\ PLLI2SM;\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00209}00209\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00210}00210\ \ \ uint32\_t\ PLLI2SN;\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00212}00212\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00213}00213\ \ \ uint32\_t\ PLLI2SQ;\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00216}00216\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00217}00217\ \ \ uint32\_t\ PLLI2SR;\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00220}00220\ \}\ RCC\_PLLI2SInitTypeDef;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00221}00221\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00225}00225\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00226}00226\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00227}00227\ \ \ uint32\_t\ PeriphClockSelection;\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00229}00229\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00230}00230\ \ \ RCC\_PLLI2SInitTypeDef\ PLLI2S;\ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00232}00232\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00233}00233\ \textcolor{preprocessor}{\#if\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00234}00234\ \ \ uint32\_t\ PLLDivR;\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00237}00237\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00238}00238\ \ \ uint32\_t\ PLLI2SDivR;\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00241}00241\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00242}00242\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00243}00243\ \ \ uint32\_t\ I2sApb1ClockSelection;\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00245}00245\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00246}00246\ \ \ uint32\_t\ I2sApb2ClockSelection;\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00248}00248\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00249}00249\ \ \ uint32\_t\ RTCClockSelection;\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00251}00251\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00252}00252\ \ \ uint32\_t\ SdioClockSelection;\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00254}00254\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00255}00255\ \ \ uint32\_t\ Fmpi2c1ClockSelection;\ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00257}00257\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00258}00258\ \ \ uint32\_t\ Clk48ClockSelection;\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00260}00260\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00261}00261\ \ \ uint32\_t\ Dfsdm1ClockSelection;\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00263}00263\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00264}00264\ \ \ uint32\_t\ Dfsdm1AudioClockSelection;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00266}00266\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00267}00267\ \textcolor{preprocessor}{\#if\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00268}00268\ \ \ uint32\_t\ Dfsdm2ClockSelection;\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00270}00270\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00271}00271\ \ \ uint32\_t\ Dfsdm2AudioClockSelection;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00273}00273\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00274}00274\ \ \ uint32\_t\ Lptim1ClockSelection;\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00276}00276\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00277}00277\ \ \ uint32\_t\ SaiAClockSelection;\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00279}00279\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00280}00280\ \ \ uint32\_t\ SaiBClockSelection;\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00282}00282\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00283}00283\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00284}00284\ \ \ uint32\_t\ PLLI2SSelection;\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00286}00286\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00287}00287\ \ \ uint8\_t\ TIMPresSelection;\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00289}00289\ \}\ RCC\_PeriphCLKInitTypeDef;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00290}00290\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F412Zx\ ||\ STM32F412Vx\ ||\ STM32F412Rx\ ||\ STM32F412Cx\ ||\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00291}00291\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00292}00292\ \textcolor{preprocessor}{\#if\ defined(STM32F427xx)\ ||\ defined(STM32F437xx)\ ||\ defined(STM32F429xx)\ ||\ defined(STM32F439xx)\ ||\ defined(STM32F469xx)\ ||\ defined(STM32F479xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00293}00293\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00297}00297\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00298}00298\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00299}00299\ \ \ uint32\_t\ PLLI2SN;\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00302}00302\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00303}00303\ \ \ uint32\_t\ PLLI2SR;\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00306}00306\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00307}00307\ \ \ uint32\_t\ PLLI2SQ;\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00310}00310\ \}\ RCC\_PLLI2SInitTypeDef;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00311}00311\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00315}00315\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00316}00316\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00317}00317\ \ \ uint32\_t\ PLLSAIN;\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00320}00320\ \textcolor{preprocessor}{\#if\ defined(STM32F469xx)\ ||\ defined(STM32F479xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00321}00321\ \ \ uint32\_t\ PLLSAIP;\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00324}00324\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F469xx\ ||\ STM32F479xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00325}00325\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00326}00326\ \ \ uint32\_t\ PLLSAIQ;\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00329}00329\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00330}00330\ \ \ uint32\_t\ PLLSAIR;\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00333}00333\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00334}00334\ \}\ RCC\_PLLSAIInitTypeDef;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00335}00335\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00339}00339\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00340}00340\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00341}00341\ \ \ uint32\_t\ PeriphClockSelection;\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00343}00343\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00344}00344\ \ \ RCC\_PLLI2SInitTypeDef\ PLLI2S;\ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00346}00346\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00347}00347\ \ \ RCC\_PLLSAIInitTypeDef\ PLLSAI;\ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00349}00349\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00350}00350\ \ \ uint32\_t\ PLLI2SDivQ;\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00353}00353\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00354}00354\ \ \ uint32\_t\ PLLSAIDivQ;\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00357}00357\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00358}00358\ \ \ uint32\_t\ PLLSAIDivR;\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00360}00360\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00361}00361\ \ \ uint32\_t\ RTCClockSelection;\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00363}00363\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00364}00364\ \ \ uint8\_t\ TIMPresSelection;\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00366}00366\ \textcolor{preprocessor}{\#if\ defined(STM32F469xx)\ ||\ defined(STM32F479xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00367}00367\ \ \ uint32\_t\ Clk48ClockSelection;\ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00369}00369\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00370}00370\ \ \ uint32\_t\ SdioClockSelection;\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00372}00372\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F469xx\ ||\ STM32F479xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00373}00373\ \}\ RCC\_PeriphCLKInitTypeDef;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00374}00374\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00375}00375\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F427xx\ ||\ STM32F437xx\ ||\ STM32F429xx\ ||\ STM32F439xx\ ||\ STM32F469xx\ ||\ STM32F479xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00376}00376\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00377}00377\ \textcolor{preprocessor}{\#if\ defined(STM32F405xx)\ ||\ defined(STM32F415xx)\ ||\ defined(STM32F407xx)\ ||\ defined(STM32F417xx)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00378}00378\ \textcolor{preprocessor}{\ \ \ \ defined(STM32F401xC)\ ||\ defined(STM32F401xE)\ ||\ defined(STM32F411xE)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00382}00382\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00383}00383\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00384}00384\ \textcolor{preprocessor}{\#if\ defined(STM32F411xE)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00385}00385\ \ \ uint32\_t\ PLLI2SM;\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00387}00387\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F411xE\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00388}00388\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00389}00389\ \ \ uint32\_t\ PLLI2SN;\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00393}00393\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00394}00394\ \ \ uint32\_t\ PLLI2SR;\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00397}00397\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00398}00398\ \}\ RCC\_PLLI2SInitTypeDef;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00399}00399\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00403}00403\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00404}00404\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00405}00405\ \ \ uint32\_t\ PeriphClockSelection;\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00407}00407\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00408}00408\ \ \ RCC\_PLLI2SInitTypeDef\ PLLI2S;\ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00410}00410\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00411}00411\ \ \ uint32\_t\ RTCClockSelection;\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00413}00413\ \textcolor{preprocessor}{\#if\ defined(STM32F401xC)\ ||\ defined(STM32F401xE)\ ||\ defined(STM32F411xE)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00414}00414\ \ \ uint8\_t\ TIMPresSelection;\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00416}00416\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F401xC\ ||\ STM32F401xE\ ||\ STM32F411xE\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00417}00417\ \}\ RCC\_PeriphCLKInitTypeDef;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00418}00418\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F405xx\ ||\ STM32F415xx\ ||\ STM32F407xx\ ||\ STM32F417xx\ ||\ STM32F401xC\ ||\ STM32F401xE\ ||\ STM32F411xE\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00422}00422\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00423}00423\ \textcolor{comment}{/*\ Exported\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00427}00427\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00431}00431\ \textcolor{comment}{/*\ Peripheral\ Clock\ source\ for\ STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00432}00432\ \textcolor{preprocessor}{\#if\ defined(STM32F412Zx)\ ||\ defined(STM32F412Vx)\ ||\ defined(STM32F412Rx)\ ||\ defined(STM32F412Cx)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00433}00433\ \textcolor{preprocessor}{\ \ \ \ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00434}00434\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_I2S\_APB1\ \ \ \ \ \ \ \ 0x00000001U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00435}00435\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_I2S\_APB2\ \ \ \ \ \ \ \ 0x00000002U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00436}00436\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_TIM\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000004U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00437}00437\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_RTC\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000008U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00438}00438\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_FMPI2C1\ \ \ \ \ \ \ \ \ 0x00000010U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00439}00439\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_CLK48\ \ \ \ \ \ \ \ \ \ \ 0x00000020U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00440}00440\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_SDIO\ \ \ \ \ \ \ \ \ \ \ \ 0x00000040U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00441}00441\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_PLLI2S\ \ \ \ \ \ \ \ \ \ 0x00000080U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00442}00442\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_DFSDM1\ \ \ \ \ \ \ \ \ \ 0x00000100U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00443}00443\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_DFSDM1\_AUDIO\ \ \ \ 0x00000200U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00444}00444\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F412Zx\ ||\ STM32F412Vx)\ ||\ STM32F412Rx\ ||\ STM32F412Cx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00445}00445\ \textcolor{preprocessor}{\#if\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00446}00446\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_DFSDM2\ \ \ \ \ \ \ \ \ \ 0x00000400U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00447}00447\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_DFSDM2\_AUDIO\ \ \ \ 0x00000800U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00448}00448\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_LPTIM1\ \ \ \ \ \ \ \ \ \ 0x00001000U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00449}00449\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_SAIA\ \ \ \ \ \ \ \ \ \ \ \ 0x00002000U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00450}00450\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_SAIB\ \ \ \ \ \ \ \ \ \ \ \ 0x00004000U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00451}00451\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00452}00452\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00453}00453\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00454}00454\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ Peripheral\ Clock\ source\ for\ STM32F410xx\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00455}00455\ \textcolor{preprocessor}{\#if\ defined(STM32F410Tx)\ ||\ defined(STM32F410Cx)\ ||\ defined(STM32F410Rx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00456}00456\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_I2S\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000001U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00457}00457\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_TIM\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000002U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00458}00458\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_RTC\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000004U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00459}00459\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_FMPI2C1\ \ \ \ \ \ \ \ \ 0x00000008U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00460}00460\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_LPTIM1\ \ \ \ \ \ \ \ \ \ 0x00000010U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00461}00461\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F410Tx\ ||\ STM32F410Cx\ ||\ STM32F410Rx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00462}00462\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00463}00463\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00464}00464\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ Peripheral\ Clock\ source\ for\ STM32F446xx\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00465}00465\ \textcolor{preprocessor}{\#if\ defined(STM32F446xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00466}00466\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_I2S\_APB1\ \ \ \ \ \ \ \ 0x00000001U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00467}00467\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_I2S\_APB2\ \ \ \ \ \ \ \ 0x00000002U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00468}00468\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_SAI1\ \ \ \ \ \ \ \ \ \ \ \ 0x00000004U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00469}00469\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_SAI2\ \ \ \ \ \ \ \ \ \ \ \ 0x00000008U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00470}00470\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_TIM\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000010U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00471}00471\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_RTC\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000020U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00472}00472\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_CEC\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000040U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00473}00473\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_FMPI2C1\ \ \ \ \ \ \ \ \ 0x00000080U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00474}00474\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_CLK48\ \ \ \ \ \ \ \ \ \ \ 0x00000100U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00475}00475\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_SDIO\ \ \ \ \ \ \ \ \ \ \ \ 0x00000200U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00476}00476\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_SPDIFRX\ \ \ \ \ \ \ \ \ 0x00000400U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00477}00477\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_PLLI2S\ \ \ \ \ \ \ \ \ \ 0x00000800U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00478}00478\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F446xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00479}00479\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00480}00480\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00481}00481\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ Peripheral\ Clock\ source\ for\ STM32F469xx/STM32F479xx\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00482}00482\ \textcolor{preprocessor}{\#if\ defined(STM32F469xx)\ ||\ defined(STM32F479xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00483}00483\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_I2S\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000001U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00484}00484\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_SAI\_PLLI2S\ \ \ \ \ \ 0x00000002U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00485}00485\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_SAI\_PLLSAI\ \ \ \ \ \ 0x00000004U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00486}00486\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_LTDC\ \ \ \ \ \ \ \ \ \ \ \ 0x00000008U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00487}00487\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_TIM\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000010U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00488}00488\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_RTC\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000020U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00489}00489\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_PLLI2S\ \ \ \ \ \ \ \ \ \ 0x00000040U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00490}00490\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_CLK48\ \ \ \ \ \ \ \ \ \ \ 0x00000080U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00491}00491\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_SDIO\ \ \ \ \ \ \ \ \ \ \ \ 0x00000100U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00492}00492\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F469xx\ ||\ STM32F479xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00493}00493\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00494}00494\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00495}00495\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/\ Peripheral\ Clock\ source\ for\ STM32F42xxx/STM32F43xxx\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00496}00496\ \textcolor{preprocessor}{\#if\ defined(STM32F427xx)\ ||\ defined(STM32F437xx)\ ||\ defined(STM32F429xx)\ ||\ defined(STM32F439xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00497}00497\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_I2S\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000001U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00498}00498\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_SAI\_PLLI2S\ \ \ \ \ \ 0x00000002U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00499}00499\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_SAI\_PLLSAI\ \ \ \ \ \ 0x00000004U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00500}00500\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_LTDC\ \ \ \ \ \ \ \ \ \ \ \ 0x00000008U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00501}00501\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_TIM\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000010U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00502}00502\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_RTC\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000020U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00503}00503\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_PLLI2S\ \ \ \ \ \ \ \ \ \ 0x00000040U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00504}00504\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F427xx\ ||\ STM32F437xx\ ||\ STM32F429xx\ ||\ STM32F439xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00505}00505\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00506}00506\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00507}00507\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/\ Peripheral\ Clock\ source\ for\ STM32F40xxx/STM32F41xxx\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00508}00508\ \textcolor{preprocessor}{\#if\ defined(STM32F405xx)\ ||\ defined(STM32F415xx)\ ||\ defined(STM32F407xx)||\ defined(STM32F417xx)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00509}00509\ \textcolor{preprocessor}{\ \ \ \ defined(STM32F401xC)\ ||\ defined(STM32F401xE)\ ||\ defined(STM32F411xE)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00510}00510\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_I2S\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000001U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00511}00511\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_RTC\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000002U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00512}00512\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_PLLI2S\ \ \ \ \ \ \ \ \ \ 0x00000004U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00513}00513\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F405xx\ ||\ STM32F415xx\ ||\ STM32F407xx\ ||\ STM32F417xx\ ||\ STM32F401xC\ ||\ STM32F401xE\ ||\ STM32F411xE\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00514}00514\ \textcolor{preprocessor}{\#if\ defined(STM32F401xC)\ ||\ defined(STM32F401xE)\ ||\ defined(STM32F411xE)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00515}00515\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_TIM\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000008U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00516}00516\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F401xC\ ||\ STM32F401xE\ ||\ STM32F411xE\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00517}00517\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00521}00521\ \textcolor{preprocessor}{\#if\ defined(STM32F405xx)\ ||\ defined(STM32F415xx)\ ||\ defined(STM32F407xx)\ ||\ defined(STM32F417xx)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00522}00522\ \textcolor{preprocessor}{\ \ \ \ defined(STM32F427xx)\ ||\ defined(STM32F437xx)\ ||\ defined(STM32F429xx)\ ||\ defined(STM32F439xx)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00523}00523\ \textcolor{preprocessor}{\ \ \ \ defined(STM32F401xC)\ ||\ defined(STM32F401xE)\ ||\ defined(STM32F411xE)\ ||\ defined(STM32F469xx)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00524}00524\ \textcolor{preprocessor}{\ \ \ \ defined(STM32F479xx)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00528}00528\ \textcolor{preprocessor}{\#define\ RCC\_I2SCLKSOURCE\_PLLI2S\ \ \ \ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00529}00529\ \textcolor{preprocessor}{\#define\ RCC\_I2SCLKSOURCE\_EXT\ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_I2SSRC}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00533}00533\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F405xx\ ||\ STM32F415xx\ ||\ STM32F407xx\ ||\ STM32F417xx\ ||\ STM32F427xx\ ||\ STM32F437xx\ ||\ STM32F429xx\ ||\ STM32F439xx\ ||}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00534}00534\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ STM32F401xC\ ||\ STM32F401xE\ ||\ STM32F411xE\ ||\ STM32F469xx\ ||\ STM32F479xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00535}00535\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00539}00539\ \textcolor{preprocessor}{\#if\ defined(STM32F427xx)\ ||\ defined(STM32F437xx)\ ||\ defined(STM32F429xx)\ ||\ defined(STM32F439xx)\ ||\ defined(STM32F446xx)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00540}00540\ \textcolor{preprocessor}{\ \ \ \ defined(STM32F469xx)\ ||\ defined(STM32F479xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00541}00541\ \textcolor{preprocessor}{\#define\ RCC\_PLLSAIDIVR\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00542}00542\ \textcolor{preprocessor}{\#define\ RCC\_PLLSAIDIVR\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00010000U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00543}00543\ \textcolor{preprocessor}{\#define\ RCC\_PLLSAIDIVR\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00020000U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00544}00544\ \textcolor{preprocessor}{\#define\ RCC\_PLLSAIDIVR\_16\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00030000U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00545}00545\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F427xx\ ||\ STM32F437xx\ ||\ STM32F429xx\ ||\ STM32F439xx\ ||\ STM32F446xx\ ||\ STM32F469xx\ ||\ STM32F479xx\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00549}00549\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00553}00553\ \textcolor{preprocessor}{\#if\ defined(STM32F446xx)\ ||\ defined(STM32F412Zx)\ ||\ defined(STM32F412Vx)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00554}00554\ \textcolor{preprocessor}{\ \ \ \ defined(STM32F412Rx)\ ||\ defined(STM32F412Cx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00555}00555\ \textcolor{preprocessor}{\#define\ RCC\_PLLI2SP\_DIV2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000002U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00556}00556\ \textcolor{preprocessor}{\#define\ RCC\_PLLI2SP\_DIV4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000004U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00557}00557\ \textcolor{preprocessor}{\#define\ RCC\_PLLI2SP\_DIV6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000006U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00558}00558\ \textcolor{preprocessor}{\#define\ RCC\_PLLI2SP\_DIV8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000008U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00559}00559\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F446xx\ ||\ STM32F412Zx\ ||\ STM32F412Vx\ ||\ STM32F412Rx\ ||\ STM32F412Cx\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00563}00563\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00567}00567\ \textcolor{preprocessor}{\#if\ defined(STM32F446xx)\ ||\ defined(STM32F469xx)\ ||\ defined(STM32F479xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00568}00568\ \textcolor{preprocessor}{\#define\ RCC\_PLLSAIP\_DIV2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000002U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00569}00569\ \textcolor{preprocessor}{\#define\ RCC\_PLLSAIP\_DIV4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000004U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00570}00570\ \textcolor{preprocessor}{\#define\ RCC\_PLLSAIP\_DIV6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000006U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00571}00571\ \textcolor{preprocessor}{\#define\ RCC\_PLLSAIP\_DIV8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000008U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00572}00572\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F446xx\ ||\ STM32F469xx\ ||\ STM32F479xx\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00576}00576\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00577}00577\ \textcolor{preprocessor}{\#if\ defined(STM32F427xx)\ ||\ defined(STM32F437xx)\ ||\ defined(STM32F429xx)\ ||\ defined(STM32F439xx)\ ||\ defined(STM32F469xx)\ ||\ defined(STM32F479xx)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00581}00581\ \textcolor{preprocessor}{\#define\ RCC\_SAIACLKSOURCE\_PLLSAI\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00582}00582\ \textcolor{preprocessor}{\#define\ RCC\_SAIACLKSOURCE\_PLLI2S\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00100000U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00583}00583\ \textcolor{preprocessor}{\#define\ RCC\_SAIACLKSOURCE\_EXT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00200000U}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00587}00587\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00591}00591\ \textcolor{preprocessor}{\#define\ RCC\_SAIBCLKSOURCE\_PLLSAI\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00592}00592\ \textcolor{preprocessor}{\#define\ RCC\_SAIBCLKSOURCE\_PLLI2S\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00400000U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00593}00593\ \textcolor{preprocessor}{\#define\ RCC\_SAIBCLKSOURCE\_EXT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00800000U}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00597}00597\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F427xx\ ||\ STM32F437xx\ ||\ STM32F429xx\ ||\ STM32F439xx\ ||\ STM32F469xx\ ||\ STM32F479xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00598}00598\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00599}00599\ \textcolor{preprocessor}{\#if\ defined(STM32F469xx)\ ||\ defined(STM32F479xx)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00603}00603\ \textcolor{preprocessor}{\#define\ RCC\_CLK48CLKSOURCE\_PLLQ\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00604}00604\ \textcolor{preprocessor}{\#define\ RCC\_CLK48CLKSOURCE\_PLLSAIP\ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)RCC\_DCKCFGR\_CK48MSEL)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00608}00608\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00612}00612\ \textcolor{preprocessor}{\#define\ RCC\_SDIOCLKSOURCE\_CLK48\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00613}00613\ \textcolor{preprocessor}{\#define\ RCC\_SDIOCLKSOURCE\_SYSCLK\ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)RCC\_DCKCFGR\_SDIOSEL)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00617}00617\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00621}00621\ \textcolor{preprocessor}{\#define\ RCC\_DSICLKSOURCE\_DSIPHY\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00622}00622\ \textcolor{preprocessor}{\#define\ RCC\_DSICLKSOURCE\_PLLR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)RCC\_DCKCFGR\_DSISEL)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00626}00626\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F469xx\ ||\ STM32F479xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00627}00627\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00628}00628\ \textcolor{preprocessor}{\#if\ defined(STM32F446xx)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00632}00632\ \textcolor{preprocessor}{\#define\ RCC\_SAI1CLKSOURCE\_PLLSAI\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00633}00633\ \textcolor{preprocessor}{\#define\ RCC\_SAI1CLKSOURCE\_PLLI2S\ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)RCC\_DCKCFGR\_SAI1SRC\_0)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00634}00634\ \textcolor{preprocessor}{\#define\ RCC\_SAI1CLKSOURCE\_PLLR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)RCC\_DCKCFGR\_SAI1SRC\_1)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00635}00635\ \textcolor{preprocessor}{\#define\ RCC\_SAI1CLKSOURCE\_EXT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)RCC\_DCKCFGR\_SAI1SRC)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00639}00639\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00643}00643\ \textcolor{preprocessor}{\#define\ RCC\_SAI2CLKSOURCE\_PLLSAI\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00644}00644\ \textcolor{preprocessor}{\#define\ RCC\_SAI2CLKSOURCE\_PLLI2S\ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)RCC\_DCKCFGR\_SAI2SRC\_0)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00645}00645\ \textcolor{preprocessor}{\#define\ RCC\_SAI2CLKSOURCE\_PLLR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)RCC\_DCKCFGR\_SAI2SRC\_1)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00646}00646\ \textcolor{preprocessor}{\#define\ RCC\_SAI2CLKSOURCE\_PLLSRC\ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)RCC\_DCKCFGR\_SAI2SRC)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00650}00650\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00654}00654\ \textcolor{preprocessor}{\#define\ RCC\_I2SAPB1CLKSOURCE\_PLLI2S\ \ \ \ \ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00655}00655\ \textcolor{preprocessor}{\#define\ RCC\_I2SAPB1CLKSOURCE\_EXT\ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)RCC\_DCKCFGR\_I2S1SRC\_0)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00656}00656\ \textcolor{preprocessor}{\#define\ RCC\_I2SAPB1CLKSOURCE\_PLLR\ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)RCC\_DCKCFGR\_I2S1SRC\_1)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00657}00657\ \textcolor{preprocessor}{\#define\ RCC\_I2SAPB1CLKSOURCE\_PLLSRC\ \ \ \ \ \ \ \ \ \ ((uint32\_t)RCC\_DCKCFGR\_I2S1SRC)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00661}00661\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00665}00665\ \textcolor{preprocessor}{\#define\ RCC\_I2SAPB2CLKSOURCE\_PLLI2S\ \ \ \ \ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00666}00666\ \textcolor{preprocessor}{\#define\ RCC\_I2SAPB2CLKSOURCE\_EXT\ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)RCC\_DCKCFGR\_I2S2SRC\_0)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00667}00667\ \textcolor{preprocessor}{\#define\ RCC\_I2SAPB2CLKSOURCE\_PLLR\ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)RCC\_DCKCFGR\_I2S2SRC\_1)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00668}00668\ \textcolor{preprocessor}{\#define\ RCC\_I2SAPB2CLKSOURCE\_PLLSRC\ \ \ \ \ \ \ \ \ \ ((uint32\_t)RCC\_DCKCFGR\_I2S2SRC)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00672}00672\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00676}00676\ \textcolor{preprocessor}{\#define\ RCC\_FMPI2C1CLKSOURCE\_PCLK1\ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00677}00677\ \textcolor{preprocessor}{\#define\ RCC\_FMPI2C1CLKSOURCE\_SYSCLK\ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)RCC\_DCKCFGR2\_FMPI2C1SEL\_0)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00678}00678\ \textcolor{preprocessor}{\#define\ RCC\_FMPI2C1CLKSOURCE\_HSI\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)RCC\_DCKCFGR2\_FMPI2C1SEL\_1)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00682}00682\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00686}00686\ \textcolor{preprocessor}{\#define\ RCC\_CECCLKSOURCE\_HSI\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00687}00687\ \textcolor{preprocessor}{\#define\ RCC\_CECCLKSOURCE\_LSE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)RCC\_DCKCFGR2\_CECSEL)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00691}00691\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00695}00695\ \textcolor{preprocessor}{\#define\ RCC\_CLK48CLKSOURCE\_PLLQ\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00696}00696\ \textcolor{preprocessor}{\#define\ RCC\_CLK48CLKSOURCE\_PLLSAIP\ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)RCC\_DCKCFGR2\_CK48MSEL)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00700}00700\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00704}00704\ \textcolor{preprocessor}{\#define\ RCC\_SDIOCLKSOURCE\_CLK48\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00705}00705\ \textcolor{preprocessor}{\#define\ RCC\_SDIOCLKSOURCE\_SYSCLK\ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)RCC\_DCKCFGR2\_SDIOSEL)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00709}00709\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00713}00713\ \textcolor{preprocessor}{\#define\ RCC\_SPDIFRXCLKSOURCE\_PLLR\ \ \ \ \ \ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00714}00714\ \textcolor{preprocessor}{\#define\ RCC\_SPDIFRXCLKSOURCE\_PLLI2SP\ \ \ \ \ \ \ \ ((uint32\_t)RCC\_DCKCFGR2\_SPDIFRXSEL)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00718}00718\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00719}00719\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F446xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00720}00720\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00721}00721\ \textcolor{preprocessor}{\#if\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00725}00725\ \textcolor{preprocessor}{\#define\ RCC\_SAIACLKSOURCE\_PLLI2SR\ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00726}00726\ \textcolor{preprocessor}{\#define\ RCC\_SAIACLKSOURCE\_EXT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)RCC\_DCKCFGR\_SAI1ASRC\_0)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00727}00727\ \textcolor{preprocessor}{\#define\ RCC\_SAIACLKSOURCE\_PLLR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)RCC\_DCKCFGR\_SAI1ASRC\_1)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00728}00728\ \textcolor{preprocessor}{\#define\ RCC\_SAIACLKSOURCE\_PLLSRC\ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)RCC\_DCKCFGR\_SAI1ASRC\_0\ |\ RCC\_DCKCFGR\_SAI1ASRC\_1)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00732}00732\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00736}00736\ \textcolor{preprocessor}{\#define\ RCC\_SAIBCLKSOURCE\_PLLI2SR\ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00737}00737\ \textcolor{preprocessor}{\#define\ RCC\_SAIBCLKSOURCE\_EXT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)RCC\_DCKCFGR\_SAI1BSRC\_0)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00738}00738\ \textcolor{preprocessor}{\#define\ RCC\_SAIBCLKSOURCE\_PLLR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)RCC\_DCKCFGR\_SAI1BSRC\_1)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00739}00739\ \textcolor{preprocessor}{\#define\ RCC\_SAIBCLKSOURCE\_PLLSRC\ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)RCC\_DCKCFGR\_SAI1BSRC\_0\ |\ RCC\_DCKCFGR\_SAI1BSRC\_1)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00743}00743\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00747}00747\ \textcolor{preprocessor}{\#define\ RCC\_LPTIM1CLKSOURCE\_PCLK1\ \ \ \ \ \ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00748}00748\ \textcolor{preprocessor}{\#define\ RCC\_LPTIM1CLKSOURCE\_HSI\ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)RCC\_DCKCFGR2\_LPTIM1SEL\_0)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00749}00749\ \textcolor{preprocessor}{\#define\ RCC\_LPTIM1CLKSOURCE\_LSI\ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)RCC\_DCKCFGR2\_LPTIM1SEL\_1)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00750}00750\ \textcolor{preprocessor}{\#define\ RCC\_LPTIM1CLKSOURCE\_LSE\ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)RCC\_DCKCFGR2\_LPTIM1SEL\_0\ |\ RCC\_DCKCFGR2\_LPTIM1SEL\_1)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00754}00754\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00755}00755\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00759}00759\ \textcolor{preprocessor}{\#define\ RCC\_DFSDM2AUDIOCLKSOURCE\_I2S1\ \ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00760}00760\ \textcolor{preprocessor}{\#define\ RCC\_DFSDM2AUDIOCLKSOURCE\_I2S2\ \ \ \ \ \ \ ((uint32\_t)RCC\_DCKCFGR\_CKDFSDM2ASEL)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00764}00764\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00768}00768\ \textcolor{preprocessor}{\#define\ RCC\_DFSDM2CLKSOURCE\_PCLK2\ \ \ \ \ \ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00769}00769\ \textcolor{preprocessor}{\#define\ RCC\_DFSDM2CLKSOURCE\_SYSCLK\ \ \ \ \ \ \ \ \ \ ((uint32\_t)RCC\_DCKCFGR\_CKDFSDM1SEL)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00773}00773\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00774}00774\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00775}00775\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00776}00776\ \textcolor{preprocessor}{\#if\ defined(STM32F412Zx)\ ||\ defined(STM32F412Vx)\ ||\ defined(STM32F412Rx)\ ||\ defined(STM32F412Cx)\ ||\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00780}00780\ \textcolor{preprocessor}{\#define\ RCC\_PLLI2SCLKSOURCE\_PLLSRC\ \ \ \ \ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00781}00781\ \textcolor{preprocessor}{\#define\ RCC\_PLLI2SCLKSOURCE\_EXT\ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)RCC\_PLLI2SCFGR\_PLLI2SSRC)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00785}00785\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00789}00789\ \textcolor{preprocessor}{\#define\ RCC\_DFSDM1AUDIOCLKSOURCE\_I2S1\ \ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00790}00790\ \textcolor{preprocessor}{\#define\ RCC\_DFSDM1AUDIOCLKSOURCE\_I2S2\ \ \ \ \ \ \ ((uint32\_t)RCC\_DCKCFGR\_CKDFSDM1ASEL)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00794}00794\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00798}00798\ \textcolor{preprocessor}{\#define\ RCC\_DFSDM1CLKSOURCE\_PCLK2\ \ \ \ \ \ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00799}00799\ \textcolor{preprocessor}{\#define\ RCC\_DFSDM1CLKSOURCE\_SYSCLK\ \ \ \ \ \ \ \ \ \ ((uint32\_t)RCC\_DCKCFGR\_CKDFSDM1SEL)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00803}00803\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00807}00807\ \textcolor{preprocessor}{\#define\ RCC\_I2SAPB1CLKSOURCE\_PLLI2S\ \ \ \ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00808}00808\ \textcolor{preprocessor}{\#define\ RCC\_I2SAPB1CLKSOURCE\_EXT\ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)RCC\_DCKCFGR\_I2S1SRC\_0)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00809}00809\ \textcolor{preprocessor}{\#define\ RCC\_I2SAPB1CLKSOURCE\_PLLR\ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)RCC\_DCKCFGR\_I2S1SRC\_1)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00810}00810\ \textcolor{preprocessor}{\#define\ RCC\_I2SAPB1CLKSOURCE\_PLLSRC\ \ \ \ \ \ \ \ \ ((uint32\_t)RCC\_DCKCFGR\_I2S1SRC)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00814}00814\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00818}00818\ \textcolor{preprocessor}{\#define\ RCC\_I2SAPB2CLKSOURCE\_PLLI2S\ \ \ \ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00819}00819\ \textcolor{preprocessor}{\#define\ RCC\_I2SAPB2CLKSOURCE\_EXT\ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)RCC\_DCKCFGR\_I2S2SRC\_0)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00820}00820\ \textcolor{preprocessor}{\#define\ RCC\_I2SAPB2CLKSOURCE\_PLLR\ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)RCC\_DCKCFGR\_I2S2SRC\_1)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00821}00821\ \textcolor{preprocessor}{\#define\ RCC\_I2SAPB2CLKSOURCE\_PLLSRC\ \ \ \ \ \ \ \ \ ((uint32\_t)RCC\_DCKCFGR\_I2S2SRC)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00825}00825\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00829}00829\ \textcolor{preprocessor}{\#define\ RCC\_FMPI2C1CLKSOURCE\_PCLK1\ \ \ \ \ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00830}00830\ \textcolor{preprocessor}{\#define\ RCC\_FMPI2C1CLKSOURCE\_SYSCLK\ \ \ \ \ \ \ \ \ ((uint32\_t)RCC\_DCKCFGR2\_FMPI2C1SEL\_0)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00831}00831\ \textcolor{preprocessor}{\#define\ RCC\_FMPI2C1CLKSOURCE\_HSI\ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)RCC\_DCKCFGR2\_FMPI2C1SEL\_1)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00835}00835\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00839}00839\ \textcolor{preprocessor}{\#define\ RCC\_CLK48CLKSOURCE\_PLLQ\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00840}00840\ \textcolor{preprocessor}{\#define\ RCC\_CLK48CLKSOURCE\_PLLI2SQ\ \ \ \ \ \ \ \ \ \ ((uint32\_t)RCC\_DCKCFGR2\_CK48MSEL)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00844}00844\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00848}00848\ \textcolor{preprocessor}{\#define\ RCC\_SDIOCLKSOURCE\_CLK48\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00849}00849\ \textcolor{preprocessor}{\#define\ RCC\_SDIOCLKSOURCE\_SYSCLK\ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)RCC\_DCKCFGR2\_SDIOSEL)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00853}00853\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F412Zx\ ||\ STM32F412Vx\ ||\ STM32F412Rx\ ||\ STM32F412Cx\ ||\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00854}00854\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00855}00855\ \textcolor{preprocessor}{\#if\ defined(STM32F410Tx)\ ||\ defined(STM32F410Cx)\ ||\ defined(STM32F410Rx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00856}00856\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00860}00860\ \textcolor{preprocessor}{\#define\ RCC\_I2SAPBCLKSOURCE\_PLLR\ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00861}00861\ \textcolor{preprocessor}{\#define\ RCC\_I2SAPBCLKSOURCE\_EXT\ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)RCC\_DCKCFGR\_I2SSRC\_0)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00862}00862\ \textcolor{preprocessor}{\#define\ RCC\_I2SAPBCLKSOURCE\_PLLSRC\ \ \ \ \ \ \ \ \ \ ((uint32\_t)RCC\_DCKCFGR\_I2SSRC\_1)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00866}00866\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00870}00870\ \textcolor{preprocessor}{\#define\ RCC\_FMPI2C1CLKSOURCE\_PCLK1\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00871}00871\ \textcolor{preprocessor}{\#define\ RCC\_FMPI2C1CLKSOURCE\_SYSCLK\ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)RCC\_DCKCFGR2\_FMPI2C1SEL\_0)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00872}00872\ \textcolor{preprocessor}{\#define\ RCC\_FMPI2C1CLKSOURCE\_HSI\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)RCC\_DCKCFGR2\_FMPI2C1SEL\_1)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00876}00876\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00880}00880\ \textcolor{preprocessor}{\#define\ RCC\_LPTIM1CLKSOURCE\_PCLK1\ \ \ \ \ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00881}00881\ \textcolor{preprocessor}{\#define\ RCC\_LPTIM1CLKSOURCE\_HSI\ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)RCC\_DCKCFGR2\_LPTIM1SEL\_0)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00882}00882\ \textcolor{preprocessor}{\#define\ RCC\_LPTIM1CLKSOURCE\_LSI\ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)RCC\_DCKCFGR2\_LPTIM1SEL\_1)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00883}00883\ \textcolor{preprocessor}{\#define\ RCC\_LPTIM1CLKSOURCE\_LSE\ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)RCC\_DCKCFGR2\_LPTIM1SEL\_0\ |\ RCC\_DCKCFGR2\_LPTIM1SEL\_1)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00887}00887\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F410Tx\ ||\ STM32F410Cx\ ||\ STM32F410Rx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00888}00888\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00889}00889\ \textcolor{preprocessor}{\#if\ defined(STM32F427xx)\ ||\ defined(STM32F437xx)\ ||\ defined(STM32F429xx)\ ||\ defined(STM32F439xx)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00890}00890\ \textcolor{preprocessor}{\ \ \ \ defined(STM32F401xC)\ ||\ defined(STM32F401xE)\ ||\ defined(STM32F410Tx)\ ||\ defined(STM32F410Cx)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00891}00891\ \textcolor{preprocessor}{\ \ \ \ defined(STM32F410Rx)\ ||\ defined(STM32F411xE)\ ||\ defined(STM32F446xx)\ ||\ defined(STM32F469xx)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00892}00892\ \textcolor{preprocessor}{\ \ \ \ defined(STM32F479xx)\ ||\ defined(STM32F412Zx)\ ||\ defined(STM32F412Vx)\ ||\ defined(STM32F412Rx)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00893}00893\ \textcolor{preprocessor}{\ \ \ \ defined(STM32F412Cx)\ ||\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00897}00897\ \textcolor{preprocessor}{\#define\ RCC\_TIMPRES\_DESACTIVATED\ \ \ \ \ \ \ \ ((uint8\_t)0x00)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00898}00898\ \textcolor{preprocessor}{\#define\ RCC\_TIMPRES\_ACTIVATED\ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x01)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00902}00902\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F427xx\ ||\ STM32F437xx\ ||\ STM32F429xx\ ||\ STM32F439xx\ ||\ STM32F401xC\ ||\ STM32F401xE\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00903}00903\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ STM32F410xx\ ||\ STM32F411xE\ ||\ STM32F446xx\ ||\ STM32F469xx\ ||\ STM32F479xx\ ||\ STM32F412Zx\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00904}00904\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ STM32F412Vx\ ||\ STM32F412Rx\ ||\ STM32F412Cx\ ||\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00905}00905\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00906}00906\ \textcolor{preprocessor}{\#if\ defined(STM32F410Tx)\ ||\ defined(STM32F410Cx)\ ||\ defined(STM32F410Rx)\ ||\ defined(STM32F411xE)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00907}00907\ \textcolor{preprocessor}{\ \ \ \ defined(STM32F446xx)\ ||\ defined(STM32F469xx)\ ||\ defined(STM32F479xx)\ ||\ defined(STM32F412Zx)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00908}00908\ \textcolor{preprocessor}{\ \ \ \ defined(STM32F412Vx)\ ||\ defined(STM32F412Rx)\ ||\ defined(STM32F412Cx)\ ||\ defined(STM32F413xx)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00909}00909\ \textcolor{preprocessor}{\ \ \ \ defined(STM32F423xx)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00913}00913\ \textcolor{preprocessor}{\#define\ RCC\_LSE\_LOWPOWER\_MODE\ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x00)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00914}00914\ \textcolor{preprocessor}{\#define\ RCC\_LSE\_HIGHDRIVE\_MODE\ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x01)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00918}00918\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F410xx\ ||\ STM32F411xE\ ||\ STM32F446xx\ ||\ STM32F469xx\ ||\ STM32F479xx\ ||\ STM32F412Zx\ ||\ STM32F412Vx\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00919}00919\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ STM32F412Rx\ ||\ STM32F412Cx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00920}00920\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00921}00921\ \textcolor{preprocessor}{\#if\ defined(STM32F405xx)\ ||\ defined(STM32F415xx)\ ||\ defined(STM32F407xx)\ ||\ defined(STM32F417xx)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00922}00922\ \textcolor{preprocessor}{\ \ \ \ defined(STM32F427xx)\ ||\ defined(STM32F437xx)\ ||\ defined(STM32F429xx)\ ||\ defined(STM32F439xx)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00923}00923\ \textcolor{preprocessor}{\ \ \ \ defined(STM32F401xC)\ ||\ defined(STM32F401xE)\ ||\ defined(STM32F411xE)\ ||\ defined(STM32F446xx)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00924}00924\ \textcolor{preprocessor}{\ \ \ \ defined(STM32F469xx)\ ||\ defined(STM32F479xx)\ ||\ defined(STM32F412Zx)\ ||\ defined(STM32F412Vx)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00925}00925\ \textcolor{preprocessor}{\ \ \ \ defined(STM32F412Rx)\ ||\ defined(STM32F412Cx)\ ||\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00929}00929\ \textcolor{preprocessor}{\#define\ RCC\_MCO2SOURCE\_SYSCLK\ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00930}00930\ \textcolor{preprocessor}{\#define\ RCC\_MCO2SOURCE\_PLLI2SCLK\ \ \ \ \ \ \ \ \ RCC\_CFGR\_MCO2\_0}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00931}00931\ \textcolor{preprocessor}{\#define\ RCC\_MCO2SOURCE\_HSE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_MCO2\_1}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00932}00932\ \textcolor{preprocessor}{\#define\ RCC\_MCO2SOURCE\_PLLCLK\ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_MCO2}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00936}00936\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F405xx\ ||\ STM32F415xx\ ||\ STM32F407xx\ ||\ STM32F417xx\ ||\ STM32F427xx\ ||\ STM32F437xx\ ||\ STM32F429xx\ ||\ STM32F439xx\ ||}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00937}00937\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ STM32F401xC\ ||\ STM32F401xE\ ||\ STM32F411xE\ ||\ STM32F446xx\ ||\ STM32F469xx\ ||\ STM32F479xx\ ||\ STM32F412Zx\ ||\ STM32F412Vx\ ||}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00938}00938\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ STM32F412Rx\ ||\ STM32F413xx\ |\ STM32F423xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00939}00939\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00940}00940\ \textcolor{preprocessor}{\#if\ defined(STM32F410Tx)\ ||\ defined(STM32F410Cx)\ ||\ defined(STM32F410Rx)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00944}00944\ \textcolor{preprocessor}{\#define\ RCC\_MCO2SOURCE\_SYSCLK\ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00945}00945\ \textcolor{preprocessor}{\#define\ RCC\_MCO2SOURCE\_I2SCLK\ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_MCO2\_0}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00946}00946\ \textcolor{preprocessor}{\#define\ RCC\_MCO2SOURCE\_HSE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_MCO2\_1}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00947}00947\ \textcolor{preprocessor}{\#define\ RCC\_MCO2SOURCE\_PLLCLK\ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_MCO2}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00951}00951\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F410Tx\ ||\ STM32F410Cx\ ||\ STM32F410Rx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00952}00952\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00956}00956\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00957}00957\ \textcolor{comment}{/*\ Exported\ macro\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00961}00961\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ STM32F42xxx/STM32F43xxx/STM32F469xx/STM32F479xx\ -\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00962}00962\ \textcolor{preprocessor}{\#if\ defined(STM32F427xx)\ ||\ defined(STM32F437xx)\ ||\ defined(STM32F429xx)||\ defined(STM32F439xx)\ ||\ defined(STM32F469xx)\ ||\ defined(STM32F479xx)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00970}00970\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_BKPSRAM\_CLK\_ENABLE()\ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00971}00971\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00972}00972\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_BKPSRAMEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00973}00973\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00974}00974\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_BKPSRAMEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00975}00975\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00976}00976\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00977}00977\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CCMDATARAMEN\_CLK\_ENABLE()\ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00978}00978\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00979}00979\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_CCMDATARAMEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00980}00980\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00981}00981\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_CCMDATARAMEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00982}00982\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00983}00983\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00984}00984\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_CLK\_ENABLE()\ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00985}00985\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00986}00986\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_CRCEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00987}00987\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00988}00988\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_CRCEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00989}00989\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00990}00990\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00991}00991\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOD\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00992}00992\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00993}00993\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_GPIODEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00994}00994\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00995}00995\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_GPIODEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00996}00996\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00997}00997\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00998}00998\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOE\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l00999}00999\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01000}01000\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_GPIOEEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01001}01001\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01002}01002\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_GPIOEEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01003}01003\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01004}01004\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01005}01005\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOI\_CLK\_ENABLE()\ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01006}01006\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01007}01007\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_GPIOIEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01008}01008\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01009}01009\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_GPIOIEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01010}01010\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01011}01011\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01012}01012\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOF\_CLK\_ENABLE()\ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01013}01013\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01014}01014\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_GPIOFEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01015}01015\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01016}01016\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_GPIOFEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01017}01017\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01018}01018\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01019}01019\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOG\_CLK\_ENABLE()\ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01020}01020\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01021}01021\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_GPIOGEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01022}01022\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01023}01023\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_GPIOGEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01024}01024\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01025}01025\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01026}01026\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOJ\_CLK\_ENABLE()\ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01027}01027\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01028}01028\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_GPIOJEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01029}01029\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01030}01030\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_GPIOJEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01031}01031\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01032}01032\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01033}01033\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOK\_CLK\_ENABLE()\ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01034}01034\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01035}01035\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_GPIOKEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01036}01036\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01037}01037\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_GPIOKEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01038}01038\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01039}01039\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01040}01040\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA2D\_CLK\_ENABLE()\ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01041}01041\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01042}01042\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_DMA2DEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01043}01043\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01044}01044\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_DMA2DEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01045}01045\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01046}01046\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01047}01047\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ETHMAC\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01048}01048\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01049}01049\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_ETHMACEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01050}01050\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01051}01051\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_ETHMACEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01052}01052\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01053}01053\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01054}01054\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ETHMACTX\_CLK\_ENABLE()\ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01055}01055\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01056}01056\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_ETHMACTXEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01057}01057\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01058}01058\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_ETHMACTXEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01059}01059\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01060}01060\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01061}01061\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ETHMACRX\_CLK\_ENABLE()\ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01062}01062\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01063}01063\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_ETHMACRXEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01064}01064\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01065}01065\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_ETHMACRXEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01066}01066\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01067}01067\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01068}01068\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ETHMACPTP\_CLK\_ENABLE()\ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01069}01069\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01070}01070\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_ETHMACPTPEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01071}01071\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01072}01072\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_ETHMACPTPEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01073}01073\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01074}01074\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01075}01075\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_HS\_CLK\_ENABLE()\ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01076}01076\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01077}01077\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_OTGHSEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01078}01078\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01079}01079\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_OTGHSEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01080}01080\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01081}01081\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01082}01082\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_HS\_ULPI\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01083}01083\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01084}01084\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_OTGHSULPIEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01085}01085\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01086}01086\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_OTGHSULPIEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01087}01087\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01088}01088\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01089}01089\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOD\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB1ENR\ \&=\ \string~(RCC\_AHB1ENR\_GPIODEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01090}01090\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOE\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB1ENR\ \&=\ \string~(RCC\_AHB1ENR\_GPIOEEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01091}01091\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOF\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB1ENR\ \&=\ \string~(RCC\_AHB1ENR\_GPIOFEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01092}01092\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOG\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB1ENR\ \&=\ \string~(RCC\_AHB1ENR\_GPIOGEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01093}01093\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOI\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB1ENR\ \&=\ \string~(RCC\_AHB1ENR\_GPIOIEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01094}01094\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOJ\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB1ENR\ \&=\ \string~(RCC\_AHB1ENR\_GPIOJEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01095}01095\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOK\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB1ENR\ \&=\ \string~(RCC\_AHB1ENR\_GPIOKEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01096}01096\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA2D\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB1ENR\ \&=\ \string~(RCC\_AHB1ENR\_DMA2DEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01097}01097\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ETHMAC\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB1ENR\ \&=\ \string~(RCC\_AHB1ENR\_ETHMACEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01098}01098\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ETHMACTX\_CLK\_DISABLE()\ \ \ \ \ \ \ \ (RCC-\/>AHB1ENR\ \&=\ \string~(RCC\_AHB1ENR\_ETHMACTXEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01099}01099\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ETHMACRX\_CLK\_DISABLE()\ \ \ \ \ \ \ \ (RCC-\/>AHB1ENR\ \&=\ \string~(RCC\_AHB1ENR\_ETHMACRXEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01100}01100\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ETHMACPTP\_CLK\_DISABLE()\ \ \ \ \ \ \ (RCC-\/>AHB1ENR\ \&=\ \string~(RCC\_AHB1ENR\_ETHMACPTPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01101}01101\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_HS\_CLK\_DISABLE()\ \ \ \ \ \ (RCC-\/>AHB1ENR\ \&=\ \string~(RCC\_AHB1ENR\_OTGHSEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01102}01102\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_HS\_ULPI\_CLK\_DISABLE()\ (RCC-\/>AHB1ENR\ \&=\ \string~(RCC\_AHB1ENR\_OTGHSULPIEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01103}01103\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_BKPSRAM\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ (RCC-\/>AHB1ENR\ \&=\ \string~(RCC\_AHB1ENR\_BKPSRAMEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01104}01104\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CCMDATARAMEN\_CLK\_DISABLE()\ \ \ \ (RCC-\/>AHB1ENR\ \&=\ \string~(RCC\_AHB1ENR\_CCMDATARAMEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01105}01105\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB1ENR\ \&=\ \string~(RCC\_AHB1ENR\_CRCEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01106}01106\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01110}01110\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ETH\_CLK\_ENABLE()\ do\ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01111}01111\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_ETHMAC\_CLK\_ENABLE();\ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01112}01112\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_ETHMACTX\_CLK\_ENABLE();\ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01113}01113\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_ETHMACRX\_CLK\_ENABLE();\ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01114}01114\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01118}01118\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ETH\_CLK\_DISABLE()\ \ do\ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01119}01119\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_ETHMACTX\_CLK\_DISABLE();\ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01120}01120\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_ETHMACRX\_CLK\_DISABLE();\ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01121}01121\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_ETHMAC\_CLK\_DISABLE();\ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01122}01122\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01126}01126\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01134}01134\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOD\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_GPIODEN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01135}01135\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOE\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_GPIOEEN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01136}01136\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOF\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_GPIOFEN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01137}01137\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOG\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_GPIOGEN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01138}01138\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOI\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_GPIOIEN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01139}01139\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOJ\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_GPIOJEN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01140}01140\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOK\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_GPIOKEN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01141}01141\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA2D\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_DMA2DEN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01142}01142\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ETHMAC\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_ETHMACEN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01143}01143\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ETHMACTX\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_ETHMACTXEN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01144}01144\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ETHMACRX\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_ETHMACRXEN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01145}01145\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ETHMACPTP\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_ETHMACPTPEN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01146}01146\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_HS\_IS\_CLK\_ENABLED()\ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_OTGHSEN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01147}01147\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_HS\_ULPI\_IS\_CLK\_ENABLED()\ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_OTGHSULPIEN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01148}01148\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_BKPSRAM\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_BKPSRAMEN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01149}01149\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CCMDATARAMEN\_IS\_CLK\_ENABLED()\ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_CCMDATARAMEN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01150}01150\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_CRCEN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01151}01151\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ETH\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HAL\_RCC\_ETHMAC\_IS\_CLK\_ENABLED()\ \ \ \&\&\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01152}01152\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_ETHMACTX\_IS\_CLK\_ENABLED()\ \&\&\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01153}01153\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_ETHMACRX\_IS\_CLK\_ENABLED())}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01154}01154\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01155}01155\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOD\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_GPIODEN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01156}01156\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOE\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_GPIOEEN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01157}01157\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOF\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_GPIOFEN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01158}01158\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOG\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_GPIOGEN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01159}01159\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOI\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_GPIOIEN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01160}01160\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOJ\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_GPIOJEN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01161}01161\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOK\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_GPIOKEN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01162}01162\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA2D\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_DMA2DEN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01163}01163\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ETHMAC\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_ETHMACEN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01164}01164\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ETHMACTX\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_ETHMACTXEN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01165}01165\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ETHMACRX\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_ETHMACRXEN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01166}01166\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ETHMACPTP\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_ETHMACPTPEN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01167}01167\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_HS\_IS\_CLK\_DISABLED()\ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_OTGHSEN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01168}01168\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_HS\_ULPI\_IS\_CLK\_DISABLED()\ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_OTGHSULPIEN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01169}01169\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_BKPSRAM\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_BKPSRAMEN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01170}01170\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CCMDATARAMEN\_IS\_CLK\_DISABLED()\ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_CCMDATARAMEN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01171}01171\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_CRCEN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01172}01172\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ETH\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HAL\_RCC\_ETHMAC\_IS\_CLK\_DISABLED()\ \ \ \&\&\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01173}01173\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_ETHMACTX\_IS\_CLK\_DISABLED()\ \&\&\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01174}01174\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_ETHMACRX\_IS\_CLK\_DISABLED())}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01178}01178\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01186}01186\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DCMI\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01187}01187\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01188}01188\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_DCMIEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01189}01189\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01190}01190\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_DCMIEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01191}01191\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01192}01192\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01193}01193\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DCMI\_CLK\_DISABLE()\ \ (RCC-\/>AHB2ENR\ \&=\ \string~(RCC\_AHB2ENR\_DCMIEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01194}01194\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01195}01195\ \textcolor{preprocessor}{\#if\ defined(STM32F437xx)||\ defined(STM32F439xx)\ ||\ defined(STM32F479xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01196}01196\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRYP\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01197}01197\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01198}01198\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_CRYPEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01199}01199\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01200}01200\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_CRYPEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01201}01201\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01202}01202\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01203}01203\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HASH\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01204}01204\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01205}01205\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_HASHEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01206}01206\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01207}01207\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_HASHEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01208}01208\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01209}01209\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01210}01210\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01211}01211\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRYP\_CLK\_DISABLE()\ \ (RCC-\/>AHB2ENR\ \&=\ \string~(RCC\_AHB2ENR\_CRYPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01212}01212\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HASH\_CLK\_DISABLE()\ \ (RCC-\/>AHB2ENR\ \&=\ \string~(RCC\_AHB2ENR\_HASHEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01213}01213\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F437xx\ ||\ STM32F439xx\ ||\ STM32F479xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01214}01214\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01215}01215\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_FS\_CLK\_ENABLE()\ \ do\ \{(RCC-\/>AHB2ENR\ |=\ (RCC\_AHB2ENR\_OTGFSEN));\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01216}01216\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_SYSCFG\_CLK\_ENABLE();\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01217}01217\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01218}01218\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01219}01219\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_FS\_CLK\_DISABLE()\ (RCC-\/>AHB2ENR\ \&=\ \string~(RCC\_AHB2ENR\_OTGFSEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01220}01220\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01221}01221\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RNG\_CLK\_ENABLE()\ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01222}01222\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01223}01223\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_RNGEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01224}01224\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01225}01225\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_RNGEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01226}01226\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01227}01227\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01228}01228\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RNG\_CLK\_DISABLE()\ \ \ (RCC-\/>AHB2ENR\ \&=\ \string~(RCC\_AHB2ENR\_RNGEN))}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01232}01232\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01240}01240\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DCMI\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ ((RCC-\/>AHB2ENR\ \&\ (RCC\_AHB2ENR\_DCMIEN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01241}01241\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DCMI\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ ((RCC-\/>AHB2ENR\ \&\ (RCC\_AHB2ENR\_DCMIEN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01242}01242\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01243}01243\ \textcolor{preprocessor}{\#if\ defined(STM32F437xx)||\ defined(STM32F439xx)\ ||\ defined(STM32F479xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01244}01244\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRYP\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ ((RCC-\/>AHB2ENR\ \&\ (RCC\_AHB2ENR\_CRYPEN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01245}01245\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRYP\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ ((RCC-\/>AHB2ENR\ \&\ (RCC\_AHB2ENR\_CRYPEN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01246}01246\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01247}01247\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HASH\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ ((RCC-\/>AHB2ENR\ \&\ (RCC\_AHB2ENR\_HASHEN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01248}01248\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HASH\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ ((RCC-\/>AHB2ENR\ \&\ (RCC\_AHB2ENR\_HASHEN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01249}01249\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F437xx\ ||\ STM32F439xx\ ||\ STM32F479xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01250}01250\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01251}01251\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_FS\_IS\_CLK\_ENABLED()\ \ ((RCC-\/>AHB2ENR\ \&\ (RCC\_AHB2ENR\_OTGFSEN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01252}01252\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_FS\_IS\_CLK\_DISABLED()\ ((RCC-\/>AHB2ENR\ \&\ (RCC\_AHB2ENR\_OTGFSEN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01253}01253\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01254}01254\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RNG\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ ((RCC-\/>AHB2ENR\ \&\ (RCC\_AHB2ENR\_RNGEN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01255}01255\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RNG\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ ((RCC-\/>AHB2ENR\ \&\ (RCC\_AHB2ENR\_RNGEN))\ ==\ RESET)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01259}01259\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01267}01267\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FMC\_CLK\_ENABLE()\ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01268}01268\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01269}01269\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB3ENR,\ RCC\_AHB3ENR\_FMCEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01270}01270\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01271}01271\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB3ENR,\ RCC\_AHB3ENR\_FMCEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01272}01272\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01273}01273\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01274}01274\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FMC\_CLK\_DISABLE()\ \ (RCC-\/>AHB3ENR\ \&=\ \string~(RCC\_AHB3ENR\_FMCEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01275}01275\ \textcolor{preprocessor}{\#if\ defined(STM32F469xx)\ ||\ defined(STM32F479xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01276}01276\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_QSPI\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01277}01277\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01278}01278\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB3ENR,\ RCC\_AHB3ENR\_QSPIEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01279}01279\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01280}01280\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB3ENR,\ RCC\_AHB3ENR\_QSPIEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01281}01281\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01282}01282\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01283}01283\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_QSPI\_CLK\_DISABLE()\ \ (RCC-\/>AHB3ENR\ \&=\ \string~(RCC\_AHB3ENR\_QSPIEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01284}01284\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F469xx\ ||\ STM32F479xx\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01288}01288\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01289}01289\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01297}01297\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FMC\_IS\_CLK\_ENABLED()\ \ \ ((RCC-\/>AHB3ENR\ \&\ (RCC\_AHB3ENR\_FMCEN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01298}01298\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FMC\_IS\_CLK\_DISABLED()\ \ ((RCC-\/>AHB3ENR\ \&\ (RCC\_AHB3ENR\_FMCEN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01299}01299\ \textcolor{preprocessor}{\#if\ defined(STM32F469xx)\ ||\ defined(STM32F479xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01300}01300\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_QSPI\_IS\_CLK\_ENABLED()\ \ ((RCC-\/>AHB3ENR\ \&\ (RCC\_AHB3ENR\_QSPIEN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01301}01301\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_QSPI\_IS\_CLK\_DISABLED()\ ((RCC-\/>AHB3ENR\ \&\ (RCC\_AHB3ENR\_QSPIEN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01302}01302\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F469xx\ ||\ STM32F479xx\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01306}01306\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01314}01314\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM6\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01315}01315\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01316}01316\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM6EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01317}01317\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01318}01318\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM6EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01319}01319\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01320}01320\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01321}01321\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM7\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01322}01322\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01323}01323\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM7EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01324}01324\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01325}01325\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM7EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01326}01326\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01327}01327\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01328}01328\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM12\_CLK\_ENABLE()\ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01329}01329\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01330}01330\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM12EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01331}01331\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01332}01332\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM12EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01333}01333\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01334}01334\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01335}01335\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM13\_CLK\_ENABLE()\ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01336}01336\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01337}01337\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM13EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01338}01338\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01339}01339\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM13EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01340}01340\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01341}01341\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01342}01342\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM14\_CLK\_ENABLE()\ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01343}01343\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01344}01344\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM14EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01345}01345\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01346}01346\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM14EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01347}01347\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01348}01348\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01349}01349\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM14\_CLK\_ENABLE()\ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01350}01350\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01351}01351\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM14EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01352}01352\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01353}01353\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM14EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01354}01354\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01355}01355\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01356}01356\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART3\_CLK\_ENABLE()\ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01357}01357\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01358}01358\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_USART3EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01359}01359\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01360}01360\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_USART3EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01361}01361\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01362}01362\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01363}01363\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART4\_CLK\_ENABLE()\ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01364}01364\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01365}01365\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_UART4EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01366}01366\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01367}01367\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_UART4EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01368}01368\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01369}01369\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01370}01370\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART5\_CLK\_ENABLE()\ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01371}01371\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01372}01372\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_UART5EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01373}01373\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01374}01374\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_UART5EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01375}01375\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01376}01376\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01377}01377\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN1\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01378}01378\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01379}01379\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_CAN1EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01380}01380\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01381}01381\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_CAN1EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01382}01382\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01383}01383\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01384}01384\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN2\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01385}01385\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01386}01386\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_CAN2EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01387}01387\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01388}01388\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_CAN2EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01389}01389\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01390}01390\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01391}01391\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC\_CLK\_ENABLE()\ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01392}01392\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01393}01393\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_DACEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01394}01394\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01395}01395\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_DACEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01396}01396\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01397}01397\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01398}01398\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART7\_CLK\_ENABLE()\ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01399}01399\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01400}01400\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_UART7EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01401}01401\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01402}01402\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_UART7EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01403}01403\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01404}01404\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01405}01405\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART8\_CLK\_ENABLE()\ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01406}01406\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01407}01407\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_UART8EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01408}01408\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01409}01409\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_UART8EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01410}01410\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01411}01411\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01412}01412\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM2\_CLK\_ENABLE()\ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01413}01413\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01414}01414\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM2EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01415}01415\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01416}01416\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM2EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01417}01417\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01418}01418\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01419}01419\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM3\_CLK\_ENABLE()\ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01420}01420\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01421}01421\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM3EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01422}01422\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01423}01423\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM3EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01424}01424\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01425}01425\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01426}01426\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM4\_CLK\_ENABLE()\ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01427}01427\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01428}01428\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM4EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01429}01429\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01430}01430\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM4EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01431}01431\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01432}01432\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01433}01433\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI3\_CLK\_ENABLE()\ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01434}01434\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01435}01435\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_SPI3EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01436}01436\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01437}01437\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_SPI3EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01438}01438\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01439}01439\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01440}01440\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C3\_CLK\_ENABLE()\ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01441}01441\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01442}01442\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_I2C3EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01443}01443\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01444}01444\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_I2C3EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01445}01445\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01446}01446\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01447}01447\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM2\_CLK\_DISABLE()\ \ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_TIM2EN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01448}01448\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM3\_CLK\_DISABLE()\ \ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_TIM3EN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01449}01449\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM4\_CLK\_DISABLE()\ \ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_TIM4EN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01450}01450\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI3\_CLK\_DISABLE()\ \ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_SPI3EN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01451}01451\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C3\_CLK\_DISABLE()\ \ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_I2C3EN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01452}01452\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM6\_CLK\_DISABLE()\ \ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_TIM6EN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01453}01453\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM7\_CLK\_DISABLE()\ \ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_TIM7EN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01454}01454\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM12\_CLK\_DISABLE()\ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_TIM12EN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01455}01455\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM13\_CLK\_DISABLE()\ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_TIM13EN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01456}01456\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM14\_CLK\_DISABLE()\ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_TIM14EN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01457}01457\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART3\_CLK\_DISABLE()\ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_USART3EN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01458}01458\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART4\_CLK\_DISABLE()\ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_UART4EN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01459}01459\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART5\_CLK\_DISABLE()\ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_UART5EN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01460}01460\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN1\_CLK\_DISABLE()\ \ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_CAN1EN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01461}01461\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN2\_CLK\_DISABLE()\ \ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_CAN2EN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01462}01462\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC\_CLK\_DISABLE()\ \ \ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_DACEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01463}01463\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART7\_CLK\_DISABLE()\ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_UART7EN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01464}01464\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART8\_CLK\_DISABLE()\ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_UART8EN))}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01468}01468\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01476}01476\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM2\_IS\_CLK\_ENABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM2EN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01477}01477\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM3\_IS\_CLK\_ENABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM3EN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01478}01478\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM4\_IS\_CLK\_ENABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM4EN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01479}01479\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI3\_IS\_CLK\_ENABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_SPI3EN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01480}01480\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C3\_IS\_CLK\_ENABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_I2C3EN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01481}01481\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM6\_IS\_CLK\_ENABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM6EN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01482}01482\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM7\_IS\_CLK\_ENABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM7EN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01483}01483\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM12\_IS\_CLK\_ENABLED()\ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM12EN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01484}01484\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM13\_IS\_CLK\_ENABLED()\ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM13EN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01485}01485\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM14\_IS\_CLK\_ENABLED()\ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM14EN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01486}01486\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART3\_IS\_CLK\_ENABLED()\ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_USART3EN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01487}01487\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART4\_IS\_CLK\_ENABLED()\ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_UART4EN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01488}01488\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART5\_IS\_CLK\_ENABLED()\ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_UART5EN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01489}01489\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN1\_IS\_CLK\_ENABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_CAN1EN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01490}01490\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN2\_IS\_CLK\_ENABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_CAN2EN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01491}01491\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC\_IS\_CLK\_ENABLED()\ \ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_DACEN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01492}01492\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART7\_IS\_CLK\_ENABLED()\ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_UART7EN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01493}01493\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART8\_IS\_CLK\_ENABLED()\ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_UART8EN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01494}01494\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01495}01495\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM2\_IS\_CLK\_DISABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM2EN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01496}01496\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM3\_IS\_CLK\_DISABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM3EN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01497}01497\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM4\_IS\_CLK\_DISABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM4EN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01498}01498\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI3\_IS\_CLK\_DISABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_SPI3EN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01499}01499\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C3\_IS\_CLK\_DISABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_I2C3EN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01500}01500\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM6\_IS\_CLK\_DISABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM6EN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01501}01501\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM7\_IS\_CLK\_DISABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM7EN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01502}01502\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM12\_IS\_CLK\_DISABLED()\ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM12EN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01503}01503\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM13\_IS\_CLK\_DISABLED()\ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM13EN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01504}01504\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM14\_IS\_CLK\_DISABLED()\ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM14EN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01505}01505\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART3\_IS\_CLK\_DISABLED()\ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_USART3EN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01506}01506\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART4\_IS\_CLK\_DISABLED()\ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_UART4EN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01507}01507\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART5\_IS\_CLK\_DISABLED()\ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_UART5EN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01508}01508\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN1\_IS\_CLK\_DISABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_CAN1EN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01509}01509\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN2\_IS\_CLK\_DISABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_CAN2EN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01510}01510\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC\_IS\_CLK\_DISABLED()\ \ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_DACEN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01511}01511\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART7\_IS\_CLK\_DISABLED()\ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_UART7EN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01512}01512\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART8\_IS\_CLK\_DISABLED()\ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_UART8EN))\ ==\ RESET)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01516}01516\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01524}01524\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM8\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01525}01525\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01526}01526\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_TIM8EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01527}01527\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01528}01528\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_TIM8EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01529}01529\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01530}01530\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01531}01531\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC2\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01532}01532\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01533}01533\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_ADC2EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01534}01534\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01535}01535\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_ADC2EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01536}01536\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01537}01537\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01538}01538\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC3\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01539}01539\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01540}01540\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_ADC3EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01541}01541\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01542}01542\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_ADC3EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01543}01543\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01544}01544\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01545}01545\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI5\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01546}01546\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01547}01547\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_SPI5EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01548}01548\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01549}01549\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_SPI5EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01550}01550\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01551}01551\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01552}01552\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI6\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01553}01553\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01554}01554\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_SPI6EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01555}01555\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01556}01556\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_SPI6EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01557}01557\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01558}01558\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01559}01559\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI1\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01560}01560\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01561}01561\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_SAI1EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01562}01562\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01563}01563\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_SAI1EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01564}01564\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01565}01565\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01566}01566\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDIO\_CLK\_ENABLE()\ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01567}01567\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01568}01568\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_SDIOEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01569}01569\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01570}01570\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_SDIOEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01571}01571\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01572}01572\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01573}01573\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI4\_CLK\_ENABLE()\ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01574}01574\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01575}01575\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_SPI4EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01576}01576\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01577}01577\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_SPI4EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01578}01578\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01579}01579\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01580}01580\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM10\_CLK\_ENABLE()\ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01581}01581\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01582}01582\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_TIM10EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01583}01583\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01584}01584\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_TIM10EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01585}01585\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01586}01586\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01587}01587\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDIO\_CLK\_DISABLE()\ \ \ (RCC-\/>APB2ENR\ \&=\ \string~(RCC\_APB2ENR\_SDIOEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01588}01588\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI4\_CLK\_DISABLE()\ \ \ (RCC-\/>APB2ENR\ \&=\ \string~(RCC\_APB2ENR\_SPI4EN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01589}01589\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM10\_CLK\_DISABLE()\ \ (RCC-\/>APB2ENR\ \&=\ \string~(RCC\_APB2ENR\_TIM10EN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01590}01590\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM8\_CLK\_DISABLE()\ \ \ (RCC-\/>APB2ENR\ \&=\ \string~(RCC\_APB2ENR\_TIM8EN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01591}01591\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC2\_CLK\_DISABLE()\ \ \ (RCC-\/>APB2ENR\ \&=\ \string~(RCC\_APB2ENR\_ADC2EN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01592}01592\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC3\_CLK\_DISABLE()\ \ \ (RCC-\/>APB2ENR\ \&=\ \string~(RCC\_APB2ENR\_ADC3EN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01593}01593\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI5\_CLK\_DISABLE()\ \ \ (RCC-\/>APB2ENR\ \&=\ \string~(RCC\_APB2ENR\_SPI5EN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01594}01594\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI6\_CLK\_DISABLE()\ \ \ (RCC-\/>APB2ENR\ \&=\ \string~(RCC\_APB2ENR\_SPI6EN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01595}01595\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI1\_CLK\_DISABLE()\ \ \ (RCC-\/>APB2ENR\ \&=\ \string~(RCC\_APB2ENR\_SAI1EN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01596}01596\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01597}01597\ \textcolor{preprocessor}{\#if\ defined(STM32F429xx)||\ defined(STM32F439xx)\ ||\ defined(STM32F469xx)\ ||\ defined(STM32F479xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01598}01598\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LTDC\_CLK\_ENABLE()\ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01599}01599\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01600}01600\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_LTDCEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01601}01601\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01602}01602\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_LTDCEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01603}01603\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01604}01604\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01605}01605\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01606}01606\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LTDC\_CLK\_DISABLE()\ (RCC-\/>APB2ENR\ \&=\ \string~(RCC\_APB2ENR\_LTDCEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01607}01607\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F429xx\ ||\ STM32F439xx\ ||\ STM32F469xx\ ||\ STM32F479xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01608}01608\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01609}01609\ \textcolor{preprocessor}{\#if\ defined(STM32F469xx)\ ||\ defined(STM32F479xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01610}01610\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DSI\_CLK\_ENABLE()\ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01611}01611\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01612}01612\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_DSIEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01613}01613\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01614}01614\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_DSIEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01615}01615\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01616}01616\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01617}01617\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01618}01618\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DSI\_CLK\_DISABLE()\ (RCC-\/>APB2ENR\ \&=\ \string~(RCC\_APB2ENR\_DSIEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01619}01619\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F469xx\ ||\ STM32F479xx\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01623}01623\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01631}01631\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM8\_IS\_CLK\_ENABLED()\ \ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_TIM8EN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01632}01632\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC2\_IS\_CLK\_ENABLED()\ \ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_ADC2EN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01633}01633\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC3\_IS\_CLK\_ENABLED()\ \ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_ADC3EN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01634}01634\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI5\_IS\_CLK\_ENABLED()\ \ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_SPI5EN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01635}01635\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI6\_IS\_CLK\_ENABLED()\ \ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_SPI6EN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01636}01636\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI1\_IS\_CLK\_ENABLED()\ \ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_SAI1EN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01637}01637\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDIO\_IS\_CLK\_ENABLED()\ \ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_SDIOEN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01638}01638\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI4\_IS\_CLK\_ENABLED()\ \ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_SPI4EN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01639}01639\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM10\_IS\_CLK\_ENABLED()\ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_TIM10EN))!=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01640}01640\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01641}01641\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDIO\_IS\_CLK\_DISABLED()\ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_SDIOEN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01642}01642\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI4\_IS\_CLK\_DISABLED()\ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_SPI4EN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01643}01643\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM10\_IS\_CLK\_DISABLED()\ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_TIM10EN))==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01644}01644\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM8\_IS\_CLK\_DISABLED()\ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_TIM8EN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01645}01645\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC2\_IS\_CLK\_DISABLED()\ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_ADC2EN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01646}01646\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC3\_IS\_CLK\_DISABLED()\ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_ADC3EN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01647}01647\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI5\_IS\_CLK\_DISABLED()\ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_SPI5EN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01648}01648\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI6\_IS\_CLK\_DISABLED()\ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_SPI6EN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01649}01649\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI1\_IS\_CLK\_DISABLED()\ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_SAI1EN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01650}01650\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01651}01651\ \textcolor{preprocessor}{\#if\ defined(STM32F429xx)||\ defined(STM32F439xx)\ ||\ defined(STM32F469xx)\ ||\ defined(STM32F479xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01652}01652\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LTDC\_IS\_CLK\_ENABLED()\ \ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_LTDCEN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01653}01653\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LTDC\_IS\_CLK\_DISABLED()\ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_LTDCEN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01654}01654\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F429xx\ ||\ STM32F439xx\ ||\ STM32F469xx\ ||\ STM32F479xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01655}01655\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01656}01656\ \textcolor{preprocessor}{\#if\ defined(STM32F469xx)\ ||\ defined(STM32F479xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01657}01657\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DSI\_IS\_CLK\_ENABLED()\ \ \ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_DSIEN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01658}01658\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DSI\_IS\_CLK\_DISABLED()\ \ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_DSIEN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01659}01659\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F469xx\ ||\ STM32F479xx\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01663}01663\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01668}01668\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AHB1\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>AHB1RSTR\ =\ 0x22E017FFU)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01669}01669\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOD\_FORCE\_RESET()\ \ \ \ (RCC-\/>AHB1RSTR\ |=\ (RCC\_AHB1RSTR\_GPIODRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01670}01670\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOE\_FORCE\_RESET()\ \ \ \ (RCC-\/>AHB1RSTR\ |=\ (RCC\_AHB1RSTR\_GPIOERST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01671}01671\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOF\_FORCE\_RESET()\ \ \ \ (RCC-\/>AHB1RSTR\ |=\ (RCC\_AHB1RSTR\_GPIOFRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01672}01672\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOG\_FORCE\_RESET()\ \ \ \ (RCC-\/>AHB1RSTR\ |=\ (RCC\_AHB1RSTR\_GPIOGRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01673}01673\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOI\_FORCE\_RESET()\ \ \ \ (RCC-\/>AHB1RSTR\ |=\ (RCC\_AHB1RSTR\_GPIOIRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01674}01674\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ETHMAC\_FORCE\_RESET()\ \ \ (RCC-\/>AHB1RSTR\ |=\ (RCC\_AHB1RSTR\_ETHMACRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01675}01675\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_HS\_FORCE\_RESET()\ \ \ \ (RCC-\/>AHB1RSTR\ |=\ (RCC\_AHB1RSTR\_OTGHRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01676}01676\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOJ\_FORCE\_RESET()\ \ \ \ (RCC-\/>AHB1RSTR\ |=\ (RCC\_AHB1RSTR\_GPIOJRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01677}01677\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOK\_FORCE\_RESET()\ \ \ \ (RCC-\/>AHB1RSTR\ |=\ (RCC\_AHB1RSTR\_GPIOKRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01678}01678\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA2D\_FORCE\_RESET()\ \ \ \ (RCC-\/>AHB1RSTR\ |=\ (RCC\_AHB1RSTR\_DMA2DRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01679}01679\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_FORCE\_RESET()\ \ \ \ \ \ (RCC-\/>AHB1RSTR\ |=\ (RCC\_AHB1RSTR\_CRCRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01680}01680\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01681}01681\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOD\_RELEASE\_RESET()\ \ (RCC-\/>AHB1RSTR\ \&=\ \string~(RCC\_AHB1RSTR\_GPIODRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01682}01682\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOE\_RELEASE\_RESET()\ \ (RCC-\/>AHB1RSTR\ \&=\ \string~(RCC\_AHB1RSTR\_GPIOERST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01683}01683\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOF\_RELEASE\_RESET()\ \ (RCC-\/>AHB1RSTR\ \&=\ \string~(RCC\_AHB1RSTR\_GPIOFRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01684}01684\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOG\_RELEASE\_RESET()\ \ (RCC-\/>AHB1RSTR\ \&=\ \string~(RCC\_AHB1RSTR\_GPIOGRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01685}01685\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOI\_RELEASE\_RESET()\ \ (RCC-\/>AHB1RSTR\ \&=\ \string~(RCC\_AHB1RSTR\_GPIOIRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01686}01686\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ETHMAC\_RELEASE\_RESET()\ (RCC-\/>AHB1RSTR\ \&=\ \string~(RCC\_AHB1RSTR\_ETHMACRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01687}01687\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_HS\_RELEASE\_RESET()\ \ (RCC-\/>AHB1RSTR\ \&=\ \string~(RCC\_AHB1RSTR\_OTGHRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01688}01688\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOJ\_RELEASE\_RESET()\ \ (RCC-\/>AHB1RSTR\ \&=\ \string~(RCC\_AHB1RSTR\_GPIOJRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01689}01689\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOK\_RELEASE\_RESET()\ \ (RCC-\/>AHB1RSTR\ \&=\ \string~(RCC\_AHB1RSTR\_GPIOKRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01690}01690\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA2D\_RELEASE\_RESET()\ \ (RCC-\/>AHB1RSTR\ \&=\ \string~(RCC\_AHB1RSTR\_DMA2DRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01691}01691\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_RELEASE\_RESET()\ \ \ \ (RCC-\/>AHB1RSTR\ \&=\ \string~(RCC\_AHB1RSTR\_CRCRST))}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01695}01695\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01700}01700\ \textcolor{preprocessor}{\#if\ defined(STM32F427xx)\ ||\ defined(STM32F429xx)\ ||\ defined(STM32F469xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01701}01701\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AHB2\_FORCE\_RESET()\ \ \ (RCC-\/>AHB2RSTR\ =\ 0x000000C1U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01702}01702\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F427xx\ ||\ STM32F429xx\ ||\ STM32F469xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01703}01703\ \textcolor{preprocessor}{\#if\ defined(STM32F437xx)\ ||\ defined(STM32F439xx)\ ||\ defined(STM32F479xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01704}01704\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AHB2\_FORCE\_RESET()\ \ \ (RCC-\/>AHB2RSTR\ =\ 0x000000F1U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01705}01705\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F437xx\ ||\ STM32F439xx\ ||\ STM32F479xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01706}01706\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_FS\_FORCE\_RESET()\ \ \ (RCC-\/>AHB2RSTR\ |=\ (RCC\_AHB2RSTR\_OTGFSRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01707}01707\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RNG\_FORCE\_RESET()\ \ \ \ (RCC-\/>AHB2RSTR\ |=\ (RCC\_AHB2RSTR\_RNGRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01708}01708\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DCMI\_FORCE\_RESET()\ \ \ (RCC-\/>AHB2RSTR\ |=\ (RCC\_AHB2RSTR\_DCMIRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01709}01709\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01710}01710\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AHB2\_RELEASE\_RESET()\ \ (RCC-\/>AHB2RSTR\ =\ 0x00U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01711}01711\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_FS\_RELEASE\_RESET()\ (RCC-\/>AHB2RSTR\ \&=\ \string~(RCC\_AHB2RSTR\_OTGFSRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01712}01712\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RNG\_RELEASE\_RESET()\ \ (RCC-\/>AHB2RSTR\ \&=\ \string~(RCC\_AHB2RSTR\_RNGRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01713}01713\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DCMI\_RELEASE\_RESET()\ (RCC-\/>AHB2RSTR\ \&=\ \string~(RCC\_AHB2RSTR\_DCMIRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01714}01714\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01715}01715\ \textcolor{preprocessor}{\#if\ defined(STM32F437xx)||\ defined(STM32F439xx)\ ||\ defined(STM32F479xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01716}01716\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRYP\_FORCE\_RESET()\ \ \ (RCC-\/>AHB2RSTR\ |=\ (RCC\_AHB2RSTR\_CRYPRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01717}01717\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HASH\_FORCE\_RESET()\ \ \ (RCC-\/>AHB2RSTR\ |=\ (RCC\_AHB2RSTR\_HASHRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01718}01718\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01719}01719\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRYP\_RELEASE\_RESET()\ (RCC-\/>AHB2RSTR\ \&=\ \string~(RCC\_AHB2RSTR\_CRYPRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01720}01720\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HASH\_RELEASE\_RESET()\ (RCC-\/>AHB2RSTR\ \&=\ \string~(RCC\_AHB2RSTR\_HASHRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01721}01721\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F437xx\ ||\ STM32F439xx\ ||\ STM32F479xx\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01725}01725\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01730}01730\ \textcolor{preprocessor}{\#if\ defined(STM32F427xx)\ ||\ defined(STM32F429xx)\ ||\ defined(STM32F437xx)\ ||\ defined(STM32F439xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01731}01731\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AHB3\_FORCE\_RESET()\ \ \ (RCC-\/>AHB3RSTR\ =\ 0x00000001U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01732}01732\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F427xx\ ||\ STM32F429xx\ ||\ STM32F437xx\ ||\ STM32F439xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01733}01733\ \textcolor{preprocessor}{\#if\ defined(STM32F469xx)\ ||\ defined(STM32F479xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01734}01734\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AHB3\_FORCE\_RESET()\ \ \ (RCC-\/>AHB3RSTR\ =\ 0x00000003U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01735}01735\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F469xx\ ||\ STM32F479xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01736}01736\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AHB3\_RELEASE\_RESET()\ (RCC-\/>AHB3RSTR\ =\ 0x00U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01737}01737\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FMC\_FORCE\_RESET()\ \ \ \ (RCC-\/>AHB3RSTR\ |=\ (RCC\_AHB3RSTR\_FMCRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01738}01738\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FMC\_RELEASE\_RESET()\ \ (RCC-\/>AHB3RSTR\ \&=\ \string~(RCC\_AHB3RSTR\_FMCRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01739}01739\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01740}01740\ \textcolor{preprocessor}{\#if\ defined(STM32F469xx)\ ||\ defined(STM32F479xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01741}01741\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_QSPI\_FORCE\_RESET()\ \ \ (RCC-\/>AHB3RSTR\ |=\ (RCC\_AHB3RSTR\_QSPIRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01742}01742\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_QSPI\_RELEASE\_RESET()\ \ \ (RCC-\/>AHB3RSTR\ \&=\ \string~(RCC\_AHB3RSTR\_QSPIRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01743}01743\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F469xx\ ||\ STM32F479xx\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01747}01747\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01752}01752\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_APB1\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB1RSTR\ =\ 0xF6FEC9FFU)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01753}01753\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM6\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_TIM6RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01754}01754\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM7\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_TIM7RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01755}01755\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM12\_FORCE\_RESET()\ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_TIM12RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01756}01756\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM13\_FORCE\_RESET()\ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_TIM13RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01757}01757\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM14\_FORCE\_RESET()\ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_TIM14RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01758}01758\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART3\_FORCE\_RESET()\ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_USART3RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01759}01759\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART4\_FORCE\_RESET()\ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_UART4RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01760}01760\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART5\_FORCE\_RESET()\ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_UART5RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01761}01761\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN1\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_CAN1RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01762}01762\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN2\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_CAN2RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01763}01763\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC\_FORCE\_RESET()\ \ \ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_DACRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01764}01764\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART7\_FORCE\_RESET()\ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_UART7RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01765}01765\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART8\_FORCE\_RESET()\ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_UART8RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01766}01766\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM2\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_TIM2RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01767}01767\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM3\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_TIM3RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01768}01768\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM4\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_TIM4RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01769}01769\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI3\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_SPI3RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01770}01770\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C3\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_I2C3RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01771}01771\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01772}01772\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM2\_RELEASE\_RESET()\ \ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_TIM2RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01773}01773\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM3\_RELEASE\_RESET()\ \ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_TIM3RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01774}01774\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM4\_RELEASE\_RESET()\ \ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_TIM4RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01775}01775\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI3\_RELEASE\_RESET()\ \ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_SPI3RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01776}01776\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C3\_RELEASE\_RESET()\ \ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_I2C3RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01777}01777\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM6\_RELEASE\_RESET()\ \ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_TIM6RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01778}01778\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM7\_RELEASE\_RESET()\ \ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_TIM7RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01779}01779\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM12\_RELEASE\_RESET()\ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_TIM12RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01780}01780\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM13\_RELEASE\_RESET()\ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_TIM13RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01781}01781\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM14\_RELEASE\_RESET()\ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_TIM14RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01782}01782\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART3\_RELEASE\_RESET()\ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_USART3RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01783}01783\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART4\_RELEASE\_RESET()\ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_UART4RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01784}01784\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART5\_RELEASE\_RESET()\ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_UART5RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01785}01785\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN1\_RELEASE\_RESET()\ \ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_CAN1RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01786}01786\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN2\_RELEASE\_RESET()\ \ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_CAN2RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01787}01787\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC\_RELEASE\_RESET()\ \ \ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_DACRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01788}01788\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART7\_RELEASE\_RESET()\ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_UART7RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01789}01789\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART8\_RELEASE\_RESET()\ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_UART8RST))}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01793}01793\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01798}01798\ \textcolor{preprocessor}{\#if\ defined(STM32F469xx)\ ||\ defined(STM32F479xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01799}01799\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_APB2\_FORCE\_RESET()\ \ \ (RCC-\/>APB2RSTR\ =\ 0x0C777933U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01800}01800\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F469xx\ ||\ STM32F479xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01801}01801\ \textcolor{preprocessor}{\#if\ defined(STM32F429xx)\ ||\ defined(STM32F439xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01802}01802\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_APB2\_FORCE\_RESET()\ \ \ (RCC-\/>APB2RSTR\ =\ 0x04777933U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01803}01803\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F429xx\ ||\ STM32F439xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01804}01804\ \textcolor{preprocessor}{\#if\ defined(STM32F427xx)\ ||\ defined(STM32F437xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01805}01805\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_APB2\_FORCE\_RESET()\ \ \ (RCC-\/>APB2RSTR\ =\ 0x00777933U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01806}01806\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F427xx\ ||\ STM32F437xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01807}01807\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM8\_FORCE\_RESET()\ \ \ (RCC-\/>APB2RSTR\ |=\ (RCC\_APB2RSTR\_TIM8RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01808}01808\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI5\_FORCE\_RESET()\ \ \ (RCC-\/>APB2RSTR\ |=\ (RCC\_APB2RSTR\_SPI5RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01809}01809\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI6\_FORCE\_RESET()\ \ \ (RCC-\/>APB2RSTR\ |=\ (RCC\_APB2RSTR\_SPI6RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01810}01810\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI1\_FORCE\_RESET()\ \ \ (RCC-\/>APB2RSTR\ |=\ (RCC\_APB2RSTR\_SAI1RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01811}01811\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDIO\_FORCE\_RESET()\ \ \ (RCC-\/>APB2RSTR\ |=\ (RCC\_APB2RSTR\_SDIORST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01812}01812\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI4\_FORCE\_RESET()\ \ \ (RCC-\/>APB2RSTR\ |=\ (RCC\_APB2RSTR\_SPI4RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01813}01813\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM10\_FORCE\_RESET()\ \ (RCC-\/>APB2RSTR\ |=\ (RCC\_APB2RSTR\_TIM10RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01814}01814\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01815}01815\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDIO\_RELEASE\_RESET()\ (RCC-\/>APB2RSTR\ \&=\ \string~(RCC\_APB2RSTR\_SDIORST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01816}01816\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI4\_RELEASE\_RESET()\ (RCC-\/>APB2RSTR\ \&=\ \string~(RCC\_APB2RSTR\_SPI4RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01817}01817\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM10\_RELEASE\_RESET()(RCC-\/>APB2RSTR\ \&=\ \string~(RCC\_APB2RSTR\_TIM10RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01818}01818\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM8\_RELEASE\_RESET()\ (RCC-\/>APB2RSTR\ \&=\ \string~(RCC\_APB2RSTR\_TIM8RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01819}01819\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI5\_RELEASE\_RESET()\ (RCC-\/>APB2RSTR\ \&=\ \string~(RCC\_APB2RSTR\_SPI5RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01820}01820\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI6\_RELEASE\_RESET()\ (RCC-\/>APB2RSTR\ \&=\ \string~(RCC\_APB2RSTR\_SPI6RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01821}01821\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI1\_RELEASE\_RESET()\ (RCC-\/>APB2RSTR\ \&=\ \string~(RCC\_APB2RSTR\_SAI1RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01822}01822\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01823}01823\ \textcolor{preprocessor}{\#if\ defined(STM32F429xx)||\ defined(STM32F439xx)\ ||\ defined(STM32F469xx)\ ||\ defined(STM32F479xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01824}01824\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LTDC\_FORCE\_RESET()\ \ \ (RCC-\/>APB2RSTR\ |=\ (RCC\_APB2RSTR\_LTDCRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01825}01825\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LTDC\_RELEASE\_RESET()\ (RCC-\/>APB2RSTR\ \&=\ \string~(RCC\_APB2RSTR\_LTDCRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01826}01826\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F429xx||\ STM32F439xx\ ||\ STM32F469xx\ ||\ STM32F479xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01827}01827\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01828}01828\ \textcolor{preprocessor}{\#if\ defined(STM32F469xx)\ ||\ defined(STM32F479xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01829}01829\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DSI\_FORCE\_RESET()\ \ \ (RCC-\/>APB2RSTR\ |=\ \ (RCC\_APB2RSTR\_DSIRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01830}01830\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DSI\_RELEASE\_RESET()\ (RCC-\/>APB2RSTR\ \&=\ \string~(RCC\_APB2RSTR\_DSIRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01831}01831\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F469xx\ ||\ STM32F479xx\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01835}01835\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01844}01844\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOD\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ (RCC-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_GPIODLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01845}01845\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOE\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ (RCC-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_GPIOELPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01846}01846\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOF\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ (RCC-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_GPIOFLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01847}01847\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOG\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ (RCC-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_GPIOGLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01848}01848\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOI\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ (RCC-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_GPIOILPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01849}01849\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SRAM2\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ (RCC-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_SRAM2LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01850}01850\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ETHMAC\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ (RCC-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_ETHMACLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01851}01851\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ETHMACTX\_CLK\_SLEEP\_ENABLE()\ \ \ (RCC-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_ETHMACTXLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01852}01852\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ETHMACRX\_CLK\_SLEEP\_ENABLE()\ \ \ (RCC-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_ETHMACRXLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01853}01853\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ETHMACPTP\_CLK\_SLEEP\_ENABLE()\ \ (RCC-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_ETHMACPTPLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01854}01854\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_HS\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ (RCC-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_OTGHSLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01855}01855\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_HS\_ULPI\_CLK\_SLEEP\_ENABLE()\ \ (RCC-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_OTGHSULPILPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01856}01856\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOJ\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ (RCC-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_GPIOJLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01857}01857\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOK\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ (RCC-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_GPIOKLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01858}01858\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SRAM3\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ (RCC-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_SRAM3LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01859}01859\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA2D\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ (RCC-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_DMA2DLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01860}01860\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ (RCC-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_CRCLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01861}01861\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FLITF\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ (RCC-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_FLITFLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01862}01862\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SRAM1\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ (RCC-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_SRAM1LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01863}01863\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_BKPSRAM\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_BKPSRAMLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01864}01864\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01865}01865\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOD\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ (RCC-\/>AHB1LPENR\ \&=\ \string~(RCC\_AHB1LPENR\_GPIODLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01866}01866\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOE\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ (RCC-\/>AHB1LPENR\ \&=\ \string~(RCC\_AHB1LPENR\_GPIOELPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01867}01867\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOF\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ (RCC-\/>AHB1LPENR\ \&=\ \string~(RCC\_AHB1LPENR\_GPIOFLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01868}01868\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOG\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ (RCC-\/>AHB1LPENR\ \&=\ \string~(RCC\_AHB1LPENR\_GPIOGLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01869}01869\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOI\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ (RCC-\/>AHB1LPENR\ \&=\ \string~(RCC\_AHB1LPENR\_GPIOILPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01870}01870\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SRAM2\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ (RCC-\/>AHB1LPENR\ \&=\ \string~(RCC\_AHB1LPENR\_SRAM2LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01871}01871\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ETHMAC\_CLK\_SLEEP\_DISABLE()\ \ \ \ (RCC-\/>AHB1LPENR\ \&=\ \string~(RCC\_AHB1LPENR\_ETHMACLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01872}01872\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ETHMACTX\_CLK\_SLEEP\_DISABLE()\ \ (RCC-\/>AHB1LPENR\ \&=\ \string~(RCC\_AHB1LPENR\_ETHMACTXLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01873}01873\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ETHMACRX\_CLK\_SLEEP\_DISABLE()\ \ (RCC-\/>AHB1LPENR\ \&=\ \string~(RCC\_AHB1LPENR\_ETHMACRXLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01874}01874\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ETHMACPTP\_CLK\_SLEEP\_DISABLE()\ (RCC-\/>AHB1LPENR\ \&=\ \string~(RCC\_AHB1LPENR\_ETHMACPTPLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01875}01875\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_HS\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ (RCC-\/>AHB1LPENR\ \&=\ \string~(RCC\_AHB1LPENR\_OTGHSLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01876}01876\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_HS\_ULPI\_CLK\_SLEEP\_DISABLE()\ (RCC-\/>AHB1LPENR\ \&=\ \string~(RCC\_AHB1LPENR\_OTGHSULPILPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01877}01877\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOJ\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ (RCC-\/>AHB1LPENR\ \&=\ \string~(RCC\_AHB1LPENR\_GPIOJLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01878}01878\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOK\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ (RCC-\/>AHB1LPENR\ \&=\ \string~(RCC\_AHB1LPENR\_GPIOKLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01879}01879\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA2D\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ (RCC-\/>AHB1LPENR\ \&=\ \string~(RCC\_AHB1LPENR\_DMA2DLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01880}01880\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ (RCC-\/>AHB1LPENR\ \&=\ \string~(RCC\_AHB1LPENR\_CRCLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01881}01881\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FLITF\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ (RCC-\/>AHB1LPENR\ \&=\ \string~(RCC\_AHB1LPENR\_FLITFLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01882}01882\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SRAM1\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ (RCC-\/>AHB1LPENR\ \&=\ \string~(RCC\_AHB1LPENR\_SRAM1LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01883}01883\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_BKPSRAM\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>AHB1LPENR\ \&=\ \string~(RCC\_AHB1LPENR\_BKPSRAMLPEN))}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01887}01887\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01896}01896\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_FS\_CLK\_SLEEP\_ENABLE()\ \ (RCC-\/>AHB2LPENR\ |=\ (RCC\_AHB2LPENR\_OTGFSLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01897}01897\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_FS\_CLK\_SLEEP\_DISABLE()\ (RCC-\/>AHB2LPENR\ \&=\ \string~(RCC\_AHB2LPENR\_OTGFSLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01898}01898\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01899}01899\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RNG\_CLK\_SLEEP\_ENABLE()\ \ \ (RCC-\/>AHB2LPENR\ |=\ (RCC\_AHB2LPENR\_RNGLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01900}01900\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RNG\_CLK\_SLEEP\_DISABLE()\ \ (RCC-\/>AHB2LPENR\ \&=\ \string~(RCC\_AHB2LPENR\_RNGLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01901}01901\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01902}01902\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DCMI\_CLK\_SLEEP\_ENABLE()\ \ (RCC-\/>AHB2LPENR\ |=\ (RCC\_AHB2LPENR\_DCMILPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01903}01903\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DCMI\_CLK\_SLEEP\_DISABLE()\ (RCC-\/>AHB2LPENR\ \&=\ \string~(RCC\_AHB2LPENR\_DCMILPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01904}01904\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01905}01905\ \textcolor{preprocessor}{\#if\ defined(STM32F437xx)||\ defined(STM32F439xx)\ ||\ defined(STM32F479xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01906}01906\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRYP\_CLK\_SLEEP\_ENABLE()\ \ (RCC-\/>AHB2LPENR\ |=\ (RCC\_AHB2LPENR\_CRYPLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01907}01907\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HASH\_CLK\_SLEEP\_ENABLE()\ \ (RCC-\/>AHB2LPENR\ |=\ (RCC\_AHB2LPENR\_HASHLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01908}01908\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01909}01909\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRYP\_CLK\_SLEEP\_DISABLE()\ (RCC-\/>AHB2LPENR\ \&=\ \string~(RCC\_AHB2LPENR\_CRYPLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01910}01910\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HASH\_CLK\_SLEEP\_DISABLE()\ (RCC-\/>AHB2LPENR\ \&=\ \string~(RCC\_AHB2LPENR\_HASHLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01911}01911\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F437xx\ ||\ STM32F439xx\ ||\ STM32F479xx\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01915}01915\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01924}01924\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FMC\_CLK\_SLEEP\_ENABLE()\ \ (RCC-\/>AHB3LPENR\ |=\ (RCC\_AHB3LPENR\_FMCLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01925}01925\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FMC\_CLK\_SLEEP\_DISABLE()\ (RCC-\/>AHB3LPENR\ \&=\ \string~(RCC\_AHB3LPENR\_FMCLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01926}01926\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01927}01927\ \textcolor{preprocessor}{\#if\ defined(STM32F469xx)\ ||\ defined(STM32F479xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01928}01928\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_QSPI\_CLK\_SLEEP\_ENABLE()\ \ (RCC-\/>AHB3LPENR\ |=\ (RCC\_AHB3LPENR\_QSPILPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01929}01929\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_QSPI\_CLK\_SLEEP\_DISABLE()\ \ (RCC-\/>AHB3LPENR\ \&=\ \string~(RCC\_AHB3LPENR\_QSPILPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01930}01930\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F469xx\ ||\ STM32F479xx\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01934}01934\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01943}01943\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM6\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_TIM6LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01944}01944\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM7\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_TIM7LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01945}01945\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM12\_CLK\_SLEEP\_ENABLE()\ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_TIM12LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01946}01946\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM13\_CLK\_SLEEP\_ENABLE()\ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_TIM13LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01947}01947\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM14\_CLK\_SLEEP\_ENABLE()\ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_TIM14LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01948}01948\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART3\_CLK\_SLEEP\_ENABLE()\ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_USART3LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01949}01949\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART4\_CLK\_SLEEP\_ENABLE()\ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_UART4LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01950}01950\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART5\_CLK\_SLEEP\_ENABLE()\ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_UART5LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01951}01951\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN1\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_CAN1LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01952}01952\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN2\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_CAN2LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01953}01953\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_DACLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01954}01954\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART7\_CLK\_SLEEP\_ENABLE()\ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_UART7LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01955}01955\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART8\_CLK\_SLEEP\_ENABLE()\ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_UART8LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01956}01956\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM2\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_TIM2LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01957}01957\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM3\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_TIM3LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01958}01958\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM4\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_TIM4LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01959}01959\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI3\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_SPI3LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01960}01960\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C3\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_I2C3LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01961}01961\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01962}01962\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM2\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_TIM2LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01963}01963\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM3\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_TIM3LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01964}01964\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM4\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_TIM4LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01965}01965\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI3\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_SPI3LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01966}01966\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C3\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_I2C3LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01967}01967\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM6\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_TIM6LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01968}01968\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM7\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_TIM7LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01969}01969\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM12\_CLK\_SLEEP\_DISABLE()\ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_TIM12LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01970}01970\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM13\_CLK\_SLEEP\_DISABLE()\ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_TIM13LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01971}01971\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM14\_CLK\_SLEEP\_DISABLE()\ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_TIM14LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01972}01972\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART3\_CLK\_SLEEP\_DISABLE()\ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_USART3LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01973}01973\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART4\_CLK\_SLEEP\_DISABLE()\ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_UART4LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01974}01974\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART5\_CLK\_SLEEP\_DISABLE()\ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_UART5LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01975}01975\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN1\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_CAN1LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01976}01976\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN2\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_CAN2LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01977}01977\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC\_CLK\_SLEEP\_DISABLE()\ \ \ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_DACLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01978}01978\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART7\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_UART7LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01979}01979\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART8\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_UART8LPEN))}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01983}01983\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01992}01992\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM8\_CLK\_SLEEP\_ENABLE()\ (RCC-\/>APB2LPENR\ |=\ (RCC\_APB2LPENR\_TIM8LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01993}01993\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC2\_CLK\_SLEEP\_ENABLE()\ (RCC-\/>APB2LPENR\ |=\ (RCC\_APB2LPENR\_ADC2LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01994}01994\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC3\_CLK\_SLEEP\_ENABLE()\ (RCC-\/>APB2LPENR\ |=\ (RCC\_APB2LPENR\_ADC3LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01995}01995\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI5\_CLK\_SLEEP\_ENABLE()\ (RCC-\/>APB2LPENR\ |=\ (RCC\_APB2LPENR\_SPI5LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01996}01996\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI6\_CLK\_SLEEP\_ENABLE()\ (RCC-\/>APB2LPENR\ |=\ (RCC\_APB2LPENR\_SPI6LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01997}01997\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI1\_CLK\_SLEEP\_ENABLE()\ (RCC-\/>APB2LPENR\ |=\ (RCC\_APB2LPENR\_SAI1LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01998}01998\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDIO\_CLK\_SLEEP\_ENABLE()\ (RCC-\/>APB2LPENR\ |=\ (RCC\_APB2LPENR\_SDIOLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l01999}01999\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI4\_CLK\_SLEEP\_ENABLE()\ (RCC-\/>APB2LPENR\ |=\ (RCC\_APB2LPENR\_SPI4LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02000}02000\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM10\_CLK\_SLEEP\_ENABLE()(RCC-\/>APB2LPENR\ |=\ (RCC\_APB2LPENR\_TIM10LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02001}02001\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02002}02002\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDIO\_CLK\_SLEEP\_DISABLE()\ (RCC-\/>APB2LPENR\ \&=\ \string~(RCC\_APB2LPENR\_SDIOLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02003}02003\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI4\_CLK\_SLEEP\_DISABLE()\ (RCC-\/>APB2LPENR\ \&=\ \string~(RCC\_APB2LPENR\_SPI4LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02004}02004\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM10\_CLK\_SLEEP\_DISABLE()(RCC-\/>APB2LPENR\ \&=\ \string~(RCC\_APB2LPENR\_TIM10LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02005}02005\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM8\_CLK\_SLEEP\_DISABLE()\ (RCC-\/>APB2LPENR\ \&=\ \string~(RCC\_APB2LPENR\_TIM8LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02006}02006\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC2\_CLK\_SLEEP\_DISABLE()\ (RCC-\/>APB2LPENR\ \&=\ \string~(RCC\_APB2LPENR\_ADC2LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02007}02007\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC3\_CLK\_SLEEP\_DISABLE()\ (RCC-\/>APB2LPENR\ \&=\ \string~(RCC\_APB2LPENR\_ADC3LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02008}02008\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI5\_CLK\_SLEEP\_DISABLE()\ (RCC-\/>APB2LPENR\ \&=\ \string~(RCC\_APB2LPENR\_SPI5LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02009}02009\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI6\_CLK\_SLEEP\_DISABLE()\ (RCC-\/>APB2LPENR\ \&=\ \string~(RCC\_APB2LPENR\_SPI6LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02010}02010\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI1\_CLK\_SLEEP\_DISABLE()\ (RCC-\/>APB2LPENR\ \&=\ \string~(RCC\_APB2LPENR\_SAI1LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02011}02011\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02012}02012\ \textcolor{preprocessor}{\#if\ defined(STM32F429xx)||\ defined(STM32F439xx)\ ||\ defined(STM32F469xx)\ ||\ defined(STM32F479xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02013}02013\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LTDC\_CLK\_SLEEP\_ENABLE()\ (RCC-\/>APB2LPENR\ |=\ (RCC\_APB2LPENR\_LTDCLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02014}02014\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02015}02015\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LTDC\_CLK\_SLEEP\_DISABLE()\ (RCC-\/>APB2LPENR\ \&=\ \string~(RCC\_APB2LPENR\_LTDCLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02016}02016\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F429xx\ ||\ STM32F439xx\ ||\ STM32F469xx\ ||\ STM32F479xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02017}02017\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02018}02018\ \textcolor{preprocessor}{\#if\ defined(STM32F469xx)\ ||\ defined(STM32F479xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02019}02019\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DSI\_CLK\_SLEEP\_ENABLE()\ \ (RCC-\/>APB2LPENR\ |=\ \ (RCC\_APB2LPENR\_DSILPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02020}02020\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DSI\_CLK\_SLEEP\_DISABLE()\ (RCC-\/>APB2LPENR\ \&=\ \string~(RCC\_APB2LPENR\_DSILPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02021}02021\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F469xx\ ||\ STM32F479xx\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02025}02025\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F427xx\ ||\ STM32F437xx\ ||\ STM32F429xx||\ STM32F439xx\ ||\ STM32F469xx\ ||\ STM32F479xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02026}02026\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02027}02027\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02028}02028\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ STM32F40xxx/STM32F41xxx-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02029}02029\ \textcolor{preprocessor}{\#if\ defined(STM32F405xx)\ ||\ defined(STM32F415xx)\ ||\ defined(STM32F407xx)||\ defined(STM32F417xx)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02037}02037\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_BKPSRAM\_CLK\_ENABLE()\ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02038}02038\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02039}02039\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_BKPSRAMEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02040}02040\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02041}02041\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_BKPSRAMEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02042}02042\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02043}02043\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02044}02044\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CCMDATARAMEN\_CLK\_ENABLE()\ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02045}02045\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02046}02046\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_CCMDATARAMEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02047}02047\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02048}02048\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_CCMDATARAMEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02049}02049\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02050}02050\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02051}02051\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_CLK\_ENABLE()\ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02052}02052\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02053}02053\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_CRCEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02054}02054\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02055}02055\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_CRCEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02056}02056\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02057}02057\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02058}02058\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOD\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02059}02059\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02060}02060\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_GPIODEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02061}02061\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02062}02062\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_GPIODEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02063}02063\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02064}02064\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02065}02065\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOE\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02066}02066\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02067}02067\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_GPIOEEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02068}02068\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02069}02069\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_GPIOEEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02070}02070\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02071}02071\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02072}02072\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOI\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02073}02073\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02074}02074\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_GPIOIEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02075}02075\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02076}02076\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_GPIOIEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02077}02077\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02078}02078\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02079}02079\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOF\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02080}02080\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02081}02081\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_GPIOFEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02082}02082\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02083}02083\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_GPIOFEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02084}02084\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02085}02085\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02086}02086\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOG\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02087}02087\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02088}02088\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_GPIOGEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02089}02089\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02090}02090\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_GPIOGEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02091}02091\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02092}02092\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02093}02093\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_HS\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02094}02094\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02095}02095\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_OTGHSEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02096}02096\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02097}02097\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_OTGHSEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02098}02098\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02099}02099\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02100}02100\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_HS\_ULPI\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02101}02101\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02102}02102\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_OTGHSULPIEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02103}02103\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02104}02104\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_OTGHSULPIEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02105}02105\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02106}02106\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02107}02107\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOD\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB1ENR\ \&=\ \string~(RCC\_AHB1ENR\_GPIODEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02108}02108\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOE\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB1ENR\ \&=\ \string~(RCC\_AHB1ENR\_GPIOEEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02109}02109\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOF\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB1ENR\ \&=\ \string~(RCC\_AHB1ENR\_GPIOFEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02110}02110\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOG\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB1ENR\ \&=\ \string~(RCC\_AHB1ENR\_GPIOGEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02111}02111\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOI\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB1ENR\ \&=\ \string~(RCC\_AHB1ENR\_GPIOIEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02112}02112\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_HS\_CLK\_DISABLE()\ \ \ \ \ \ (RCC-\/>AHB1ENR\ \&=\ \string~(RCC\_AHB1ENR\_OTGHSEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02113}02113\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_HS\_ULPI\_CLK\_DISABLE()\ (RCC-\/>AHB1ENR\ \&=\ \string~(RCC\_AHB1ENR\_OTGHSULPIEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02114}02114\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_BKPSRAM\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ (RCC-\/>AHB1ENR\ \&=\ \string~(RCC\_AHB1ENR\_BKPSRAMEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02115}02115\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CCMDATARAMEN\_CLK\_DISABLE()\ \ \ \ (RCC-\/>AHB1ENR\ \&=\ \string~(RCC\_AHB1ENR\_CCMDATARAMEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02116}02116\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB1ENR\ \&=\ \string~(RCC\_AHB1ENR\_CRCEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02117}02117\ \textcolor{preprocessor}{\#if\ defined(STM32F407xx)||\ defined(STM32F417xx)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02121}02121\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ETHMAC\_CLK\_ENABLE()\ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02122}02122\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02123}02123\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_ETHMACEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02124}02124\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02125}02125\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_ETHMACEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02126}02126\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02127}02127\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02128}02128\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ETHMACTX\_CLK\_ENABLE()\ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02129}02129\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02130}02130\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_ETHMACTXEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02131}02131\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02132}02132\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_ETHMACTXEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02133}02133\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02134}02134\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02135}02135\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ETHMACRX\_CLK\_ENABLE()\ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02136}02136\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02137}02137\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_ETHMACRXEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02138}02138\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02139}02139\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_ETHMACRXEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02140}02140\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02141}02141\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02142}02142\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ETHMACPTP\_CLK\_ENABLE()\ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02143}02143\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02144}02144\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_ETHMACPTPEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02145}02145\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02146}02146\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_ETHMACPTPEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02147}02147\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02148}02148\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02149}02149\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ETH\_CLK\_ENABLE()\ \ \ \ \ \ do\ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02150}02150\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_ETHMAC\_CLK\_ENABLE();\ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02151}02151\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_ETHMACTX\_CLK\_ENABLE();\ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02152}02152\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_ETHMACRX\_CLK\_ENABLE();\ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02153}02153\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02154}02154\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02158}02158\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ETHMAC\_CLK\_DISABLE()\ \ \ \ (RCC-\/>AHB1ENR\ \&=\ \string~(RCC\_AHB1ENR\_ETHMACEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02159}02159\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ETHMACTX\_CLK\_DISABLE()\ \ (RCC-\/>AHB1ENR\ \&=\ \string~(RCC\_AHB1ENR\_ETHMACTXEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02160}02160\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ETHMACRX\_CLK\_DISABLE()\ \ (RCC-\/>AHB1ENR\ \&=\ \string~(RCC\_AHB1ENR\_ETHMACRXEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02161}02161\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ETHMACPTP\_CLK\_DISABLE()\ (RCC-\/>AHB1ENR\ \&=\ \string~(RCC\_AHB1ENR\_ETHMACPTPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02162}02162\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ETH\_CLK\_DISABLE()\ \ \ \ \ \ \ do\ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02163}02163\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_ETHMACTX\_CLK\_DISABLE();\ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02164}02164\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_ETHMACRX\_CLK\_DISABLE();\ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02165}02165\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_ETHMAC\_CLK\_DISABLE();\ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02166}02166\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02167}02167\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F407xx\ ||\ STM32F417xx\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02171}02171\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02179}02179\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_BKPSRAM\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_BKPSRAMEN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02180}02180\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CCMDATARAMEN\_IS\_CLK\_ENABLED()\ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_CCMDATARAMEN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02181}02181\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_CRCEN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02182}02182\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOD\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_GPIODEN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02183}02183\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOE\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_GPIOEEN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02184}02184\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOI\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_GPIOIEN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02185}02185\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOF\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_GPIOFEN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02186}02186\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOG\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_GPIOGEN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02187}02187\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_HS\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_OTGHSEN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02188}02188\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_HS\_ULPI\_IS\_CLK\_ENABLED()\ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_OTGHSULPIEN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02189}02189\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02190}02190\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOD\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_GPIODEN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02191}02191\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOE\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_GPIOEEN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02192}02192\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOF\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_GPIOFEN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02193}02193\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOG\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_GPIOGEN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02194}02194\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOI\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_GPIOIEN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02195}02195\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_HS\_IS\_CLK\_DISABLED()\ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_OTGHSEN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02196}02196\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_HS\_ULPI\_IS\_CLK\_DISABLED()\ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_OTGHSULPIEN))==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02197}02197\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_BKPSRAM\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_BKPSRAMEN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02198}02198\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CCMDATARAMEN\_IS\_CLK\_DISABLED()\ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_CCMDATARAMEN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02199}02199\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_CRCEN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02200}02200\ \textcolor{preprocessor}{\#if\ defined(STM32F407xx)||\ defined(STM32F417xx)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02204}02204\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ETHMAC\_IS\_CLK\_ENABLED()\ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_ETHMACEN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02205}02205\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ETHMACTX\_IS\_CLK\_ENABLED()\ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_ETHMACTXEN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02206}02206\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ETHMACRX\_IS\_CLK\_ENABLED()\ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_ETHMACRXEN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02207}02207\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ETHMACPTP\_IS\_CLK\_ENABLED()\ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_ETHMACPTPEN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02208}02208\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ETH\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ (\_\_HAL\_RCC\_ETHMAC\_IS\_CLK\_ENABLED()\ \ \ \&\&\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02209}02209\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_ETHMACTX\_IS\_CLK\_ENABLED()\ \&\&\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02210}02210\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_ETHMACRX\_IS\_CLK\_ENABLED())}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02214}02214\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ETHMAC\_IS\_CLK\_DISABLED()\ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_ETHMACEN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02215}02215\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ETHMACTX\_IS\_CLK\_DISABLED()\ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_ETHMACTXEN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02216}02216\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ETHMACRX\_IS\_CLK\_DISABLED()\ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_ETHMACRXEN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02217}02217\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ETHMACPTP\_IS\_CLK\_DISABLED()\ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_ETHMACPTPEN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02218}02218\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ETH\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ (\_\_HAL\_RCC\_ETHMAC\_IS\_CLK\_DISABLED()\ \ \ \&\&\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02219}02219\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_ETHMACTX\_IS\_CLK\_DISABLED()\ \&\&\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02220}02220\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_ETHMACRX\_IS\_CLK\_DISABLED())}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02221}02221\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F407xx\ ||\ STM32F417xx\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02225}02225\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02233}02233\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_FS\_CLK\_ENABLE()\ \ do\ \{(RCC-\/>AHB2ENR\ |=\ (RCC\_AHB2ENR\_OTGFSEN));\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02234}02234\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_SYSCFG\_CLK\_ENABLE();\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02235}02235\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02236}02236\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02237}02237\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_FS\_CLK\_DISABLE()\ (RCC-\/>AHB2ENR\ \&=\ \string~(RCC\_AHB2ENR\_OTGFSEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02238}02238\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02239}02239\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RNG\_CLK\_ENABLE()\ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02240}02240\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02241}02241\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_RNGEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02242}02242\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02243}02243\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_RNGEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02244}02244\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02245}02245\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02246}02246\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RNG\_CLK\_DISABLE()\ \ \ (RCC-\/>AHB2ENR\ \&=\ \string~(RCC\_AHB2ENR\_RNGEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02247}02247\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02248}02248\ \textcolor{preprocessor}{\#if\ defined(STM32F407xx)||\ defined(STM32F417xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02249}02249\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DCMI\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02250}02250\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02251}02251\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_DCMIEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02252}02252\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02253}02253\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_DCMIEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02254}02254\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02255}02255\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02256}02256\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DCMI\_CLK\_DISABLE()\ \ (RCC-\/>AHB2ENR\ \&=\ \string~(RCC\_AHB2ENR\_DCMIEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02257}02257\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F407xx\ ||\ STM32F417xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02258}02258\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02259}02259\ \textcolor{preprocessor}{\#if\ defined(STM32F415xx)\ ||\ defined(STM32F417xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02260}02260\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRYP\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02261}02261\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02262}02262\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_CRYPEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02263}02263\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02264}02264\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_CRYPEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02265}02265\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02266}02266\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02267}02267\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HASH\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02268}02268\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02269}02269\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_HASHEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02270}02270\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02271}02271\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_HASHEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02272}02272\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02273}02273\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02274}02274\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRYP\_CLK\_DISABLE()\ \ (RCC-\/>AHB2ENR\ \&=\ \string~(RCC\_AHB2ENR\_CRYPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02275}02275\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HASH\_CLK\_DISABLE()\ \ (RCC-\/>AHB2ENR\ \&=\ \string~(RCC\_AHB2ENR\_HASHEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02276}02276\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F415xx\ ||\ STM32F417xx\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02280}02280\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02281}02281\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02289}02289\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_FS\_IS\_CLK\_ENABLED()\ \ ((RCC-\/>AHB2ENR\ \&\ (RCC\_AHB2ENR\_OTGFSEN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02290}02290\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_FS\_IS\_CLK\_DISABLED()\ ((RCC-\/>AHB2ENR\ \&\ (RCC\_AHB2ENR\_OTGFSEN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02291}02291\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02292}02292\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RNG\_IS\_CLK\_ENABLED()\ \ \ ((RCC-\/>AHB2ENR\ \&\ (RCC\_AHB2ENR\_RNGEN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02293}02293\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RNG\_IS\_CLK\_DISABLED()\ \ ((RCC-\/>AHB2ENR\ \&\ (RCC\_AHB2ENR\_RNGEN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02294}02294\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02295}02295\ \textcolor{preprocessor}{\#if\ defined(STM32F407xx)||\ defined(STM32F417xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02296}02296\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DCMI\_IS\_CLK\_ENABLED()\ \ ((RCC-\/>AHB2ENR\ \&\ (RCC\_AHB2ENR\_DCMIEN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02297}02297\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DCMI\_IS\_CLK\_DISABLED()\ ((RCC-\/>AHB2ENR\ \&\ (RCC\_AHB2ENR\_DCMIEN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02298}02298\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F407xx\ ||\ STM32F417xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02299}02299\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02300}02300\ \textcolor{preprocessor}{\#if\ defined(STM32F415xx)\ ||\ defined(STM32F417xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02301}02301\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRYP\_IS\_CLK\_ENABLED()\ \ \ ((RCC-\/>AHB2ENR\ \&\ (RCC\_AHB2ENR\_CRYPEN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02302}02302\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HASH\_IS\_CLK\_ENABLED()\ \ \ ((RCC-\/>AHB2ENR\ \&\ (RCC\_AHB2ENR\_HASHEN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02303}02303\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02304}02304\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRYP\_IS\_CLK\_DISABLED()\ \ ((RCC-\/>AHB2ENR\ \&\ (RCC\_AHB2ENR\_CRYPEN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02305}02305\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HASH\_IS\_CLK\_DISABLED()\ \ ((RCC-\/>AHB2ENR\ \&\ (RCC\_AHB2ENR\_HASHEN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02306}02306\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F415xx\ ||\ STM32F417xx\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02310}02310\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02318}02318\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FSMC\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02319}02319\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02320}02320\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB3ENR,\ RCC\_AHB3ENR\_FSMCEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02321}02321\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02322}02322\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB3ENR,\ RCC\_AHB3ENR\_FSMCEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02323}02323\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02324}02324\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02325}02325\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FSMC\_CLK\_DISABLE()\ (RCC-\/>AHB3ENR\ \&=\ \string~(RCC\_AHB3ENR\_FSMCEN))}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02329}02329\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02337}02337\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FSMC\_IS\_CLK\_ENABLED()\ \ \ ((RCC-\/>AHB3ENR\ \&\ (RCC\_AHB3ENR\_FSMCEN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02338}02338\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FSMC\_IS\_CLK\_DISABLED()\ \ ((RCC-\/>AHB3ENR\ \&\ (RCC\_AHB3ENR\_FSMCEN))\ ==\ RESET)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02342}02342\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02350}02350\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM6\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02351}02351\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02352}02352\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM6EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02353}02353\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02354}02354\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM6EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02355}02355\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02356}02356\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02357}02357\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM7\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02358}02358\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02359}02359\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM7EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02360}02360\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02361}02361\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM7EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02362}02362\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02363}02363\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02364}02364\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM12\_CLK\_ENABLE()\ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02365}02365\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02366}02366\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM12EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02367}02367\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02368}02368\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM12EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02369}02369\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02370}02370\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02371}02371\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM13\_CLK\_ENABLE()\ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02372}02372\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02373}02373\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM13EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02374}02374\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02375}02375\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM13EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02376}02376\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02377}02377\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02378}02378\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM14\_CLK\_ENABLE()\ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02379}02379\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02380}02380\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM14EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02381}02381\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02382}02382\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM14EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02383}02383\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02384}02384\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02385}02385\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART3\_CLK\_ENABLE()\ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02386}02386\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02387}02387\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_USART3EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02388}02388\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02389}02389\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_USART3EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02390}02390\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02391}02391\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02392}02392\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART4\_CLK\_ENABLE()\ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02393}02393\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02394}02394\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_UART4EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02395}02395\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02396}02396\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_UART4EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02397}02397\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02398}02398\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02399}02399\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART5\_CLK\_ENABLE()\ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02400}02400\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02401}02401\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_UART5EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02402}02402\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02403}02403\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_UART5EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02404}02404\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02405}02405\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02406}02406\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN1\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02407}02407\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02408}02408\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_CAN1EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02409}02409\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02410}02410\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_CAN1EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02411}02411\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02412}02412\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02413}02413\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN2\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02414}02414\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02415}02415\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_CAN2EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02416}02416\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02417}02417\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_CAN2EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02418}02418\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02419}02419\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02420}02420\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC\_CLK\_ENABLE()\ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02421}02421\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02422}02422\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_DACEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02423}02423\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02424}02424\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_DACEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02425}02425\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02426}02426\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02427}02427\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM2\_CLK\_ENABLE()\ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02428}02428\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02429}02429\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM2EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02430}02430\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02431}02431\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM2EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02432}02432\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02433}02433\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02434}02434\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM3\_CLK\_ENABLE()\ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02435}02435\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02436}02436\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM3EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02437}02437\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02438}02438\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM3EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02439}02439\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02440}02440\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02441}02441\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM4\_CLK\_ENABLE()\ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02442}02442\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02443}02443\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM4EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02444}02444\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02445}02445\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM4EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02446}02446\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02447}02447\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02448}02448\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI3\_CLK\_ENABLE()\ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02449}02449\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02450}02450\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_SPI3EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02451}02451\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02452}02452\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_SPI3EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02453}02453\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02454}02454\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02455}02455\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C3\_CLK\_ENABLE()\ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02456}02456\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02457}02457\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_I2C3EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02458}02458\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02459}02459\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_I2C3EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02460}02460\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02461}02461\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02462}02462\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM2\_CLK\_DISABLE()\ \ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_TIM2EN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02463}02463\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM3\_CLK\_DISABLE()\ \ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_TIM3EN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02464}02464\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM4\_CLK\_DISABLE()\ \ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_TIM4EN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02465}02465\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI3\_CLK\_DISABLE()\ \ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_SPI3EN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02466}02466\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C3\_CLK\_DISABLE()\ \ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_I2C3EN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02467}02467\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM6\_CLK\_DISABLE()\ \ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_TIM6EN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02468}02468\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM7\_CLK\_DISABLE()\ \ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_TIM7EN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02469}02469\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM12\_CLK\_DISABLE()\ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_TIM12EN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02470}02470\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM13\_CLK\_DISABLE()\ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_TIM13EN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02471}02471\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM14\_CLK\_DISABLE()\ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_TIM14EN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02472}02472\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART3\_CLK\_DISABLE()\ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_USART3EN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02473}02473\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART4\_CLK\_DISABLE()\ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_UART4EN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02474}02474\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART5\_CLK\_DISABLE()\ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_UART5EN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02475}02475\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN1\_CLK\_DISABLE()\ \ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_CAN1EN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02476}02476\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN2\_CLK\_DISABLE()\ \ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_CAN2EN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02477}02477\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC\_CLK\_DISABLE()\ \ \ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_DACEN))}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02481}02481\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02489}02489\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM2\_IS\_CLK\_ENABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM2EN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02490}02490\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM3\_IS\_CLK\_ENABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM3EN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02491}02491\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM4\_IS\_CLK\_ENABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM4EN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02492}02492\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI3\_IS\_CLK\_ENABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_SPI3EN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02493}02493\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C3\_IS\_CLK\_ENABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_I2C3EN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02494}02494\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM6\_IS\_CLK\_ENABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM6EN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02495}02495\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM7\_IS\_CLK\_ENABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM7EN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02496}02496\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM12\_IS\_CLK\_ENABLED()\ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM12EN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02497}02497\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM13\_IS\_CLK\_ENABLED()\ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM13EN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02498}02498\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM14\_IS\_CLK\_ENABLED()\ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM14EN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02499}02499\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART3\_IS\_CLK\_ENABLED()\ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_USART3EN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02500}02500\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART4\_IS\_CLK\_ENABLED()\ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_UART4EN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02501}02501\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART5\_IS\_CLK\_ENABLED()\ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_UART5EN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02502}02502\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN1\_IS\_CLK\_ENABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_CAN1EN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02503}02503\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN2\_IS\_CLK\_ENABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_CAN2EN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02504}02504\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC\_IS\_CLK\_ENABLED()\ \ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_DACEN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02505}02505\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02506}02506\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM2\_IS\_CLK\_DISABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM2EN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02507}02507\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM3\_IS\_CLK\_DISABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM3EN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02508}02508\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM4\_IS\_CLK\_DISABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM4EN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02509}02509\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI3\_IS\_CLK\_DISABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_SPI3EN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02510}02510\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C3\_IS\_CLK\_DISABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_I2C3EN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02511}02511\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM6\_IS\_CLK\_DISABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM6EN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02512}02512\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM7\_IS\_CLK\_DISABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM7EN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02513}02513\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM12\_IS\_CLK\_DISABLED()\ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM12EN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02514}02514\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM13\_IS\_CLK\_DISABLED()\ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM13EN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02515}02515\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM14\_IS\_CLK\_DISABLED()\ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM14EN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02516}02516\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART3\_IS\_CLK\_DISABLED()\ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_USART3EN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02517}02517\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART4\_IS\_CLK\_DISABLED()\ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_UART4EN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02518}02518\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART5\_IS\_CLK\_DISABLED()\ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_UART5EN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02519}02519\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN1\_IS\_CLK\_DISABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_CAN1EN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02520}02520\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN2\_IS\_CLK\_DISABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_CAN2EN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02521}02521\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC\_IS\_CLK\_DISABLED()\ \ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_DACEN))\ ==\ RESET)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02525}02525\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02533}02533\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM8\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02534}02534\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02535}02535\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_TIM8EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02536}02536\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02537}02537\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_TIM8EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02538}02538\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02539}02539\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02540}02540\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC2\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02541}02541\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02542}02542\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_ADC2EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02543}02543\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02544}02544\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_ADC2EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02545}02545\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02546}02546\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02547}02547\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC3\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02548}02548\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02549}02549\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_ADC3EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02550}02550\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02551}02551\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_ADC3EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02552}02552\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02553}02553\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02554}02554\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDIO\_CLK\_ENABLE()\ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02555}02555\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02556}02556\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_SDIOEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02557}02557\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02558}02558\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_SDIOEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02559}02559\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02560}02560\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02561}02561\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI4\_CLK\_ENABLE()\ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02562}02562\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02563}02563\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_SPI4EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02564}02564\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02565}02565\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_SPI4EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02566}02566\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02567}02567\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02568}02568\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM10\_CLK\_ENABLE()\ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02569}02569\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02570}02570\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_TIM10EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02571}02571\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02572}02572\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_TIM10EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02573}02573\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02574}02574\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02575}02575\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02576}02576\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDIO\_CLK\_DISABLE()\ \ \ (RCC-\/>APB2ENR\ \&=\ \string~(RCC\_APB2ENR\_SDIOEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02577}02577\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI4\_CLK\_DISABLE()\ \ \ (RCC-\/>APB2ENR\ \&=\ \string~(RCC\_APB2ENR\_SPI4EN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02578}02578\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM10\_CLK\_DISABLE()\ \ (RCC-\/>APB2ENR\ \&=\ \string~(RCC\_APB2ENR\_TIM10EN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02579}02579\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM8\_CLK\_DISABLE()\ \ \ (RCC-\/>APB2ENR\ \&=\ \string~(RCC\_APB2ENR\_TIM8EN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02580}02580\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC2\_CLK\_DISABLE()\ \ \ (RCC-\/>APB2ENR\ \&=\ \string~(RCC\_APB2ENR\_ADC2EN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02581}02581\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC3\_CLK\_DISABLE()\ \ \ (RCC-\/>APB2ENR\ \&=\ \string~(RCC\_APB2ENR\_ADC3EN))}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02585}02585\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02593}02593\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDIO\_IS\_CLK\_ENABLED()\ \ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_SDIOEN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02594}02594\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI4\_IS\_CLK\_ENABLED()\ \ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_SPI4EN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02595}02595\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM10\_IS\_CLK\_ENABLED()\ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_TIM10EN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02596}02596\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM8\_IS\_CLK\_ENABLED()\ \ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_TIM8EN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02597}02597\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC2\_IS\_CLK\_ENABLED()\ \ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_ADC2EN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02598}02598\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC3\_IS\_CLK\_ENABLED()\ \ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_ADC3EN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02599}02599\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02600}02600\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDIO\_IS\_CLK\_DISABLED()\ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_SDIOEN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02601}02601\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI4\_IS\_CLK\_DISABLED()\ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_SPI4EN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02602}02602\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM10\_IS\_CLK\_DISABLED()\ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_TIM10EN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02603}02603\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM8\_IS\_CLK\_DISABLED()\ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_TIM8EN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02604}02604\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC2\_IS\_CLK\_DISABLED()\ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_ADC2EN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02605}02605\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC3\_IS\_CLK\_DISABLED()\ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_ADC3EN))\ ==\ RESET)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02609}02609\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02614}02614\ \textcolor{preprocessor}{\#if\ defined\ (STM32F405xx)\ ||\ defined\ (STM32F415xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02615}02615\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AHB1\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>AHB1RSTR\ =\ 0x206011FFU)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02616}02616\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F405xx\ ||\ STM32F415xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02617}02617\ \textcolor{preprocessor}{\#if\ defined\ (STM32F407xx)\ ||\ defined\ (STM32F417xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02618}02618\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AHB1\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>AHB1RSTR\ =\ 0x226011FFU)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02619}02619\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F407xx\ ||\ STM32F417xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02620}02620\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOD\_FORCE\_RESET()\ \ \ \ (RCC-\/>AHB1RSTR\ |=\ (RCC\_AHB1RSTR\_GPIODRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02621}02621\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOE\_FORCE\_RESET()\ \ \ \ (RCC-\/>AHB1RSTR\ |=\ (RCC\_AHB1RSTR\_GPIOERST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02622}02622\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOF\_FORCE\_RESET()\ \ \ \ (RCC-\/>AHB1RSTR\ |=\ (RCC\_AHB1RSTR\_GPIOFRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02623}02623\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOG\_FORCE\_RESET()\ \ \ \ (RCC-\/>AHB1RSTR\ |=\ (RCC\_AHB1RSTR\_GPIOGRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02624}02624\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOI\_FORCE\_RESET()\ \ \ \ (RCC-\/>AHB1RSTR\ |=\ (RCC\_AHB1RSTR\_GPIOIRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02625}02625\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ETHMAC\_FORCE\_RESET()\ \ \ (RCC-\/>AHB1RSTR\ |=\ (RCC\_AHB1RSTR\_ETHMACRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02626}02626\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_HS\_FORCE\_RESET()\ \ \ \ (RCC-\/>AHB1RSTR\ |=\ (RCC\_AHB1RSTR\_OTGHRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02627}02627\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>AHB1RSTR\ |=\ (RCC\_AHB1RSTR\_CRCRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02628}02628\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02629}02629\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOD\_RELEASE\_RESET()\ \ (RCC-\/>AHB1RSTR\ \&=\ \string~(RCC\_AHB1RSTR\_GPIODRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02630}02630\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOE\_RELEASE\_RESET()\ \ (RCC-\/>AHB1RSTR\ \&=\ \string~(RCC\_AHB1RSTR\_GPIOERST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02631}02631\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOF\_RELEASE\_RESET()\ \ (RCC-\/>AHB1RSTR\ \&=\ \string~(RCC\_AHB1RSTR\_GPIOFRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02632}02632\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOG\_RELEASE\_RESET()\ \ (RCC-\/>AHB1RSTR\ \&=\ \string~(RCC\_AHB1RSTR\_GPIOGRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02633}02633\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOI\_RELEASE\_RESET()\ \ (RCC-\/>AHB1RSTR\ \&=\ \string~(RCC\_AHB1RSTR\_GPIOIRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02634}02634\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ETHMAC\_RELEASE\_RESET()\ (RCC-\/>AHB1RSTR\ \&=\ \string~(RCC\_AHB1RSTR\_ETHMACRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02635}02635\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_HS\_RELEASE\_RESET()\ \ (RCC-\/>AHB1RSTR\ \&=\ \string~(RCC\_AHB1RSTR\_OTGHRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02636}02636\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_RELEASE\_RESET()\ \ \ \ (RCC-\/>AHB1RSTR\ \&=\ \string~(RCC\_AHB1RSTR\_CRCRST))}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02640}02640\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02645}02645\ \textcolor{preprocessor}{\#if\ defined\ (STM32F415xx)\ ||\ defined\ (STM32F417xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02646}02646\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AHB2\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ (RCC-\/>AHB2RSTR\ =\ 0x000000F1U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02647}02647\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F415xx\ ||\ STM32F417xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02648}02648\ \textcolor{preprocessor}{\#if\ defined\ (STM32F405xx)\ ||\ defined\ (STM32F407xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02649}02649\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AHB2\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ (RCC-\/>AHB2RSTR\ =\ 0x000000C1U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02650}02650\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F405xx\ ||\ STM32F407xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02651}02651\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AHB2\_RELEASE\_RESET()\ \ \ \ \ \ \ (RCC-\/>AHB2RSTR\ =\ 0x00U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02652}02652\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02653}02653\ \textcolor{preprocessor}{\#if\ defined(STM32F407xx)||\ defined(STM32F417xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02654}02654\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DCMI\_FORCE\_RESET()\ \ \ (RCC-\/>AHB2RSTR\ |=\ (RCC\_AHB2RSTR\_DCMIRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02655}02655\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DCMI\_RELEASE\_RESET()\ (RCC-\/>AHB2RSTR\ \&=\ \string~(RCC\_AHB2RSTR\_DCMIRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02656}02656\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F407xx\ ||\ STM32F417xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02657}02657\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02658}02658\ \textcolor{preprocessor}{\#if\ defined(STM32F415xx)\ ||\ defined(STM32F417xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02659}02659\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRYP\_FORCE\_RESET()\ \ \ (RCC-\/>AHB2RSTR\ |=\ (RCC\_AHB2RSTR\_CRYPRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02660}02660\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HASH\_FORCE\_RESET()\ \ \ (RCC-\/>AHB2RSTR\ |=\ (RCC\_AHB2RSTR\_HASHRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02661}02661\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02662}02662\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRYP\_RELEASE\_RESET()\ (RCC-\/>AHB2RSTR\ \&=\ \string~(RCC\_AHB2RSTR\_CRYPRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02663}02663\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HASH\_RELEASE\_RESET()\ (RCC-\/>AHB2RSTR\ \&=\ \string~(RCC\_AHB2RSTR\_HASHRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02664}02664\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F415xx\ ||\ STM32F417xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02665}02665\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02666}02666\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_FS\_FORCE\_RESET()\ \ \ (RCC-\/>AHB2RSTR\ |=\ (RCC\_AHB2RSTR\_OTGFSRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02667}02667\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_FS\_RELEASE\_RESET()\ (RCC-\/>AHB2RSTR\ \&=\ \string~(RCC\_AHB2RSTR\_OTGFSRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02668}02668\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02669}02669\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RNG\_FORCE\_RESET()\ \ \ \ (RCC-\/>AHB2RSTR\ |=\ (RCC\_AHB2RSTR\_RNGRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02670}02670\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RNG\_RELEASE\_RESET()\ \ (RCC-\/>AHB2RSTR\ \&=\ \string~(RCC\_AHB2RSTR\_RNGRST))}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02674}02674\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02679}02679\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AHB3\_FORCE\_RESET()\ \ \ (RCC-\/>AHB3RSTR\ =\ 0x00000001U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02680}02680\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AHB3\_RELEASE\_RESET()\ (RCC-\/>AHB3RSTR\ =\ 0x00U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02681}02681\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02682}02682\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FSMC\_FORCE\_RESET()\ \ \ (RCC-\/>AHB3RSTR\ |=\ (RCC\_AHB3RSTR\_FSMCRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02683}02683\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FSMC\_RELEASE\_RESET()\ (RCC-\/>AHB3RSTR\ \&=\ \string~(RCC\_AHB3RSTR\_FSMCRST))}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02687}02687\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02692}02692\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_APB1\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB1RSTR\ =\ 0xF6FEC9FFU)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02693}02693\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM6\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_TIM6RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02694}02694\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM7\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_TIM7RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02695}02695\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM12\_FORCE\_RESET()\ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_TIM12RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02696}02696\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM13\_FORCE\_RESET()\ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_TIM13RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02697}02697\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM14\_FORCE\_RESET()\ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_TIM14RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02698}02698\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART3\_FORCE\_RESET()\ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_USART3RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02699}02699\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART4\_FORCE\_RESET()\ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_UART4RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02700}02700\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART5\_FORCE\_RESET()\ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_UART5RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02701}02701\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN1\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_CAN1RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02702}02702\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN2\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_CAN2RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02703}02703\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC\_FORCE\_RESET()\ \ \ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_DACRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02704}02704\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM2\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_TIM2RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02705}02705\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM3\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_TIM3RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02706}02706\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM4\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_TIM4RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02707}02707\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI3\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_SPI3RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02708}02708\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C3\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_I2C3RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02709}02709\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02710}02710\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM2\_RELEASE\_RESET()\ \ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_TIM2RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02711}02711\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM3\_RELEASE\_RESET()\ \ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_TIM3RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02712}02712\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM4\_RELEASE\_RESET()\ \ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_TIM4RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02713}02713\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI3\_RELEASE\_RESET()\ \ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_SPI3RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02714}02714\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C3\_RELEASE\_RESET()\ \ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_I2C3RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02715}02715\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM6\_RELEASE\_RESET()\ \ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_TIM6RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02716}02716\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM7\_RELEASE\_RESET()\ \ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_TIM7RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02717}02717\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM12\_RELEASE\_RESET()\ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_TIM12RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02718}02718\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM13\_RELEASE\_RESET()\ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_TIM13RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02719}02719\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM14\_RELEASE\_RESET()\ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_TIM14RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02720}02720\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART3\_RELEASE\_RESET()\ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_USART3RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02721}02721\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART4\_RELEASE\_RESET()\ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_UART4RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02722}02722\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART5\_RELEASE\_RESET()\ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_UART5RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02723}02723\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN1\_RELEASE\_RESET()\ \ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_CAN1RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02724}02724\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN2\_RELEASE\_RESET()\ \ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_CAN2RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02725}02725\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC\_RELEASE\_RESET()\ \ \ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_DACRST))}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02729}02729\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02734}02734\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_APB2\_FORCE\_RESET()\ \ \ (RCC-\/>APB2RSTR\ =\ 0x04777933U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02735}02735\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM8\_FORCE\_RESET()\ \ \ (RCC-\/>APB2RSTR\ |=\ (RCC\_APB2RSTR\_TIM8RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02736}02736\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDIO\_FORCE\_RESET()\ \ \ (RCC-\/>APB2RSTR\ |=\ (RCC\_APB2RSTR\_SDIORST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02737}02737\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI4\_FORCE\_RESET()\ \ \ (RCC-\/>APB2RSTR\ |=\ (RCC\_APB2RSTR\_SPI4RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02738}02738\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM10\_FORCE\_RESET()\ \ (RCC-\/>APB2RSTR\ |=\ (RCC\_APB2RSTR\_TIM10RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02739}02739\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02740}02740\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDIO\_RELEASE\_RESET()\ (RCC-\/>APB2RSTR\ \&=\ \string~(RCC\_APB2RSTR\_SDIORST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02741}02741\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI4\_RELEASE\_RESET()\ (RCC-\/>APB2RSTR\ \&=\ \string~(RCC\_APB2RSTR\_SPI4RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02742}02742\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM10\_RELEASE\_RESET()(RCC-\/>APB2RSTR\ \&=\ \string~(RCC\_APB2RSTR\_TIM10RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02743}02743\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM8\_RELEASE\_RESET()\ (RCC-\/>APB2RSTR\ \&=\ \string~(RCC\_APB2RSTR\_TIM8RST))}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02747}02747\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02756}02756\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOD\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ (RCC-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_GPIODLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02757}02757\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOE\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ (RCC-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_GPIOELPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02758}02758\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOF\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ (RCC-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_GPIOFLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02759}02759\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOG\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ (RCC-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_GPIOGLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02760}02760\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOI\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ (RCC-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_GPIOILPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02761}02761\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SRAM2\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ (RCC-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_SRAM2LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02762}02762\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ETHMAC\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ (RCC-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_ETHMACLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02763}02763\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ETHMACTX\_CLK\_SLEEP\_ENABLE()\ \ \ (RCC-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_ETHMACTXLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02764}02764\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ETHMACRX\_CLK\_SLEEP\_ENABLE()\ \ \ (RCC-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_ETHMACRXLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02765}02765\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ETHMACPTP\_CLK\_SLEEP\_ENABLE()\ \ (RCC-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_ETHMACPTPLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02766}02766\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_HS\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ (RCC-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_OTGHSLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02767}02767\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_HS\_ULPI\_CLK\_SLEEP\_ENABLE()\ \ (RCC-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_OTGHSULPILPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02768}02768\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ (RCC-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_CRCLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02769}02769\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FLITF\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_FLITFLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02770}02770\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SRAM1\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_SRAM1LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02771}02771\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_BKPSRAM\_CLK\_SLEEP\_ENABLE()\ \ (RCC-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_BKPSRAMLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02772}02772\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02773}02773\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOD\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ (RCC-\/>AHB1LPENR\ \&=\ \string~(RCC\_AHB1LPENR\_GPIODLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02774}02774\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOE\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ (RCC-\/>AHB1LPENR\ \&=\ \string~(RCC\_AHB1LPENR\_GPIOELPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02775}02775\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOF\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ (RCC-\/>AHB1LPENR\ \&=\ \string~(RCC\_AHB1LPENR\_GPIOFLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02776}02776\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOG\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ (RCC-\/>AHB1LPENR\ \&=\ \string~(RCC\_AHB1LPENR\_GPIOGLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02777}02777\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOI\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ (RCC-\/>AHB1LPENR\ \&=\ \string~(RCC\_AHB1LPENR\_GPIOILPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02778}02778\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SRAM2\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ (RCC-\/>AHB1LPENR\ \&=\ \string~(RCC\_AHB1LPENR\_SRAM2LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02779}02779\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ETHMAC\_CLK\_SLEEP\_DISABLE()\ \ \ \ (RCC-\/>AHB1LPENR\ \&=\ \string~(RCC\_AHB1LPENR\_ETHMACLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02780}02780\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ETHMACTX\_CLK\_SLEEP\_DISABLE()\ \ (RCC-\/>AHB1LPENR\ \&=\ \string~(RCC\_AHB1LPENR\_ETHMACTXLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02781}02781\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ETHMACRX\_CLK\_SLEEP\_DISABLE()\ \ (RCC-\/>AHB1LPENR\ \&=\ \string~(RCC\_AHB1LPENR\_ETHMACRXLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02782}02782\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ETHMACPTP\_CLK\_SLEEP\_DISABLE()\ (RCC-\/>AHB1LPENR\ \&=\ \string~(RCC\_AHB1LPENR\_ETHMACPTPLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02783}02783\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_HS\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ (RCC-\/>AHB1LPENR\ \&=\ \string~(RCC\_AHB1LPENR\_OTGHSLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02784}02784\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_HS\_ULPI\_CLK\_SLEEP\_DISABLE()\ (RCC-\/>AHB1LPENR\ \&=\ \string~(RCC\_AHB1LPENR\_OTGHSULPILPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02785}02785\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ (RCC-\/>AHB1LPENR\ \&=\ \string~(RCC\_AHB1LPENR\_CRCLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02786}02786\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FLITF\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ (RCC-\/>AHB1LPENR\ \&=\ \string~(RCC\_AHB1LPENR\_FLITFLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02787}02787\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SRAM1\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ (RCC-\/>AHB1LPENR\ \&=\ \string~(RCC\_AHB1LPENR\_SRAM1LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02788}02788\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_BKPSRAM\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>AHB1LPENR\ \&=\ \string~(RCC\_AHB1LPENR\_BKPSRAMLPEN))}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02792}02792\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02801}02801\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_FS\_CLK\_SLEEP\_ENABLE()\ \ (RCC-\/>AHB2LPENR\ |=\ (RCC\_AHB2LPENR\_OTGFSLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02802}02802\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_FS\_CLK\_SLEEP\_DISABLE()\ (RCC-\/>AHB2LPENR\ \&=\ \string~(RCC\_AHB2LPENR\_OTGFSLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02803}02803\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02804}02804\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RNG\_CLK\_SLEEP\_ENABLE()\ \ \ (RCC-\/>AHB2LPENR\ |=\ (RCC\_AHB2LPENR\_RNGLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02805}02805\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RNG\_CLK\_SLEEP\_DISABLE()\ \ (RCC-\/>AHB2LPENR\ \&=\ \string~(RCC\_AHB2LPENR\_RNGLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02806}02806\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02807}02807\ \textcolor{preprocessor}{\#if\ defined(STM32F407xx)||\ defined(STM32F417xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02808}02808\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DCMI\_CLK\_SLEEP\_ENABLE()\ \ (RCC-\/>AHB2LPENR\ |=\ (RCC\_AHB2LPENR\_DCMILPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02809}02809\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DCMI\_CLK\_SLEEP\_DISABLE()\ (RCC-\/>AHB2LPENR\ \&=\ \string~(RCC\_AHB2LPENR\_DCMILPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02810}02810\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F407xx\ ||\ STM32F417xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02811}02811\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02812}02812\ \textcolor{preprocessor}{\#if\ defined(STM32F415xx)\ ||\ defined(STM32F417xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02813}02813\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRYP\_CLK\_SLEEP\_ENABLE()\ \ (RCC-\/>AHB2LPENR\ |=\ (RCC\_AHB2LPENR\_CRYPLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02814}02814\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HASH\_CLK\_SLEEP\_ENABLE()\ \ (RCC-\/>AHB2LPENR\ |=\ (RCC\_AHB2LPENR\_HASHLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02815}02815\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02816}02816\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRYP\_CLK\_SLEEP\_DISABLE()\ (RCC-\/>AHB2LPENR\ \&=\ \string~(RCC\_AHB2LPENR\_CRYPLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02817}02817\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HASH\_CLK\_SLEEP\_DISABLE()\ (RCC-\/>AHB2LPENR\ \&=\ \string~(RCC\_AHB2LPENR\_HASHLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02818}02818\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F415xx\ ||\ STM32F417xx\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02822}02822\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02831}02831\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FSMC\_CLK\_SLEEP\_ENABLE()\ \ (RCC-\/>AHB3LPENR\ |=\ (RCC\_AHB3LPENR\_FSMCLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02832}02832\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FSMC\_CLK\_SLEEP\_DISABLE()\ (RCC-\/>AHB3LPENR\ \&=\ \string~(RCC\_AHB3LPENR\_FSMCLPEN))}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02836}02836\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02845}02845\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM6\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_TIM6LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02846}02846\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM7\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_TIM7LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02847}02847\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM12\_CLK\_SLEEP\_ENABLE()\ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_TIM12LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02848}02848\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM13\_CLK\_SLEEP\_ENABLE()\ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_TIM13LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02849}02849\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM14\_CLK\_SLEEP\_ENABLE()\ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_TIM14LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02850}02850\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART3\_CLK\_SLEEP\_ENABLE()\ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_USART3LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02851}02851\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART4\_CLK\_SLEEP\_ENABLE()\ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_UART4LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02852}02852\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART5\_CLK\_SLEEP\_ENABLE()\ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_UART5LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02853}02853\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN1\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_CAN1LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02854}02854\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN2\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_CAN2LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02855}02855\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_DACLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02856}02856\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM2\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_TIM2LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02857}02857\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM3\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_TIM3LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02858}02858\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM4\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_TIM4LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02859}02859\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI3\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_SPI3LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02860}02860\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C3\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_I2C3LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02861}02861\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02862}02862\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM2\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_TIM2LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02863}02863\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM3\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_TIM3LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02864}02864\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM4\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_TIM4LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02865}02865\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI3\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_SPI3LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02866}02866\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C3\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_I2C3LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02867}02867\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM6\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_TIM6LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02868}02868\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM7\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_TIM7LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02869}02869\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM12\_CLK\_SLEEP\_DISABLE()\ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_TIM12LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02870}02870\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM13\_CLK\_SLEEP\_DISABLE()\ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_TIM13LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02871}02871\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM14\_CLK\_SLEEP\_DISABLE()\ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_TIM14LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02872}02872\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART3\_CLK\_SLEEP\_DISABLE()\ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_USART3LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02873}02873\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART4\_CLK\_SLEEP\_DISABLE()\ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_UART4LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02874}02874\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART5\_CLK\_SLEEP\_DISABLE()\ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_UART5LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02875}02875\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN1\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_CAN1LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02876}02876\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN2\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_CAN2LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02877}02877\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC\_CLK\_SLEEP\_DISABLE()\ \ \ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_DACLPEN))}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02881}02881\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02890}02890\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM8\_CLK\_SLEEP\_ENABLE()\ (RCC-\/>APB2LPENR\ |=\ (RCC\_APB2LPENR\_TIM8LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02891}02891\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC2\_CLK\_SLEEP\_ENABLE()\ (RCC-\/>APB2LPENR\ |=\ (RCC\_APB2LPENR\_ADC2LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02892}02892\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC3\_CLK\_SLEEP\_ENABLE()\ (RCC-\/>APB2LPENR\ |=\ (RCC\_APB2LPENR\_ADC3LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02893}02893\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDIO\_CLK\_SLEEP\_ENABLE()\ (RCC-\/>APB2LPENR\ |=\ (RCC\_APB2LPENR\_SDIOLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02894}02894\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI4\_CLK\_SLEEP\_ENABLE()\ (RCC-\/>APB2LPENR\ |=\ (RCC\_APB2LPENR\_SPI4LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02895}02895\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM10\_CLK\_SLEEP\_ENABLE()(RCC-\/>APB2LPENR\ |=\ (RCC\_APB2LPENR\_TIM10LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02896}02896\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02897}02897\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDIO\_CLK\_SLEEP\_DISABLE()\ (RCC-\/>APB2LPENR\ \&=\ \string~(RCC\_APB2LPENR\_SDIOLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02898}02898\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI4\_CLK\_SLEEP\_DISABLE()\ (RCC-\/>APB2LPENR\ \&=\ \string~(RCC\_APB2LPENR\_SPI4LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02899}02899\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM10\_CLK\_SLEEP\_DISABLE()(RCC-\/>APB2LPENR\ \&=\ \string~(RCC\_APB2LPENR\_TIM10LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02900}02900\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM8\_CLK\_SLEEP\_DISABLE()\ (RCC-\/>APB2LPENR\ \&=\ \string~(RCC\_APB2LPENR\_TIM8LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02901}02901\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC2\_CLK\_SLEEP\_DISABLE()\ (RCC-\/>APB2LPENR\ \&=\ \string~(RCC\_APB2LPENR\_ADC2LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02902}02902\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC3\_CLK\_SLEEP\_DISABLE()\ (RCC-\/>APB2LPENR\ \&=\ \string~(RCC\_APB2LPENR\_ADC3LPEN))}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02906}02906\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F405xx\ ||\ STM32F415xx\ ||\ STM32F407xx\ ||\ STM32F417xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02907}02907\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02908}02908\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02909}02909\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ STM32F401xE/STM32F401xC\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02910}02910\ \textcolor{preprocessor}{\#if\ defined(STM32F401xC)\ ||\ defined(STM32F401xE)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02918}02918\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOD\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02919}02919\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02920}02920\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_GPIODEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02921}02921\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02922}02922\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_GPIODEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02923}02923\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02924}02924\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02925}02925\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOE\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02926}02926\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02927}02927\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_GPIOEEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02928}02928\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02929}02929\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_GPIOEEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02930}02930\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02931}02931\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02932}02932\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_CLK\_ENABLE()\ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02933}02933\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02934}02934\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_CRCEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02935}02935\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02936}02936\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_CRCEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02937}02937\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02938}02938\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02939}02939\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CCMDATARAMEN\_CLK\_ENABLE()\ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02940}02940\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02941}02941\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_CCMDATARAMEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02942}02942\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02943}02943\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_CCMDATARAMEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02944}02944\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02945}02945\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02946}02946\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02947}02947\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOD\_CLK\_DISABLE()\ \ \ \ \ \ \ \ (RCC-\/>AHB1ENR\ \&=\ \string~(RCC\_AHB1ENR\_GPIODEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02948}02948\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOE\_CLK\_DISABLE()\ \ \ \ \ \ \ \ (RCC-\/>AHB1ENR\ \&=\ \string~(RCC\_AHB1ENR\_GPIOEEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02949}02949\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB1ENR\ \&=\ \string~(RCC\_AHB1ENR\_CRCEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02950}02950\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CCMDATARAMEN\_CLK\_DISABLE()\ (RCC-\/>AHB1ENR\ \&=\ \string~(RCC\_AHB1ENR\_CCMDATARAMEN))}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02954}02954\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02962}02962\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOD\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_GPIODEN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02963}02963\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOE\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_GPIOEEN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02964}02964\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_CRCEN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02965}02965\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CCMDATARAMEN\_IS\_CLK\_ENABLED()\ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_CCMDATARAMEN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02966}02966\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02967}02967\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOD\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_GPIODEN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02968}02968\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOE\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_GPIOEEN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02969}02969\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_CRCEN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02970}02970\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CCMDATARAMEN\_IS\_CLK\_DISABLED()\ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_CCMDATARAMEN))\ ==\ RESET)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02974}02974\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02982}02982\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_FS\_CLK\_ENABLE()\ \ do\ \{(RCC-\/>AHB2ENR\ |=\ (RCC\_AHB2ENR\_OTGFSEN));\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02983}02983\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_SYSCFG\_CLK\_ENABLE();\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02984}02984\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02985}02985\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02986}02986\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_FS\_CLK\_DISABLE()\ (RCC-\/>AHB2ENR\ \&=\ \string~(RCC\_AHB2ENR\_OTGFSEN))}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02990}02990\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02998}02998\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_FS\_IS\_CLK\_ENABLED()\ \ ((RCC-\/>AHB2ENR\ \&\ (RCC\_AHB2ENR\_OTGFSEN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l02999}02999\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_FS\_IS\_CLK\_DISABLED()\ ((RCC-\/>AHB2ENR\ \&\ (RCC\_AHB2ENR\_OTGFSEN))\ ==\ RESET)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03003}03003\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03011}03011\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM2\_CLK\_ENABLE()\ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03012}03012\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03013}03013\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM2EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03014}03014\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03015}03015\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM2EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03016}03016\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03017}03017\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03018}03018\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM3\_CLK\_ENABLE()\ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03019}03019\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03020}03020\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM3EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03021}03021\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03022}03022\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM3EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03023}03023\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03024}03024\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03025}03025\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM4\_CLK\_ENABLE()\ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03026}03026\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03027}03027\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM4EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03028}03028\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03029}03029\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM4EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03030}03030\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03031}03031\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03032}03032\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI3\_CLK\_ENABLE()\ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03033}03033\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03034}03034\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_SPI3EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03035}03035\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03036}03036\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_SPI3EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03037}03037\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03038}03038\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03039}03039\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C3\_CLK\_ENABLE()\ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03040}03040\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03041}03041\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_I2C3EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03042}03042\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03043}03043\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_I2C3EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03044}03044\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03045}03045\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03046}03046\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM2\_CLK\_DISABLE()\ \ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_TIM2EN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03047}03047\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM3\_CLK\_DISABLE()\ \ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_TIM3EN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03048}03048\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM4\_CLK\_DISABLE()\ \ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_TIM4EN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03049}03049\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI3\_CLK\_DISABLE()\ \ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_SPI3EN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03050}03050\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C3\_CLK\_DISABLE()\ \ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_I2C3EN))}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03054}03054\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03062}03062\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM2\_IS\_CLK\_ENABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM2EN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03063}03063\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM3\_IS\_CLK\_ENABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM3EN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03064}03064\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM4\_IS\_CLK\_ENABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM4EN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03065}03065\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI3\_IS\_CLK\_ENABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_SPI3EN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03066}03066\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C3\_IS\_CLK\_ENABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_I2C3EN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03067}03067\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03068}03068\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM2\_IS\_CLK\_DISABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM2EN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03069}03069\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM3\_IS\_CLK\_DISABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM3EN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03070}03070\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM4\_IS\_CLK\_DISABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM4EN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03071}03071\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI3\_IS\_CLK\_DISABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_SPI3EN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03072}03072\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C3\_IS\_CLK\_DISABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_I2C3EN))\ ==\ RESET)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03076}03076\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03084}03084\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDIO\_CLK\_ENABLE()\ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03085}03085\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03086}03086\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_SDIOEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03087}03087\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03088}03088\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_SDIOEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03089}03089\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03090}03090\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03091}03091\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI4\_CLK\_ENABLE()\ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03092}03092\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03093}03093\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_SPI4EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03094}03094\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03095}03095\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_SPI4EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03096}03096\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03097}03097\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03098}03098\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM10\_CLK\_ENABLE()\ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03099}03099\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03100}03100\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_TIM10EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03101}03101\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03102}03102\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_TIM10EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03103}03103\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03104}03104\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03105}03105\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03106}03106\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDIO\_CLK\_DISABLE()\ \ \ (RCC-\/>APB2ENR\ \&=\ \string~(RCC\_APB2ENR\_SDIOEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03107}03107\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI4\_CLK\_DISABLE()\ \ \ (RCC-\/>APB2ENR\ \&=\ \string~(RCC\_APB2ENR\_SPI4EN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03108}03108\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM10\_CLK\_DISABLE()\ \ (RCC-\/>APB2ENR\ \&=\ \string~(RCC\_APB2ENR\_TIM10EN))}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03112}03112\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03120}03120\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDIO\_IS\_CLK\_ENABLED()\ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_SDIOEN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03121}03121\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI4\_IS\_CLK\_ENABLED()\ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_SPI4EN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03122}03122\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM10\_IS\_CLK\_ENABLED()\ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_TIM10EN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03123}03123\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03124}03124\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDIO\_IS\_CLK\_DISABLED()\ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_SDIOEN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03125}03125\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI4\_IS\_CLK\_DISABLED()\ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_SPI4EN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03126}03126\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM10\_IS\_CLK\_DISABLED()\ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_TIM10EN))\ ==\ RESET)}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03134}03134\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AHB1\_FORCE\_RESET()\ \ \ \ (RCC-\/>AHB1RSTR\ =\ 0x0060109FU)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03135}03135\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOD\_FORCE\_RESET()\ \ \ (RCC-\/>AHB1RSTR\ |=\ (RCC\_AHB1RSTR\_GPIODRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03136}03136\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOE\_FORCE\_RESET()\ \ \ (RCC-\/>AHB1RSTR\ |=\ (RCC\_AHB1RSTR\_GPIOERST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03137}03137\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>AHB1RSTR\ |=\ (RCC\_AHB1RSTR\_CRCRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03138}03138\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03139}03139\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AHB1\_RELEASE\_RESET()\ \ (RCC-\/>AHB1RSTR\ =\ 0x00U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03140}03140\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOD\_RELEASE\_RESET()\ (RCC-\/>AHB1RSTR\ \&=\ \string~(RCC\_AHB1RSTR\_GPIODRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03141}03141\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOE\_RELEASE\_RESET()\ (RCC-\/>AHB1RSTR\ \&=\ \string~(RCC\_AHB1RSTR\_GPIOERST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03142}03142\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_RELEASE\_RESET()\ \ \ (RCC-\/>AHB1RSTR\ \&=\ \string~(RCC\_AHB1RSTR\_CRCRST))}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03146}03146\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03151}03151\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AHB2\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ (RCC-\/>AHB2RSTR\ =\ 0x00000080U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03152}03152\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_FS\_FORCE\_RESET()\ \ \ (RCC-\/>AHB2RSTR\ |=\ (RCC\_AHB2RSTR\_OTGFSRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03153}03153\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03154}03154\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AHB2\_RELEASE\_RESET()\ \ (RCC-\/>AHB2RSTR\ =\ 0x00U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03155}03155\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_FS\_RELEASE\_RESET()\ (RCC-\/>AHB2RSTR\ \&=\ \string~(RCC\_AHB2RSTR\_OTGFSRST))}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03159}03159\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03164}03164\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_APB1\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB1RSTR\ =\ 0x10E2C80FU)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03165}03165\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM2\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_TIM2RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03166}03166\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM3\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_TIM3RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03167}03167\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM4\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_TIM4RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03168}03168\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI3\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_SPI3RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03169}03169\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C3\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_I2C3RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03170}03170\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03171}03171\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_APB1\_RELEASE\_RESET()\ \ \ (RCC-\/>APB1RSTR\ =\ 0x00U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03172}03172\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM2\_RELEASE\_RESET()\ \ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_TIM2RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03173}03173\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM3\_RELEASE\_RESET()\ \ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_TIM3RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03174}03174\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM4\_RELEASE\_RESET()\ \ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_TIM4RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03175}03175\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI3\_RELEASE\_RESET()\ \ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_SPI3RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03176}03176\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C3\_RELEASE\_RESET()\ \ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_I2C3RST))}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03180}03180\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03185}03185\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_APB2\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB2RSTR\ =\ 0x00077931U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03186}03186\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDIO\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB2RSTR\ |=\ (RCC\_APB2RSTR\_SDIORST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03187}03187\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI4\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB2RSTR\ |=\ (RCC\_APB2RSTR\_SPI4RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03188}03188\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM10\_FORCE\_RESET()\ \ \ \ (RCC-\/>APB2RSTR\ |=\ (RCC\_APB2RSTR\_TIM10RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03189}03189\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03190}03190\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_APB2\_RELEASE\_RESET()\ \ \ (RCC-\/>APB2RSTR\ =\ 0x00U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03191}03191\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDIO\_RELEASE\_RESET()\ \ \ (RCC-\/>APB2RSTR\ \&=\ \string~(RCC\_APB2RSTR\_SDIORST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03192}03192\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI4\_RELEASE\_RESET()\ \ \ (RCC-\/>APB2RSTR\ \&=\ \string~(RCC\_APB2RSTR\_SPI4RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03193}03193\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM10\_RELEASE\_RESET()\ \ (RCC-\/>APB2RSTR\ \&=\ \string~(RCC\_APB2RSTR\_TIM10RST))}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03197}03197\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03202}03202\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AHB3\_FORCE\_RESET()\ (RCC-\/>AHB3RSTR\ =\ 0xFFFFFFFFU)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03203}03203\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AHB3\_RELEASE\_RESET()\ (RCC-\/>AHB3RSTR\ =\ 0x00U)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03207}03207\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03216}03216\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOD\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_GPIODLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03217}03217\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOE\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_GPIOELPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03218}03218\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ (RCC-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_CRCLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03219}03219\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FLITF\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_FLITFLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03220}03220\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SRAM1\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_SRAM1LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03221}03221\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03222}03222\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOD\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>AHB1LPENR\ \&=\ \string~(RCC\_AHB1LPENR\_GPIODLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03223}03223\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOE\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>AHB1LPENR\ \&=\ \string~(RCC\_AHB1LPENR\_GPIOELPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03224}03224\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ (RCC-\/>AHB1LPENR\ \&=\ \string~(RCC\_AHB1LPENR\_CRCLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03225}03225\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FLITF\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>AHB1LPENR\ \&=\ \string~(RCC\_AHB1LPENR\_FLITFLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03226}03226\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SRAM1\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>AHB1LPENR\ \&=\ \string~(RCC\_AHB1LPENR\_SRAM1LPEN))}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03230}03230\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03239}03239\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_FS\_CLK\_SLEEP\_ENABLE()\ \ (RCC-\/>AHB2LPENR\ |=\ (RCC\_AHB2LPENR\_OTGFSLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03240}03240\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03241}03241\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_FS\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>AHB2LPENR\ \&=\ \string~(RCC\_AHB2LPENR\_OTGFSLPEN))}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03245}03245\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03254}03254\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM2\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_TIM2LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03255}03255\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM3\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_TIM3LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03256}03256\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM4\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_TIM4LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03257}03257\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI3\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_SPI3LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03258}03258\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C3\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_I2C3LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03259}03259\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03260}03260\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM2\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_TIM2LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03261}03261\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM3\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_TIM3LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03262}03262\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM4\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_TIM4LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03263}03263\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI3\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_SPI3LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03264}03264\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C3\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_I2C3LPEN))}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03268}03268\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03277}03277\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDIO\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>APB2LPENR\ |=\ (RCC\_APB2LPENR\_SDIOLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03278}03278\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI4\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>APB2LPENR\ |=\ (RCC\_APB2LPENR\_SPI4LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03279}03279\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM10\_CLK\_SLEEP\_ENABLE()\ \ \ (RCC-\/>APB2LPENR\ |=\ (RCC\_APB2LPENR\_TIM10LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03280}03280\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03281}03281\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDIO\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>APB2LPENR\ \&=\ \string~(RCC\_APB2LPENR\_SDIOLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03282}03282\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI4\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>APB2LPENR\ \&=\ \string~(RCC\_APB2LPENR\_SPI4LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03283}03283\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM10\_CLK\_SLEEP\_DISABLE()\ \ (RCC-\/>APB2LPENR\ \&=\ \string~(RCC\_APB2LPENR\_TIM10LPEN))}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03287}03287\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F401xC\ ||\ STM32F401xE*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03288}03288\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03289}03289\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03290}03290\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ STM32F410xx\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03291}03291\ \textcolor{preprocessor}{\#if\ defined(STM32F410Tx)\ ||\ defined(STM32F410Cx)\ ||\ defined(STM32F410Rx)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03299}03299\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_CLK\_ENABLE()\ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03300}03300\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03301}03301\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_CRCEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03302}03302\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03303}03303\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_CRCEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03304}03304\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03305}03305\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03306}03306\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RNG\_CLK\_ENABLE()\ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03307}03307\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03308}03308\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_RNGEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03309}03309\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03310}03310\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_RNGEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03311}03311\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03312}03312\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03313}03313\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_CLK\_DISABLE()\ \ \ \ \ (RCC-\/>AHB1ENR\ \&=\ \string~(RCC\_AHB1ENR\_CRCEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03314}03314\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RNG\_CLK\_DISABLE()\ \ \ \ \ (RCC-\/>AHB1ENR\ \&=\ \string~(RCC\_AHB1ENR\_RNGEN))}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03318}03318\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03326}03326\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_IS\_CLK\_ENABLED()\ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_CRCEN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03327}03327\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RNG\_IS\_CLK\_ENABLED()\ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_RNGEN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03328}03328\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03329}03329\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_IS\_CLK\_DISABLED()\ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_CRCEN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03330}03330\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RNG\_IS\_CLK\_DISABLED()\ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_RNGEN))\ ==\ RESET)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03334}03334\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03339}03339\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM6\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03340}03340\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03341}03341\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM6EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03342}03342\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03343}03343\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM6EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03344}03344\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03345}03345\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03346}03346\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM1\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03347}03347\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03348}03348\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_LPTIM1EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03349}03349\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03350}03350\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_LPTIM1EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03351}03351\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03352}03352\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03353}03353\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RTCAPB\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03354}03354\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03355}03355\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_RTCAPBEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03356}03356\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03357}03357\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_RTCAPBEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03358}03358\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03359}03359\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03360}03360\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FMPI2C1\_CLK\_ENABLE()\ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03361}03361\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03362}03362\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_FMPI2C1EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03363}03363\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03364}03364\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_FMPI2C1EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03365}03365\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03366}03366\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03367}03367\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03368}03368\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03369}03369\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_DACEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03370}03370\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03371}03371\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_DACEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03372}03372\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03373}03373\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03374}03374\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03375}03375\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM6\_CLK\_DISABLE()\ \ \ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_TIM6EN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03376}03376\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RTCAPB\_CLK\_DISABLE()\ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_RTCAPBEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03377}03377\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM1\_CLK\_DISABLE()\ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_LPTIM1EN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03378}03378\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FMPI2C1\_CLK\_DISABLE()\ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_FMPI2C1EN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03379}03379\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC\_CLK\_DISABLE()\ \ \ \ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_DACEN))}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03383}03383\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03391}03391\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM6\_IS\_CLK\_ENABLED()\ \ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM6EN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03392}03392\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RTCAPB\_IS\_CLK\_ENABLED()\ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_RTCAPBEN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03393}03393\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM1\_IS\_CLK\_ENABLED()\ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_LPTIM1EN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03394}03394\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FMPI2C1\_IS\_CLK\_ENABLED()\ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_FMPI2C1EN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03395}03395\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC\_IS\_CLK\_ENABLED()\ \ \ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_DACEN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03396}03396\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03397}03397\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM6\_IS\_CLK\_DISABLED()\ \ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM6EN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03398}03398\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RTCAPB\_IS\_CLK\_DISABLED()\ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_RTCAPBEN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03399}03399\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM1\_IS\_CLK\_DISABLED()\ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_LPTIM1EN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03400}03400\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FMPI2C1\_IS\_CLK\_DISABLED()\ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_FMPI2C1EN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03401}03401\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC\_IS\_CLK\_DISABLED()\ \ \ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_DACEN))\ ==\ RESET)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03405}03405\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03410}03410\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI5\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03411}03411\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03412}03412\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_SPI5EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03413}03413\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03414}03414\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_SPI5EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03415}03415\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03416}03416\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03417}03417\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_EXTIT\_CLK\_ENABLE()\ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03418}03418\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03419}03419\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_EXTITEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03420}03420\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03421}03421\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_EXTITEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03422}03422\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03423}03423\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03424}03424\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI5\_CLK\_DISABLE()\ \ \ \ (RCC-\/>APB2ENR\ \&=\ \string~(RCC\_APB2ENR\_SPI5EN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03425}03425\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_EXTIT\_CLK\_DISABLE()\ \ \ (RCC-\/>APB2ENR\ \&=\ \string~(RCC\_APB2ENR\_EXTITEN))}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03429}03429\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03437}03437\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI5\_IS\_CLK\_ENABLED()\ \ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_SPI5EN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03438}03438\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_EXTIT\_IS\_CLK\_ENABLED()\ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_EXTITEN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03439}03439\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03440}03440\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI5\_IS\_CLK\_DISABLED()\ \ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_SPI5EN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03441}03441\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_EXTIT\_IS\_CLK\_DISABLED()\ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_EXTITEN))\ ==\ RESET)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03445}03445\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03450}03450\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AHB1\_FORCE\_RESET()\ \ \ \ (RCC-\/>AHB1RSTR\ =\ 0x80601087U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03451}03451\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>AHB1RSTR\ |=\ (RCC\_AHB1RSTR\_CRCRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03452}03452\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RNG\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>AHB1RSTR\ |=\ (RCC\_AHB1RSTR\_RNGRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03453}03453\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_RELEASE\_RESET()\ \ \ (RCC-\/>AHB1RSTR\ \&=\ \string~(RCC\_AHB1RSTR\_CRCRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03454}03454\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RNG\_RELEASE\_RESET()\ \ \ (RCC-\/>AHB1RSTR\ \&=\ \string~(RCC\_AHB1RSTR\_RNGRST))}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03458}03458\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03463}03463\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AHB2\_FORCE\_RESET()}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03464}03464\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AHB2\_RELEASE\_RESET()}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03468}03468\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03473}03473\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AHB3\_FORCE\_RESET()}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03474}03474\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AHB3\_RELEASE\_RESET()}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03478}03478\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03483}03483\ \textcolor{preprocessor}{\#if\ defined\ (STM32F410Rx)\ ||\ defined\ (STM32F410Cx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03484}03484\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_APB1\_FORCE\_RESET()\ \ \ \ \ \ (RCC-\/>APB1RSTR\ =\ 0x31624A18U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03485}03485\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F410Rx\ ||\ STM32F410Cx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03486}03486\ \textcolor{preprocessor}{\#if\ defined\ (STM32F410Tx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03487}03487\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_APB1\_FORCE\_RESET()\ \ \ \ \ \ (RCC-\/>APB1RSTR\ =\ 0x31620A18U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03488}03488\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F410Tx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03489}03489\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM6\_FORCE\_RESET()\ \ \ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_TIM6RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03490}03490\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM1\_FORCE\_RESET()\ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_LPTIM1RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03491}03491\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FMPI2C1\_FORCE\_RESET()\ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_FMPI2C1RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03492}03492\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC\_FORCE\_RESET()\ \ \ \ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_DACRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03493}03493\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03494}03494\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM6\_RELEASE\_RESET()\ \ \ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_TIM6RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03495}03495\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM1\_RELEASE\_RESET()\ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_LPTIM1RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03496}03496\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FMPI2C1\_RELEASE\_RESET()\ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_FMPI2C1RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03497}03497\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC\_RELEASE\_RESET()\ \ \ \ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_DACRST))}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03501}03501\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03506}03506\ \textcolor{preprocessor}{\#if\ defined\ (STM32F410Rx)\ ||\ defined\ (STM32F410Cx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03507}03507\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_APB2\_FORCE\_RESET()\ \ \ \ \ \ (RCC-\/>APB2RSTR\ =\ 0x00155131U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03508}03508\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F410Rx\ ||\ STM32F410Cx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03509}03509\ \textcolor{preprocessor}{\#if\ defined\ (STM32F410Tx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03510}03510\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_APB2\_FORCE\_RESET()\ \ \ \ \ \ (RCC-\/>APB2RSTR\ =\ 0x00055111U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03511}03511\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F410Tx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03512}03512\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI5\_FORCE\_RESET()\ \ \ \ \ \ (RCC-\/>APB2RSTR\ |=\ (RCC\_APB2RSTR\_SPI5RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03513}03513\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI5\_RELEASE\_RESET()\ \ \ \ (RCC-\/>APB2RSTR\ \&=\ \string~(RCC\_APB2RSTR\_SPI5RST))}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03517}03517\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03526}03526\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RNG\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ (RCC-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_RNGLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03527}03527\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ (RCC-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_CRCLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03528}03528\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FLITF\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_FLITFLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03529}03529\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SRAM1\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_SRAM1LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03530}03530\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03531}03531\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RNG\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ (RCC-\/>AHB1LPENR\ \&=\ \string~(RCC\_AHB1LPENR\_RNGLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03532}03532\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ (RCC-\/>AHB1LPENR\ \&=\ \string~(RCC\_AHB1LPENR\_CRCLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03533}03533\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FLITF\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>AHB1LPENR\ \&=\ \string~(RCC\_AHB1LPENR\_FLITFLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03534}03534\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SRAM1\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>AHB1LPENR\ \&=\ \string~(RCC\_AHB1LPENR\_SRAM1LPEN))}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03538}03538\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03543}03543\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM6\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_TIM6LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03544}03544\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM1\_CLK\_SLEEP\_ENABLE()\ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_LPTIM1LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03545}03545\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RTCAPB\_CLK\_SLEEP\_ENABLE()\ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_RTCAPBLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03546}03546\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FMPI2C1\_CLK\_SLEEP\_ENABLE()\ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_FMPI2C1LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03547}03547\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_DACLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03548}03548\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03549}03549\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM6\_CLK\_SLEEP\_DISABLE()\ \ \ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_TIM6LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03550}03550\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM1\_CLK\_SLEEP\_DISABLE()\ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_LPTIM1LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03551}03551\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RTCAPB\_CLK\_SLEEP\_DISABLE()\ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_RTCAPBLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03552}03552\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FMPI2C1\_CLK\_SLEEP\_DISABLE()\ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_FMPI2C1LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03553}03553\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_DACLPEN))}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03557}03557\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03562}03562\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI5\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ (RCC-\/>APB2LPENR\ |=\ (RCC\_APB2LPENR\_SPI5LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03563}03563\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_EXTIT\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>APB2LPENR\ |=\ (RCC\_APB2LPENR\_EXTITLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03564}03564\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI5\_CLK\_SLEEP\_DISABLE()\ \ \ \ (RCC-\/>APB2LPENR\ \&=\ \string~(RCC\_APB2LPENR\_SPI5LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03565}03565\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_EXTIT\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>APB2LPENR\ \&=\ \string~(RCC\_APB2LPENR\_EXTITLPEN))}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03569}03569\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03570}03570\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F410Tx\ ||\ STM32F410Cx\ ||\ STM32F410Rx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03571}03571\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03572}03572\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03573}03573\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ STM32F411xx\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03574}03574\ \textcolor{preprocessor}{\#if\ defined(STM32F411xE)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03582}03582\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CCMDATARAMEN\_CLK\_ENABLE()\ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03583}03583\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03584}03584\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_CCMDATARAMEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03585}03585\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03586}03586\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_CCMDATARAMEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03587}03587\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03588}03588\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03589}03589\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOD\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03590}03590\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03591}03591\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_GPIODEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03592}03592\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03593}03593\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_GPIODEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03594}03594\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03595}03595\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03596}03596\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOE\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03597}03597\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03598}03598\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_GPIOEEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03599}03599\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03600}03600\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_GPIOEEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03601}03601\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03602}03602\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03603}03603\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_CLK\_ENABLE()\ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03604}03604\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03605}03605\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_CRCEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03606}03606\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03607}03607\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_CRCEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03608}03608\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03609}03609\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03610}03610\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOD\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB1ENR\ \&=\ \string~(RCC\_AHB1ENR\_GPIODEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03611}03611\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOE\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB1ENR\ \&=\ \string~(RCC\_AHB1ENR\_GPIOEEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03612}03612\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CCMDATARAMEN\_CLK\_DISABLE()\ \ \ \ (RCC-\/>AHB1ENR\ \&=\ \string~(RCC\_AHB1ENR\_CCMDATARAMEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03613}03613\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB1ENR\ \&=\ \string~(RCC\_AHB1ENR\_CRCEN))}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03617}03617\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03625}03625\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOD\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_GPIODEN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03626}03626\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOE\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_GPIOEEN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03627}03627\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CCMDATARAMEN\_IS\_CLK\_ENABLED()\ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_CCMDATARAMEN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03628}03628\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_CRCEN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03629}03629\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03630}03630\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOD\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_GPIODEN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03631}03631\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOE\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_GPIOEEN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03632}03632\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CCMDATARAMEN\_IS\_CLK\_DISABLED()\ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_CCMDATARAMEN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03633}03633\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_CRCEN))\ ==\ RESET)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03637}03637\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03645}03645\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_FS\_CLK\_ENABLE()\ \ do\ \{(RCC-\/>AHB2ENR\ |=\ (RCC\_AHB2ENR\_OTGFSEN));\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03646}03646\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_SYSCFG\_CLK\_ENABLE();\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03647}03647\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03648}03648\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03649}03649\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_FS\_CLK\_DISABLE()\ (RCC-\/>AHB2ENR\ \&=\ \string~(RCC\_AHB2ENR\_OTGFSEN))}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03653}03653\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03661}03661\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_FS\_IS\_CLK\_ENABLED()\ \ ((RCC-\/>AHB2ENR\ \&\ (RCC\_AHB2ENR\_OTGFSEN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03662}03662\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_FS\_IS\_CLK\_DISABLED()\ ((RCC-\/>AHB2ENR\ \&\ (RCC\_AHB2ENR\_OTGFSEN))\ ==\ RESET)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03666}03666\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03674}03674\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM2\_CLK\_ENABLE()\ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03675}03675\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03676}03676\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM2EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03677}03677\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03678}03678\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM2EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03679}03679\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03680}03680\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03681}03681\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM3\_CLK\_ENABLE()\ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03682}03682\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03683}03683\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM3EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03684}03684\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03685}03685\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM3EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03686}03686\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03687}03687\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03688}03688\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM4\_CLK\_ENABLE()\ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03689}03689\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03690}03690\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM4EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03691}03691\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03692}03692\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM4EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03693}03693\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03694}03694\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03695}03695\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI3\_CLK\_ENABLE()\ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03696}03696\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03697}03697\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_SPI3EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03698}03698\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03699}03699\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_SPI3EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03700}03700\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03701}03701\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03702}03702\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C3\_CLK\_ENABLE()\ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03703}03703\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03704}03704\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_I2C3EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03705}03705\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03706}03706\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_I2C3EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03707}03707\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03708}03708\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03709}03709\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM2\_CLK\_DISABLE()\ \ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_TIM2EN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03710}03710\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM3\_CLK\_DISABLE()\ \ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_TIM3EN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03711}03711\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM4\_CLK\_DISABLE()\ \ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_TIM4EN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03712}03712\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI3\_CLK\_DISABLE()\ \ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_SPI3EN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03713}03713\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C3\_CLK\_DISABLE()\ \ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_I2C3EN))}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03717}03717\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03725}03725\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM2\_IS\_CLK\_ENABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM2EN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03726}03726\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM3\_IS\_CLK\_ENABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM3EN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03727}03727\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM4\_IS\_CLK\_ENABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM4EN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03728}03728\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI3\_IS\_CLK\_ENABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_SPI3EN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03729}03729\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C3\_IS\_CLK\_ENABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_I2C3EN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03730}03730\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03731}03731\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM2\_IS\_CLK\_DISABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM2EN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03732}03732\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM3\_IS\_CLK\_DISABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM3EN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03733}03733\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM4\_IS\_CLK\_DISABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM4EN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03734}03734\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI3\_IS\_CLK\_DISABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_SPI3EN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03735}03735\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C3\_IS\_CLK\_DISABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_I2C3EN))\ ==\ RESET)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03739}03739\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03744}03744\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI5\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03745}03745\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03746}03746\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_SPI5EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03747}03747\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03748}03748\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_SPI5EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03749}03749\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03750}03750\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03751}03751\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDIO\_CLK\_ENABLE()\ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03752}03752\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03753}03753\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_SDIOEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03754}03754\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03755}03755\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_SDIOEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03756}03756\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03757}03757\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03758}03758\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI4\_CLK\_ENABLE()\ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03759}03759\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03760}03760\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_SPI4EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03761}03761\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03762}03762\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_SPI4EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03763}03763\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03764}03764\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03765}03765\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM10\_CLK\_ENABLE()\ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03766}03766\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03767}03767\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_TIM10EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03768}03768\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03769}03769\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_TIM10EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03770}03770\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03771}03771\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03772}03772\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDIO\_CLK\_DISABLE()\ \ \ (RCC-\/>APB2ENR\ \&=\ \string~(RCC\_APB2ENR\_SDIOEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03773}03773\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI4\_CLK\_DISABLE()\ \ \ (RCC-\/>APB2ENR\ \&=\ \string~(RCC\_APB2ENR\_SPI4EN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03774}03774\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM10\_CLK\_DISABLE()\ \ (RCC-\/>APB2ENR\ \&=\ \string~(RCC\_APB2ENR\_TIM10EN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03775}03775\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI5\_CLK\_DISABLE()\ \ \ (RCC-\/>APB2ENR\ \&=\ \string~(RCC\_APB2ENR\_SPI5EN))}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03779}03779\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03787}03787\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDIO\_IS\_CLK\_ENABLED()\ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_SDIOEN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03788}03788\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI4\_IS\_CLK\_ENABLED()\ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_SPI4EN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03789}03789\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM10\_IS\_CLK\_ENABLED()\ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_TIM10EN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03790}03790\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI5\_IS\_CLK\_ENABLED()\ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_SPI5EN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03791}03791\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03792}03792\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDIO\_IS\_CLK\_DISABLED()\ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_SDIOEN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03793}03793\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI4\_IS\_CLK\_DISABLED()\ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_SPI4EN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03794}03794\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM10\_IS\_CLK\_DISABLED()\ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_TIM10EN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03795}03795\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI5\_IS\_CLK\_DISABLED()\ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_SPI5EN))\ ==\ RESET)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03799}03799\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03804}03804\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AHB1\_FORCE\_RESET()\ \ \ \ (RCC-\/>AHB1RSTR\ =\ 0x0060109FU)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03805}03805\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOD\_FORCE\_RESET()\ \ \ (RCC-\/>AHB1RSTR\ |=\ (RCC\_AHB1RSTR\_GPIODRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03806}03806\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOE\_FORCE\_RESET()\ \ \ (RCC-\/>AHB1RSTR\ |=\ (RCC\_AHB1RSTR\_GPIOERST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03807}03807\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>AHB1RSTR\ |=\ (RCC\_AHB1RSTR\_CRCRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03808}03808\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03809}03809\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOD\_RELEASE\_RESET()\ \ (RCC-\/>AHB1RSTR\ \&=\ \string~(RCC\_AHB1RSTR\_GPIODRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03810}03810\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOE\_RELEASE\_RESET()\ \ (RCC-\/>AHB1RSTR\ \&=\ \string~(RCC\_AHB1RSTR\_GPIOERST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03811}03811\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_RELEASE\_RESET()\ \ \ \ (RCC-\/>AHB1RSTR\ \&=\ \string~(RCC\_AHB1RSTR\_CRCRST))}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03815}03815\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03820}03820\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AHB2\_FORCE\_RESET()\ \ \ \ (RCC-\/>AHB2RSTR\ =\ 0x00000080U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03821}03821\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_FS\_FORCE\_RESET()\ \ \ (RCC-\/>AHB2RSTR\ |=\ (RCC\_AHB2RSTR\_OTGFSRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03822}03822\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03823}03823\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AHB2\_RELEASE\_RESET()\ \ (RCC-\/>AHB2RSTR\ =\ 0x00U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03824}03824\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_FS\_RELEASE\_RESET()\ (RCC-\/>AHB2RSTR\ \&=\ \string~(RCC\_AHB2RSTR\_OTGFSRST))}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03828}03828\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03833}03833\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AHB3\_FORCE\_RESET()\ (RCC-\/>AHB3RSTR\ =\ 0xFFFFFFFFU)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03834}03834\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AHB3\_RELEASE\_RESET()\ (RCC-\/>AHB3RSTR\ =\ 0x00U)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03838}03838\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03843}03843\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_APB1\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB1RSTR\ =\ 0x10E2C80FU)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03844}03844\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM2\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_TIM2RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03845}03845\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM3\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_TIM3RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03846}03846\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM4\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_TIM4RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03847}03847\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI3\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_SPI3RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03848}03848\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C3\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_I2C3RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03849}03849\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03850}03850\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM2\_RELEASE\_RESET()\ \ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_TIM2RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03851}03851\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM3\_RELEASE\_RESET()\ \ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_TIM3RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03852}03852\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM4\_RELEASE\_RESET()\ \ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_TIM4RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03853}03853\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI3\_RELEASE\_RESET()\ \ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_SPI3RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03854}03854\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C3\_RELEASE\_RESET()\ \ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_I2C3RST))}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03858}03858\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03863}03863\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_APB2\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB2RSTR\ =\ 0x00177931U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03864}03864\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI5\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB2RSTR\ |=\ (RCC\_APB2RSTR\_SPI5RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03865}03865\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDIO\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB2RSTR\ |=\ (RCC\_APB2RSTR\_SDIORST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03866}03866\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI4\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB2RSTR\ |=\ (RCC\_APB2RSTR\_SPI4RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03867}03867\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM10\_FORCE\_RESET()\ \ \ \ (RCC-\/>APB2RSTR\ |=\ (RCC\_APB2RSTR\_TIM10RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03868}03868\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03869}03869\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDIO\_RELEASE\_RESET()\ \ \ (RCC-\/>APB2RSTR\ \&=\ \string~(RCC\_APB2RSTR\_SDIORST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03870}03870\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI4\_RELEASE\_RESET()\ \ \ (RCC-\/>APB2RSTR\ \&=\ \string~(RCC\_APB2RSTR\_SPI4RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03871}03871\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM10\_RELEASE\_RESET()\ \ (RCC-\/>APB2RSTR\ \&=\ \string~(RCC\_APB2RSTR\_TIM10RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03872}03872\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI5\_RELEASE\_RESET()\ \ \ (RCC-\/>APB2RSTR\ \&=\ \string~(RCC\_APB2RSTR\_SPI5RST))}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03876}03876\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03885}03885\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOD\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_GPIODLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03886}03886\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOE\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_GPIOELPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03887}03887\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ (RCC-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_CRCLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03888}03888\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FLITF\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_FLITFLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03889}03889\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SRAM1\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_SRAM1LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03890}03890\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03891}03891\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOD\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>AHB1LPENR\ \&=\ \string~(RCC\_AHB1LPENR\_GPIODLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03892}03892\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOE\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>AHB1LPENR\ \&=\ \string~(RCC\_AHB1LPENR\_GPIOELPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03893}03893\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ (RCC-\/>AHB1LPENR\ \&=\ \string~(RCC\_AHB1LPENR\_CRCLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03894}03894\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FLITF\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>AHB1LPENR\ \&=\ \string~(RCC\_AHB1LPENR\_FLITFLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03895}03895\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SRAM1\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>AHB1LPENR\ \&=\ \string~(RCC\_AHB1LPENR\_SRAM1LPEN))}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03899}03899\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03908}03908\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_FS\_CLK\_SLEEP\_ENABLE()\ \ (RCC-\/>AHB2LPENR\ |=\ (RCC\_AHB2LPENR\_OTGFSLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03909}03909\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_FS\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>AHB2LPENR\ \&=\ \string~(RCC\_AHB2LPENR\_OTGFSLPEN))}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03913}03913\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03918}03918\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM2\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_TIM2LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03919}03919\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM3\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_TIM3LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03920}03920\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM4\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_TIM4LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03921}03921\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI3\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_SPI3LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03922}03922\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C3\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_I2C3LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03923}03923\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03924}03924\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM2\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_TIM2LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03925}03925\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM3\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_TIM3LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03926}03926\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM4\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_TIM4LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03927}03927\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI3\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_SPI3LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03928}03928\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C3\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_I2C3LPEN))}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03932}03932\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03937}03937\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI5\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>APB2LPENR\ |=\ (RCC\_APB2LPENR\_SPI5LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03938}03938\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDIO\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>APB2LPENR\ |=\ (RCC\_APB2LPENR\_SDIOLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03939}03939\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI4\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>APB2LPENR\ |=\ (RCC\_APB2LPENR\_SPI4LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03940}03940\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM10\_CLK\_SLEEP\_ENABLE()\ \ \ (RCC-\/>APB2LPENR\ |=\ (RCC\_APB2LPENR\_TIM10LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03941}03941\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03942}03942\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDIO\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>APB2LPENR\ \&=\ \string~(RCC\_APB2LPENR\_SDIOLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03943}03943\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI4\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>APB2LPENR\ \&=\ \string~(RCC\_APB2LPENR\_SPI4LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03944}03944\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM10\_CLK\_SLEEP\_DISABLE()\ \ (RCC-\/>APB2LPENR\ \&=\ \string~(RCC\_APB2LPENR\_TIM10LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03945}03945\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI5\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>APB2LPENR\ \&=\ \string~(RCC\_APB2LPENR\_SPI5LPEN))}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03949}03949\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F411xE\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03950}03950\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03951}03951\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03952}03952\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ STM32F446xx\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03953}03953\ \textcolor{preprocessor}{\#if\ defined(STM32F446xx)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03961}03961\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_BKPSRAM\_CLK\_ENABLE()\ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03962}03962\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03963}03963\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_BKPSRAMEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03964}03964\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03965}03965\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_BKPSRAMEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03966}03966\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03967}03967\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03968}03968\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CCMDATARAMEN\_CLK\_ENABLE()\ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03969}03969\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03970}03970\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_CCMDATARAMEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03971}03971\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03972}03972\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_CCMDATARAMEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03973}03973\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03974}03974\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03975}03975\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_CLK\_ENABLE()\ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03976}03976\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03977}03977\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_CRCEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03978}03978\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03979}03979\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_CRCEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03980}03980\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03981}03981\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03982}03982\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOD\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03983}03983\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03984}03984\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_GPIODEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03985}03985\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03986}03986\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_GPIODEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03987}03987\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03988}03988\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03989}03989\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOE\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03990}03990\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03991}03991\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_GPIOEEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03992}03992\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03993}03993\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_GPIOEEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03994}03994\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03995}03995\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03996}03996\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOF\_CLK\_ENABLE()\ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03997}03997\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03998}03998\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_GPIOFEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l03999}03999\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04000}04000\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_GPIOFEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04001}04001\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04002}04002\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04003}04003\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOG\_CLK\_ENABLE()\ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04004}04004\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04005}04005\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_GPIOGEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04006}04006\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04007}04007\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_GPIOGEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04008}04008\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04009}04009\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04010}04010\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_HS\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04011}04011\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04012}04012\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_OTGHSEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04013}04013\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04014}04014\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_OTGHSEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04015}04015\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04016}04016\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04017}04017\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_HS\_ULPI\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04018}04018\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04019}04019\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_OTGHSULPIEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04020}04020\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04021}04021\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_OTGHSULPIEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04022}04022\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04023}04023\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04024}04024\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOD\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB1ENR\ \&=\ \string~(RCC\_AHB1ENR\_GPIODEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04025}04025\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOE\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB1ENR\ \&=\ \string~(RCC\_AHB1ENR\_GPIOEEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04026}04026\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOF\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB1ENR\ \&=\ \string~(RCC\_AHB1ENR\_GPIOFEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04027}04027\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOG\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB1ENR\ \&=\ \string~(RCC\_AHB1ENR\_GPIOGEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04028}04028\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_HS\_CLK\_DISABLE()\ \ \ \ \ \ (RCC-\/>AHB1ENR\ \&=\ \string~(RCC\_AHB1ENR\_OTGHSEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04029}04029\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_HS\_ULPI\_CLK\_DISABLE()\ (RCC-\/>AHB1ENR\ \&=\ \string~(RCC\_AHB1ENR\_OTGHSULPIEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04030}04030\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_BKPSRAM\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ (RCC-\/>AHB1ENR\ \&=\ \string~(RCC\_AHB1ENR\_BKPSRAMEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04031}04031\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CCMDATARAMEN\_CLK\_DISABLE()\ \ \ \ (RCC-\/>AHB1ENR\ \&=\ \string~(RCC\_AHB1ENR\_CCMDATARAMEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04032}04032\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB1ENR\ \&=\ \string~(RCC\_AHB1ENR\_CRCEN))}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04036}04036\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04044}04044\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOD\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_GPIODEN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04045}04045\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOE\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_GPIOEEN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04046}04046\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOF\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_GPIOFEN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04047}04047\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOG\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_GPIOGEN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04048}04048\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_HS\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_OTGHSEN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04049}04049\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_HS\_ULPI\_IS\_CLK\_ENABLED()\ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_OTGHSULPIEN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04050}04050\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_BKPSRAM\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_BKPSRAMEN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04051}04051\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CCMDATARAMEN\_IS\_CLK\_ENABLED()\ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_CCMDATARAMEN))!=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04052}04052\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_CRCEN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04053}04053\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04054}04054\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOD\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_GPIODEN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04055}04055\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOE\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_GPIOEEN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04056}04056\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOF\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_GPIOFEN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04057}04057\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOG\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_GPIOGEN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04058}04058\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_HS\_IS\_CLK\_DISABLED()\ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_OTGHSEN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04059}04059\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_HS\_ULPI\_IS\_CLK\_DISABLED()\ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_OTGHSULPIEN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04060}04060\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_BKPSRAM\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_BKPSRAMEN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04061}04061\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CCMDATARAMEN\_IS\_CLK\_DISABLED()\ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_CCMDATARAMEN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04062}04062\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_CRCEN))\ ==\ RESET)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04066}04066\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04074}04074\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DCMI\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04075}04075\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04076}04076\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_DCMIEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04077}04077\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04078}04078\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_DCMIEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04079}04079\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04080}04080\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04081}04081\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DCMI\_CLK\_DISABLE()\ \ (RCC-\/>AHB2ENR\ \&=\ \string~(RCC\_AHB2ENR\_DCMIEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04082}04082\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_FS\_CLK\_ENABLE()\ \ do\ \{(RCC-\/>AHB2ENR\ |=\ (RCC\_AHB2ENR\_OTGFSEN));\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04083}04083\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_SYSCFG\_CLK\_ENABLE();\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04084}04084\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04085}04085\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04086}04086\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_FS\_CLK\_DISABLE()\ (RCC-\/>AHB2ENR\ \&=\ \string~(RCC\_AHB2ENR\_OTGFSEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04087}04087\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04088}04088\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RNG\_CLK\_ENABLE()\ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04089}04089\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04090}04090\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_RNGEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04091}04091\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04092}04092\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_RNGEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04093}04093\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04094}04094\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04095}04095\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RNG\_CLK\_DISABLE()\ \ \ (RCC-\/>AHB2ENR\ \&=\ \string~(RCC\_AHB2ENR\_RNGEN))}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04099}04099\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04107}04107\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DCMI\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ ((RCC-\/>AHB2ENR\ \&\ (RCC\_AHB2ENR\_DCMIEN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04108}04108\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DCMI\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ ((RCC-\/>AHB2ENR\ \&\ (RCC\_AHB2ENR\_DCMIEN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04109}04109\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04110}04110\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_FS\_IS\_CLK\_ENABLED()\ \ ((RCC-\/>AHB2ENR\ \&\ (RCC\_AHB2ENR\_OTGFSEN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04111}04111\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_FS\_IS\_CLK\_DISABLED()\ ((RCC-\/>AHB2ENR\ \&\ (RCC\_AHB2ENR\_OTGFSEN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04112}04112\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04113}04113\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RNG\_IS\_CLK\_ENABLED()\ \ \ \ ((RCC-\/>AHB2ENR\ \&\ (RCC\_AHB2ENR\_RNGEN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04114}04114\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RNG\_IS\_CLK\_DISABLED()\ \ \ ((RCC-\/>AHB2ENR\ \&\ (RCC\_AHB2ENR\_RNGEN))\ ==\ RESET)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04118}04118\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04126}04126\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FMC\_CLK\_ENABLE()\ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04127}04127\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04128}04128\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB3ENR,\ RCC\_AHB3ENR\_FMCEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04129}04129\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04130}04130\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB3ENR,\ RCC\_AHB3ENR\_FMCEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04131}04131\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04132}04132\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04133}04133\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_QSPI\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04134}04134\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04135}04135\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB3ENR,\ RCC\_AHB3ENR\_QSPIEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04136}04136\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04137}04137\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB3ENR,\ RCC\_AHB3ENR\_QSPIEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04138}04138\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04139}04139\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04140}04140\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04141}04141\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FMC\_CLK\_DISABLE()\ \ \ \ (RCC-\/>AHB3ENR\ \&=\ \string~(RCC\_AHB3ENR\_FMCEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04142}04142\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_QSPI\_CLK\_DISABLE()\ \ \ (RCC-\/>AHB3ENR\ \&=\ \string~(RCC\_AHB3ENR\_QSPIEN))}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04146}04146\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04154}04154\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FMC\_IS\_CLK\_ENABLED()\ \ \ ((RCC-\/>AHB3ENR\ \&\ (RCC\_AHB3ENR\_FMCEN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04155}04155\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_QSPI\_IS\_CLK\_ENABLED()\ \ ((RCC-\/>AHB3ENR\ \&\ (RCC\_AHB3ENR\_QSPIEN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04156}04156\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04157}04157\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FMC\_IS\_CLK\_DISABLED()\ \ ((RCC-\/>AHB3ENR\ \&\ (RCC\_AHB3ENR\_FMCEN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04158}04158\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_QSPI\_IS\_CLK\_DISABLED()\ ((RCC-\/>AHB3ENR\ \&\ (RCC\_AHB3ENR\_QSPIEN))\ ==\ RESET)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04162}04162\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04170}04170\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM6\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04171}04171\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04172}04172\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM6EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04173}04173\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04174}04174\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM6EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04175}04175\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04176}04176\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04177}04177\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM7\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04178}04178\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04179}04179\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM7EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04180}04180\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04181}04181\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM7EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04182}04182\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04183}04183\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04184}04184\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM12\_CLK\_ENABLE()\ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04185}04185\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04186}04186\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM12EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04187}04187\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04188}04188\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM12EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04189}04189\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04190}04190\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04191}04191\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM13\_CLK\_ENABLE()\ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04192}04192\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04193}04193\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM13EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04194}04194\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04195}04195\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM13EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04196}04196\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04197}04197\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04198}04198\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM14\_CLK\_ENABLE()\ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04199}04199\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04200}04200\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM14EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04201}04201\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04202}04202\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM14EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04203}04203\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04204}04204\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04205}04205\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPDIFRX\_CLK\_ENABLE()\ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04206}04206\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04207}04207\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_SPDIFRXEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04208}04208\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04209}04209\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_SPDIFRXEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04210}04210\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04211}04211\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04212}04212\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART3\_CLK\_ENABLE()\ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04213}04213\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04214}04214\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_USART3EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04215}04215\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04216}04216\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_USART3EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04217}04217\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04218}04218\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04219}04219\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART4\_CLK\_ENABLE()\ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04220}04220\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04221}04221\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_UART4EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04222}04222\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04223}04223\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_UART4EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04224}04224\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04225}04225\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04226}04226\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART5\_CLK\_ENABLE()\ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04227}04227\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04228}04228\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_UART5EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04229}04229\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04230}04230\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_UART5EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04231}04231\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04232}04232\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04233}04233\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FMPI2C1\_CLK\_ENABLE()\ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04234}04234\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04235}04235\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_FMPI2C1EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04236}04236\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04237}04237\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_FMPI2C1EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04238}04238\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04239}04239\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04240}04240\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN1\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04241}04241\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04242}04242\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_CAN1EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04243}04243\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04244}04244\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_CAN1EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04245}04245\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04246}04246\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04247}04247\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN2\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04248}04248\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04249}04249\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_CAN2EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04250}04250\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04251}04251\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_CAN2EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04252}04252\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04253}04253\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04254}04254\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CEC\_CLK\_ENABLE()\ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04255}04255\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04256}04256\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_CECEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04257}04257\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04258}04258\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_CECEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04259}04259\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04260}04260\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04261}04261\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC\_CLK\_ENABLE()\ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04262}04262\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04263}04263\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_DACEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04264}04264\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04265}04265\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_DACEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04266}04266\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04267}04267\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04268}04268\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM2\_CLK\_ENABLE()\ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04269}04269\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04270}04270\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM2EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04271}04271\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04272}04272\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM2EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04273}04273\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04274}04274\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04275}04275\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM3\_CLK\_ENABLE()\ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04276}04276\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04277}04277\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM3EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04278}04278\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04279}04279\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM3EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04280}04280\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04281}04281\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04282}04282\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM4\_CLK\_ENABLE()\ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04283}04283\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04284}04284\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM4EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04285}04285\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04286}04286\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM4EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04287}04287\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04288}04288\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04289}04289\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI3\_CLK\_ENABLE()\ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04290}04290\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04291}04291\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_SPI3EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04292}04292\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04293}04293\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_SPI3EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04294}04294\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04295}04295\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04296}04296\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C3\_CLK\_ENABLE()\ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04297}04297\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04298}04298\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_I2C3EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04299}04299\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04300}04300\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_I2C3EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04301}04301\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04302}04302\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04303}04303\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM2\_CLK\_DISABLE()\ \ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_TIM2EN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04304}04304\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM3\_CLK\_DISABLE()\ \ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_TIM3EN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04305}04305\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM4\_CLK\_DISABLE()\ \ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_TIM4EN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04306}04306\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI3\_CLK\_DISABLE()\ \ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_SPI3EN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04307}04307\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C3\_CLK\_DISABLE()\ \ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_I2C3EN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04308}04308\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM6\_CLK\_DISABLE()\ \ \ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_TIM6EN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04309}04309\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM7\_CLK\_DISABLE()\ \ \ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_TIM7EN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04310}04310\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM12\_CLK\_DISABLE()\ \ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_TIM12EN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04311}04311\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM13\_CLK\_DISABLE()\ \ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_TIM13EN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04312}04312\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM14\_CLK\_DISABLE()\ \ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_TIM14EN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04313}04313\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPDIFRX\_CLK\_DISABLE()\ \ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_SPDIFRXEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04314}04314\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART3\_CLK\_DISABLE()\ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_USART3EN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04315}04315\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART4\_CLK\_DISABLE()\ \ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_UART4EN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04316}04316\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART5\_CLK\_DISABLE()\ \ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_UART5EN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04317}04317\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FMPI2C1\_CLK\_DISABLE()\ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_FMPI2C1EN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04318}04318\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN1\_CLK\_DISABLE()\ \ \ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_CAN1EN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04319}04319\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN2\_CLK\_DISABLE()\ \ \ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_CAN2EN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04320}04320\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CEC\_CLK\_DISABLE()\ \ \ \ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_CECEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04321}04321\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC\_CLK\_DISABLE()\ \ \ \ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_DACEN))}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04325}04325\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04333}04333\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM2\_IS\_CLK\_ENABLED()\ \ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM2EN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04334}04334\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM3\_IS\_CLK\_ENABLED()\ \ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM3EN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04335}04335\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM4\_IS\_CLK\_ENABLED()\ \ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM4EN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04336}04336\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI3\_IS\_CLK\_ENABLED()\ \ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_SPI3EN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04337}04337\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C3\_IS\_CLK\_ENABLED()\ \ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_I2C3EN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04338}04338\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM6\_IS\_CLK\_ENABLED()\ \ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM6EN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04339}04339\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM7\_IS\_CLK\_ENABLED()\ \ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM7EN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04340}04340\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM12\_IS\_CLK\_ENABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM12EN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04341}04341\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM13\_IS\_CLK\_ENABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM13EN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04342}04342\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM14\_IS\_CLK\_ENABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM14EN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04343}04343\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPDIFRX\_IS\_CLK\_ENABLED()\ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_SPDIFRXEN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04344}04344\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART3\_IS\_CLK\_ENABLED()\ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_USART3EN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04345}04345\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART4\_IS\_CLK\_ENABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_UART4EN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04346}04346\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART5\_IS\_CLK\_ENABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_UART5EN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04347}04347\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FMPI2C1\_IS\_CLK\_ENABLED()\ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_FMPI2C1EN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04348}04348\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN1\_IS\_CLK\_ENABLED()\ \ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_CAN1EN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04349}04349\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN2\_IS\_CLK\_ENABLED()\ \ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_CAN2EN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04350}04350\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CEC\_IS\_CLK\_ENABLED()\ \ \ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_CECEN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04351}04351\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC\_IS\_CLK\_ENABLED()\ \ \ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_DACEN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04352}04352\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04353}04353\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM2\_IS\_CLK\_DISABLED()\ \ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM2EN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04354}04354\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM3\_IS\_CLK\_DISABLED()\ \ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM3EN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04355}04355\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM4\_IS\_CLK\_DISABLED()\ \ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM4EN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04356}04356\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI3\_IS\_CLK\_DISABLED()\ \ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_SPI3EN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04357}04357\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C3\_IS\_CLK\_DISABLED()\ \ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_I2C3EN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04358}04358\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM6\_IS\_CLK\_DISABLED()\ \ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM6EN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04359}04359\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM7\_IS\_CLK\_DISABLED()\ \ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM7EN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04360}04360\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM12\_IS\_CLK\_DISABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM12EN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04361}04361\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM13\_IS\_CLK\_DISABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM13EN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04362}04362\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM14\_IS\_CLK\_DISABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM14EN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04363}04363\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPDIFRX\_IS\_CLK\_DISABLED()\ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_SPDIFRXEN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04364}04364\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART3\_IS\_CLK\_DISABLED()\ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_USART3EN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04365}04365\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART4\_IS\_CLK\_DISABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_UART4EN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04366}04366\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART5\_IS\_CLK\_DISABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_UART5EN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04367}04367\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FMPI2C1\_IS\_CLK\_DISABLED()\ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_FMPI2C1EN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04368}04368\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN1\_IS\_CLK\_DISABLED()\ \ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_CAN1EN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04369}04369\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN2\_IS\_CLK\_DISABLED()\ \ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_CAN2EN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04370}04370\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CEC\_IS\_CLK\_DISABLED()\ \ \ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_CECEN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04371}04371\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC\_IS\_CLK\_DISABLED()\ \ \ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_DACEN))\ ==\ RESET)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04375}04375\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04383}04383\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM8\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04384}04384\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04385}04385\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_TIM8EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04386}04386\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04387}04387\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_TIM8EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04388}04388\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04389}04389\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04390}04390\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC2\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04391}04391\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04392}04392\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_ADC2EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04393}04393\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04394}04394\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_ADC2EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04395}04395\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04396}04396\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04397}04397\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC3\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04398}04398\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04399}04399\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_ADC3EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04400}04400\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04401}04401\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_ADC3EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04402}04402\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04403}04403\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04404}04404\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI1\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04405}04405\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04406}04406\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_SAI1EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04407}04407\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04408}04408\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_SAI1EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04409}04409\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04410}04410\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04411}04411\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI2\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04412}04412\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04413}04413\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_SAI2EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04414}04414\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04415}04415\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_SAI2EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04416}04416\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04417}04417\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04418}04418\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDIO\_CLK\_ENABLE()\ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04419}04419\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04420}04420\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_SDIOEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04421}04421\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04422}04422\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_SDIOEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04423}04423\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04424}04424\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04425}04425\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI4\_CLK\_ENABLE()\ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04426}04426\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04427}04427\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_SPI4EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04428}04428\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04429}04429\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_SPI4EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04430}04430\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04431}04431\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04432}04432\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM10\_CLK\_ENABLE()\ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04433}04433\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04434}04434\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_TIM10EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04435}04435\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04436}04436\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_TIM10EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04437}04437\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04438}04438\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04439}04439\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDIO\_CLK\_DISABLE()\ \ \ (RCC-\/>APB2ENR\ \&=\ \string~(RCC\_APB2ENR\_SDIOEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04440}04440\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI4\_CLK\_DISABLE()\ \ \ (RCC-\/>APB2ENR\ \&=\ \string~(RCC\_APB2ENR\_SPI4EN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04441}04441\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM10\_CLK\_DISABLE()\ \ (RCC-\/>APB2ENR\ \&=\ \string~(RCC\_APB2ENR\_TIM10EN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04442}04442\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM8\_CLK\_DISABLE()\ \ \ (RCC-\/>APB2ENR\ \&=\ \string~(RCC\_APB2ENR\_TIM8EN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04443}04443\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC2\_CLK\_DISABLE()\ \ \ (RCC-\/>APB2ENR\ \&=\ \string~(RCC\_APB2ENR\_ADC2EN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04444}04444\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC3\_CLK\_DISABLE()\ \ \ (RCC-\/>APB2ENR\ \&=\ \string~(RCC\_APB2ENR\_ADC3EN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04445}04445\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI1\_CLK\_DISABLE()\ \ \ (RCC-\/>APB2ENR\ \&=\ \string~(RCC\_APB2ENR\_SAI1EN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04446}04446\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI2\_CLK\_DISABLE()\ \ \ (RCC-\/>APB2ENR\ \&=\ \string~(RCC\_APB2ENR\_SAI2EN))}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04450}04450\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04458}04458\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDIO\_IS\_CLK\_ENABLED()\ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_SDIOEN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04459}04459\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI4\_IS\_CLK\_ENABLED()\ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_SPI4EN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04460}04460\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM10\_IS\_CLK\_ENABLED()\ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_TIM10EN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04461}04461\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM8\_IS\_CLK\_ENABLED()\ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_TIM8EN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04462}04462\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC2\_IS\_CLK\_ENABLED()\ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_ADC2EN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04463}04463\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC3\_IS\_CLK\_ENABLED()\ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_ADC3EN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04464}04464\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI1\_IS\_CLK\_ENABLED()\ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_SAI1EN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04465}04465\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI2\_IS\_CLK\_ENABLED()\ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_SAI2EN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04466}04466\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04467}04467\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDIO\_IS\_CLK\_DISABLED()\ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_SDIOEN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04468}04468\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI4\_IS\_CLK\_DISABLED()\ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_SPI4EN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04469}04469\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM10\_IS\_CLK\_DISABLED()\ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_TIM10EN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04470}04470\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM8\_IS\_CLK\_DISABLED()\ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_TIM8EN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04471}04471\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC2\_IS\_CLK\_DISABLED()\ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_ADC2EN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04472}04472\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC3\_IS\_CLK\_DISABLED()\ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_ADC3EN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04473}04473\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI1\_IS\_CLK\_DISABLED()\ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_SAI1EN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04474}04474\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI2\_IS\_CLK\_DISABLED()\ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_SAI2EN))\ ==\ RESET)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04478}04478\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04483}04483\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AHB1\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>AHB1RSTR\ =\ 0x206010FFU)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04484}04484\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOD\_FORCE\_RESET()\ \ \ \ (RCC-\/>AHB1RSTR\ |=\ (RCC\_AHB1RSTR\_GPIODRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04485}04485\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOE\_FORCE\_RESET()\ \ \ \ (RCC-\/>AHB1RSTR\ |=\ (RCC\_AHB1RSTR\_GPIOERST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04486}04486\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOF\_FORCE\_RESET()\ \ \ \ (RCC-\/>AHB1RSTR\ |=\ (RCC\_AHB1RSTR\_GPIOFRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04487}04487\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOG\_FORCE\_RESET()\ \ \ \ (RCC-\/>AHB1RSTR\ |=\ (RCC\_AHB1RSTR\_GPIOGRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04488}04488\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_HS\_FORCE\_RESET()\ \ \ \ (RCC-\/>AHB1RSTR\ |=\ (RCC\_AHB1RSTR\_OTGHRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04489}04489\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_FORCE\_RESET()\ \ \ \ \ \ (RCC-\/>AHB1RSTR\ |=\ (RCC\_AHB1RSTR\_CRCRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04490}04490\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04491}04491\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOD\_RELEASE\_RESET()\ \ (RCC-\/>AHB1RSTR\ \&=\ \string~(RCC\_AHB1RSTR\_GPIODRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04492}04492\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOE\_RELEASE\_RESET()\ \ (RCC-\/>AHB1RSTR\ \&=\ \string~(RCC\_AHB1RSTR\_GPIOERST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04493}04493\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOF\_RELEASE\_RESET()\ \ (RCC-\/>AHB1RSTR\ \&=\ \string~(RCC\_AHB1RSTR\_GPIOFRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04494}04494\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOG\_RELEASE\_RESET()\ \ (RCC-\/>AHB1RSTR\ \&=\ \string~(RCC\_AHB1RSTR\_GPIOGRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04495}04495\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_HS\_RELEASE\_RESET()\ \ (RCC-\/>AHB1RSTR\ \&=\ \string~(RCC\_AHB1RSTR\_OTGHRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04496}04496\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_RELEASE\_RESET()\ \ \ \ (RCC-\/>AHB1RSTR\ \&=\ \string~(RCC\_AHB1RSTR\_CRCRST))}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04500}04500\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04505}04505\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AHB2\_FORCE\_RESET()\ \ \ (RCC-\/>AHB2RSTR\ =\ 0x00000081U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04506}04506\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_FS\_FORCE\_RESET()\ \ \ (RCC-\/>AHB2RSTR\ |=\ (RCC\_AHB2RSTR\_OTGFSRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04507}04507\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RNG\_FORCE\_RESET()\ \ \ \ (RCC-\/>AHB2RSTR\ |=\ (RCC\_AHB2RSTR\_RNGRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04508}04508\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DCMI\_FORCE\_RESET()\ \ \ (RCC-\/>AHB2RSTR\ |=\ (RCC\_AHB2RSTR\_DCMIRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04509}04509\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04510}04510\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AHB2\_RELEASE\_RESET()\ \ (RCC-\/>AHB2RSTR\ =\ 0x00U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04511}04511\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_FS\_RELEASE\_RESET()\ (RCC-\/>AHB2RSTR\ \&=\ \string~(RCC\_AHB2RSTR\_OTGFSRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04512}04512\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RNG\_RELEASE\_RESET()\ \ (RCC-\/>AHB2RSTR\ \&=\ \string~(RCC\_AHB2RSTR\_RNGRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04513}04513\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DCMI\_RELEASE\_RESET()\ (RCC-\/>AHB2RSTR\ \&=\ \string~(RCC\_AHB2RSTR\_DCMIRST))}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04517}04517\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04522}04522\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AHB3\_FORCE\_RESET()\ \ \ (RCC-\/>AHB3RSTR\ =\ 0x00000003U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04523}04523\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AHB3\_RELEASE\_RESET()\ (RCC-\/>AHB3RSTR\ =\ 0x00U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04524}04524\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04525}04525\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FMC\_FORCE\_RESET()\ \ \ \ (RCC-\/>AHB3RSTR\ |=\ (RCC\_AHB3RSTR\_FMCRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04526}04526\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_QSPI\_FORCE\_RESET()\ \ \ (RCC-\/>AHB3RSTR\ |=\ (RCC\_AHB3RSTR\_QSPIRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04527}04527\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04528}04528\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FMC\_RELEASE\_RESET()\ \ \ \ (RCC-\/>AHB3RSTR\ \&=\ \string~(RCC\_AHB3RSTR\_FMCRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04529}04529\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_QSPI\_RELEASE\_RESET()\ \ \ (RCC-\/>AHB3RSTR\ \&=\ \string~(RCC\_AHB3RSTR\_QSPIRST))}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04533}04533\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04538}04538\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_APB1\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB1RSTR\ =\ 0x3FFFC9FFU)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04539}04539\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM6\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_TIM6RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04540}04540\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM7\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_TIM7RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04541}04541\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM12\_FORCE\_RESET()\ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_TIM12RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04542}04542\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM13\_FORCE\_RESET()\ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_TIM13RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04543}04543\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM14\_FORCE\_RESET()\ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_TIM14RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04544}04544\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPDIFRX\_FORCE\_RESET()\ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_SPDIFRXRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04545}04545\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART3\_FORCE\_RESET()\ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_USART3RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04546}04546\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART4\_FORCE\_RESET()\ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_UART4RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04547}04547\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART5\_FORCE\_RESET()\ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_UART5RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04548}04548\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FMPI2C1\_FORCE\_RESET()\ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_FMPI2C1RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04549}04549\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN1\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_CAN1RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04550}04550\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN2\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_CAN2RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04551}04551\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CEC\_FORCE\_RESET()\ \ \ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_CECRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04552}04552\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC\_FORCE\_RESET()\ \ \ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_DACRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04553}04553\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM2\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_TIM2RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04554}04554\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM3\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_TIM3RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04555}04555\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM4\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_TIM4RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04556}04556\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI3\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_SPI3RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04557}04557\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C3\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_I2C3RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04558}04558\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04559}04559\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM2\_RELEASE\_RESET()\ \ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_TIM2RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04560}04560\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM3\_RELEASE\_RESET()\ \ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_TIM3RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04561}04561\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM4\_RELEASE\_RESET()\ \ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_TIM4RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04562}04562\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI3\_RELEASE\_RESET()\ \ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_SPI3RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04563}04563\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C3\_RELEASE\_RESET()\ \ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_I2C3RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04564}04564\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM6\_RELEASE\_RESET()\ \ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_TIM6RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04565}04565\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM7\_RELEASE\_RESET()\ \ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_TIM7RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04566}04566\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM12\_RELEASE\_RESET()\ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_TIM12RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04567}04567\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM13\_RELEASE\_RESET()\ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_TIM13RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04568}04568\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM14\_RELEASE\_RESET()\ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_TIM14RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04569}04569\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPDIFRX\_RELEASE\_RESET()\ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_SPDIFRXRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04570}04570\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART3\_RELEASE\_RESET()\ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_USART3RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04571}04571\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART4\_RELEASE\_RESET()\ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_UART4RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04572}04572\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART5\_RELEASE\_RESET()\ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_UART5RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04573}04573\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FMPI2C1\_RELEASE\_RESET()\ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_FMPI2C1RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04574}04574\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN1\_RELEASE\_RESET()\ \ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_CAN1RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04575}04575\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN2\_RELEASE\_RESET()\ \ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_CAN2RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04576}04576\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CEC\_RELEASE\_RESET()\ \ \ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_CECRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04577}04577\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC\_RELEASE\_RESET()\ \ \ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_DACRST))}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04581}04581\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04586}04586\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_APB2\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB2RSTR\ =\ 0x00C77933U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04587}04587\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM8\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB2RSTR\ |=\ (RCC\_APB2RSTR\_TIM8RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04588}04588\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI1\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB2RSTR\ |=\ (RCC\_APB2RSTR\_SAI1RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04589}04589\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI2\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB2RSTR\ |=\ (RCC\_APB2RSTR\_SAI2RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04590}04590\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDIO\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB2RSTR\ |=\ (RCC\_APB2RSTR\_SDIORST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04591}04591\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI4\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB2RSTR\ |=\ (RCC\_APB2RSTR\_SPI4RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04592}04592\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM10\_FORCE\_RESET()\ \ \ \ (RCC-\/>APB2RSTR\ |=\ (RCC\_APB2RSTR\_TIM10RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04593}04593\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04594}04594\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDIO\_RELEASE\_RESET()\ \ \ (RCC-\/>APB2RSTR\ \&=\ \string~(RCC\_APB2RSTR\_SDIORST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04595}04595\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI4\_RELEASE\_RESET()\ \ \ (RCC-\/>APB2RSTR\ \&=\ \string~(RCC\_APB2RSTR\_SPI4RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04596}04596\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM10\_RELEASE\_RESET()\ \ (RCC-\/>APB2RSTR\ \&=\ \string~(RCC\_APB2RSTR\_TIM10RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04597}04597\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM8\_RELEASE\_RESET()\ \ \ (RCC-\/>APB2RSTR\ \&=\ \string~(RCC\_APB2RSTR\_TIM8RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04598}04598\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI1\_RELEASE\_RESET()\ \ \ (RCC-\/>APB2RSTR\ \&=\ \string~(RCC\_APB2RSTR\_SAI1RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04599}04599\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI2\_RELEASE\_RESET()\ \ \ (RCC-\/>APB2RSTR\ \&=\ \string~(RCC\_APB2RSTR\_SAI2RST))}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04603}04603\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04612}04612\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOD\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ (RCC-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_GPIODLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04613}04613\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOE\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ (RCC-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_GPIOELPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04614}04614\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOF\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ (RCC-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_GPIOFLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04615}04615\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOG\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ (RCC-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_GPIOGLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04616}04616\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SRAM2\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ (RCC-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_SRAM2LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04617}04617\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_HS\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ (RCC-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_OTGHSLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04618}04618\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_HS\_ULPI\_CLK\_SLEEP\_ENABLE()\ \ (RCC-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_OTGHSULPILPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04619}04619\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ (RCC-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_CRCLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04620}04620\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FLITF\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ (RCC-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_FLITFLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04621}04621\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SRAM1\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ (RCC-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_SRAM1LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04622}04622\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_BKPSRAM\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_BKPSRAMLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04623}04623\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04624}04624\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOD\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ (RCC-\/>AHB1LPENR\ \&=\ \string~(RCC\_AHB1LPENR\_GPIODLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04625}04625\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOE\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ (RCC-\/>AHB1LPENR\ \&=\ \string~(RCC\_AHB1LPENR\_GPIOELPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04626}04626\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOF\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ (RCC-\/>AHB1LPENR\ \&=\ \string~(RCC\_AHB1LPENR\_GPIOFLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04627}04627\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOG\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ (RCC-\/>AHB1LPENR\ \&=\ \string~(RCC\_AHB1LPENR\_GPIOGLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04628}04628\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SRAM2\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ (RCC-\/>AHB1LPENR\ \&=\ \string~(RCC\_AHB1LPENR\_SRAM2LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04629}04629\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_HS\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ (RCC-\/>AHB1LPENR\ \&=\ \string~(RCC\_AHB1LPENR\_OTGHSLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04630}04630\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_HS\_ULPI\_CLK\_SLEEP\_DISABLE()\ (RCC-\/>AHB1LPENR\ \&=\ \string~(RCC\_AHB1LPENR\_OTGHSULPILPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04631}04631\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ (RCC-\/>AHB1LPENR\ \&=\ \string~(RCC\_AHB1LPENR\_CRCLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04632}04632\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FLITF\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ (RCC-\/>AHB1LPENR\ \&=\ \string~(RCC\_AHB1LPENR\_FLITFLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04633}04633\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SRAM1\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ (RCC-\/>AHB1LPENR\ \&=\ \string~(RCC\_AHB1LPENR\_SRAM1LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04634}04634\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_BKPSRAM\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>AHB1LPENR\ \&=\ \string~(RCC\_AHB1LPENR\_BKPSRAMLPEN))}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04638}04638\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04647}04647\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_FS\_CLK\_SLEEP\_ENABLE()\ \ (RCC-\/>AHB2LPENR\ |=\ (RCC\_AHB2LPENR\_OTGFSLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04648}04648\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_FS\_CLK\_SLEEP\_DISABLE()\ (RCC-\/>AHB2LPENR\ \&=\ \string~(RCC\_AHB2LPENR\_OTGFSLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04649}04649\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04650}04650\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RNG\_CLK\_SLEEP\_ENABLE()\ \ \ (RCC-\/>AHB2LPENR\ |=\ (RCC\_AHB2LPENR\_RNGLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04651}04651\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RNG\_CLK\_SLEEP\_DISABLE()\ \ (RCC-\/>AHB2LPENR\ \&=\ \string~(RCC\_AHB2LPENR\_RNGLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04652}04652\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04653}04653\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DCMI\_CLK\_SLEEP\_ENABLE()\ \ (RCC-\/>AHB2LPENR\ |=\ (RCC\_AHB2LPENR\_DCMILPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04654}04654\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DCMI\_CLK\_SLEEP\_DISABLE()\ (RCC-\/>AHB2LPENR\ \&=\ \string~(RCC\_AHB2LPENR\_DCMILPEN))}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04658}04658\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04667}04667\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FMC\_CLK\_SLEEP\_ENABLE()\ \ \ (RCC-\/>AHB3LPENR\ |=\ (RCC\_AHB3LPENR\_FMCLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04668}04668\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_QSPI\_CLK\_SLEEP\_ENABLE()\ \ (RCC-\/>AHB3LPENR\ |=\ (RCC\_AHB3LPENR\_QSPILPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04669}04669\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04670}04670\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FMC\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>AHB3LPENR\ \&=\ \string~(RCC\_AHB3LPENR\_FMCLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04671}04671\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_QSPI\_CLK\_SLEEP\_DISABLE()\ \ (RCC-\/>AHB3LPENR\ \&=\ \string~(RCC\_AHB3LPENR\_QSPILPEN))}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04675}04675\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04684}04684\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM6\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_TIM6LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04685}04685\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM7\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_TIM7LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04686}04686\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM12\_CLK\_SLEEP\_ENABLE()\ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_TIM12LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04687}04687\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM13\_CLK\_SLEEP\_ENABLE()\ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_TIM13LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04688}04688\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM14\_CLK\_SLEEP\_ENABLE()\ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_TIM14LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04689}04689\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPDIFRX\_CLK\_SLEEP\_ENABLE()\ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_SPDIFRXLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04690}04690\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART3\_CLK\_SLEEP\_ENABLE()\ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_USART3LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04691}04691\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART4\_CLK\_SLEEP\_ENABLE()\ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_UART4LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04692}04692\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART5\_CLK\_SLEEP\_ENABLE()\ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_UART5LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04693}04693\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FMPI2C1\_CLK\_SLEEP\_ENABLE()\ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_FMPI2C1LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04694}04694\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN1\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_CAN1LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04695}04695\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN2\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_CAN2LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04696}04696\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CEC\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_CECLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04697}04697\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_DACLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04698}04698\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM2\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_TIM2LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04699}04699\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM3\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_TIM3LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04700}04700\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM4\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_TIM4LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04701}04701\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI3\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_SPI3LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04702}04702\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C3\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_I2C3LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04703}04703\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04704}04704\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM2\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_TIM2LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04705}04705\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM3\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_TIM3LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04706}04706\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM4\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_TIM4LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04707}04707\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI3\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_SPI3LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04708}04708\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C3\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_I2C3LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04709}04709\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM6\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_TIM6LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04710}04710\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM7\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_TIM7LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04711}04711\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM12\_CLK\_SLEEP\_DISABLE()\ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_TIM12LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04712}04712\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM13\_CLK\_SLEEP\_DISABLE()\ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_TIM13LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04713}04713\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM14\_CLK\_SLEEP\_DISABLE()\ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_TIM14LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04714}04714\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPDIFRX\_CLK\_SLEEP\_DISABLE()(RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_SPDIFRXLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04715}04715\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART3\_CLK\_SLEEP\_DISABLE()\ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_USART3LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04716}04716\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART4\_CLK\_SLEEP\_DISABLE()\ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_UART4LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04717}04717\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART5\_CLK\_SLEEP\_DISABLE()\ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_UART5LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04718}04718\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FMPI2C1\_CLK\_SLEEP\_DISABLE()(RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_FMPI2C1LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04719}04719\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN1\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_CAN1LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04720}04720\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN2\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_CAN2LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04721}04721\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CEC\_CLK\_SLEEP\_DISABLE()\ \ \ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_CECLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04722}04722\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC\_CLK\_SLEEP\_DISABLE()\ \ \ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_DACLPEN))}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04726}04726\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04735}04735\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM8\_CLK\_SLEEP\_ENABLE()\ (RCC-\/>APB2LPENR\ |=\ (RCC\_APB2LPENR\_TIM8LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04736}04736\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC2\_CLK\_SLEEP\_ENABLE()\ (RCC-\/>APB2LPENR\ |=\ (RCC\_APB2LPENR\_ADC2LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04737}04737\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC3\_CLK\_SLEEP\_ENABLE()\ (RCC-\/>APB2LPENR\ |=\ (RCC\_APB2LPENR\_ADC3LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04738}04738\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI1\_CLK\_SLEEP\_ENABLE()\ (RCC-\/>APB2LPENR\ |=\ (RCC\_APB2LPENR\_SAI1LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04739}04739\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI2\_CLK\_SLEEP\_ENABLE()\ (RCC-\/>APB2LPENR\ |=\ (RCC\_APB2LPENR\_SAI2LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04740}04740\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDIO\_CLK\_SLEEP\_ENABLE()\ (RCC-\/>APB2LPENR\ |=\ (RCC\_APB2LPENR\_SDIOLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04741}04741\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI4\_CLK\_SLEEP\_ENABLE()\ (RCC-\/>APB2LPENR\ |=\ (RCC\_APB2LPENR\_SPI4LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04742}04742\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM10\_CLK\_SLEEP\_ENABLE()(RCC-\/>APB2LPENR\ |=\ (RCC\_APB2LPENR\_TIM10LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04743}04743\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04744}04744\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDIO\_CLK\_SLEEP\_DISABLE()\ (RCC-\/>APB2LPENR\ \&=\ \string~(RCC\_APB2LPENR\_SDIOLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04745}04745\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI4\_CLK\_SLEEP\_DISABLE()\ (RCC-\/>APB2LPENR\ \&=\ \string~(RCC\_APB2LPENR\_SPI4LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04746}04746\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM10\_CLK\_SLEEP\_DISABLE()(RCC-\/>APB2LPENR\ \&=\ \string~(RCC\_APB2LPENR\_TIM10LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04747}04747\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM8\_CLK\_SLEEP\_DISABLE()\ (RCC-\/>APB2LPENR\ \&=\ \string~(RCC\_APB2LPENR\_TIM8LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04748}04748\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC2\_CLK\_SLEEP\_DISABLE()\ (RCC-\/>APB2LPENR\ \&=\ \string~(RCC\_APB2LPENR\_ADC2LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04749}04749\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC3\_CLK\_SLEEP\_DISABLE()\ (RCC-\/>APB2LPENR\ \&=\ \string~(RCC\_APB2LPENR\_ADC3LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04750}04750\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI1\_CLK\_SLEEP\_DISABLE()\ (RCC-\/>APB2LPENR\ \&=\ \string~(RCC\_APB2LPENR\_SAI1LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04751}04751\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI2\_CLK\_SLEEP\_DISABLE()\ (RCC-\/>APB2LPENR\ \&=\ \string~(RCC\_APB2LPENR\_SAI2LPEN))}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04755}04755\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04756}04756\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F446xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04757}04757\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04758}04758\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04759}04759\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/STM32F412Zx\ ||\ STM32F412Vx\ ||\ STM32F412Rx\ ||\ STM32F412Cx\ ||\ STM32F413xx\ ||\ STM32F423xx-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04760}04760\ \textcolor{preprocessor}{\#if\ defined(STM32F412Zx)\ ||\ defined(STM32F412Vx)\ ||\ defined(STM32F412Rx)\ ||\ defined(STM32F412Cx)\ ||\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04768}04768\ \textcolor{preprocessor}{\#if\ defined(STM32F412Rx)\ ||\ defined(STM32F412Vx)\ ||\ defined(STM32F412Zx)\ ||\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04769}04769\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOD\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04770}04770\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04771}04771\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_GPIODEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04772}04772\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04773}04773\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_GPIODEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04774}04774\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04775}04775\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04776}04776\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F412Rx\ ||\ STM32F412Vx\ ||\ STM32F412Zx\ ||\ \ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04777}04777\ \textcolor{preprocessor}{\#if\ defined(STM32F412Vx)\ ||\ defined(STM32F412Zx)\ ||\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04778}04778\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOE\_CLK\_ENABLE()\ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04779}04779\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04780}04780\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_GPIOEEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04781}04781\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04782}04782\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_GPIOEEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04783}04783\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04784}04784\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04785}04785\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F412Vx\ ||\ STM32F412Zx\ ||\ \ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04786}04786\ \textcolor{preprocessor}{\#if\ defined(STM32F412Zx)\ ||\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04787}04787\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOF\_CLK\_ENABLE()\ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04788}04788\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04789}04789\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_GPIOFEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04790}04790\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04791}04791\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_GPIOFEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04792}04792\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04793}04793\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04794}04794\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOG\_CLK\_ENABLE()\ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04795}04795\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04796}04796\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_GPIOGEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04797}04797\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04798}04798\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_GPIOGEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04799}04799\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04800}04800\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04801}04801\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ \ STM32F412Zx\ ||\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04802}04802\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_CLK\_ENABLE()\ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04803}04803\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04804}04804\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_CRCEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04805}04805\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04806}04806\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_CRCEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04807}04807\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04808}04808\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04809}04809\ \textcolor{preprocessor}{\#if\ defined(STM32F412Rx)\ ||\ defined(STM32F412Vx)\ ||\ defined(STM32F412Zx)\ ||\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04810}04810\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOD\_CLK\_DISABLE()\ \ \ \ \ \ \ \ (RCC-\/>AHB1ENR\ \&=\ \string~(RCC\_AHB1ENR\_GPIODEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04811}04811\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F412Rx\ ||\ STM32F412Vx\ ||\ STM32F412Zx\ ||\ \ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04812}04812\ \textcolor{preprocessor}{\#if\ defined(STM32F412Vx)\ ||\ defined(STM32F412Zx)\ ||\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04813}04813\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOE\_CLK\_DISABLE()\ \ \ \ \ \ \ \ (RCC-\/>AHB1ENR\ \&=\ \string~(RCC\_AHB1ENR\_GPIOEEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04814}04814\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F412Vx\ ||\ STM32F412Zx\ ||\ \ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04815}04815\ \textcolor{preprocessor}{\#if\ defined(STM32F412Zx)\ ||\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04816}04816\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOF\_CLK\_DISABLE()\ \ \ \ \ \ \ \ (RCC-\/>AHB1ENR\ \&=\ \string~(RCC\_AHB1ENR\_GPIOFEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04817}04817\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOG\_CLK\_DISABLE()\ \ \ \ \ \ \ \ (RCC-\/>AHB1ENR\ \&=\ \string~(RCC\_AHB1ENR\_GPIOGEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04818}04818\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ \ STM32F412Zx\ ||\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04819}04819\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB1ENR\ \&=\ \string~(RCC\_AHB1ENR\_CRCEN))}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04823}04823\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04831}04831\ \textcolor{preprocessor}{\#if\ defined(STM32F412Rx)\ ||\ defined(STM32F412Vx)\ ||\ defined(STM32F412Zx)\ ||\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04832}04832\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOD\_IS\_CLK\_ENABLED()\ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_GPIODEN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04833}04833\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F412Rx\ ||\ STM32F412Vx\ ||\ STM32F412Zx\ ||\ \ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04834}04834\ \textcolor{preprocessor}{\#if\ defined(STM32F412Vx)\ ||\ defined(STM32F412Zx)\ ||\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04835}04835\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOE\_IS\_CLK\_ENABLED()\ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_GPIOEEN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04836}04836\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F412Vx\ ||\ STM32F412Zx\ ||\ \ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04837}04837\ \textcolor{preprocessor}{\#if\ defined(STM32F412Zx)\ ||\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04838}04838\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOF\_IS\_CLK\_ENABLED()\ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_GPIOFEN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04839}04839\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOG\_IS\_CLK\_ENABLED()\ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_GPIOGEN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04840}04840\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ \ STM32F412Zx\ ||\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04841}04841\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_CRCEN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04842}04842\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04843}04843\ \textcolor{preprocessor}{\#if\ defined(STM32F412Rx)\ ||\ defined(STM32F412Vx)\ ||\ defined(STM32F412Zx)\ ||\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04844}04844\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOD\_IS\_CLK\_DISABLED()\ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_GPIODEN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04845}04845\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F412Rx\ ||\ STM32F412Vx\ ||\ STM32F412Zx\ ||\ \ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04846}04846\ \textcolor{preprocessor}{\#if\ defined(STM32F412Vx)\ ||\ defined(STM32F412Zx)\ ||\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04847}04847\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOE\_IS\_CLK\_DISABLED()\ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_GPIOEEN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04848}04848\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F412Vx\ ||\ STM32F412Zx\ ||\ \ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04849}04849\ \textcolor{preprocessor}{\#if\ defined(STM32F412Zx)\ ||\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04850}04850\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOF\_IS\_CLK\_DISABLED()\ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_GPIOFEN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04851}04851\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOG\_IS\_CLK\_DISABLED()\ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_GPIOGEN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04852}04852\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ \ STM32F412Zx\ ||\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04853}04853\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ (RCC\_AHB1ENR\_CRCEN))\ ==\ RESET)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04857}04857\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04865}04865\ \textcolor{preprocessor}{\#if\ defined(STM32F423xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04866}04866\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AES\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04867}04867\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04868}04868\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_AESEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04869}04869\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04870}04870\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_AESEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04871}04871\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04872}04872\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04873}04873\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04874}04874\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AES\_CLK\_DISABLE()\ \ (RCC-\/>AHB2ENR\ \&=\ \string~(RCC\_AHB2ENR\_AESEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04875}04875\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F423xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04876}04876\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04877}04877\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RNG\_CLK\_ENABLE()\ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04878}04878\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04879}04879\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_RNGEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04880}04880\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04881}04881\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_RNGEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04882}04882\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04883}04883\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04884}04884\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RNG\_CLK\_DISABLE()\ \ \ (RCC-\/>AHB2ENR\ \&=\ \string~(RCC\_AHB2ENR\_RNGEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04885}04885\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04886}04886\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_FS\_CLK\_ENABLE()\ \ do\ \{(RCC-\/>AHB2ENR\ |=\ (RCC\_AHB2ENR\_OTGFSEN));\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04887}04887\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_SYSCFG\_CLK\_ENABLE();\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04888}04888\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04889}04889\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04890}04890\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_FS\_CLK\_DISABLE()\ (RCC-\/>AHB2ENR\ \&=\ \string~(RCC\_AHB2ENR\_OTGFSEN))}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04894}04894\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04902}04902\ \textcolor{preprocessor}{\#if\ defined(STM32F423xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04903}04903\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AES\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ ((RCC-\/>AHB2ENR\ \&\ (RCC\_AHB2ENR\_AESEN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04904}04904\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AES\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ ((RCC-\/>AHB2ENR\ \&\ (RCC\_AHB2ENR\_AESEN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04905}04905\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F423xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04906}04906\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04907}04907\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_FS\_IS\_CLK\_ENABLED()\ \ ((RCC-\/>AHB2ENR\ \&\ (RCC\_AHB2ENR\_OTGFSEN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04908}04908\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_FS\_IS\_CLK\_DISABLED()\ ((RCC-\/>AHB2ENR\ \&\ (RCC\_AHB2ENR\_OTGFSEN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04909}04909\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04910}04910\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RNG\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ ((RCC-\/>AHB2ENR\ \&\ (RCC\_AHB2ENR\_RNGEN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04911}04911\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RNG\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ ((RCC-\/>AHB2ENR\ \&\ (RCC\_AHB2ENR\_RNGEN))\ ==\ RESET)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04915}04915\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04923}04923\ \textcolor{preprocessor}{\#if\ defined(STM32F412Zx)\ ||\ defined(STM32F412Vx)\ ||\ defined(STM32F412Rx)\ ||\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04924}04924\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FSMC\_CLK\_ENABLE()\ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04925}04925\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04926}04926\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB3ENR,\ RCC\_AHB3ENR\_FSMCEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04927}04927\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04928}04928\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB3ENR,\ RCC\_AHB3ENR\_FSMCEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04929}04929\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04930}04930\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04931}04931\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_QSPI\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04932}04932\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04933}04933\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB3ENR,\ RCC\_AHB3ENR\_QSPIEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04934}04934\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04935}04935\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB3ENR,\ RCC\_AHB3ENR\_QSPIEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04936}04936\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04937}04937\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04938}04938\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04939}04939\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FSMC\_CLK\_DISABLE()\ \ \ \ (RCC-\/>AHB3ENR\ \&=\ \string~(RCC\_AHB3ENR\_FSMCEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04940}04940\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_QSPI\_CLK\_DISABLE()\ \ \ \ (RCC-\/>AHB3ENR\ \&=\ \string~(RCC\_AHB3ENR\_QSPIEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04941}04941\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F412Zx\ ||\ STM32F412Vx\ ||\ STM32F412Rx\ ||\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04945}04945\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04953}04953\ \textcolor{preprocessor}{\#if\ defined(STM32F412Zx)\ ||\ defined(STM32F412Vx)\ ||\ defined(STM32F412Rx)\ ||\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04954}04954\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FSMC\_IS\_CLK\_ENABLED()\ \ ((RCC-\/>AHB3ENR\ \&\ (RCC\_AHB3ENR\_FSMCEN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04955}04955\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_QSPI\_IS\_CLK\_ENABLED()\ \ ((RCC-\/>AHB3ENR\ \&\ (RCC\_AHB3ENR\_QSPIEN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04956}04956\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04957}04957\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FSMC\_IS\_CLK\_DISABLED()\ ((RCC-\/>AHB3ENR\ \&\ (RCC\_AHB3ENR\_FSMCEN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04958}04958\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_QSPI\_IS\_CLK\_DISABLED()\ ((RCC-\/>AHB3ENR\ \&\ (RCC\_AHB3ENR\_QSPIEN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04959}04959\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F412Zx\ ||\ STM32F412Vx\ ||\ STM32F412Rx\ ||\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04960}04960\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04964}04964\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04972}04972\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM6\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04973}04973\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04974}04974\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM6EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04975}04975\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04976}04976\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM6EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04977}04977\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04978}04978\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04979}04979\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM7\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04980}04980\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04981}04981\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM7EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04982}04982\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04983}04983\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM7EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04984}04984\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04985}04985\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04986}04986\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM12\_CLK\_ENABLE()\ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04987}04987\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04988}04988\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM12EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04989}04989\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04990}04990\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM12EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04991}04991\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04992}04992\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04993}04993\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM13\_CLK\_ENABLE()\ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04994}04994\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04995}04995\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM13EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04996}04996\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04997}04997\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM13EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04998}04998\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l04999}04999\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05000}05000\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM14\_CLK\_ENABLE()\ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05001}05001\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05002}05002\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM14EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05003}05003\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05004}05004\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM14EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05005}05005\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05006}05006\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05007}05007\ \textcolor{preprocessor}{\#if\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05008}05008\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM1\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05009}05009\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05010}05010\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_LPTIM1EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05011}05011\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05012}05012\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_LPTIM1EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05013}05013\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05014}05014\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05015}05015\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05016}05016\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RTCAPB\_CLK\_ENABLE()\ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05017}05017\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05018}05018\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_RTCAPBEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05019}05019\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05020}05020\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_RTCAPBEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05021}05021\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05022}05022\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05023}05023\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART3\_CLK\_ENABLE()\ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05024}05024\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05025}05025\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_USART3EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05026}05026\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05027}05027\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_USART3EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05028}05028\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05029}05029\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05030}05030\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05031}05031\ \textcolor{preprocessor}{\#if\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05032}05032\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART4\_CLK\_ENABLE()\ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05033}05033\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05034}05034\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_UART4EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05035}05035\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05036}05036\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_UART4EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05037}05037\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05038}05038\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05039}05039\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART5\_CLK\_ENABLE()\ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05040}05040\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05041}05041\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_UART5EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05042}05042\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05043}05043\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_UART5EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05044}05044\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05045}05045\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05046}05046\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05047}05047\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05048}05048\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FMPI2C1\_CLK\_ENABLE()\ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05049}05049\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05050}05050\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_FMPI2C1EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05051}05051\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05052}05052\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_FMPI2C1EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05053}05053\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05054}05054\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05055}05055\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN1\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05056}05056\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05057}05057\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_CAN1EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05058}05058\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05059}05059\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_CAN1EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05060}05060\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05061}05061\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05062}05062\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN2\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05063}05063\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05064}05064\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_CAN2EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05065}05065\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05066}05066\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_CAN2EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05067}05067\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05068}05068\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05069}05069\ \textcolor{preprocessor}{\#if\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05070}05070\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN3\_CLK\_ENABLE()\ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05071}05071\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05072}05072\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_CAN3EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05073}05073\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05074}05074\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_CAN3EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05075}05075\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05076}05076\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05077}05077\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05078}05078\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM2\_CLK\_ENABLE()\ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05079}05079\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05080}05080\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM2EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05081}05081\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05082}05082\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM2EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05083}05083\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05084}05084\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05085}05085\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM3\_CLK\_ENABLE()\ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05086}05086\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05087}05087\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM3EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05088}05088\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05089}05089\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM3EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05090}05090\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05091}05091\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05092}05092\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM4\_CLK\_ENABLE()\ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05093}05093\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05094}05094\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM4EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05095}05095\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05096}05096\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM4EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05097}05097\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05098}05098\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05099}05099\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI3\_CLK\_ENABLE()\ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05100}05100\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05101}05101\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_SPI3EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05102}05102\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05103}05103\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_SPI3EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05104}05104\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05105}05105\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05106}05106\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C3\_CLK\_ENABLE()\ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05107}05107\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05108}05108\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_I2C3EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05109}05109\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05110}05110\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_I2C3EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05111}05111\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05112}05112\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05113}05113\ \textcolor{preprocessor}{\#if\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05114}05114\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC\_CLK\_ENABLE()\ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05115}05115\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05116}05116\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_DACEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05117}05117\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05118}05118\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_DACEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05119}05119\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05120}05120\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05121}05121\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART7\_CLK\_ENABLE()\ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05122}05122\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05123}05123\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_UART7EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05124}05124\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05125}05125\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_UART7EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05126}05126\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05127}05127\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05128}05128\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART8\_CLK\_ENABLE()\ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05129}05129\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05130}05130\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_UART8EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05131}05131\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05132}05132\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_UART8EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05133}05133\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05134}05134\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05135}05135\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05136}05136\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05137}05137\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM2\_CLK\_DISABLE()\ \ \ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_TIM2EN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05138}05138\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM3\_CLK\_DISABLE()\ \ \ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_TIM3EN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05139}05139\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM4\_CLK\_DISABLE()\ \ \ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_TIM4EN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05140}05140\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM6\_CLK\_DISABLE()\ \ \ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_TIM6EN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05141}05141\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM7\_CLK\_DISABLE()\ \ \ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_TIM7EN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05142}05142\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM12\_CLK\_DISABLE()\ \ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_TIM12EN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05143}05143\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM13\_CLK\_DISABLE()\ \ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_TIM13EN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05144}05144\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM14\_CLK\_DISABLE()\ \ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_TIM14EN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05145}05145\ \textcolor{preprocessor}{\#if\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05146}05146\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM1\_CLK\_DISABLE()\ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_LPTIM1EN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05147}05147\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05148}05148\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RTCAPB\_CLK\_DISABLE()\ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_RTCAPBEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05149}05149\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI3\_CLK\_DISABLE()\ \ \ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_SPI3EN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05150}05150\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART3\_CLK\_DISABLE()\ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_USART3EN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05151}05151\ \textcolor{preprocessor}{\#if\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05152}05152\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART4\_CLK\_DISABLE()\ \ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_UART4EN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05153}05153\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART5\_CLK\_DISABLE()\ \ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_UART5EN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05154}05154\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05155}05155\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C3\_CLK\_DISABLE()\ \ \ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_I2C3EN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05156}05156\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FMPI2C1\_CLK\_DISABLE()\ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_FMPI2C1EN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05157}05157\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN1\_CLK\_DISABLE()\ \ \ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_CAN1EN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05158}05158\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN2\_CLK\_DISABLE()\ \ \ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_CAN2EN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05159}05159\ \textcolor{preprocessor}{\#if\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05160}05160\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN3\_CLK\_DISABLE()\ \ \ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_CAN3EN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05161}05161\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC\_CLK\_DISABLE()\ \ \ \ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_DACEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05162}05162\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART7\_CLK\_DISABLE()\ \ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_UART7EN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05163}05163\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART8\_CLK\_DISABLE()\ \ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_UART8EN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05164}05164\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05165}05165\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05169}05169\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05177}05177\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM2\_IS\_CLK\_ENABLED()\ \ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM2EN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05178}05178\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM3\_IS\_CLK\_ENABLED()\ \ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM3EN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05179}05179\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM4\_IS\_CLK\_ENABLED()\ \ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM4EN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05180}05180\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM6\_IS\_CLK\_ENABLED()\ \ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM6EN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05181}05181\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM7\_IS\_CLK\_ENABLED()\ \ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM7EN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05182}05182\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM12\_IS\_CLK\_ENABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM12EN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05183}05183\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM13\_IS\_CLK\_ENABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM13EN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05184}05184\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM14\_IS\_CLK\_ENABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM14EN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05185}05185\ \textcolor{preprocessor}{\#if\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05186}05186\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM1\_IS\_CLK\_ENABLED()\ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_LPTIM1EN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05187}05187\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05188}05188\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RTCAPB\_IS\_CLK\_ENABLED()\ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_RTCAPBEN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05189}05189\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI3\_IS\_CLK\_ENABLED()\ \ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_SPI3EN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05190}05190\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART3\_IS\_CLK\_ENABLED()\ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_USART3EN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05191}05191\ \textcolor{preprocessor}{\#if\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05192}05192\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART4\_IS\_CLK\_ENABLED()\ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_UART4EN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05193}05193\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART5\_IS\_CLK\_ENABLED()\ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_UART5EN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05194}05194\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05195}05195\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C3\_IS\_CLK\_ENABLED()\ \ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_I2C3EN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05196}05196\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FMPI2C1\_IS\_CLK\_ENABLED()\ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_FMPI2C1EN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05197}05197\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN1\_IS\_CLK\_ENABLED()\ \ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_CAN1EN))!=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05198}05198\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN2\_IS\_CLK\_ENABLED()\ \ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_CAN2EN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05199}05199\ \textcolor{preprocessor}{\#if\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05200}05200\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN3\_IS\_CLK\_ENABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_CAN3EN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05201}05201\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC\_IS\_CLK\_ENABLED()\ \ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_DACEN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05202}05202\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART7\_IS\_CLK\_ENABLED()\ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_UART7EN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05203}05203\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART8\_IS\_CLK\_ENABLED()\ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_UART8EN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05204}05204\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05205}05205\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05206}05206\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM2\_IS\_CLK\_DISABLED()\ \ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM2EN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05207}05207\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM3\_IS\_CLK\_DISABLED()\ \ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM3EN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05208}05208\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM4\_IS\_CLK\_DISABLED()\ \ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM4EN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05209}05209\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM6\_IS\_CLK\_DISABLED()\ \ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM6EN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05210}05210\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM7\_IS\_CLK\_DISABLED()\ \ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM7EN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05211}05211\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM12\_IS\_CLK\_DISABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM12EN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05212}05212\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM13\_IS\_CLK\_DISABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM13EN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05213}05213\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM14\_IS\_CLK\_DISABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM14EN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05214}05214\ \textcolor{preprocessor}{\#if\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05215}05215\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM1\_IS\_CLK\_DISABLED()\ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_LPTIM1EN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05216}05216\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05217}05217\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RTCAPB\_IS\_CLK\_DISABLED()\ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_RTCAPBEN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05218}05218\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI3\_IS\_CLK\_DISABLED()\ \ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_SPI3EN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05219}05219\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART3\_IS\_CLK\_DISABLED()\ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_USART3EN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05220}05220\ \textcolor{preprocessor}{\#if\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05221}05221\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART4\_IS\_CLK\_DISABLED()\ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_UART4EN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05222}05222\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART5\_IS\_CLK\_DISABLED()\ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_UART5EN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05223}05223\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05224}05224\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C3\_IS\_CLK\_DISABLED()\ \ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_I2C3EN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05225}05225\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FMPI2C1\_IS\_CLK\_DISABLED()\ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_FMPI2C1EN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05226}05226\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN1\_IS\_CLK\_DISABLED()\ \ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_CAN1EN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05227}05227\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN2\_IS\_CLK\_DISABLED()\ \ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_CAN2EN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05228}05228\ \textcolor{preprocessor}{\#if\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05229}05229\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN3\_IS\_CLK\_DISABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_CAN3EN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05230}05230\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC\_IS\_CLK\_DISABLED()\ \ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_DACEN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05231}05231\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART7\_IS\_CLK\_DISABLED()\ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_UART7EN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05232}05232\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART8\_IS\_CLK\_DISABLED()\ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_UART8EN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05233}05233\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05244}05244\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM8\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05245}05245\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05246}05246\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_TIM8EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05247}05247\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05248}05248\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_TIM8EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05249}05249\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05250}05250\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05251}05251\ \textcolor{preprocessor}{\#if\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05252}05252\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART9\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05253}05253\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05254}05254\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_UART9EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05255}05255\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05256}05256\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_UART9EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05257}05257\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05258}05258\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05259}05259\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART10\_CLK\_ENABLE()\ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05260}05260\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05261}05261\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_UART10EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05262}05262\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05263}05263\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_UART10EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05264}05264\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05265}05265\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05266}05266\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05267}05267\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDIO\_CLK\_ENABLE()\ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05268}05268\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05269}05269\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_SDIOEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05270}05270\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05271}05271\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_SDIOEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05272}05272\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05273}05273\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05274}05274\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI4\_CLK\_ENABLE()\ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05275}05275\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05276}05276\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_SPI4EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05277}05277\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05278}05278\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_SPI4EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05279}05279\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05280}05280\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05281}05281\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_EXTIT\_CLK\_ENABLE()\ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05282}05282\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05283}05283\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_EXTITEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05284}05284\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05285}05285\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_EXTITEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05286}05286\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05287}05287\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05288}05288\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM10\_CLK\_ENABLE()\ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05289}05289\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05290}05290\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_TIM10EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05291}05291\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05292}05292\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_TIM10EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05293}05293\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05294}05294\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05295}05295\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI5\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05296}05296\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05297}05297\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_SPI5EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05298}05298\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05299}05299\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_SPI5EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05300}05300\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05301}05301\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05302}05302\ \textcolor{preprocessor}{\#if\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05303}05303\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI1\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05304}05304\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05305}05305\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_SAI1EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05306}05306\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05307}05307\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_SAI1EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05308}05308\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05309}05309\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05310}05310\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05311}05311\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DFSDM1\_CLK\_ENABLE()\ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05312}05312\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05313}05313\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_DFSDM1EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05314}05314\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05315}05315\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_DFSDM1EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05316}05316\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05317}05317\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05318}05318\ \textcolor{preprocessor}{\#if\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05319}05319\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DFSDM2\_CLK\_ENABLE()\ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05320}05320\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05321}05321\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_DFSDM2EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05322}05322\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05323}05323\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_DFSDM2EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05324}05324\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05325}05325\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05326}05326\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05327}05327\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05328}05328\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM8\_CLK\_DISABLE()\ \ \ \ (RCC-\/>APB2ENR\ \&=\ \string~(RCC\_APB2ENR\_TIM8EN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05329}05329\ \textcolor{preprocessor}{\#if\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05330}05330\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART9\_CLK\_DISABLE()\ \ \ (RCC-\/>APB2ENR\ \&=\ \string~(RCC\_APB2ENR\_UART9EN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05331}05331\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART10\_CLK\_DISABLE()\ \ (RCC-\/>APB2ENR\ \&=\ \string~(RCC\_APB2ENR\_UART10EN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05332}05332\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05333}05333\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDIO\_CLK\_DISABLE()\ \ \ \ (RCC-\/>APB2ENR\ \&=\ \string~(RCC\_APB2ENR\_SDIOEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05334}05334\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI4\_CLK\_DISABLE()\ \ \ \ (RCC-\/>APB2ENR\ \&=\ \string~(RCC\_APB2ENR\_SPI4EN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05335}05335\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_EXTIT\_CLK\_DISABLE()\ \ \ (RCC-\/>APB2ENR\ \&=\ \string~(RCC\_APB2ENR\_EXTITEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05336}05336\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM10\_CLK\_DISABLE()\ \ \ (RCC-\/>APB2ENR\ \&=\ \string~(RCC\_APB2ENR\_TIM10EN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05337}05337\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI5\_CLK\_DISABLE()\ \ \ \ (RCC-\/>APB2ENR\ \&=\ \string~(RCC\_APB2ENR\_SPI5EN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05338}05338\ \textcolor{preprocessor}{\#if\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05339}05339\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI1\_CLK\_DISABLE()\ \ \ \ (RCC-\/>APB2ENR\ \&=\ \string~(RCC\_APB2ENR\_SAI1EN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05340}05340\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05341}05341\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DFSDM1\_CLK\_DISABLE()\ \ (RCC-\/>APB2ENR\ \&=\ \string~(RCC\_APB2ENR\_DFSDM1EN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05342}05342\ \textcolor{preprocessor}{\#if\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05343}05343\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DFSDM2\_CLK\_DISABLE()\ \ (RCC-\/>APB2ENR\ \&=\ \string~(RCC\_APB2ENR\_DFSDM2EN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05344}05344\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05348}05348\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05356}05356\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM8\_IS\_CLK\_ENABLED()\ \ \ \ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_TIM8EN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05357}05357\ \textcolor{preprocessor}{\#if\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05358}05358\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART9\_IS\_CLK\_ENABLED()\ \ \ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_UART9EN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05359}05359\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART10\_IS\_CLK\_ENABLED()\ \ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_UART10EN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05360}05360\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05361}05361\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDIO\_IS\_CLK\_ENABLED()\ \ \ \ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_SDIOEN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05362}05362\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI4\_IS\_CLK\_ENABLED()\ \ \ \ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_SPI4EN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05363}05363\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_EXTIT\_IS\_CLK\_ENABLED()\ \ \ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_EXTITEN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05364}05364\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM10\_IS\_CLK\_ENABLED()\ \ \ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_TIM10EN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05365}05365\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI5\_IS\_CLK\_ENABLED()\ \ \ \ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_SPI5EN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05366}05366\ \textcolor{preprocessor}{\#if\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05367}05367\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI1\_IS\_CLK\_ENABLED()\ \ \ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_SAI1EN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05368}05368\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05369}05369\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DFSDM1\_IS\_CLK\_ENABLED()\ \ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_DFSDM1EN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05370}05370\ \textcolor{preprocessor}{\#if\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05371}05371\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DFSDM2\_IS\_CLK\_ENABLED()\ \ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_DFSDM2EN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05372}05372\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05373}05373\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05374}05374\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM8\_IS\_CLK\_DISABLED()\ \ \ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_TIM8EN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05375}05375\ \textcolor{preprocessor}{\#if\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05376}05376\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART9\_IS\_CLK\_DISABLED()\ \ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_UART9EN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05377}05377\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART10\_IS\_CLK\_DISABLED()\ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_UART10EN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05378}05378\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05379}05379\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDIO\_IS\_CLK\_DISABLED()\ \ \ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_SDIOEN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05380}05380\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI4\_IS\_CLK\_DISABLED()\ \ \ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_SPI4EN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05381}05381\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_EXTIT\_IS\_CLK\_DISABLED()\ \ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_EXTITEN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05382}05382\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM10\_IS\_CLK\_DISABLED()\ \ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_TIM10EN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05383}05383\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI5\_IS\_CLK\_DISABLED()\ \ \ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_SPI5EN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05384}05384\ \textcolor{preprocessor}{\#if\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05385}05385\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI1\_IS\_CLK\_DISABLED()\ \ \ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_SAI1EN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05386}05386\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05387}05387\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DFSDM1\_IS\_CLK\_DISABLED()\ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_DFSDM1EN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05388}05388\ \textcolor{preprocessor}{\#if\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05389}05389\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DFSDM2\_IS\_CLK\_DISABLED()\ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_DFSDM2EN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05390}05390\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05394}05394\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05399}05399\ \textcolor{preprocessor}{\#if\ defined\ (STM32F412Zx)\ ||\ defined(STM32F413xx)\ ||\ defined\ (STM32F423xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05400}05400\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AHB1\_FORCE\_RESET()\ \ \ \ (RCC-\/>AHB1RSTR\ =\ 0x006010FFU)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05401}05401\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F412Zx\ ||\ \ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05402}05402\ \textcolor{preprocessor}{\#if\ defined\ (STM32F412Cx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05403}05403\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AHB1\_FORCE\_RESET()\ \ \ \ (RCC-\/>AHB1RSTR\ =\ 0x00601087U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05404}05404\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F412Cx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05405}05405\ \textcolor{preprocessor}{\#if\ defined\ (STM32F412Vx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05406}05406\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AHB1\_FORCE\_RESET()\ \ \ \ (RCC-\/>AHB1RSTR\ =\ 0x0060109FU)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05407}05407\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F412Vx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05408}05408\ \textcolor{preprocessor}{\#if\ defined\ (STM32F412Rx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05409}05409\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AHB1\_FORCE\_RESET()\ \ \ \ (RCC-\/>AHB1RSTR\ =\ 0x0060108FU)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05410}05410\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F412Rx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05411}05411\ \textcolor{preprocessor}{\#if\ defined(STM32F412Rx)\ ||\ defined(STM32F412Vx)\ ||\ defined(STM32F412Zx)\ ||\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05412}05412\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOD\_FORCE\_RESET()\ \ \ \ (RCC-\/>AHB1RSTR\ |=\ (RCC\_AHB1RSTR\_GPIODRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05413}05413\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F412Rx\ ||\ STM32F412Vx\ ||\ STM32F412Zx\ ||\ \ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05414}05414\ \textcolor{preprocessor}{\#if\ defined(STM32F412Vx)\ ||\ defined(STM32F412Zx)\ ||\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05415}05415\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOE\_FORCE\_RESET()\ \ \ \ (RCC-\/>AHB1RSTR\ |=\ (RCC\_AHB1RSTR\_GPIOERST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05416}05416\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F412Vx\ ||\ STM32F412Zx\ ||\ \ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05417}05417\ \textcolor{preprocessor}{\#if\ defined(STM32F412Zx)\ ||\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05418}05418\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOF\_FORCE\_RESET()\ \ \ \ (RCC-\/>AHB1RSTR\ |=\ (RCC\_AHB1RSTR\_GPIOFRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05419}05419\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOG\_FORCE\_RESET()\ \ \ \ (RCC-\/>AHB1RSTR\ |=\ (RCC\_AHB1RSTR\_GPIOGRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05420}05420\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ \ STM32F412Zx\ ||\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05421}05421\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_FORCE\_RESET()\ \ \ \ \ \ (RCC-\/>AHB1RSTR\ |=\ (RCC\_AHB1RSTR\_CRCRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05422}05422\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05423}05423\ \textcolor{preprocessor}{\#if\ defined(STM32F412Rx)\ ||\ defined(STM32F412Vx)\ ||\ defined(STM32F412Zx)\ ||\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05424}05424\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOD\_RELEASE\_RESET()\ \ (RCC-\/>AHB1RSTR\ \&=\ \string~(RCC\_AHB1RSTR\_GPIODRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05425}05425\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F412Rx\ ||\ STM32F412Vx\ ||\ STM32F412Zx\ ||\ \ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05426}05426\ \textcolor{preprocessor}{\#if\ defined(STM32F412Vx)\ ||\ defined(STM32F412Zx)\ ||\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05427}05427\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOE\_RELEASE\_RESET()\ \ (RCC-\/>AHB1RSTR\ \&=\ \string~(RCC\_AHB1RSTR\_GPIOERST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05428}05428\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F412Vx\ ||\ STM32F412Zx\ ||\ \ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05429}05429\ \textcolor{preprocessor}{\#if\ defined(STM32F412Zx)\ ||\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05430}05430\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOF\_RELEASE\_RESET()\ \ (RCC-\/>AHB1RSTR\ \&=\ \string~(RCC\_AHB1RSTR\_GPIOFRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05431}05431\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOG\_RELEASE\_RESET()\ \ (RCC-\/>AHB1RSTR\ \&=\ \string~(RCC\_AHB1RSTR\_GPIOGRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05432}05432\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ \ STM32F412Zx\ ||\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05433}05433\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_RELEASE\_RESET()\ \ \ \ (RCC-\/>AHB1RSTR\ \&=\ \string~(RCC\_AHB1RSTR\_CRCRST))}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05437}05437\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05442}05442\ \textcolor{preprocessor}{\#if\ defined(STM32F423xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05443}05443\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AHB2\_FORCE\_RESET()\ \ \ (RCC-\/>AHB2RSTR\ =\ 0x000000D0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05444}05444\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AES\_FORCE\_RESET()\ \ \ \ (RCC-\/>AHB2RSTR\ |=\ (RCC\_AHB2RSTR\_AESRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05445}05445\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AES\_RELEASE\_RESET()\ \ (RCC-\/>AHB2RSTR\ \&=\ \string~(RCC\_AHB2RSTR\_AESRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05446}05446\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05447}05447\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AHB2\_FORCE\_RESET()\ \ \ (RCC-\/>AHB2RSTR\ =\ 0x000000C0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05448}05448\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F423xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05449}05449\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AHB2\_RELEASE\_RESET()\ (RCC-\/>AHB2RSTR\ =\ 0x00U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05450}05450\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05451}05451\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_FS\_FORCE\_RESET()\ \ \ (RCC-\/>AHB2RSTR\ |=\ (RCC\_AHB2RSTR\_OTGFSRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05452}05452\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_FS\_RELEASE\_RESET()\ (RCC-\/>AHB2RSTR\ \&=\ \string~(RCC\_AHB2RSTR\_OTGFSRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05453}05453\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05454}05454\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RNG\_FORCE\_RESET()\ \ \ \ (RCC-\/>AHB2RSTR\ |=\ (RCC\_AHB2RSTR\_RNGRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05455}05455\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RNG\_RELEASE\_RESET()\ \ (RCC-\/>AHB2RSTR\ \&=\ \string~(RCC\_AHB2RSTR\_RNGRST))}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05459}05459\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05464}05464\ \textcolor{preprocessor}{\#if\ defined(STM32F412Zx)\ ||\ defined(STM32F412Vx)\ ||\ defined(STM32F412Rx)\ ||\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05465}05465\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AHB3\_FORCE\_RESET()\ \ \ (RCC-\/>AHB3RSTR\ =\ 0x00000003U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05466}05466\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AHB3\_RELEASE\_RESET()\ (RCC-\/>AHB3RSTR\ =\ 0x00U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05467}05467\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05468}05468\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FSMC\_FORCE\_RESET()\ \ \ \ (RCC-\/>AHB3RSTR\ |=\ (RCC\_AHB3RSTR\_FSMCRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05469}05469\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_QSPI\_FORCE\_RESET()\ \ \ (RCC-\/>AHB3RSTR\ |=\ (RCC\_AHB3RSTR\_QSPIRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05470}05470\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05471}05471\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FSMC\_RELEASE\_RESET()\ \ \ \ (RCC-\/>AHB3RSTR\ \&=\ \string~(RCC\_AHB3RSTR\_FSMCRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05472}05472\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_QSPI\_RELEASE\_RESET()\ \ \ (RCC-\/>AHB3RSTR\ \&=\ \string~(RCC\_AHB3RSTR\_QSPIRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05473}05473\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F412Zx\ ||\ STM32F412Vx\ ||\ STM32F412Rx\ ||\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05474}05474\ \textcolor{preprocessor}{\#if\ defined(STM32F412Cx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05475}05475\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AHB3\_FORCE\_RESET()}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05476}05476\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AHB3\_RELEASE\_RESET()}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05477}05477\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05478}05478\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FSMC\_FORCE\_RESET()}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05479}05479\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_QSPI\_FORCE\_RESET()}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05480}05480\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05481}05481\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FSMC\_RELEASE\_RESET()}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05482}05482\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_QSPI\_RELEASE\_RESET()}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05483}05483\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F412Cx\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05487}05487\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05492}05492\ \textcolor{preprocessor}{\#if\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05493}05493\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_APB1\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB1RSTR\ =\ 0xFFFECBFFU)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05494}05494\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05495}05495\ \textcolor{preprocessor}{\#if\ defined\ (STM32F412Zx)\ ||\ defined\ (STM32F412Vx)\ ||\ defined\ (STM32F412Rx)\ ||\ defined\ (STM32F412Cx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05496}05496\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_APB1\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB1RSTR\ =\ 0x17E6C9FFU)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05497}05497\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F412Zx\ ||\ STM32F412Vx\ ||\ STM32F412Rx\ ||\ STM32F412Cx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05498}05498\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM2\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_TIM2RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05499}05499\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM3\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_TIM3RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05500}05500\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM4\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_TIM4RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05501}05501\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM6\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_TIM6RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05502}05502\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM7\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_TIM7RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05503}05503\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM12\_FORCE\_RESET()\ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_TIM12RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05504}05504\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM13\_FORCE\_RESET()\ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_TIM13RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05505}05505\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM14\_FORCE\_RESET()\ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_TIM14RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05506}05506\ \textcolor{preprocessor}{\#if\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05507}05507\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM1\_FORCE\_RESET()\ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_LPTIM1RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05508}05508\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05509}05509\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI3\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_SPI3RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05510}05510\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART3\_FORCE\_RESET()\ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_USART3RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05511}05511\ \textcolor{preprocessor}{\#if\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05512}05512\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART4\_FORCE\_RESET()\ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_UART4RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05513}05513\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART5\_FORCE\_RESET()\ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_UART5RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05514}05514\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05515}05515\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C3\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_I2C3RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05516}05516\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FMPI2C1\_FORCE\_RESET()\ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_FMPI2C1RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05517}05517\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN1\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_CAN1RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05518}05518\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN2\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_CAN2RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05519}05519\ \textcolor{preprocessor}{\#if\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05520}05520\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN3\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_CAN3RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05521}05521\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC\_FORCE\_RESET()\ \ \ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_DACRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05522}05522\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART7\_FORCE\_RESET()\ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_UART7RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05523}05523\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART8\_FORCE\_RESET()\ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_UART8RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05524}05524\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05525}05525\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05526}05526\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM2\_RELEASE\_RESET()\ \ \ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_TIM2RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05527}05527\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM3\_RELEASE\_RESET()\ \ \ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_TIM3RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05528}05528\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM4\_RELEASE\_RESET()\ \ \ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_TIM4RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05529}05529\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM6\_RELEASE\_RESET()\ \ \ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_TIM6RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05530}05530\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM7\_RELEASE\_RESET()\ \ \ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_TIM7RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05531}05531\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM12\_RELEASE\_RESET()\ \ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_TIM12RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05532}05532\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM13\_RELEASE\_RESET()\ \ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_TIM13RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05533}05533\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM14\_RELEASE\_RESET()\ \ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_TIM14RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05534}05534\ \textcolor{preprocessor}{\#if\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05535}05535\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM1\_RELEASE\_RESET()\ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_LPTIM1RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05536}05536\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05537}05537\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI3\_RELEASE\_RESET()\ \ \ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_SPI3RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05538}05538\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART3\_RELEASE\_RESET()\ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_USART3RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05539}05539\ \textcolor{preprocessor}{\#if\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05540}05540\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART4\_RELEASE\_RESET()\ \ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_UART4RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05541}05541\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART5\_RELEASE\_RESET()\ \ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_UART5RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05542}05542\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05543}05543\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C3\_RELEASE\_RESET()\ \ \ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_I2C3RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05544}05544\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FMPI2C1\_RELEASE\_RESET()\ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_FMPI2C1RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05545}05545\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN1\_RELEASE\_RESET()\ \ \ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_CAN1RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05546}05546\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN2\_RELEASE\_RESET()\ \ \ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_CAN2RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05547}05547\ \textcolor{preprocessor}{\#if\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05548}05548\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN3\_RELEASE\_RESET()\ \ \ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_CAN3RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05549}05549\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC\_RELEASE\_RESET()\ \ \ \ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_DACRST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05550}05550\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART7\_RELEASE\_RESET()\ \ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_UART7RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05551}05551\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART8\_RELEASE\_RESET()\ \ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_UART8RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05552}05552\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05556}05556\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05561}05561\ \textcolor{preprocessor}{\#if\ defined(STM32F413xx)||\ defined(STM32F423xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05562}05562\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_APB2\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB2RSTR\ =\ 0x035779F3U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05563}05563\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05564}05564\ \textcolor{preprocessor}{\#if\ defined\ (STM32F412Zx)\ ||\ defined\ (STM32F412Vx)\ ||\ defined\ (STM32F412Rx)\ ||\ defined\ (STM32F412Cx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05565}05565\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_APB2\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB2RSTR\ =\ 0x01177933U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05566}05566\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F412Zx\ ||\ STM32F412Vx\ ||\ STM32F412Rx\ ||\ STM32F412Cx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05567}05567\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM8\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB2RSTR\ |=\ (RCC\_APB2RSTR\_TIM8RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05568}05568\ \textcolor{preprocessor}{\#if\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05569}05569\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART9\_FORCE\_RESET()\ \ \ \ (RCC-\/>APB2RSTR\ |=\ (RCC\_APB2RSTR\_UART9RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05570}05570\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART10\_FORCE\_RESET()\ \ \ (RCC-\/>APB2RSTR\ |=\ (RCC\_APB2RSTR\_UART10RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05571}05571\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05572}05572\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDIO\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB2RSTR\ |=\ (RCC\_APB2RSTR\_SDIORST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05573}05573\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI4\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB2RSTR\ |=\ (RCC\_APB2RSTR\_SPI4RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05574}05574\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM10\_FORCE\_RESET()\ \ \ \ (RCC-\/>APB2RSTR\ |=\ (RCC\_APB2RSTR\_TIM10RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05575}05575\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI5\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB2RSTR\ |=\ (RCC\_APB2RSTR\_SPI5RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05576}05576\ \textcolor{preprocessor}{\#if\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05577}05577\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI1\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB2RSTR\ |=\ (RCC\_APB2RSTR\_SAI1RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05578}05578\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05579}05579\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DFSDM1\_FORCE\_RESET()\ \ \ (RCC-\/>APB2RSTR\ |=\ (RCC\_APB2RSTR\_DFSDM1RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05580}05580\ \textcolor{preprocessor}{\#if\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05581}05581\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DFSDM2\_FORCE\_RESET()\ \ \ (RCC-\/>APB2RSTR\ |=\ (RCC\_APB2RSTR\_DFSDM2RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05582}05582\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05583}05583\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05584}05584\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM8\_RELEASE\_RESET()\ \ \ (RCC-\/>APB2RSTR\ \&=\ \string~(RCC\_APB2RSTR\_TIM8RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05585}05585\ \textcolor{preprocessor}{\#if\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05586}05586\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART9\_RELEASE\_RESET()\ \ (RCC-\/>APB2RSTR\ \&=\ \string~(RCC\_APB2RSTR\_UART9RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05587}05587\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART10\_RELEASE\_RESET()\ (RCC-\/>APB2RSTR\ \&=\ \string~(RCC\_APB2RSTR\_UART10RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05588}05588\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05589}05589\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDIO\_RELEASE\_RESET()\ \ \ (RCC-\/>APB2RSTR\ \&=\ \string~(RCC\_APB2RSTR\_SDIORST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05590}05590\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI4\_RELEASE\_RESET()\ \ \ (RCC-\/>APB2RSTR\ \&=\ \string~(RCC\_APB2RSTR\_SPI4RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05591}05591\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM10\_RELEASE\_RESET()\ \ (RCC-\/>APB2RSTR\ \&=\ \string~(RCC\_APB2RSTR\_TIM10RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05592}05592\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI5\_RELEASE\_RESET()\ \ \ (RCC-\/>APB2RSTR\ \&=\ \string~(RCC\_APB2RSTR\_SPI5RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05593}05593\ \textcolor{preprocessor}{\#if\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05594}05594\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI1\_RELEASE\_RESET()\ \ \ (RCC-\/>APB2RSTR\ \&=\ \string~(RCC\_APB2RSTR\_SAI1RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05595}05595\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05596}05596\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DFSDM1\_RELEASE\_RESET()\ (RCC-\/>APB2RSTR\ \&=\ \string~(RCC\_APB2RSTR\_DFSDM1RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05597}05597\ \textcolor{preprocessor}{\#if\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05598}05598\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DFSDM2\_RELEASE\_RESET()\ (RCC-\/>APB2RSTR\ \&=\ \string~(RCC\_APB2RSTR\_DFSDM2RST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05599}05599\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05603}05603\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05612}05612\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOD\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ (RCC-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_GPIODLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05613}05613\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOE\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ (RCC-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_GPIOELPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05614}05614\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOF\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ (RCC-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_GPIOFLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05615}05615\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOG\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ (RCC-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_GPIOGLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05616}05616\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ (RCC-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_CRCLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05617}05617\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FLITF\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ (RCC-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_FLITFLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05618}05618\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SRAM1\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ (RCC-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_SRAM1LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05619}05619\ \textcolor{preprocessor}{\#if\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05620}05620\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SRAM2\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ (RCC-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_SRAM2LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05621}05621\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05622}05622\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05623}05623\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOD\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ (RCC-\/>AHB1LPENR\ \&=\ \string~(RCC\_AHB1LPENR\_GPIODLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05624}05624\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOE\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ (RCC-\/>AHB1LPENR\ \&=\ \string~(RCC\_AHB1LPENR\_GPIOELPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05625}05625\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOF\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ (RCC-\/>AHB1LPENR\ \&=\ \string~(RCC\_AHB1LPENR\_GPIOFLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05626}05626\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOG\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ (RCC-\/>AHB1LPENR\ \&=\ \string~(RCC\_AHB1LPENR\_GPIOGLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05627}05627\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ (RCC-\/>AHB1LPENR\ \&=\ \string~(RCC\_AHB1LPENR\_CRCLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05628}05628\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FLITF\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ (RCC-\/>AHB1LPENR\ \&=\ \string~(RCC\_AHB1LPENR\_FLITFLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05629}05629\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SRAM1\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ (RCC-\/>AHB1LPENR\ \&=\ \string~(RCC\_AHB1LPENR\_SRAM1LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05630}05630\ \textcolor{preprocessor}{\#if\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05631}05631\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SRAM2\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ (RCC-\/>AHB1LPENR\ \&=\ \string~(RCC\_AHB1LPENR\_SRAM2LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05632}05632\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05636}05636\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05645}05645\ \textcolor{preprocessor}{\#if\ defined(STM32F423xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05646}05646\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AES\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ (RCC-\/>AHB2LPENR\ |=\ (RCC\_AHB2LPENR\_AESLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05647}05647\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AES\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ (RCC-\/>AHB2LPENR\ \&=\ \string~(RCC\_AHB2LPENR\_AESLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05648}05648\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F423xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05649}05649\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05650}05650\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_FS\_CLK\_SLEEP\_ENABLE()\ \ (RCC-\/>AHB2LPENR\ |=\ (RCC\_AHB2LPENR\_OTGFSLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05651}05651\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_OTG\_FS\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>AHB2LPENR\ \&=\ \string~(RCC\_AHB2LPENR\_OTGFSLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05652}05652\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05653}05653\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RNG\_CLK\_SLEEP\_ENABLE()\ \ \ (RCC-\/>AHB2LPENR\ |=\ (RCC\_AHB2LPENR\_RNGLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05654}05654\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RNG\_CLK\_SLEEP\_DISABLE()\ \ (RCC-\/>AHB2LPENR\ \&=\ \string~(RCC\_AHB2LPENR\_RNGLPEN))}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05658}05658\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05667}05667\ \textcolor{preprocessor}{\#if\ defined(STM32F412Zx)\ ||\ defined(STM32F412Vx)\ ||\ defined(STM32F412Rx)\ ||\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05668}05668\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FSMC\_CLK\_SLEEP\_ENABLE()\ \ \ (RCC-\/>AHB3LPENR\ |=\ (RCC\_AHB3LPENR\_FSMCLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05669}05669\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_QSPI\_CLK\_SLEEP\_ENABLE()\ \ (RCC-\/>AHB3LPENR\ |=\ (RCC\_AHB3LPENR\_QSPILPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05670}05670\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05671}05671\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FSMC\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>AHB3LPENR\ \&=\ \string~(RCC\_AHB3LPENR\_FSMCLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05672}05672\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_QSPI\_CLK\_SLEEP\_DISABLE()\ \ (RCC-\/>AHB3LPENR\ \&=\ \string~(RCC\_AHB3LPENR\_QSPILPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05673}05673\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F412Zx\ ||\ STM32F412Vx\ ||\ STM32F412Rx\ ||\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05674}05674\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05678}05678\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05687}05687\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM2\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_TIM2LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05688}05688\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM3\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_TIM3LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05689}05689\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM4\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_TIM4LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05690}05690\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM6\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_TIM6LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05691}05691\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM7\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_TIM7LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05692}05692\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM12\_CLK\_SLEEP\_ENABLE()\ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_TIM12LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05693}05693\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM13\_CLK\_SLEEP\_ENABLE()\ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_TIM13LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05694}05694\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM14\_CLK\_SLEEP\_ENABLE()\ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_TIM14LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05695}05695\ \textcolor{preprocessor}{\#if\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05696}05696\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM1\_CLK\_SLEEP\_ENABLE()\ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_LPTIM1LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05697}05697\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05698}05698\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RTCAPB\_CLK\_SLEEP\_ENABLE()\ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_RTCAPBLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05699}05699\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI3\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_SPI3LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05700}05700\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART3\_CLK\_SLEEP\_ENABLE()\ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_USART3LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05701}05701\ \textcolor{preprocessor}{\#if\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05702}05702\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART4\_CLK\_SLEEP\_ENABLE()\ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_UART4LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05703}05703\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART5\_CLK\_SLEEP\_ENABLE()\ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_UART5LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05704}05704\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05705}05705\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C3\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_I2C3LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05706}05706\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FMPI2C1\_CLK\_SLEEP\_ENABLE()\ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_FMPI2C1LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05707}05707\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN1\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_CAN1LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05708}05708\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN2\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_CAN2LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05709}05709\ \textcolor{preprocessor}{\#if\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05710}05710\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN3\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_CAN3LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05711}05711\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_DACLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05712}05712\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART7\_CLK\_SLEEP\_ENABLE()\ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_UART7LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05713}05713\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART8\_CLK\_SLEEP\_ENABLE()\ \ \ (RCC-\/>APB1LPENR\ |=\ (RCC\_APB1LPENR\_UART8LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05714}05714\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05715}05715\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05716}05716\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM2\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_TIM2LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05717}05717\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM3\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_TIM3LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05718}05718\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM4\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_TIM4LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05719}05719\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM6\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_TIM6LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05720}05720\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM7\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_TIM7LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05721}05721\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM12\_CLK\_SLEEP\_DISABLE()\ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_TIM12LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05722}05722\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM13\_CLK\_SLEEP\_DISABLE()\ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_TIM13LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05723}05723\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM14\_CLK\_SLEEP\_DISABLE()\ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_TIM14LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05724}05724\ \textcolor{preprocessor}{\#if\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05725}05725\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM1\_CLK\_SLEEP\_DISABLE()\ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_LPTIM1LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05726}05726\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05727}05727\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RTCAPB\_CLK\_SLEEP\_DISABLE()\ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_RTCAPBLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05728}05728\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI3\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_SPI3LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05729}05729\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART3\_CLK\_SLEEP\_DISABLE()\ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_USART3LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05730}05730\ \textcolor{preprocessor}{\#if\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05731}05731\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART4\_CLK\_SLEEP\_DISABLE()\ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_UART4LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05732}05732\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART5\_CLK\_SLEEP\_DISABLE()\ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_UART5LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05733}05733\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05734}05734\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C3\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_I2C3LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05735}05735\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FMPI2C1\_CLK\_SLEEP\_DISABLE()(RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_FMPI2C1LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05736}05736\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN1\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_CAN1LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05737}05737\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN2\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_CAN2LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05738}05738\ \textcolor{preprocessor}{\#if\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05739}05739\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CAN3\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_CAN3LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05740}05740\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC\_CLK\_SLEEP\_DISABLE()\ \ \ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_DACLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05741}05741\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART7\_CLK\_SLEEP\_DISABLE()\ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_UART7LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05742}05742\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART8\_CLK\_SLEEP\_DISABLE()\ \ (RCC-\/>APB1LPENR\ \&=\ \string~(RCC\_APB1LPENR\_UART8LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05743}05743\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05747}05747\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05756}05756\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM8\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>APB2LPENR\ |=\ (RCC\_APB2LPENR\_TIM8LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05757}05757\ \textcolor{preprocessor}{\#if\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05758}05758\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART9\_CLK\_SLEEP\_ENABLE()\ \ \ (RCC-\/>APB2LPENR\ |=\ (RCC\_APB2LPENR\_UART9LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05759}05759\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART10\_CLK\_SLEEP\_ENABLE()\ \ (RCC-\/>APB2LPENR\ |=\ (RCC\_APB2LPENR\_UART10LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05760}05760\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05761}05761\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDIO\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>APB2LPENR\ |=\ (RCC\_APB2LPENR\_SDIOLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05762}05762\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI4\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>APB2LPENR\ |=\ (RCC\_APB2LPENR\_SPI4LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05763}05763\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_EXTIT\_CLK\_SLEEP\_ENABLE()\ \ \ (RCC-\/>APB2LPENR\ |=\ (RCC\_APB2LPENR\_EXTITLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05764}05764\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM10\_CLK\_SLEEP\_ENABLE()\ \ \ (RCC-\/>APB2LPENR\ |=\ (RCC\_APB2LPENR\_TIM10LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05765}05765\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI5\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>APB2LPENR\ |=\ (RCC\_APB2LPENR\_SPI5LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05766}05766\ \textcolor{preprocessor}{\#if\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05767}05767\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI1\_CLK\_SLEEP\_ENABLE()\ \ \ \ (RCC-\/>APB2LPENR\ |=\ (RCC\_APB2LPENR\_SAI1LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05768}05768\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05769}05769\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DFSDM1\_CLK\_SLEEP\_ENABLE()\ \ (RCC-\/>APB2LPENR\ |=\ (RCC\_APB2LPENR\_DFSDM1LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05770}05770\ \textcolor{preprocessor}{\#if\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05771}05771\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DFSDM2\_CLK\_SLEEP\_ENABLE()\ \ (RCC-\/>APB2LPENR\ |=\ (RCC\_APB2LPENR\_DFSDM2LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05772}05772\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05773}05773\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05774}05774\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM8\_CLK\_SLEEP\_DISABLE()\ \ \ \ (RCC-\/>APB2LPENR\ \&=\ \string~(RCC\_APB2LPENR\_TIM8LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05775}05775\ \textcolor{preprocessor}{\#if\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05776}05776\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART9\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>APB2LPENR\ \&=\ \string~(RCC\_APB2LPENR\_UART9LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05777}05777\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART10\_CLK\_SLEEP\_DISABLE()\ \ (RCC-\/>APB2LPENR\ \&=\ \string~(RCC\_APB2LPENR\_UART10LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05778}05778\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05779}05779\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDIO\_CLK\_SLEEP\_DISABLE()\ \ \ \ (RCC-\/>APB2LPENR\ \&=\ \string~(RCC\_APB2LPENR\_SDIOLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05780}05780\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI4\_CLK\_SLEEP\_DISABLE()\ \ \ \ (RCC-\/>APB2LPENR\ \&=\ \string~(RCC\_APB2LPENR\_SPI4LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05781}05781\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_EXTIT\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>APB2LPENR\ \&=\ \string~(RCC\_APB2LPENR\_EXTITLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05782}05782\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM10\_CLK\_SLEEP\_DISABLE()\ \ \ (RCC-\/>APB2LPENR\ \&=\ \string~(RCC\_APB2LPENR\_TIM10LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05783}05783\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI5\_CLK\_SLEEP\_DISABLE()\ \ \ \ (RCC-\/>APB2LPENR\ \&=\ \string~(RCC\_APB2LPENR\_SPI5LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05784}05784\ \textcolor{preprocessor}{\#if\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05785}05785\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI1\_CLK\_SLEEP\_DISABLE()\ \ \ \ (RCC-\/>APB2LPENR\ \&=\ \string~(RCC\_APB2LPENR\_SAI1LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05786}05786\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05787}05787\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DFSDM1\_CLK\_SLEEP\_DISABLE()\ \ (RCC-\/>APB2LPENR\ \&=\ \string~(RCC\_APB2LPENR\_DFSDM1LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05788}05788\ \textcolor{preprocessor}{\#if\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05789}05789\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DFSDM2\_CLK\_SLEEP\_DISABLE()\ \ (RCC-\/>APB2LPENR\ \&=\ \string~(RCC\_APB2LPENR\_DFSDM2LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05790}05790\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05794}05794\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F412Zx\ ||\ STM32F412Vx\ ||\ STM32F412Rx\ ||\ STM32F412Cx\ ||\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05795}05795\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05796}05796\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05797}05797\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ PLL\ Configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05798}05798\ \textcolor{preprocessor}{\#if\ defined(STM32F410Tx)\ ||\ defined(STM32F410Cx)\ ||\ defined(STM32F410Rx)\ ||\ defined(STM32F446xx)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05799}05799\ \textcolor{preprocessor}{\ \ \ \ defined(STM32F469xx)\ ||\ defined(STM32F479xx)\ ||\ defined(STM32F412Zx)\ ||\ defined(STM32F412Vx)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05800}05800\ \textcolor{preprocessor}{\ \ \ \ defined(STM32F412Rx)\ ||\ defined(STM32F412Cx)\ ||\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05834}05834\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PLL\_CONFIG(\_\_RCC\_PLLSource\_\_,\ \_\_PLLM\_\_,\ \_\_PLLN\_\_,\ \_\_PLLP\_\_,\ \_\_PLLQ\_\_,\_\_PLLR\_\_)\ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05835}05835\ \textcolor{preprocessor}{\ \ (RCC-\/>PLLCFGR\ =\ ((\_\_RCC\_PLLSource\_\_)\ |\ (\_\_PLLM\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05836}05836\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PLLN\_\_)\ <<\ RCC\_PLLCFGR\_PLLN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05837}05837\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((((\_\_PLLP\_\_)\ >>\ 1U)\ -\/1U)\ <<\ RCC\_PLLCFGR\_PLLP\_Pos)\ \ \ \ \ \ \ \ \ \ |\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05838}05838\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PLLQ\_\_)\ <<\ RCC\_PLLCFGR\_PLLQ\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05839}05839\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PLLR\_\_)\ <<\ RCC\_PLLCFGR\_PLLR\_Pos)))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05840}05840\ \textcolor{preprocessor}{\#else}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05870}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga56d9ad48b28e7aa4ad3aadca5b4fd431}{05870}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PLL\_CONFIG(\_\_RCC\_PLLSource\_\_,\ \_\_PLLM\_\_,\ \_\_PLLN\_\_,\ \_\_PLLP\_\_,\ \_\_PLLQ\_\_)\ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05871}05871\ \textcolor{preprocessor}{\ \ (RCC-\/>PLLCFGR\ =\ (0x20000000U\ |\ (\_\_RCC\_PLLSource\_\_)\ |\ (\_\_PLLM\_\_)|\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05872}05872\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PLLN\_\_)\ <<\ RCC\_PLLCFGR\_PLLN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05873}05873\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((((\_\_PLLP\_\_)\ >>\ 1U)\ -\/1U)\ <<\ RCC\_PLLCFGR\_PLLP\_Pos)\ \ \ \ |\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05874}05874\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PLLQ\_\_)\ <<\ RCC\_PLLCFGR\_PLLQ\_Pos)))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05875}05875\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F410xx\ ||\ STM32F446xx\ ||\ STM32F469xx\ ||\ STM32F479xx\ ||\ STM32F412Zx\ ||\ STM32F412Vx\ ||\ STM32F412Rx\ ||\ STM32F412Cx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05876}05876\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05877}05877\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05878}05878\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/PLLI2S\ Configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05879}05879\ \textcolor{preprocessor}{\#if\ defined(STM32F405xx)\ ||\ defined(STM32F415xx)\ ||\ defined(STM32F407xx)\ ||\ defined(STM32F417xx)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05880}05880\ \textcolor{preprocessor}{\ \ \ \ defined(STM32F427xx)\ ||\ defined(STM32F437xx)\ ||\ defined(STM32F429xx)\ ||\ defined(STM32F439xx)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05881}05881\ \textcolor{preprocessor}{\ \ \ \ defined(STM32F401xC)\ ||\ defined(STM32F401xE)\ ||\ defined(STM32F411xE)\ ||\ defined(STM32F446xx)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05882}05882\ \textcolor{preprocessor}{\ \ \ \ defined(STM32F469xx)\ ||\ defined(STM32F479xx)\ ||\ defined(STM32F412Zx)\ ||\ defined(STM32F412Vx)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05883}05883\ \textcolor{preprocessor}{\ \ \ \ defined(STM32F412Rx)\ ||\ defined(STM32F412Cx)\ ||\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05884}05884\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05888}05888\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PLLI2S\_ENABLE()\ (*(\_\_IO\ uint32\_t\ *)\ RCC\_CR\_PLLI2SON\_BB\ =\ ENABLE)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05889}05889\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PLLI2S\_DISABLE()\ (*(\_\_IO\ uint32\_t\ *)\ RCC\_CR\_PLLI2SON\_BB\ =\ DISABLE)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05890}05890\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05891}05891\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F405xx\ ||\ STM32F415xx\ ||\ STM32F407xx\ ||\ STM32F417xx\ ||\ STM32F427xx\ ||\ STM32F437xx\ ||\ STM32F429xx\ ||\ STM32F439xx\ ||}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05892}05892\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ STM32F401xC\ ||\ STM32F401xE\ ||\ STM32F411xE\ ||\ STM32F446xx\ ||\ STM32F469xx\ ||\ STM32F479xx\ ||\ STM32F412Zx\ ||\ STM32F412Vx\ ||\ }}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05893}05893\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ STM32F412Rx\ ||\ STM32F412Cx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05894}05894\ \textcolor{preprocessor}{\#if\ defined(STM32F446xx)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05922}05922\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PLLI2S\_CONFIG(\_\_PLLI2SM\_\_,\ \_\_PLLI2SN\_\_,\ \_\_PLLI2SP\_\_,\ \_\_PLLI2SQ\_\_,\ \_\_PLLI2SR\_\_)\ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05923}05923\ \textcolor{preprocessor}{\ \ (RCC-\/>PLLI2SCFGR\ =\ ((\_\_PLLI2SM\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05924}05924\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PLLI2SN\_\_)\ <<\ RCC\_PLLI2SCFGR\_PLLI2SN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ |\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05925}05925\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((((\_\_PLLI2SP\_\_)\ >>\ 1U)\ -\/1U)\ <<\ RCC\_PLLI2SCFGR\_PLLI2SP\_Pos)\ |\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05926}05926\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PLLI2SQ\_\_)\ <<\ RCC\_PLLI2SCFGR\_PLLI2SQ\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ |\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05927}05927\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PLLI2SR\_\_)\ <<\ RCC\_PLLI2SCFGR\_PLLI2SR\_Pos)))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05928}05928\ \textcolor{preprocessor}{\#elif\ defined(STM32F412Zx)\ ||\ defined(STM32F412Vx)\ ||\ defined(STM32F412Rx)\ ||\ defined(STM32F412Cx)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05929}05929\ \textcolor{preprocessor}{\ \ \ \ \ \ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05953}05953\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PLLI2S\_CONFIG(\_\_PLLI2SM\_\_,\ \_\_PLLI2SN\_\_,\ \_\_PLLI2SQ\_\_,\ \_\_PLLI2SR\_\_)\ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05954}05954\ \textcolor{preprocessor}{\ \ (RCC-\/>PLLI2SCFGR\ =\ ((\_\_PLLI2SM\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05955}05955\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PLLI2SN\_\_)\ <<\ RCC\_PLLI2SCFGR\_PLLI2SN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ |\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05956}05956\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PLLI2SQ\_\_)\ <<\ RCC\_PLLI2SCFGR\_PLLI2SQ\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ |\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05957}05957\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PLLI2SR\_\_)\ <<\ RCC\_PLLI2SCFGR\_PLLI2SR\_Pos)))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05958}05958\ \textcolor{preprocessor}{\#else}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05974}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga5a2fa2687b621f6eda72457d09715298}{05974}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PLLI2S\_CONFIG(\_\_PLLI2SN\_\_,\ \_\_PLLI2SR\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05975}05975\ \textcolor{preprocessor}{\ \ (RCC-\/>PLLI2SCFGR\ =\ (((\_\_PLLI2SN\_\_)\ <<\ RCC\_PLLI2SCFGR\_PLLI2SN\_Pos)\ \ |\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05976}05976\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PLLI2SR\_\_)\ <<\ RCC\_PLLI2SCFGR\_PLLI2SR\_Pos)))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05977}05977\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F446xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05978}05978\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l05979}05979\ \textcolor{preprocessor}{\#if\ defined(STM32F411xE)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06000}06000\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PLLI2S\_I2SCLK\_CONFIG(\_\_PLLI2SM\_\_,\ \_\_PLLI2SN\_\_,\ \_\_PLLI2SR\_\_)\ (RCC-\/>PLLI2SCFGR\ =\ ((\_\_PLLI2SM\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06001}06001\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PLLI2SN\_\_)\ <<\ RCC\_PLLI2SCFGR\_PLLI2SN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ |\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06002}06002\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PLLI2SR\_\_)\ <<\ RCC\_PLLI2SCFGR\_PLLI2SR\_Pos)))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06003}06003\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F411xE\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06004}06004\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06005}06005\ \textcolor{preprocessor}{\#if\ defined(STM32F427xx)\ ||\ defined(STM32F437xx)\ ||\ defined(STM32F429xx)\ ||\ defined(STM32F439xx)\ ||\ defined(STM32F469xx)\ ||\ defined(STM32F479xx)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06023}06023\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PLLI2S\_SAICLK\_CONFIG(\_\_PLLI2SN\_\_,\ \_\_PLLI2SQ\_\_,\ \_\_PLLI2SR\_\_)\ (RCC-\/>PLLI2SCFGR\ =\ ((\_\_PLLI2SN\_\_)\ <<\ 6U)\ \ |\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06024}06024\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PLLI2SQ\_\_)\ <<\ 24U)\ |\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06025}06025\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PLLI2SR\_\_)\ <<\ 28U))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06026}06026\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F427xx\ ||\ STM32F437xx\ ||\ STM32F429xx\ ||\ STM32F439xx\ ||\ STM32F469xx\ ||\ STM32F479xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06027}06027\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06028}06028\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06029}06029\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ PLLSAI\ Configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06030}06030\ \textcolor{preprocessor}{\#if\ defined(STM32F427xx)\ ||\ defined(STM32F437xx)\ ||\ defined(STM32F429xx)\ ||\ defined(STM32F439xx)\ ||\ defined(STM32F446xx)\ ||\ defined(STM32F469xx)\ ||\ defined(STM32F479xx)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06035}06035\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PLLSAI\_ENABLE()\ (*(\_\_IO\ uint32\_t\ *)\ RCC\_CR\_PLLSAION\_BB\ =\ ENABLE)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06036}06036\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PLLSAI\_DISABLE()\ (*(\_\_IO\ uint32\_t\ *)\ RCC\_CR\_PLLSAION\_BB\ =\ DISABLE)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06037}06037\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06038}06038\ \textcolor{preprocessor}{\#if\ defined(STM32F446xx)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06064}06064\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PLLSAI\_CONFIG(\_\_PLLSAIM\_\_,\ \_\_PLLSAIN\_\_,\ \_\_PLLSAIP\_\_,\ \_\_PLLSAIQ\_\_,\ \_\_PLLSAIR\_\_)\ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06065}06065\ \textcolor{preprocessor}{\ \ (RCC-\/>PLLSAICFGR\ =\ ((\_\_PLLSAIM\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06066}06066\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PLLSAIN\_\_)\ <<\ RCC\_PLLSAICFGR\_PLLSAIN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ |\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06067}06067\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((((\_\_PLLSAIP\_\_)\ >>\ 1U)\ -\/1U)\ <<\ RCC\_PLLSAICFGR\_PLLSAIP\_Pos)\ |\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06068}06068\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PLLSAIQ\_\_)\ <<\ RCC\_PLLSAICFGR\_PLLSAIQ\_Pos)))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06069}06069\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F446xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06070}06070\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06071}06071\ \textcolor{preprocessor}{\#if\ defined(STM32F469xx)\ ||\ defined(STM32F479xx)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06088}06088\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PLLSAI\_CONFIG(\_\_PLLSAIN\_\_,\ \_\_PLLSAIP\_\_,\ \_\_PLLSAIQ\_\_,\ \_\_PLLSAIR\_\_)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06089}06089\ \textcolor{preprocessor}{\ \ (RCC-\/>PLLSAICFGR\ =\ (((\_\_PLLSAIN\_\_)\ <<\ RCC\_PLLSAICFGR\_PLLSAIN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ |\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06090}06090\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((((\_\_PLLSAIP\_\_)\ >>\ 1U)\ -\/1U)\ <<\ RCC\_PLLSAICFGR\_PLLSAIP\_Pos)\ |\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06091}06091\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PLLSAIQ\_\_)\ <<\ RCC\_PLLSAICFGR\_PLLSAIQ\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ |\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06092}06092\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PLLSAIR\_\_)\ <<\ RCC\_PLLSAICFGR\_PLLSAIR\_Pos)))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06093}06093\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F469xx\ ||\ STM32F479xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06094}06094\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06095}06095\ \textcolor{preprocessor}{\#if\ defined(STM32F427xx)\ ||\ defined(STM32F437xx)\ ||\ defined(STM32F429xx)\ ||\ defined(STM32F439xx)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06110}06110\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PLLSAI\_CONFIG(\_\_PLLSAIN\_\_,\ \_\_PLLSAIQ\_\_,\ \_\_PLLSAIR\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06111}06111\ \textcolor{preprocessor}{\ \ (RCC-\/>PLLSAICFGR\ =\ (((\_\_PLLSAIN\_\_)\ <<\ RCC\_PLLSAICFGR\_PLLSAIN\_Pos)\ \ |\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06112}06112\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PLLSAIQ\_\_)\ <<\ RCC\_PLLSAICFGR\_PLLSAIQ\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06113}06113\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PLLSAIR\_\_)\ <<\ RCC\_PLLSAICFGR\_PLLSAIR\_Pos)))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06114}06114\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F427xx\ ||\ STM32F437xx\ ||\ STM32F429xx\ ||\ STM32F439xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06115}06115\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06116}06116\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F427xx\ ||\ STM32F437xx\ ||\ STM32F429xx\ ||\ STM32F439xx\ ||\ STM32F446xx\ ||\ STM32F469xx\ ||\ STM32F479xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06117}06117\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06118}06118\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06119}06119\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ PLLSAI/PLLI2S\ Dividers\ Configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06120}06120\ \textcolor{preprocessor}{\#if\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06127}06127\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PLLI2S\_PLLSAICLKDIVR\_CONFIG(\_\_PLLI2SDivR\_\_)\ (MODIFY\_REG(RCC-\/>DCKCFGR,\ RCC\_DCKCFGR\_PLLI2SDIVR,\ (\_\_PLLI2SDivR\_\_)-\/1U))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06128}06128\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06134}06134\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PLL\_PLLSAICLKDIVR\_CONFIG(\_\_PLLDivR\_\_)\ (MODIFY\_REG(RCC-\/>DCKCFGR,\ RCC\_DCKCFGR\_PLLDIVR,\ ((\_\_PLLDivR\_\_)-\/1U)<<8U))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06135}06135\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06136}06136\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06137}06137\ \textcolor{preprocessor}{\#if\ defined(STM32F427xx)\ ||\ defined(STM32F437xx)\ ||\ defined(STM32F429xx)\ ||\ defined(STM32F439xx)\ \ ||\ defined(STM32F446xx)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06138}06138\ \textcolor{preprocessor}{\ \ \ \ defined(STM32F469xx)\ ||\ defined(STM32F479xx)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06145}06145\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PLLI2S\_PLLSAICLKDIVQ\_CONFIG(\_\_PLLI2SDivQ\_\_)\ (MODIFY\_REG(RCC-\/>DCKCFGR,\ RCC\_DCKCFGR\_PLLI2SDIVQ,\ (\_\_PLLI2SDivQ\_\_)-\/1U))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06146}06146\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06153}06153\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PLLSAI\_PLLSAICLKDIVQ\_CONFIG(\_\_PLLSAIDivQ\_\_)\ (MODIFY\_REG(RCC-\/>DCKCFGR,\ RCC\_DCKCFGR\_PLLSAIDIVQ,\ ((\_\_PLLSAIDivQ\_\_)-\/1U)<<8U))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06154}06154\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F427xx\ ||\ STM32F437xx\ ||\ STM32F429xx\ ||\ STM32F439xx\ ||\ STM32F446xx\ ||\ STM32F469xx\ ||\ STM32F479xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06155}06155\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06156}06156\ \textcolor{preprocessor}{\#if\ defined(STM32F427xx)\ ||\ defined(STM32F437xx)\ ||\ defined(STM32F429xx)\ ||\ defined(STM32F439xx)\ ||\ defined(STM32F469xx)\ ||\ defined(STM32F479xx)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06165}06165\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PLLSAI\_PLLSAICLKDIVR\_CONFIG(\_\_PLLSAIDivR\_\_)\ (MODIFY\_REG(RCC-\/>DCKCFGR,\ RCC\_DCKCFGR\_PLLSAIDIVR,\ (\_\_PLLSAIDivR\_\_)))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06166}06166\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F427xx\ ||\ STM32F437xx\ ||\ STM32F429xx\ ||\ STM32F439xx\ ||\ STM32F469xx\ ||\ STM32F479xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06167}06167\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06168}06168\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06169}06169\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ Peripheral\ Clock\ selection\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06170}06170\ \textcolor{preprocessor}{\#if\ defined(STM32F405xx)\ ||\ defined(STM32F415xx)\ ||\ defined(STM32F407xx)\ ||\ defined(STM32F417xx)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06171}06171\ \textcolor{preprocessor}{\ \ \ \ defined(STM32F427xx)\ ||\ defined(STM32F437xx)\ ||\ defined(STM32F429xx)\ ||\ defined(STM32F439xx)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06172}06172\ \textcolor{preprocessor}{\ \ \ \ defined(STM32F401xC)\ ||\ defined(STM32F401xE)\ ||\ defined(STM32F411xE)\ ||\ defined(STM32F469xx)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06173}06173\ \textcolor{preprocessor}{\ \ \ \ defined(STM32F479xx)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06182}06182\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2S\_CONFIG(\_\_SOURCE\_\_)\ (MODIFY\_REG(RCC-\/>CFGR,\ RCC\_CFGR\_I2SSRC,\ (\_\_SOURCE\_\_)))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06183}06183\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06184}06184\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06191}06191\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_I2S\_SOURCE()\ ((uint32\_t)(READ\_BIT(RCC-\/>CFGR,\ RCC\_CFGR\_I2SSRC)))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06192}06192\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F40xxx\ ||\ STM32F41xxx\ ||\ STM32F42xxx\ ||\ STM32F43xxx\ ||\ STM32F469xx\ ||\ STM32F479xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06193}06193\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06194}06194\ \textcolor{preprocessor}{\#if\ defined(STM32F427xx)\ ||\ defined(STM32F437xx)\ ||\ defined(STM32F429xx)\ ||\ defined(STM32F439xx)\ ||\ defined(STM32F469xx)\ ||\ defined(STM32F479xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06195}06195\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06209}06209\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI\_BLOCKACLKSOURCE\_CONFIG(\_\_SOURCE\_\_)\ (MODIFY\_REG(RCC-\/>DCKCFGR,\ RCC\_DCKCFGR\_SAI1ASRC,\ (\_\_SOURCE\_\_)))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06210}06210\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06224}06224\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI\_BLOCKBCLKSOURCE\_CONFIG(\_\_SOURCE\_\_)\ (MODIFY\_REG(RCC-\/>DCKCFGR,\ RCC\_DCKCFGR\_SAI1BSRC,\ (\_\_SOURCE\_\_)))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06225}06225\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F427xx\ ||\ STM32F437xx\ ||\ STM32F429xx\ ||\ STM32F439xx\ ||\ STM32F469xx\ ||\ STM32F479xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06226}06226\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06227}06227\ \textcolor{preprocessor}{\#if\ defined(STM32F446xx)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06239}06239\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI1\_CONFIG(\_\_SOURCE\_\_)\ (MODIFY\_REG(RCC-\/>DCKCFGR,\ RCC\_DCKCFGR\_SAI1SRC,\ (\_\_SOURCE\_\_)))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06240}06240\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06249}06249\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_SAI1\_SOURCE()\ (READ\_BIT(RCC-\/>DCKCFGR,\ RCC\_DCKCFGR\_SAI1SRC))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06250}06250\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06262}06262\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI2\_CONFIG(\_\_SOURCE\_\_)\ (MODIFY\_REG(RCC-\/>DCKCFGR,\ RCC\_DCKCFGR\_SAI2SRC,\ (\_\_SOURCE\_\_)))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06263}06263\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06272}06272\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_SAI2\_SOURCE()\ (READ\_BIT(RCC-\/>DCKCFGR,\ RCC\_DCKCFGR\_SAI2SRC))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06273}06273\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06283}06283\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2S\_APB1\_CONFIG(\_\_SOURCE\_\_)\ (MODIFY\_REG(RCC-\/>DCKCFGR,\ RCC\_DCKCFGR\_I2S1SRC,\ (\_\_SOURCE\_\_)))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06284}06284\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06292}06292\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_I2S\_APB1\_SOURCE()\ (READ\_BIT(RCC-\/>DCKCFGR,\ RCC\_DCKCFGR\_I2S1SRC))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06293}06293\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06303}06303\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2S\_APB2\_CONFIG(\_\_SOURCE\_\_)\ (MODIFY\_REG(RCC-\/>DCKCFGR,\ RCC\_DCKCFGR\_I2S2SRC,\ (\_\_SOURCE\_\_)))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06304}06304\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06312}06312\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_I2S\_APB2\_SOURCE()\ (READ\_BIT(RCC-\/>DCKCFGR,\ RCC\_DCKCFGR\_I2S2SRC))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06313}06313\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06320}06320\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CEC\_CONFIG(\_\_SOURCE\_\_)\ (MODIFY\_REG(RCC-\/>DCKCFGR2,\ RCC\_DCKCFGR2\_CECSEL,\ (uint32\_t)(\_\_SOURCE\_\_)))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06321}06321\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06327}06327\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_CEC\_SOURCE()\ (READ\_BIT(RCC-\/>DCKCFGR2,\ RCC\_DCKCFGR2\_CECSEL))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06328}06328\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06336}06336\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FMPI2C1\_CONFIG(\_\_SOURCE\_\_)\ (MODIFY\_REG(RCC-\/>DCKCFGR2,\ RCC\_DCKCFGR2\_FMPI2C1SEL,\ (uint32\_t)(\_\_SOURCE\_\_)))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06337}06337\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06344}06344\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_FMPI2C1\_SOURCE()\ (READ\_BIT(RCC-\/>DCKCFGR2,\ RCC\_DCKCFGR2\_FMPI2C1SEL))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06345}06345\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06352}06352\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CLK48\_CONFIG(\_\_SOURCE\_\_)\ (MODIFY\_REG(RCC-\/>DCKCFGR2,\ RCC\_DCKCFGR2\_CK48MSEL,\ (uint32\_t)(\_\_SOURCE\_\_)))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06353}06353\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06359}06359\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_CLK48\_SOURCE()\ (READ\_BIT(RCC-\/>DCKCFGR2,\ RCC\_DCKCFGR2\_CK48MSEL))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06360}06360\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06367}06367\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDIO\_CONFIG(\_\_SOURCE\_\_)\ (MODIFY\_REG(RCC-\/>DCKCFGR2,\ RCC\_DCKCFGR2\_SDIOSEL,\ (uint32\_t)(\_\_SOURCE\_\_)))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06368}06368\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06374}06374\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_SDIO\_SOURCE()\ (READ\_BIT(RCC-\/>DCKCFGR2,\ RCC\_DCKCFGR2\_SDIOSEL))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06375}06375\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06382}06382\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPDIFRX\_CONFIG(\_\_SOURCE\_\_)\ (MODIFY\_REG(RCC-\/>DCKCFGR2,\ RCC\_DCKCFGR2\_SPDIFRXSEL,\ (uint32\_t)(\_\_SOURCE\_\_)))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06383}06383\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06389}06389\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_SPDIFRX\_SOURCE()\ (READ\_BIT(RCC-\/>DCKCFGR2,\ RCC\_DCKCFGR2\_SPDIFRXSEL))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06390}06390\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F446xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06391}06391\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06392}06392\ \textcolor{preprocessor}{\#if\ defined(STM32F469xx)\ ||\ defined(STM32F479xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06393}06393\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06400}06400\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CLK48\_CONFIG(\_\_SOURCE\_\_)\ (MODIFY\_REG(RCC-\/>DCKCFGR,\ RCC\_DCKCFGR\_CK48MSEL,\ (uint32\_t)(\_\_SOURCE\_\_)))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06401}06401\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06407}06407\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_CLK48\_SOURCE()\ (READ\_BIT(RCC-\/>DCKCFGR,\ RCC\_DCKCFGR\_CK48MSEL))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06408}06408\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06415}06415\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDIO\_CONFIG(\_\_SOURCE\_\_)\ (MODIFY\_REG(RCC-\/>DCKCFGR,\ RCC\_DCKCFGR\_SDIOSEL,\ (uint32\_t)(\_\_SOURCE\_\_)))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06416}06416\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06422}06422\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_SDIO\_SOURCE()\ (READ\_BIT(RCC-\/>DCKCFGR,\ RCC\_DCKCFGR\_SDIOSEL))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06423}06423\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06430}06430\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DSI\_CONFIG(\_\_SOURCE\_\_)\ (MODIFY\_REG(RCC-\/>DCKCFGR,\ RCC\_DCKCFGR\_DSISEL,\ (uint32\_t)(\_\_SOURCE\_\_)))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06431}06431\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06437}06437\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_DSI\_SOURCE()\ (READ\_BIT(RCC-\/>DCKCFGR,\ RCC\_DCKCFGR\_DSISEL))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06438}06438\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06439}06439\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F469xx\ ||\ STM32F479xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06440}06440\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06441}06441\ \textcolor{preprocessor}{\#if\ defined(STM32F412Zx)\ ||\ defined(STM32F412Vx)\ ||\ defined(STM32F412Rx)\ ||\ defined(STM32F412Cx)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06442}06442\ \textcolor{preprocessor}{\ \ \ \ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06450}06450\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DFSDM1\_CONFIG(\_\_DFSDM1\_CLKSOURCE\_\_)\ \ MODIFY\_REG(RCC-\/>DCKCFGR,\ RCC\_DCKCFGR\_CKDFSDM1SEL,\ (\_\_DFSDM1\_CLKSOURCE\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06451}06451\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06457}06457\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_DFSDM1\_SOURCE()\ ((uint32\_t)(READ\_BIT(RCC-\/>DCKCFGR,\ RCC\_DCKCFGR\_CKDFSDM1SEL)))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06458}06458\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06467}06467\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DFSDM1AUDIO\_CONFIG(\_\_SOURCE\_\_)\ (MODIFY\_REG(RCC-\/>DCKCFGR,\ RCC\_DCKCFGR\_CKDFSDM1ASEL,\ (\_\_SOURCE\_\_)))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06468}06468\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06476}06476\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_DFSDM1AUDIO\_SOURCE()\ (READ\_BIT(RCC-\/>DCKCFGR,\ RCC\_DCKCFGR\_CKDFSDM1ASEL))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06477}06477\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06478}06478\ \textcolor{preprocessor}{\#if\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06486}06486\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DFSDM2\_CONFIG(\_\_DFSDM2\_CLKSOURCE\_\_)\ \ MODIFY\_REG(RCC-\/>DCKCFGR,\ RCC\_DCKCFGR\_CKDFSDM1SEL,\ (\_\_DFSDM2\_CLKSOURCE\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06487}06487\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06493}06493\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_DFSDM2\_SOURCE()\ ((uint32\_t)(READ\_BIT(RCC-\/>DCKCFGR,\ RCC\_DCKCFGR\_CKDFSDM1SEL)))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06494}06494\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06502}06502\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DFSDM2AUDIO\_CONFIG(\_\_SOURCE\_\_)\ (MODIFY\_REG(RCC-\/>DCKCFGR,\ RCC\_DCKCFGR\_CKDFSDM2ASEL,\ (\_\_SOURCE\_\_)))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06503}06503\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06510}06510\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_DFSDM2AUDIO\_SOURCE()\ (READ\_BIT(RCC-\/>DCKCFGR,\ RCC\_DCKCFGR\_CKDFSDM2ASEL))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06511}06511\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06523}06523\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI\_BLOCKACLKSOURCE\_CONFIG(\_\_SOURCE\_\_)\ (MODIFY\_REG(RCC-\/>DCKCFGR,\ RCC\_DCKCFGR\_SAI1ASRC,\ (\_\_SOURCE\_\_)))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06524}06524\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06533}06533\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_SAI\_BLOCKA\_SOURCE()\ (READ\_BIT(RCC-\/>DCKCFGR,\ RCC\_DCKCFGR\_SAI1ASRC))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06534}06534\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06546}06546\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI\_BLOCKBCLKSOURCE\_CONFIG(\_\_SOURCE\_\_)\ (MODIFY\_REG(RCC-\/>DCKCFGR,\ RCC\_DCKCFGR\_SAI1BSRC,\ (\_\_SOURCE\_\_)))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06547}06547\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06556}06556\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_SAI\_BLOCKB\_SOURCE()\ (READ\_BIT(RCC-\/>DCKCFGR,\ RCC\_DCKCFGR\_SAI1BSRC))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06557}06557\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06566}06566\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM1\_CONFIG(\_\_SOURCE\_\_)\ (MODIFY\_REG(RCC-\/>DCKCFGR2,\ RCC\_DCKCFGR2\_LPTIM1SEL,\ (uint32\_t)(\_\_SOURCE\_\_)))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06567}06567\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06575}06575\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_LPTIM1\_SOURCE()\ (READ\_BIT(RCC-\/>DCKCFGR2,\ RCC\_DCKCFGR2\_LPTIM1SEL))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06576}06576\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06577}06577\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06586}06586\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2S\_APB1\_CONFIG(\_\_SOURCE\_\_)\ (MODIFY\_REG(RCC-\/>DCKCFGR,\ RCC\_DCKCFGR\_I2S1SRC,\ (\_\_SOURCE\_\_)))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06587}06587\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06595}06595\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_I2S\_APB1\_SOURCE()\ (READ\_BIT(RCC-\/>DCKCFGR,\ RCC\_DCKCFGR\_I2S1SRC))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06596}06596\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06605}06605\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2S\_APB2\_CONFIG(\_\_SOURCE\_\_)\ (MODIFY\_REG(RCC-\/>DCKCFGR,\ RCC\_DCKCFGR\_I2S2SRC,\ (\_\_SOURCE\_\_)))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06606}06606\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06614}06614\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_I2S\_APB2\_SOURCE()\ (READ\_BIT(RCC-\/>DCKCFGR,\ RCC\_DCKCFGR\_I2S2SRC))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06615}06615\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06624}06624\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PLL\_I2S\_CONFIG(\_\_SOURCE\_\_)\ (*(\_\_IO\ uint32\_t\ *)\ RCC\_PLLI2SCFGR\_PLLI2SSRC\_BB\ =\ (\_\_SOURCE\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06625}06625\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06633}06633\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FMPI2C1\_CONFIG(\_\_SOURCE\_\_)\ (MODIFY\_REG(RCC-\/>DCKCFGR2,\ RCC\_DCKCFGR2\_FMPI2C1SEL,\ (uint32\_t)(\_\_SOURCE\_\_)))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06634}06634\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06641}06641\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_FMPI2C1\_SOURCE()\ (READ\_BIT(RCC-\/>DCKCFGR2,\ RCC\_DCKCFGR2\_FMPI2C1SEL))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06642}06642\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06649}06649\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CLK48\_CONFIG(\_\_SOURCE\_\_)\ (MODIFY\_REG(RCC-\/>DCKCFGR2,\ RCC\_DCKCFGR2\_CK48MSEL,\ (uint32\_t)(\_\_SOURCE\_\_)))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06650}06650\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06656}06656\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_CLK48\_SOURCE()\ (READ\_BIT(RCC-\/>DCKCFGR2,\ RCC\_DCKCFGR2\_CK48MSEL))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06657}06657\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06664}06664\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDIO\_CONFIG(\_\_SOURCE\_\_)\ (MODIFY\_REG(RCC-\/>DCKCFGR2,\ RCC\_DCKCFGR2\_SDIOSEL,\ (uint32\_t)(\_\_SOURCE\_\_)))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06665}06665\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06671}06671\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_SDIO\_SOURCE()\ (READ\_BIT(RCC-\/>DCKCFGR2,\ RCC\_DCKCFGR2\_SDIOSEL))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06672}06672\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06673}06673\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F412Zx\ ||\ STM32F412Vx\ ||\ STM32F412Rx\ ||\ STM32F412Cx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06674}06674\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06675}06675\ \textcolor{preprocessor}{\#if\ defined(STM32F410Tx)\ ||\ defined(STM32F410Cx)\ ||\ defined(STM32F410Rx)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06683}06683\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2S\_CONFIG(\_\_SOURCE\_\_)\ (MODIFY\_REG(RCC-\/>DCKCFGR,\ RCC\_DCKCFGR\_I2SSRC,\ (\_\_SOURCE\_\_)))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06684}06684\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06691}06691\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_I2S\_SOURCE()\ (READ\_BIT(RCC-\/>DCKCFGR,\ RCC\_DCKCFGR\_I2SSRC))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06692}06692\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06700}06700\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FMPI2C1\_CONFIG(\_\_SOURCE\_\_)\ (MODIFY\_REG(RCC-\/>DCKCFGR2,\ RCC\_DCKCFGR2\_FMPI2C1SEL,\ (uint32\_t)(\_\_SOURCE\_\_)))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06701}06701\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06708}06708\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_FMPI2C1\_SOURCE()\ (READ\_BIT(RCC-\/>DCKCFGR2,\ RCC\_DCKCFGR2\_FMPI2C1SEL))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06709}06709\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06718}06718\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM1\_CONFIG(\_\_SOURCE\_\_)\ (MODIFY\_REG(RCC-\/>DCKCFGR2,\ RCC\_DCKCFGR2\_LPTIM1SEL,\ (uint32\_t)(\_\_SOURCE\_\_)))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06719}06719\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06727}06727\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_LPTIM1\_SOURCE()\ (READ\_BIT(RCC-\/>DCKCFGR2,\ RCC\_DCKCFGR2\_LPTIM1SEL))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06728}06728\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F410Tx\ ||\ STM32F410Cx\ ||\ STM32F410Rx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06729}06729\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06730}06730\ \textcolor{preprocessor}{\#if\ defined(STM32F427xx)\ ||\ defined(STM32F437xx)\ ||\ defined(STM32F429xx)\ ||\ defined(STM32F439xx)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06731}06731\ \textcolor{preprocessor}{\ \ \ \ defined(STM32F401xC)\ ||\ defined(STM32F401xE)\ ||\ defined(STM32F410Tx)\ ||\ defined(STM32F410Cx)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06732}06732\ \textcolor{preprocessor}{\ \ \ \ defined(STM32F410Rx)\ ||\ defined(STM32F411xE)\ ||\ defined(STM32F446xx)\ ||\ defined(STM32F469xx)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06733}06733\ \textcolor{preprocessor}{\ \ \ \ defined(STM32F479xx)\ ||\ defined(STM32F412Zx)\ ||\ defined(STM32F412Vx)\ ||\ defined(STM32F412Rx)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06734}06734\ \textcolor{preprocessor}{\ \ \ \ defined(STM32F412Cx)\ ||\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06748}06748\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIMCLKPRESCALER(\_\_PRESC\_\_)\ (*(\_\_IO\ uint32\_t\ *)\ RCC\_DCKCFGR\_TIMPRE\_BB\ =\ (\_\_PRESC\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06749}06749\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06750}06750\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F427xx\ ||\ STM32F437xx\ ||\ STM32F429xx\ ||\ STM32F439xx)\ ||\ STM32F401xC\ ||\ STM32F401xE\ ||\ STM32F410xx\ ||\ STM32F411xE\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06751}06751\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ STM32F446xx\ ||\ STM32F469xx\ ||\ STM32F479xx\ ||\ STM32F412Zx\ \ ||\ STM32F412Vx\ ||\ STM32F412Rx\ ||\ STM32F412Cx\ ||\ STM32F413xx\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06752}06752\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ STM32F423xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06753}06753\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06754}06754\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06755}06755\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06756}06756\ \textcolor{preprocessor}{\#if\ defined(STM32F427xx)\ ||\ defined(STM32F437xx)\ ||\ defined(STM32F429xx)\ ||\ defined(STM32F439xx)\ ||\ defined(STM32F446xx)\ ||\ defined(STM32F469xx)\ ||\ defined(STM32F479xx)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06759}06759\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PLLSAI\_ENABLE\_IT()\ (RCC-\/>CIR\ |=\ (RCC\_CIR\_PLLSAIRDYIE))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06760}06760\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06763}06763\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PLLSAI\_DISABLE\_IT()\ (RCC-\/>CIR\ \&=\ \string~(RCC\_CIR\_PLLSAIRDYIE))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06764}06764\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06767}06767\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PLLSAI\_CLEAR\_IT()\ (RCC-\/>CIR\ |=\ (RCC\_CIR\_PLLSAIRDYF))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06768}06768\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06772}06772\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PLLSAI\_GET\_IT()\ ((RCC-\/>CIR\ \&\ (RCC\_CIR\_PLLSAIRDYIE))\ ==\ (RCC\_CIR\_PLLSAIRDYIE))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06773}06773\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06777}06777\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PLLSAI\_GET\_FLAG()\ ((RCC-\/>CR\ \&\ (RCC\_CR\_PLLSAIRDY))\ ==\ (RCC\_CR\_PLLSAIRDY))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06778}06778\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06779}06779\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F427xx\ ||\ STM32F437xx\ ||\ STM32F429xx\ ||\ STM32F439xx\ ||\ STM32F446xx\ ||\ STM32F469xx\ ||\ STM32F479xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06780}06780\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06781}06781\ \textcolor{preprocessor}{\#if\ defined(STM32F410Tx)\ ||\ defined(STM32F410Cx)\ ||\ defined(STM32F410Rx)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06784}06784\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_MCO1\_ENABLE()\ (*(\_\_IO\ uint32\_t\ *)\ RCC\_CFGR\_MCO1EN\_BB\ =\ ENABLE)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06785}06785\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_MCO1\_DISABLE()\ (*(\_\_IO\ uint32\_t\ *)\ RCC\_CFGR\_MCO1EN\_BB\ =\ DISABLE)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06786}06786\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06789}06789\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_MCO2\_ENABLE()\ (*(\_\_IO\ uint32\_t\ *)\ RCC\_CFGR\_MCO2EN\_BB\ =\ ENABLE)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06790}06790\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_MCO2\_DISABLE()\ (*(\_\_IO\ uint32\_t\ *)\ RCC\_CFGR\_MCO2EN\_BB\ =\ DISABLE)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06791}06791\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06792}06792\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F410Tx\ ||\ STM32F410Cx\ ||\ STM32F410Rx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06793}06793\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06797}06797\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06798}06798\ \textcolor{comment}{/*\ Exported\ functions\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06802}06802\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06806}\mbox{\hyperlink{group___r_c_c_ex___exported___functions___group1_ga0c0f61a1e2f47cc81bc43d83ba3e0d95}{06806}}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___r_c_c_ex___exported___functions___group1_ga0c0f61a1e2f47cc81bc43d83ba3e0d95}{HAL\_RCCEx\_PeriphCLKConfig}}(RCC\_PeriphCLKInitTypeDef\ \ *PeriphClkInit);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06807}\mbox{\hyperlink{group___r_c_c_ex___exported___functions___group1_ga754fc5136c63ad52b7c459aafc8a3927}{06807}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___r_c_c_ex___exported___functions___group1_ga754fc5136c63ad52b7c459aafc8a3927}{HAL\_RCCEx\_GetPeriphCLKConfig}}(RCC\_PeriphCLKInitTypeDef\ \ *PeriphClkInit);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06808}06808\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06809}\mbox{\hyperlink{group___r_c_c_ex___exported___functions___group1_ga14acaeb88163a6bb0839470b753ba1bd}{06809}}\ uint32\_t\ \mbox{\hyperlink{group___r_c_c_ex___exported___functions___group1_ga14acaeb88163a6bb0839470b753ba1bd}{HAL\_RCCEx\_GetPeriphCLKFreq}}(uint32\_t\ PeriphClk);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06810}06810\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06811}06811\ \textcolor{preprocessor}{\#if\ defined(STM32F410Tx)\ ||\ defined(STM32F410Cx)\ ||\ defined(STM32F410Rx)\ ||\ defined(STM32F411xE)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06812}06812\ \textcolor{preprocessor}{\ \ \ \ defined(STM32F446xx)\ ||\ defined(STM32F469xx)\ ||\ defined(STM32F479xx)\ ||\ defined(STM32F412Zx)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06813}06813\ \textcolor{preprocessor}{\ \ \ \ defined(STM32F412Vx)\ ||\ defined(STM32F412Rx)\ ||\ defined(STM32F412Cx)\ ||\ defined(STM32F413xx)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06814}06814\ \textcolor{preprocessor}{\ \ \ \ defined(STM32F423xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06815}06815\ \textcolor{keywordtype}{void}\ HAL\_RCCEx\_SelectLSEMode(uint8\_t\ Mode);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06816}06816\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F410xx\ ||\ STM32F411xE\ ||\ STM32F446xx\ ||\ STM32F469xx\ ||\ STM32F479xx\ ||\ STM32F412Zx\ ||\ STM32F412Vx\ ||\ STM32F412Rx\ ||\ STM32F412Cx\ ||\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06817}06817\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLI2S\_SUPPORT)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06818}06818\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_RCCEx\_EnablePLLI2S(RCC\_PLLI2SInitTypeDef\ \ *PLLI2SInit);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06819}06819\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_RCCEx\_DisablePLLI2S(\textcolor{keywordtype}{void});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06820}06820\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLI2S\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06821}06821\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAI\_SUPPORT)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06822}06822\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_RCCEx\_EnablePLLSAI(RCC\_PLLSAIInitTypeDef\ \ *PLLSAIInit);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06823}06823\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_RCCEx\_DisablePLLSAI(\textcolor{keywordtype}{void});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06824}06824\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAI\_SUPPORT\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06828}06828\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06832}06832\ \textcolor{comment}{/*\ Private\ types\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06833}06833\ \textcolor{comment}{/*\ Private\ variables\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06834}06834\ \textcolor{comment}{/*\ Private\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06838}06838\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06843}06843\ \textcolor{comment}{/*\ -\/-\/-\/\ CR\ Register\ -\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06844}06844\ \textcolor{preprocessor}{\#if\ defined(STM32F427xx)\ ||\ defined(STM32F437xx)\ ||\ defined(STM32F429xx)\ ||\ defined(STM32F439xx)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06845}06845\ \textcolor{preprocessor}{\ \ \ \ defined(STM32F446xx)\ ||\ defined(STM32F469xx)\ ||\ defined(STM32F479xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06846}06846\ \textcolor{comment}{/*\ Alias\ word\ address\ of\ PLLSAION\ bit\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06847}06847\ \textcolor{preprocessor}{\#define\ RCC\_PLLSAION\_BIT\_NUMBER\ \ \ \ \ \ \ 0x1CU}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06848}06848\ \textcolor{preprocessor}{\#define\ RCC\_CR\_PLLSAION\_BB\ \ \ \ \ \ \ \ \ \ \ \ (PERIPH\_BB\_BASE\ +\ (RCC\_CR\_OFFSET\ *\ 32U)\ +\ (RCC\_PLLSAION\_BIT\_NUMBER\ *\ 4U))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06849}06849\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06850}06850\ \textcolor{preprocessor}{\#define\ PLLSAI\_TIMEOUT\_VALUE\ \ \ \ \ \ \ \ \ \ 2U\ \ }\textcolor{comment}{/*\ Timeout\ value\ fixed\ to\ 2\ ms\ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06851}06851\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F427xx\ ||\ STM32F437xx\ ||\ STM32F429xx\ ||\ STM32F439xx\ ||\ STM32F446xx\ ||\ STM32F469xx\ ||\ STM32F479xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06852}06852\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06853}06853\ \textcolor{preprocessor}{\#if\ defined(STM32F405xx)\ ||\ defined(STM32F415xx)\ ||\ defined(STM32F407xx)\ ||\ defined(STM32F417xx)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06854}06854\ \textcolor{preprocessor}{\ \ \ \ defined(STM32F427xx)\ ||\ defined(STM32F437xx)\ ||\ defined(STM32F429xx)\ ||\ defined(STM32F439xx)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06855}06855\ \textcolor{preprocessor}{\ \ \ \ defined(STM32F401xC)\ ||\ defined(STM32F401xE)\ ||\ defined(STM32F411xE)\ ||\ defined(STM32F446xx)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06856}06856\ \textcolor{preprocessor}{\ \ \ \ defined(STM32F469xx)\ ||\ defined(STM32F479xx)\ ||\ defined(STM32F412Zx)\ ||\ defined(STM32F412Vx)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06857}06857\ \textcolor{preprocessor}{\ \ \ \ defined(STM32F412Rx)\ ||\ defined(STM32F412Cx)\ ||\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06858}06858\ \textcolor{comment}{/*\ Alias\ word\ address\ of\ PLLI2SON\ bit\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06859}06859\ \textcolor{preprocessor}{\#define\ RCC\_PLLI2SON\_BIT\_NUMBER\ \ \ \ 0x1AU}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06860}06860\ \textcolor{preprocessor}{\#define\ RCC\_CR\_PLLI2SON\_BB\ \ \ \ \ \ \ \ \ (PERIPH\_BB\_BASE\ +\ (RCC\_CR\_OFFSET\ *\ 32U)\ +\ (RCC\_PLLI2SON\_BIT\_NUMBER\ *\ 4U))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06861}06861\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F405xx\ ||\ STM32F415xx\ ||\ STM32F407xx\ ||\ STM32F417xx\ ||\ STM32F427xx\ ||\ STM32F437xx\ ||\ STM32F429xx\ ||\ STM32F439xx\ ||}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06862}06862\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ STM32F401xC\ ||\ STM32F401xE\ ||\ STM32F411xE\ ||\ STM32F446xx\ ||\ STM32F469xx\ ||\ STM32F479xx\ ||\ STM32F412Zx\ ||\ STM32F412Vx\ ||}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06863}06863\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ STM32F412Rx\ ||\ STM32F412Cx\ ||\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06864}06864\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06865}06865\ \textcolor{comment}{/*\ -\/-\/-\/\ DCKCFGR\ Register\ -\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06866}06866\ \textcolor{preprocessor}{\#if\ defined(STM32F427xx)\ ||\ defined(STM32F437xx)\ ||\ defined(STM32F429xx)\ ||\ defined(STM32F439xx)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06867}06867\ \textcolor{preprocessor}{\ \ \ \ defined(STM32F410Tx)\ ||\ defined(STM32F410Cx)\ ||\ defined(STM32F410Rx)\ ||\ defined(STM32F401xC)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06868}06868\ \textcolor{preprocessor}{\ \ \ \ defined(STM32F401xE)\ ||\ defined(STM32F411xE)\ ||\ defined(STM32F446xx)\ ||\ defined(STM32F469xx)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06869}06869\ \textcolor{preprocessor}{\ \ \ \ defined(STM32F479xx)\ ||\ defined(STM32F412Zx)\ ||\ defined(STM32F412Vx)\ ||\ defined(STM32F412Rx)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06870}06870\ \textcolor{preprocessor}{\ \ \ \ defined(STM32F412Cx)\ ||\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06871}06871\ \textcolor{comment}{/*\ Alias\ word\ address\ of\ TIMPRE\ bit\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06872}06872\ \textcolor{preprocessor}{\#define\ RCC\_DCKCFGR\_OFFSET\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_OFFSET\ +\ 0x8CU)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06873}06873\ \textcolor{preprocessor}{\#define\ RCC\_TIMPRE\_BIT\_NUMBER\ \ \ \ \ \ \ \ \ \ 0x18U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06874}06874\ \textcolor{preprocessor}{\#define\ RCC\_DCKCFGR\_TIMPRE\_BB\ \ \ \ \ \ \ \ \ (PERIPH\_BB\_BASE\ +\ (RCC\_DCKCFGR\_OFFSET\ *\ 32U)\ +\ (RCC\_TIMPRE\_BIT\_NUMBER\ *\ 4U))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06875}06875\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F427xx\ ||\ STM32F437xx\ ||\ STM32F429xx\ ||\ STM32F439xx\ ||\ STM32F410xx\ ||\ STM32F401xC\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06876}06876\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ STM32F401xE\ ||\ STM32F411xE\ ||\ STM32F446xx\ ||\ STM32F469xx\ ||\ STM32F479xx\ ||\ STM32F412Zx\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06877}06877\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ STM32F412Vx\ ||\ STM32F412Rx\ ||\ STM32F412Cx\ ||\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06878}06878\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06879}06879\ \textcolor{comment}{/*\ -\/-\/-\/\ CFGR\ Register\ -\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06880}\mbox{\hyperlink{group___r_c_c_ex___bit_address___alias_region_gafb1e90a88869585b970749de3c16ce4a}{06880}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_OFFSET\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_OFFSET\ +\ 0x08U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06881}06881\ \textcolor{preprocessor}{\#if\ defined(STM32F405xx)\ ||\ defined(STM32F415xx)\ ||\ defined(STM32F407xx)\ ||\ defined(STM32F417xx)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06882}06882\ \textcolor{preprocessor}{\ \ \ \ defined(STM32F427xx)\ ||\ defined(STM32F437xx)\ ||\ defined(STM32F429xx)\ ||\ defined(STM32F439xx)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06883}06883\ \textcolor{preprocessor}{\ \ \ \ defined(STM32F401xC)\ ||\ defined(STM32F401xE)\ ||\ defined(STM32F411xE)\ ||\ defined(STM32F446xx)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06884}06884\ \textcolor{preprocessor}{\ \ \ \ defined(STM32F469xx)\ ||\ defined(STM32F479xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06885}06885\ \textcolor{comment}{/*\ Alias\ word\ address\ of\ I2SSRC\ bit\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06886}06886\ \textcolor{preprocessor}{\#define\ RCC\_I2SSRC\_BIT\_NUMBER\ \ \ \ \ \ 0x17U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06887}06887\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_I2SSRC\_BB\ \ \ \ \ \ \ \ \ (PERIPH\_BB\_BASE\ +\ (RCC\_CFGR\_OFFSET\ *\ 32U)\ +\ (RCC\_I2SSRC\_BIT\_NUMBER\ *\ 4U))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06888}06888\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06889}06889\ \textcolor{preprocessor}{\#define\ PLLI2S\_TIMEOUT\_VALUE\ \ \ \ \ \ \ 2U\ \ }\textcolor{comment}{/*\ Timeout\ value\ fixed\ to\ 2\ ms\ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06890}06890\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F405xx\ ||\ STM32F415xx\ ||\ STM32F407xx\ ||\ STM32F417xx\ ||\ STM32F427xx\ ||\ STM32F437xx\ ||\ STM32F429xx\ ||\ STM32F439xx\ ||}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06891}06891\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ STM32F401xC\ ||\ STM32F401xE\ ||\ STM32F411xE\ ||\ STM32F446xx\ ||\ STM32F469xx\ ||\ STM32F479xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06892}06892\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06893}06893\ \textcolor{preprocessor}{\#if\ defined(STM32F412Zx)\ ||\ defined(STM32F412Vx)\ ||\ defined(STM32F412Rx)\ ||\ defined(STM32F412Cx)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06894}06894\ \textcolor{preprocessor}{\ \ \ \ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06895}06895\ \textcolor{comment}{/*\ -\/-\/-\/\ PLLI2SCFGR\ Register\ -\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06896}06896\ \textcolor{preprocessor}{\#define\ RCC\_PLLI2SCFGR\_OFFSET\ \ \ \ \ \ \ \ \ (RCC\_OFFSET\ +\ 0x84U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06897}06897\ \textcolor{comment}{/*\ Alias\ word\ address\ of\ PLLI2SSRC\ bit\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06898}06898\ \textcolor{preprocessor}{\#define\ RCC\_PLLI2SSRC\_BIT\_NUMBER\ \ \ \ \ \ 0x16U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06899}06899\ \textcolor{preprocessor}{\#define\ RCC\_PLLI2SCFGR\_PLLI2SSRC\_BB\ \ \ \ \ \ \ \ \ (PERIPH\_BB\_BASE\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06900}06900\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ +\ (RCC\_PLLI2SCFGR\_OFFSET\ *\ 32U)\ +\ (RCC\_PLLI2SSRC\_BIT\_NUMBER\ *\ 4U))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06901}06901\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06902}06902\ \textcolor{preprocessor}{\#define\ PLLI2S\_TIMEOUT\_VALUE\ \ \ \ \ \ \ \ \ \ 2U\ \ }\textcolor{comment}{/*\ Timeout\ value\ fixed\ to\ 2\ ms\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06903}06903\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F412Zx\ ||\ STM32F412Vx\ ||\ STM32F412Rx\ ||\ STM32F412Cx\ ||\ STM32F413xx\ |\ STM32F423xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06904}06904\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06905}06905\ \textcolor{preprocessor}{\#if\ defined(STM32F410Tx)\ ||\ defined(STM32F410Cx)\ ||\ defined(STM32F410Rx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06906}06906\ \textcolor{comment}{/*\ Alias\ word\ address\ of\ MCO1EN\ bit\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06907}06907\ \textcolor{preprocessor}{\#define\ RCC\_MCO1EN\_BIT\_NUMBER\ \ \ \ \ \ 0x8U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06908}06908\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCO1EN\_BB\ \ \ \ \ \ \ \ \ (PERIPH\_BB\_BASE\ +\ (RCC\_CFGR\_OFFSET\ *\ 32U)\ +\ (RCC\_MCO1EN\_BIT\_NUMBER\ *\ 4U))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06909}06909\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06910}06910\ \textcolor{comment}{/*\ Alias\ word\ address\ of\ MCO2EN\ bit\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06911}06911\ \textcolor{preprocessor}{\#define\ RCC\_MCO2EN\_BIT\_NUMBER\ \ \ \ \ \ 0x9U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06912}06912\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCO2EN\_BB\ \ \ \ \ \ \ \ \ (PERIPH\_BB\_BASE\ +\ (RCC\_CFGR\_OFFSET\ *\ 32U)\ +\ (RCC\_MCO2EN\_BIT\_NUMBER\ *\ 4U))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06913}06913\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F410Tx\ ||\ STM32F410Cx\ ||\ STM32F410Rx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06914}06914\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06915}\mbox{\hyperlink{group___r_c_c_ex___bit_address___alias_region_gad54d8ad9b3511329efee38b3ad0665de}{06915}}\ \textcolor{preprocessor}{\#define\ PLL\_TIMEOUT\_VALUE\ \ \ \ \ \ \ \ \ \ 2U\ \ }\textcolor{comment}{/*\ 2\ ms\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06919}06919\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06923}06923\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06924}06924\ \textcolor{comment}{/*\ Private\ macros\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06931}\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_ga12835741fbedd278ad1e91abebe00837}{06931}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PLLN\_VALUE(VALUE)\ ((50U\ <=\ (VALUE))\ \&\&\ ((VALUE)\ <=\ 432U))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06932}\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_gac30fb7f6fe9f22a7d6c5585909db5c3c}{06932}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PLLI2SN\_VALUE(VALUE)\ ((50U\ <=\ (VALUE))\ \&\&\ ((VALUE)\ <=\ 432U))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06933}06933\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06934}06934\ \textcolor{preprocessor}{\#if\ defined(STM32F427xx)\ ||\ defined(STM32F437xx)\ ||\ defined(STM32F429xx)||\ defined(STM32F439xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06935}06935\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PERIPHCLOCK(SELECTION)\ ((1U\ <=\ (SELECTION))\ \&\&\ ((SELECTION)\ <=\ 0x0000007FU))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06936}06936\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F427xx\ ||\ STM32F437xx\ ||\ STM32F429xx\ ||\ STM32F439xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06937}06937\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06938}06938\ \textcolor{preprocessor}{\#if\ defined(STM32F405xx)\ ||\ defined(STM32F415xx)\ ||\ defined(STM32F407xx)||\ defined(STM32F417xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06939}06939\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PERIPHCLOCK(SELECTION)\ ((1U\ <=\ (SELECTION))\ \&\&\ ((SELECTION)\ <=\ 0x00000007U))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06940}06940\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F405xx\ ||\ STM32F415xx\ ||\ STM32F407xx\ ||\ STM32F417xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06941}06941\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06942}06942\ \textcolor{preprocessor}{\#if\ defined(STM32F401xC)\ ||\ defined(STM32F401xE)\ ||\ defined(STM32F411xE)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06943}06943\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PERIPHCLOCK(SELECTION)\ ((1U\ <=\ (SELECTION))\ \&\&\ ((SELECTION)\ <=\ 0x0000000FU))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06944}06944\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F401xC\ ||\ STM32F401xE\ ||\ STM32F411xE\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06945}06945\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06946}06946\ \textcolor{preprocessor}{\#if\ defined(STM32F410Tx)\ ||\ defined(STM32F410Cx)\ ||\ defined(STM32F410Rx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06947}06947\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PERIPHCLOCK(SELECTION)\ ((1U\ <=\ (SELECTION))\ \&\&\ ((SELECTION)\ <=\ 0x0000001FU))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06948}06948\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F410Tx\ ||\ STM32F410Cx\ ||\ STM32F410Rx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06949}06949\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06950}06950\ \textcolor{preprocessor}{\#if\ defined(STM32F446xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06951}06951\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PERIPHCLOCK(SELECTION)\ ((1U\ <=\ (SELECTION))\ \&\&\ ((SELECTION)\ <=\ 0x00000FFFU))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06952}06952\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F446xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06953}06953\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06954}06954\ \textcolor{preprocessor}{\#if\ defined(STM32F469xx)\ ||\ defined(STM32F479xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06955}06955\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PERIPHCLOCK(SELECTION)\ ((1U\ <=\ (SELECTION))\ \&\&\ ((SELECTION)\ <=\ 0x000001FFU))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06956}06956\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F469xx\ ||\ STM32F479xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06957}06957\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06958}06958\ \textcolor{preprocessor}{\#if\ defined(STM32F412Zx)\ ||\ defined(STM32F412Vx)\ ||\ defined(STM32F412Rx)\ ||\ defined(STM32F412Cx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06959}06959\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PERIPHCLOCK(SELECTION)\ ((1U\ <=\ (SELECTION))\ \&\&\ ((SELECTION)\ <=\ 0x000003FFU))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06960}06960\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F412Zx\ ||\ STM32F412Vx\ ||\ STM32F412Rx\ ||\ STM32F412Cx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06961}06961\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06962}06962\ \textcolor{preprocessor}{\#if\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06963}06963\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PERIPHCLOCK(SELECTION)\ ((1U\ <=\ (SELECTION))\ \&\&\ ((SELECTION)\ <=\ 0x00007FFFU))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06964}06964\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06965}06965\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06966}\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_gaa2fece4b24f6219b423e1b092b7705c8}{06966}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PLLI2SR\_VALUE(VALUE)\ ((2U\ <=\ (VALUE))\ \&\&\ ((VALUE)\ <=\ 7U))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06967}06967\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06968}06968\ \textcolor{preprocessor}{\#if\ defined(STM32F427xx)\ ||\ defined(STM32F437xx)\ ||\ defined(STM32F429xx)||\ defined(STM32F439xx)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06969}06969\ \textcolor{preprocessor}{\ \ \ \ defined(STM32F446xx)\ ||\ defined(STM32F469xx)\ ||\ defined(STM32F479xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06970}06970\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PLLI2SQ\_VALUE(VALUE)\ \ \ \ \ ((2U\ <=\ (VALUE))\ \&\&\ ((VALUE)\ <=\ 15U))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06971}06971\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06972}06972\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PLLSAIN\_VALUE(VALUE)\ \ \ \ \ ((50U\ <=\ (VALUE))\ \&\&\ ((VALUE)\ <=\ 432U))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06973}06973\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06974}06974\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PLLSAIQ\_VALUE(VALUE)\ \ \ \ \ ((2U\ <=\ (VALUE))\ \&\&\ ((VALUE)\ <=\ 15U))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06975}06975\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06976}06976\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PLLSAIR\_VALUE(VALUE)\ \ \ \ \ ((2U\ <=\ (VALUE))\ \&\&\ ((VALUE)\ <=\ 7U))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06977}06977\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06978}06978\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PLLSAI\_DIVQ\_VALUE(VALUE)\ ((1U\ <=\ (VALUE))\ \&\&\ ((VALUE)\ <=\ 32U))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06979}06979\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06980}06980\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PLLI2S\_DIVQ\_VALUE(VALUE)\ ((1U\ <=\ (VALUE))\ \&\&\ ((VALUE)\ <=\ 32U))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06981}06981\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06982}06982\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PLLSAI\_DIVR\_VALUE(VALUE)\ (((VALUE)\ ==\ RCC\_PLLSAIDIVR\_2)\ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06983}06983\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((VALUE)\ ==\ RCC\_PLLSAIDIVR\_4)\ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06984}06984\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((VALUE)\ ==\ RCC\_PLLSAIDIVR\_8)\ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06985}06985\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((VALUE)\ ==\ RCC\_PLLSAIDIVR\_16))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06986}06986\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F427xx\ ||\ STM32F437xx\ ||\ STM32F429xx\ ||\ STM32F439xx\ ||\ STM32F446xx\ ||\ STM32F469xx\ ||\ STM32F479xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06987}06987\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06988}06988\ \textcolor{preprocessor}{\#if\ defined(STM32F411xE)\ ||\ defined(STM32F446xx)\ ||\ defined(STM32F412Zx)\ ||\ defined(STM32F412Vx)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06989}06989\ \textcolor{preprocessor}{\ \ \ \ defined(STM32F412Rx)\ ||\ defined(STM32F412Cx)\ ||\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06990}06990\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PLLI2SM\_VALUE(VALUE)\ \ \ ((2U\ <=\ (VALUE))\ \&\&\ ((VALUE)\ <=\ 63U))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06991}06991\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06992}06992\ \textcolor{preprocessor}{\#define\ IS\_RCC\_LSE\_MODE(MODE)\ \ \ \ \ \ \ \ \ \ \ (((MODE)\ ==\ RCC\_LSE\_LOWPOWER\_MODE)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06993}06993\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((MODE)\ ==\ RCC\_LSE\_HIGHDRIVE\_MODE))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06994}06994\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F411xE\ ||\ STM32F446xx\ ||\ STM32F412Zx\ ||\ STM32F412Vx\ ||\ STM32F412Rx\ ||\ STM32F412Cx\ ||\ STM32F413xx\ ||\ STM32F423xx\ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06995}06995\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06996}06996\ \textcolor{preprocessor}{\#if\ defined(STM32F410Tx)\ ||\ defined(STM32F410Cx)\ ||\ defined(STM32F410Rx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06997}06997\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PLLR\_VALUE(VALUE)\ ((2U\ <=\ (VALUE))\ \&\&\ ((VALUE)\ <=\ 7U))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06998}06998\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l06999}06999\ \textcolor{preprocessor}{\#define\ IS\_RCC\_LSE\_MODE(MODE)\ \ \ \ \ \ \ \ \ \ \ (((MODE)\ ==\ RCC\_LSE\_LOWPOWER\_MODE)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07000}07000\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((MODE)\ ==\ RCC\_LSE\_HIGHDRIVE\_MODE))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07001}07001\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07002}07002\ \textcolor{preprocessor}{\#define\ IS\_RCC\_FMPI2C1CLKSOURCE(SOURCE)\ \ \ (((SOURCE)\ ==\ RCC\_FMPI2C1CLKSOURCE\_PCLK1)\ \ \ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07003}07003\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_FMPI2C1CLKSOURCE\_SYSCLK)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07004}07004\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_FMPI2C1CLKSOURCE\_HSI))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07005}07005\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07006}07006\ \textcolor{preprocessor}{\#define\ IS\_RCC\_LPTIM1CLKSOURCE(SOURCE)\ \ \ (((SOURCE)\ ==\ RCC\_LPTIM1CLKSOURCE\_PCLK1)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07007}07007\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_LPTIM1CLKSOURCE\_HSI)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07008}07008\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_LPTIM1CLKSOURCE\_LSI)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07009}07009\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_LPTIM1CLKSOURCE\_LSE))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07010}07010\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07011}07011\ \textcolor{preprocessor}{\#define\ IS\_RCC\_I2SAPBCLKSOURCE(SOURCE)\ \ \ \ \ \ (((SOURCE)\ ==\ RCC\_I2SAPBCLKSOURCE\_PLLR)\ \ \ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07012}07012\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_I2SAPBCLKSOURCE\_EXT)\ \ \ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07013}07013\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_I2SAPBCLKSOURCE\_PLLSRC))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07014}07014\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F410Tx\ ||\ STM32F410Cx\ ||\ STM32F410Rx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07015}07015\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07016}07016\ \textcolor{preprocessor}{\#if\ defined(STM32F446xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07017}07017\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PLLR\_VALUE(VALUE)\ ((2U\ <=\ (VALUE))\ \&\&\ ((VALUE)\ <=\ 7U))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07018}07018\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07019}07019\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PLLI2SP\_VALUE(VALUE)\ \ \ \ \ \ \ (((VALUE)\ ==\ RCC\_PLLI2SP\_DIV2)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07020}07020\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((VALUE)\ ==\ RCC\_PLLI2SP\_DIV4)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07021}07021\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((VALUE)\ ==\ RCC\_PLLI2SP\_DIV6)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07022}07022\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((VALUE)\ ==\ RCC\_PLLI2SP\_DIV8))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07023}07023\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07024}07024\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PLLSAIM\_VALUE(VALUE)\ \ \ \ \ \ \ ((VALUE)\ <=\ 63U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07025}07025\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07026}07026\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PLLSAIP\_VALUE(VALUE)\ \ \ \ \ \ \ (((VALUE)\ ==\ RCC\_PLLSAIP\_DIV2)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07027}07027\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((VALUE)\ ==\ RCC\_PLLSAIP\_DIV4)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07028}07028\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((VALUE)\ ==\ RCC\_PLLSAIP\_DIV6)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07029}07029\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((VALUE)\ ==\ RCC\_PLLSAIP\_DIV8))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07030}07030\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07031}07031\ \textcolor{preprocessor}{\#define\ IS\_RCC\_SAI1CLKSOURCE(SOURCE)\ \ \ \ \ \ (((SOURCE)\ ==\ RCC\_SAI1CLKSOURCE\_PLLSAI)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07032}07032\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_SAI1CLKSOURCE\_PLLI2S)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07033}07033\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_SAI1CLKSOURCE\_PLLR)\ \ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07034}07034\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_SAI1CLKSOURCE\_EXT))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07035}07035\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07036}07036\ \textcolor{preprocessor}{\#define\ IS\_RCC\_SAI2CLKSOURCE(SOURCE)\ \ \ \ \ \ (((SOURCE)\ ==\ RCC\_SAI2CLKSOURCE\_PLLSAI)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07037}07037\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_SAI2CLKSOURCE\_PLLI2S)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07038}07038\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_SAI2CLKSOURCE\_PLLR)\ \ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07039}07039\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_SAI2CLKSOURCE\_PLLSRC))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07040}07040\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07041}07041\ \textcolor{preprocessor}{\#define\ IS\_RCC\_I2SAPB1CLKSOURCE(SOURCE)\ \ \ (((SOURCE)\ ==\ RCC\_I2SAPB1CLKSOURCE\_PLLI2S)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07042}07042\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_I2SAPB1CLKSOURCE\_EXT)\ \ \ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07043}07043\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_I2SAPB1CLKSOURCE\_PLLR)\ \ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07044}07044\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_I2SAPB1CLKSOURCE\_PLLSRC))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07045}07045\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07046}07046\ \textcolor{preprocessor}{\#define\ IS\_RCC\_I2SAPB2CLKSOURCE(SOURCE)\ \ (((SOURCE)\ ==\ RCC\_I2SAPB2CLKSOURCE\_PLLI2S)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07047}07047\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_I2SAPB2CLKSOURCE\_EXT)\ \ \ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07048}07048\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_I2SAPB2CLKSOURCE\_PLLR)\ \ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07049}07049\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_I2SAPB2CLKSOURCE\_PLLSRC))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07050}07050\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07051}07051\ \textcolor{preprocessor}{\#define\ IS\_RCC\_FMPI2C1CLKSOURCE(SOURCE)\ \ \ (((SOURCE)\ ==\ RCC\_FMPI2C1CLKSOURCE\_PCLK1)\ \ \ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07052}07052\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_FMPI2C1CLKSOURCE\_SYSCLK)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07053}07053\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_FMPI2C1CLKSOURCE\_HSI))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07054}07054\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07055}07055\ \textcolor{preprocessor}{\#define\ IS\_RCC\_CECCLKSOURCE(SOURCE)\ \ \ \ \ \ \ (((SOURCE)\ ==\ RCC\_CECCLKSOURCE\_HSI)\ \ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07056}07056\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_CECCLKSOURCE\_LSE))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07057}07057\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07058}07058\ \textcolor{preprocessor}{\#define\ IS\_RCC\_CLK48CLKSOURCE(SOURCE)\ \ \ \ \ \ (((SOURCE)\ ==\ RCC\_CLK48CLKSOURCE\_PLLQ)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07059}07059\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_CLK48CLKSOURCE\_PLLSAIP))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07060}07060\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07061}07061\ \textcolor{preprocessor}{\#define\ IS\_RCC\_SDIOCLKSOURCE(SOURCE)\ \ \ \ \ \ (((SOURCE)\ ==\ RCC\_SDIOCLKSOURCE\_CLK48)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07062}07062\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_SDIOCLKSOURCE\_SYSCLK))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07063}07063\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07064}07064\ \textcolor{preprocessor}{\#define\ IS\_RCC\_SPDIFRXCLKSOURCE(SOURCE)\ \ \ (((SOURCE)\ ==\ RCC\_SPDIFRXCLKSOURCE\_PLLR)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07065}07065\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_SPDIFRXCLKSOURCE\_PLLI2SP))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07066}07066\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F446xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07067}07067\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07068}07068\ \textcolor{preprocessor}{\#if\ defined(STM32F469xx)\ ||\ defined(STM32F479xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07069}07069\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PLLR\_VALUE(VALUE)\ \ \ \ \ \ \ \ \ \ \ \ ((2U\ <=\ (VALUE))\ \&\&\ ((VALUE)\ <=\ 7U))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07070}07070\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07071}07071\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PLLSAIP\_VALUE(VALUE)\ \ \ \ \ \ \ \ \ (((VALUE)\ ==\ RCC\_PLLSAIP\_DIV2)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07072}07072\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((VALUE)\ ==\ RCC\_PLLSAIP\_DIV4)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07073}07073\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((VALUE)\ ==\ RCC\_PLLSAIP\_DIV6)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07074}07074\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((VALUE)\ ==\ RCC\_PLLSAIP\_DIV8))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07075}07075\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07076}07076\ \textcolor{preprocessor}{\#define\ IS\_RCC\_CLK48CLKSOURCE(SOURCE)\ \ \ \ \ \ \ \ (((SOURCE)\ ==\ RCC\_CLK48CLKSOURCE\_PLLQ)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07077}07077\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_CLK48CLKSOURCE\_PLLSAIP))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07078}07078\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07079}07079\ \textcolor{preprocessor}{\#define\ IS\_RCC\_SDIOCLKSOURCE(SOURCE)\ \ \ \ \ \ \ \ (((SOURCE)\ ==\ RCC\_SDIOCLKSOURCE\_CLK48)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07080}07080\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_SDIOCLKSOURCE\_SYSCLK))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07081}07081\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07082}07082\ \textcolor{preprocessor}{\#define\ IS\_RCC\_DSIBYTELANECLKSOURCE(SOURCE)\ (((SOURCE)\ ==\ RCC\_DSICLKSOURCE\_PLLR)\ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07083}07083\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_DSICLKSOURCE\_DSIPHY))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07084}07084\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07085}07085\ \textcolor{preprocessor}{\#define\ IS\_RCC\_LSE\_MODE(MODE)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((MODE)\ ==\ RCC\_LSE\_LOWPOWER\_MODE)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07086}07086\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((MODE)\ ==\ RCC\_LSE\_HIGHDRIVE\_MODE))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07087}07087\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F469xx\ ||\ STM32F479xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07088}07088\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07089}07089\ \textcolor{preprocessor}{\#if\ defined(STM32F412Zx)\ ||\ defined(STM32F412Vx)\ ||\ defined(STM32F412Rx)\ ||\ defined(STM32F412Cx)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07090}07090\ \textcolor{preprocessor}{\ \ \ \ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07091}07091\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PLLI2SQ\_VALUE(VALUE)\ ((2U\ <=\ (VALUE))\ \&\&\ ((VALUE)\ <=\ 15U))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07092}07092\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07093}07093\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PLLR\_VALUE(VALUE)\ ((2U\ <=\ (VALUE))\ \&\&\ ((VALUE)\ <=\ 7U))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07094}07094\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07095}07095\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PLLI2SCLKSOURCE(\_\_SOURCE\_\_)\ (((\_\_SOURCE\_\_)\ ==\ RCC\_PLLI2SCLKSOURCE\_PLLSRC)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07096}07096\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_PLLI2SCLKSOURCE\_EXT))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07097}07097\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07098}07098\ \textcolor{preprocessor}{\#define\ IS\_RCC\_I2SAPB1CLKSOURCE(SOURCE)\ \ \ (((SOURCE)\ ==\ RCC\_I2SAPB1CLKSOURCE\_PLLI2S)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07099}07099\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_I2SAPB1CLKSOURCE\_EXT)\ \ \ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07100}07100\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_I2SAPB1CLKSOURCE\_PLLR)\ \ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07101}07101\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_I2SAPB1CLKSOURCE\_PLLSRC))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07102}07102\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07103}07103\ \textcolor{preprocessor}{\#define\ IS\_RCC\_I2SAPB2CLKSOURCE(SOURCE)\ \ (((SOURCE)\ ==\ RCC\_I2SAPB2CLKSOURCE\_PLLI2S)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07104}07104\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_I2SAPB2CLKSOURCE\_EXT)\ \ \ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07105}07105\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_I2SAPB2CLKSOURCE\_PLLR)\ \ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07106}07106\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_I2SAPB2CLKSOURCE\_PLLSRC))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07107}07107\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07108}07108\ \textcolor{preprocessor}{\#define\ IS\_RCC\_FMPI2C1CLKSOURCE(SOURCE)\ \ \ (((SOURCE)\ ==\ RCC\_FMPI2C1CLKSOURCE\_PCLK1)\ \ \ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07109}07109\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_FMPI2C1CLKSOURCE\_SYSCLK)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07110}07110\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_FMPI2C1CLKSOURCE\_HSI))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07111}07111\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07112}07112\ \textcolor{preprocessor}{\#define\ IS\_RCC\_CLK48CLKSOURCE(SOURCE)\ \ \ \ \ \ (((SOURCE)\ ==\ RCC\_CLK48CLKSOURCE\_PLLQ)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07113}07113\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_CLK48CLKSOURCE\_PLLI2SQ))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07114}07114\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07115}07115\ \textcolor{preprocessor}{\#define\ IS\_RCC\_SDIOCLKSOURCE(SOURCE)\ \ \ \ \ \ (((SOURCE)\ ==\ RCC\_SDIOCLKSOURCE\_CLK48)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07116}07116\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_SDIOCLKSOURCE\_SYSCLK))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07117}07117\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07118}07118\ \textcolor{preprocessor}{\#define\ IS\_RCC\_DFSDM1CLKSOURCE(\_\_SOURCE\_\_)\ (((\_\_SOURCE\_\_)\ ==\ RCC\_DFSDM1CLKSOURCE\_PCLK2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07119}07119\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_DFSDM1CLKSOURCE\_SYSCLK))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07120}07120\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07121}07121\ \textcolor{preprocessor}{\#define\ IS\_RCC\_DFSDM1AUDIOCLKSOURCE(\_\_SOURCE\_\_)\ (((\_\_SOURCE\_\_)\ ==\ RCC\_DFSDM1AUDIOCLKSOURCE\_I2S1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07122}07122\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_DFSDM1AUDIOCLKSOURCE\_I2S2))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07123}07123\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07124}07124\ \textcolor{preprocessor}{\#if\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07125}07125\ \textcolor{preprocessor}{\#define\ IS\_RCC\_DFSDM2CLKSOURCE(\_\_SOURCE\_\_)\ (((\_\_SOURCE\_\_)\ ==\ RCC\_DFSDM2CLKSOURCE\_PCLK2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07126}07126\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_DFSDM2CLKSOURCE\_SYSCLK))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07127}07127\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07128}07128\ \textcolor{preprocessor}{\#define\ IS\_RCC\_DFSDM2AUDIOCLKSOURCE(\_\_SOURCE\_\_)\ (((\_\_SOURCE\_\_)\ ==\ RCC\_DFSDM2AUDIOCLKSOURCE\_I2S1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07129}07129\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_DFSDM2AUDIOCLKSOURCE\_I2S2))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07130}07130\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07131}07131\ \textcolor{preprocessor}{\#define\ IS\_RCC\_LPTIM1CLKSOURCE(SOURCE)\ \ \ (((SOURCE)\ ==\ RCC\_LPTIM1CLKSOURCE\_PCLK1)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07132}07132\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_LPTIM1CLKSOURCE\_HSI)\ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07133}07133\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_LPTIM1CLKSOURCE\_LSI)\ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07134}07134\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_LPTIM1CLKSOURCE\_LSE))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07135}07135\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07136}07136\ \textcolor{preprocessor}{\#define\ IS\_RCC\_SAIACLKSOURCE(SOURCE)\ \ \ \ \ (((SOURCE)\ ==\ RCC\_SAIACLKSOURCE\_PLLI2SR)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07137}07137\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_SAIACLKSOURCE\_EXT)\ \ \ \ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07138}07138\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_SAIACLKSOURCE\_PLLR)\ \ \ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07139}07139\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_SAIACLKSOURCE\_PLLSRC))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07140}07140\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07141}07141\ \textcolor{preprocessor}{\#define\ IS\_RCC\_SAIBCLKSOURCE(SOURCE)\ \ \ \ \ (((SOURCE)\ ==\ RCC\_SAIBCLKSOURCE\_PLLI2SR)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07142}07142\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_SAIBCLKSOURCE\_EXT)\ \ \ \ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07143}07143\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_SAIBCLKSOURCE\_PLLR)\ \ \ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07144}07144\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_SAIBCLKSOURCE\_PLLSRC))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07145}07145\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07146}07146\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PLL\_DIVR\_VALUE(VALUE)\ ((1U\ <=\ (VALUE))\ \&\&\ ((VALUE)\ <=\ 32U))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07147}07147\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07148}07148\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PLLI2S\_DIVR\_VALUE(VALUE)\ ((1U\ <=\ (VALUE))\ \&\&\ ((VALUE)\ <=\ 32U))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07149}07149\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07150}07150\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07151}07151\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F412Zx\ ||\ STM32F412Vx\ ||\ STM32F412Rx\ ||\ STM32F412Cx\ ||\ STM32F413xx\ ||\ STM32F423xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07152}07152\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07153}07153\ \textcolor{preprocessor}{\#if\ defined(STM32F405xx)\ ||\ defined(STM32F415xx)\ ||\ defined(STM32F407xx)\ ||\ defined(STM32F417xx)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07154}07154\ \textcolor{preprocessor}{\ \ \ \ defined(STM32F427xx)\ ||\ defined(STM32F437xx)\ ||\ defined(STM32F429xx)\ ||\ defined(STM32F439xx)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07155}07155\ \textcolor{preprocessor}{\ \ \ \ defined(STM32F401xC)\ ||\ defined(STM32F401xE)\ ||\ defined(STM32F411xE)\ ||\ defined(STM32F446xx)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07156}07156\ \textcolor{preprocessor}{\ \ \ \ defined(STM32F469xx)\ ||\ defined(STM32F479xx)\ ||\ defined(STM32F412Zx)\ ||\ defined(STM32F412Vx)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07157}07157\ \textcolor{preprocessor}{\ \ \ \ defined(STM32F412Rx)\ ||\ defined(STM32F412Cx)\ ||\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07158}07158\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07159}07159\ \textcolor{preprocessor}{\#define\ IS\_RCC\_MCO2SOURCE(SOURCE)\ (((SOURCE)\ ==\ RCC\_MCO2SOURCE\_SYSCLK)\ ||\ ((SOURCE)\ ==\ RCC\_MCO2SOURCE\_PLLI2SCLK)||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07160}07160\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_MCO2SOURCE\_HSE)\ \ \ \ ||\ ((SOURCE)\ ==\ RCC\_MCO2SOURCE\_PLLCLK))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07161}07161\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07162}07162\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F405xx\ ||\ STM32F415xx\ ||\ STM32F407xx\ ||\ STM32F417xx\ ||\ STM32F427xx\ ||\ STM32F437xx\ ||\ STM32F429xx\ ||\ STM32F439xx\ ||}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07163}07163\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ STM32F401xC\ ||\ STM32F401xE\ ||\ STM32F411xE\ ||\ STM32F446xx\ ||\ STM32F469xx\ ||\ STM32F479xx\ ||\ STM32F412Zx\ ||\ STM32F412Vx\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07164}07164\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ STM32F412Rx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07165}07165\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07166}07166\ \textcolor{preprocessor}{\#if\ defined(STM32F410Tx)\ ||\ defined(STM32F410Cx)\ ||\ defined(STM32F410Rx)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07167}07167\ \textcolor{preprocessor}{\#define\ IS\_RCC\_MCO2SOURCE(SOURCE)\ (((SOURCE)\ ==\ RCC\_MCO2SOURCE\_SYSCLK)\ ||\ ((SOURCE)\ ==\ RCC\_MCO2SOURCE\_I2SCLK)||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07168}07168\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_MCO2SOURCE\_HSE)\ \ \ \ ||\ ((SOURCE)\ ==\ RCC\_MCO2SOURCE\_PLLCLK))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07169}07169\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F410Tx\ ||\ STM32F410Cx\ ||\ STM32F410Rx\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07173}07173\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07177}07177\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07181}07181\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07185}07185\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07186}07186\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07187}07187\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07188}07188\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07189}07189\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ \_\_STM32F4xx\_HAL\_RCC\_EX\_H\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc__ex_8h_source_l07190}07190\ }

\end{DoxyCode}
