0.6
2018.3
Dec  7 2018
00:33:28
D:/FPGA/audio_analyze_7a35t/audio_analyze_7a35t.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
D:/FPGA/audio_analyze_7a35t/audio_analyze_7a35t.srcs/sources_1/new/top.v,1763781412,verilog,,,,top,,,,,,,,
