#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2009.vpi";
S_000001862bc5a030 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001862bc19310 .scope module, "tb" "tb" 3 21;
 .timescale -12 -12;
L_000001862bc6f990 .functor NOT 1, L_000001862bcbf3a0, C4<0>, C4<0>, C4<0>;
L_000001862bc6f450 .functor XOR 1, L_000001862bcbf260, L_000001862bcbf940, C4<0>, C4<0>;
L_000001862bc6f4c0 .functor XOR 1, L_000001862bc6f450, L_000001862bcbfda0, C4<0>, C4<0>;
v000001862bc65610_0 .net *"_ivl_10", 0 0, L_000001862bcbfda0;  1 drivers
v000001862bcbf080_0 .net *"_ivl_12", 0 0, L_000001862bc6f4c0;  1 drivers
v000001862bcbf440_0 .net *"_ivl_2", 0 0, L_000001862bcbf300;  1 drivers
v000001862bcbff80_0 .net *"_ivl_4", 0 0, L_000001862bcbf260;  1 drivers
v000001862bcbfa80_0 .net *"_ivl_6", 0 0, L_000001862bcbf940;  1 drivers
v000001862bcbf9e0_0 .net *"_ivl_8", 0 0, L_000001862bc6f450;  1 drivers
v000001862bcbf760_0 .var "clk", 0 0;
v000001862bcbfb20_0 .net "in", 0 0, v000001862bc648f0_0;  1 drivers
v000001862bcbf1c0_0 .net "out_dut", 0 0, L_000001862bc6f140;  1 drivers
v000001862bcbfe40_0 .net "out_ref", 0 0, L_000001862bc6f290;  1 drivers
v000001862bcbfee0_0 .var/2u "stats1", 159 0;
v000001862bcbf120_0 .var/2u "strobe", 0 0;
v000001862bcbfbc0_0 .net "tb_match", 0 0, L_000001862bcbf3a0;  1 drivers
v000001862bcbf580_0 .net "tb_mismatch", 0 0, L_000001862bc6f990;  1 drivers
L_000001862bcbf300 .concat [ 1 0 0 0], L_000001862bc6f290;
L_000001862bcbf260 .concat [ 1 0 0 0], L_000001862bc6f290;
L_000001862bcbf940 .concat [ 1 0 0 0], L_000001862bc6f140;
L_000001862bcbfda0 .concat [ 1 0 0 0], L_000001862bc6f290;
L_000001862bcbf3a0 .cmp/eeq 1, L_000001862bcbf300, L_000001862bc6f4c0;
S_000001862bc194a0 .scope module, "good1" "RefModule" 3 60, 4 2 0, S_000001862bc19310;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
L_000001862bc6f290 .functor BUFZ 1, v000001862bc648f0_0, C4<0>, C4<0>, C4<0>;
v000001862bc33810_0 .net "in", 0 0, v000001862bc648f0_0;  alias, 1 drivers
v000001862bc66c90_0 .net "out", 0 0, L_000001862bc6f290;  alias, 1 drivers
S_000001862bc64760 .scope module, "stim1" "stimulus_gen" 3 56, 3 6 0, S_000001862bc19310;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "in";
v000001862bc59260_0 .net "clk", 0 0, v000001862bcbf760_0;  1 drivers
v000001862bc648f0_0 .var "in", 0 0;
E_000001862bc56690/0 .event negedge, v000001862bc59260_0;
E_000001862bc56690/1 .event posedge, v000001862bc59260_0;
E_000001862bc56690 .event/or E_000001862bc56690/0, E_000001862bc56690/1;
S_000001862bc65250 .scope module, "top_module1" "TopModule" 3 64, 5 3 0, S_000001862bc19310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
L_000001862bc6f140 .functor BUFZ 1, v000001862bc648f0_0, C4<0>, C4<0>, C4<0>;
v000001862bc64990_0 .net "in", 0 0, v000001862bc648f0_0;  alias, 1 drivers
v000001862bc653e0_0 .net "out", 0 0, L_000001862bc6f140;  alias, 1 drivers
S_000001862bc65480 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 70, 3 70 0, S_000001862bc19310;
 .timescale -12 -12;
E_000001862bc568d0 .event edge, v000001862bcbf120_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v000001862bcbf120_0;
    %nor/r;
    %assign/vec4 v000001862bcbf120_0, 0;
    %wait E_000001862bc568d0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_000001862bc64760;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001862bc648f0_0, 0, 1;
    %end;
    .thread T_1, $init;
    .scope S_000001862bc64760;
T_2 ;
    %pushi/vec4 100, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001862bc56690;
    %vpi_func 3 13 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v000001862bc648f0_0, 0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 16 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_000001862bc19310;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001862bcbf760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001862bcbf120_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_000001862bc19310;
T_4 ;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v000001862bcbf760_0;
    %inv;
    %store/vec4 v000001862bcbf760_0, 0, 1;
    %jmp T_4.0;
    %end;
    .thread T_4;
    .scope S_000001862bc19310;
T_5 ;
    %vpi_call/w 3 48 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 49 "$dumpvars", 32'sb00000000000000000000000000000001, v000001862bc59260_0, v000001862bcbf580_0, v000001862bcbfb20_0, v000001862bcbfe40_0, v000001862bcbf1c0_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_000001862bc19310;
T_6 ;
    %load/vec4 v000001862bcbfee0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %vpi_call/w 3 79 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", &PV<v000001862bcbfee0_0, 64, 32>, &PV<v000001862bcbfee0_0, 32, 32> {0 0 0};
    %jmp T_6.1;
T_6.0 ;
    %vpi_call/w 3 80 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_6.1 ;
    %vpi_call/w 3 82 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", &PV<v000001862bcbfee0_0, 128, 32>, &PV<v000001862bcbfee0_0, 0, 32> {0 0 0};
    %vpi_call/w 3 83 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %vpi_call/w 3 84 "$display", "Mismatches: %1d in %1d samples", &PV<v000001862bcbfee0_0, 128, 32>, &PV<v000001862bcbfee0_0, 0, 32> {0 0 0};
    %end;
    .thread T_6, $final;
    .scope S_000001862bc19310;
T_7 ;
    %wait E_000001862bc56690;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001862bcbfee0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001862bcbfee0_0, 4, 32;
    %load/vec4 v000001862bcbfbc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001862bcbfee0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_func 3 95 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001862bcbfee0_0, 4, 32;
T_7.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001862bcbfee0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001862bcbfee0_0, 4, 32;
T_7.0 ;
    %load/vec4 v000001862bcbfe40_0;
    %load/vec4 v000001862bcbfe40_0;
    %load/vec4 v000001862bcbf1c0_0;
    %xor;
    %load/vec4 v000001862bcbfe40_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.4, 6;
    %load/vec4 v000001862bcbfee0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %vpi_func 3 99 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001862bcbfee0_0, 4, 32;
T_7.6 ;
    %load/vec4 v000001862bcbfee0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001862bcbfee0_0, 4, 32;
T_7.4 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001862bc19310;
T_8 ;
    %delay 1000000, 0;
    %vpi_call/w 3 107 "$display", "TIMEOUT" {0 0 0};
    %vpi_call/w 3 108 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "dataset_code-complete-iccad2023/Prob008_m2014_q4h_test.sv";
    "dataset_code-complete-iccad2023/Prob008_m2014_q4h_ref.sv";
    "results\gemma3_12b_0shot_temp0.0\Prob008_m2014_q4h/Prob008_m2014_q4h_sample01.sv";
