Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_fpga_behav xil_defaultlib.cpu_fpga xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dff
Compiling module xil_defaultlib.register_4
Compiling module xil_defaultlib.register_8
Compiling module xil_defaultlib.register_16
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux_2x1_8
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.sequence_generator
Compiling module xil_defaultlib.register_2
Compiling module xil_defaultlib.instruction_decoder
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_fpga
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_fpga_behav
