{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1644730723845 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1644730723845 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 12 23:38:43 2022 " "Processing started: Sat Feb 12 23:38:43 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1644730723845 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644730723845 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off monitor_top -c monitor_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off monitor_top -c monitor_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644730723845 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1644730724246 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1644730724246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/monitor_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/monitor_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 monitor_top " "Found entity 1: monitor_top" {  } { { "src/monitor_top.sv" "" { Text "C:/Users/Tyler/Documents/github/monitor/fpga/src/monitor_top.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644730732578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644730732578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/baud_generator.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/baud_generator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 baud_generator " "Found entity 1: baud_generator" {  } { { "src/baud_generator.sv" "" { Text "C:/Users/Tyler/Documents/github/monitor/fpga/src/baud_generator.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644730732579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644730732579 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "monitor_top " "Elaborating entity \"monitor_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1644730732608 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "uart_txd 0 monitor_top.sv(7) " "Net \"uart_txd\" at monitor_top.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "src/monitor_top.sv" "" { Text "C:/Users/Tyler/Documents/github/monitor/fpga/src/monitor_top.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1644730732609 "|monitor_top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "uart_rts 0 monitor_top.sv(8) " "Net \"uart_rts\" at monitor_top.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "src/monitor_top.sv" "" { Text "C:/Users/Tyler/Documents/github/monitor/fpga/src/monitor_top.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1644730732609 "|monitor_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baud_generator baud_generator:baud_gen " "Elaborating entity \"baud_generator\" for hierarchy \"baud_generator:baud_gen\"" {  } { { "src/monitor_top.sv" "baud_gen" { Text "C:/Users/Tyler/Documents/github/monitor/fpga/src/monitor_top.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644730732616 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 baud_generator.sv(31) " "Verilog HDL assignment warning at baud_generator.sv(31): truncated value with size 32 to match size of target (9)" {  } { { "src/baud_generator.sv" "" { Text "C:/Users/Tyler/Documents/github/monitor/fpga/src/baud_generator.sv" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644730732617 "|monitor_top|baud_generator:baud_gen"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "uart_txd GND " "Pin \"uart_txd\" is stuck at GND" {  } { { "src/monitor_top.sv" "" { Text "C:/Users/Tyler/Documents/github/monitor/fpga/src/monitor_top.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644730732940 "|monitor_top|uart_txd"} { "Warning" "WMLS_MLS_STUCK_PIN" "uart_rts GND " "Pin \"uart_rts\" is stuck at GND" {  } { { "src/monitor_top.sv" "" { Text "C:/Users/Tyler/Documents/github/monitor/fpga/src/monitor_top.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644730732940 "|monitor_top|uart_rts"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_3 GND " "Pin \"gpio_3\" is stuck at GND" {  } { { "src/monitor_top.sv" "" { Text "C:/Users/Tyler/Documents/github/monitor/fpga/src/monitor_top.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644730732940 "|monitor_top|gpio_3"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_4 GND " "Pin \"gpio_4\" is stuck at GND" {  } { { "src/monitor_top.sv" "" { Text "C:/Users/Tyler/Documents/github/monitor/fpga/src/monitor_top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644730732940 "|monitor_top|gpio_4"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1644730732940 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1644730733006 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1644730733972 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644730733972 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "26 " "Implemented 26 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1644730734001 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1644730734001 ""} { "Info" "ICUT_CUT_TM_LCELLS" "14 " "Implemented 14 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1644730734001 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1644730734001 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4761 " "Peak virtual memory: 4761 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1644730734019 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 12 23:38:54 2022 " "Processing ended: Sat Feb 12 23:38:54 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1644730734019 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1644730734019 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1644730734019 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1644730734019 ""}
