
---------- Begin Simulation Statistics ----------
final_tick                                   62765000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 227756                       # Simulator instruction rate (inst/s)
host_mem_usage                                 675292                       # Number of bytes of host memory used
host_op_rate                                   273082                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.07                       # Real time elapsed on the host
host_tick_rate                              884112346                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                       16150                       # Number of instructions simulated
sim_ops                                         19383                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000063                       # Number of seconds simulated
sim_ticks                                    62765000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             30.110814                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                     788                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 2617                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 26                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               593                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              2091                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 14                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             122                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              108                       # Number of indirect misses.
system.cpu.branchPred.lookups                    3333                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     417                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           69                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                       16150                       # Number of instructions committed
system.cpu.committedOps                         19383                       # Number of ops (including micro ops) committed
system.cpu.cpi                               6.218204                       # CPI: cycles per instruction
system.cpu.discardedOps                          1836                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions              11869                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions              3502                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions             2870                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                           71567                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.160818                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                           100424                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                   11578     59.73%     59.73% # Class of committed instruction
system.cpu.op_class_0::IntMult                      8      0.04%     59.77% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     59.77% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     59.77% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     59.77% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     59.77% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     59.77% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     59.77% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     59.77% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     59.77% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     59.77% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     59.77% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     59.77% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     59.77% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     59.77% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     59.77% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     59.77% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     59.77% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     59.77% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     59.77% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     59.77% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     59.77% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     59.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     59.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     59.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     59.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     59.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     59.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                4      0.02%     59.79% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     59.79% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     59.79% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     59.79% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     59.79% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     59.79% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     59.79% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     59.79% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     59.79% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     59.79% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     59.79% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     59.79% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     59.79% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     59.79% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     59.79% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     59.79% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     59.79% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     59.79% # Class of committed instruction
system.cpu.op_class_0::MemRead                   3237     16.70%     76.49% # Class of committed instruction
system.cpu.op_class_0::MemWrite                  4556     23.51%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                    19383                       # Class of committed instruction
system.cpu.tickCycles                           28857                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           708                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           12                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests          178                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests          910                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     62765000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                554                       # Transaction distribution
system.membus.trans_dist::ReadExReq               154                       # Transaction distribution
system.membus.trans_dist::ReadExResp              154                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           554                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         1416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        45312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   45312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               708                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     708    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 708                       # Request fanout histogram
system.membus.respLayer1.occupancy            3760500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy             1048500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.7                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED     62765000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               602                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty           51                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          100                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict               3                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              154                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             154                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           496                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          106                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1092                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side          574                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  1666                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        38144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        19904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                  58048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples              756                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.047619                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.213100                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                    720     95.24%     95.24% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     36      4.76%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                756                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy             757500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            492492                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            930000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED     62765000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   24                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   16                       # number of demand (read+write) hits
system.l2.demand_hits::total                       40                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  24                       # number of overall hits
system.l2.overall_hits::.cpu.data                  16                       # number of overall hits
system.l2.overall_hits::total                      40                       # number of overall hits
system.l2.demand_misses::.cpu.inst                472                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                244                       # number of demand (read+write) misses
system.l2.demand_misses::total                    716                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               472                       # number of overall misses
system.l2.overall_misses::.cpu.data               244                       # number of overall misses
system.l2.overall_misses::total                   716                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     38735000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     21315625                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         60050625                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     38735000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     21315625                       # number of overall miss cycles
system.l2.overall_miss_latency::total        60050625                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              496                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data              260                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  756                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             496                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data             260                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 756                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.951613                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.938462                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.947090                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.951613                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.938462                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.947090                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 82065.677966                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 87359.118852                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83869.587989                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 82065.677966                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 87359.118852                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83869.587989                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.data               8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   8                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  8                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           472                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           236                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               708                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          472                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          236                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              708                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     32706250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     17675000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     50381250                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     32706250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     17675000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     50381250                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.951613                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.907692                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.936508                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.951613                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.907692                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.936508                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69292.902542                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 74894.067797                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71159.957627                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69292.902542                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 74894.067797                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71159.957627                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks           51                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total               51                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks           51                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total           51                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           89                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               89                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           89                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           89                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data             154                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 154                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     13597500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      13597500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           154                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               154                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 88295.454545                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 88295.454545                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          154                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            154                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     11631125                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     11631125                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 75526.785714                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75526.785714                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             24                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 24                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          472                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              472                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     38735000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     38735000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          496                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            496                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.951613                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.951613                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 82065.677966                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82065.677966                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          472                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          472                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     32706250                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     32706250                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.951613                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.951613                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69292.902542                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69292.902542                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            16                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                16                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data           90                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              90                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      7718125                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      7718125                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          106                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           106                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.849057                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.849057                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 85756.944444                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85756.944444                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            8                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            8                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data           82                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           82                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      6043875                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      6043875                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.773585                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.773585                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 73705.792683                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73705.792683                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED     62765000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   378.859322                       # Cycle average of tags in use
system.l2.tags.total_refs                         890                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       708                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.257062                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     78000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       274.972360                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       103.886961                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.016783                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.006341                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.023124                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           708                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           96                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          612                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.043213                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                      7892                       # Number of tag accesses
system.l2.tags.data_accesses                     7892                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED     62765000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          30208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          15104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              45312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        30208                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         30208                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             472                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             236                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 708                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         481287342                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         240643671                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             721931013                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    481287342                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        481287342                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        481287342                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        240643671                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            721931013                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       472.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       236.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000578750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                1426                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         708                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       708                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                93                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                44                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                52                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                17                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                91                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                79                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                45                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                38                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                77                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                20                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               45                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               18                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               51                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               28                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.28                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      5976125                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    3540000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                19251125                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      8440.85                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27190.85                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      563                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.52                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   708                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     568                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     136                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          143                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    315.972028                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   207.417508                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   278.474515                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           42     29.37%     29.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           32     22.38%     51.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           18     12.59%     64.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           13      9.09%     73.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           13      9.09%     82.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           13      9.09%     91.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            3      2.10%     93.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            2      1.40%     95.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151            7      4.90%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          143                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                  45312                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   45312                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       721.93                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    721.93                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.64                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.64                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                      62352500                       # Total gap between requests
system.mem_ctrls.avgGap                      88068.50                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        30208                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        15104                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 481287341.671313643456                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 240643670.835656821728                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          472                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          236                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     11956000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      7295125                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25330.51                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     30911.55                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    79.52                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               349860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               185955                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             1777860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4917120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         25679070                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy          2477280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy           35387145                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        563.803792                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE      6187500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      2080000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     54497500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy               685440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               356730                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             3277260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4917120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         27136560                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy          1249920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy           37623030                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        599.426910                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE      3019375                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      2080000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     57665625                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON        62765000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     62765000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         4660                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             4660                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         4660                       # number of overall hits
system.cpu.icache.overall_hits::total            4660                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          496                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            496                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          496                       # number of overall misses
system.cpu.icache.overall_misses::total           496                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     40615000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     40615000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     40615000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     40615000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         5156                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         5156                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         5156                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         5156                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.096199                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.096199                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.096199                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.096199                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 81885.080645                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 81885.080645                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 81885.080645                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 81885.080645                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          100                       # number of writebacks
system.cpu.icache.writebacks::total               100                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          496                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          496                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          496                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          496                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     39995000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     39995000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     39995000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     39995000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.096199                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.096199                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.096199                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.096199                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 80635.080645                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 80635.080645                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 80635.080645                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 80635.080645                       # average overall mshr miss latency
system.cpu.icache.replacements                    100                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         4660                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            4660                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          496                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           496                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     40615000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     40615000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         5156                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         5156                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.096199                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.096199                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 81885.080645                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 81885.080645                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          496                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          496                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     39995000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     39995000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.096199                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.096199                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 80635.080645                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 80635.080645                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     62765000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           251.625022                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                5156                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               496                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             10.395161                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             91250                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   251.625022                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.491455                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.491455                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          396                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          387                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.773438                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             21120                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            21120                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     62765000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED     62765000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     62765000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data         7533                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             7533                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         7533                       # number of overall hits
system.cpu.dcache.overall_hits::total            7533                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          316                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            316                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          316                       # number of overall misses
system.cpu.dcache.overall_misses::total           316                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     27070000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     27070000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     27070000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     27070000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data         7849                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         7849                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         7849                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         7849                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.040260                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.040260                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.040260                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.040260                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 85664.556962                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 85664.556962                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 85664.556962                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 85664.556962                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks           51                       # number of writebacks
system.cpu.dcache.writebacks::total                51                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           55                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           55                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           55                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           55                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          261                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          261                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          261                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          261                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     22042500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     22042500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     22042500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     22042500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.033253                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.033253                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.033253                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.033253                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 84454.022989                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 84454.022989                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 84454.022989                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 84454.022989                       # average overall mshr miss latency
system.cpu.dcache.replacements                     54                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         3289                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            3289                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          112                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           112                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      8776250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      8776250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         3401                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         3401                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.032931                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.032931                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 78359.375000                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 78359.375000                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            6                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          106                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          106                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      8155000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      8155000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.031167                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.031167                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 76933.962264                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 76933.962264                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         4244                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           4244                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          204                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          204                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     18293750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     18293750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         4448                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         4448                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.045863                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.045863                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 89675.245098                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 89675.245098                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           49                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           49                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          155                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          155                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     13887500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     13887500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.034847                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.034847                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 89596.774194                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 89596.774194                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           17                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           17                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           17                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           17                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           17                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           17                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           17                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           17                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     62765000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           116.706894                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                7827                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               260                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             30.103846                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            187500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   116.706894                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.227943                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.227943                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          206                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           49                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          157                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.402344                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             31792                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            31792                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     62765000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED     62765000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
