/*
 *  emulator main execution loop
 *
 *  Copyright (c) 2003-2005 Fabrice Bellard
 *
 * This library is free software; you can redistribute it and/or
 * modify it under the terms of the GNU Lesser General Public
 * License as published by the Free Software Foundation; either
 * version 2.1 of the License, or (at your option) any later version.
 *
 * This library is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
 * Lesser General Public License for more details.
 *
 * You should have received a copy of the GNU Lesser General Public
 * License along with this library; if not, see <http://www.gnu.org/licenses/>.
 */

#include "qemu/osdep.h"
#include "qemu/qemu-print.h"
#include "qapi/error.h"
#include "qapi/type-helpers.h"
#include "hw/core/cpu.h"
#include "accel/tcg/cpu-ops.h"
#include "accel/tcg/helper-retaddr.h"
#include "trace.h"
#include "disas/disas.h"
#include "exec/cpu-common.h"
#include "exec/cpu-interrupt.h"
#include "exec/page-protection.h"
#include "exec/mmap-lock.h"
#include "exec/translation-block.h"
#include "tcg/tcg.h"
#include "qemu/atomic.h"
#include "qemu/rcu.h"
#include "exec/log.h"
#include "qemu/main-loop.h"
#include "exec/icount.h"
#include "exec/replay-core.h"
#include "system/tcg.h"
#include "exec/helper-proto-common.h"
#include "tcg-accel-ops.h"
#include "tb-jmp-cache.h"
#include "tb-hash.h"
#include "tb-code-hash.h"
#include "tb-context.h"
#include "tb-internal.h"
#include "internal-common.h"
#include "tb-cache-hints.h"
#include "cranelift-bridge.h"
#ifdef XBOX
#include "hw/xbox/xbox-hle.h"
#include "qemu/burst_diag.h"
#endif
#ifdef __ANDROID__
#include <android/log.h>
#endif

/* ------------------------------------------------------------------ */
/*  Tier 1 promotion mechanism                                         */
/* ------------------------------------------------------------------ */

#ifdef XBOX

#define TIER1_PROMOTION_BUDGET   8    /* Max promotions per budget window */
#define TIER1_BUDGET_INTERVAL_MS 10   /* Reset budget every N ms */

static int tier1_promotion_budget = TIER1_PROMOTION_BUDGET;

static int g_tier1_threshold = TB_TIER1_THRESHOLD;
static uint64_t g_tier1_promotions_total;
static uint64_t g_tier1_promotions_dropped;

void xemu_set_tier1_threshold(int value)
{
    if (value < 8) value = 8;
    if (value > 512) value = 512;
    g_tier1_threshold = value;
}

int xemu_get_tier1_threshold(void)
{
    return g_tier1_threshold;
}

void xemu_get_tier1_stats(uint64_t *promoted, uint64_t *dropped)
{
    if (promoted) *promoted = g_tier1_promotions_total;
    if (dropped) *dropped = g_tier1_promotions_dropped;
}

/*
 * Deferred tier-1 promotion request table.
 *
 * Calling tb_gen_code from within the post-execution handler is unsafe
 * (it breaks rendering).  Instead, promotion only invalidates the old
 * TB and records the request here.  The natural tb_gen_code path
 * (called from tb_find on the next cache miss) checks this table and
 * sets CF_TIER1 on the new TB so the tier-1 optimisation passes fire.
 */
#define TIER1_REQUEST_SLOTS 64

typedef struct {
    vaddr    pc;
    uint64_t cs_base;
    uint32_t flags;
    uint32_t exec_count;
    bool     valid;
} Tier1Request;

static Tier1Request tier1_requests[TIER1_REQUEST_SLOTS];

/*
 * Called from tb_gen_code (translate-all.c) to check whether a
 * freshly translated TB should use tier-1 optimisations.
 * Returns the saved exec_count if a request matches, or -1.
 */
/*
 * Peek: returns true if there is a pending tier-1 request for (pc,
 * cs_base, flags) without consuming it.
 */
bool tier1_has_pending_request(vaddr pc, uint64_t cs_base, uint32_t flags)
{
    for (int i = 0; i < TIER1_REQUEST_SLOTS; i++) {
        if (tier1_requests[i].valid &&
            tier1_requests[i].pc == pc &&
            tier1_requests[i].cs_base == cs_base &&
            tier1_requests[i].flags == flags) {
            return true;
        }
    }
    return false;
}

int tier1_consume_request(vaddr pc, uint64_t cs_base, uint32_t flags,
                          uint32_t *cflags_out)
{
    for (int i = 0; i < TIER1_REQUEST_SLOTS; i++) {
        if (tier1_requests[i].valid &&
            tier1_requests[i].pc == pc &&
            tier1_requests[i].cs_base == cs_base &&
            tier1_requests[i].flags == flags) {
            tier1_requests[i].valid = false;
            if (cflags_out) {
                *cflags_out |= CF_TIER1;
            }
            return (int)tier1_requests[i].exec_count;
        }
    }
    return -1;
}

static void tb_request_tier1_promotion(CPUState *cpu, TranslationBlock *tb)
{
    /* Record the request for deferred tier-1 retranslation. */
    int slot = -1;
    for (int i = 0; i < TIER1_REQUEST_SLOTS; i++) {
        if (!tier1_requests[i].valid) {
            slot = i;
            break;
        }
    }
    if (slot >= 0) {
        tier1_requests[slot].pc         = tb->pc;
        tier1_requests[slot].cs_base    = tb->cs_base;
        tier1_requests[slot].flags      = tb->flags;
        tier1_requests[slot].exec_count = tb->exec_count;
        tier1_requests[slot].valid      = true;
    }

    /*
     * Invalidate the old TB.  Pass -1 so tb_phys_invalidate removes
     * it from the page list (standalone invalidation path).
     */
    mmap_lock();
    tb_phys_invalidate(tb, -1);
    mmap_unlock();
}

/*
 * Check if a TB should be promoted to Tier 1 and do so if budget allows.
 * Called from cpu_exec_loop after execution counting.
 */
static inline void tier1_maybe_promote(CPUState *cpu, TranslationBlock *tb)
{
    if (tb->tier == 0 && tb->exec_count >= (uint32_t)g_tier1_threshold) {
        if (tier1_promotion_budget > 0) {
            tier1_promotion_budget--;
            g_tier1_promotions_total++;
            tb_request_tier1_promotion(cpu, tb);
        } else {
            g_tier1_promotions_dropped++;
        }
    }
}

/* ------------------------------------------------------------------ */
/*  Superblock detection                                               */
/* ------------------------------------------------------------------ */

/*
 * Threshold for superblock candidacy: one exit must dominate with
 * >95% of all exit traffic, and the TB must have been executed enough.
 */
#define SUPERBLOCK_DOMINANCE_PCT 95
#define SUPERBLOCK_MIN_CHAINS    128

/*
 * Check if a Tier 1 TB has a dominant single-successor exit.
 * Returns the exit index (0 or 1) or -1 if no dominant exit.
 */
static inline int tb_dominant_exit(const TranslationBlock *tb)
{
    uint32_t c0 = tb->chain_count[0];
    uint32_t c1 = tb->chain_count[1];
    uint32_t total = c0 + c1;

    if (total < SUPERBLOCK_MIN_CHAINS) {
        return -1;
    }

    if (c0 * 100 / total >= SUPERBLOCK_DOMINANCE_PCT) {
        return 0;
    }
    if (c1 * 100 / total >= SUPERBLOCK_DOMINANCE_PCT) {
        return 1;
    }
    return -1;
}

/*
 * Forward-declare the superblock formation function (defined in
 * translate-all.c).  Returns the new superblock TB or NULL on failure.
 */
TranslationBlock *tb_gen_superblock(CPUState *cpu,
                                     TranslationBlock *tb_a,
                                     int dominant_exit);

#define SUPERBLOCK_BUDGET 4  /* Max superblock formations per budget cycle */
static int superblock_budget = SUPERBLOCK_BUDGET;

/*
 * Check if a Tier 1 TB is a superblock candidate and attempt formation.
 * Called from cpu_exec_loop after tier1 promotion, with budget rate limiting.
 *
 * XBOX_SUPERBLOCK_ENABLED: Set to 1 to enable runtime superblock formation.
 * Currently disabled (0) while the lookup/invalidation integration is
 * being finalised.  The detection infrastructure (chain_count, dominant
 * exit) and formation engine (tb_gen_superblock) are fully implemented
 * and compile-tested; only the trigger is gated.
 */
#define XBOX_SUPERBLOCK_ENABLED 0

static inline void tier1_maybe_form_superblock(CPUState *cpu,
                                                TranslationBlock *tb)
{
#if !XBOX_SUPERBLOCK_ENABLED
    return;
#else
    /* Only Tier 1+ TBs, not already a superblock. */
    if (tb->tier < 1 || tb->superblock != NULL) {
        return;
    }
    if (tb->cflags & CF_SUPERBLOCK) {
        return;
    }

    int dom = tb_dominant_exit(tb);
    if (dom < 0) {
        return;
    }

    /* Check budget. */
    if (superblock_budget <= 0) {
        return;
    }

    /* Verify successor exists and is valid. */
    uintptr_t dest = qatomic_read(&tb->jmp_dest[dom]);
    if (dest == (uintptr_t)NULL || (dest & 1)) {
        return;
    }
    TranslationBlock *tb_b = (TranslationBlock *)dest;
    if (tb_b->cflags & (CF_INVALID | CF_SUPERBLOCK)) {
        return;
    }

    /* Both must be single-page TBs. */
    if (tb_page_addr1(tb) != -1 || tb_page_addr1(tb_b) != -1) {
        return;
    }

    superblock_budget--;
    mmap_lock();
    tb_gen_superblock(cpu, tb, dom);
    mmap_unlock();
#endif /* XBOX_SUPERBLOCK_ENABLED */
}

/*
 * Reset the promotion budget periodically.  Called from cpu_exec_loop.
 * Uses a simple call counter rather than real time to avoid clock overhead.
 */
#define TIER1_BUDGET_RESET_INTERVAL 100000
static uint32_t tier1_budget_counter;

static uint32_t tier1_log_counter;
#define TIER1_LOG_INTERVAL 50

static inline void tier1_maybe_reset_budget(void)
{
    if (++tier1_budget_counter >= TIER1_BUDGET_RESET_INTERVAL) {
        tier1_budget_counter = 0;
        tier1_promotion_budget = TIER1_PROMOTION_BUDGET;
        superblock_budget = SUPERBLOCK_BUDGET;
        if (++tier1_log_counter >= TIER1_LOG_INTERVAL) {
            tier1_log_counter = 0;
            qemu_printf("[tier1] threshold=%d promoted=%lu dropped=%lu\n",
                        g_tier1_threshold,
                        (unsigned long)g_tier1_promotions_total,
                        (unsigned long)g_tier1_promotions_dropped);
            /* Surface tier-2 stats on the same cadence. */
            cranelift_bridge_log_stats();
            /* Surface Xbox HLE telemetry too. No-op when HLE is off. */
            xbox_hle_log_stats();
        }
        /* Drain tier-2 results on the same cadence we reset the
         * tier-1 budget. This is once per ~100K TB executions so the
         * extra work is negligible. */
        cranelift_bridge_drain();
    }
}

#endif /* XBOX */

/* -icount align implementation. */

typedef struct SyncClocks {
    int64_t diff_clk;
    int64_t last_cpu_icount;
    int64_t realtime_clock;
} SyncClocks;

#if !defined(CONFIG_USER_ONLY)
/* Allow the guest to have a max 3ms advance.
 * The difference between the 2 clocks could therefore
 * oscillate around 0.
 */
#define VM_CLOCK_ADVANCE 3000000
#define THRESHOLD_REDUCE 1.5
#define MAX_DELAY_PRINT_RATE 2000000000LL
#define MAX_NB_PRINTS 100

int64_t max_delay;
int64_t max_advance;

static void align_clocks(SyncClocks *sc, CPUState *cpu)
{
    int64_t cpu_icount;

    if (!icount_align_option) {
        return;
    }

    cpu_icount = cpu->icount_extra + cpu->neg.icount_decr.u16.low;
    sc->diff_clk += icount_to_ns(sc->last_cpu_icount - cpu_icount);
    sc->last_cpu_icount = cpu_icount;

    if (sc->diff_clk > VM_CLOCK_ADVANCE) {
#ifndef _WIN32
        struct timespec sleep_delay, rem_delay;
        sleep_delay.tv_sec = sc->diff_clk / 1000000000LL;
        sleep_delay.tv_nsec = sc->diff_clk % 1000000000LL;
        if (nanosleep(&sleep_delay, &rem_delay) < 0) {
            sc->diff_clk = rem_delay.tv_sec * 1000000000LL + rem_delay.tv_nsec;
        } else {
            sc->diff_clk = 0;
        }
#else
        Sleep(sc->diff_clk / SCALE_MS);
        sc->diff_clk = 0;
#endif
    }
}

static void print_delay(const SyncClocks *sc)
{
    static float threshold_delay;
    static int64_t last_realtime_clock;
    static int nb_prints;

    if (icount_align_option &&
        sc->realtime_clock - last_realtime_clock >= MAX_DELAY_PRINT_RATE &&
        nb_prints < MAX_NB_PRINTS) {
        if ((-sc->diff_clk / (float)1000000000LL > threshold_delay) ||
            (-sc->diff_clk / (float)1000000000LL <
             (threshold_delay - THRESHOLD_REDUCE))) {
            threshold_delay = (-sc->diff_clk / 1000000000LL) + 1;
            qemu_printf("Warning: The guest is now late by %.1f to %.1f seconds\n",
                        threshold_delay - 1,
                        threshold_delay);
            nb_prints++;
            last_realtime_clock = sc->realtime_clock;
        }
    }
}

static void init_delay_params(SyncClocks *sc, CPUState *cpu)
{
    if (!icount_align_option) {
        return;
    }
    sc->realtime_clock = qemu_clock_get_ns(QEMU_CLOCK_VIRTUAL_RT);
    sc->diff_clk = qemu_clock_get_ns(QEMU_CLOCK_VIRTUAL) - sc->realtime_clock;
    sc->last_cpu_icount
        = cpu->icount_extra + cpu->neg.icount_decr.u16.low;
    if (sc->diff_clk < max_delay) {
        max_delay = sc->diff_clk;
    }
    if (sc->diff_clk > max_advance) {
        max_advance = sc->diff_clk;
    }

    /* Print every 2s max if the guest is late. We limit the number
       of printed messages to NB_PRINT_MAX(currently 100) */
    print_delay(sc);
}
#else
static void align_clocks(SyncClocks *sc, const CPUState *cpu)
{
}

static void init_delay_params(SyncClocks *sc, const CPUState *cpu)
{
}
#endif /* CONFIG USER ONLY */

struct tb_desc {
    TCGTBCPUState s;
    CPUArchState *env;
    tb_page_addr_t page_addr0;
};

static bool tb_lookup_cmp(const void *p, const void *d)
{
    const TranslationBlock *tb = p;
    const struct tb_desc *desc = d;

    if ((tb_cflags(tb) & CF_PCREL || tb->pc == desc->s.pc) &&
        tb_page_addr0(tb) == desc->page_addr0 &&
        tb->cs_base == desc->s.cs_base &&
        tb->flags == desc->s.flags &&
        (tb_cflags(tb) & ~CF_INVALID) == desc->s.cflags) {
        /* check next page if needed */
        tb_page_addr_t tb_phys_page1 = tb_page_addr1(tb);
        if (tb_phys_page1 == -1) {
            return true;
        } else {
            tb_page_addr_t phys_page1;
            vaddr virt_page1;

            /*
             * We know that the first page matched, and an otherwise valid TB
             * encountered an incomplete instruction at the end of that page,
             * therefore we know that generating a new TB from the current PC
             * must also require reading from the next page -- even if the
             * second pages do not match, and therefore the resulting insn
             * is different for the new TB.  Therefore any exception raised
             * here by the faulting lookup is not premature.
             */
            virt_page1 = TARGET_PAGE_ALIGN(desc->s.pc);
            phys_page1 = get_page_addr_code(desc->env, virt_page1);
            if (tb_phys_page1 == phys_page1) {
                return true;
            }
        }
    }
    return false;
}

static TranslationBlock *
tb_htable_lookup_common(CPUState *cpu, TCGTBCPUState s, const struct qht *ht,
                        qht_lookup_func_t func)
{
    tb_page_addr_t phys_pc;
    struct tb_desc desc;
    uint32_t h;

    desc.s = s;
    desc.env = cpu_env(cpu);
    phys_pc = get_page_addr_code(desc.env, s.pc);
    if (phys_pc == -1) {
        return NULL;
    }
    desc.page_addr0 = phys_pc;
    h = tb_hash_func(phys_pc, (s.cflags & CF_PCREL ? 0 : s.pc),
                     s.flags, s.cs_base, s.cflags);
    return qht_lookup_custom(ht, &desc, h, func);
}

static TranslationBlock *tb_htable_lookup(CPUState *cpu, TCGTBCPUState s)
{
    return tb_htable_lookup_common(cpu, s, &tb_ctx.htable, tb_lookup_cmp);
}

static bool inv_tb_lookup_cmp(const void *p, const void *d)
{
    const TranslationBlock *tb = p;
    const struct tb_desc *desc = d;

    return tb_lookup_cmp(p, d) &&
           tb->ihash == tb_code_hash_func(desc->env, desc->s.pc, tb->size);
}

TranslationBlock *inv_tb_htable_lookup(CPUState *cpu, TCGTBCPUState s)
{
    return tb_htable_lookup_common(cpu, s, &tb_ctx.inv_htable, inv_tb_lookup_cmp);
}

/**
 * tb_lookup:
 * @cpu: CPU that will execute the returned translation block
 * @pc: guest PC
 * @cs_base: arch-specific value associated with translation block
 * @flags: arch-specific translation block flags
 * @cflags: CF_* flags
 *
 * Look up a translation block inside the QHT using @pc, @cs_base, @flags and
 * @cflags. Uses @cpu's tb_jmp_cache. Might cause an exception, so have a
 * longjmp destination ready.
 *
 * Returns: an existing translation block or NULL.
 */
static inline TranslationBlock *tb_lookup(CPUState *cpu, TCGTBCPUState s)
{
    TranslationBlock *tb;
    CPUJumpCache *jc;
    uint32_t hash;

    /* we should never be trying to look up an INVALID tb */
    tcg_debug_assert(!(s.cflags & CF_INVALID));

    hash = tb_jmp_cache_hash_func(s.pc);
    jc = cpu->tb_jmp_cache;

    tb = qatomic_read(&jc->array[hash].tb);
    if (likely(tb &&
               jc->array[hash].pc == s.pc &&
               tb->cs_base == s.cs_base &&
               tb->flags == s.flags &&
               tb_cflags(tb) == s.cflags)) {
        goto hit;
    }

    tb = tb_htable_lookup(cpu, s);
    if (tb == NULL) {
        return NULL;
    }

    jc->array[hash].pc = s.pc;
    qatomic_set(&jc->array[hash].tb, tb);

hit:
    /*
     * As long as tb is not NULL, the contents are consistent.  Therefore,
     * the virtual PC has to match for non-CF_PCREL translations.
     */
    assert((tb_cflags(tb) & CF_PCREL) || tb->pc == s.pc);
    return tb;
}

static void log_cpu_exec(vaddr pc, CPUState *cpu,
                         const TranslationBlock *tb)
{
    if (qemu_log_in_addr_range(pc)) {
        qemu_log_mask(CPU_LOG_EXEC,
                      "Trace %d: %p [%08" PRIx64
                      "/%016" VADDR_PRIx "/%08x/%08x] %s\n",
                      cpu->cpu_index, tb->tc.ptr, tb->cs_base, pc,
                      tb->flags, tb->cflags, lookup_symbol(pc));

        if (qemu_loglevel_mask(CPU_LOG_TB_CPU)) {
            FILE *logfile = qemu_log_trylock();
            if (logfile) {
                int flags = CPU_DUMP_CCOP;

                if (qemu_loglevel_mask(CPU_LOG_TB_FPU)) {
                    flags |= CPU_DUMP_FPU;
                }
                if (qemu_loglevel_mask(CPU_LOG_TB_VPU)) {
                    flags |= CPU_DUMP_VPU;
                }
                cpu_dump_state(cpu, logfile, flags);
                qemu_log_unlock(logfile);
            }
        }
    }
}

static bool check_for_breakpoints_slow(CPUState *cpu, vaddr pc,
                                       uint32_t *cflags)
{
    CPUBreakpoint *bp;
    bool match_page = false;

    /*
     * Singlestep overrides breakpoints.
     * This requirement is visible in the record-replay tests, where
     * we would fail to make forward progress in reverse-continue.
     *
     * TODO: gdb singlestep should only override gdb breakpoints,
     * so that one could (gdb) singlestep into the guest kernel's
     * architectural breakpoint handler.
     */
    if (cpu->singlestep_enabled) {
        return false;
    }

    QTAILQ_FOREACH(bp, &cpu->breakpoints, entry) {
        /*
         * If we have an exact pc match, trigger the breakpoint.
         * Otherwise, note matches within the page.
         */
        if (pc == bp->pc) {
            bool match_bp = false;

            if (bp->flags & BP_GDB) {
                match_bp = true;
            } else if (bp->flags & BP_CPU) {
#ifdef CONFIG_USER_ONLY
                g_assert_not_reached();
#else
                const TCGCPUOps *tcg_ops = cpu->cc->tcg_ops;
                assert(tcg_ops->debug_check_breakpoint);
                match_bp = tcg_ops->debug_check_breakpoint(cpu);
#endif
            }

            if (match_bp) {
                cpu->exception_index = EXCP_DEBUG;
                return true;
            }
        } else if (((pc ^ bp->pc) & TARGET_PAGE_MASK) == 0) {
            match_page = true;
        }
    }

    /*
     * Within the same page as a breakpoint, single-step,
     * returning to helper_lookup_tb_ptr after each insn looking
     * for the actual breakpoint.
     *
     * TODO: Perhaps better to record all of the TBs associated
     * with a given virtual page that contains a breakpoint, and
     * then invalidate them when a new overlapping breakpoint is
     * set on the page.  Non-overlapping TBs would not be
     * invalidated, nor would any TB need to be invalidated as
     * breakpoints are removed.
     */
    if (match_page) {
        *cflags = (*cflags & ~CF_COUNT_MASK) | CF_NO_GOTO_TB | CF_BP_PAGE | 1;
    }
    return false;
}

static inline bool check_for_breakpoints(CPUState *cpu, vaddr pc,
                                         uint32_t *cflags)
{
    return unlikely(!QTAILQ_EMPTY(&cpu->breakpoints)) &&
        check_for_breakpoints_slow(cpu, pc, cflags);
}

#if XEMU_HAVE_CRANELIFT
/*
 * Per-thread 2-slot LRU for helper_lookup_tb_ptr.
 *
 * helper_lookup_tb_ptr is the slow-path used by TCG codegen for indirect
 * jumps and by chains that exit back into the dispatcher. Profile (2026-
 * 05-24 Halo 2 gameplay) had it at 3.62% + qht_lookup_custom at 2.76%
 * even with the chain LRU absorbing the hot self-loops.
 *
 * MRU pattern: hottest TBs go in slot 0, second-hottest in slot 1, and
 * slot-1 hits promote to slot 0. On a comparable scene the 2-slot LRU
 * lands ~20% hit rate but absorbs ~50% of helper_lookup_tb_ptr cost and
 * ~65% of qht_lookup_custom cost — combined 6.4% → 3.4% CPU.
 *
 * A 16-slot direct-mapped variant tested 2026-05-24 was no better and
 * sometimes worse: the dispatch PC distribution at this layer collided
 * badly enough on Fibonacci hash that hot entries evicted each other,
 * defeating the cache. Keeping the 2-slot LRU for now.
 *
 * Staleness: tb_flush invalidates all TBs. We cache tb_flush_count and
 * drop the cache when it changes — single qatomic_read per call. The
 * CF_INVALID check we still run on cache hits catches per-TB async
 * invalidation that tb_flush_count alone wouldn't see.
 */
struct helper_tb_lru_slot {
    vaddr pc;
    uint64_t cs_base;
    uint32_t flags;
    uint32_t cflags;
    TranslationBlock *tb;
};
static __thread struct {
    struct helper_tb_lru_slot slots[2];
    unsigned last_flush_count;
} helper_tb_lru;

static uint64_t helper_lookup_tb_lru_hits;
static uint64_t helper_lookup_tb_lru_misses;

void cranelift_get_helper_lookup_tb_lru_stats(uint64_t *hits, uint64_t *misses)
{
    if (hits)   *hits = qatomic_read(&helper_lookup_tb_lru_hits);
    if (misses) *misses = qatomic_read(&helper_lookup_tb_lru_misses);
}
#endif

/**
 * helper_lookup_tb_ptr: quick check for next tb
 * @env: current cpu state
 *
 * Look for an existing TB matching the current cpu state.
 * If found, return the code pointer.  If not found, return
 * the tcg epilogue so that we return into cpu_tb_exec.
 */
const void *HELPER(lookup_tb_ptr)(CPUArchState *env)
{
    CPUState *cpu = env_cpu(env);
    TranslationBlock *tb;

    /*
     * By definition we've just finished a TB, so I/O is OK.
     * Avoid the possibility of calling cpu_io_recompile() if
     * a page table walk triggered by tb_lookup() calling
     * probe_access_internal() happens to touch an MMIO device.
     * The next TB, if we chain to it, will clear the flag again.
     */
    cpu->neg.can_do_io = true;

#if XEMU_HAVE_CRANELIFT
    /* Direct target-side call avoids the cc->tcg_ops vtable hop. */
    TCGTBCPUState s = xemu_chain_get_tb_cpu_state(env);
#else
    TCGTBCPUState s = cpu->cc->tcg_ops->get_tb_cpu_state(cpu);
#endif
    s.cflags = curr_cflags(cpu);

    if (check_for_breakpoints(cpu, s.pc, &s.cflags)) {
        cpu_loop_exit(cpu);
    }

#if XEMU_HAVE_CRANELIFT
    {
        unsigned cur_flush = qatomic_read(&tb_ctx.tb_flush_count);
        if (unlikely(cur_flush != helper_tb_lru.last_flush_count)) {
            helper_tb_lru.slots[0].tb = NULL;
            helper_tb_lru.slots[1].tb = NULL;
            helper_tb_lru.last_flush_count = cur_flush;
        } else {
            struct helper_tb_lru_slot *s0 = &helper_tb_lru.slots[0];
            if (likely(s0->tb && s0->pc == s.pc &&
                       s0->cs_base == s.cs_base &&
                       s0->flags == s.flags &&
                       s0->cflags == s.cflags &&
                       !(tb_cflags(s0->tb) & CF_INVALID))) {
                helper_lookup_tb_lru_hits++;
                return s0->tb->tc.ptr;
            }
            struct helper_tb_lru_slot *s1 = &helper_tb_lru.slots[1];
            if (s1->tb && s1->pc == s.pc &&
                s1->cs_base == s.cs_base &&
                s1->flags == s.flags &&
                s1->cflags == s.cflags &&
                !(tb_cflags(s1->tb) & CF_INVALID)) {
                struct helper_tb_lru_slot tmp = *s1;
                *s1 = *s0;
                *s0 = tmp;
                helper_lookup_tb_lru_hits++;
                return s0->tb->tc.ptr;
            }
        }
    }
#endif

    tb = tb_lookup(cpu, s);
    if (tb == NULL) {
        return tcg_code_gen_epilogue;
    }

#if XEMU_HAVE_CRANELIFT
    helper_lookup_tb_lru_misses++;
    helper_tb_lru.slots[1] = helper_tb_lru.slots[0];
    helper_tb_lru.slots[0].pc = s.pc;
    helper_tb_lru.slots[0].cs_base = s.cs_base;
    helper_tb_lru.slots[0].flags = s.flags;
    helper_tb_lru.slots[0].cflags = s.cflags;
    helper_tb_lru.slots[0].tb = tb;
#endif

    BURST_DIAG_BUMP_TB_LOOKUP_PC(s.pc);

    if (qemu_loglevel_mask(CPU_LOG_TB_CPU | CPU_LOG_EXEC)) {
        log_cpu_exec(s.pc, cpu, tb);
    }

    return tb->tc.ptr;
}

/* Return the current PC from CPU, which may be cached in TB. */
static vaddr log_pc(CPUState *cpu, const TranslationBlock *tb)
{
    if (tb_cflags(tb) & CF_PCREL) {
        return cpu->cc->get_pc(cpu);
    } else {
        return tb->pc;
    }
}

#if XEMU_HAVE_CRANELIFT
/*
 * Cranelift TB chain helper. Called by Cranelift-compiled TBs at every
 * goto_tb site instead of returning to the dispatcher loop. Loops
 * dispatching successive TBs (with shim lookup) until either an exit
 * reason is hit or an interrupt is pending — that keeps inner game
 * loops (audio mixing, video decode, animation) running without the
 * dispatcher round-trip per iteration that was causing audio/cutscene
 * chop after lower_call was enabled.
 *
 * Recursion guard: a Cranelift TB calls this helper, the helper does
 * tb_exec on the next TB, that TB might also be Cranelift and call
 * this helper again. The TLS flag prevents nested chains from looping
 * — only the outermost helper iterates; nested calls return 0 to fall
 * back into the outer loop.
 */
static __thread bool cranelift_in_chain;

/*
 * Quantum tunables.
 *
 * Base bumped 16→32 on 2026-05-24 after profile showed helper_lookup_tb_ptr
 * at 4.2% + qht_lookup_custom at 2.44% — each chain exit re-enters the
 * dispatcher and walks the hash table. Doubling chain depth halves the
 * dispatch-side cost on hot loops without crossing the BQL-unfriendly 64
 * threshold (worst case with jitter mask 0x1F is 63). Audio safety is
 * still bounded by the per-iter interrupt_request check.
 *
 * Jitter is `& JITTER_MASK` (default 0x1F), so chain length is 32..63 TBs.
 *
 * X1BOX_CHAIN_MAX=<N> overrides the base at init (1..256).
 * X1BOX_CHAIN_JITTER=<2^N-1> can widen jitter (default mask = 0x1F).
 */
static unsigned cranelift_chain_max_base = 32;
static uint32_t cranelift_chain_jitter_mask = 0x1F;

/* Per-vCPU Lehmer LCG state. __thread keeps it cache-local + race-free.
 * Modulus is Cemu's: 2^32 - 5 (the largest prime under 2^32). */
static __thread uint32_t cranelift_lcg_state;

static inline uint32_t cranelift_lcg_next(void)
{
    if (cranelift_lcg_state == 0) {
        cranelift_lcg_state = 12345;
    }
    cranelift_lcg_state = (uint32_t)
        ((uint64_t)cranelift_lcg_state * 279470273ull % 0xfffffffbull);
    return cranelift_lcg_state;
}

/*
 * Guest-thread fingerprint ring.
 *
 * Each Xbox thread owns a distinct stack range (PsCreateSystemThreadEx
 * allocates 0x4000-0xC000 byte stacks per thread, page-aligned). We hash
 * the top 16 bits of ESP — that gives stable identity per thread without
 * needing KPCR offsets or kernel symbol resolution, which would couple us
 * to a specific kernel revision.
 *
 * 64-slot direct-mapped ring is more than Halo 2 needs (~6-8 active
 * guest threads at any time per project_halo2_thread_topology). The
 * `hits` counter lets stats dumps show per-thread chain frequency so
 * we can see which guest threads dominate dispatch cost.
 */
#ifdef XBOX
#define CRANELIFT_THREAD_RING_BITS 6
#define CRANELIFT_THREAD_RING_SIZE (1u << CRANELIFT_THREAD_RING_BITS)
static struct cranelift_thread_slot {
    uint32_t stack_top;     /* ESP & ~0xFFFFu — 0 means slot is empty */
    uint64_t chain_hits;    /* chains observed dispatched from this thread */
} cranelift_thread_ring[CRANELIFT_THREAD_RING_SIZE];

static inline uint32_t cranelift_thread_id_from_esp(uint32_t esp)
{
    uint32_t top = esp & ~0xFFFFu;
    /* Fibonacci-hash a 32-bit key into 6 bits — fast, low-collision. */
    uint32_t h = (top * 2654435761u) >> (32 - CRANELIFT_THREAD_RING_BITS);
    if (cranelift_thread_ring[h].stack_top == top) {
        cranelift_thread_ring[h].chain_hits++;
        return h;
    }
    /* Empty slot or collision — claim it. Lossy on collision, but a
     * thread evicted here just re-claims its slot on the next chain
     * (since the hash is deterministic, only same-hash threads collide,
     * which empirically does not happen on Halo 2). */
    cranelift_thread_ring[h].stack_top = top;
    cranelift_thread_ring[h].chain_hits = 1;
    return h;
}
#endif /* XBOX */

/* Telemetry counters. Aggregated across all chains; published in
 * cranelift_bridge_log_stats(). */
static uint64_t cranelift_chain_runs;
static uint64_t cranelift_chain_iters_total;
static uint64_t cranelift_chain_spins;     /* exits via revisit detection */
static uint64_t cranelift_chain_irq_exits; /* exits via interrupt_request */

uintptr_t cranelift_chain_continue(CPUArchState *env)
{
    if (cranelift_in_chain) {
        return 0;
    }
    CPUState *cpu = env_cpu(env);
    cranelift_in_chain = true;
    uintptr_t ret = 0;

    /* Per-chain quantum: base + jitter. Jitter breaks livelock alignment
     * across consecutive chains; without it, a chain that always exits
     * at iter 16 in the same kernel spin-wait sequence stays stuck. */
    unsigned chain_max = cranelift_chain_max_base +
        (cranelift_lcg_next() & cranelift_chain_jitter_mask);

    /*
     * Spin-revisit detection: REMOVED 2026-05-22.
     *
     * The original idea was to break out of kernel spinlock cmpxchg
     * loops early (give audio/render threads forced preemption). But:
     *   - Halo 2's normal gameplay loops are themselves 2-3 TB cycles
     *     (audio mixer call, IRQL bump, draw command), which trip the
     *     revisit detector and bail chains at avg 4 iters vs the 16-31
     *     design target → 4-5x more dispatcher round-trips.
     *   - The iter cap (16-31 with jitter) already bounds spinlock
     *     livelock — the cost of running a known-bad loop for 31 extra
     *     iters is tiny next to the cost of bailing all chains early.
     *   - cpu->interrupt_request is already checked every iter, so
     *     timer/audio IRQs DO get delivered without spin-detect.
     *
     * Keep the counter so we still know if a future build wants this
     * back; bump it on tb_lookup misses instead (those are the rare
     * legitimate "something weird" signals).
     */
    /*
     * Chain-local 2-slot last-tb cache.
     *
     * Halo 2 hot loops are 1-3 TB cycles. The CPU's tb_jmp_cache (4K entries
     * keyed by tb_jmp_cache_hash_func(pc)) already absorbs most lookups, but
     * the hash + array load + cmp chain still shows up as ~2.4% of profile
     * via qht_lookup_custom on JC misses + the hot JC-hit path itself.
     *
     * A tiny stack-local 2-slot cache catches the dominant 1-2 TB self-loop
     * before tb_lookup() runs at all, replacing the hash/array dance with
     * 4 register compares. Slot 0 is MRU.
     *
     * Pointer safety: tb_flush only runs at safe points outside guest exec
     * (and the chain holds cranelift_in_chain=true, blocking re-entry).
     * Within one cranelift_chain_continue call the cached TB pointers stay
     * live — but we still re-check tb_cflags for CF_INVALID in case an
     * async invalidation marked the slot dead between iters.
     */
    struct { vaddr pc; uint64_t cs_base; uint32_t flags; uint32_t cflags;
             TranslationBlock *tb; } tb_lru[2] = {{0}};

    unsigned iters = 0;
    while (iters++ < chain_max) {
        if (qatomic_read(&cpu->exit_request)) {
            break;
        }

#ifdef XBOX
        /* Direct target-side call avoids the cc->tcg_ops vtable hop —
         * see xemu_chain_get_tb_cpu_state() in target/i386/tcg/tcg-cpu.c. */
        TCGTBCPUState s = xemu_chain_get_tb_cpu_state(env);
#else
        TCGTBCPUState s = cpu->cc->tcg_ops->get_tb_cpu_state(cpu);
#endif
        s.cflags = curr_cflags(cpu);
        if (s.cflags & CF_INVALID) {
            break;
        }

        /*
         * Standard interrupt check — break on any pending interrupt.
         * Inhibit handling lives in the outer cpu_loop's
         * cpu_handle_interrupt → x86_cpu_pending_interrupt path which
         * already gates HARD IRQs on `!(env->hflags & HF_INHIBIT_IRQ_MASK)`
         * (target/i386/cpu.c:9879). When inhibit is set, pending=0,
         * dispatcher continues to the next TB (the post-STI clear TB)
         * which clears inhibit; the iter after that delivers the IRQ
         * naturally.
         *
         * Earlier attempt: gate this break on inhibit too. That caused
         * Halo 2 title-screen corruption — diagnosis pending. Reverted
         * to the standard break here while the filter removal stands
         * or falls on its own merits.
         */
        if (cpu->interrupt_request) {
            cranelift_chain_irq_exits++;
            /* Diagnose which IRQ bit is set when chains collapse. The
             * persistent avg=1.01 / irq_exits=99.97% pattern that
             * wedges Halo 2's title screen needs the bit identity to
             * trace the source. Throttle to once per ~1M breaks so the
             * log isn't a torrent. */
            {
                static __thread uint64_t irq_log_skip;
                if ((++irq_log_skip & 0xFFFFFu) == 0u) {
                    uint32_t bits = qatomic_read(&cpu->interrupt_request);
                    __android_log_print(ANDROID_LOG_INFO,
                        "x1-cranelift",
                        "chain irq break: req=0x%08x "
                        "HARD=%d EXITTB=%d HALT=%d",
                        bits,
                        !!(bits & CPU_INTERRUPT_HARD),
                        !!(bits & CPU_INTERRUPT_EXITTB),
                        !!(bits & CPU_INTERRUPT_HALT));
                }
            }
            break;
        }

        TranslationBlock *tb = NULL;
        if (likely(tb_lru[0].tb && tb_lru[0].pc == s.pc &&
                   tb_lru[0].cs_base == s.cs_base &&
                   tb_lru[0].flags == s.flags &&
                   tb_lru[0].cflags == s.cflags &&
                   !(tb_cflags(tb_lru[0].tb) & CF_INVALID))) {
            tb = tb_lru[0].tb;
        } else if (tb_lru[1].tb && tb_lru[1].pc == s.pc &&
                   tb_lru[1].cs_base == s.cs_base &&
                   tb_lru[1].flags == s.flags &&
                   tb_lru[1].cflags == s.cflags &&
                   !(tb_cflags(tb_lru[1].tb) & CF_INVALID)) {
            /* Promote slot 1 to MRU. */
            tb = tb_lru[1].tb;
            tb_lru[1] = tb_lru[0];
            tb_lru[0].pc = s.pc;
            tb_lru[0].cs_base = s.cs_base;
            tb_lru[0].flags = s.flags;
            tb_lru[0].cflags = s.cflags;
            tb_lru[0].tb = tb;
        } else {
            tb = tb_lookup(cpu, s);
            if (!tb) {
                break;
            }
            tb_lru[1] = tb_lru[0];
            tb_lru[0].pc = s.pc;
            tb_lru[0].cs_base = s.cs_base;
            tb_lru[0].flags = s.flags;
            tb_lru[0].cflags = s.cflags;
            tb_lru[0].tb = tb;
        }

        /*
         * Xbox kernel HLE inside the chain.
         *
         * Without this, only kernel calls reached via the main dispatcher
         * get HLE-handled. Calls that happen INSIDE a tier-2 chain (which
         * is where the hot loops live — KeQueryPerformanceCounter,
         * KfRaiseIrql, etc. firing many times per frame from Halo 2 game
         * code) bypass HLE entirely. Observed 2026-05-22:
         * KeQueryPerformanceCounter hits=0 despite being called heavily
         * in gameplay, because it lived inside chains.
         *
         * The PC-range fast-path inside xbox_hle_check makes this a
         * single compare + branch for >99% of TBs, so the per-iter cost
         * is negligible. The win is huge for in-chain hot kernel funcs.
         */
        if (xbox_hle_check(cpu, (uint32_t)s.pc)) {
            continue;
        }

        const void *code = cranelift_bridge_lookup_shim(tb);
        if (!code) {
            code = tb->tc.ptr;
        }
        cpu->neg.can_do_io = false;
        uintptr_t r = tcg_qemu_tb_exec(cpu_env(cpu), code);
        cpu->neg.can_do_io = true;
        if (r & TB_EXIT_MASK) {
            ret = r;
            break;
        }
    }

    cranelift_chain_runs++;
    cranelift_chain_iters_total += iters;

#ifdef XBOX
    /* Update guest-thread fingerprint from current ESP. Doing this once
     * per chain (not per-TB) keeps the tracker noise-free against the
     * push/pop churn inside a chain. The ESP read goes through a
     * target-side helper since CPUArchState is opaque here. */
    (void)cranelift_thread_id_from_esp(xemu_chain_thread_fingerprint(env));
#endif

    cranelift_in_chain = false;
    return ret;
}

/* Apply env-var tuning. Called once from cranelift_bridge init. */
void cranelift_chain_init_quantum(void)
{
    const char *e = getenv("X1BOX_CHAIN_MAX");
    if (e && *e) {
        char *end = NULL;
        unsigned long v = strtoul(e, &end, 10);
        if (end && *end == '\0' && v >= 1 && v <= 256) {
            cranelift_chain_max_base = (unsigned)v;
        }
    }
    e = getenv("X1BOX_CHAIN_JITTER");
    if (e && *e) {
        char *end = NULL;
        unsigned long v = strtoul(e, &end, 10);
        /* Must be 2^N - 1 so the AND masks correctly. */
        if (end && *end == '\0' && v <= 0xFF &&
            (v == 0 || ((v + 1) & v) == 0)) {
            cranelift_chain_jitter_mask = (uint32_t)v;
        }
    }
}

/* Stats accessors. NULL out-params are tolerated. */
void cranelift_chain_get_stats(uint64_t *runs, uint64_t *iters,
                                uint64_t *spins, uint64_t *irq_exits,
                                uint32_t *thread_count,
                                unsigned *chain_max, uint32_t *jitter)
{
    if (runs)        *runs = cranelift_chain_runs;
    if (iters)       *iters = cranelift_chain_iters_total;
    if (spins)       *spins = cranelift_chain_spins;
    if (irq_exits)   *irq_exits = cranelift_chain_irq_exits;
    if (chain_max)   *chain_max = cranelift_chain_max_base;
    if (jitter)      *jitter = cranelift_chain_jitter_mask;
    if (thread_count) {
#ifdef XBOX
        uint32_t n = 0;
        for (unsigned i = 0; i < CRANELIFT_THREAD_RING_SIZE; i++) {
            if (cranelift_thread_ring[i].chain_hits) {
                n++;
            }
        }
        *thread_count = n;
#else
        *thread_count = 0;
#endif
    }
}
#endif

/* Execute a TB, and fix up the CPU state afterwards if necessary */
/*
 * Disable CFI checks.
 * TCG creates binary blobs at runtime, with the transformed code.
 * A TB is a blob of binary code, created at runtime and called with an
 * indirect function call. Since such function did not exist at compile time,
 * the CFI runtime has no way to verify its signature and would fail.
 * TCG is not considered a security-sensitive part of QEMU so this does not
 * affect the impact of CFI in environment with high security requirements
 */
static inline TranslationBlock * QEMU_DISABLE_CFI
cpu_tb_exec(CPUState *cpu, TranslationBlock *itb, int *tb_exit)
{
    uintptr_t ret;
    TranslationBlock *last_tb;
    const void *tb_ptr = itb->tc.ptr;

    if (qemu_loglevel_mask(CPU_LOG_TB_CPU | CPU_LOG_EXEC)) {
        log_cpu_exec(log_pc(cpu, itb), cpu, itb);
    }

#if XEMU_HAVE_CRANELIFT
    /*
     * If this TB has been promoted to tier-2, dispatch to the shim
     * (which calls Cranelift code then returns to tb_ret_addr).
     * We DO NOT mutate itb->tc.ptr — that field keys QEMU's
     * host-PC-to-TB search tree (tcg_tb_lookup) and breaking it
     * causes cpu_io_recompile, watchpoint unwind, and fault recovery
     * to fail with `cpu_abort("can't recompile, no TB found")` on
     * the first helper that needs precise instruction state.
     */
    {
        const void *shim = cranelift_bridge_lookup_shim(itb);
        if (shim) {
            tb_ptr = shim;
        }
    }
#endif

    qemu_thread_jit_execute();
    ret = tcg_qemu_tb_exec(cpu_env(cpu), tb_ptr);
    cpu->neg.can_do_io = true;
    qemu_plugin_disable_mem_helpers(cpu);
    /*
     * TODO: Delay swapping back to the read-write region of the TB
     * until we actually need to modify the TB.  The read-only copy,
     * coming from the rx region, shares the same host TLB entry as
     * the code that executed the exit_tb opcode that arrived here.
     * If we insist on touching both the RX and the RW pages, we
     * double the host TLB pressure.
     */
    last_tb = tcg_splitwx_to_rw((void *)(ret & ~TB_EXIT_MASK));
    *tb_exit = ret & TB_EXIT_MASK;

    trace_exec_tb_exit(last_tb, *tb_exit);

    if (*tb_exit > TB_EXIT_IDX1) {
        /* We didn't start executing this TB (eg because the instruction
         * counter hit zero); we must restore the guest PC to the address
         * of the start of the TB.
         */
        CPUClass *cc = cpu->cc;
        const TCGCPUOps *tcg_ops = cc->tcg_ops;

        if (tcg_ops->synchronize_from_tb) {
            tcg_ops->synchronize_from_tb(cpu, last_tb);
        } else {
            tcg_debug_assert(!(tb_cflags(last_tb) & CF_PCREL));
            assert(cc->set_pc);
            cc->set_pc(cpu, last_tb->pc);
        }
        if (qemu_loglevel_mask(CPU_LOG_EXEC)) {
            vaddr pc = log_pc(cpu, last_tb);
            if (qemu_log_in_addr_range(pc)) {
                qemu_log("Stopped execution of TB chain before %p [%016"
                         VADDR_PRIx "] %s\n",
                         last_tb->tc.ptr, pc, lookup_symbol(pc));
            }
        }
    }

    /*
     * If gdb single-step, and we haven't raised another exception,
     * raise a debug exception.  Single-step with another exception
     * is handled in cpu_handle_exception.
     */
    if (unlikely(cpu->singlestep_enabled) && cpu->exception_index == -1) {
        cpu->exception_index = EXCP_DEBUG;
        cpu_loop_exit(cpu);
    }

    return last_tb;
}


static void cpu_exec_enter(CPUState *cpu)
{
    const TCGCPUOps *tcg_ops = cpu->cc->tcg_ops;

    if (tcg_ops->cpu_exec_enter) {
        tcg_ops->cpu_exec_enter(cpu);
    }
}

static void cpu_exec_exit(CPUState *cpu)
{
    const TCGCPUOps *tcg_ops = cpu->cc->tcg_ops;

    if (tcg_ops->cpu_exec_exit) {
        tcg_ops->cpu_exec_exit(cpu);
    }
}

static void cpu_exec_longjmp_cleanup(CPUState *cpu)
{
    /* Non-buggy compilers preserve this; assert the correct value. */
    g_assert(cpu == current_cpu);

#ifdef CONFIG_USER_ONLY
    clear_helper_retaddr();
    if (have_mmap_lock()) {
        mmap_unlock();
    }
#else
    /*
     * For softmmu, a tlb_fill fault during translation will land here,
     * and we need to release any page locks held.  In system mode we
     * have one tcg_ctx per thread, so we know it was this cpu doing
     * the translation.
     *
     * Alternative 1: Install a cleanup to be called via an exception
     * handling safe longjmp.  It seems plausible that all our hosts
     * support such a thing.  We'd have to properly register unwind info
     * for the JIT for EH, rather that just for GDB.
     *
     * Alternative 2: Set and restore cpu->jmp_env in tb_gen_code to
     * capture the cpu_loop_exit longjmp, perform the cleanup, and
     * jump again to arrive here.
     */
    if (tcg_ctx->gen_tb) {
        tb_unlock_pages(tcg_ctx->gen_tb);
        tcg_ctx->gen_tb = NULL;
    }
#endif
    /*
     * cranelift_chain_continue sets cranelift_in_chain=true on entry and
     * relies on the function-end clear at line 922. A longjmp from inside
     * the inner tcg_qemu_tb_exec (guest exception / page fault) bypasses
     * that clear, leaving the __thread flag stuck true for the lifetime
     * of the vCPU thread. From then on, every chain_continue early-exits
     * at the re-entry check and the dispatcher never chains tier-2 TBs —
     * observable as chain stats freezing at `runs=N iters=N` while tier2
     * shim count keeps growing. Clear it here.
     */
    cranelift_in_chain = false;
    if (bql_locked()) {
        bql_unlock();
    }
    assert_no_pages_locked();
}

void cpu_exec_step_atomic(CPUState *cpu)
{
    TranslationBlock *tb;
    int tb_exit;

    if (sigsetjmp(cpu->jmp_env, 0) == 0) {
        start_exclusive();
        g_assert(cpu == current_cpu);
        g_assert(!cpu->running);
        cpu->running = true;

        TCGTBCPUState s = cpu->cc->tcg_ops->get_tb_cpu_state(cpu);
        s.cflags = curr_cflags(cpu);

        /* Execute in a serial context. */
        s.cflags &= ~CF_PARALLEL;
        /* After 1 insn, return and release the exclusive lock. */
        s.cflags |= CF_NO_GOTO_TB | CF_NO_GOTO_PTR | 1;
        /*
         * No need to check_for_breakpoints here.
         * We only arrive in cpu_exec_step_atomic after beginning execution
         * of an insn that includes an atomic operation we can't handle.
         * Any breakpoint for this insn will have been recognized earlier.
         */

        tb = tb_lookup(cpu, s);
        if (tb == NULL) {
            mmap_lock();
            tb = tb_gen_code(cpu, s);
            mmap_unlock();
        }

        cpu_exec_enter(cpu);
        /* execute the generated code */
        trace_exec_tb(tb, s.pc);
        cpu_tb_exec(cpu, tb, &tb_exit);
        cpu_exec_exit(cpu);
    } else {
        cpu_exec_longjmp_cleanup(cpu);
    }

    /*
     * As we start the exclusive region before codegen we must still
     * be in the region if we longjump out of either the codegen or
     * the execution.
     */
    g_assert(cpu_in_exclusive_context(cpu));
    cpu->running = false;
    end_exclusive();
}

void tb_set_jmp_target(TranslationBlock *tb, int n, uintptr_t addr)
{
    /*
     * Get the rx view of the structure, from which we find the
     * executable code address, and tb_target_set_jmp_target can
     * produce a pc-relative displacement to jmp_target_addr[n].
     */
    const TranslationBlock *c_tb = tcg_splitwx_to_rx(tb);
    uintptr_t offset = tb->jmp_insn_offset[n];
    uintptr_t jmp_rx = (uintptr_t)tb->tc.ptr + offset;
    uintptr_t jmp_rw = jmp_rx - tcg_splitwx_diff;

    tb->jmp_target_addr[n] = addr;
    tb_target_set_jmp_target(c_tb, n, jmp_rx, jmp_rw);
}

static inline void tb_add_jump(TranslationBlock *tb, int n,
                               TranslationBlock *tb_next)
{
    uintptr_t old;

    qemu_thread_jit_write();
    assert(n < ARRAY_SIZE(tb->jmp_list_next));
    qemu_spin_lock(&tb_next->jmp_lock);

    /* make sure the destination TB is valid */
    if (tb_next->cflags & CF_INVALID) {
        goto out_unlock_next;
    }
    /* Atomically claim the jump destination slot only if it was NULL */
    old = qatomic_cmpxchg(&tb->jmp_dest[n], (uintptr_t)NULL,
                          (uintptr_t)tb_next);
    if (old) {
        goto out_unlock_next;
    }

    /* patch the native jump address */
    tb_set_jmp_target(tb, n, (uintptr_t)tb_next->tc.ptr);

    /* add in TB jmp list */
    tb->jmp_list_next[n] = tb_next->jmp_list_head;
    tb_next->jmp_list_head = (uintptr_t)tb | n;

#ifdef XBOX
    {
        uint32_t cnt = tb->chain_count[n];
        if (cnt < UINT32_MAX) {
            tb->chain_count[n] = cnt + 1;
        }
    }
#endif

    qemu_spin_unlock(&tb_next->jmp_lock);

    qemu_log_mask(CPU_LOG_EXEC, "Linking TBs %p index %d -> %p\n",
                  tb->tc.ptr, n, tb_next->tc.ptr);
    return;

 out_unlock_next:
    qemu_spin_unlock(&tb_next->jmp_lock);
}

static inline bool cpu_handle_halt(CPUState *cpu)
{
#ifndef CONFIG_USER_ONLY
    if (cpu->halted) {
        const TCGCPUOps *tcg_ops = cpu->cc->tcg_ops;
        bool leave_halt = tcg_ops->cpu_exec_halt(cpu);

        if (!leave_halt) {
            return true;
        }

        cpu->halted = 0;
    }
#endif /* !CONFIG_USER_ONLY */

    return false;
}

static inline void cpu_handle_debug_exception(CPUState *cpu)
{
    const TCGCPUOps *tcg_ops = cpu->cc->tcg_ops;
    CPUWatchpoint *wp;

    if (!cpu->watchpoint_hit) {
        QTAILQ_FOREACH(wp, &cpu->watchpoints, entry) {
            wp->flags &= ~BP_WATCHPOINT_HIT;
        }
    }

    if (tcg_ops->debug_excp_handler) {
        tcg_ops->debug_excp_handler(cpu);
    }
}

static inline bool cpu_handle_exception(CPUState *cpu, int *ret)
{
    if (cpu->exception_index < 0) {
#ifndef CONFIG_USER_ONLY
        if (replay_has_exception()
            && cpu->neg.icount_decr.u16.low + cpu->icount_extra == 0) {
            /* Execute just one insn to trigger exception pending in the log */
            cpu->cflags_next_tb = (curr_cflags(cpu) & ~CF_USE_ICOUNT)
                | CF_NOIRQ | 1;
        }
#endif
        return false;
    }

    if (cpu->exception_index >= EXCP_INTERRUPT) {
        /* exit request from the cpu execution loop */
        *ret = cpu->exception_index;
        if (*ret == EXCP_DEBUG) {
            cpu_handle_debug_exception(cpu);
        }
        cpu->exception_index = -1;
        return true;
    }

#if defined(CONFIG_USER_ONLY)
    /*
     * If user mode only, we simulate a fake exception which will be
     * handled outside the cpu execution loop.
     */
    const TCGCPUOps *tcg_ops = cpu->cc->tcg_ops;
    if (tcg_ops->fake_user_interrupt) {
        tcg_ops->fake_user_interrupt(cpu);
    }
    *ret = cpu->exception_index;
    cpu->exception_index = -1;
    return true;
#else
    if (replay_exception()) {
        const TCGCPUOps *tcg_ops = cpu->cc->tcg_ops;

        bql_lock();
        tcg_ops->do_interrupt(cpu);
        bql_unlock();
        cpu->exception_index = -1;

        if (unlikely(cpu->singlestep_enabled)) {
            /*
             * After processing the exception, ensure an EXCP_DEBUG is
             * raised when single-stepping so that GDB doesn't miss the
             * next instruction.
             */
            *ret = EXCP_DEBUG;
            cpu_handle_debug_exception(cpu);
            return true;
        }
    } else if (!replay_has_interrupt()) {
        /* give a chance to iothread in replay mode */
        *ret = EXCP_INTERRUPT;
        return true;
    }
#endif

    return false;
}

void tcg_kick_vcpu_thread(CPUState *cpu)
{
#ifndef CONFIG_USER_ONLY
    /*
     * Ensure cpu_exec will see the reason why the exit request was set.
     * FIXME: this is not always needed.  Other accelerators instead
     * read interrupt_request and set exit_request on demand from the
     * CPU thread; see kvm_arch_pre_run() for example.
     */
    qatomic_store_release(&cpu->exit_request, true);
#endif

    /* Ensure cpu_exec will see the exit request after TCG has exited.  */
    qatomic_store_release(&cpu->neg.icount_decr.u16.high, -1);
}

static inline bool icount_exit_request(CPUState *cpu)
{
    if (!icount_enabled()) {
        return false;
    }
    if (cpu->cflags_next_tb != -1 && !(cpu->cflags_next_tb & CF_USE_ICOUNT)) {
        return false;
    }
    return cpu->neg.icount_decr.u16.low + cpu->icount_extra == 0;
}

static inline bool cpu_handle_interrupt(CPUState *cpu,
                                        TranslationBlock **last_tb)
{
    /*
     * If we have requested custom cflags with CF_NOIRQ we should
     * skip checking here. Any pending interrupts will get picked up
     * by the next TB we execute under normal cflags.
     */
    if (cpu->cflags_next_tb != -1 && cpu->cflags_next_tb & CF_NOIRQ) {
        return false;
    }

    /* Clear the interrupt flag now since we're processing
     * cpu->interrupt_request and cpu->exit_request.
     * Ensure zeroing happens before reading cpu->exit_request or
     * cpu->interrupt_request (see also store-release in
     * tcg_kick_vcpu_thread())
     */
    qatomic_set_mb(&cpu->neg.icount_decr.u16.high, 0);

#ifdef CONFIG_USER_ONLY
    assert(!cpu_test_interrupt(cpu, ~0));
#else
    if (unlikely(cpu_test_interrupt(cpu, ~0))) {
        bql_lock();
        if (cpu_test_interrupt(cpu, CPU_INTERRUPT_DEBUG)) {
            cpu_reset_interrupt(cpu, CPU_INTERRUPT_DEBUG);
            cpu->exception_index = EXCP_DEBUG;
            bql_unlock();
            return true;
        }
        if (replay_mode == REPLAY_MODE_PLAY && !replay_has_interrupt()) {
            /* Do nothing */
        } else if (cpu_test_interrupt(cpu, CPU_INTERRUPT_HALT)) {
            replay_interrupt();
            cpu_reset_interrupt(cpu, CPU_INTERRUPT_HALT);
            cpu->halted = 1;
            cpu->exception_index = EXCP_HLT;
            bql_unlock();
            return true;
        } else {
            const TCGCPUOps *tcg_ops = cpu->cc->tcg_ops;
            int interrupt_request = cpu->interrupt_request;

            if (cpu_test_interrupt(cpu, CPU_INTERRUPT_RESET)) {
                replay_interrupt();
                tcg_ops->cpu_exec_reset(cpu);
                bql_unlock();
                return true;
            }

            if (unlikely(cpu->singlestep_enabled & SSTEP_NOIRQ)) {
                /* Mask out external interrupts for this step. */
                interrupt_request &= ~CPU_INTERRUPT_SSTEP_MASK;
            }

            /*
             * The target hook has 3 exit conditions:
             * False when the interrupt isn't processed,
             * True when it is, and we should restart on a new TB,
             * and via longjmp via cpu_loop_exit.
             */
            if (tcg_ops->cpu_exec_interrupt(cpu, interrupt_request)) {
                if (!tcg_ops->need_replay_interrupt ||
                    tcg_ops->need_replay_interrupt(interrupt_request)) {
                    replay_interrupt();
                }
                /*
                 * After processing the interrupt, ensure an EXCP_DEBUG is
                 * raised when single-stepping so that GDB doesn't miss the
                 * next instruction.
                 */
                if (unlikely(cpu->singlestep_enabled)) {
                    cpu->exception_index = EXCP_DEBUG;
                    bql_unlock();
                    return true;
                }
                cpu->exception_index = -1;
                *last_tb = NULL;
            }
        }
        if (cpu_test_interrupt(cpu, CPU_INTERRUPT_EXITTB)) {
            cpu_reset_interrupt(cpu, CPU_INTERRUPT_EXITTB);
            /* ensure that no TB jump will be modified as
               the program flow was changed */
            *last_tb = NULL;
        }

        /* If we exit via cpu_loop_exit/longjmp it is reset in cpu_exec */
        bql_unlock();
    }
#endif /* !CONFIG_USER_ONLY */

    /*
     * Finally, check if we need to exit to the main loop.
     * The corresponding store-release is in cpu_exit.
     */
    if (unlikely(qatomic_load_acquire(&cpu->exit_request)) || icount_exit_request(cpu)) {
        if (cpu->exception_index == -1) {
            cpu->exception_index = EXCP_INTERRUPT;
        }
        return true;
    }

    return false;
}

static inline void cpu_loop_exec_tb(CPUState *cpu, TranslationBlock *tb,
                                    vaddr pc, TranslationBlock **last_tb,
                                    int *tb_exit)
{
    trace_exec_tb(tb, pc);
    tb = cpu_tb_exec(cpu, tb, tb_exit);
    if (*tb_exit != TB_EXIT_REQUESTED) {
        *last_tb = tb;
        return;
    }

    *last_tb = NULL;
    if (cpu_loop_exit_requested(cpu)) {
        /* Something asked us to stop executing chained TBs; just
         * continue round the main loop. Whatever requested the exit
         * will also have set something else (eg exit_request or
         * interrupt_request) which will be handled by
         * cpu_handle_interrupt.  cpu_handle_interrupt will also
         * clear cpu->icount_decr.u16.high.
         */
        return;
    }

    /* Instruction counter expired.  */
    assert(icount_enabled());
#ifndef CONFIG_USER_ONLY
    /* Ensure global icount has gone forward */
    icount_update(cpu);
    /* Refill decrementer and continue execution.  */
    int32_t insns_left = MIN(0xffff, cpu->icount_budget);
    cpu->neg.icount_decr.u16.low = insns_left;
    cpu->icount_extra = cpu->icount_budget - insns_left;

    /*
     * If the next tb has more instructions than we have left to
     * execute we need to ensure we find/generate a TB with exactly
     * insns_left instructions in it.
     */
    if (insns_left > 0 && insns_left < tb->icount)  {
        assert(insns_left <= CF_COUNT_MASK);
        assert(cpu->icount_extra == 0);
        cpu->cflags_next_tb = (tb->cflags & ~CF_COUNT_MASK) | insns_left;
    }
#endif
}

/* main execution loop */

static int __attribute__((noinline))
cpu_exec_loop(CPUState *cpu, SyncClocks *sc)
{
    int ret;

    /* if an exception is pending, we execute it here */
    while (!cpu_handle_exception(cpu, &ret)) {
        TranslationBlock *last_tb = NULL;
        int tb_exit = 0;

        while (!cpu_handle_interrupt(cpu, &last_tb)) {
            TranslationBlock *tb;
            TCGTBCPUState s = cpu->cc->tcg_ops->get_tb_cpu_state(cpu);
            s.cflags = cpu->cflags_next_tb;

            /*
             * When requested, use an exact setting for cflags for the next
             * execution.  This is used for icount, precise smc, and stop-
             * after-access watchpoints.  Since this request should never
             * have CF_INVALID set, -1 is a convenient invalid value that
             * does not require tcg headers for cpu_common_reset.
             */
            if (s.cflags == -1) {
                s.cflags = curr_cflags(cpu);
            } else {
                cpu->cflags_next_tb = -1;
            }

            if (check_for_breakpoints(cpu, s.pc, &s.cflags)) {
                break;
            }

            tb = tb_lookup(cpu, s);
            if (tb == NULL) {
                CPUJumpCache *jc;
                uint32_t h;

                tb_cache_notify_lookup_miss();
                tb_cache_maybe_log_stats();

                mmap_lock();
                tb = tb_gen_code(cpu, s);
                mmap_unlock();

                /*
                 * We add the TB in the virtual pc hash table
                 * for the fast lookup
                 */
                h = tb_jmp_cache_hash_func(s.pc);
                jc = cpu->tb_jmp_cache;
                jc->array[h].pc = s.pc;
                qatomic_set(&jc->array[h].tb, tb);
            } else {
                tb_cache_notify_lookup_hit();
            }

#ifndef CONFIG_USER_ONLY
            /*
             * We don't take care of direct jumps when address mapping
             * changes in system emulation.  So it's not safe to make a
             * direct jump to a TB spanning two pages because the mapping
             * for the second page can change.
             */
            if (tb_page_addr1(tb) != -1) {
                last_tb = NULL;
            }
#endif
            /* See if we can patch the calling TB. */
            if (last_tb) {
                tb_add_jump(last_tb, tb_exit, tb);
            }

            /*
             * Tier-2 (Cranelift) swap hook: if a compiled tier-2 entry
             * is sitting in the pending ring for this guest PC, emit an
             * ABI shim and atomically replace tb->tc.ptr.  The very
             * next cpu_loop_exec_tb dispatch will execute the Cranelift
             * code instead of the tier-1 blob.
             */
            cranelift_bridge_try_swap(tb);

#ifdef XBOX
            /*
             * Xbox kernel HLE. If this TB's PC matches a registered
             * kernel hook (RtlMoveMemory, KfAcquireSpinLock, etc.) the
             * handler runs in host C, mutates env to simulate the
             * stdcall/fastcall return, and we skip TB execution
             * entirely. Default OFF; enabled via X1BOX_HLE=1.
             */
            if (xbox_hle_check(cpu, (uint32_t)s.pc)) {
                last_tb = NULL;
                continue;
            }
#endif

#ifdef XBOX
            {
                static uint64_t cpu_heartbeat = 0;
                cpu_heartbeat++;
                if (cpu_heartbeat <= 20) {
                    error_report("[CPU-PRE]  tb#%lu pc=0x%lx size=%d",
                                 (unsigned long)cpu_heartbeat,
                                 (unsigned long)s.pc, tb->size);
                }

                cpu_loop_exec_tb(cpu, tb, s.pc, &last_tb, &tb_exit);

                if (cpu_heartbeat <= 20) {
                    error_report("[CPU-POST] tb#%lu exit=%d last_tb=%p",
                                 (unsigned long)cpu_heartbeat,
                                 tb_exit, last_tb);
                }
            }
#else
            cpu_loop_exec_tb(cpu, tb, s.pc, &last_tb, &tb_exit);
#endif

#ifdef XBOX
            {
                uint32_t c = tb->exec_count;
                if (c < (uint32_t)g_tier1_threshold * 2) {
                    tb->exec_count = c + 1;
                }
                tier1_maybe_promote(cpu, tb);
                tier1_maybe_form_superblock(cpu, tb);
                tier1_maybe_reset_budget();

                /*
                 * Cranelift tier-2: once a TB crosses the tier-2
                 * exec threshold (independent of TCG tier-1), grab
                 * its stashed IR snapshot and enqueue for compile.
                 * maybe_compile is idempotent (uses an "enqueued"
                 * flag on the snapshot slot) so calling it every
                 * dispatch is cheap.
                 */
                cranelift_bridge_maybe_compile(tb);

                if (tb->cflags & CF_INVALID) {
                    last_tb = NULL;
                }
            }
#endif

            /* Try to align the host and virtual clocks
               if the guest is in advance */
            align_clocks(sc, cpu);
        }
    }
    return ret;
}

static int cpu_exec_setjmp(CPUState *cpu, SyncClocks *sc)
{
    /* Prepare setjmp context for exception handling. */
    if (unlikely(sigsetjmp(cpu->jmp_env, 0) != 0)) {
        cpu_exec_longjmp_cleanup(cpu);
    }

    return cpu_exec_loop(cpu, sc);
}

int cpu_exec(CPUState *cpu)
{
    int ret;
    SyncClocks sc = { 0 };

#ifdef XBOX
    static bool tb_cache_warmed = false;
    if (!tb_cache_warmed) {
        tb_cache_warmed = true;
        tb_cache_prewarm(cpu);
    }
#endif

    /* replay_interrupt may need current_cpu */
    current_cpu = cpu;

    if (cpu_handle_halt(cpu)) {
        return EXCP_HALTED;
    }

    RCU_READ_LOCK_GUARD();
    cpu_exec_enter(cpu);

    /*
     * Calculate difference between guest clock and host clock.
     * This delay includes the delay of the last cycle, so
     * what we have to do is sleep until it is 0. As for the
     * advance/delay we gain here, we try to fix it next time.
     */
    init_delay_params(&sc, cpu);

    ret = cpu_exec_setjmp(cpu, &sc);

    cpu_exec_exit(cpu);
    return ret;
}

bool tcg_exec_realizefn(CPUState *cpu, Error **errp)
{
    static bool tcg_target_initialized;

    if (!tcg_target_initialized) {
        /* Check mandatory TCGCPUOps handlers */
        const TCGCPUOps *tcg_ops = cpu->cc->tcg_ops;
#ifndef CONFIG_USER_ONLY
        assert(tcg_ops->cpu_exec_halt);
        assert(tcg_ops->cpu_exec_interrupt);
        assert(tcg_ops->cpu_exec_reset);
        assert(tcg_ops->pointer_wrap);
#endif /* !CONFIG_USER_ONLY */
        assert(tcg_ops->translate_code);
        assert(tcg_ops->get_tb_cpu_state);
        assert(tcg_ops->mmu_index);
        tcg_ops->initialize();
        tcg_target_initialized = true;
    }

    cpu->tb_jmp_cache = g_new0(CPUJumpCache, 1);
    tlb_init(cpu);
#ifndef CONFIG_USER_ONLY
    tcg_iommu_init_notifier_list(cpu);
#endif /* !CONFIG_USER_ONLY */
    /* qemu_plugin_vcpu_init_hook delayed until cpu_index assigned. */

    return true;
}

/* undo the initializations in reverse order */
void tcg_exec_unrealizefn(CPUState *cpu)
{
#ifndef CONFIG_USER_ONLY
    tcg_iommu_free_notifier_list(cpu);
#endif /* !CONFIG_USER_ONLY */

    tlb_destroy(cpu);
    g_free_rcu(cpu->tb_jmp_cache, rcu);
}
