// Seed: 1677800979
module module_0 (
    input  supply1 id_0,
    output supply0 id_1,
    input  supply1 id_2
);
  wire id_4;
  wire id_5;
  assign module_1.type_14 = 0;
endmodule
module module_1 (
    output wor id_0,
    input supply0 id_1,
    output logic id_2,
    output uwire id_3,
    input wor id_4,
    output uwire id_5,
    input wire id_6
);
  tri0 id_8;
  wire id_9;
  always @(1 or posedge id_4) begin : LABEL_0
    id_2 <= 1;
    id_8 = 1;
  end
  module_0 modCall_1 (
      id_4,
      id_3,
      id_1
  );
  supply0 id_10;
  always @(posedge 1) begin : LABEL_0
    id_9 += id_10;
  end
endmodule
