# ğŸ§  Dual Port RAM (Synchronous) â€“ Verilog HDL

## ğŸ“Œ Overview
This project implements a **synchronous dual-port RAM** using Verilog HDL. The design allows **two independent ports (Port A and Port B)** to access the same memory block using a common clock. Each port can perform read or write operations.

The module also includes **reset logic** and **basic write-collision handling** when both ports attempt to write to the same address simultaneously.

---

## âš™ï¸ Features
- âœ… 16 Ã— 8-bit memory (16 locations, 8-bit wide)  
- âœ… True dual-port architecture  
- âœ… Independent read/write control for each port  
- âœ… Synchronous operation  
- âœ… Reset initializes memory and outputs  
- âœ… Write-write conflict protection  
- âœ… Synthesizable RTL design  

---

## ğŸ—ï¸ Module Specifications
- **Memory Depth:** 16  
- **Data Width:** 8 bits  
- **Address Width:** 4 bits  
- **Clock:** Common clock for both ports  
- **Reset:** Active-high synchronous reset  

---

## ğŸ”Œ Port Description

### Port A
- `we_a` â€“ Write enable  
- `din_a` â€“ Data input  
- `addr_a` â€“ Address input  
