[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/PatternOrder/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 97
LIB: work
FILE: ${SURELOG_DIR}/tests/PatternOrder/dut.sv
n<> u<96> t<Top_level_rule> c<1> l<1:1> el<11:1>
  n<> u<1> t<Null_rule> p<96> s<95> l<1:1>
  n<> u<95> t<Source_text> p<96> c<94> l<1:1> el<10:16>
    n<> u<94> t<Description> p<95> c<93> l<1:1> el<10:16>
      n<> u<93> t<Module_declaration> p<94> c<6> l<1:1> el<10:16>
        n<> u<6> t<Module_nonansi_header> p<93> c<2> s<90> l<1:1> el<1:14>
          n<module> u<2> t<Module_keyword> p<6> s<3> l<1:1> el<1:7>
          n<top> u<3> t<STRING_CONST> p<6> s<4> l<1:8> el<1:11>
          n<> u<4> t<Package_import_declaration_list> p<6> s<5> l<1:11> el<1:11>
          n<> u<5> t<Port_list> p<6> l<1:11> el<1:13>
        n<> u<90> t<Module_item> p<93> c<89> s<92> l<2:4> el<8:58>
          n<> u<89> t<Non_port_module_item> p<90> c<88> l<2:4> el<8:58>
            n<> u<88> t<Module_or_generate_item> p<89> c<87> l<2:4> el<8:58>
              n<> u<87> t<Module_common_item> p<88> c<86> l<2:4> el<8:58>
                n<> u<86> t<Module_or_generate_item_declaration> p<87> c<85> l<2:4> el<8:58>
                  n<> u<85> t<Package_or_generate_item_declaration> p<86> c<84> l<2:4> el<8:58>
                    n<> u<84> t<Data_declaration> p<85> c<83> l<2:4> el<8:58>
                      n<> u<83> t<Variable_declaration> p<84> c<40> l<2:4> el<8:58>
                        n<> u<40> t<Data_type> p<83> c<8> s<82> l<2:4> el<8:2>
                          n<> u<8> t<Struct_union> p<40> c<7> s<15> l<2:4> el<2:10>
                            n<> u<7> t<Struct_keyword> p<8> l<2:4> el<2:10>
                          n<> u<15> t<Struct_union_member> p<40> c<11> s<39> l<3:3> el<3:9>
                            n<> u<11> t<Data_type_or_void> p<15> c<10> s<14> l<3:3> el<3:6>
                              n<> u<10> t<Data_type> p<11> c<9> l<3:3> el<3:6>
                                n<> u<9> t<IntegerAtomType_Int> p<10> l<3:3> el<3:6>
                            n<> u<14> t<Variable_decl_assignment_list> p<15> c<13> l<3:7> el<3:8>
                              n<> u<13> t<Variable_decl_assignment> p<14> c<12> l<3:7> el<3:8>
                                n<A> u<12> t<STRING_CONST> p<13> l<3:7> el<3:8>
                          n<> u<39> t<Struct_union_member> p<40> c<33> l<4:3> el<7:14>
                            n<> u<33> t<Data_type_or_void> p<39> c<32> s<38> l<4:3> el<7:4>
                              n<> u<32> t<Data_type> p<33> c<17> l<4:3> el<7:4>
                                n<> u<17> t<Struct_union> p<32> c<16> s<24> l<4:3> el<4:9>
                                  n<> u<16> t<Struct_keyword> p<17> l<4:3> el<4:9>
                                n<> u<24> t<Struct_union_member> p<32> c<20> s<31> l<5:5> el<5:13>
                                  n<> u<20> t<Data_type_or_void> p<24> c<19> s<23> l<5:5> el<5:10>
                                    n<> u<19> t<Data_type> p<20> c<18> l<5:5> el<5:10>
                                      n<> u<18> t<IntVec_TypeLogic> p<19> l<5:5> el<5:10>
                                  n<> u<23> t<Variable_decl_assignment_list> p<24> c<22> l<5:11> el<5:12>
                                    n<> u<22> t<Variable_decl_assignment> p<23> c<21> l<5:11> el<5:12>
                                      n<B> u<21> t<STRING_CONST> p<22> l<5:11> el<5:12>
                                n<> u<31> t<Struct_union_member> p<32> c<27> l<6:5> el<6:12>
                                  n<> u<27> t<Data_type_or_void> p<31> c<26> s<30> l<6:5> el<6:9>
                                    n<> u<26> t<Data_type> p<27> c<25> l<6:5> el<6:9>
                                      n<> u<25> t<NonIntType_Real> p<26> l<6:5> el<6:9>
                                  n<> u<30> t<Variable_decl_assignment_list> p<31> c<29> l<6:10> el<6:11>
                                    n<> u<29> t<Variable_decl_assignment> p<30> c<28> l<6:10> el<6:11>
                                      n<C> u<28> t<STRING_CONST> p<29> l<6:10> el<6:11>
                            n<> u<38> t<Variable_decl_assignment_list> p<39> c<35> l<7:5> el<7:13>
                              n<> u<35> t<Variable_decl_assignment> p<38> c<34> s<37> l<7:5> el<7:8>
                                n<BC1> u<34> t<STRING_CONST> p<35> l<7:5> el<7:8>
                              n<> u<37> t<Variable_decl_assignment> p<38> c<36> l<7:10> el<7:13>
                                n<BC2> u<36> t<STRING_CONST> p<37> l<7:10> el<7:13>
                        n<> u<82> t<Variable_decl_assignment_list> p<83> c<81> l<8:3> el<8:57>
                          n<> u<81> t<Variable_decl_assignment> p<82> c<41> l<8:3> el<8:57>
                            n<ABC> u<41> t<STRING_CONST> p<81> s<80> l<8:3> el<8:6>
                            n<> u<80> t<Expression> p<81> c<79> l<8:9> el<8:57>
                              n<> u<79> t<Primary> p<80> c<78> l<8:9> el<8:57>
                                n<> u<78> t<Assignment_pattern_expression> p<79> c<77> l<8:9> el<8:57>
                                  n<> u<77> t<Assignment_pattern> p<78> c<43> l<8:9> el<8:57>
                                    n<> u<43> t<Structure_pattern_key> p<77> c<42> s<55> l<8:11> el<8:14>
                                      n<BC1> u<42> t<STRING_CONST> p<43> l<8:11> el<8:14>
                                    n<> u<55> t<Expression> p<77> c<54> s<60> l<8:16> el<8:28>
                                      n<> u<54> t<Primary> p<55> c<53> l<8:16> el<8:28>
                                        n<> u<53> t<Assignment_pattern_expression> p<54> c<52> l<8:16> el<8:28>
                                          n<> u<52> t<Assignment_pattern> p<53> c<47> l<8:16> el<8:28>
                                            n<> u<47> t<Expression> p<52> c<46> s<51> l<8:18> el<8:22>
                                              n<> u<46> t<Primary> p<47> c<45> l<8:18> el<8:22>
                                                n<> u<45> t<Primary_literal> p<46> c<44> l<8:18> el<8:22>
                                                  n<> u<44> t<Number_1Tickb1> p<45> l<8:18> el<8:22>
                                            n<> u<51> t<Expression> p<52> c<50> l<8:24> el<8:27>
                                              n<> u<50> t<Primary> p<51> c<49> l<8:24> el<8:27>
                                                n<> u<49> t<Primary_literal> p<50> c<48> l<8:24> el<8:27>
                                                  n<1.0> u<48> t<REAL_CONST> p<49> l<8:24> el<8:27>
                                    n<> u<60> t<Structure_pattern_key> p<77> c<59> s<64> l<8:30> el<8:33>
                                      n<> u<59> t<Assignment_pattern_key> p<60> c<58> l<8:30> el<8:33>
                                        n<int> u<58> t<Simple_type> p<59> c<57> l<8:30> el<8:33>
                                          n<> u<57> t<Integer_type> p<58> c<56> l<8:30> el<8:33>
                                            n<> u<56> t<IntegerAtomType_Int> p<57> l<8:30> el<8:33>
                                    n<> u<64> t<Expression> p<77> c<63> s<66> l<8:35> el<8:36>
                                      n<> u<63> t<Primary> p<64> c<62> l<8:35> el<8:36>
                                        n<> u<62> t<Primary_literal> p<63> c<61> l<8:35> el<8:36>
                                          n<0> u<61> t<INT_CONST> p<62> l<8:35> el<8:36>
                                    n<> u<66> t<Structure_pattern_key> p<77> c<65> s<76> l<8:38> el<8:41>
                                      n<BC2> u<65> t<STRING_CONST> p<66> l<8:38> el<8:41>
                                    n<> u<76> t<Expression> p<77> c<75> l<8:43> el<8:56>
                                      n<> u<75> t<Primary> p<76> c<74> l<8:43> el<8:56>
                                        n<> u<74> t<Assignment_pattern_expression> p<75> c<73> l<8:43> el<8:56>
                                          n<> u<73> t<Assignment_pattern> p<74> c<68> l<8:43> el<8:56>
                                            n<> u<68> t<Structure_pattern_key> p<73> c<67> s<72> l<8:45> el<8:52>
                                              n<> u<67> t<Assignment_pattern_key> p<68> l<8:45> el<8:52>
                                            n<> u<72> t<Expression> p<73> c<71> l<8:54> el<8:55>
                                              n<> u<71> t<Primary> p<72> c<70> l<8:54> el<8:55>
                                                n<> u<70> t<Primary_literal> p<71> c<69> l<8:54> el<8:55>
                                                  n<0> u<69> t<INT_CONST> p<70> l<8:54> el<8:55>
        n<> u<92> t<ENDMODULE> p<93> s<91> l<10:1> el<10:10>
        n<top> u<91> t<STRING_CONST> p<93> l<10:13> el<10:16>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/PatternOrder/dut.sv:1:1: No timescale set for "top".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/PatternOrder/dut.sv:1:1: Compile module "work@top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
BitTypespec                                            2
Constant                                               8
Design                                                 1
Identifier                                             1
IntTypespec                                            7
LogicTypespec                                          2
Module                                                 1
ModuleTypespec                                         1
Net                                                    1
Operation                                              6
RealTypespec                                           4
RefTypespec                                           24
SourceFile                                             1
StringTypespec                                         6
StructTypespec                                         3
TaggedPattern                                          8
TypespecMember                                         7
------------------------------------------------------------
Total:                                                83
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/PatternOrder/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/PatternOrder/dut.sv
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:dut.sv
|vpiAllModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PatternOrder/dut.sv, line:1:1, endln:10:16
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@top), line:1:8, endln:1:11
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PatternOrder/dut.sv, line:1:1, endln:10:16
    |vpiName:work@top
  |vpiTypespec:
  \_StructTypespec: , line:2:4, endln:8:2
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PatternOrder/dut.sv, line:1:1, endln:10:16
    |vpiTypespecMember:
    \_TypespecMember: (A), line:3:7, endln:3:8
      |vpiParent:
      \_StructTypespec: , line:2:4, endln:8:2
      |vpiName:A
      |vpiTypespec:
      \_RefTypespec: (work@top.A), line:3:3, endln:3:6
        |vpiParent:
        \_TypespecMember: (A), line:3:7, endln:3:8
        |vpiFullName:work@top.A
        |vpiActual:
        \_IntTypespec: , line:3:3, endln:3:6
    |vpiTypespecMember:
    \_TypespecMember: (BC1), line:7:5, endln:7:8
      |vpiParent:
      \_StructTypespec: , line:2:4, endln:8:2
      |vpiName:BC1
      |vpiTypespec:
      \_RefTypespec: (work@top.BC1), line:4:3, endln:7:4
        |vpiParent:
        \_TypespecMember: (BC1), line:7:5, endln:7:8
        |vpiFullName:work@top.BC1
        |vpiActual:
        \_StructTypespec: , line:4:3, endln:7:4
    |vpiTypespecMember:
    \_TypespecMember: (BC2), line:7:10, endln:7:13
      |vpiParent:
      \_StructTypespec: , line:2:4, endln:8:2
      |vpiName:BC2
      |vpiTypespec:
      \_RefTypespec: (work@top.BC2), line:4:3, endln:7:4
        |vpiParent:
        \_TypespecMember: (BC2), line:7:10, endln:7:13
        |vpiFullName:work@top.BC2
        |vpiActual:
        \_StructTypespec: , line:4:3, endln:7:4
  |vpiTypespec:
  \_StructTypespec: , line:4:3, endln:7:4
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PatternOrder/dut.sv, line:1:1, endln:10:16
    |vpiTypespecMember:
    \_TypespecMember: (B), line:5:11, endln:5:12
      |vpiParent:
      \_StructTypespec: , line:4:3, endln:7:4
      |vpiName:B
      |vpiTypespec:
      \_RefTypespec: (work@top.B), line:5:5, endln:5:10
        |vpiParent:
        \_TypespecMember: (B), line:5:11, endln:5:12
        |vpiFullName:work@top.B
        |vpiActual:
        \_LogicTypespec: , line:5:5, endln:5:10
    |vpiTypespecMember:
    \_TypespecMember: (C), line:6:10, endln:6:11
      |vpiParent:
      \_StructTypespec: , line:4:3, endln:7:4
      |vpiName:C
      |vpiTypespec:
      \_RefTypespec: (work@top.C), line:6:5, endln:6:9
        |vpiParent:
        \_TypespecMember: (C), line:6:10, endln:6:11
        |vpiFullName:work@top.C
        |vpiActual:
        \_RealTypespec: , line:6:5, endln:6:9
  |vpiImportTypespec:
  \_StructTypespec: , line:2:4, endln:8:2
  |vpiImportTypespec:
  \_StructTypespec: , line:4:3, endln:7:4
  |vpiImportTypespec:
  \_Net: (work@top.ABC), line:8:3, endln:8:6
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PatternOrder/dut.sv, line:1:1, endln:10:16
    |vpiTypespec:
    \_RefTypespec: (work@top.ABC), line:2:4, endln:8:2
      |vpiParent:
      \_Net: (work@top.ABC), line:8:3, endln:8:6
      |vpiFullName:work@top.ABC
      |vpiActual:
      \_StructTypespec: , line:2:4, endln:8:2
    |vpiName:ABC
    |vpiFullName:work@top.ABC
    |vpiValue:
    \_Operation: , line:8:9, endln:8:57
      |vpiParent:
      \_Net: (work@top.ABC), line:8:3, endln:8:6
      |vpiOpType:75
      |vpiOperand:
      \_TaggedPattern: , line:8:11, endln:8:28
        |vpiParent:
        \_Operation: , line:8:9, endln:8:57
        |vpiPattern:
        \_Operation: , line:8:16, endln:8:28
          |vpiParent:
          \_TaggedPattern: , line:8:11, endln:8:28
          |vpiOpType:75
          |vpiOperand:
          \_Constant: , line:8:18, endln:8:22
            |vpiParent:
            \_Operation: , line:8:16, endln:8:28
            |vpiTypespec:
            \_RefTypespec: (work@top.ABC), line:8:18, endln:8:22
              |vpiParent:
              \_Constant: , line:8:18, endln:8:22
              |vpiFullName:work@top.ABC
              |vpiActual:
              \_BitTypespec: 
            |vpiConstType:3
            |vpiSize:1
            |vpiDecompile:1'b1
            |vpiValue:1
          |vpiOperand:
          \_Constant: , line:8:24, endln:8:27
            |vpiParent:
            \_Operation: , line:8:16, endln:8:28
            |vpiTypespec:
            \_RefTypespec: (work@top.ABC), line:8:24, endln:8:27
              |vpiParent:
              \_Constant: , line:8:24, endln:8:27
              |vpiFullName:work@top.ABC
              |vpiActual:
              \_RealTypespec: , line:6:5, endln:6:9
            |vpiConstType:2
            |vpiSize:64
            |vpiDecompile:1.0
            |vpiValue:1
        |vpiTypespec:
        \_RefTypespec: (work@top.ABC.BC1), line:8:11, endln:8:14
          |vpiParent:
          \_TaggedPattern: , line:8:11, endln:8:28
          |vpiName:BC1
          |vpiFullName:work@top.ABC.BC1
          |vpiActual:
          \_StringTypespec: , line:8:11, endln:8:14
      |vpiOperand:
      \_TaggedPattern: , line:8:30, endln:8:36
        |vpiParent:
        \_Operation: , line:8:9, endln:8:57
        |vpiPattern:
        \_Constant: , line:8:35, endln:8:36
          |vpiParent:
          \_TaggedPattern: , line:8:30, endln:8:36
          |vpiTypespec:
          \_RefTypespec: (work@top.ABC), line:8:35, endln:8:36
            |vpiParent:
            \_Constant: , line:8:35, endln:8:36
            |vpiFullName:work@top.ABC
            |vpiActual:
            \_IntTypespec: , line:3:3, endln:3:6
          |vpiConstType:9
          |vpiSize:64
          |vpiDecompile:0
          |vpiValue:0
        |vpiTypespec:
        \_RefTypespec: (work@top.ABC), line:8:30, endln:8:33
          |vpiParent:
          \_TaggedPattern: , line:8:30, endln:8:36
          |vpiFullName:work@top.ABC
          |vpiActual:
          \_IntTypespec: , line:3:3, endln:3:6
      |vpiOperand:
      \_TaggedPattern: , line:8:38, endln:8:56
        |vpiParent:
        \_Operation: , line:8:9, endln:8:57
        |vpiPattern:
        \_Operation: , line:8:43, endln:8:56
          |vpiParent:
          \_TaggedPattern: , line:8:38, endln:8:56
          |vpiOpType:75
          |vpiOperand:
          \_TaggedPattern: , line:8:45, endln:8:55
            |vpiParent:
            \_Operation: , line:8:43, endln:8:56
            |vpiPattern:
            \_Constant: , line:8:54, endln:8:55
              |vpiParent:
              \_TaggedPattern: , line:8:45, endln:8:55
              |vpiTypespec:
              \_RefTypespec: (work@top.ABC), line:8:54, endln:8:55
                |vpiParent:
                \_Constant: , line:8:54, endln:8:55
                |vpiFullName:work@top.ABC
                |vpiActual:
                \_IntTypespec: , line:3:3, endln:3:6
              |vpiConstType:9
              |vpiSize:64
              |vpiDecompile:0
              |vpiValue:0
            |vpiTypespec:
            \_RefTypespec: (work@top.ABC), line:8:45, endln:8:52
              |vpiParent:
              \_TaggedPattern: , line:8:45, endln:8:55
              |vpiFullName:work@top.ABC
              |vpiActual:
              \_StringTypespec: , line:8:11, endln:8:14
        |vpiTypespec:
        \_RefTypespec: (work@top.ABC.BC2), line:8:38, endln:8:41
          |vpiParent:
          \_TaggedPattern: , line:8:38, endln:8:56
          |vpiName:BC2
          |vpiFullName:work@top.ABC.BC2
          |vpiActual:
          \_StringTypespec: , line:8:11, endln:8:14
  |vpiDefName:work@top
  |vpiNet:
  \_Net: (work@top.ABC), line:8:3, endln:8:6
  |vpiEndLabel:top
|vpiTypespec:
\_IntTypespec: , line:3:3, endln:3:6
  |vpiParent:
  \_Design: (unnamed)
  |vpiSigned:1
|vpiTypespec:
\_LogicTypespec: , line:5:5, endln:5:10
  |vpiParent:
  \_Design: (unnamed)
|vpiTypespec:
\_RealTypespec: , line:6:5, endln:6:9
  |vpiParent:
  \_Design: (unnamed)
|vpiTypespec:
\_BitTypespec: 
  |vpiParent:
  \_Design: (unnamed)
|vpiTypespec:
\_StringTypespec: , line:8:11, endln:8:14
  |vpiParent:
  \_Design: (unnamed)
|vpiTypespec:
\_ModuleTypespec: (work@top)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@top
  |vpiModule:
  \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PatternOrder/dut.sv, line:1:1, endln:10:16
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0

#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**

COMMAND: ${SURELOG_DIR}/regression/PatternOrder/slpp_all/surelog.uhdm ${SURELOG_DIR}/regression/PatternOrder/slpp_all/reduced.uhdm

==================== BEGIN REDUCTION RESULT ====================
Name                            Before   After   Added   Removed
----------------------------------------------------------------
----------------------------------------------------------------
Others                              43      43       0         0
----------------------------------------------------------------
                                    43      43       0         0
===================== END REDUCTION RESULT =====================
