verilog xil_defaultlib --include "D:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" --include "../../../../soc_lab3.gen/sources_1/bd/soc_sys/ipshared/ec67/hdl" --include "../../../../soc_lab3.gen/sources_1/bd/soc_sys/ipshared/ee60/hdl" \
"../../../bd/soc_sys/ip/soc_sys_processing_system7_0_0/sim/soc_sys_processing_system7_0_0.v" \
"../../../bd/soc_sys/ip/soc_sys_xbar_0/sim/soc_sys_xbar_0.v" \
"../../../bd/soc_sys/sim/soc_sys.v" \
"../../../bd/soc_sys/ipshared/bc46/src/lab3_user_logic.v" \
"../../../bd/soc_sys/ipshared/bc46/hdl/led_ip_vled_ip_v1_0_S_AXI.v" \
"../../../bd/soc_sys/ipshared/bc46/hdl/led_ip_vled_ip_v1_0.v" \
"../../../bd/soc_sys/ip/soc_sys_led_ip_0_0/sim/soc_sys_led_ip_0_0.v" \
"../../../bd/soc_sys/ip/soc_sys_axi_bram_ctrl_0_bram_0/sim/soc_sys_axi_bram_ctrl_0_bram_0.v" \
"../../../bd/soc_sys/ip/soc_sys_auto_pc_3/sim/soc_sys_auto_pc_3.v" \
"../../../bd/soc_sys/ip/soc_sys_auto_pc_0/sim/soc_sys_auto_pc_0.v" \
"../../../bd/soc_sys/ip/soc_sys_auto_pc_1/sim/soc_sys_auto_pc_1.v" \
"../../../bd/soc_sys/ip/soc_sys_auto_pc_2/sim/soc_sys_auto_pc_2.v" \

verilog xil_defaultlib "glbl.v"

nosort
