#[doc = "Register `BSRR` writer"]
pub type W = crate::W<BSRR_SPEC>;
#[doc = "Field `BS0` writer - Port x set bit y (y= 0..15)"]
pub type BS0_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `BS1` writer - Port x set bit y (y= 0..15)"]
pub type BS1_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `BS2` writer - Port x set bit y (y= 0..15)"]
pub type BS2_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `BS3` writer - Port x set bit y (y= 0..15)"]
pub type BS3_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `BS4` writer - Port x set bit y (y= 0..15)"]
pub type BS4_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `BS5` writer - Port x set bit y (y= 0..15)"]
pub type BS5_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `BS6` writer - Port x set bit y (y= 0..15)"]
pub type BS6_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `BS7` writer - Port x set bit y (y= 0..15)"]
pub type BS7_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `BS8` writer - Port x set bit y (y= 0..15)"]
pub type BS8_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `BS9` writer - Port x set bit y (y= 0..15)"]
pub type BS9_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `BS10` writer - Port x set bit y (y= 0..15)"]
pub type BS10_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `BS11` writer - Port x set bit y (y= 0..15)"]
pub type BS11_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `BS12` writer - Port x set bit y (y= 0..15)"]
pub type BS12_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `BS13` writer - Port x set bit y (y= 0..15)"]
pub type BS13_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `BS14` writer - Port x set bit y (y= 0..15)"]
pub type BS14_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `BS15` writer - Port x set bit y (y= 0..15)"]
pub type BS15_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `BR0` writer - Port x set bit y (y= 0..15)"]
pub type BR0_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `BR1` writer - Port x reset bit y (y = 0..15)"]
pub type BR1_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `BR2` writer - Port x reset bit y (y = 0..15)"]
pub type BR2_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `BR3` writer - Port x reset bit y (y = 0..15)"]
pub type BR3_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `BR4` writer - Port x reset bit y (y = 0..15)"]
pub type BR4_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `BR5` writer - Port x reset bit y (y = 0..15)"]
pub type BR5_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `BR6` writer - Port x reset bit y (y = 0..15)"]
pub type BR6_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `BR7` writer - Port x reset bit y (y = 0..15)"]
pub type BR7_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `BR8` writer - Port x reset bit y (y = 0..15)"]
pub type BR8_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `BR9` writer - Port x reset bit y (y = 0..15)"]
pub type BR9_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `BR10` writer - Port x reset bit y (y = 0..15)"]
pub type BR10_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `BR11` writer - Port x reset bit y (y = 0..15)"]
pub type BR11_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `BR12` writer - Port x reset bit y (y = 0..15)"]
pub type BR12_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `BR13` writer - Port x reset bit y (y = 0..15)"]
pub type BR13_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `BR14` writer - Port x reset bit y (y = 0..15)"]
pub type BR14_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `BR15` writer - Port x reset bit y (y = 0..15)"]
pub type BR15_W<'a, REG> = crate::BitWriter<'a, REG>;
impl W {
    #[doc = "Bit 0 - Port x set bit y (y= 0..15)"]
    #[inline(always)]
    pub fn BS0(&mut self) -> BS0_W<'_, BSRR_SPEC> {
        BS0_W::new(self, 0)
    }
    #[doc = "Bit 1 - Port x set bit y (y= 0..15)"]
    #[inline(always)]
    pub fn BS1(&mut self) -> BS1_W<'_, BSRR_SPEC> {
        BS1_W::new(self, 1)
    }
    #[doc = "Bit 2 - Port x set bit y (y= 0..15)"]
    #[inline(always)]
    pub fn BS2(&mut self) -> BS2_W<'_, BSRR_SPEC> {
        BS2_W::new(self, 2)
    }
    #[doc = "Bit 3 - Port x set bit y (y= 0..15)"]
    #[inline(always)]
    pub fn BS3(&mut self) -> BS3_W<'_, BSRR_SPEC> {
        BS3_W::new(self, 3)
    }
    #[doc = "Bit 4 - Port x set bit y (y= 0..15)"]
    #[inline(always)]
    pub fn BS4(&mut self) -> BS4_W<'_, BSRR_SPEC> {
        BS4_W::new(self, 4)
    }
    #[doc = "Bit 5 - Port x set bit y (y= 0..15)"]
    #[inline(always)]
    pub fn BS5(&mut self) -> BS5_W<'_, BSRR_SPEC> {
        BS5_W::new(self, 5)
    }
    #[doc = "Bit 6 - Port x set bit y (y= 0..15)"]
    #[inline(always)]
    pub fn BS6(&mut self) -> BS6_W<'_, BSRR_SPEC> {
        BS6_W::new(self, 6)
    }
    #[doc = "Bit 7 - Port x set bit y (y= 0..15)"]
    #[inline(always)]
    pub fn BS7(&mut self) -> BS7_W<'_, BSRR_SPEC> {
        BS7_W::new(self, 7)
    }
    #[doc = "Bit 8 - Port x set bit y (y= 0..15)"]
    #[inline(always)]
    pub fn BS8(&mut self) -> BS8_W<'_, BSRR_SPEC> {
        BS8_W::new(self, 8)
    }
    #[doc = "Bit 9 - Port x set bit y (y= 0..15)"]
    #[inline(always)]
    pub fn BS9(&mut self) -> BS9_W<'_, BSRR_SPEC> {
        BS9_W::new(self, 9)
    }
    #[doc = "Bit 10 - Port x set bit y (y= 0..15)"]
    #[inline(always)]
    pub fn BS10(&mut self) -> BS10_W<'_, BSRR_SPEC> {
        BS10_W::new(self, 10)
    }
    #[doc = "Bit 11 - Port x set bit y (y= 0..15)"]
    #[inline(always)]
    pub fn BS11(&mut self) -> BS11_W<'_, BSRR_SPEC> {
        BS11_W::new(self, 11)
    }
    #[doc = "Bit 12 - Port x set bit y (y= 0..15)"]
    #[inline(always)]
    pub fn BS12(&mut self) -> BS12_W<'_, BSRR_SPEC> {
        BS12_W::new(self, 12)
    }
    #[doc = "Bit 13 - Port x set bit y (y= 0..15)"]
    #[inline(always)]
    pub fn BS13(&mut self) -> BS13_W<'_, BSRR_SPEC> {
        BS13_W::new(self, 13)
    }
    #[doc = "Bit 14 - Port x set bit y (y= 0..15)"]
    #[inline(always)]
    pub fn BS14(&mut self) -> BS14_W<'_, BSRR_SPEC> {
        BS14_W::new(self, 14)
    }
    #[doc = "Bit 15 - Port x set bit y (y= 0..15)"]
    #[inline(always)]
    pub fn BS15(&mut self) -> BS15_W<'_, BSRR_SPEC> {
        BS15_W::new(self, 15)
    }
    #[doc = "Bit 16 - Port x set bit y (y= 0..15)"]
    #[inline(always)]
    pub fn BR0(&mut self) -> BR0_W<'_, BSRR_SPEC> {
        BR0_W::new(self, 16)
    }
    #[doc = "Bit 17 - Port x reset bit y (y = 0..15)"]
    #[inline(always)]
    pub fn BR1(&mut self) -> BR1_W<'_, BSRR_SPEC> {
        BR1_W::new(self, 17)
    }
    #[doc = "Bit 18 - Port x reset bit y (y = 0..15)"]
    #[inline(always)]
    pub fn BR2(&mut self) -> BR2_W<'_, BSRR_SPEC> {
        BR2_W::new(self, 18)
    }
    #[doc = "Bit 19 - Port x reset bit y (y = 0..15)"]
    #[inline(always)]
    pub fn BR3(&mut self) -> BR3_W<'_, BSRR_SPEC> {
        BR3_W::new(self, 19)
    }
    #[doc = "Bit 20 - Port x reset bit y (y = 0..15)"]
    #[inline(always)]
    pub fn BR4(&mut self) -> BR4_W<'_, BSRR_SPEC> {
        BR4_W::new(self, 20)
    }
    #[doc = "Bit 21 - Port x reset bit y (y = 0..15)"]
    #[inline(always)]
    pub fn BR5(&mut self) -> BR5_W<'_, BSRR_SPEC> {
        BR5_W::new(self, 21)
    }
    #[doc = "Bit 22 - Port x reset bit y (y = 0..15)"]
    #[inline(always)]
    pub fn BR6(&mut self) -> BR6_W<'_, BSRR_SPEC> {
        BR6_W::new(self, 22)
    }
    #[doc = "Bit 23 - Port x reset bit y (y = 0..15)"]
    #[inline(always)]
    pub fn BR7(&mut self) -> BR7_W<'_, BSRR_SPEC> {
        BR7_W::new(self, 23)
    }
    #[doc = "Bit 24 - Port x reset bit y (y = 0..15)"]
    #[inline(always)]
    pub fn BR8(&mut self) -> BR8_W<'_, BSRR_SPEC> {
        BR8_W::new(self, 24)
    }
    #[doc = "Bit 25 - Port x reset bit y (y = 0..15)"]
    #[inline(always)]
    pub fn BR9(&mut self) -> BR9_W<'_, BSRR_SPEC> {
        BR9_W::new(self, 25)
    }
    #[doc = "Bit 26 - Port x reset bit y (y = 0..15)"]
    #[inline(always)]
    pub fn BR10(&mut self) -> BR10_W<'_, BSRR_SPEC> {
        BR10_W::new(self, 26)
    }
    #[doc = "Bit 27 - Port x reset bit y (y = 0..15)"]
    #[inline(always)]
    pub fn BR11(&mut self) -> BR11_W<'_, BSRR_SPEC> {
        BR11_W::new(self, 27)
    }
    #[doc = "Bit 28 - Port x reset bit y (y = 0..15)"]
    #[inline(always)]
    pub fn BR12(&mut self) -> BR12_W<'_, BSRR_SPEC> {
        BR12_W::new(self, 28)
    }
    #[doc = "Bit 29 - Port x reset bit y (y = 0..15)"]
    #[inline(always)]
    pub fn BR13(&mut self) -> BR13_W<'_, BSRR_SPEC> {
        BR13_W::new(self, 29)
    }
    #[doc = "Bit 30 - Port x reset bit y (y = 0..15)"]
    #[inline(always)]
    pub fn BR14(&mut self) -> BR14_W<'_, BSRR_SPEC> {
        BR14_W::new(self, 30)
    }
    #[doc = "Bit 31 - Port x reset bit y (y = 0..15)"]
    #[inline(always)]
    pub fn BR15(&mut self) -> BR15_W<'_, BSRR_SPEC> {
        BR15_W::new(self, 31)
    }
}
#[doc = "GPIO port bit set/reset register\n\nYou can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`bsrr::W`](W). See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct BSRR_SPEC;
impl crate::RegisterSpec for BSRR_SPEC {
    type Ux = u32;
}
#[doc = "`write(|w| ..)` method takes [`bsrr::W`](W) writer structure"]
impl crate::Writable for BSRR_SPEC {
    type Safety = crate::Safe;
}
#[doc = "`reset()` method sets BSRR to value 0"]
impl crate::Resettable for BSRR_SPEC {}
