// Seed: 2329167138
module module_0 (
    input tri0 id_0,
    input supply0 id_1
);
  assign id_3 = id_0;
  assign id_3 = id_3;
  assign id_3 = id_3;
  id_4 :
  assert property (@(1) id_1)
  else;
  wire id_5;
  wire id_6;
  module_2 modCall_1 ();
endmodule
module module_1 (
    input tri  id_0,
    input tri1 id_1,
    input wor  id_2,
    input wand id_3
);
  wire id_5;
  module_0 modCall_1 (
      id_3,
      id_3
  );
  assign modCall_1.id_3 = 0;
endmodule
module module_2 ();
  wire id_1;
endmodule
module module_3 (
    output tri id_0,
    output wor id_1,
    input wor id_2,
    output tri id_3,
    input supply1 id_4,
    output supply0 id_5,
    input tri id_6,
    input wand id_7
);
  module_2 modCall_1 ();
  wire id_9 = id_9;
  wire id_10;
  id_11 :
  assert property (@(negedge 1 or negedge 1'b0) id_11)
  else;
endmodule
