m255
K4
z2
Z0 !s99 nomlopt
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
!s11f MIXED_VERSIONS
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z1 dF:/ic_design/repos/Asynch_FIFO_UVM/dut/clock_block_test
T_opt
!s110 1723590521
VM:`a2VC3ZLLVXdZlUlg9^1
Z2 04 5 4 work ff_tb fast 0
=8-98e743467fb1-66bbe771-1f-28a8
Z3 !s124 OEM100
Z4 o-quiet -auto_acc_if_foreign -work work
Z5 tCvgOpt 0
n@_opt
Z6 OL;O;2021.1;73
R1
T_opt1
!s110 1723591510
Vif_<Shkgg`^3Y8`Ua98SE2
R2
=6-98e743467fb1-66bbeb54-387-4e80
R3
R4
R5
n@_opt1
R6
vff
Z7 !s110 1723576901
!i10b 1
!s100 <=e1L^`K4WQVX?]enLYWM0
I9aEX1`17<V7E878f_1@nl2
R1
w1723573207
8ff_dut.v
Fff_dut.v
!i122 10
L0 1 20
Z8 VDg1SIo80bB@j0V0VzS_@n1
Z9 OL;L;2021.1;73
r1
!s85 0
31
Z10 !s108 1723576901.000000
Z11 !s107 ff_tb.sv|inf.sv|ff_dut.v|
Z12 !s90 ff_dut.v|inf.sv|ff_tb.sv|
!i113 0
Z13 o-L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R5
vff_tb
Z14 DXx6 sv_std 3 std 0 22 9oUSJO;AeEaW`l:M@^WG92
!s110 1723591507
!i10b 1
!s100 GJ0?87Pe;2W0MJ_c]g>SB1
Il208k3dIJ]kNT9CCP1>1;3
S1
R1
w1723591498
8ff_tb.sv
Fff_tb.sv
!i122 23
L0 1 56
R8
R9
r1
!s85 0
31
!s108 1723591507.000000
!s107 ff_tb.sv|
!s90 ff_tb.sv|
!i113 0
R13
R5
Yinf
R14
R7
!i10b 1
!s100 bme:FAP[iH<CJdV3:G9Vo1
IXAOJQl3iLgP3FoF13_a@W2
S1
R1
w1723572484
8inf.sv
Finf.sv
!i122 10
L0 1 0
R8
R9
r1
!s85 0
31
R10
R11
R12
!i113 0
R13
R5
