; ---------------------------------------------------------------------------
; Standard Mega Drive constants & macros
; ---------------------------------------------------------------------------

; VDP addressses
vdp_data_port:		equ $C00000
vdp_control_port:	equ $C00004
vdp_counter:		equ $C00008

psg_input:		equ $C00011

debug_reg:		equ $C0001C

; Z80 addresses
z80_ram:		equ $A00000	; start of Z80 RAM
z80_dac3_pitch:		equ $A000EA
z80_dac_status:		equ $A01FFD
z80_dac_sample:		equ $A01FFF
z80_ram_end:		equ $A02000	; end of non-reserved Z80 RAM
ym2612_a0:		equ $A04000
ym2612_d0:		equ $A04001
ym2612_a1:		equ $A04002
ym2612_d1:		equ $A04003

; I/O addresses
console_version:	equ $A10001
port_1_data_hi:		equ $A10002
port_1_data:		equ $A10003
port_2_data_hi:		equ $A10004
port_2_data:		equ $A10005
port_e_data_hi:		equ $A10006
port_e_data:		equ $A10007
port_1_control_hi:	equ $A10008
port_1_control:		equ $A10009
port_2_control_hi:	equ $A1000A
port_2_control:		equ $A1000B
port_e_control_hi:	equ $A1000C
port_e_control:		equ $A1000D

; Z80 addresses
z80_bus_request:	equ $A11100
z80_reset:		equ $A11200

; Bank registers, et al
sram_access_reg:	equ $A130F1
bank_reg_1:		equ $A130F3	; Bank register for address $80000-$FFFFF
bank_reg_2:		equ $A130F5	; Bank register for address $100000-$17FFFF
bank_reg_3:		equ $A130F7	; Bank register for address $180000-$1FFFFF
bank_reg_4:		equ $A130F9	; Bank register for address $200000-$27FFFF
bank_reg_5:		equ $A130FB	; Bank register for address $280000-$2FFFFF
bank_reg_6:		equ $A130FD	; Bank register for address $300000-$37FFFF
bank_reg_7:		equ $A130FF	; Bank register for address $380000-$3FFFFF
tmss_sega:		equ $A14000	; contains the string "SEGA"
tmss_reg:		equ $A14101

; ---------------------------------------------------------------------------
; stop the Z80
; ---------------------------------------------------------------------------

stopZ80:	macros
		move.w	#$100,(z80_bus_request).l

; ---------------------------------------------------------------------------
; wait for Z80 to stop
; ---------------------------------------------------------------------------

waitZ80:	macro
	.wait\@:
		btst	#0,(z80_bus_request).l
		bne.s	.wait\@
		endm

; ---------------------------------------------------------------------------
; start the Z80
; ---------------------------------------------------------------------------

startZ80:	macros
		move.w	#0,(z80_bus_request).l

; ---------------------------------------------------------------------------
; reset the Z80
; ---------------------------------------------------------------------------

resetZ80_assert: macros
		move.w	#0,(z80_reset).l

resetZ80_release: macros
		move.w	#$100,(z80_reset).l

; ---------------------------------------------------------------------------
; disable interrupts
; ---------------------------------------------------------------------------

disable_ints:	macros
		move	#$2700,sr

; ---------------------------------------------------------------------------
; enable interrupts
; ---------------------------------------------------------------------------

enable_ints:	macros
		move	#$2300,sr

; ---------------------------------------------------------------------------
; bankswitch between SRAM and ROM
; (remember to enable SRAM in the header first!)
; ---------------------------------------------------------------------------

gotoSRAM:	macros
		move.b  #1,(sram_access_reg).l

gotoROM:	macros
		move.b  #0,(sram_access_reg).l

