/*
 * Copyright (c) 2018, Arm Limited. All rights reserved.
 *
 * SPDX-License-Identifier: BSD-3-Clause
 */

#ifndef __PLATFORM_H__
#define __PLATFORM_H__

/* Designate the Cortex-A53 #0 as the primary CPU */
#define PRIMARY_CPU_MPID	0x100

#define CPUS_COUNT		6

#define UART_BASE		0x7ff80000

#endif /* __PLATFORM_H__ */
