m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA_lite/18.1
vencoder
Z0 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
!s110 1737512011
!i10b 1
!s100 7e[:_fDZ^RSlgZAnSA>T82
Ifn0e8Ig8:]HK9V`cV7jDg1
Z1 VDg1SIo80bB@j0V0VzS_@n1
!s105 encoder_sv_unit
S1
Z2 dC:/Users/teylo/Documents/GitHub/ELEX7660-Digital_System_Design/lab2
Z3 w1737510167
8C:/Users/teylo/Documents/GitHub/ELEX7660-Digital_System_Design/lab2/Modules/encoder.sv
FC:/Users/teylo/Documents/GitHub/ELEX7660-Digital_System_Design/lab2/Modules/encoder.sv
L0 4
Z4 OV;L;10.5b;63
r1
!s85 0
31
Z5 !s108 1737512011.000000
!s107 C:/Users/teylo/Documents/GitHub/ELEX7660-Digital_System_Design/lab2/Modules/encoder.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/teylo/Documents/GitHub/ELEX7660-Digital_System_Design/lab2/Modules/encoder.sv|
!i113 1
Z6 o-work work -sv
Z7 tCvgOpt 0
vencoder_tb
R0
DXx4 work 18 encoder_tb_sv_unit 0 22 1W2c4D;N9aVKMlTbSfIIW1
R1
r1
!s85 0
31
!i10b 1
!s100 XH5E_@fHI0hnVmgQ[9lJ`3
Ic0a]z7iHa422lz`QGJOio3
!s105 encoder_tb_sv_unit
S1
R2
R3
Z8 8C:/Users/teylo/Documents/GitHub/ELEX7660-Digital_System_Design/lab2/Test_Benches/encoder_tb.sv
Z9 FC:/Users/teylo/Documents/GitHub/ELEX7660-Digital_System_Design/lab2/Test_Benches/encoder_tb.sv
L0 20
R4
R5
Z10 !s107 C:/Users/teylo/Documents/GitHub/ELEX7660-Digital_System_Design/lab2/Test_Benches/encoder_tb.sv|
Z11 !s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/teylo/Documents/GitHub/ELEX7660-Digital_System_Design/lab2/Test_Benches/encoder_tb.sv|
!i113 1
R6
R7
Xencoder_tb_sv_unit
R0
V1W2c4D;N9aVKMlTbSfIIW1
r1
!s85 0
31
!i10b 1
!s100 gYc>1KmbbImBFf?0ZJmcJ2
I1W2c4D;N9aVKMlTbSfIIW1
!i103 1
S1
R2
R3
R8
R9
L0 10
R4
R5
R10
R11
!i113 1
R6
R7
