/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_12z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [9:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [8:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [8:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [8:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_9z = celloutsig_1_5z ? celloutsig_1_5z : celloutsig_1_7z;
  assign celloutsig_0_7z = ~(celloutsig_0_3z & celloutsig_0_0z);
  assign celloutsig_1_3z = !(celloutsig_1_2z[3] ? celloutsig_1_2z[3] : celloutsig_1_2z[2]);
  assign celloutsig_1_5z = !(celloutsig_1_1z ? celloutsig_1_1z : celloutsig_1_0z);
  assign celloutsig_1_11z = !(celloutsig_1_6z[1] ? celloutsig_1_2z[3] : celloutsig_1_2z[3]);
  assign celloutsig_1_14z = !(celloutsig_1_11z ? celloutsig_1_1z : celloutsig_1_1z);
  assign celloutsig_1_15z = !(celloutsig_1_7z ? celloutsig_1_3z : celloutsig_1_8z);
  assign celloutsig_0_5z = ~(celloutsig_0_2z ^ celloutsig_0_4z[2]);
  assign celloutsig_1_0z = ~(in_data[101] ^ in_data[133]);
  assign celloutsig_1_1z = ~(celloutsig_1_0z ^ in_data[178]);
  assign celloutsig_0_2z = ~(in_data[90] ^ celloutsig_0_0z);
  assign celloutsig_1_7z = ~(celloutsig_1_0z ^ celloutsig_1_4z[4]);
  assign celloutsig_1_18z = ~(celloutsig_1_10z[1] ^ celloutsig_1_7z);
  assign celloutsig_0_4z = in_data[57:48] + { in_data[13:5], celloutsig_0_2z };
  assign celloutsig_1_6z = { celloutsig_1_4z[5:3], celloutsig_1_1z } + in_data[105:102];
  reg [2:0] _15_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _15_ <= 3'h0;
    else _15_ <= { celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_9z };
  assign out_data[34:32] = _15_;
  assign celloutsig_1_16z = in_data[188:184] && { celloutsig_1_4z[3], celloutsig_1_6z };
  assign celloutsig_0_12z = { celloutsig_0_4z[5:1], celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_7z } || { celloutsig_0_4z[7], celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_8z, out_data[34:32], celloutsig_0_1z };
  assign celloutsig_1_8z = { celloutsig_1_6z[2:1], celloutsig_1_6z } || celloutsig_1_4z[5:0];
  assign celloutsig_0_1z = in_data[51:26] !== { in_data[95:71], celloutsig_0_0z };
  assign celloutsig_0_3z = { in_data[64:58], celloutsig_0_2z, celloutsig_0_0z } !== { in_data[90:87], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_1_17z = & { celloutsig_1_16z, celloutsig_1_15z, celloutsig_1_5z, in_data[167:136] };
  assign celloutsig_0_8z = celloutsig_0_3z & celloutsig_0_4z[6];
  assign celloutsig_0_0z = ~^ in_data[15:6];
  assign celloutsig_0_6z = ~^ in_data[54:52];
  assign celloutsig_0_9z = ~^ { celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_4z = in_data[162:154] << { in_data[149], celloutsig_1_1z, celloutsig_1_2z[3:2], celloutsig_1_2z[2], celloutsig_1_2z[2], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_1_19z = in_data[104:96] - { celloutsig_1_11z, celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_17z, celloutsig_1_18z, celloutsig_1_15z, celloutsig_1_17z, celloutsig_1_14z, celloutsig_1_3z };
  assign celloutsig_1_10z = { celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_6z } - { in_data[136:130], celloutsig_1_9z, celloutsig_1_5z };
  assign { celloutsig_1_2z[2], celloutsig_1_2z[3] } = ~ { celloutsig_1_0z, in_data[139] };
  assign celloutsig_1_2z[1:0] = { celloutsig_1_2z[2], celloutsig_1_2z[2] };
  assign { out_data[128], out_data[104:96], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_12z };
endmodule
