INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/ee.cooper.edu/user/d/david.yang/Hardware Design/Week 5/Week5_IC/Week5_IC.srcs/sources_1/new/IC_74138.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module notDecoder
INFO: [VRFC 10-311] analyzing module IC_74138
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/ee.cooper.edu/user/d/david.yang/Hardware Design/Week 5/Week5_IC/Week5_IC.srcs/sim_1/new/IC_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IC_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/ee.cooper.edu/user/d/david.yang/Hardware Design/Week 5/Week5_IC/Week5_IC.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
