// Seed: 3202927609
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  parameter id_8 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout reg id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_5;
  always @(*) id_4 <= 1;
  logic [-1 : 1] id_6;
  module_0 modCall_1 (
      id_3,
      id_5,
      id_3,
      id_2,
      id_1,
      id_3,
      id_5
  );
  id_7 :
  assert property (@("" + 1) id_2(id_7, 1))
  else id_6 = 1;
endmodule
