{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 31 19:29:47 2012 " "Info: Processing started: Thu May 31 19:29:47 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off STARTUP -c STARTUP " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off STARTUP -c STARTUP" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK_12M " "Info: Assuming node \"CLK_12M\" is an undefined clock" {  } { { "STARTUP.vhd" "" { Text "D:/altera/91/quartus/STARTUP/STARTUP.vhd" 14 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK_12M" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK_12M register COUNTER\[1\] register kickoff_num_CDCL6010\[2\] 45.58 MHz 21.94 ns Internal " "Info: Clock \"CLK_12M\" has Internal fmax of 45.58 MHz between source register \"COUNTER\[1\]\" and destination register \"kickoff_num_CDCL6010\[2\]\" (period= 21.94 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "21.231 ns + Longest register register " "Info: + Longest register to register delay is 21.231 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns COUNTER\[1\] 1 REG LC_X3_Y4_N5 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y4_N5; Fanout = 11; REG Node = 'COUNTER\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNTER[1] } "NODE_NAME" } } { "STARTUP.vhd" "" { Text "D:/altera/91/quartus/STARTUP/STARTUP.vhd" 209 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.017 ns) + CELL(0.914 ns) 2.931 ns LessThan0~2 2 COMB LC_X5_Y4_N7 1 " "Info: 2: + IC(2.017 ns) + CELL(0.914 ns) = 2.931 ns; Loc. = LC_X5_Y4_N7; Fanout = 1; COMB Node = 'LessThan0~2'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.931 ns" { COUNTER[1] LessThan0~2 } "NODE_NAME" } } { "STARTUP.vhd" "" { Text "D:/altera/91/quartus/STARTUP/STARTUP.vhd" 216 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 3.436 ns LessThan0~3 3 COMB LC_X5_Y4_N8 5 " "Info: 3: + IC(0.305 ns) + CELL(0.200 ns) = 3.436 ns; Loc. = LC_X5_Y4_N8; Fanout = 5; COMB Node = 'LessThan0~3'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { LessThan0~2 LessThan0~3 } "NODE_NAME" } } { "STARTUP.vhd" "" { Text "D:/altera/91/quartus/STARTUP/STARTUP.vhd" 216 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.747 ns) + CELL(0.200 ns) 4.383 ns LessThan0~4 4 COMB LC_X5_Y4_N5 23 " "Info: 4: + IC(0.747 ns) + CELL(0.200 ns) = 4.383 ns; Loc. = LC_X5_Y4_N5; Fanout = 23; COMB Node = 'LessThan0~4'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.947 ns" { LessThan0~3 LessThan0~4 } "NODE_NAME" } } { "STARTUP.vhd" "" { Text "D:/altera/91/quartus/STARTUP/STARTUP.vhd" 216 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.824 ns) + CELL(0.511 ns) 5.718 ns lpm_mult:Mult0\|multcore:mult_core\|romout\[0\]\[6\]~2 5 COMB LC_X5_Y4_N1 6 " "Info: 5: + IC(0.824 ns) + CELL(0.511 ns) = 5.718 ns; Loc. = LC_X5_Y4_N1; Fanout = 6; COMB Node = 'lpm_mult:Mult0\|multcore:mult_core\|romout\[0\]\[6\]~2'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.335 ns" { LessThan0~4 lpm_mult:Mult0|multcore:mult_core|romout[0][6]~2 } "NODE_NAME" } } { "multcore.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/multcore.tdf" 207 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.034 ns) + CELL(0.978 ns) 8.730 ns Add2~27 6 COMB LC_X5_Y3_N1 2 " "Info: 6: + IC(2.034 ns) + CELL(0.978 ns) = 8.730 ns; Loc. = LC_X5_Y3_N1; Fanout = 2; COMB Node = 'Add2~27'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.012 ns" { lpm_mult:Mult0|multcore:mult_core|romout[0][6]~2 Add2~27 } "NODE_NAME" } } { "STARTUP.vhd" "" { Text "D:/altera/91/quartus/STARTUP/STARTUP.vhd" 226 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 8.853 ns Add2~22 7 COMB LC_X5_Y3_N2 2 " "Info: 7: + IC(0.000 ns) + CELL(0.123 ns) = 8.853 ns; Loc. = LC_X5_Y3_N2; Fanout = 2; COMB Node = 'Add2~22'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { Add2~27 Add2~22 } "NODE_NAME" } } { "STARTUP.vhd" "" { Text "D:/altera/91/quartus/STARTUP/STARTUP.vhd" 226 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 8.976 ns Add2~17 8 COMB LC_X5_Y3_N3 2 " "Info: 8: + IC(0.000 ns) + CELL(0.123 ns) = 8.976 ns; Loc. = LC_X5_Y3_N3; Fanout = 2; COMB Node = 'Add2~17'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { Add2~22 Add2~17 } "NODE_NAME" } } { "STARTUP.vhd" "" { Text "D:/altera/91/quartus/STARTUP/STARTUP.vhd" 226 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 9.791 ns Add2~10 9 COMB LC_X5_Y3_N4 2 " "Info: 9: + IC(0.000 ns) + CELL(0.815 ns) = 9.791 ns; Loc. = LC_X5_Y3_N4; Fanout = 2; COMB Node = 'Add2~10'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { Add2~17 Add2~10 } "NODE_NAME" } } { "STARTUP.vhd" "" { Text "D:/altera/91/quartus/STARTUP/STARTUP.vhd" 226 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.494 ns) + CELL(0.978 ns) 13.263 ns LessThan3~12 10 COMB LC_X5_Y1_N3 1 " "Info: 10: + IC(2.494 ns) + CELL(0.978 ns) = 13.263 ns; Loc. = LC_X5_Y1_N3; Fanout = 1; COMB Node = 'LessThan3~12'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.472 ns" { Add2~10 LessThan3~12 } "NODE_NAME" } } { "STARTUP.vhd" "" { Text "D:/altera/91/quartus/STARTUP/STARTUP.vhd" 226 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.261 ns) 13.524 ns LessThan3~7 11 COMB LC_X5_Y1_N4 1 " "Info: 11: + IC(0.000 ns) + CELL(0.261 ns) = 13.524 ns; Loc. = LC_X5_Y1_N4; Fanout = 1; COMB Node = 'LessThan3~7'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.261 ns" { LessThan3~12 LessThan3~7 } "NODE_NAME" } } { "STARTUP.vhd" "" { Text "D:/altera/91/quartus/STARTUP/STARTUP.vhd" 226 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 14.499 ns LessThan3~0 12 COMB LC_X5_Y1_N5 4 " "Info: 12: + IC(0.000 ns) + CELL(0.975 ns) = 14.499 ns; Loc. = LC_X5_Y1_N5; Fanout = 4; COMB Node = 'LessThan3~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.975 ns" { LessThan3~7 LessThan3~0 } "NODE_NAME" } } { "STARTUP.vhd" "" { Text "D:/altera/91/quartus/STARTUP/STARTUP.vhd" 226 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.004 ns) + CELL(0.511 ns) 17.014 ns Add4~0 13 COMB LC_X5_Y2_N6 3 " "Info: 13: + IC(2.004 ns) + CELL(0.511 ns) = 17.014 ns; Loc. = LC_X5_Y2_N6; Fanout = 3; COMB Node = 'Add4~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.515 ns" { LessThan3~0 Add4~0 } "NODE_NAME" } } { "STARTUP.vhd" "" { Text "D:/altera/91/quartus/STARTUP/STARTUP.vhd" 230 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.677 ns) + CELL(0.200 ns) 18.891 ns kickoff_num_CDCL6010~4 14 COMB LC_X7_Y2_N7 1 " "Info: 14: + IC(1.677 ns) + CELL(0.200 ns) = 18.891 ns; Loc. = LC_X7_Y2_N7; Fanout = 1; COMB Node = 'kickoff_num_CDCL6010~4'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.877 ns" { Add4~0 kickoff_num_CDCL6010~4 } "NODE_NAME" } } { "STARTUP.vhd" "" { Text "D:/altera/91/quartus/STARTUP/STARTUP.vhd" 207 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.749 ns) + CELL(0.591 ns) 21.231 ns kickoff_num_CDCL6010\[2\] 15 REG LC_X5_Y2_N8 9 " "Info: 15: + IC(1.749 ns) + CELL(0.591 ns) = 21.231 ns; Loc. = LC_X5_Y2_N8; Fanout = 9; REG Node = 'kickoff_num_CDCL6010\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.340 ns" { kickoff_num_CDCL6010~4 kickoff_num_CDCL6010[2] } "NODE_NAME" } } { "STARTUP.vhd" "" { Text "D:/altera/91/quartus/STARTUP/STARTUP.vhd" 209 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.380 ns ( 34.76 % ) " "Info: Total cell delay = 7.380 ns ( 34.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.851 ns ( 65.24 % ) " "Info: Total interconnect delay = 13.851 ns ( 65.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "21.231 ns" { COUNTER[1] LessThan0~2 LessThan0~3 LessThan0~4 lpm_mult:Mult0|multcore:mult_core|romout[0][6]~2 Add2~27 Add2~22 Add2~17 Add2~10 LessThan3~12 LessThan3~7 LessThan3~0 Add4~0 kickoff_num_CDCL6010~4 kickoff_num_CDCL6010[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "21.231 ns" { COUNTER[1] {} LessThan0~2 {} LessThan0~3 {} LessThan0~4 {} lpm_mult:Mult0|multcore:mult_core|romout[0][6]~2 {} Add2~27 {} Add2~22 {} Add2~17 {} Add2~10 {} LessThan3~12 {} LessThan3~7 {} LessThan3~0 {} Add4~0 {} kickoff_num_CDCL6010~4 {} kickoff_num_CDCL6010[2] {} } { 0.000ns 2.017ns 0.305ns 0.747ns 0.824ns 2.034ns 0.000ns 0.000ns 0.000ns 2.494ns 0.000ns 0.000ns 2.004ns 1.677ns 1.749ns } { 0.000ns 0.914ns 0.200ns 0.200ns 0.511ns 0.978ns 0.123ns 0.123ns 0.815ns 0.978ns 0.261ns 0.975ns 0.511ns 0.200ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_12M destination 3.348 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK_12M\" to destination register is 3.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK_12M 1 CLK PIN_12 63 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 63; CLK Node = 'CLK_12M'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_12M } "NODE_NAME" } } { "STARTUP.vhd" "" { Text "D:/altera/91/quartus/STARTUP/STARTUP.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.918 ns) 3.348 ns kickoff_num_CDCL6010\[2\] 2 REG LC_X5_Y2_N8 9 " "Info: 2: + IC(1.267 ns) + CELL(0.918 ns) = 3.348 ns; Loc. = LC_X5_Y2_N8; Fanout = 9; REG Node = 'kickoff_num_CDCL6010\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { CLK_12M kickoff_num_CDCL6010[2] } "NODE_NAME" } } { "STARTUP.vhd" "" { Text "D:/altera/91/quartus/STARTUP/STARTUP.vhd" 209 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 62.16 % ) " "Info: Total cell delay = 2.081 ns ( 62.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.267 ns ( 37.84 % ) " "Info: Total interconnect delay = 1.267 ns ( 37.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { CLK_12M kickoff_num_CDCL6010[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { CLK_12M {} CLK_12M~combout {} kickoff_num_CDCL6010[2] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_12M source 3.348 ns - Longest register " "Info: - Longest clock path from clock \"CLK_12M\" to source register is 3.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK_12M 1 CLK PIN_12 63 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 63; CLK Node = 'CLK_12M'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_12M } "NODE_NAME" } } { "STARTUP.vhd" "" { Text "D:/altera/91/quartus/STARTUP/STARTUP.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.918 ns) 3.348 ns COUNTER\[1\] 2 REG LC_X3_Y4_N5 11 " "Info: 2: + IC(1.267 ns) + CELL(0.918 ns) = 3.348 ns; Loc. = LC_X3_Y4_N5; Fanout = 11; REG Node = 'COUNTER\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { CLK_12M COUNTER[1] } "NODE_NAME" } } { "STARTUP.vhd" "" { Text "D:/altera/91/quartus/STARTUP/STARTUP.vhd" 209 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 62.16 % ) " "Info: Total cell delay = 2.081 ns ( 62.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.267 ns ( 37.84 % ) " "Info: Total interconnect delay = 1.267 ns ( 37.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { CLK_12M COUNTER[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { CLK_12M {} CLK_12M~combout {} COUNTER[1] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { CLK_12M kickoff_num_CDCL6010[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { CLK_12M {} CLK_12M~combout {} kickoff_num_CDCL6010[2] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { CLK_12M COUNTER[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { CLK_12M {} CLK_12M~combout {} COUNTER[1] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "STARTUP.vhd" "" { Text "D:/altera/91/quartus/STARTUP/STARTUP.vhd" 209 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "STARTUP.vhd" "" { Text "D:/altera/91/quartus/STARTUP/STARTUP.vhd" 209 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "21.231 ns" { COUNTER[1] LessThan0~2 LessThan0~3 LessThan0~4 lpm_mult:Mult0|multcore:mult_core|romout[0][6]~2 Add2~27 Add2~22 Add2~17 Add2~10 LessThan3~12 LessThan3~7 LessThan3~0 Add4~0 kickoff_num_CDCL6010~4 kickoff_num_CDCL6010[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "21.231 ns" { COUNTER[1] {} LessThan0~2 {} LessThan0~3 {} LessThan0~4 {} lpm_mult:Mult0|multcore:mult_core|romout[0][6]~2 {} Add2~27 {} Add2~22 {} Add2~17 {} Add2~10 {} LessThan3~12 {} LessThan3~7 {} LessThan3~0 {} Add4~0 {} kickoff_num_CDCL6010~4 {} kickoff_num_CDCL6010[2] {} } { 0.000ns 2.017ns 0.305ns 0.747ns 0.824ns 2.034ns 0.000ns 0.000ns 0.000ns 2.494ns 0.000ns 0.000ns 2.004ns 1.677ns 1.749ns } { 0.000ns 0.914ns 0.200ns 0.200ns 0.511ns 0.978ns 0.123ns 0.123ns 0.815ns 0.978ns 0.261ns 0.975ns 0.511ns 0.200ns 0.591ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { CLK_12M kickoff_num_CDCL6010[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { CLK_12M {} CLK_12M~combout {} kickoff_num_CDCL6010[2] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { CLK_12M COUNTER[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { CLK_12M {} CLK_12M~combout {} COUNTER[1] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "SDATA_D SDATA_CDCL6010 CLK_12M 2.447 ns register " "Info: tsu for register \"SDATA_D\" (data pin = \"SDATA_CDCL6010\", clock pin = \"CLK_12M\") is 2.447 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.462 ns + Longest pin register " "Info: + Longest pin to register delay is 5.462 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SDATA_CDCL6010 1 PIN PIN_90 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_90; Fanout = 1; PIN Node = 'SDATA_CDCL6010'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDATA_CDCL6010 } "NODE_NAME" } } { "STARTUP.vhd" "" { Text "D:/altera/91/quartus/STARTUP/STARTUP.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns SDATA_CDCL6010~0 2 COMB IOC_X4_Y5_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = IOC_X4_Y5_N1; Fanout = 1; COMB Node = 'SDATA_CDCL6010~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.132 ns" { SDATA_CDCL6010 SDATA_CDCL6010~0 } "NODE_NAME" } } { "STARTUP.vhd" "" { Text "D:/altera/91/quartus/STARTUP/STARTUP.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.694 ns) + CELL(0.740 ns) 4.566 ns SDATA_D~0 3 COMB LC_X3_Y1_N2 1 " "Info: 3: + IC(2.694 ns) + CELL(0.740 ns) = 4.566 ns; Loc. = LC_X3_Y1_N2; Fanout = 1; COMB Node = 'SDATA_D~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.434 ns" { SDATA_CDCL6010~0 SDATA_D~0 } "NODE_NAME" } } { "STARTUP.vhd" "" { Text "D:/altera/91/quartus/STARTUP/STARTUP.vhd" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.591 ns) 5.462 ns SDATA_D 4 REG LC_X3_Y1_N3 2 " "Info: 4: + IC(0.305 ns) + CELL(0.591 ns) = 5.462 ns; Loc. = LC_X3_Y1_N3; Fanout = 2; REG Node = 'SDATA_D'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.896 ns" { SDATA_D~0 SDATA_D } "NODE_NAME" } } { "STARTUP.vhd" "" { Text "D:/altera/91/quartus/STARTUP/STARTUP.vhd" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.463 ns ( 45.09 % ) " "Info: Total cell delay = 2.463 ns ( 45.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.999 ns ( 54.91 % ) " "Info: Total interconnect delay = 2.999 ns ( 54.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.462 ns" { SDATA_CDCL6010 SDATA_CDCL6010~0 SDATA_D~0 SDATA_D } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.462 ns" { SDATA_CDCL6010 {} SDATA_CDCL6010~0 {} SDATA_D~0 {} SDATA_D {} } { 0.000ns 0.000ns 2.694ns 0.305ns } { 0.000ns 1.132ns 0.740ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "STARTUP.vhd" "" { Text "D:/altera/91/quartus/STARTUP/STARTUP.vhd" 131 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_12M destination 3.348 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK_12M\" to destination register is 3.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK_12M 1 CLK PIN_12 63 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 63; CLK Node = 'CLK_12M'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_12M } "NODE_NAME" } } { "STARTUP.vhd" "" { Text "D:/altera/91/quartus/STARTUP/STARTUP.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.918 ns) 3.348 ns SDATA_D 2 REG LC_X3_Y1_N3 2 " "Info: 2: + IC(1.267 ns) + CELL(0.918 ns) = 3.348 ns; Loc. = LC_X3_Y1_N3; Fanout = 2; REG Node = 'SDATA_D'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { CLK_12M SDATA_D } "NODE_NAME" } } { "STARTUP.vhd" "" { Text "D:/altera/91/quartus/STARTUP/STARTUP.vhd" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 62.16 % ) " "Info: Total cell delay = 2.081 ns ( 62.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.267 ns ( 37.84 % ) " "Info: Total interconnect delay = 1.267 ns ( 37.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { CLK_12M SDATA_D } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { CLK_12M {} CLK_12M~combout {} SDATA_D {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.462 ns" { SDATA_CDCL6010 SDATA_CDCL6010~0 SDATA_D~0 SDATA_D } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.462 ns" { SDATA_CDCL6010 {} SDATA_CDCL6010~0 {} SDATA_D~0 {} SDATA_D {} } { 0.000ns 0.000ns 2.694ns 0.305ns } { 0.000ns 1.132ns 0.740ns 0.591ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { CLK_12M SDATA_D } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { CLK_12M {} CLK_12M~combout {} SDATA_D {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK_12M SDATA_CDCL6010 SDATA_CDCL6010~en 8.764 ns register " "Info: tco from clock \"CLK_12M\" to destination pin \"SDATA_CDCL6010\" through register \"SDATA_CDCL6010~en\" is 8.764 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_12M source 3.348 ns + Longest register " "Info: + Longest clock path from clock \"CLK_12M\" to source register is 3.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK_12M 1 CLK PIN_12 63 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 63; CLK Node = 'CLK_12M'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_12M } "NODE_NAME" } } { "STARTUP.vhd" "" { Text "D:/altera/91/quartus/STARTUP/STARTUP.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.918 ns) 3.348 ns SDATA_CDCL6010~en 2 REG LC_X2_Y1_N3 1 " "Info: 2: + IC(1.267 ns) + CELL(0.918 ns) = 3.348 ns; Loc. = LC_X2_Y1_N3; Fanout = 1; REG Node = 'SDATA_CDCL6010~en'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { CLK_12M SDATA_CDCL6010~en } "NODE_NAME" } } { "STARTUP.vhd" "" { Text "D:/altera/91/quartus/STARTUP/STARTUP.vhd" 308 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 62.16 % ) " "Info: Total cell delay = 2.081 ns ( 62.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.267 ns ( 37.84 % ) " "Info: Total interconnect delay = 1.267 ns ( 37.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { CLK_12M SDATA_CDCL6010~en } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { CLK_12M {} CLK_12M~combout {} SDATA_CDCL6010~en {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "STARTUP.vhd" "" { Text "D:/altera/91/quartus/STARTUP/STARTUP.vhd" 308 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.040 ns + Longest register pin " "Info: + Longest register to pin delay is 5.040 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SDATA_CDCL6010~en 1 REG LC_X2_Y1_N3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X2_Y1_N3; Fanout = 1; REG Node = 'SDATA_CDCL6010~en'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDATA_CDCL6010~en } "NODE_NAME" } } { "STARTUP.vhd" "" { Text "D:/altera/91/quartus/STARTUP/STARTUP.vhd" 308 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.718 ns) + CELL(2.322 ns) 5.040 ns SDATA_CDCL6010 2 PIN PIN_90 0 " "Info: 2: + IC(2.718 ns) + CELL(2.322 ns) = 5.040 ns; Loc. = PIN_90; Fanout = 0; PIN Node = 'SDATA_CDCL6010'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.040 ns" { SDATA_CDCL6010~en SDATA_CDCL6010 } "NODE_NAME" } } { "STARTUP.vhd" "" { Text "D:/altera/91/quartus/STARTUP/STARTUP.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 46.07 % ) " "Info: Total cell delay = 2.322 ns ( 46.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.718 ns ( 53.93 % ) " "Info: Total interconnect delay = 2.718 ns ( 53.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.040 ns" { SDATA_CDCL6010~en SDATA_CDCL6010 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.040 ns" { SDATA_CDCL6010~en {} SDATA_CDCL6010 {} } { 0.000ns 2.718ns } { 0.000ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { CLK_12M SDATA_CDCL6010~en } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { CLK_12M {} CLK_12M~combout {} SDATA_CDCL6010~en {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.040 ns" { SDATA_CDCL6010~en SDATA_CDCL6010 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.040 ns" { SDATA_CDCL6010~en {} SDATA_CDCL6010 {} } { 0.000ns 2.718ns } { 0.000ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "EXT_TMS F1_TMS 6.932 ns Longest " "Info: Longest tpd from source pin \"EXT_TMS\" to destination pin \"F1_TMS\" is 6.932 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns EXT_TMS 1 PIN PIN_36 1 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_36; Fanout = 1; PIN Node = 'EXT_TMS'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { EXT_TMS } "NODE_NAME" } } { "STARTUP.vhd" "" { Text "D:/altera/91/quartus/STARTUP/STARTUP.vhd" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.478 ns) + CELL(2.322 ns) 6.932 ns F1_TMS 2 PIN PIN_83 0 " "Info: 2: + IC(3.478 ns) + CELL(2.322 ns) = 6.932 ns; Loc. = PIN_83; Fanout = 0; PIN Node = 'F1_TMS'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.800 ns" { EXT_TMS F1_TMS } "NODE_NAME" } } { "STARTUP.vhd" "" { Text "D:/altera/91/quartus/STARTUP/STARTUP.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.454 ns ( 49.83 % ) " "Info: Total cell delay = 3.454 ns ( 49.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.478 ns ( 50.17 % ) " "Info: Total interconnect delay = 3.478 ns ( 50.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.932 ns" { EXT_TMS F1_TMS } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.932 ns" { EXT_TMS {} EXT_TMS~combout {} F1_TMS {} } { 0.000ns 0.000ns 3.478ns } { 0.000ns 1.132ns 2.322ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "SDATA_D SDATA_CDCE906 CLK_12M -1.602 ns register " "Info: th for register \"SDATA_D\" (data pin = \"SDATA_CDCE906\", clock pin = \"CLK_12M\") is -1.602 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_12M destination 3.348 ns + Longest register " "Info: + Longest clock path from clock \"CLK_12M\" to destination register is 3.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK_12M 1 CLK PIN_12 63 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 63; CLK Node = 'CLK_12M'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_12M } "NODE_NAME" } } { "STARTUP.vhd" "" { Text "D:/altera/91/quartus/STARTUP/STARTUP.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.918 ns) 3.348 ns SDATA_D 2 REG LC_X3_Y1_N3 2 " "Info: 2: + IC(1.267 ns) + CELL(0.918 ns) = 3.348 ns; Loc. = LC_X3_Y1_N3; Fanout = 2; REG Node = 'SDATA_D'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { CLK_12M SDATA_D } "NODE_NAME" } } { "STARTUP.vhd" "" { Text "D:/altera/91/quartus/STARTUP/STARTUP.vhd" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 62.16 % ) " "Info: Total cell delay = 2.081 ns ( 62.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.267 ns ( 37.84 % ) " "Info: Total interconnect delay = 1.267 ns ( 37.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { CLK_12M SDATA_D } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { CLK_12M {} CLK_12M~combout {} SDATA_D {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "STARTUP.vhd" "" { Text "D:/altera/91/quartus/STARTUP/STARTUP.vhd" 131 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.171 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.171 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SDATA_CDCE906 1 PIN PIN_33 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_33; Fanout = 1; PIN Node = 'SDATA_CDCE906'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDATA_CDCE906 } "NODE_NAME" } } { "STARTUP.vhd" "" { Text "D:/altera/91/quartus/STARTUP/STARTUP.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns SDATA_CDCE906~0 2 COMB IOC_X3_Y0_N2 1 " "Info: 2: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = IOC_X3_Y0_N2; Fanout = 1; COMB Node = 'SDATA_CDCE906~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.132 ns" { SDATA_CDCE906 SDATA_CDCE906~0 } "NODE_NAME" } } { "STARTUP.vhd" "" { Text "D:/altera/91/quartus/STARTUP/STARTUP.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.856 ns) + CELL(1.183 ns) 5.171 ns SDATA_D 3 REG LC_X3_Y1_N3 2 " "Info: 3: + IC(2.856 ns) + CELL(1.183 ns) = 5.171 ns; Loc. = LC_X3_Y1_N3; Fanout = 2; REG Node = 'SDATA_D'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.039 ns" { SDATA_CDCE906~0 SDATA_D } "NODE_NAME" } } { "STARTUP.vhd" "" { Text "D:/altera/91/quartus/STARTUP/STARTUP.vhd" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.315 ns ( 44.77 % ) " "Info: Total cell delay = 2.315 ns ( 44.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.856 ns ( 55.23 % ) " "Info: Total interconnect delay = 2.856 ns ( 55.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.171 ns" { SDATA_CDCE906 SDATA_CDCE906~0 SDATA_D } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.171 ns" { SDATA_CDCE906 {} SDATA_CDCE906~0 {} SDATA_D {} } { 0.000ns 0.000ns 2.856ns } { 0.000ns 1.132ns 1.183ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { CLK_12M SDATA_D } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { CLK_12M {} CLK_12M~combout {} SDATA_D {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.171 ns" { SDATA_CDCE906 SDATA_CDCE906~0 SDATA_D } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.171 ns" { SDATA_CDCE906 {} SDATA_CDCE906~0 {} SDATA_D {} } { 0.000ns 0.000ns 2.856ns } { 0.000ns 1.132ns 1.183ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "130 " "Info: Peak virtual memory: 130 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 31 19:29:49 2012 " "Info: Processing ended: Thu May 31 19:29:49 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
