

================================================================
== Vitis HLS Report for 'Block_entry4_proc'
================================================================
* Date:           Mon Aug 29 12:25:39 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.62 ns|  3.301 ns|     1.52 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  5.625 ns|  5.625 ns|    1|    1|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     23|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     86|    -|
|Register         |        -|    -|       4|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|       4|    109|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |icmp_ln100_fu_129_p2  |      icmp|   0|  0|  11|           8|           2|
    |ap_block_state1       |        or|   0|  0|   2|           1|           1|
    |ap_block_state2       |        or|   0|  0|   2|           1|           1|
    |ColorMode_vcr_din     |    select|   0|  0|   8|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  23|          11|           6|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ColorMode_vcr_blk_n        |   9|          2|    1|          2|
    |HwReg_ColorMode_blk_n      |   9|          2|    1|          2|
    |HwReg_HeightIn_c12_blk_n   |   9|          2|    1|          2|
    |HwReg_HeightOut_c15_blk_n  |   9|          2|    1|          2|
    |HwReg_LineRate_blk_n       |   9|          2|    1|          2|
    |HwReg_Width_c14_blk_n      |   9|          2|    1|          2|
    |ap_NS_fsm                  |  14|          3|    1|          3|
    |ap_done                    |   9|          2|    1|          2|
    |real_start                 |   9|          2|    1|          2|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  86|         19|    9|         19|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+---+----+-----+-----------+
    |      Name      | FF| LUT| Bits| Const Bits|
    +----------------+---+----+-----+-----------+
    |ap_CS_fsm       |  2|   0|    2|          0|
    |ap_done_reg     |  1|   0|    1|          0|
    |start_once_reg  |  1|   0|    1|          0|
    +----------------+---+----+-----+-----------+
    |Total           |  4|   0|    4|          0|
    +----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------+-----+-----+------------+---------------------+--------------+
|              RTL Ports             | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+------------------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                              |   in|    1|  ap_ctrl_hs|    Block_entry4_proc|  return value|
|ap_rst                              |   in|    1|  ap_ctrl_hs|    Block_entry4_proc|  return value|
|ap_start                            |   in|    1|  ap_ctrl_hs|    Block_entry4_proc|  return value|
|start_full_n                        |   in|    1|  ap_ctrl_hs|    Block_entry4_proc|  return value|
|ap_done                             |  out|    1|  ap_ctrl_hs|    Block_entry4_proc|  return value|
|ap_continue                         |   in|    1|  ap_ctrl_hs|    Block_entry4_proc|  return value|
|ap_idle                             |  out|    1|  ap_ctrl_hs|    Block_entry4_proc|  return value|
|ap_ready                            |  out|    1|  ap_ctrl_hs|    Block_entry4_proc|  return value|
|start_out                           |  out|    1|  ap_ctrl_hs|    Block_entry4_proc|  return value|
|start_write                         |  out|    1|  ap_ctrl_hs|    Block_entry4_proc|  return value|
|ColorMode                           |   in|    8|     ap_none|            ColorMode|       pointer|
|HwReg_ColorMode_din                 |  out|    8|     ap_fifo|      HwReg_ColorMode|       pointer|
|HwReg_ColorMode_num_data_valid      |   in|    2|     ap_fifo|      HwReg_ColorMode|       pointer|
|HwReg_ColorMode_fifo_cap            |   in|    2|     ap_fifo|      HwReg_ColorMode|       pointer|
|HwReg_ColorMode_full_n              |   in|    1|     ap_fifo|      HwReg_ColorMode|       pointer|
|HwReg_ColorMode_write               |  out|    1|     ap_fifo|      HwReg_ColorMode|       pointer|
|HeightIn                            |   in|   16|     ap_none|             HeightIn|       pointer|
|HeightOut                           |   in|   16|     ap_none|            HeightOut|       pointer|
|LineRate                            |   in|   32|     ap_none|             LineRate|       pointer|
|HwReg_LineRate_din                  |  out|   32|     ap_fifo|       HwReg_LineRate|       pointer|
|HwReg_LineRate_num_data_valid       |   in|    2|     ap_fifo|       HwReg_LineRate|       pointer|
|HwReg_LineRate_fifo_cap             |   in|    2|     ap_fifo|       HwReg_LineRate|       pointer|
|HwReg_LineRate_full_n               |   in|    1|     ap_fifo|       HwReg_LineRate|       pointer|
|HwReg_LineRate_write                |  out|    1|     ap_fifo|       HwReg_LineRate|       pointer|
|Width                               |   in|   16|     ap_none|                Width|       pointer|
|ColorMode_vcr_din                   |  out|    8|     ap_fifo|        ColorMode_vcr|       pointer|
|ColorMode_vcr_num_data_valid        |   in|    2|     ap_fifo|        ColorMode_vcr|       pointer|
|ColorMode_vcr_fifo_cap              |   in|    2|     ap_fifo|        ColorMode_vcr|       pointer|
|ColorMode_vcr_full_n                |   in|    1|     ap_fifo|        ColorMode_vcr|       pointer|
|ColorMode_vcr_write                 |  out|    1|     ap_fifo|        ColorMode_vcr|       pointer|
|HwReg_HeightIn_c12_din              |  out|   11|     ap_fifo|   HwReg_HeightIn_c12|       pointer|
|HwReg_HeightIn_c12_num_data_valid   |   in|    2|     ap_fifo|   HwReg_HeightIn_c12|       pointer|
|HwReg_HeightIn_c12_fifo_cap         |   in|    2|     ap_fifo|   HwReg_HeightIn_c12|       pointer|
|HwReg_HeightIn_c12_full_n           |   in|    1|     ap_fifo|   HwReg_HeightIn_c12|       pointer|
|HwReg_HeightIn_c12_write            |  out|    1|     ap_fifo|   HwReg_HeightIn_c12|       pointer|
|HwReg_Width_c14_din                 |  out|   11|     ap_fifo|      HwReg_Width_c14|       pointer|
|HwReg_Width_c14_num_data_valid      |   in|    2|     ap_fifo|      HwReg_Width_c14|       pointer|
|HwReg_Width_c14_fifo_cap            |   in|    2|     ap_fifo|      HwReg_Width_c14|       pointer|
|HwReg_Width_c14_full_n              |   in|    1|     ap_fifo|      HwReg_Width_c14|       pointer|
|HwReg_Width_c14_write               |  out|    1|     ap_fifo|      HwReg_Width_c14|       pointer|
|HwReg_HeightOut_c15_din             |  out|   11|     ap_fifo|  HwReg_HeightOut_c15|       pointer|
|HwReg_HeightOut_c15_num_data_valid  |   in|    2|     ap_fifo|  HwReg_HeightOut_c15|       pointer|
|HwReg_HeightOut_c15_fifo_cap        |   in|    2|     ap_fifo|  HwReg_HeightOut_c15|       pointer|
|HwReg_HeightOut_c15_full_n          |   in|    1|     ap_fifo|  HwReg_HeightOut_c15|       pointer|
|HwReg_HeightOut_c15_write           |  out|    1|     ap_fifo|  HwReg_HeightOut_c15|       pointer|
+------------------------------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.55>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%HwReg_ColorMode_1 = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %ColorMode" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:89]   --->   Operation 3 'read' 'HwReg_ColorMode_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (1.55ns)   --->   "%icmp_ln100 = icmp_eq  i8 %HwReg_ColorMode_1, i8 3" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:100]   --->   Operation 4 'icmp' 'icmp_ln100' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.30>
ST_2 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i11 %HwReg_HeightOut_c15, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i11 %HwReg_Width_c14, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i11 %HwReg_HeightIn_c12, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ColorMode_vcr, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %HwReg_LineRate, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %HwReg_ColorMode, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %ColorMode, void "   --->   Operation 11 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %LineRate, void "   --->   Operation 12 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %HeightOut, void "   --->   Operation 13 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %Width, void "   --->   Operation 14 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %HeightIn, void "   --->   Operation 15 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (2.05ns)   --->   "%write_ln89 = write void @_ssdm_op_Write.ap_fifo.i8P0A, i8 %HwReg_ColorMode, i8 %HwReg_ColorMode_1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:89]   --->   Operation 16 'write' 'write_ln89' <Predicate = true> <Delay = 2.05> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%HwReg_HeightIn = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %HeightIn" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:90]   --->   Operation 17 'read' 'HwReg_HeightIn' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%HwReg_HeightIn_1 = trunc i16 %HwReg_HeightIn" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:90]   --->   Operation 18 'trunc' 'HwReg_HeightIn_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%HwReg_HeightOut = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %HeightOut" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:91]   --->   Operation 19 'read' 'HwReg_HeightOut' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%HwReg_HeightOut_1 = trunc i16 %HwReg_HeightOut" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:91]   --->   Operation 20 'trunc' 'HwReg_HeightOut_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%HwReg_LineRate_1 = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %LineRate" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:92]   --->   Operation 21 'read' 'HwReg_LineRate_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (2.05ns)   --->   "%write_ln92 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %HwReg_LineRate, i32 %HwReg_LineRate_1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:92]   --->   Operation 22 'write' 'write_ln92' <Predicate = true> <Delay = 2.05> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%HwReg_Width = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %Width" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:93]   --->   Operation 23 'read' 'HwReg_Width' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%HwReg_Width_1 = trunc i16 %HwReg_Width" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:93]   --->   Operation 24 'trunc' 'HwReg_Width_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.24ns)   --->   "%ColorMode_vcr_1 = select i1 %icmp_ln100, i8 2, i8 %HwReg_ColorMode_1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:100]   --->   Operation 25 'select' 'ColorMode_vcr_1' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (2.05ns)   --->   "%write_ln100 = write void @_ssdm_op_Write.ap_fifo.i8P0A, i8 %ColorMode_vcr, i8 %ColorMode_vcr_1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:100]   --->   Operation 26 'write' 'write_ln100' <Predicate = true> <Delay = 2.05> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_2 : Operation 27 [1/1] (2.05ns)   --->   "%write_ln90 = write void @_ssdm_op_Write.ap_fifo.i11P0A, i11 %HwReg_HeightIn_c12, i11 %HwReg_HeightIn_1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:90]   --->   Operation 27 'write' 'write_ln90' <Predicate = true> <Delay = 2.05> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_2 : Operation 28 [1/1] (2.05ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_fifo.i11P0A, i11 %HwReg_Width_c14, i11 %HwReg_Width_1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:93]   --->   Operation 28 'write' 'write_ln93' <Predicate = true> <Delay = 2.05> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_2 : Operation 29 [1/1] (2.05ns)   --->   "%write_ln91 = write void @_ssdm_op_Write.ap_fifo.i11P0A, i11 %HwReg_HeightOut_c15, i11 %HwReg_HeightOut_1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:91]   --->   Operation 29 'write' 'write_ln91' <Predicate = true> <Delay = 2.05> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 30 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ ColorMode]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ HwReg_ColorMode]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ HeightIn]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ HeightOut]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ LineRate]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ HwReg_LineRate]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ Width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ColorMode_vcr]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ HwReg_HeightIn_c12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ HwReg_Width_c14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ HwReg_HeightOut_c15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
HwReg_ColorMode_1     (read             ) [ 001]
icmp_ln100            (icmp             ) [ 001]
specinterface_ln0     (specinterface    ) [ 000]
specinterface_ln0     (specinterface    ) [ 000]
specinterface_ln0     (specinterface    ) [ 000]
specinterface_ln0     (specinterface    ) [ 000]
specinterface_ln0     (specinterface    ) [ 000]
specinterface_ln0     (specinterface    ) [ 000]
specstablecontent_ln0 (specstablecontent) [ 000]
specstablecontent_ln0 (specstablecontent) [ 000]
specstablecontent_ln0 (specstablecontent) [ 000]
specstablecontent_ln0 (specstablecontent) [ 000]
specstablecontent_ln0 (specstablecontent) [ 000]
write_ln89            (write            ) [ 000]
HwReg_HeightIn        (read             ) [ 000]
HwReg_HeightIn_1      (trunc            ) [ 000]
HwReg_HeightOut       (read             ) [ 000]
HwReg_HeightOut_1     (trunc            ) [ 000]
HwReg_LineRate_1      (read             ) [ 000]
write_ln92            (write            ) [ 000]
HwReg_Width           (read             ) [ 000]
HwReg_Width_1         (trunc            ) [ 000]
ColorMode_vcr_1       (select           ) [ 000]
write_ln100           (write            ) [ 000]
write_ln90            (write            ) [ 000]
write_ln93            (write            ) [ 000]
write_ln91            (write            ) [ 000]
ret_ln0               (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="ColorMode">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ColorMode"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="HwReg_ColorMode">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="HwReg_ColorMode"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="HeightIn">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="HeightIn"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="HeightOut">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="HeightOut"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="LineRate">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="LineRate"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="HwReg_LineRate">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="HwReg_LineRate"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="Width">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Width"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="ColorMode_vcr">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ColorMode_vcr"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="HwReg_HeightIn_c12">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="HwReg_HeightIn_c12"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="HwReg_Width_c14">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="HwReg_Width_c14"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="HwReg_HeightOut_c15">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="HwReg_HeightOut_c15"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecStableContent"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i11P0A"/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="HwReg_ColorMode_1_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="8" slack="0"/>
<pin id="58" dir="0" index="1" bw="8" slack="0"/>
<pin id="59" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="HwReg_ColorMode_1/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="write_ln89_write_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="0" slack="0"/>
<pin id="64" dir="0" index="1" bw="8" slack="0"/>
<pin id="65" dir="0" index="2" bw="8" slack="1"/>
<pin id="66" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln89/2 "/>
</bind>
</comp>

<comp id="69" class="1004" name="HwReg_HeightIn_read_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="16" slack="0"/>
<pin id="71" dir="0" index="1" bw="16" slack="0"/>
<pin id="72" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="HwReg_HeightIn/2 "/>
</bind>
</comp>

<comp id="75" class="1004" name="HwReg_HeightOut_read_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="16" slack="0"/>
<pin id="77" dir="0" index="1" bw="16" slack="0"/>
<pin id="78" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="HwReg_HeightOut/2 "/>
</bind>
</comp>

<comp id="81" class="1004" name="HwReg_LineRate_1_read_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="32" slack="0"/>
<pin id="83" dir="0" index="1" bw="32" slack="0"/>
<pin id="84" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="HwReg_LineRate_1/2 "/>
</bind>
</comp>

<comp id="87" class="1004" name="write_ln92_write_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="0" slack="0"/>
<pin id="89" dir="0" index="1" bw="32" slack="0"/>
<pin id="90" dir="0" index="2" bw="32" slack="0"/>
<pin id="91" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln92/2 "/>
</bind>
</comp>

<comp id="95" class="1004" name="HwReg_Width_read_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="16" slack="0"/>
<pin id="97" dir="0" index="1" bw="16" slack="0"/>
<pin id="98" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="HwReg_Width/2 "/>
</bind>
</comp>

<comp id="101" class="1004" name="write_ln100_write_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="0" slack="0"/>
<pin id="103" dir="0" index="1" bw="8" slack="0"/>
<pin id="104" dir="0" index="2" bw="8" slack="0"/>
<pin id="105" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln100/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="write_ln90_write_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="0" slack="0"/>
<pin id="110" dir="0" index="1" bw="11" slack="0"/>
<pin id="111" dir="0" index="2" bw="11" slack="0"/>
<pin id="112" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln90/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="write_ln93_write_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="0" slack="0"/>
<pin id="117" dir="0" index="1" bw="11" slack="0"/>
<pin id="118" dir="0" index="2" bw="11" slack="0"/>
<pin id="119" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln93/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="write_ln91_write_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="0" slack="0"/>
<pin id="124" dir="0" index="1" bw="11" slack="0"/>
<pin id="125" dir="0" index="2" bw="11" slack="0"/>
<pin id="126" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln91/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="icmp_ln100_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="8" slack="0"/>
<pin id="131" dir="0" index="1" bw="8" slack="0"/>
<pin id="132" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln100/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="HwReg_HeightIn_1_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="16" slack="0"/>
<pin id="137" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="HwReg_HeightIn_1/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="HwReg_HeightOut_1_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="16" slack="0"/>
<pin id="142" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="HwReg_HeightOut_1/2 "/>
</bind>
</comp>

<comp id="145" class="1004" name="HwReg_Width_1_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="16" slack="0"/>
<pin id="147" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="HwReg_Width_1/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="ColorMode_vcr_1_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="1"/>
<pin id="152" dir="0" index="1" bw="8" slack="0"/>
<pin id="153" dir="0" index="2" bw="8" slack="1"/>
<pin id="154" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ColorMode_vcr_1/2 "/>
</bind>
</comp>

<comp id="157" class="1005" name="HwReg_ColorMode_1_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="8" slack="1"/>
<pin id="159" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="HwReg_ColorMode_1 "/>
</bind>
</comp>

<comp id="163" class="1005" name="icmp_ln100_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="1" slack="1"/>
<pin id="165" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln100 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="60"><net_src comp="22" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="0" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="67"><net_src comp="44" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="2" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="73"><net_src comp="46" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="74"><net_src comp="4" pin="0"/><net_sink comp="69" pin=1"/></net>

<net id="79"><net_src comp="46" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="80"><net_src comp="6" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="85"><net_src comp="48" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="86"><net_src comp="8" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="92"><net_src comp="50" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="10" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="94"><net_src comp="81" pin="2"/><net_sink comp="87" pin=2"/></net>

<net id="99"><net_src comp="46" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="100"><net_src comp="12" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="106"><net_src comp="44" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="14" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="113"><net_src comp="54" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="16" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="120"><net_src comp="54" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="18" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="127"><net_src comp="54" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="20" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="133"><net_src comp="56" pin="2"/><net_sink comp="129" pin=0"/></net>

<net id="134"><net_src comp="24" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="138"><net_src comp="69" pin="2"/><net_sink comp="135" pin=0"/></net>

<net id="139"><net_src comp="135" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="143"><net_src comp="75" pin="2"/><net_sink comp="140" pin=0"/></net>

<net id="144"><net_src comp="140" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="148"><net_src comp="95" pin="2"/><net_sink comp="145" pin=0"/></net>

<net id="149"><net_src comp="145" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="155"><net_src comp="52" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="156"><net_src comp="150" pin="3"/><net_sink comp="101" pin=2"/></net>

<net id="160"><net_src comp="56" pin="2"/><net_sink comp="157" pin=0"/></net>

<net id="161"><net_src comp="157" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="162"><net_src comp="157" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="166"><net_src comp="129" pin="2"/><net_sink comp="163" pin=0"/></net>

<net id="167"><net_src comp="163" pin="1"/><net_sink comp="150" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: ColorMode | {}
	Port: HwReg_ColorMode | {2 }
	Port: HeightIn | {}
	Port: HeightOut | {}
	Port: LineRate | {}
	Port: HwReg_LineRate | {2 }
	Port: Width | {}
	Port: ColorMode_vcr | {2 }
	Port: HwReg_HeightIn_c12 | {2 }
	Port: HwReg_Width_c14 | {2 }
	Port: HwReg_HeightOut_c15 | {2 }
 - Input state : 
	Port: Block_entry4_proc : ColorMode | {1 }
	Port: Block_entry4_proc : HeightIn | {2 }
	Port: Block_entry4_proc : HeightOut | {2 }
	Port: Block_entry4_proc : LineRate | {2 }
	Port: Block_entry4_proc : Width | {2 }
  - Chain level:
	State 1
	State 2
		write_ln100 : 1
		write_ln90 : 1
		write_ln93 : 1
		write_ln91 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|   icmp   |       icmp_ln100_fu_129      |    0    |    11   |
|----------|------------------------------|---------|---------|
|  select  |    ColorMode_vcr_1_fu_150    |    0    |    8    |
|----------|------------------------------|---------|---------|
|          | HwReg_ColorMode_1_read_fu_56 |    0    |    0    |
|          |   HwReg_HeightIn_read_fu_69  |    0    |    0    |
|   read   |  HwReg_HeightOut_read_fu_75  |    0    |    0    |
|          |  HwReg_LineRate_1_read_fu_81 |    0    |    0    |
|          |    HwReg_Width_read_fu_95    |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |    write_ln89_write_fu_62    |    0    |    0    |
|          |    write_ln92_write_fu_87    |    0    |    0    |
|   write  |   write_ln100_write_fu_101   |    0    |    0    |
|          |    write_ln90_write_fu_108   |    0    |    0    |
|          |    write_ln93_write_fu_115   |    0    |    0    |
|          |    write_ln91_write_fu_122   |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |    HwReg_HeightIn_1_fu_135   |    0    |    0    |
|   trunc  |   HwReg_HeightOut_1_fu_140   |    0    |    0    |
|          |     HwReg_Width_1_fu_145     |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |    19   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|HwReg_ColorMode_1_reg_157|    8   |
|    icmp_ln100_reg_163   |    1   |
+-------------------------+--------+
|          Total          |    9   |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   19   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    9   |    -   |
+-----------+--------+--------+
|   Total   |    9   |   19   |
+-----------+--------+--------+
