<stg><name>Linear_layer_ds1</name>


<trans_list>

<trans id="193" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="194" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln327" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="197" from="2" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln327" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="195" from="3" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="196" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="198" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln332" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="237" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln334" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="238" from="5" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln334" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="201" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="254" from="7" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln338" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="255" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln338" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="240" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="241" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="242" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="243" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="244" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="245" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="246" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="247" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="248" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="249" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="250" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="251" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="252" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="253" from="21" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="219" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="258" from="23" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="259" from="23" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="257" from="24" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="224" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="268" from="26" to="34">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln354" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="269" from="26" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln354" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="261" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="262" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="263" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="264" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="265" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="266" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="267" from="33" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="235" from="34" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="35" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="64">
<![CDATA[
:0  %v170 = alloca [3072 x float], align 16

]]></Node>
<StgValue><ssdm name="v170"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln327"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.loopexit:0  %v167_0 = phi i4 [ 0, %0 ], [ %v167, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="v167_0"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.loopexit:1  %icmp_ln327 = icmp eq i4 %v167_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln327"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.loopexit:3  %v167 = add i4 %v167_0, 1

]]></Node>
<StgValue><ssdm name="v167"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:4  br i1 %icmp_ln327, label %.preheader3.preheader, label %.preheader4.preheader

]]></Node>
<StgValue><ssdm name="br_ln327"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln327" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="12">
<![CDATA[
.preheader4.preheader:0  %tmp_34 = call i16 @_ssdm_op_BitConcatenate.i16.i4.i12(i4 %v167_0, i12 0)

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln327" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="17" op_0_bw="16">
<![CDATA[
.preheader4.preheader:1  %zext_ln329 = zext i16 %tmp_34 to i17

]]></Node>
<StgValue><ssdm name="zext_ln329"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln327" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="14" op_0_bw="14" op_1_bw="4" op_2_bw="10">
<![CDATA[
.preheader4.preheader:2  %tmp_35 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %v167_0, i10 0)

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln327" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="17" op_0_bw="14">
<![CDATA[
.preheader4.preheader:3  %zext_ln329_1 = zext i14 %tmp_35 to i17

]]></Node>
<StgValue><ssdm name="zext_ln329_1"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln327" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader4.preheader:4  %sub_ln329 = sub i17 %zext_ln329, %zext_ln329_1

]]></Node>
<StgValue><ssdm name="sub_ln329"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln327" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0">
<![CDATA[
.preheader4.preheader:5  br label %.preheader4

]]></Node>
<StgValue><ssdm name="br_ln328"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln327" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0">
<![CDATA[
.preheader3.preheader:0  br label %.preheader3

]]></Node>
<StgValue><ssdm name="br_ln332"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
.preheader4:0  %v168_0 = phi i12 [ %v168, %1 ], [ 0, %.preheader4.preheader ]

]]></Node>
<StgValue><ssdm name="v168_0"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader4:1  %icmp_ln328 = icmp eq i12 %v168_0, -1024

]]></Node>
<StgValue><ssdm name="icmp_ln328"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader4:2  %empty_364 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3072, i64 3072, i64 3072)

]]></Node>
<StgValue><ssdm name="empty_364"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader4:3  %v168 = add i12 %v168_0, 1

]]></Node>
<StgValue><ssdm name="v168"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader4:4  br i1 %icmp_ln328, label %.loopexit.loopexit, label %1

]]></Node>
<StgValue><ssdm name="br_ln328"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="17" op_0_bw="12">
<![CDATA[
:0  %zext_ln329_2 = zext i12 %v168_0 to i17

]]></Node>
<StgValue><ssdm name="zext_ln329_2"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:1  %add_ln329 = add i17 %sub_ln329, %zext_ln329_2

]]></Node>
<StgValue><ssdm name="add_ln329"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="17">
<![CDATA[
:2  %sext_ln329 = sext i17 %add_ln329 to i64

]]></Node>
<StgValue><ssdm name="sext_ln329"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %v166_addr = getelementptr [36864 x float]* %v166, i64 0, i64 %sext_ln329

]]></Node>
<StgValue><ssdm name="v166_addr"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
:4  store float 0.000000e+00, float* %v166_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln329"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader4

]]></Node>
<StgValue><ssdm name="br_ln328"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader3:0  %i9_0 = phi i4 [ %i9, %l_bias_i9_end ], [ 0, %.preheader3.preheader ]

]]></Node>
<StgValue><ssdm name="i9_0"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader3:1  %icmp_ln332 = icmp eq i4 %i9_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln332"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader3:2  %empty_365 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)

]]></Node>
<StgValue><ssdm name="empty_365"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader3:3  %i9 = add i4 %i9_0, 1

]]></Node>
<StgValue><ssdm name="i9"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3:4  br i1 %icmp_ln332, label %4, label %l_bias_i9_begin

]]></Node>
<StgValue><ssdm name="br_ln332"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l_bias_i9_begin:0  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str39) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln332"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l_bias_i9_begin:1  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str39)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0">
<![CDATA[
l_bias_i9_begin:2  br label %2

]]></Node>
<StgValue><ssdm name="br_ln334"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln332" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln362"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="70" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
:0  %j_init4_0 = phi i12 [ 0, %l_bias_i9_begin ], [ %j_init4, %l_j_init4 ]

]]></Node>
<StgValue><ssdm name="j_init4_0"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %icmp_ln334 = icmp eq i12 %j_init4_0, -1024

]]></Node>
<StgValue><ssdm name="icmp_ln334"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_366 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3072, i64 3072, i64 3072)

]]></Node>
<StgValue><ssdm name="empty_366"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3  %j_init4 = add i12 %j_init4_0, 1

]]></Node>
<StgValue><ssdm name="j_init4"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln334, label %.preheader2.preheader, label %l_j_init4

]]></Node>
<StgValue><ssdm name="br_ln334"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln334" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l_j_init4:0  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str40) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln334"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln334" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l_j_init4:1  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str40)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln334" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
l_j_init4:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln335"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln334" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="12">
<![CDATA[
l_j_init4:3  %zext_ln336 = zext i12 %j_init4_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln336"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln334" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_j_init4:4  %v170_addr = getelementptr inbounds [3072 x float]* %v170, i64 0, i64 %zext_ln336

]]></Node>
<StgValue><ssdm name="v170_addr"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln334" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
l_j_init4:5  store float 0.000000e+00, float* %v170_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln336"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln334" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
l_j_init4:6  %empty_367 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str40, i32 %tmp_s)

]]></Node>
<StgValue><ssdm name="empty_367"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln334" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0">
<![CDATA[
l_j_init4:7  br label %2

]]></Node>
<StgValue><ssdm name="br_ln334"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="83" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="14" op_0_bw="14" op_1_bw="4" op_2_bw="10">
<![CDATA[
.preheader2.preheader:0  %tmp_36 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %i9_0, i10 0)

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="84" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="17" op_0_bw="14">
<![CDATA[
.preheader2.preheader:1  %zext_ln341 = zext i14 %tmp_36 to i17

]]></Node>
<StgValue><ssdm name="zext_ln341"/></StgValue>
</operation>

<operation id="85" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="15" op_0_bw="14">
<![CDATA[
.preheader2.preheader:2  %zext_ln341_1 = zext i14 %tmp_36 to i15

]]></Node>
<StgValue><ssdm name="zext_ln341_1"/></StgValue>
</operation>

<operation id="86" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="12" op_0_bw="12" op_1_bw="4" op_2_bw="8">
<![CDATA[
.preheader2.preheader:3  %tmp_37 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %i9_0, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="87" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="15" op_0_bw="12">
<![CDATA[
.preheader2.preheader:4  %zext_ln341_2 = zext i12 %tmp_37 to i15

]]></Node>
<StgValue><ssdm name="zext_ln341_2"/></StgValue>
</operation>

<operation id="88" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader2.preheader:5  %sub_ln341 = sub i15 %zext_ln341_1, %zext_ln341_2

]]></Node>
<StgValue><ssdm name="sub_ln341"/></StgValue>
</operation>

<operation id="89" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="12">
<![CDATA[
.preheader2.preheader:6  %tmp_38 = call i16 @_ssdm_op_BitConcatenate.i16.i4.i12(i4 %i9_0, i12 0)

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="90" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="17" op_0_bw="16">
<![CDATA[
.preheader2.preheader:7  %zext_ln352 = zext i16 %tmp_38 to i17

]]></Node>
<StgValue><ssdm name="zext_ln352"/></StgValue>
</operation>

<operation id="91" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader2.preheader:8  %sub_ln352 = sub i17 %zext_ln352, %zext_ln341

]]></Node>
<StgValue><ssdm name="sub_ln352"/></StgValue>
</operation>

<operation id="92" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0">
<![CDATA[
.preheader2.preheader:9  br label %3

]]></Node>
<StgValue><ssdm name="br_ln338"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="93" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="22" op_0_bw="22" op_1_bw="0" op_2_bw="22" op_3_bw="0">
<![CDATA[
:0  %indvar_flatten = phi i22 [ 0, %.preheader2.preheader ], [ %add_ln338, %l_j12 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="94" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
:1  %k4_0 = phi i10 [ 0, %.preheader2.preheader ], [ %select_ln341_1, %l_j12 ]

]]></Node>
<StgValue><ssdm name="k4_0"/></StgValue>
</operation>

<operation id="95" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
:2  %j12_0 = phi i12 [ 0, %.preheader2.preheader ], [ %j12, %l_j12 ]

]]></Node>
<StgValue><ssdm name="j12_0"/></StgValue>
</operation>

<operation id="96" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="22" op_1_bw="22">
<![CDATA[
:3  %icmp_ln338 = icmp eq i22 %indvar_flatten, -1835008

]]></Node>
<StgValue><ssdm name="icmp_ln338"/></StgValue>
</operation>

<operation id="97" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
:4  %add_ln338 = add i22 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="add_ln338"/></StgValue>
</operation>

<operation id="98" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln338, label %.preheader1.preheader, label %l_j12

]]></Node>
<StgValue><ssdm name="br_ln338"/></StgValue>
</operation>

<operation id="99" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln338" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
l_j12:0  %k4 = add i10 %k4_0, 1

]]></Node>
<StgValue><ssdm name="k4"/></StgValue>
</operation>

<operation id="100" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln338" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
l_j12:3  %icmp_ln339 = icmp eq i12 %j12_0, -1024

]]></Node>
<StgValue><ssdm name="icmp_ln339"/></StgValue>
</operation>

<operation id="101" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln338" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
l_j12:4  %select_ln341 = select i1 %icmp_ln339, i12 0, i12 %j12_0

]]></Node>
<StgValue><ssdm name="select_ln341"/></StgValue>
</operation>

<operation id="102" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln338" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
l_j12:5  %select_ln341_1 = select i1 %icmp_ln339, i10 %k4, i10 %k4_0

]]></Node>
<StgValue><ssdm name="select_ln341_1"/></StgValue>
</operation>

<operation id="103" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln338" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
l_j12:31  %j12 = add i12 %select_ln341, 1

]]></Node>
<StgValue><ssdm name="j12"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="104" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln338" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="23" op_0_bw="10">
<![CDATA[
l_j12:7  %zext_ln341_4 = zext i10 %select_ln341_1 to i23

]]></Node>
<StgValue><ssdm name="zext_ln341_4"/></StgValue>
</operation>

<operation id="105" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln338" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="22" op_0_bw="22" op_1_bw="12" op_2_bw="10">
<![CDATA[
l_j12:16  %tmp_39 = call i22 @_ssdm_op_BitConcatenate.i22.i12.i10(i12 %select_ln341, i10 0)

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="106" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln338" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="23" op_0_bw="22">
<![CDATA[
l_j12:17  %zext_ln342_1 = zext i22 %tmp_39 to i23

]]></Node>
<StgValue><ssdm name="zext_ln342_1"/></StgValue>
</operation>

<operation id="107" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln338" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
l_j12:18  %tmp_40 = call i20 @_ssdm_op_BitConcatenate.i20.i12.i8(i12 %select_ln341, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="108" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln338" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="23" op_0_bw="20">
<![CDATA[
l_j12:19  %zext_ln342_2 = zext i20 %tmp_40 to i23

]]></Node>
<StgValue><ssdm name="zext_ln342_2"/></StgValue>
</operation>

<operation id="109" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln338" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
l_j12:20  %sub_ln342 = sub i23 %zext_ln342_1, %zext_ln342_2

]]></Node>
<StgValue><ssdm name="sub_ln342"/></StgValue>
</operation>

<operation id="110" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln338" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
l_j12:21  %add_ln342 = add i23 %sub_ln342, %zext_ln341_4

]]></Node>
<StgValue><ssdm name="add_ln342"/></StgValue>
</operation>

<operation id="111" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln338" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="23">
<![CDATA[
l_j12:22  %sext_ln342 = sext i23 %add_ln342 to i64

]]></Node>
<StgValue><ssdm name="sext_ln342"/></StgValue>
</operation>

<operation id="112" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln338" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="22" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_j12:23  %v164_addr = getelementptr [2359296 x float]* %v164, i64 0, i64 %sext_ln342

]]></Node>
<StgValue><ssdm name="v164_addr"/></StgValue>
</operation>

<operation id="113" st_id="8" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln338" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="22">
<![CDATA[
l_j12:24  %v175 = load float* %v164_addr, align 4

]]></Node>
<StgValue><ssdm name="v175"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="114" st_id="9" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln338" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="22">
<![CDATA[
l_j12:24  %v175 = load float* %v164_addr, align 4

]]></Node>
<StgValue><ssdm name="v175"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="115" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln338" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="15" op_0_bw="10">
<![CDATA[
l_j12:6  %zext_ln341_3 = zext i10 %select_ln341_1 to i15

]]></Node>
<StgValue><ssdm name="zext_ln341_3"/></StgValue>
</operation>

<operation id="116" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln338" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
l_j12:8  %add_ln341 = add i15 %sub_ln341, %zext_ln341_3

]]></Node>
<StgValue><ssdm name="add_ln341"/></StgValue>
</operation>

<operation id="117" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln338" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="15">
<![CDATA[
l_j12:9  %sext_ln341 = sext i15 %add_ln341 to i64

]]></Node>
<StgValue><ssdm name="sext_ln341"/></StgValue>
</operation>

<operation id="118" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln338" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_j12:10  %v163_addr = getelementptr [9216 x float]* %v163, i64 0, i64 %sext_ln341

]]></Node>
<StgValue><ssdm name="v163_addr"/></StgValue>
</operation>

<operation id="119" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln338" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="14">
<![CDATA[
l_j12:11  %v163_load = load float* %v163_addr, align 4

]]></Node>
<StgValue><ssdm name="v163_load"/></StgValue>
</operation>

<operation id="120" st_id="10" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln338" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="22">
<![CDATA[
l_j12:24  %v175 = load float* %v164_addr, align 4

]]></Node>
<StgValue><ssdm name="v175"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="121" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln338" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="14">
<![CDATA[
l_j12:11  %v163_load = load float* %v163_addr, align 4

]]></Node>
<StgValue><ssdm name="v163_load"/></StgValue>
</operation>

<operation id="122" st_id="11" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln338" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="22">
<![CDATA[
l_j12:24  %v175 = load float* %v164_addr, align 4

]]></Node>
<StgValue><ssdm name="v175"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="123" st_id="12" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln338" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j12:25  %v176 = fmul float %v163_load, %v175

]]></Node>
<StgValue><ssdm name="v176"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="124" st_id="13" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln338" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j12:25  %v176 = fmul float %v163_load, %v175

]]></Node>
<StgValue><ssdm name="v176"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="125" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln338" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="12">
<![CDATA[
l_j12:15  %zext_ln342 = zext i12 %select_ln341 to i64

]]></Node>
<StgValue><ssdm name="zext_ln342"/></StgValue>
</operation>

<operation id="126" st_id="14" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln338" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j12:25  %v176 = fmul float %v163_load, %v175

]]></Node>
<StgValue><ssdm name="v176"/></StgValue>
</operation>

<operation id="127" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln338" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_j12:26  %v170_addr_2 = getelementptr inbounds [3072 x float]* %v170, i64 0, i64 %zext_ln342

]]></Node>
<StgValue><ssdm name="v170_addr_2"/></StgValue>
</operation>

<operation id="128" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln338" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="12">
<![CDATA[
l_j12:27  %v177 = load float* %v170_addr_2, align 4

]]></Node>
<StgValue><ssdm name="v177"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="129" st_id="15" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln338" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j12:25  %v176 = fmul float %v163_load, %v175

]]></Node>
<StgValue><ssdm name="v176"/></StgValue>
</operation>

<operation id="130" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln338" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="12">
<![CDATA[
l_j12:27  %v177 = load float* %v170_addr_2, align 4

]]></Node>
<StgValue><ssdm name="v177"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="131" st_id="16" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln338" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j12:28  %v178 = fadd float %v177, %v176

]]></Node>
<StgValue><ssdm name="v178"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="132" st_id="17" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln338" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j12:28  %v178 = fadd float %v177, %v176

]]></Node>
<StgValue><ssdm name="v178"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="133" st_id="18" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln338" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j12:28  %v178 = fadd float %v177, %v176

]]></Node>
<StgValue><ssdm name="v178"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="134" st_id="19" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln338" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j12:28  %v178 = fadd float %v177, %v176

]]></Node>
<StgValue><ssdm name="v178"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="135" st_id="20" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln338" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j12:28  %v178 = fadd float %v177, %v176

]]></Node>
<StgValue><ssdm name="v178"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="136" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln338" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l_j12:1  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @l_S_k_0_k4_l_j12_str)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="137" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln338" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
l_j12:2  %empty_368 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2359296, i64 2359296, i64 2359296)

]]></Node>
<StgValue><ssdm name="empty_368"/></StgValue>
</operation>

<operation id="138" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln338" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l_j12:12  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str42) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln339"/></StgValue>
</operation>

<operation id="139" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln338" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l_j12:13  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str42)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="140" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln338" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
l_j12:14  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln340"/></StgValue>
</operation>

<operation id="141" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln338" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="32">
<![CDATA[
l_j12:29  store float %v178, float* %v170_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln346"/></StgValue>
</operation>

<operation id="142" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln338" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
l_j12:30  %empty_369 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str42, i32 %tmp_1)

]]></Node>
<StgValue><ssdm name="empty_369"/></StgValue>
</operation>

<operation id="143" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln338" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0">
<![CDATA[
l_j12:32  br label %3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="144" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.preheader:0  br label %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln349"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="145" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
.preheader1:0  %j_back4_0 = phi i12 [ %j_back4, %l_j_back4 ], [ 0, %.preheader1.preheader ]

]]></Node>
<StgValue><ssdm name="j_back4_0"/></StgValue>
</operation>

<operation id="146" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader1:1  %icmp_ln349 = icmp eq i12 %j_back4_0, -1024

]]></Node>
<StgValue><ssdm name="icmp_ln349"/></StgValue>
</operation>

<operation id="147" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1:2  %empty_370 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3072, i64 3072, i64 3072)

]]></Node>
<StgValue><ssdm name="empty_370"/></StgValue>
</operation>

<operation id="148" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader1:3  %j_back4 = add i12 %j_back4_0, 1

]]></Node>
<StgValue><ssdm name="j_back4"/></StgValue>
</operation>

<operation id="149" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1:4  br i1 %icmp_ln349, label %.preheader.preheader, label %l_j_back4

]]></Node>
<StgValue><ssdm name="br_ln349"/></StgValue>
</operation>

<operation id="150" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="12">
<![CDATA[
l_j_back4:3  %zext_ln351 = zext i12 %j_back4_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln351"/></StgValue>
</operation>

<operation id="151" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="17" op_0_bw="12">
<![CDATA[
l_j_back4:4  %zext_ln352_1 = zext i12 %j_back4_0 to i17

]]></Node>
<StgValue><ssdm name="zext_ln352_1"/></StgValue>
</operation>

<operation id="152" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
l_j_back4:5  %add_ln352 = add i17 %sub_ln352, %zext_ln352_1

]]></Node>
<StgValue><ssdm name="add_ln352"/></StgValue>
</operation>

<operation id="153" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_j_back4:8  %v170_addr_1 = getelementptr inbounds [3072 x float]* %v170, i64 0, i64 %zext_ln351

]]></Node>
<StgValue><ssdm name="v170_addr_1"/></StgValue>
</operation>

<operation id="154" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="12">
<![CDATA[
l_j_back4:9  %v180 = load float* %v170_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v180"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="155" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l_j_back4:0  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str43) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln349"/></StgValue>
</operation>

<operation id="156" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l_j_back4:1  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str43)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="157" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
l_j_back4:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln350"/></StgValue>
</operation>

<operation id="158" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="17">
<![CDATA[
l_j_back4:6  %sext_ln352 = sext i17 %add_ln352 to i64

]]></Node>
<StgValue><ssdm name="sext_ln352"/></StgValue>
</operation>

<operation id="159" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_j_back4:7  %v166_addr_1 = getelementptr [36864 x float]* %v166, i64 0, i64 %sext_ln352

]]></Node>
<StgValue><ssdm name="v166_addr_1"/></StgValue>
</operation>

<operation id="160" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="12">
<![CDATA[
l_j_back4:9  %v180 = load float* %v170_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v180"/></StgValue>
</operation>

<operation id="161" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
l_j_back4:10  store float %v180, float* %v166_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln352"/></StgValue>
</operation>

<operation id="162" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
l_j_back4:11  %empty_371 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str43, i32 %tmp_2)

]]></Node>
<StgValue><ssdm name="empty_371"/></StgValue>
</operation>

<operation id="163" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0">
<![CDATA[
l_j_back4:12  br label %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln349"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="164" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln354"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="165" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
.preheader:0  %j13_0 = phi i12 [ %j13, %l_j13 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="j13_0"/></StgValue>
</operation>

<operation id="166" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:1  %icmp_ln354 = icmp eq i12 %j13_0, -1024

]]></Node>
<StgValue><ssdm name="icmp_ln354"/></StgValue>
</operation>

<operation id="167" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_372 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3072, i64 3072, i64 3072)

]]></Node>
<StgValue><ssdm name="empty_372"/></StgValue>
</operation>

<operation id="168" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:3  %j13 = add i12 %j13_0, 1

]]></Node>
<StgValue><ssdm name="j13"/></StgValue>
</operation>

<operation id="169" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %icmp_ln354, label %l_bias_i9_end, label %l_j13

]]></Node>
<StgValue><ssdm name="br_ln354"/></StgValue>
</operation>

<operation id="170" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln354" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="12">
<![CDATA[
l_j13:3  %zext_ln356 = zext i12 %j13_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln356"/></StgValue>
</operation>

<operation id="171" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln354" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="17" op_0_bw="12">
<![CDATA[
l_j13:4  %zext_ln357 = zext i12 %j13_0 to i17

]]></Node>
<StgValue><ssdm name="zext_ln357"/></StgValue>
</operation>

<operation id="172" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln354" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
l_j13:5  %add_ln357 = add i17 %sub_ln352, %zext_ln357

]]></Node>
<StgValue><ssdm name="add_ln357"/></StgValue>
</operation>

<operation id="173" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln354" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="17">
<![CDATA[
l_j13:6  %sext_ln357 = sext i17 %add_ln357 to i64

]]></Node>
<StgValue><ssdm name="sext_ln357"/></StgValue>
</operation>

<operation id="174" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln354" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_j13:7  %v166_addr_2 = getelementptr [36864 x float]* %v166, i64 0, i64 %sext_ln357

]]></Node>
<StgValue><ssdm name="v166_addr_2"/></StgValue>
</operation>

<operation id="175" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln354" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_j13:8  %v165_addr = getelementptr [3072 x float]* %v165, i64 0, i64 %zext_ln356

]]></Node>
<StgValue><ssdm name="v165_addr"/></StgValue>
</operation>

<operation id="176" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln354" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="12">
<![CDATA[
l_j13:9  %v182 = load float* %v165_addr, align 4

]]></Node>
<StgValue><ssdm name="v182"/></StgValue>
</operation>

<operation id="177" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln354" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="16">
<![CDATA[
l_j13:10  %v183 = load float* %v166_addr_2, align 4

]]></Node>
<StgValue><ssdm name="v183"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="178" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln354" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="12">
<![CDATA[
l_j13:9  %v182 = load float* %v165_addr, align 4

]]></Node>
<StgValue><ssdm name="v182"/></StgValue>
</operation>

<operation id="179" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln354" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="16">
<![CDATA[
l_j13:10  %v183 = load float* %v166_addr_2, align 4

]]></Node>
<StgValue><ssdm name="v183"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="180" st_id="28" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln354" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j13:11  %v184 = fadd float %v183, %v182

]]></Node>
<StgValue><ssdm name="v184"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="181" st_id="29" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln354" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j13:11  %v184 = fadd float %v183, %v182

]]></Node>
<StgValue><ssdm name="v184"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="182" st_id="30" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln354" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j13:11  %v184 = fadd float %v183, %v182

]]></Node>
<StgValue><ssdm name="v184"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="183" st_id="31" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln354" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j13:11  %v184 = fadd float %v183, %v182

]]></Node>
<StgValue><ssdm name="v184"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="184" st_id="32" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln354" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j13:11  %v184 = fadd float %v183, %v182

]]></Node>
<StgValue><ssdm name="v184"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="185" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln354" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l_j13:0  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str44) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln354"/></StgValue>
</operation>

<operation id="186" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln354" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l_j13:1  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str44)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="187" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln354" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
l_j13:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln355"/></StgValue>
</operation>

<operation id="188" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln354" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="32" op_1_bw="16" op_2_bw="32">
<![CDATA[
l_j13:12  store float %v184, float* %v166_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln359"/></StgValue>
</operation>

<operation id="189" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln354" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
l_j13:13  %empty_373 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str44, i32 %tmp_3)

]]></Node>
<StgValue><ssdm name="empty_373"/></StgValue>
</operation>

<operation id="190" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln354" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0">
<![CDATA[
l_j13:14  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln354"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="191" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
l_bias_i9_end:0  %empty_374 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str39, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_374"/></StgValue>
</operation>

<operation id="192" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0">
<![CDATA[
l_bias_i9_end:1  br label %.preheader3

]]></Node>
<StgValue><ssdm name="br_ln332"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
