Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (lin64) Build 1538259 Fri Apr  8 15:45:23 MDT 2016
| Date         : Fri Feb 24 20:31:12 2017
| Host         : abhogi running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_utilization -file Top_Acq_Track_utilization_synth.rpt -pb Top_Acq_Track_utilization_synth.pb
| Design       : Top_Acq_Track
| Device       : xcvu095ffva2104-2
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+--------+-------+-----------+-------+
|          Site Type         |  Used  | Fixed | Available | Util% |
+----------------------------+--------+-------+-----------+-------+
| CLB LUTs*                  | 119569 |     0 |    537600 | 22.24 |
|   LUT as Logic             | 119548 |     0 |    537600 | 22.24 |
|   LUT as Memory            |     21 |     0 |     76800 |  0.03 |
|     LUT as Distributed RAM |      0 |     0 |           |       |
|     LUT as Shift Register  |     21 |     0 |           |       |
| CLB Registers              |  54943 |     0 |   1075200 |  5.11 |
|   Register as Flip Flop    |  54943 |     0 |   1075200 |  5.11 |
|   Register as Latch        |      0 |     0 |   1075200 |  0.00 |
| CARRY8                     |  10835 |     0 |     67200 | 16.12 |
| F7 Muxes                   |   5491 |     0 |    268800 |  2.04 |
| F8 Muxes                   |    754 |     0 |    134400 |  0.56 |
| F9 Muxes                   |      0 |     0 |     67200 |  0.00 |
+----------------------------+--------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 4174  |          Yes |         Set |            - |
| 50769 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |  130 |     0 |      1728 |  7.52 |
|   RAMB36/FIFO*    |    0 |     0 |      1728 |  0.00 |
|   RAMB18          |  260 |     0 |      3456 |  7.52 |
|     RAMB18E2 only |  260 |       |           |       |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |       768 |  0.00 |
+-----------+------+-------+-----------+-------+


4. I/O
------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| Bonded IOB |    2 |     0 |       832 |  0.24 |
+------------+------+-------+-----------+-------+


5. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    0 |     0 |       960 |  0.00 |
|   BUFGCE             |    0 |     0 |       384 |  0.00 |
|   BUFGCE_DIV         |    0 |     0 |        64 |  0.00 |
|   BUFG_GT            |    0 |     0 |       384 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |       128 |  0.00 |
| PLLE3_ADV            |    0 |     0 |        32 |  0.00 |
| MMCME3_ADV           |    0 |     0 |        16 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| CMAC            |    0 |     0 |         4 |  0.00 |
| GTHE3_CHANNEL   |    0 |     0 |        28 |  0.00 |
| GTHE3_COMMON    |    0 |     0 |         7 |  0.00 |
| GTYE3_CHANNEL   |    0 |     0 |        24 |  0.00 |
| GTYE3_COMMON    |    0 |     0 |         6 |  0.00 |
| IBUFDS_GTE3     |    0 |     0 |        26 |  0.00 |
| ILKN            |    0 |     0 |         6 |  0.00 |
| OBUFDS_GTE3     |    0 |     0 |        26 |  0.00 |
| OBUFDS_GTE3_ADV |    0 |     0 |        26 |  0.00 |
| PCIE_3_1        |    0 |     0 |         4 |  0.00 |
| SYSMONE1        |    0 |     0 |         1 |  0.00 |
+-----------------+------+-------+-----------+-------+


7. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE3 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+-------+---------------------+
| Ref Name |  Used | Functional Category |
+----------+-------+---------------------+
| FDRE     | 50769 |            Register |
| LUT3     | 44098 |                 CLB |
| LUT6     | 32418 |                 CLB |
| LUT4     | 28803 |                 CLB |
| LUT1     | 14672 |                 CLB |
| LUT5     | 11461 |                 CLB |
| CARRY8   | 10835 |                 CLB |
| LUT2     |  9701 |                 CLB |
| MUXF7    |  5491 |                 CLB |
| FDSE     |  4174 |            Register |
| MUXF8    |   754 |                 CLB |
| RAMB18E2 |   260 |           Block Ram |
| SRL16E   |    19 |                 CLB |
| SRLC32E  |     2 |                 CLB |
| OBUF     |     1 |                 I/O |
| INBUF    |     1 |                 I/O |
| IBUFCTRL |     1 |              Others |
+----------+-------+---------------------+


9. Black Boxes
--------------

+------------+------+
|  Ref Name  | Used |
+------------+------+
| blk_mem_Q  |    2 |
| blk_mem_I  |    2 |
| ila_3      |    1 |
| ila_2      |    1 |
| ila_1      |    1 |
| ila_0      |    1 |
| clk_wiz_0  |    1 |
| blk_mem_Q1 |    1 |
| blk_mem_I1 |    1 |
+------------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


