Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.1 (lin64) Build 2288692 Thu Jul 26 18:23:50 MDT 2018
| Date         : Wed Dec 19 10:02:53 2018
| Host         : a13p11 running 64-bit Ubuntu 18.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -file Basys3V6_timing_summary_routed.rpt -pb Basys3V6_timing_summary_routed.pb -rpx Basys3V6_timing_summary_routed.rpx -warn_on_violation
| Design       : Basys3V6
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 13 register/latch pins with no clock driven by root clock pin: UART_Wrapper/uart_baudClock_inst/baud_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 25 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 4901 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.979        0.000                      0                 6524        0.038        0.000                      0                 6524        3.000        0.000                       0                  4909  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)       Period(ns)      Frequency(MHz)
-----               ------------       ----------      --------------
mclk                {0.000 5.000}      10.000          100.000         
  clk_out1_timer    {0.000 5.000}      10.000          100.000         
  clk_out2_timer    {0.000 10.000}     20.000          50.000          
  clkfbout_timer    {0.000 5.000}      10.000          100.000         
sys_clk_pin         {0.000 5.000}      10.000          100.000         
  clk_out1_timer_1  {0.000 5.000}      10.000          100.000         
  clk_out2_timer_1  {0.000 10.000}     20.000          50.000          
  clkfbout_timer_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
mclk                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_out1_timer          5.426        0.000                      0                   80        0.166        0.000                      0                   80        4.500        0.000                       0                    55  
  clk_out2_timer          2.979        0.000                      0                 6424        0.121        0.000                      0                 6424        8.750        0.000                       0                  4850  
  clkfbout_timer                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                           3.000        0.000                       0                     1  
  clk_out1_timer_1        5.427        0.000                      0                   80        0.166        0.000                      0                   80        4.500        0.000                       0                    55  
  clk_out2_timer_1        2.981        0.000                      0                 6424        0.121        0.000                      0                 6424        8.750        0.000                       0                  4850  
  clkfbout_timer_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_timer_1  clk_out1_timer          5.426        0.000                      0                   80        0.092        0.000                      0                   80  
clk_out1_timer    clk_out2_timer          4.546        0.000                      0                   13        0.150        0.000                      0                   13  
clk_out1_timer_1  clk_out2_timer          4.546        0.000                      0                   13        0.150        0.000                      0                   13  
clk_out2_timer_1  clk_out2_timer          2.979        0.000                      0                 6424        0.038        0.000                      0                 6424  
clk_out1_timer    clk_out1_timer_1        5.426        0.000                      0                   80        0.092        0.000                      0                   80  
clk_out1_timer    clk_out2_timer_1        4.548        0.000                      0                   13        0.152        0.000                      0                   13  
clk_out2_timer    clk_out2_timer_1        2.979        0.000                      0                 6424        0.038        0.000                      0                 6424  
clk_out1_timer_1  clk_out2_timer_1        4.548        0.000                      0                   13        0.152        0.000                      0                   13  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_out2_timer     clk_out1_timer           5.059        0.000                      0                   15        1.005        0.000                      0                   15  
**async_default**  clk_out2_timer_1   clk_out1_timer           5.061        0.000                      0                   15        1.007        0.000                      0                   15  
**async_default**  clk_out2_timer     clk_out1_timer_1         5.059        0.000                      0                   15        1.005        0.000                      0                   15  
**async_default**  clk_out2_timer_1   clk_out1_timer_1         5.061        0.000                      0                   15        1.007        0.000                      0                   15  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  mclk
  To Clock:  mclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_timer
  To Clock:  clk_out1_timer

Setup :            0  Failing Endpoints,  Worst Slack        5.426ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.426ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        3.976ns  (logic 1.266ns (31.842%)  route 2.710ns (68.158%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 8.430 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.540    -0.972    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X12Y72         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y72         FDRE (Prop_fdre_C_Q)         0.518    -0.454 f  UART_Wrapper/uart_baudClock_inst/count_reg[3]/Q
                         net (fo=6, routed)           0.837     0.383    UART_Wrapper/uart_baudClock_inst/count_reg__0[3]
    SLICE_X12Y72         LUT6 (Prop_lut6_I4_O)        0.124     0.507 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.625     1.132    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X12Y73         LUT6 (Prop_lut6_I2_O)        0.124     1.256 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.256    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.632 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.739     2.371    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X12Y74         LUT2 (Prop_lut2_I1_O)        0.124     2.495 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.509     3.004    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X12Y72         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.426     8.430    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X12Y72         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
                         clock pessimism              0.598     9.028    
                         clock uncertainty           -0.074     8.954    
    SLICE_X12Y72         FDRE (Setup_fdre_C_R)       -0.524     8.430    UART_Wrapper/uart_baudClock_inst/count_reg[3]
  -------------------------------------------------------------------
                         required time                          8.430    
                         arrival time                          -3.004    
  -------------------------------------------------------------------
                         slack                                  5.426    

Slack (MET) :             5.426ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        3.976ns  (logic 1.266ns (31.842%)  route 2.710ns (68.158%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 8.430 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.540    -0.972    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X12Y72         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y72         FDRE (Prop_fdre_C_Q)         0.518    -0.454 f  UART_Wrapper/uart_baudClock_inst/count_reg[3]/Q
                         net (fo=6, routed)           0.837     0.383    UART_Wrapper/uart_baudClock_inst/count_reg__0[3]
    SLICE_X12Y72         LUT6 (Prop_lut6_I4_O)        0.124     0.507 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.625     1.132    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X12Y73         LUT6 (Prop_lut6_I2_O)        0.124     1.256 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.256    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.632 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.739     2.371    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X12Y74         LUT2 (Prop_lut2_I1_O)        0.124     2.495 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.509     3.004    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X12Y72         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.426     8.430    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X12Y72         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                         clock pessimism              0.598     9.028    
                         clock uncertainty           -0.074     8.954    
    SLICE_X12Y72         FDRE (Setup_fdre_C_R)       -0.524     8.430    UART_Wrapper/uart_baudClock_inst/count_reg[4]
  -------------------------------------------------------------------
                         required time                          8.430    
                         arrival time                          -3.004    
  -------------------------------------------------------------------
                         slack                                  5.426    

Slack (MET) :             5.426ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        3.976ns  (logic 1.266ns (31.842%)  route 2.710ns (68.158%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 8.430 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.540    -0.972    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X12Y72         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y72         FDRE (Prop_fdre_C_Q)         0.518    -0.454 f  UART_Wrapper/uart_baudClock_inst/count_reg[3]/Q
                         net (fo=6, routed)           0.837     0.383    UART_Wrapper/uart_baudClock_inst/count_reg__0[3]
    SLICE_X12Y72         LUT6 (Prop_lut6_I4_O)        0.124     0.507 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.625     1.132    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X12Y73         LUT6 (Prop_lut6_I2_O)        0.124     1.256 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.256    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.632 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.739     2.371    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X12Y74         LUT2 (Prop_lut2_I1_O)        0.124     2.495 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.509     3.004    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X12Y72         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.426     8.430    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X12Y72         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/C
                         clock pessimism              0.598     9.028    
                         clock uncertainty           -0.074     8.954    
    SLICE_X12Y72         FDRE (Setup_fdre_C_R)       -0.524     8.430    UART_Wrapper/uart_baudClock_inst/count_reg[5]
  -------------------------------------------------------------------
                         required time                          8.430    
                         arrival time                          -3.004    
  -------------------------------------------------------------------
                         slack                                  5.426    

Slack (MET) :             5.499ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        3.976ns  (logic 1.266ns (31.842%)  route 2.710ns (68.158%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 8.430 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.540    -0.972    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X12Y72         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y72         FDRE (Prop_fdre_C_Q)         0.518    -0.454 f  UART_Wrapper/uart_baudClock_inst/count_reg[3]/Q
                         net (fo=6, routed)           0.837     0.383    UART_Wrapper/uart_baudClock_inst/count_reg__0[3]
    SLICE_X12Y72         LUT6 (Prop_lut6_I4_O)        0.124     0.507 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.625     1.132    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X12Y73         LUT6 (Prop_lut6_I2_O)        0.124     1.256 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.256    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.632 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.739     2.371    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X12Y74         LUT2 (Prop_lut2_I1_O)        0.124     2.495 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.509     3.004    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X13Y72         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.426     8.430    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X13Y72         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
                         clock pessimism              0.576     9.006    
                         clock uncertainty           -0.074     8.932    
    SLICE_X13Y72         FDRE (Setup_fdre_C_R)       -0.429     8.503    UART_Wrapper/uart_baudClock_inst/count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.503    
                         arrival time                          -3.004    
  -------------------------------------------------------------------
                         slack                                  5.499    

Slack (MET) :             5.499ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        3.976ns  (logic 1.266ns (31.842%)  route 2.710ns (68.158%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 8.430 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.540    -0.972    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X12Y72         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y72         FDRE (Prop_fdre_C_Q)         0.518    -0.454 f  UART_Wrapper/uart_baudClock_inst/count_reg[3]/Q
                         net (fo=6, routed)           0.837     0.383    UART_Wrapper/uart_baudClock_inst/count_reg__0[3]
    SLICE_X12Y72         LUT6 (Prop_lut6_I4_O)        0.124     0.507 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.625     1.132    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X12Y73         LUT6 (Prop_lut6_I2_O)        0.124     1.256 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.256    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.632 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.739     2.371    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X12Y74         LUT2 (Prop_lut2_I1_O)        0.124     2.495 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.509     3.004    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X13Y72         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.426     8.430    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X13Y72         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/C
                         clock pessimism              0.576     9.006    
                         clock uncertainty           -0.074     8.932    
    SLICE_X13Y72         FDRE (Setup_fdre_C_R)       -0.429     8.503    UART_Wrapper/uart_baudClock_inst/count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.503    
                         arrival time                          -3.004    
  -------------------------------------------------------------------
                         slack                                  5.499    

Slack (MET) :             5.499ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        3.976ns  (logic 1.266ns (31.842%)  route 2.710ns (68.158%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 8.430 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.540    -0.972    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X12Y72         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y72         FDRE (Prop_fdre_C_Q)         0.518    -0.454 f  UART_Wrapper/uart_baudClock_inst/count_reg[3]/Q
                         net (fo=6, routed)           0.837     0.383    UART_Wrapper/uart_baudClock_inst/count_reg__0[3]
    SLICE_X12Y72         LUT6 (Prop_lut6_I4_O)        0.124     0.507 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.625     1.132    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X12Y73         LUT6 (Prop_lut6_I2_O)        0.124     1.256 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.256    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.632 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.739     2.371    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X12Y74         LUT2 (Prop_lut2_I1_O)        0.124     2.495 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.509     3.004    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X13Y72         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.426     8.430    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X13Y72         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
                         clock pessimism              0.576     9.006    
                         clock uncertainty           -0.074     8.932    
    SLICE_X13Y72         FDRE (Setup_fdre_C_R)       -0.429     8.503    UART_Wrapper/uart_baudClock_inst/count_reg[2]
  -------------------------------------------------------------------
                         required time                          8.503    
                         arrival time                          -3.004    
  -------------------------------------------------------------------
                         slack                                  5.499    

Slack (MET) :             5.499ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        3.976ns  (logic 1.266ns (31.842%)  route 2.710ns (68.158%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 8.430 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.540    -0.972    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X12Y72         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y72         FDRE (Prop_fdre_C_Q)         0.518    -0.454 f  UART_Wrapper/uart_baudClock_inst/count_reg[3]/Q
                         net (fo=6, routed)           0.837     0.383    UART_Wrapper/uart_baudClock_inst/count_reg__0[3]
    SLICE_X12Y72         LUT6 (Prop_lut6_I4_O)        0.124     0.507 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.625     1.132    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X12Y73         LUT6 (Prop_lut6_I2_O)        0.124     1.256 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.256    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.632 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.739     2.371    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X12Y74         LUT2 (Prop_lut2_I1_O)        0.124     2.495 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.509     3.004    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X13Y72         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.426     8.430    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X13Y72         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[6]/C
                         clock pessimism              0.576     9.006    
                         clock uncertainty           -0.074     8.932    
    SLICE_X13Y72         FDRE (Setup_fdre_C_R)       -0.429     8.503    UART_Wrapper/uart_baudClock_inst/count_reg[6]
  -------------------------------------------------------------------
                         required time                          8.503    
                         arrival time                          -3.004    
  -------------------------------------------------------------------
                         slack                                  5.499    

Slack (MET) :             5.499ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        3.976ns  (logic 1.266ns (31.842%)  route 2.710ns (68.158%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 8.430 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.540    -0.972    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X12Y72         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y72         FDRE (Prop_fdre_C_Q)         0.518    -0.454 f  UART_Wrapper/uart_baudClock_inst/count_reg[3]/Q
                         net (fo=6, routed)           0.837     0.383    UART_Wrapper/uart_baudClock_inst/count_reg__0[3]
    SLICE_X12Y72         LUT6 (Prop_lut6_I4_O)        0.124     0.507 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.625     1.132    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X12Y73         LUT6 (Prop_lut6_I2_O)        0.124     1.256 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.256    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.632 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.739     2.371    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X12Y74         LUT2 (Prop_lut2_I1_O)        0.124     2.495 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.509     3.004    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X13Y72         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.426     8.430    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X13Y72         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[7]/C
                         clock pessimism              0.576     9.006    
                         clock uncertainty           -0.074     8.932    
    SLICE_X13Y72         FDRE (Setup_fdre_C_R)       -0.429     8.503    UART_Wrapper/uart_baudClock_inst/count_reg[7]
  -------------------------------------------------------------------
                         required time                          8.503    
                         arrival time                          -3.004    
  -------------------------------------------------------------------
                         slack                                  5.499    

Slack (MET) :             5.570ns  (required time - arrival time)
  Source:                 My_E190/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay1_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        3.981ns  (logic 0.642ns (16.126%)  route 3.339ns (83.874%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.619    -0.893    My_E190/clk_out1
    SLICE_X60Y23         FDRE                                         r  My_E190/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.375 f  My_E190/Q2_reg/Q
                         net (fo=1, routed)           0.667     0.293    My_E190/Q2
    SLICE_X60Y23         LUT2 (Prop_lut2_I1_O)        0.124     0.417 r  My_E190/delay1[4]_i_1/O
                         net (fo=21, routed)          2.672     3.089    Inst_debounce4/E[0]
    SLICE_X28Y14         FDCE                                         r  Inst_debounce4/delay1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.442     8.447    Inst_debounce4/clk_out1
    SLICE_X28Y14         FDCE                                         r  Inst_debounce4/delay1_reg[1]/C
                         clock pessimism              0.492     8.938    
                         clock uncertainty           -0.074     8.864    
    SLICE_X28Y14         FDCE (Setup_fdce_C_CE)      -0.205     8.659    Inst_debounce4/delay1_reg[1]
  -------------------------------------------------------------------
                         required time                          8.659    
                         arrival time                          -3.089    
  -------------------------------------------------------------------
                         slack                                  5.570    

Slack (MET) :             5.646ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        3.828ns  (logic 1.266ns (33.076%)  route 2.562ns (66.924%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 8.429 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.540    -0.972    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X12Y72         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y72         FDRE (Prop_fdre_C_Q)         0.518    -0.454 f  UART_Wrapper/uart_baudClock_inst/count_reg[3]/Q
                         net (fo=6, routed)           0.837     0.383    UART_Wrapper/uart_baudClock_inst/count_reg__0[3]
    SLICE_X12Y72         LUT6 (Prop_lut6_I4_O)        0.124     0.507 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.625     1.132    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X12Y73         LUT6 (Prop_lut6_I2_O)        0.124     1.256 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.256    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.632 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.739     2.371    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X12Y74         LUT2 (Prop_lut2_I1_O)        0.124     2.495 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.360     2.856    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X13Y73         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.425     8.429    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X13Y73         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[10]/C
                         clock pessimism              0.576     9.005    
                         clock uncertainty           -0.074     8.931    
    SLICE_X13Y73         FDRE (Setup_fdre_C_R)       -0.429     8.502    UART_Wrapper/uart_baudClock_inst/count_reg[10]
  -------------------------------------------------------------------
                         required time                          8.502    
                         arrival time                          -2.856    
  -------------------------------------------------------------------
                         slack                                  5.646    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 My_E190/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_E190/Q2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.785%)  route 0.116ns (45.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.583    -0.598    My_E190/clk_out1
    SLICE_X63Y23         FDRE                                         r  My_E190/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  My_E190/Q1_reg/Q
                         net (fo=2, routed)           0.116    -0.341    My_E190/Q1
    SLICE_X60Y23         FDRE                                         r  My_E190/Q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.849    -0.841    My_E190/clk_out1
    SLICE_X60Y23         FDRE                                         r  My_E190/Q2_reg/C
                         clock pessimism              0.274    -0.566    
    SLICE_X60Y23         FDRE (Hold_fdre_C_D)         0.059    -0.507    My_E190/Q2_reg
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.189ns (56.805%)  route 0.144ns (43.195%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.554    -0.627    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X13Y72         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/Q
                         net (fo=9, routed)           0.144    -0.343    UART_Wrapper/uart_baudClock_inst/count_reg__0[1]
    SLICE_X12Y72         LUT5 (Prop_lut5_I1_O)        0.048    -0.295 r  UART_Wrapper/uart_baudClock_inst/count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.295    UART_Wrapper/uart_baudClock_inst/count[4]_i_1_n_0
    SLICE_X12Y72         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.820    -0.869    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X12Y72         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                         clock pessimism              0.255    -0.614    
    SLICE_X12Y72         FDRE (Hold_fdre_C_D)         0.131    -0.483    UART_Wrapper/uart_baudClock_inst/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay3_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.306%)  route 0.124ns (46.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X32Y15         FDCE                                         r  Inst_debounce4/delay2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  Inst_debounce4/delay2_reg[1]/Q
                         net (fo=2, routed)           0.124    -0.358    Inst_debounce4/delay2[1]
    SLICE_X32Y15         FDCE                                         r  Inst_debounce4/delay3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.826    -0.864    Inst_debounce4/clk_out1
    SLICE_X32Y15         FDCE                                         r  Inst_debounce4/delay3_reg[1]/C
                         clock pessimism              0.241    -0.622    
    SLICE_X32Y15         FDCE (Hold_fdce_C_D)         0.070    -0.552    Inst_debounce4/delay3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.552    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay3_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.066%)  route 0.125ns (46.934%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X28Y15         FDCE                                         r  Inst_debounce4/delay2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y15         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  Inst_debounce4/delay2_reg[0]/Q
                         net (fo=2, routed)           0.125    -0.357    Inst_debounce4/delay2[0]
    SLICE_X28Y15         FDCE                                         r  Inst_debounce4/delay3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.827    -0.863    Inst_debounce4/clk_out1
    SLICE_X28Y15         FDCE                                         r  Inst_debounce4/delay3_reg[0]/C
                         clock pessimism              0.240    -0.622    
    SLICE_X28Y15         FDCE (Hold_fdce_C_D)         0.071    -0.551    Inst_debounce4/delay3_reg[0]
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.720%)  route 0.126ns (47.280%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X28Y15         FDCE                                         r  Inst_debounce4/delay1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y15         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  Inst_debounce4/delay1_reg[0]/Q
                         net (fo=2, routed)           0.126    -0.355    Inst_debounce4/delay1[0]
    SLICE_X28Y15         FDCE                                         r  Inst_debounce4/delay2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.827    -0.863    Inst_debounce4/clk_out1
    SLICE_X28Y15         FDCE                                         r  Inst_debounce4/delay2_reg[0]/C
                         clock pessimism              0.240    -0.622    
    SLICE_X28Y15         FDCE (Hold_fdce_C_D)         0.072    -0.550    Inst_debounce4/delay2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.412%)  route 0.144ns (43.588%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.554    -0.627    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X13Y72         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/Q
                         net (fo=9, routed)           0.144    -0.343    UART_Wrapper/uart_baudClock_inst/count_reg__0[1]
    SLICE_X12Y72         LUT4 (Prop_lut4_I2_O)        0.045    -0.298 r  UART_Wrapper/uart_baudClock_inst/count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.298    UART_Wrapper/uart_baudClock_inst/count[3]_i_1_n_0
    SLICE_X12Y72         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.820    -0.869    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X12Y72         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
                         clock pessimism              0.255    -0.614    
    SLICE_X12Y72         FDRE (Hold_fdre_C_D)         0.120    -0.494    UART_Wrapper/uart_baudClock_inst/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.736%)  route 0.148ns (44.264%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.554    -0.627    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X13Y72         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/Q
                         net (fo=9, routed)           0.148    -0.339    UART_Wrapper/uart_baudClock_inst/count_reg__0[1]
    SLICE_X12Y72         LUT6 (Prop_lut6_I3_O)        0.045    -0.294 r  UART_Wrapper/uart_baudClock_inst/count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.294    UART_Wrapper/uart_baudClock_inst/count[5]_i_1_n_0
    SLICE_X12Y72         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.820    -0.869    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X12Y72         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/C
                         clock pessimism              0.255    -0.614    
    SLICE_X12Y72         FDRE (Hold_fdre_C_D)         0.121    -0.493    UART_Wrapper/uart_baudClock_inst/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 D7seg_display/my_anodes_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D7seg_display/my_anodes_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.904%)  route 0.124ns (43.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.585    -0.596    D7seg_display/clk_out1
    SLICE_X64Y27         FDRE                                         r  D7seg_display/my_anodes_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  D7seg_display/my_anodes_reg[3]/Q
                         net (fo=2, routed)           0.124    -0.308    D7seg_display/my_anodes_reg[0]_0[3]
    SLICE_X64Y27         FDRE                                         r  D7seg_display/my_anodes_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.853    -0.837    D7seg_display/clk_out1
    SLICE_X64Y27         FDRE                                         r  D7seg_display/my_anodes_reg[0]/C
                         clock pessimism              0.240    -0.596    
    SLICE_X64Y27         FDRE (Hold_fdre_C_D)         0.059    -0.537    D7seg_display/my_anodes_reg[0]
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.950%)  route 0.195ns (58.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X28Y14         FDCE                                         r  Inst_debounce4/delay1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y14         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  Inst_debounce4/delay1_reg[1]/Q
                         net (fo=2, routed)           0.195    -0.286    Inst_debounce4/delay1[1]
    SLICE_X32Y15         FDCE                                         r  Inst_debounce4/delay2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.826    -0.864    Inst_debounce4/clk_out1
    SLICE_X32Y15         FDCE                                         r  Inst_debounce4/delay2_reg[1]/C
                         clock pessimism              0.274    -0.589    
    SLICE_X32Y15         FDCE (Hold_fdce_C_D)         0.070    -0.519    Inst_debounce4/delay2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay3_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.128ns (48.640%)  route 0.135ns (51.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X28Y15         FDCE                                         r  Inst_debounce4/delay2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y15         FDCE (Prop_fdce_C_Q)         0.128    -0.494 r  Inst_debounce4/delay2_reg[2]/Q
                         net (fo=2, routed)           0.135    -0.359    Inst_debounce4/delay2[2]
    SLICE_X28Y15         FDCE                                         r  Inst_debounce4/delay3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.827    -0.863    Inst_debounce4/clk_out1
    SLICE_X28Y15         FDCE                                         r  Inst_debounce4/delay3_reg[2]/C
                         clock pessimism              0.240    -0.622    
    SLICE_X28Y15         FDCE (Hold_fdce_C_D)         0.022    -0.600    Inst_debounce4/delay3_reg[2]
  -------------------------------------------------------------------
                         required time                          0.600    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.241    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_timer
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clk_gen/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X56Y24     D7seg_display/cpt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X56Y24     D7seg_display/cpt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y27     D7seg_display/my_anodes_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y27     D7seg_display/my_anodes_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y27     D7seg_display/my_anodes_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y27     D7seg_display/my_anodes_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X28Y15     Inst_debounce4/delay1_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X28Y14     Inst_debounce4/delay1_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y27     D7seg_display/my_anodes_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y27     D7seg_display/my_anodes_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y27     D7seg_display/my_anodes_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y27     D7seg_display/my_anodes_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y14     Inst_debounce4/delay1_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y14     Inst_debounce4/delay1_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y13     Inst_debounce4/delay1_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y13     Inst_debounce4/delay1_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X32Y15     Inst_debounce4/delay2_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X32Y15     Inst_debounce4/delay2_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y15     Inst_debounce4/delay1_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y14     Inst_debounce4/delay1_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y15     Inst_debounce4/delay1_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y15     Inst_debounce4/delay1_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y13     Inst_debounce4/delay1_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y15     Inst_debounce4/delay2_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y15     Inst_debounce4/delay2_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y13     Inst_debounce4/delay2_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y15     Inst_debounce4/delay3_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y15     Inst_debounce4/delay3_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_timer
  To Clock:  clk_out2_timer

Setup :            0  Failing Endpoints,  Worst Slack        2.979ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.979ns  (required time - arrival time)
  Source:                 my_Master/BufSwitch_reg/q_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram2/ram_reg_0_15_9_9/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        6.493ns  (logic 1.575ns (24.257%)  route 4.918ns (75.743%))
  Logic Levels:           5  (LUT2=4 LUT6=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 18.435 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.879ns = ( 9.121 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     5.731 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.633     9.121    my_Master/BufSwitch_reg/clk_out2
    SLICE_X58Y37         FDRE                                         r  my_Master/BufSwitch_reg/q_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y37         FDRE (Prop_fdre_C_Q)         0.459     9.580 r  my_Master/BufSwitch_reg/q_reg[9]/Q
                         net (fo=1, routed)           0.639    10.219    my_Master/BufSwitch_reg/Bswbus[9]
    SLICE_X58Y36         LUT2 (Prop_lut2_I0_O)        0.149    10.368 r  my_Master/BufSwitch_reg/ram_reg_0_15_9_9_i_25/O
                         net (fo=1, routed)           1.308    11.677    my_Master/HCU_Master/q_reg[9]_1
    SLICE_X54Y29         LUT2 (Prop_lut2_I1_O)        0.364    12.041 r  my_Master/HCU_Master/ram_reg_0_15_9_9_i_11/O
                         net (fo=1, routed)           0.832    12.873    my_Master/HCU_Master/ram_reg_0_15_9_9_i_11_n_0
    SLICE_X51Y21         LUT2 (Prop_lut2_I1_O)        0.355    13.228 r  my_Master/HCU_Master/ram_reg_0_15_9_9_i_6/O
                         net (fo=1, routed)           0.544    13.772    my_Master/HCU_Master/ram_reg_0_15_9_9_i_6_n_0
    SLICE_X51Y18         LUT2 (Prop_lut2_I0_O)        0.124    13.896 r  my_Master/HCU_Master/ram_reg_0_15_9_9_i_3/O
                         net (fo=4, routed)           0.777    14.673    my_Master/HCU_Master/Tbusst[9]
    SLICE_X35Y18         LUT6 (Prop_lut6_I2_O)        0.124    14.797 r  my_Master/HCU_Master/ram_reg_0_15_9_9_i_1__0/O
                         net (fo=2, routed)           0.817    15.614    my_Master/Stack_Master/ram2/ram_reg_0_15_9_9/D
    SLICE_X30Y23         RAMS32                                       r  my_Master/Stack_Master/ram2/ram_reg_0_15_9_9/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.430    18.435    my_Master/Stack_Master/ram2/ram_reg_0_15_9_9/WCLK
    SLICE_X30Y23         RAMS32                                       r  my_Master/Stack_Master/ram2/ram_reg_0_15_9_9/SP/CLK
                         clock pessimism              0.492    18.926    
                         clock uncertainty           -0.084    18.843    
    SLICE_X30Y23         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.249    18.594    my_Master/Stack_Master/ram2/ram_reg_0_15_9_9/SP
  -------------------------------------------------------------------
                         required time                         18.594    
                         arrival time                         -15.614    
  -------------------------------------------------------------------
                         slack                                  2.979    

Slack (MET) :             2.999ns  (required time - arrival time)
  Source:                 my_Master/BufSwitch_reg/q_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram3/ram_reg_0_15_9_9/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        6.551ns  (logic 1.575ns (24.041%)  route 4.976ns (75.959%))
  Logic Levels:           5  (LUT2=4 LUT6=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 18.441 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.879ns = ( 9.121 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     5.731 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.633     9.121    my_Master/BufSwitch_reg/clk_out2
    SLICE_X58Y37         FDRE                                         r  my_Master/BufSwitch_reg/q_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y37         FDRE (Prop_fdre_C_Q)         0.459     9.580 r  my_Master/BufSwitch_reg/q_reg[9]/Q
                         net (fo=1, routed)           0.639    10.219    my_Master/BufSwitch_reg/Bswbus[9]
    SLICE_X58Y36         LUT2 (Prop_lut2_I0_O)        0.149    10.368 r  my_Master/BufSwitch_reg/ram_reg_0_15_9_9_i_25/O
                         net (fo=1, routed)           1.308    11.677    my_Master/HCU_Master/q_reg[9]_1
    SLICE_X54Y29         LUT2 (Prop_lut2_I1_O)        0.364    12.041 r  my_Master/HCU_Master/ram_reg_0_15_9_9_i_11/O
                         net (fo=1, routed)           0.832    12.873    my_Master/HCU_Master/ram_reg_0_15_9_9_i_11_n_0
    SLICE_X51Y21         LUT2 (Prop_lut2_I1_O)        0.355    13.228 r  my_Master/HCU_Master/ram_reg_0_15_9_9_i_6/O
                         net (fo=1, routed)           0.544    13.772    my_Master/HCU_Master/ram_reg_0_15_9_9_i_6_n_0
    SLICE_X51Y18         LUT2 (Prop_lut2_I0_O)        0.124    13.896 r  my_Master/HCU_Master/ram_reg_0_15_9_9_i_3/O
                         net (fo=4, routed)           0.876    14.772    my_Master/HCU_Master/Tbusst[9]
    SLICE_X36Y18         LUT6 (Prop_lut6_I2_O)        0.124    14.896 r  my_Master/HCU_Master/ram_reg_0_15_9_9_i_1/O
                         net (fo=2, routed)           0.777    15.673    my_Master/Stack_Master/ram3/ram_reg_0_15_9_9/D
    SLICE_X42Y20         RAMS32                                       r  my_Master/Stack_Master/ram3/ram_reg_0_15_9_9/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.436    18.441    my_Master/Stack_Master/ram3/ram_reg_0_15_9_9/WCLK
    SLICE_X42Y20         RAMS32                                       r  my_Master/Stack_Master/ram3/ram_reg_0_15_9_9/SP/CLK
                         clock pessimism              0.564    19.004    
                         clock uncertainty           -0.084    18.921    
    SLICE_X42Y20         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.249    18.672    my_Master/Stack_Master/ram3/ram_reg_0_15_9_9/SP
  -------------------------------------------------------------------
                         required time                         18.672    
                         arrival time                         -15.673    
  -------------------------------------------------------------------
                         slack                                  2.999    

Slack (MET) :             3.062ns  (required time - arrival time)
  Source:                 my_Master/BufSwitch_reg/q_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram0/ram_reg_0_15_9_9/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        6.410ns  (logic 1.575ns (24.571%)  route 4.835ns (75.429%))
  Logic Levels:           5  (LUT2=4 LUT6=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 18.435 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.879ns = ( 9.121 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     5.731 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.633     9.121    my_Master/BufSwitch_reg/clk_out2
    SLICE_X58Y37         FDRE                                         r  my_Master/BufSwitch_reg/q_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y37         FDRE (Prop_fdre_C_Q)         0.459     9.580 r  my_Master/BufSwitch_reg/q_reg[9]/Q
                         net (fo=1, routed)           0.639    10.219    my_Master/BufSwitch_reg/Bswbus[9]
    SLICE_X58Y36         LUT2 (Prop_lut2_I0_O)        0.149    10.368 r  my_Master/BufSwitch_reg/ram_reg_0_15_9_9_i_25/O
                         net (fo=1, routed)           1.308    11.677    my_Master/HCU_Master/q_reg[9]_1
    SLICE_X54Y29         LUT2 (Prop_lut2_I1_O)        0.364    12.041 r  my_Master/HCU_Master/ram_reg_0_15_9_9_i_11/O
                         net (fo=1, routed)           0.832    12.873    my_Master/HCU_Master/ram_reg_0_15_9_9_i_11_n_0
    SLICE_X51Y21         LUT2 (Prop_lut2_I1_O)        0.355    13.228 r  my_Master/HCU_Master/ram_reg_0_15_9_9_i_6/O
                         net (fo=1, routed)           0.544    13.772    my_Master/HCU_Master/ram_reg_0_15_9_9_i_6_n_0
    SLICE_X51Y18         LUT2 (Prop_lut2_I0_O)        0.124    13.896 r  my_Master/HCU_Master/ram_reg_0_15_9_9_i_3/O
                         net (fo=4, routed)           0.886    14.782    my_Master/HCU_Master/Tbusst[9]
    SLICE_X35Y18         LUT6 (Prop_lut6_I2_O)        0.124    14.906 r  my_Master/HCU_Master/ram_reg_0_15_9_9_i_1__2/O
                         net (fo=2, routed)           0.625    15.531    my_Master/Stack_Master/ram0/ram_reg_0_15_9_9/D
    SLICE_X34Y22         RAMS32                                       r  my_Master/Stack_Master/ram0/ram_reg_0_15_9_9/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.430    18.435    my_Master/Stack_Master/ram0/ram_reg_0_15_9_9/WCLK
    SLICE_X34Y22         RAMS32                                       r  my_Master/Stack_Master/ram0/ram_reg_0_15_9_9/SP/CLK
                         clock pessimism              0.492    18.926    
                         clock uncertainty           -0.084    18.843    
    SLICE_X34Y22         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.249    18.594    my_Master/Stack_Master/ram0/ram_reg_0_15_9_9/SP
  -------------------------------------------------------------------
                         required time                         18.594    
                         arrival time                         -15.531    
  -------------------------------------------------------------------
                         slack                                  3.062    

Slack (MET) :             3.119ns  (required time - arrival time)
  Source:                 my_Master/BufSwitch_reg/q_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram1/ram_reg_0_15_9_9/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        6.352ns  (logic 1.575ns (24.797%)  route 4.777ns (75.203%))
  Logic Levels:           5  (LUT2=4 LUT6=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 18.433 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.879ns = ( 9.121 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     5.731 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.633     9.121    my_Master/BufSwitch_reg/clk_out2
    SLICE_X58Y37         FDRE                                         r  my_Master/BufSwitch_reg/q_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y37         FDRE (Prop_fdre_C_Q)         0.459     9.580 r  my_Master/BufSwitch_reg/q_reg[9]/Q
                         net (fo=1, routed)           0.639    10.219    my_Master/BufSwitch_reg/Bswbus[9]
    SLICE_X58Y36         LUT2 (Prop_lut2_I0_O)        0.149    10.368 r  my_Master/BufSwitch_reg/ram_reg_0_15_9_9_i_25/O
                         net (fo=1, routed)           1.308    11.677    my_Master/HCU_Master/q_reg[9]_1
    SLICE_X54Y29         LUT2 (Prop_lut2_I1_O)        0.364    12.041 r  my_Master/HCU_Master/ram_reg_0_15_9_9_i_11/O
                         net (fo=1, routed)           0.832    12.873    my_Master/HCU_Master/ram_reg_0_15_9_9_i_11_n_0
    SLICE_X51Y21         LUT2 (Prop_lut2_I1_O)        0.355    13.228 r  my_Master/HCU_Master/ram_reg_0_15_9_9_i_6/O
                         net (fo=1, routed)           0.544    13.772    my_Master/HCU_Master/ram_reg_0_15_9_9_i_6_n_0
    SLICE_X51Y18         LUT2 (Prop_lut2_I0_O)        0.124    13.896 r  my_Master/HCU_Master/ram_reg_0_15_9_9_i_3/O
                         net (fo=4, routed)           0.774    14.670    my_Master/HCU_Master/Tbusst[9]
    SLICE_X35Y18         LUT6 (Prop_lut6_I2_O)        0.124    14.794 r  my_Master/HCU_Master/ram_reg_0_15_9_9_i_1__1/O
                         net (fo=2, routed)           0.679    15.473    my_Master/Stack_Master/ram1/ram_reg_0_15_9_9/D
    SLICE_X30Y24         RAMS32                                       r  my_Master/Stack_Master/ram1/ram_reg_0_15_9_9/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.428    18.433    my_Master/Stack_Master/ram1/ram_reg_0_15_9_9/WCLK
    SLICE_X30Y24         RAMS32                                       r  my_Master/Stack_Master/ram1/ram_reg_0_15_9_9/SP/CLK
                         clock pessimism              0.492    18.924    
                         clock uncertainty           -0.084    18.841    
    SLICE_X30Y24         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.249    18.592    my_Master/Stack_Master/ram1/ram_reg_0_15_9_9/SP
  -------------------------------------------------------------------
                         required time                         18.592    
                         arrival time                         -15.473    
  -------------------------------------------------------------------
                         slack                                  3.119    

Slack (MET) :             3.130ns  (required time - arrival time)
  Source:                 my_Master/BufSwitch_reg/q_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/R2/q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        6.666ns  (logic 1.725ns (25.876%)  route 4.941ns (74.124%))
  Logic Levels:           6  (LUT2=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 18.435 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.879ns = ( 9.121 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     5.731 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.633     9.121    my_Master/BufSwitch_reg/clk_out2
    SLICE_X58Y37         FDRE                                         r  my_Master/BufSwitch_reg/q_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y37         FDRE (Prop_fdre_C_Q)         0.459     9.580 r  my_Master/BufSwitch_reg/q_reg[9]/Q
                         net (fo=1, routed)           0.639    10.219    my_Master/BufSwitch_reg/Bswbus[9]
    SLICE_X58Y36         LUT2 (Prop_lut2_I0_O)        0.149    10.368 r  my_Master/BufSwitch_reg/ram_reg_0_15_9_9_i_25/O
                         net (fo=1, routed)           1.308    11.677    my_Master/HCU_Master/q_reg[9]_1
    SLICE_X54Y29         LUT2 (Prop_lut2_I1_O)        0.364    12.041 r  my_Master/HCU_Master/ram_reg_0_15_9_9_i_11/O
                         net (fo=1, routed)           0.832    12.873    my_Master/HCU_Master/ram_reg_0_15_9_9_i_11_n_0
    SLICE_X51Y21         LUT2 (Prop_lut2_I1_O)        0.355    13.228 r  my_Master/HCU_Master/ram_reg_0_15_9_9_i_6/O
                         net (fo=1, routed)           0.544    13.772    my_Master/HCU_Master/ram_reg_0_15_9_9_i_6_n_0
    SLICE_X51Y18         LUT2 (Prop_lut2_I0_O)        0.124    13.896 r  my_Master/HCU_Master/ram_reg_0_15_9_9_i_3/O
                         net (fo=4, routed)           0.777    14.673    my_Master/HCU_Master/Tbusst[9]
    SLICE_X35Y18         LUT6 (Prop_lut6_I2_O)        0.124    14.797 r  my_Master/HCU_Master/ram_reg_0_15_9_9_i_1__0/O
                         net (fo=2, routed)           0.841    15.638    my_Master/HCU_Master/I2[9]
    SLICE_X33Y23         LUT3 (Prop_lut3_I2_O)        0.150    15.788 r  my_Master/HCU_Master/q[9]_i_1__0/O
                         net (fo=1, routed)           0.000    15.788    my_Master/Stack_Master/R2/IPdone_reg[9]
    SLICE_X33Y23         FDRE                                         r  my_Master/Stack_Master/R2/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.430    18.435    my_Master/Stack_Master/R2/clk_out2
    SLICE_X33Y23         FDRE                                         r  my_Master/Stack_Master/R2/q_reg[9]/C
                         clock pessimism              0.492    18.926    
                         clock uncertainty           -0.084    18.843    
    SLICE_X33Y23         FDRE (Setup_fdre_C_D)        0.075    18.918    my_Master/Stack_Master/R2/q_reg[9]
  -------------------------------------------------------------------
                         required time                         18.918    
                         arrival time                         -15.788    
  -------------------------------------------------------------------
                         slack                                  3.130    

Slack (MET) :             3.167ns  (required time - arrival time)
  Source:                 my_Master/BufSwitch_reg/q_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/R1/q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        6.631ns  (logic 1.462ns (22.050%)  route 5.169ns (77.950%))
  Logic Levels:           6  (LUT2=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 18.435 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.880ns = ( 9.120 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     5.731 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.632     9.120    my_Master/BufSwitch_reg/clk_out2
    SLICE_X58Y36         FDRE                                         r  my_Master/BufSwitch_reg/q_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y36         FDRE (Prop_fdre_C_Q)         0.459     9.579 r  my_Master/BufSwitch_reg/q_reg[8]/Q
                         net (fo=1, routed)           0.417     9.996    my_Master/BufSwitch_reg/Bswbus[8]
    SLICE_X58Y36         LUT2 (Prop_lut2_I0_O)        0.124    10.120 r  my_Master/BufSwitch_reg/ram_reg_0_15_8_8_i_25/O
                         net (fo=1, routed)           1.214    11.335    my_Master/HCU_Master/q_reg[8]_1
    SLICE_X55Y28         LUT2 (Prop_lut2_I1_O)        0.149    11.484 r  my_Master/HCU_Master/ram_reg_0_15_8_8_i_11/O
                         net (fo=1, routed)           0.912    12.396    my_Master/HCU_Master/ram_reg_0_15_8_8_i_11_n_0
    SLICE_X55Y22         LUT2 (Prop_lut2_I1_O)        0.332    12.728 r  my_Master/HCU_Master/ram_reg_0_15_8_8_i_6/O
                         net (fo=1, routed)           0.492    13.220    my_Master/HCU_Master/ram_reg_0_15_8_8_i_6_n_0
    SLICE_X54Y20         LUT2 (Prop_lut2_I0_O)        0.124    13.344 r  my_Master/HCU_Master/ram_reg_0_15_8_8_i_3/O
                         net (fo=4, routed)           1.094    14.437    my_Master/HCU_Master/Tbusst[8]
    SLICE_X33Y20         LUT6 (Prop_lut6_I2_O)        0.124    14.561 r  my_Master/HCU_Master/ram_reg_0_15_8_8_i_1__1/O
                         net (fo=2, routed)           1.040    15.601    my_Master/HCU_Master/I1[8]
    SLICE_X32Y26         LUT3 (Prop_lut3_I2_O)        0.150    15.751 r  my_Master/HCU_Master/q[8]_i_1__1/O
                         net (fo=1, routed)           0.000    15.751    my_Master/Stack_Master/R1/IPdone_reg[8]
    SLICE_X32Y26         FDRE                                         r  my_Master/Stack_Master/R1/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.430    18.435    my_Master/Stack_Master/R1/clk_out2
    SLICE_X32Y26         FDRE                                         r  my_Master/Stack_Master/R1/q_reg[8]/C
                         clock pessimism              0.492    18.926    
                         clock uncertainty           -0.084    18.843    
    SLICE_X32Y26         FDRE (Setup_fdre_C_D)        0.075    18.918    my_Master/Stack_Master/R1/q_reg[8]
  -------------------------------------------------------------------
                         required time                         18.918    
                         arrival time                         -15.751    
  -------------------------------------------------------------------
                         slack                                  3.167    

Slack (MET) :             3.198ns  (required time - arrival time)
  Source:                 my_Master/BufSwitch_reg/q_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/R0/q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        6.598ns  (logic 1.693ns (25.659%)  route 4.905ns (74.341%))
  Logic Levels:           6  (LUT2=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 18.435 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.879ns = ( 9.121 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     5.731 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.633     9.121    my_Master/BufSwitch_reg/clk_out2
    SLICE_X58Y37         FDRE                                         r  my_Master/BufSwitch_reg/q_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y37         FDRE (Prop_fdre_C_Q)         0.459     9.580 r  my_Master/BufSwitch_reg/q_reg[9]/Q
                         net (fo=1, routed)           0.639    10.219    my_Master/BufSwitch_reg/Bswbus[9]
    SLICE_X58Y36         LUT2 (Prop_lut2_I0_O)        0.149    10.368 r  my_Master/BufSwitch_reg/ram_reg_0_15_9_9_i_25/O
                         net (fo=1, routed)           1.308    11.677    my_Master/HCU_Master/q_reg[9]_1
    SLICE_X54Y29         LUT2 (Prop_lut2_I1_O)        0.364    12.041 r  my_Master/HCU_Master/ram_reg_0_15_9_9_i_11/O
                         net (fo=1, routed)           0.832    12.873    my_Master/HCU_Master/ram_reg_0_15_9_9_i_11_n_0
    SLICE_X51Y21         LUT2 (Prop_lut2_I1_O)        0.355    13.228 r  my_Master/HCU_Master/ram_reg_0_15_9_9_i_6/O
                         net (fo=1, routed)           0.544    13.772    my_Master/HCU_Master/ram_reg_0_15_9_9_i_6_n_0
    SLICE_X51Y18         LUT2 (Prop_lut2_I0_O)        0.124    13.896 r  my_Master/HCU_Master/ram_reg_0_15_9_9_i_3/O
                         net (fo=4, routed)           0.886    14.782    my_Master/HCU_Master/Tbusst[9]
    SLICE_X35Y18         LUT6 (Prop_lut6_I2_O)        0.124    14.906 r  my_Master/HCU_Master/ram_reg_0_15_9_9_i_1__2/O
                         net (fo=2, routed)           0.695    15.602    my_Master/HCU_Master/Y[9]
    SLICE_X35Y22         LUT3 (Prop_lut3_I2_O)        0.118    15.720 r  my_Master/HCU_Master/q[9]_i_1__2/O
                         net (fo=1, routed)           0.000    15.720    my_Master/Stack_Master/R0/D[9]
    SLICE_X35Y22         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.430    18.435    my_Master/Stack_Master/R0/clk_out2
    SLICE_X35Y22         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[9]/C
                         clock pessimism              0.492    18.926    
                         clock uncertainty           -0.084    18.843    
    SLICE_X35Y22         FDRE (Setup_fdre_C_D)        0.075    18.918    my_Master/Stack_Master/R0/q_reg[9]
  -------------------------------------------------------------------
                         required time                         18.918    
                         arrival time                         -15.720    
  -------------------------------------------------------------------
                         slack                                  3.198    

Slack (MET) :             3.247ns  (required time - arrival time)
  Source:                 my_Master/BufSwitch_reg/q_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/R1/q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        6.547ns  (logic 1.693ns (25.859%)  route 4.854ns (74.141%))
  Logic Levels:           6  (LUT2=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 18.433 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.879ns = ( 9.121 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     5.731 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.633     9.121    my_Master/BufSwitch_reg/clk_out2
    SLICE_X58Y37         FDRE                                         r  my_Master/BufSwitch_reg/q_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y37         FDRE (Prop_fdre_C_Q)         0.459     9.580 r  my_Master/BufSwitch_reg/q_reg[9]/Q
                         net (fo=1, routed)           0.639    10.219    my_Master/BufSwitch_reg/Bswbus[9]
    SLICE_X58Y36         LUT2 (Prop_lut2_I0_O)        0.149    10.368 r  my_Master/BufSwitch_reg/ram_reg_0_15_9_9_i_25/O
                         net (fo=1, routed)           1.308    11.677    my_Master/HCU_Master/q_reg[9]_1
    SLICE_X54Y29         LUT2 (Prop_lut2_I1_O)        0.364    12.041 r  my_Master/HCU_Master/ram_reg_0_15_9_9_i_11/O
                         net (fo=1, routed)           0.832    12.873    my_Master/HCU_Master/ram_reg_0_15_9_9_i_11_n_0
    SLICE_X51Y21         LUT2 (Prop_lut2_I1_O)        0.355    13.228 r  my_Master/HCU_Master/ram_reg_0_15_9_9_i_6/O
                         net (fo=1, routed)           0.544    13.772    my_Master/HCU_Master/ram_reg_0_15_9_9_i_6_n_0
    SLICE_X51Y18         LUT2 (Prop_lut2_I0_O)        0.124    13.896 r  my_Master/HCU_Master/ram_reg_0_15_9_9_i_3/O
                         net (fo=4, routed)           0.774    14.670    my_Master/HCU_Master/Tbusst[9]
    SLICE_X35Y18         LUT6 (Prop_lut6_I2_O)        0.124    14.794 r  my_Master/HCU_Master/ram_reg_0_15_9_9_i_1__1/O
                         net (fo=2, routed)           0.756    15.551    my_Master/HCU_Master/I1[9]
    SLICE_X32Y24         LUT3 (Prop_lut3_I2_O)        0.118    15.669 r  my_Master/HCU_Master/q[9]_i_1__1/O
                         net (fo=1, routed)           0.000    15.669    my_Master/Stack_Master/R1/IPdone_reg[9]
    SLICE_X32Y24         FDRE                                         r  my_Master/Stack_Master/R1/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.428    18.433    my_Master/Stack_Master/R1/clk_out2
    SLICE_X32Y24         FDRE                                         r  my_Master/Stack_Master/R1/q_reg[9]/C
                         clock pessimism              0.492    18.924    
                         clock uncertainty           -0.084    18.841    
    SLICE_X32Y24         FDRE (Setup_fdre_C_D)        0.075    18.916    my_Master/Stack_Master/R1/q_reg[9]
  -------------------------------------------------------------------
                         required time                         18.916    
                         arrival time                         -15.669    
  -------------------------------------------------------------------
                         slack                                  3.247    

Slack (MET) :             3.294ns  (required time - arrival time)
  Source:                 my_Master/BufSwitch_reg/q_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram1/ram_reg_0_15_8_8/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        6.199ns  (logic 1.312ns (21.166%)  route 4.887ns (78.834%))
  Logic Levels:           5  (LUT2=4 LUT6=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 18.433 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.880ns = ( 9.120 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     5.731 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.632     9.120    my_Master/BufSwitch_reg/clk_out2
    SLICE_X58Y36         FDRE                                         r  my_Master/BufSwitch_reg/q_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y36         FDRE (Prop_fdre_C_Q)         0.459     9.579 r  my_Master/BufSwitch_reg/q_reg[8]/Q
                         net (fo=1, routed)           0.417     9.996    my_Master/BufSwitch_reg/Bswbus[8]
    SLICE_X58Y36         LUT2 (Prop_lut2_I0_O)        0.124    10.120 r  my_Master/BufSwitch_reg/ram_reg_0_15_8_8_i_25/O
                         net (fo=1, routed)           1.214    11.335    my_Master/HCU_Master/q_reg[8]_1
    SLICE_X55Y28         LUT2 (Prop_lut2_I1_O)        0.149    11.484 r  my_Master/HCU_Master/ram_reg_0_15_8_8_i_11/O
                         net (fo=1, routed)           0.912    12.396    my_Master/HCU_Master/ram_reg_0_15_8_8_i_11_n_0
    SLICE_X55Y22         LUT2 (Prop_lut2_I1_O)        0.332    12.728 r  my_Master/HCU_Master/ram_reg_0_15_8_8_i_6/O
                         net (fo=1, routed)           0.492    13.220    my_Master/HCU_Master/ram_reg_0_15_8_8_i_6_n_0
    SLICE_X54Y20         LUT2 (Prop_lut2_I0_O)        0.124    13.344 r  my_Master/HCU_Master/ram_reg_0_15_8_8_i_3/O
                         net (fo=4, routed)           1.094    14.437    my_Master/HCU_Master/Tbusst[8]
    SLICE_X33Y20         LUT6 (Prop_lut6_I2_O)        0.124    14.561 r  my_Master/HCU_Master/ram_reg_0_15_8_8_i_1__1/O
                         net (fo=2, routed)           0.758    15.319    my_Master/Stack_Master/ram1/ram_reg_0_15_8_8/D
    SLICE_X30Y24         RAMS32                                       r  my_Master/Stack_Master/ram1/ram_reg_0_15_8_8/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.428    18.433    my_Master/Stack_Master/ram1/ram_reg_0_15_8_8/WCLK
    SLICE_X30Y24         RAMS32                                       r  my_Master/Stack_Master/ram1/ram_reg_0_15_8_8/SP/CLK
                         clock pessimism              0.492    18.924    
                         clock uncertainty           -0.084    18.841    
    SLICE_X30Y24         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.228    18.613    my_Master/Stack_Master/ram1/ram_reg_0_15_8_8/SP
  -------------------------------------------------------------------
                         required time                         18.613    
                         arrival time                         -15.319    
  -------------------------------------------------------------------
                         slack                                  3.294    

Slack (MET) :             3.353ns  (required time - arrival time)
  Source:                 my_Master/BufSwitch_reg/q_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram1/ram_reg_0_15_11_11/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        6.137ns  (logic 1.307ns (21.295%)  route 4.830ns (78.705%))
  Logic Levels:           5  (LUT2=4 LUT6=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 18.432 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.879ns = ( 9.121 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     5.731 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.633     9.121    my_Master/BufSwitch_reg/clk_out2
    SLICE_X59Y37         FDRE                                         r  my_Master/BufSwitch_reg/q_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y37         FDRE (Prop_fdre_C_Q)         0.459     9.580 r  my_Master/BufSwitch_reg/q_reg[11]/Q
                         net (fo=1, routed)           0.585    10.166    my_Master/BufSwitch_reg/Bswbus[11]
    SLICE_X58Y36         LUT2 (Prop_lut2_I0_O)        0.150    10.316 r  my_Master/BufSwitch_reg/ram_reg_0_15_11_11_i_25/O
                         net (fo=1, routed)           1.381    11.697    my_Master/HCU_Master/q_reg[11]_3
    SLICE_X55Y28         LUT2 (Prop_lut2_I1_O)        0.326    12.023 r  my_Master/HCU_Master/ram_reg_0_15_11_11_i_11/O
                         net (fo=1, routed)           0.877    12.900    my_Master/HCU_Master/ram_reg_0_15_11_11_i_11_n_0
    SLICE_X49Y21         LUT2 (Prop_lut2_I1_O)        0.124    13.024 r  my_Master/HCU_Master/ram_reg_0_15_11_11_i_6/O
                         net (fo=1, routed)           0.692    13.716    my_Master/HCU_Master/ram_reg_0_15_11_11_i_6_n_0
    SLICE_X40Y19         LUT2 (Prop_lut2_I0_O)        0.124    13.840 r  my_Master/HCU_Master/ram_reg_0_15_11_11_i_3/O
                         net (fo=4, routed)           0.640    14.480    my_Master/HCU_Master/Tbusst[11]
    SLICE_X35Y20         LUT6 (Prop_lut6_I2_O)        0.124    14.604 r  my_Master/HCU_Master/ram_reg_0_15_11_11_i_1__1/O
                         net (fo=2, routed)           0.655    15.259    my_Master/Stack_Master/ram1/ram_reg_0_15_11_11/D
    SLICE_X34Y25         RAMS32                                       r  my_Master/Stack_Master/ram1/ram_reg_0_15_11_11/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.427    18.432    my_Master/Stack_Master/ram1/ram_reg_0_15_11_11/WCLK
    SLICE_X34Y25         RAMS32                                       r  my_Master/Stack_Master/ram1/ram_reg_0_15_11_11/SP/CLK
                         clock pessimism              0.492    18.923    
                         clock uncertainty           -0.084    18.840    
    SLICE_X34Y25         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.228    18.612    my_Master/Stack_Master/ram1/ram_reg_0_15_11_11/SP
  -------------------------------------------------------------------
                         required time                         18.612    
                         arrival time                         -15.259    
  -------------------------------------------------------------------
                         slack                                  3.353    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/BufO_reg/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.141%)  route 0.068ns (26.859%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.559    -0.622    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/clk_out2
    SLICE_X31Y15         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q2_reg/Q
                         net (fo=3, routed)           0.068    -0.413    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q2
    SLICE_X30Y15         LUT3 (Prop_lut3_I0_O)        0.045    -0.368 r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/q[3]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.368    my_Master/Mwaitbtn.Inst_IPwaitBt/BufO_reg/D[3]
    SLICE_X30Y15         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/BufO_reg/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.826    -0.864    my_Master/Mwaitbtn.Inst_IPwaitBt/BufO_reg/clk_out2
    SLICE_X30Y15         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/BufO_reg/q_reg[3]/C
                         clock pessimism              0.254    -0.609    
    SLICE_X30Y15         FDRE (Hold_fdre_C_D)         0.120    -0.489    my_Master/Mwaitbtn.Inst_IPwaitBt/BufO_reg/q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.368    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.559    -0.622    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/clk_out2
    SLICE_X31Y15         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/Q
                         net (fo=3, routed)           0.068    -0.413    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1
    SLICE_X31Y15         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.826    -0.864    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/clk_out2
    SLICE_X31Y15         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q2_reg/C
                         clock pessimism              0.241    -0.622    
    SLICE_X31Y15         FDRE (Hold_fdre_C_D)         0.075    -0.547    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q2_reg
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                          -0.413    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.141ns (64.847%)  route 0.076ns (35.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.558    -0.623    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/clk_out2
    SLICE_X28Y16         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/Q
                         net (fo=3, routed)           0.076    -0.406    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1
    SLICE_X28Y16         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.826    -0.864    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/clk_out2
    SLICE_X28Y16         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q2_reg/C
                         clock pessimism              0.240    -0.623    
    SLICE_X28Y16         FDRE (Hold_fdre_C_D)         0.075    -0.548    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q2_reg
  -------------------------------------------------------------------
                         required time                          0.548    
                         arrival time                          -0.406    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 next_state_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            reset_Homade_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.565    -0.616    clk50
    SLICE_X54Y50         FDRE                                         r  next_state_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  next_state_reg_inv/Q
                         net (fo=1, routed)           0.056    -0.396    next_state_reg_inv_n_0
    SLICE_X54Y50         FDRE                                         r  reset_Homade_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.835    -0.854    clk50
    SLICE_X54Y50         FDRE                                         r  reset_Homade_reg/C
                         clock pessimism              0.238    -0.616    
    SLICE_X54Y50         FDRE (Hold_fdre_C_D)         0.060    -0.556    reset_Homade_reg
  -------------------------------------------------------------------
                         required time                          0.556    
                         arrival time                          -0.396    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.993%)  route 0.125ns (47.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.559    -0.622    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/clk_out2
    SLICE_X29Y15         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/Q
                         net (fo=3, routed)           0.125    -0.356    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1
    SLICE_X31Y14         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.827    -0.863    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/clk_out2
    SLICE_X31Y14         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q2_reg/C
                         clock pessimism              0.274    -0.588    
    SLICE_X31Y14         FDRE (Hold_fdre_C_D)         0.070    -0.518    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q2_reg
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/C
                            (falling edge-triggered cell FDSE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_0_5/RAMA/WADR2
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer fall@10.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        0.463ns  (logic 0.167ns (36.097%)  route 0.296ns (63.903%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns = ( 9.137 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.621ns = ( 9.379 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.560     9.379    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/clk_out2
    SLICE_X54Y32         FDSE                                         r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y32         FDSE (Prop_fdse_C_Q)         0.167     9.546 r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/Q
                         net (fo=52, routed)          0.296     9.841    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_0_5/ADDRD2
    SLICE_X52Y30         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_0_5/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.827     9.137    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_0_5/WCLK
    SLICE_X52Y30         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_0_5/RAMA/CLK  (IS_INVERTED)
                         clock pessimism              0.274     9.412    
    SLICE_X52Y30         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.258     9.670    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -9.670    
                         arrival time                           9.841    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/C
                            (falling edge-triggered cell FDSE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_0_5/RAMA_D1/WADR2
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer fall@10.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        0.463ns  (logic 0.167ns (36.097%)  route 0.296ns (63.903%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns = ( 9.137 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.621ns = ( 9.379 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.560     9.379    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/clk_out2
    SLICE_X54Y32         FDSE                                         r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y32         FDSE (Prop_fdse_C_Q)         0.167     9.546 r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/Q
                         net (fo=52, routed)          0.296     9.841    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_0_5/ADDRD2
    SLICE_X52Y30         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_0_5/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.827     9.137    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_0_5/WCLK
    SLICE_X52Y30         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_0_5/RAMA_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.274     9.412    
    SLICE_X52Y30         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.258     9.670    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -9.670    
                         arrival time                           9.841    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/C
                            (falling edge-triggered cell FDSE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_0_5/RAMB/WADR2
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer fall@10.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        0.463ns  (logic 0.167ns (36.097%)  route 0.296ns (63.903%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns = ( 9.137 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.621ns = ( 9.379 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.560     9.379    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/clk_out2
    SLICE_X54Y32         FDSE                                         r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y32         FDSE (Prop_fdse_C_Q)         0.167     9.546 r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/Q
                         net (fo=52, routed)          0.296     9.841    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_0_5/ADDRD2
    SLICE_X52Y30         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_0_5/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.827     9.137    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_0_5/WCLK
    SLICE_X52Y30         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_0_5/RAMB/CLK  (IS_INVERTED)
                         clock pessimism              0.274     9.412    
    SLICE_X52Y30         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.258     9.670    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -9.670    
                         arrival time                           9.841    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/C
                            (falling edge-triggered cell FDSE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_0_5/RAMB_D1/WADR2
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer fall@10.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        0.463ns  (logic 0.167ns (36.097%)  route 0.296ns (63.903%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns = ( 9.137 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.621ns = ( 9.379 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.560     9.379    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/clk_out2
    SLICE_X54Y32         FDSE                                         r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y32         FDSE (Prop_fdse_C_Q)         0.167     9.546 r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/Q
                         net (fo=52, routed)          0.296     9.841    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_0_5/ADDRD2
    SLICE_X52Y30         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_0_5/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.827     9.137    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_0_5/WCLK
    SLICE_X52Y30         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_0_5/RAMB_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.274     9.412    
    SLICE_X52Y30         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.258     9.670    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -9.670    
                         arrival time                           9.841    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/C
                            (falling edge-triggered cell FDSE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_0_5/RAMC/WADR2
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer fall@10.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        0.463ns  (logic 0.167ns (36.097%)  route 0.296ns (63.903%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns = ( 9.137 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.621ns = ( 9.379 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.560     9.379    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/clk_out2
    SLICE_X54Y32         FDSE                                         r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y32         FDSE (Prop_fdse_C_Q)         0.167     9.546 r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/Q
                         net (fo=52, routed)          0.296     9.841    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_0_5/ADDRD2
    SLICE_X52Y30         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_0_5/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.827     9.137    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_0_5/WCLK
    SLICE_X52Y30         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_0_5/RAMC/CLK  (IS_INVERTED)
                         clock pessimism              0.274     9.412    
    SLICE_X52Y30         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.258     9.670    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -9.670    
                         arrival time                           9.841    
  -------------------------------------------------------------------
                         slack                                  0.172    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_timer
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    clk_gen/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X33Y65     my_Master/Inst_mem_Master/multi_bank[24].bank/RAM64bit_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X32Y64     my_Master/Inst_mem_Master/multi_bank[24].bank/RAM64bit_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X29Y63     my_Master/Inst_mem_Master/multi_bank[24].bank/RAM64bit_reg[16]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X30Y64     my_Master/Inst_mem_Master/multi_bank[24].bank/RAM64bit_reg[17]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X30Y64     my_Master/Inst_mem_Master/multi_bank[24].bank/RAM64bit_reg[18]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X32Y63     my_Master/Inst_mem_Master/multi_bank[24].bank/RAM64bit_reg[19]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X34Y64     my_Master/Inst_mem_Master/multi_bank[24].bank/RAM64bit_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X32Y63     my_Master/Inst_mem_Master/multi_bank[24].bank/RAM64bit_reg[20]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y19     my_Master/Stack_Master/ram0/ram_reg_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y19     my_Master/Stack_Master/ram0/ram_reg_0_15_10_10/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y19     my_Master/Stack_Master/ram0/ram_reg_0_15_11_11/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y19     my_Master/Stack_Master/ram0/ram_reg_0_15_12_12/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y20     my_Master/Stack_Master/ram0/ram_reg_0_15_13_13/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y20     my_Master/Stack_Master/ram0/ram_reg_0_15_14_14/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y20     my_Master/Stack_Master/ram0/ram_reg_0_15_15_15/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y20     my_Master/Stack_Master/ram0/ram_reg_0_15_16_16/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y21     my_Master/Stack_Master/ram0/ram_reg_0_15_17_17/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y21     my_Master/Stack_Master/ram0/ram_reg_0_15_18_18/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y19     my_Master/Stack_Master/ram0/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y19     my_Master/Stack_Master/ram0/ram_reg_0_15_10_10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y19     my_Master/Stack_Master/ram0/ram_reg_0_15_11_11/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y19     my_Master/Stack_Master/ram0/ram_reg_0_15_12_12/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y20     my_Master/Stack_Master/ram0/ram_reg_0_15_13_13/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y20     my_Master/Stack_Master/ram0/ram_reg_0_15_14_14/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y20     my_Master/Stack_Master/ram0/ram_reg_0_15_15_15/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y20     my_Master/Stack_Master/ram0/ram_reg_0_15_16_16/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y21     my_Master/Stack_Master/ram0/ram_reg_0_15_17_17/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y21     my_Master/Stack_Master/ram0/ram_reg_0_15_18_18/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_timer
  To Clock:  clkfbout_timer

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_timer
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    clk_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_timer_1
  To Clock:  clk_out1_timer_1

Setup :            0  Failing Endpoints,  Worst Slack        5.427ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.427ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        3.976ns  (logic 1.266ns (31.842%)  route 2.710ns (68.158%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 8.430 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.540    -0.972    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X12Y72         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y72         FDRE (Prop_fdre_C_Q)         0.518    -0.454 f  UART_Wrapper/uart_baudClock_inst/count_reg[3]/Q
                         net (fo=6, routed)           0.837     0.383    UART_Wrapper/uart_baudClock_inst/count_reg__0[3]
    SLICE_X12Y72         LUT6 (Prop_lut6_I4_O)        0.124     0.507 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.625     1.132    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X12Y73         LUT6 (Prop_lut6_I2_O)        0.124     1.256 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.256    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.632 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.739     2.371    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X12Y74         LUT2 (Prop_lut2_I1_O)        0.124     2.495 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.509     3.004    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X12Y72         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.426     8.430    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X12Y72         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
                         clock pessimism              0.598     9.028    
                         clock uncertainty           -0.074     8.955    
    SLICE_X12Y72         FDRE (Setup_fdre_C_R)       -0.524     8.431    UART_Wrapper/uart_baudClock_inst/count_reg[3]
  -------------------------------------------------------------------
                         required time                          8.431    
                         arrival time                          -3.004    
  -------------------------------------------------------------------
                         slack                                  5.427    

Slack (MET) :             5.427ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        3.976ns  (logic 1.266ns (31.842%)  route 2.710ns (68.158%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 8.430 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.540    -0.972    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X12Y72         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y72         FDRE (Prop_fdre_C_Q)         0.518    -0.454 f  UART_Wrapper/uart_baudClock_inst/count_reg[3]/Q
                         net (fo=6, routed)           0.837     0.383    UART_Wrapper/uart_baudClock_inst/count_reg__0[3]
    SLICE_X12Y72         LUT6 (Prop_lut6_I4_O)        0.124     0.507 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.625     1.132    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X12Y73         LUT6 (Prop_lut6_I2_O)        0.124     1.256 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.256    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.632 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.739     2.371    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X12Y74         LUT2 (Prop_lut2_I1_O)        0.124     2.495 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.509     3.004    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X12Y72         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.426     8.430    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X12Y72         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                         clock pessimism              0.598     9.028    
                         clock uncertainty           -0.074     8.955    
    SLICE_X12Y72         FDRE (Setup_fdre_C_R)       -0.524     8.431    UART_Wrapper/uart_baudClock_inst/count_reg[4]
  -------------------------------------------------------------------
                         required time                          8.431    
                         arrival time                          -3.004    
  -------------------------------------------------------------------
                         slack                                  5.427    

Slack (MET) :             5.427ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        3.976ns  (logic 1.266ns (31.842%)  route 2.710ns (68.158%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 8.430 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.540    -0.972    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X12Y72         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y72         FDRE (Prop_fdre_C_Q)         0.518    -0.454 f  UART_Wrapper/uart_baudClock_inst/count_reg[3]/Q
                         net (fo=6, routed)           0.837     0.383    UART_Wrapper/uart_baudClock_inst/count_reg__0[3]
    SLICE_X12Y72         LUT6 (Prop_lut6_I4_O)        0.124     0.507 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.625     1.132    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X12Y73         LUT6 (Prop_lut6_I2_O)        0.124     1.256 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.256    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.632 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.739     2.371    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X12Y74         LUT2 (Prop_lut2_I1_O)        0.124     2.495 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.509     3.004    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X12Y72         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.426     8.430    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X12Y72         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/C
                         clock pessimism              0.598     9.028    
                         clock uncertainty           -0.074     8.955    
    SLICE_X12Y72         FDRE (Setup_fdre_C_R)       -0.524     8.431    UART_Wrapper/uart_baudClock_inst/count_reg[5]
  -------------------------------------------------------------------
                         required time                          8.431    
                         arrival time                          -3.004    
  -------------------------------------------------------------------
                         slack                                  5.427    

Slack (MET) :             5.500ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        3.976ns  (logic 1.266ns (31.842%)  route 2.710ns (68.158%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 8.430 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.540    -0.972    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X12Y72         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y72         FDRE (Prop_fdre_C_Q)         0.518    -0.454 f  UART_Wrapper/uart_baudClock_inst/count_reg[3]/Q
                         net (fo=6, routed)           0.837     0.383    UART_Wrapper/uart_baudClock_inst/count_reg__0[3]
    SLICE_X12Y72         LUT6 (Prop_lut6_I4_O)        0.124     0.507 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.625     1.132    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X12Y73         LUT6 (Prop_lut6_I2_O)        0.124     1.256 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.256    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.632 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.739     2.371    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X12Y74         LUT2 (Prop_lut2_I1_O)        0.124     2.495 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.509     3.004    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X13Y72         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.426     8.430    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X13Y72         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
                         clock pessimism              0.576     9.006    
                         clock uncertainty           -0.074     8.933    
    SLICE_X13Y72         FDRE (Setup_fdre_C_R)       -0.429     8.504    UART_Wrapper/uart_baudClock_inst/count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.504    
                         arrival time                          -3.004    
  -------------------------------------------------------------------
                         slack                                  5.500    

Slack (MET) :             5.500ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        3.976ns  (logic 1.266ns (31.842%)  route 2.710ns (68.158%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 8.430 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.540    -0.972    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X12Y72         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y72         FDRE (Prop_fdre_C_Q)         0.518    -0.454 f  UART_Wrapper/uart_baudClock_inst/count_reg[3]/Q
                         net (fo=6, routed)           0.837     0.383    UART_Wrapper/uart_baudClock_inst/count_reg__0[3]
    SLICE_X12Y72         LUT6 (Prop_lut6_I4_O)        0.124     0.507 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.625     1.132    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X12Y73         LUT6 (Prop_lut6_I2_O)        0.124     1.256 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.256    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.632 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.739     2.371    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X12Y74         LUT2 (Prop_lut2_I1_O)        0.124     2.495 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.509     3.004    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X13Y72         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.426     8.430    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X13Y72         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/C
                         clock pessimism              0.576     9.006    
                         clock uncertainty           -0.074     8.933    
    SLICE_X13Y72         FDRE (Setup_fdre_C_R)       -0.429     8.504    UART_Wrapper/uart_baudClock_inst/count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.504    
                         arrival time                          -3.004    
  -------------------------------------------------------------------
                         slack                                  5.500    

Slack (MET) :             5.500ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        3.976ns  (logic 1.266ns (31.842%)  route 2.710ns (68.158%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 8.430 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.540    -0.972    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X12Y72         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y72         FDRE (Prop_fdre_C_Q)         0.518    -0.454 f  UART_Wrapper/uart_baudClock_inst/count_reg[3]/Q
                         net (fo=6, routed)           0.837     0.383    UART_Wrapper/uart_baudClock_inst/count_reg__0[3]
    SLICE_X12Y72         LUT6 (Prop_lut6_I4_O)        0.124     0.507 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.625     1.132    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X12Y73         LUT6 (Prop_lut6_I2_O)        0.124     1.256 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.256    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.632 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.739     2.371    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X12Y74         LUT2 (Prop_lut2_I1_O)        0.124     2.495 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.509     3.004    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X13Y72         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.426     8.430    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X13Y72         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
                         clock pessimism              0.576     9.006    
                         clock uncertainty           -0.074     8.933    
    SLICE_X13Y72         FDRE (Setup_fdre_C_R)       -0.429     8.504    UART_Wrapper/uart_baudClock_inst/count_reg[2]
  -------------------------------------------------------------------
                         required time                          8.504    
                         arrival time                          -3.004    
  -------------------------------------------------------------------
                         slack                                  5.500    

Slack (MET) :             5.500ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        3.976ns  (logic 1.266ns (31.842%)  route 2.710ns (68.158%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 8.430 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.540    -0.972    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X12Y72         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y72         FDRE (Prop_fdre_C_Q)         0.518    -0.454 f  UART_Wrapper/uart_baudClock_inst/count_reg[3]/Q
                         net (fo=6, routed)           0.837     0.383    UART_Wrapper/uart_baudClock_inst/count_reg__0[3]
    SLICE_X12Y72         LUT6 (Prop_lut6_I4_O)        0.124     0.507 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.625     1.132    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X12Y73         LUT6 (Prop_lut6_I2_O)        0.124     1.256 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.256    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.632 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.739     2.371    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X12Y74         LUT2 (Prop_lut2_I1_O)        0.124     2.495 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.509     3.004    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X13Y72         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.426     8.430    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X13Y72         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[6]/C
                         clock pessimism              0.576     9.006    
                         clock uncertainty           -0.074     8.933    
    SLICE_X13Y72         FDRE (Setup_fdre_C_R)       -0.429     8.504    UART_Wrapper/uart_baudClock_inst/count_reg[6]
  -------------------------------------------------------------------
                         required time                          8.504    
                         arrival time                          -3.004    
  -------------------------------------------------------------------
                         slack                                  5.500    

Slack (MET) :             5.500ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        3.976ns  (logic 1.266ns (31.842%)  route 2.710ns (68.158%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 8.430 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.540    -0.972    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X12Y72         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y72         FDRE (Prop_fdre_C_Q)         0.518    -0.454 f  UART_Wrapper/uart_baudClock_inst/count_reg[3]/Q
                         net (fo=6, routed)           0.837     0.383    UART_Wrapper/uart_baudClock_inst/count_reg__0[3]
    SLICE_X12Y72         LUT6 (Prop_lut6_I4_O)        0.124     0.507 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.625     1.132    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X12Y73         LUT6 (Prop_lut6_I2_O)        0.124     1.256 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.256    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.632 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.739     2.371    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X12Y74         LUT2 (Prop_lut2_I1_O)        0.124     2.495 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.509     3.004    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X13Y72         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.426     8.430    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X13Y72         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[7]/C
                         clock pessimism              0.576     9.006    
                         clock uncertainty           -0.074     8.933    
    SLICE_X13Y72         FDRE (Setup_fdre_C_R)       -0.429     8.504    UART_Wrapper/uart_baudClock_inst/count_reg[7]
  -------------------------------------------------------------------
                         required time                          8.504    
                         arrival time                          -3.004    
  -------------------------------------------------------------------
                         slack                                  5.500    

Slack (MET) :             5.571ns  (required time - arrival time)
  Source:                 My_E190/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay1_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        3.981ns  (logic 0.642ns (16.126%)  route 3.339ns (83.874%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.619    -0.893    My_E190/clk_out1
    SLICE_X60Y23         FDRE                                         r  My_E190/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.375 f  My_E190/Q2_reg/Q
                         net (fo=1, routed)           0.667     0.293    My_E190/Q2
    SLICE_X60Y23         LUT2 (Prop_lut2_I1_O)        0.124     0.417 r  My_E190/delay1[4]_i_1/O
                         net (fo=21, routed)          2.672     3.089    Inst_debounce4/E[0]
    SLICE_X28Y14         FDCE                                         r  Inst_debounce4/delay1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.442     8.447    Inst_debounce4/clk_out1
    SLICE_X28Y14         FDCE                                         r  Inst_debounce4/delay1_reg[1]/C
                         clock pessimism              0.492     8.938    
                         clock uncertainty           -0.074     8.865    
    SLICE_X28Y14         FDCE (Setup_fdce_C_CE)      -0.205     8.660    Inst_debounce4/delay1_reg[1]
  -------------------------------------------------------------------
                         required time                          8.660    
                         arrival time                          -3.089    
  -------------------------------------------------------------------
                         slack                                  5.571    

Slack (MET) :             5.647ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        3.828ns  (logic 1.266ns (33.076%)  route 2.562ns (66.924%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 8.429 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.540    -0.972    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X12Y72         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y72         FDRE (Prop_fdre_C_Q)         0.518    -0.454 f  UART_Wrapper/uart_baudClock_inst/count_reg[3]/Q
                         net (fo=6, routed)           0.837     0.383    UART_Wrapper/uart_baudClock_inst/count_reg__0[3]
    SLICE_X12Y72         LUT6 (Prop_lut6_I4_O)        0.124     0.507 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.625     1.132    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X12Y73         LUT6 (Prop_lut6_I2_O)        0.124     1.256 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.256    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.632 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.739     2.371    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X12Y74         LUT2 (Prop_lut2_I1_O)        0.124     2.495 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.360     2.856    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X13Y73         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.425     8.429    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X13Y73         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[10]/C
                         clock pessimism              0.576     9.005    
                         clock uncertainty           -0.074     8.932    
    SLICE_X13Y73         FDRE (Setup_fdre_C_R)       -0.429     8.503    UART_Wrapper/uart_baudClock_inst/count_reg[10]
  -------------------------------------------------------------------
                         required time                          8.503    
                         arrival time                          -2.856    
  -------------------------------------------------------------------
                         slack                                  5.647    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 My_E190/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_E190/Q2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.785%)  route 0.116ns (45.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.583    -0.598    My_E190/clk_out1
    SLICE_X63Y23         FDRE                                         r  My_E190/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  My_E190/Q1_reg/Q
                         net (fo=2, routed)           0.116    -0.341    My_E190/Q1
    SLICE_X60Y23         FDRE                                         r  My_E190/Q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.849    -0.841    My_E190/clk_out1
    SLICE_X60Y23         FDRE                                         r  My_E190/Q2_reg/C
                         clock pessimism              0.274    -0.566    
    SLICE_X60Y23         FDRE (Hold_fdre_C_D)         0.059    -0.507    My_E190/Q2_reg
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.189ns (56.805%)  route 0.144ns (43.195%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.554    -0.627    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X13Y72         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/Q
                         net (fo=9, routed)           0.144    -0.343    UART_Wrapper/uart_baudClock_inst/count_reg__0[1]
    SLICE_X12Y72         LUT5 (Prop_lut5_I1_O)        0.048    -0.295 r  UART_Wrapper/uart_baudClock_inst/count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.295    UART_Wrapper/uart_baudClock_inst/count[4]_i_1_n_0
    SLICE_X12Y72         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.820    -0.869    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X12Y72         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                         clock pessimism              0.255    -0.614    
    SLICE_X12Y72         FDRE (Hold_fdre_C_D)         0.131    -0.483    UART_Wrapper/uart_baudClock_inst/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay3_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.306%)  route 0.124ns (46.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X32Y15         FDCE                                         r  Inst_debounce4/delay2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  Inst_debounce4/delay2_reg[1]/Q
                         net (fo=2, routed)           0.124    -0.358    Inst_debounce4/delay2[1]
    SLICE_X32Y15         FDCE                                         r  Inst_debounce4/delay3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.826    -0.864    Inst_debounce4/clk_out1
    SLICE_X32Y15         FDCE                                         r  Inst_debounce4/delay3_reg[1]/C
                         clock pessimism              0.241    -0.622    
    SLICE_X32Y15         FDCE (Hold_fdce_C_D)         0.070    -0.552    Inst_debounce4/delay3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.552    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay3_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.066%)  route 0.125ns (46.934%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X28Y15         FDCE                                         r  Inst_debounce4/delay2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y15         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  Inst_debounce4/delay2_reg[0]/Q
                         net (fo=2, routed)           0.125    -0.357    Inst_debounce4/delay2[0]
    SLICE_X28Y15         FDCE                                         r  Inst_debounce4/delay3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.827    -0.863    Inst_debounce4/clk_out1
    SLICE_X28Y15         FDCE                                         r  Inst_debounce4/delay3_reg[0]/C
                         clock pessimism              0.240    -0.622    
    SLICE_X28Y15         FDCE (Hold_fdce_C_D)         0.071    -0.551    Inst_debounce4/delay3_reg[0]
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.720%)  route 0.126ns (47.280%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X28Y15         FDCE                                         r  Inst_debounce4/delay1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y15         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  Inst_debounce4/delay1_reg[0]/Q
                         net (fo=2, routed)           0.126    -0.355    Inst_debounce4/delay1[0]
    SLICE_X28Y15         FDCE                                         r  Inst_debounce4/delay2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.827    -0.863    Inst_debounce4/clk_out1
    SLICE_X28Y15         FDCE                                         r  Inst_debounce4/delay2_reg[0]/C
                         clock pessimism              0.240    -0.622    
    SLICE_X28Y15         FDCE (Hold_fdce_C_D)         0.072    -0.550    Inst_debounce4/delay2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.412%)  route 0.144ns (43.588%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.554    -0.627    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X13Y72         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/Q
                         net (fo=9, routed)           0.144    -0.343    UART_Wrapper/uart_baudClock_inst/count_reg__0[1]
    SLICE_X12Y72         LUT4 (Prop_lut4_I2_O)        0.045    -0.298 r  UART_Wrapper/uart_baudClock_inst/count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.298    UART_Wrapper/uart_baudClock_inst/count[3]_i_1_n_0
    SLICE_X12Y72         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.820    -0.869    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X12Y72         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
                         clock pessimism              0.255    -0.614    
    SLICE_X12Y72         FDRE (Hold_fdre_C_D)         0.120    -0.494    UART_Wrapper/uart_baudClock_inst/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.736%)  route 0.148ns (44.264%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.554    -0.627    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X13Y72         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/Q
                         net (fo=9, routed)           0.148    -0.339    UART_Wrapper/uart_baudClock_inst/count_reg__0[1]
    SLICE_X12Y72         LUT6 (Prop_lut6_I3_O)        0.045    -0.294 r  UART_Wrapper/uart_baudClock_inst/count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.294    UART_Wrapper/uart_baudClock_inst/count[5]_i_1_n_0
    SLICE_X12Y72         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.820    -0.869    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X12Y72         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/C
                         clock pessimism              0.255    -0.614    
    SLICE_X12Y72         FDRE (Hold_fdre_C_D)         0.121    -0.493    UART_Wrapper/uart_baudClock_inst/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 D7seg_display/my_anodes_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D7seg_display/my_anodes_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.904%)  route 0.124ns (43.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.585    -0.596    D7seg_display/clk_out1
    SLICE_X64Y27         FDRE                                         r  D7seg_display/my_anodes_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  D7seg_display/my_anodes_reg[3]/Q
                         net (fo=2, routed)           0.124    -0.308    D7seg_display/my_anodes_reg[0]_0[3]
    SLICE_X64Y27         FDRE                                         r  D7seg_display/my_anodes_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.853    -0.837    D7seg_display/clk_out1
    SLICE_X64Y27         FDRE                                         r  D7seg_display/my_anodes_reg[0]/C
                         clock pessimism              0.240    -0.596    
    SLICE_X64Y27         FDRE (Hold_fdre_C_D)         0.059    -0.537    D7seg_display/my_anodes_reg[0]
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.950%)  route 0.195ns (58.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X28Y14         FDCE                                         r  Inst_debounce4/delay1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y14         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  Inst_debounce4/delay1_reg[1]/Q
                         net (fo=2, routed)           0.195    -0.286    Inst_debounce4/delay1[1]
    SLICE_X32Y15         FDCE                                         r  Inst_debounce4/delay2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.826    -0.864    Inst_debounce4/clk_out1
    SLICE_X32Y15         FDCE                                         r  Inst_debounce4/delay2_reg[1]/C
                         clock pessimism              0.274    -0.589    
    SLICE_X32Y15         FDCE (Hold_fdce_C_D)         0.070    -0.519    Inst_debounce4/delay2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay3_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.128ns (48.640%)  route 0.135ns (51.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X28Y15         FDCE                                         r  Inst_debounce4/delay2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y15         FDCE (Prop_fdce_C_Q)         0.128    -0.494 r  Inst_debounce4/delay2_reg[2]/Q
                         net (fo=2, routed)           0.135    -0.359    Inst_debounce4/delay2[2]
    SLICE_X28Y15         FDCE                                         r  Inst_debounce4/delay3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.827    -0.863    Inst_debounce4/clk_out1
    SLICE_X28Y15         FDCE                                         r  Inst_debounce4/delay3_reg[2]/C
                         clock pessimism              0.240    -0.622    
    SLICE_X28Y15         FDCE (Hold_fdce_C_D)         0.022    -0.600    Inst_debounce4/delay3_reg[2]
  -------------------------------------------------------------------
                         required time                          0.600    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.241    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_timer_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clk_gen/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X56Y24     D7seg_display/cpt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X56Y24     D7seg_display/cpt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y27     D7seg_display/my_anodes_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y27     D7seg_display/my_anodes_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y27     D7seg_display/my_anodes_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y27     D7seg_display/my_anodes_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X28Y15     Inst_debounce4/delay1_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X28Y14     Inst_debounce4/delay1_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y27     D7seg_display/my_anodes_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y27     D7seg_display/my_anodes_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y27     D7seg_display/my_anodes_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y27     D7seg_display/my_anodes_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y14     Inst_debounce4/delay1_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y14     Inst_debounce4/delay1_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y13     Inst_debounce4/delay1_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y13     Inst_debounce4/delay1_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X32Y15     Inst_debounce4/delay2_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X32Y15     Inst_debounce4/delay2_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y15     Inst_debounce4/delay1_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y14     Inst_debounce4/delay1_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y15     Inst_debounce4/delay1_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y15     Inst_debounce4/delay1_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y13     Inst_debounce4/delay1_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y15     Inst_debounce4/delay2_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y15     Inst_debounce4/delay2_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y13     Inst_debounce4/delay2_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y15     Inst_debounce4/delay3_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y15     Inst_debounce4/delay3_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_timer_1
  To Clock:  clk_out2_timer_1

Setup :            0  Failing Endpoints,  Worst Slack        2.981ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.981ns  (required time - arrival time)
  Source:                 my_Master/BufSwitch_reg/q_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram2/ram_reg_0_15_9_9/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        6.493ns  (logic 1.575ns (24.257%)  route 4.918ns (75.743%))
  Logic Levels:           5  (LUT2=4 LUT6=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 18.435 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.879ns = ( 9.121 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     5.731 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.633     9.121    my_Master/BufSwitch_reg/clk_out2
    SLICE_X58Y37         FDRE                                         r  my_Master/BufSwitch_reg/q_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y37         FDRE (Prop_fdre_C_Q)         0.459     9.580 r  my_Master/BufSwitch_reg/q_reg[9]/Q
                         net (fo=1, routed)           0.639    10.219    my_Master/BufSwitch_reg/Bswbus[9]
    SLICE_X58Y36         LUT2 (Prop_lut2_I0_O)        0.149    10.368 r  my_Master/BufSwitch_reg/ram_reg_0_15_9_9_i_25/O
                         net (fo=1, routed)           1.308    11.677    my_Master/HCU_Master/q_reg[9]_1
    SLICE_X54Y29         LUT2 (Prop_lut2_I1_O)        0.364    12.041 r  my_Master/HCU_Master/ram_reg_0_15_9_9_i_11/O
                         net (fo=1, routed)           0.832    12.873    my_Master/HCU_Master/ram_reg_0_15_9_9_i_11_n_0
    SLICE_X51Y21         LUT2 (Prop_lut2_I1_O)        0.355    13.228 r  my_Master/HCU_Master/ram_reg_0_15_9_9_i_6/O
                         net (fo=1, routed)           0.544    13.772    my_Master/HCU_Master/ram_reg_0_15_9_9_i_6_n_0
    SLICE_X51Y18         LUT2 (Prop_lut2_I0_O)        0.124    13.896 r  my_Master/HCU_Master/ram_reg_0_15_9_9_i_3/O
                         net (fo=4, routed)           0.777    14.673    my_Master/HCU_Master/Tbusst[9]
    SLICE_X35Y18         LUT6 (Prop_lut6_I2_O)        0.124    14.797 r  my_Master/HCU_Master/ram_reg_0_15_9_9_i_1__0/O
                         net (fo=2, routed)           0.817    15.614    my_Master/Stack_Master/ram2/ram_reg_0_15_9_9/D
    SLICE_X30Y23         RAMS32                                       r  my_Master/Stack_Master/ram2/ram_reg_0_15_9_9/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.430    18.435    my_Master/Stack_Master/ram2/ram_reg_0_15_9_9/WCLK
    SLICE_X30Y23         RAMS32                                       r  my_Master/Stack_Master/ram2/ram_reg_0_15_9_9/SP/CLK
                         clock pessimism              0.492    18.926    
                         clock uncertainty           -0.082    18.845    
    SLICE_X30Y23         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.249    18.596    my_Master/Stack_Master/ram2/ram_reg_0_15_9_9/SP
  -------------------------------------------------------------------
                         required time                         18.596    
                         arrival time                         -15.614    
  -------------------------------------------------------------------
                         slack                                  2.981    

Slack (MET) :             3.001ns  (required time - arrival time)
  Source:                 my_Master/BufSwitch_reg/q_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram3/ram_reg_0_15_9_9/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        6.551ns  (logic 1.575ns (24.041%)  route 4.976ns (75.959%))
  Logic Levels:           5  (LUT2=4 LUT6=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 18.441 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.879ns = ( 9.121 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     5.731 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.633     9.121    my_Master/BufSwitch_reg/clk_out2
    SLICE_X58Y37         FDRE                                         r  my_Master/BufSwitch_reg/q_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y37         FDRE (Prop_fdre_C_Q)         0.459     9.580 r  my_Master/BufSwitch_reg/q_reg[9]/Q
                         net (fo=1, routed)           0.639    10.219    my_Master/BufSwitch_reg/Bswbus[9]
    SLICE_X58Y36         LUT2 (Prop_lut2_I0_O)        0.149    10.368 r  my_Master/BufSwitch_reg/ram_reg_0_15_9_9_i_25/O
                         net (fo=1, routed)           1.308    11.677    my_Master/HCU_Master/q_reg[9]_1
    SLICE_X54Y29         LUT2 (Prop_lut2_I1_O)        0.364    12.041 r  my_Master/HCU_Master/ram_reg_0_15_9_9_i_11/O
                         net (fo=1, routed)           0.832    12.873    my_Master/HCU_Master/ram_reg_0_15_9_9_i_11_n_0
    SLICE_X51Y21         LUT2 (Prop_lut2_I1_O)        0.355    13.228 r  my_Master/HCU_Master/ram_reg_0_15_9_9_i_6/O
                         net (fo=1, routed)           0.544    13.772    my_Master/HCU_Master/ram_reg_0_15_9_9_i_6_n_0
    SLICE_X51Y18         LUT2 (Prop_lut2_I0_O)        0.124    13.896 r  my_Master/HCU_Master/ram_reg_0_15_9_9_i_3/O
                         net (fo=4, routed)           0.876    14.772    my_Master/HCU_Master/Tbusst[9]
    SLICE_X36Y18         LUT6 (Prop_lut6_I2_O)        0.124    14.896 r  my_Master/HCU_Master/ram_reg_0_15_9_9_i_1/O
                         net (fo=2, routed)           0.777    15.673    my_Master/Stack_Master/ram3/ram_reg_0_15_9_9/D
    SLICE_X42Y20         RAMS32                                       r  my_Master/Stack_Master/ram3/ram_reg_0_15_9_9/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.436    18.441    my_Master/Stack_Master/ram3/ram_reg_0_15_9_9/WCLK
    SLICE_X42Y20         RAMS32                                       r  my_Master/Stack_Master/ram3/ram_reg_0_15_9_9/SP/CLK
                         clock pessimism              0.564    19.004    
                         clock uncertainty           -0.082    18.923    
    SLICE_X42Y20         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.249    18.674    my_Master/Stack_Master/ram3/ram_reg_0_15_9_9/SP
  -------------------------------------------------------------------
                         required time                         18.674    
                         arrival time                         -15.673    
  -------------------------------------------------------------------
                         slack                                  3.001    

Slack (MET) :             3.064ns  (required time - arrival time)
  Source:                 my_Master/BufSwitch_reg/q_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram0/ram_reg_0_15_9_9/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        6.410ns  (logic 1.575ns (24.571%)  route 4.835ns (75.429%))
  Logic Levels:           5  (LUT2=4 LUT6=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 18.435 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.879ns = ( 9.121 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     5.731 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.633     9.121    my_Master/BufSwitch_reg/clk_out2
    SLICE_X58Y37         FDRE                                         r  my_Master/BufSwitch_reg/q_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y37         FDRE (Prop_fdre_C_Q)         0.459     9.580 r  my_Master/BufSwitch_reg/q_reg[9]/Q
                         net (fo=1, routed)           0.639    10.219    my_Master/BufSwitch_reg/Bswbus[9]
    SLICE_X58Y36         LUT2 (Prop_lut2_I0_O)        0.149    10.368 r  my_Master/BufSwitch_reg/ram_reg_0_15_9_9_i_25/O
                         net (fo=1, routed)           1.308    11.677    my_Master/HCU_Master/q_reg[9]_1
    SLICE_X54Y29         LUT2 (Prop_lut2_I1_O)        0.364    12.041 r  my_Master/HCU_Master/ram_reg_0_15_9_9_i_11/O
                         net (fo=1, routed)           0.832    12.873    my_Master/HCU_Master/ram_reg_0_15_9_9_i_11_n_0
    SLICE_X51Y21         LUT2 (Prop_lut2_I1_O)        0.355    13.228 r  my_Master/HCU_Master/ram_reg_0_15_9_9_i_6/O
                         net (fo=1, routed)           0.544    13.772    my_Master/HCU_Master/ram_reg_0_15_9_9_i_6_n_0
    SLICE_X51Y18         LUT2 (Prop_lut2_I0_O)        0.124    13.896 r  my_Master/HCU_Master/ram_reg_0_15_9_9_i_3/O
                         net (fo=4, routed)           0.886    14.782    my_Master/HCU_Master/Tbusst[9]
    SLICE_X35Y18         LUT6 (Prop_lut6_I2_O)        0.124    14.906 r  my_Master/HCU_Master/ram_reg_0_15_9_9_i_1__2/O
                         net (fo=2, routed)           0.625    15.531    my_Master/Stack_Master/ram0/ram_reg_0_15_9_9/D
    SLICE_X34Y22         RAMS32                                       r  my_Master/Stack_Master/ram0/ram_reg_0_15_9_9/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.430    18.435    my_Master/Stack_Master/ram0/ram_reg_0_15_9_9/WCLK
    SLICE_X34Y22         RAMS32                                       r  my_Master/Stack_Master/ram0/ram_reg_0_15_9_9/SP/CLK
                         clock pessimism              0.492    18.926    
                         clock uncertainty           -0.082    18.845    
    SLICE_X34Y22         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.249    18.596    my_Master/Stack_Master/ram0/ram_reg_0_15_9_9/SP
  -------------------------------------------------------------------
                         required time                         18.596    
                         arrival time                         -15.531    
  -------------------------------------------------------------------
                         slack                                  3.064    

Slack (MET) :             3.121ns  (required time - arrival time)
  Source:                 my_Master/BufSwitch_reg/q_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram1/ram_reg_0_15_9_9/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        6.352ns  (logic 1.575ns (24.797%)  route 4.777ns (75.203%))
  Logic Levels:           5  (LUT2=4 LUT6=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 18.433 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.879ns = ( 9.121 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     5.731 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.633     9.121    my_Master/BufSwitch_reg/clk_out2
    SLICE_X58Y37         FDRE                                         r  my_Master/BufSwitch_reg/q_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y37         FDRE (Prop_fdre_C_Q)         0.459     9.580 r  my_Master/BufSwitch_reg/q_reg[9]/Q
                         net (fo=1, routed)           0.639    10.219    my_Master/BufSwitch_reg/Bswbus[9]
    SLICE_X58Y36         LUT2 (Prop_lut2_I0_O)        0.149    10.368 r  my_Master/BufSwitch_reg/ram_reg_0_15_9_9_i_25/O
                         net (fo=1, routed)           1.308    11.677    my_Master/HCU_Master/q_reg[9]_1
    SLICE_X54Y29         LUT2 (Prop_lut2_I1_O)        0.364    12.041 r  my_Master/HCU_Master/ram_reg_0_15_9_9_i_11/O
                         net (fo=1, routed)           0.832    12.873    my_Master/HCU_Master/ram_reg_0_15_9_9_i_11_n_0
    SLICE_X51Y21         LUT2 (Prop_lut2_I1_O)        0.355    13.228 r  my_Master/HCU_Master/ram_reg_0_15_9_9_i_6/O
                         net (fo=1, routed)           0.544    13.772    my_Master/HCU_Master/ram_reg_0_15_9_9_i_6_n_0
    SLICE_X51Y18         LUT2 (Prop_lut2_I0_O)        0.124    13.896 r  my_Master/HCU_Master/ram_reg_0_15_9_9_i_3/O
                         net (fo=4, routed)           0.774    14.670    my_Master/HCU_Master/Tbusst[9]
    SLICE_X35Y18         LUT6 (Prop_lut6_I2_O)        0.124    14.794 r  my_Master/HCU_Master/ram_reg_0_15_9_9_i_1__1/O
                         net (fo=2, routed)           0.679    15.473    my_Master/Stack_Master/ram1/ram_reg_0_15_9_9/D
    SLICE_X30Y24         RAMS32                                       r  my_Master/Stack_Master/ram1/ram_reg_0_15_9_9/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.428    18.433    my_Master/Stack_Master/ram1/ram_reg_0_15_9_9/WCLK
    SLICE_X30Y24         RAMS32                                       r  my_Master/Stack_Master/ram1/ram_reg_0_15_9_9/SP/CLK
                         clock pessimism              0.492    18.924    
                         clock uncertainty           -0.082    18.843    
    SLICE_X30Y24         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.249    18.594    my_Master/Stack_Master/ram1/ram_reg_0_15_9_9/SP
  -------------------------------------------------------------------
                         required time                         18.594    
                         arrival time                         -15.473    
  -------------------------------------------------------------------
                         slack                                  3.121    

Slack (MET) :             3.132ns  (required time - arrival time)
  Source:                 my_Master/BufSwitch_reg/q_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/R2/q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        6.666ns  (logic 1.725ns (25.876%)  route 4.941ns (74.124%))
  Logic Levels:           6  (LUT2=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 18.435 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.879ns = ( 9.121 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     5.731 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.633     9.121    my_Master/BufSwitch_reg/clk_out2
    SLICE_X58Y37         FDRE                                         r  my_Master/BufSwitch_reg/q_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y37         FDRE (Prop_fdre_C_Q)         0.459     9.580 r  my_Master/BufSwitch_reg/q_reg[9]/Q
                         net (fo=1, routed)           0.639    10.219    my_Master/BufSwitch_reg/Bswbus[9]
    SLICE_X58Y36         LUT2 (Prop_lut2_I0_O)        0.149    10.368 r  my_Master/BufSwitch_reg/ram_reg_0_15_9_9_i_25/O
                         net (fo=1, routed)           1.308    11.677    my_Master/HCU_Master/q_reg[9]_1
    SLICE_X54Y29         LUT2 (Prop_lut2_I1_O)        0.364    12.041 r  my_Master/HCU_Master/ram_reg_0_15_9_9_i_11/O
                         net (fo=1, routed)           0.832    12.873    my_Master/HCU_Master/ram_reg_0_15_9_9_i_11_n_0
    SLICE_X51Y21         LUT2 (Prop_lut2_I1_O)        0.355    13.228 r  my_Master/HCU_Master/ram_reg_0_15_9_9_i_6/O
                         net (fo=1, routed)           0.544    13.772    my_Master/HCU_Master/ram_reg_0_15_9_9_i_6_n_0
    SLICE_X51Y18         LUT2 (Prop_lut2_I0_O)        0.124    13.896 r  my_Master/HCU_Master/ram_reg_0_15_9_9_i_3/O
                         net (fo=4, routed)           0.777    14.673    my_Master/HCU_Master/Tbusst[9]
    SLICE_X35Y18         LUT6 (Prop_lut6_I2_O)        0.124    14.797 r  my_Master/HCU_Master/ram_reg_0_15_9_9_i_1__0/O
                         net (fo=2, routed)           0.841    15.638    my_Master/HCU_Master/I2[9]
    SLICE_X33Y23         LUT3 (Prop_lut3_I2_O)        0.150    15.788 r  my_Master/HCU_Master/q[9]_i_1__0/O
                         net (fo=1, routed)           0.000    15.788    my_Master/Stack_Master/R2/IPdone_reg[9]
    SLICE_X33Y23         FDRE                                         r  my_Master/Stack_Master/R2/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.430    18.435    my_Master/Stack_Master/R2/clk_out2
    SLICE_X33Y23         FDRE                                         r  my_Master/Stack_Master/R2/q_reg[9]/C
                         clock pessimism              0.492    18.926    
                         clock uncertainty           -0.082    18.845    
    SLICE_X33Y23         FDRE (Setup_fdre_C_D)        0.075    18.920    my_Master/Stack_Master/R2/q_reg[9]
  -------------------------------------------------------------------
                         required time                         18.920    
                         arrival time                         -15.788    
  -------------------------------------------------------------------
                         slack                                  3.132    

Slack (MET) :             3.169ns  (required time - arrival time)
  Source:                 my_Master/BufSwitch_reg/q_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/R1/q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        6.631ns  (logic 1.462ns (22.050%)  route 5.169ns (77.950%))
  Logic Levels:           6  (LUT2=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 18.435 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.880ns = ( 9.120 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     5.731 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.632     9.120    my_Master/BufSwitch_reg/clk_out2
    SLICE_X58Y36         FDRE                                         r  my_Master/BufSwitch_reg/q_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y36         FDRE (Prop_fdre_C_Q)         0.459     9.579 r  my_Master/BufSwitch_reg/q_reg[8]/Q
                         net (fo=1, routed)           0.417     9.996    my_Master/BufSwitch_reg/Bswbus[8]
    SLICE_X58Y36         LUT2 (Prop_lut2_I0_O)        0.124    10.120 r  my_Master/BufSwitch_reg/ram_reg_0_15_8_8_i_25/O
                         net (fo=1, routed)           1.214    11.335    my_Master/HCU_Master/q_reg[8]_1
    SLICE_X55Y28         LUT2 (Prop_lut2_I1_O)        0.149    11.484 r  my_Master/HCU_Master/ram_reg_0_15_8_8_i_11/O
                         net (fo=1, routed)           0.912    12.396    my_Master/HCU_Master/ram_reg_0_15_8_8_i_11_n_0
    SLICE_X55Y22         LUT2 (Prop_lut2_I1_O)        0.332    12.728 r  my_Master/HCU_Master/ram_reg_0_15_8_8_i_6/O
                         net (fo=1, routed)           0.492    13.220    my_Master/HCU_Master/ram_reg_0_15_8_8_i_6_n_0
    SLICE_X54Y20         LUT2 (Prop_lut2_I0_O)        0.124    13.344 r  my_Master/HCU_Master/ram_reg_0_15_8_8_i_3/O
                         net (fo=4, routed)           1.094    14.437    my_Master/HCU_Master/Tbusst[8]
    SLICE_X33Y20         LUT6 (Prop_lut6_I2_O)        0.124    14.561 r  my_Master/HCU_Master/ram_reg_0_15_8_8_i_1__1/O
                         net (fo=2, routed)           1.040    15.601    my_Master/HCU_Master/I1[8]
    SLICE_X32Y26         LUT3 (Prop_lut3_I2_O)        0.150    15.751 r  my_Master/HCU_Master/q[8]_i_1__1/O
                         net (fo=1, routed)           0.000    15.751    my_Master/Stack_Master/R1/IPdone_reg[8]
    SLICE_X32Y26         FDRE                                         r  my_Master/Stack_Master/R1/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.430    18.435    my_Master/Stack_Master/R1/clk_out2
    SLICE_X32Y26         FDRE                                         r  my_Master/Stack_Master/R1/q_reg[8]/C
                         clock pessimism              0.492    18.926    
                         clock uncertainty           -0.082    18.845    
    SLICE_X32Y26         FDRE (Setup_fdre_C_D)        0.075    18.920    my_Master/Stack_Master/R1/q_reg[8]
  -------------------------------------------------------------------
                         required time                         18.920    
                         arrival time                         -15.751    
  -------------------------------------------------------------------
                         slack                                  3.169    

Slack (MET) :             3.200ns  (required time - arrival time)
  Source:                 my_Master/BufSwitch_reg/q_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/R0/q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        6.598ns  (logic 1.693ns (25.659%)  route 4.905ns (74.341%))
  Logic Levels:           6  (LUT2=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 18.435 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.879ns = ( 9.121 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     5.731 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.633     9.121    my_Master/BufSwitch_reg/clk_out2
    SLICE_X58Y37         FDRE                                         r  my_Master/BufSwitch_reg/q_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y37         FDRE (Prop_fdre_C_Q)         0.459     9.580 r  my_Master/BufSwitch_reg/q_reg[9]/Q
                         net (fo=1, routed)           0.639    10.219    my_Master/BufSwitch_reg/Bswbus[9]
    SLICE_X58Y36         LUT2 (Prop_lut2_I0_O)        0.149    10.368 r  my_Master/BufSwitch_reg/ram_reg_0_15_9_9_i_25/O
                         net (fo=1, routed)           1.308    11.677    my_Master/HCU_Master/q_reg[9]_1
    SLICE_X54Y29         LUT2 (Prop_lut2_I1_O)        0.364    12.041 r  my_Master/HCU_Master/ram_reg_0_15_9_9_i_11/O
                         net (fo=1, routed)           0.832    12.873    my_Master/HCU_Master/ram_reg_0_15_9_9_i_11_n_0
    SLICE_X51Y21         LUT2 (Prop_lut2_I1_O)        0.355    13.228 r  my_Master/HCU_Master/ram_reg_0_15_9_9_i_6/O
                         net (fo=1, routed)           0.544    13.772    my_Master/HCU_Master/ram_reg_0_15_9_9_i_6_n_0
    SLICE_X51Y18         LUT2 (Prop_lut2_I0_O)        0.124    13.896 r  my_Master/HCU_Master/ram_reg_0_15_9_9_i_3/O
                         net (fo=4, routed)           0.886    14.782    my_Master/HCU_Master/Tbusst[9]
    SLICE_X35Y18         LUT6 (Prop_lut6_I2_O)        0.124    14.906 r  my_Master/HCU_Master/ram_reg_0_15_9_9_i_1__2/O
                         net (fo=2, routed)           0.695    15.602    my_Master/HCU_Master/Y[9]
    SLICE_X35Y22         LUT3 (Prop_lut3_I2_O)        0.118    15.720 r  my_Master/HCU_Master/q[9]_i_1__2/O
                         net (fo=1, routed)           0.000    15.720    my_Master/Stack_Master/R0/D[9]
    SLICE_X35Y22         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.430    18.435    my_Master/Stack_Master/R0/clk_out2
    SLICE_X35Y22         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[9]/C
                         clock pessimism              0.492    18.926    
                         clock uncertainty           -0.082    18.845    
    SLICE_X35Y22         FDRE (Setup_fdre_C_D)        0.075    18.920    my_Master/Stack_Master/R0/q_reg[9]
  -------------------------------------------------------------------
                         required time                         18.920    
                         arrival time                         -15.720    
  -------------------------------------------------------------------
                         slack                                  3.200    

Slack (MET) :             3.249ns  (required time - arrival time)
  Source:                 my_Master/BufSwitch_reg/q_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/R1/q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        6.547ns  (logic 1.693ns (25.859%)  route 4.854ns (74.141%))
  Logic Levels:           6  (LUT2=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 18.433 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.879ns = ( 9.121 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     5.731 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.633     9.121    my_Master/BufSwitch_reg/clk_out2
    SLICE_X58Y37         FDRE                                         r  my_Master/BufSwitch_reg/q_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y37         FDRE (Prop_fdre_C_Q)         0.459     9.580 r  my_Master/BufSwitch_reg/q_reg[9]/Q
                         net (fo=1, routed)           0.639    10.219    my_Master/BufSwitch_reg/Bswbus[9]
    SLICE_X58Y36         LUT2 (Prop_lut2_I0_O)        0.149    10.368 r  my_Master/BufSwitch_reg/ram_reg_0_15_9_9_i_25/O
                         net (fo=1, routed)           1.308    11.677    my_Master/HCU_Master/q_reg[9]_1
    SLICE_X54Y29         LUT2 (Prop_lut2_I1_O)        0.364    12.041 r  my_Master/HCU_Master/ram_reg_0_15_9_9_i_11/O
                         net (fo=1, routed)           0.832    12.873    my_Master/HCU_Master/ram_reg_0_15_9_9_i_11_n_0
    SLICE_X51Y21         LUT2 (Prop_lut2_I1_O)        0.355    13.228 r  my_Master/HCU_Master/ram_reg_0_15_9_9_i_6/O
                         net (fo=1, routed)           0.544    13.772    my_Master/HCU_Master/ram_reg_0_15_9_9_i_6_n_0
    SLICE_X51Y18         LUT2 (Prop_lut2_I0_O)        0.124    13.896 r  my_Master/HCU_Master/ram_reg_0_15_9_9_i_3/O
                         net (fo=4, routed)           0.774    14.670    my_Master/HCU_Master/Tbusst[9]
    SLICE_X35Y18         LUT6 (Prop_lut6_I2_O)        0.124    14.794 r  my_Master/HCU_Master/ram_reg_0_15_9_9_i_1__1/O
                         net (fo=2, routed)           0.756    15.551    my_Master/HCU_Master/I1[9]
    SLICE_X32Y24         LUT3 (Prop_lut3_I2_O)        0.118    15.669 r  my_Master/HCU_Master/q[9]_i_1__1/O
                         net (fo=1, routed)           0.000    15.669    my_Master/Stack_Master/R1/IPdone_reg[9]
    SLICE_X32Y24         FDRE                                         r  my_Master/Stack_Master/R1/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.428    18.433    my_Master/Stack_Master/R1/clk_out2
    SLICE_X32Y24         FDRE                                         r  my_Master/Stack_Master/R1/q_reg[9]/C
                         clock pessimism              0.492    18.924    
                         clock uncertainty           -0.082    18.843    
    SLICE_X32Y24         FDRE (Setup_fdre_C_D)        0.075    18.918    my_Master/Stack_Master/R1/q_reg[9]
  -------------------------------------------------------------------
                         required time                         18.918    
                         arrival time                         -15.669    
  -------------------------------------------------------------------
                         slack                                  3.249    

Slack (MET) :             3.296ns  (required time - arrival time)
  Source:                 my_Master/BufSwitch_reg/q_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram1/ram_reg_0_15_8_8/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        6.199ns  (logic 1.312ns (21.166%)  route 4.887ns (78.834%))
  Logic Levels:           5  (LUT2=4 LUT6=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 18.433 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.880ns = ( 9.120 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     5.731 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.632     9.120    my_Master/BufSwitch_reg/clk_out2
    SLICE_X58Y36         FDRE                                         r  my_Master/BufSwitch_reg/q_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y36         FDRE (Prop_fdre_C_Q)         0.459     9.579 r  my_Master/BufSwitch_reg/q_reg[8]/Q
                         net (fo=1, routed)           0.417     9.996    my_Master/BufSwitch_reg/Bswbus[8]
    SLICE_X58Y36         LUT2 (Prop_lut2_I0_O)        0.124    10.120 r  my_Master/BufSwitch_reg/ram_reg_0_15_8_8_i_25/O
                         net (fo=1, routed)           1.214    11.335    my_Master/HCU_Master/q_reg[8]_1
    SLICE_X55Y28         LUT2 (Prop_lut2_I1_O)        0.149    11.484 r  my_Master/HCU_Master/ram_reg_0_15_8_8_i_11/O
                         net (fo=1, routed)           0.912    12.396    my_Master/HCU_Master/ram_reg_0_15_8_8_i_11_n_0
    SLICE_X55Y22         LUT2 (Prop_lut2_I1_O)        0.332    12.728 r  my_Master/HCU_Master/ram_reg_0_15_8_8_i_6/O
                         net (fo=1, routed)           0.492    13.220    my_Master/HCU_Master/ram_reg_0_15_8_8_i_6_n_0
    SLICE_X54Y20         LUT2 (Prop_lut2_I0_O)        0.124    13.344 r  my_Master/HCU_Master/ram_reg_0_15_8_8_i_3/O
                         net (fo=4, routed)           1.094    14.437    my_Master/HCU_Master/Tbusst[8]
    SLICE_X33Y20         LUT6 (Prop_lut6_I2_O)        0.124    14.561 r  my_Master/HCU_Master/ram_reg_0_15_8_8_i_1__1/O
                         net (fo=2, routed)           0.758    15.319    my_Master/Stack_Master/ram1/ram_reg_0_15_8_8/D
    SLICE_X30Y24         RAMS32                                       r  my_Master/Stack_Master/ram1/ram_reg_0_15_8_8/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.428    18.433    my_Master/Stack_Master/ram1/ram_reg_0_15_8_8/WCLK
    SLICE_X30Y24         RAMS32                                       r  my_Master/Stack_Master/ram1/ram_reg_0_15_8_8/SP/CLK
                         clock pessimism              0.492    18.924    
                         clock uncertainty           -0.082    18.843    
    SLICE_X30Y24         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.228    18.615    my_Master/Stack_Master/ram1/ram_reg_0_15_8_8/SP
  -------------------------------------------------------------------
                         required time                         18.615    
                         arrival time                         -15.319    
  -------------------------------------------------------------------
                         slack                                  3.296    

Slack (MET) :             3.355ns  (required time - arrival time)
  Source:                 my_Master/BufSwitch_reg/q_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram1/ram_reg_0_15_11_11/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        6.137ns  (logic 1.307ns (21.295%)  route 4.830ns (78.705%))
  Logic Levels:           5  (LUT2=4 LUT6=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 18.432 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.879ns = ( 9.121 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     5.731 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.633     9.121    my_Master/BufSwitch_reg/clk_out2
    SLICE_X59Y37         FDRE                                         r  my_Master/BufSwitch_reg/q_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y37         FDRE (Prop_fdre_C_Q)         0.459     9.580 r  my_Master/BufSwitch_reg/q_reg[11]/Q
                         net (fo=1, routed)           0.585    10.166    my_Master/BufSwitch_reg/Bswbus[11]
    SLICE_X58Y36         LUT2 (Prop_lut2_I0_O)        0.150    10.316 r  my_Master/BufSwitch_reg/ram_reg_0_15_11_11_i_25/O
                         net (fo=1, routed)           1.381    11.697    my_Master/HCU_Master/q_reg[11]_3
    SLICE_X55Y28         LUT2 (Prop_lut2_I1_O)        0.326    12.023 r  my_Master/HCU_Master/ram_reg_0_15_11_11_i_11/O
                         net (fo=1, routed)           0.877    12.900    my_Master/HCU_Master/ram_reg_0_15_11_11_i_11_n_0
    SLICE_X49Y21         LUT2 (Prop_lut2_I1_O)        0.124    13.024 r  my_Master/HCU_Master/ram_reg_0_15_11_11_i_6/O
                         net (fo=1, routed)           0.692    13.716    my_Master/HCU_Master/ram_reg_0_15_11_11_i_6_n_0
    SLICE_X40Y19         LUT2 (Prop_lut2_I0_O)        0.124    13.840 r  my_Master/HCU_Master/ram_reg_0_15_11_11_i_3/O
                         net (fo=4, routed)           0.640    14.480    my_Master/HCU_Master/Tbusst[11]
    SLICE_X35Y20         LUT6 (Prop_lut6_I2_O)        0.124    14.604 r  my_Master/HCU_Master/ram_reg_0_15_11_11_i_1__1/O
                         net (fo=2, routed)           0.655    15.259    my_Master/Stack_Master/ram1/ram_reg_0_15_11_11/D
    SLICE_X34Y25         RAMS32                                       r  my_Master/Stack_Master/ram1/ram_reg_0_15_11_11/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.427    18.432    my_Master/Stack_Master/ram1/ram_reg_0_15_11_11/WCLK
    SLICE_X34Y25         RAMS32                                       r  my_Master/Stack_Master/ram1/ram_reg_0_15_11_11/SP/CLK
                         clock pessimism              0.492    18.923    
                         clock uncertainty           -0.082    18.842    
    SLICE_X34Y25         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.228    18.614    my_Master/Stack_Master/ram1/ram_reg_0_15_11_11/SP
  -------------------------------------------------------------------
                         required time                         18.614    
                         arrival time                         -15.259    
  -------------------------------------------------------------------
                         slack                                  3.355    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/BufO_reg/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.141%)  route 0.068ns (26.859%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.559    -0.622    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/clk_out2
    SLICE_X31Y15         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q2_reg/Q
                         net (fo=3, routed)           0.068    -0.413    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q2
    SLICE_X30Y15         LUT3 (Prop_lut3_I0_O)        0.045    -0.368 r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/q[3]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.368    my_Master/Mwaitbtn.Inst_IPwaitBt/BufO_reg/D[3]
    SLICE_X30Y15         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/BufO_reg/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.826    -0.864    my_Master/Mwaitbtn.Inst_IPwaitBt/BufO_reg/clk_out2
    SLICE_X30Y15         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/BufO_reg/q_reg[3]/C
                         clock pessimism              0.254    -0.609    
    SLICE_X30Y15         FDRE (Hold_fdre_C_D)         0.120    -0.489    my_Master/Mwaitbtn.Inst_IPwaitBt/BufO_reg/q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.368    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.559    -0.622    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/clk_out2
    SLICE_X31Y15         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/Q
                         net (fo=3, routed)           0.068    -0.413    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1
    SLICE_X31Y15         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.826    -0.864    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/clk_out2
    SLICE_X31Y15         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q2_reg/C
                         clock pessimism              0.241    -0.622    
    SLICE_X31Y15         FDRE (Hold_fdre_C_D)         0.075    -0.547    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q2_reg
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                          -0.413    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.141ns (64.847%)  route 0.076ns (35.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.558    -0.623    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/clk_out2
    SLICE_X28Y16         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/Q
                         net (fo=3, routed)           0.076    -0.406    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1
    SLICE_X28Y16         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.826    -0.864    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/clk_out2
    SLICE_X28Y16         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q2_reg/C
                         clock pessimism              0.240    -0.623    
    SLICE_X28Y16         FDRE (Hold_fdre_C_D)         0.075    -0.548    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q2_reg
  -------------------------------------------------------------------
                         required time                          0.548    
                         arrival time                          -0.406    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 next_state_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            reset_Homade_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.565    -0.616    clk50
    SLICE_X54Y50         FDRE                                         r  next_state_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  next_state_reg_inv/Q
                         net (fo=1, routed)           0.056    -0.396    next_state_reg_inv_n_0
    SLICE_X54Y50         FDRE                                         r  reset_Homade_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.835    -0.854    clk50
    SLICE_X54Y50         FDRE                                         r  reset_Homade_reg/C
                         clock pessimism              0.238    -0.616    
    SLICE_X54Y50         FDRE (Hold_fdre_C_D)         0.060    -0.556    reset_Homade_reg
  -------------------------------------------------------------------
                         required time                          0.556    
                         arrival time                          -0.396    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.993%)  route 0.125ns (47.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.559    -0.622    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/clk_out2
    SLICE_X29Y15         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/Q
                         net (fo=3, routed)           0.125    -0.356    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1
    SLICE_X31Y14         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.827    -0.863    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/clk_out2
    SLICE_X31Y14         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q2_reg/C
                         clock pessimism              0.274    -0.588    
    SLICE_X31Y14         FDRE (Hold_fdre_C_D)         0.070    -0.518    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q2_reg
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/C
                            (falling edge-triggered cell FDSE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_0_5/RAMA/WADR2
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 fall@10.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        0.463ns  (logic 0.167ns (36.097%)  route 0.296ns (63.903%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns = ( 9.137 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.621ns = ( 9.379 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.560     9.379    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/clk_out2
    SLICE_X54Y32         FDSE                                         r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y32         FDSE (Prop_fdse_C_Q)         0.167     9.546 r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/Q
                         net (fo=52, routed)          0.296     9.841    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_0_5/ADDRD2
    SLICE_X52Y30         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_0_5/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.827     9.137    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_0_5/WCLK
    SLICE_X52Y30         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_0_5/RAMA/CLK  (IS_INVERTED)
                         clock pessimism              0.274     9.412    
    SLICE_X52Y30         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.258     9.670    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -9.670    
                         arrival time                           9.841    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/C
                            (falling edge-triggered cell FDSE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_0_5/RAMA_D1/WADR2
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 fall@10.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        0.463ns  (logic 0.167ns (36.097%)  route 0.296ns (63.903%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns = ( 9.137 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.621ns = ( 9.379 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.560     9.379    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/clk_out2
    SLICE_X54Y32         FDSE                                         r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y32         FDSE (Prop_fdse_C_Q)         0.167     9.546 r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/Q
                         net (fo=52, routed)          0.296     9.841    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_0_5/ADDRD2
    SLICE_X52Y30         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_0_5/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.827     9.137    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_0_5/WCLK
    SLICE_X52Y30         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_0_5/RAMA_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.274     9.412    
    SLICE_X52Y30         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.258     9.670    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -9.670    
                         arrival time                           9.841    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/C
                            (falling edge-triggered cell FDSE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_0_5/RAMB/WADR2
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 fall@10.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        0.463ns  (logic 0.167ns (36.097%)  route 0.296ns (63.903%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns = ( 9.137 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.621ns = ( 9.379 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.560     9.379    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/clk_out2
    SLICE_X54Y32         FDSE                                         r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y32         FDSE (Prop_fdse_C_Q)         0.167     9.546 r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/Q
                         net (fo=52, routed)          0.296     9.841    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_0_5/ADDRD2
    SLICE_X52Y30         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_0_5/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.827     9.137    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_0_5/WCLK
    SLICE_X52Y30         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_0_5/RAMB/CLK  (IS_INVERTED)
                         clock pessimism              0.274     9.412    
    SLICE_X52Y30         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.258     9.670    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -9.670    
                         arrival time                           9.841    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/C
                            (falling edge-triggered cell FDSE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_0_5/RAMB_D1/WADR2
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 fall@10.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        0.463ns  (logic 0.167ns (36.097%)  route 0.296ns (63.903%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns = ( 9.137 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.621ns = ( 9.379 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.560     9.379    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/clk_out2
    SLICE_X54Y32         FDSE                                         r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y32         FDSE (Prop_fdse_C_Q)         0.167     9.546 r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/Q
                         net (fo=52, routed)          0.296     9.841    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_0_5/ADDRD2
    SLICE_X52Y30         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_0_5/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.827     9.137    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_0_5/WCLK
    SLICE_X52Y30         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_0_5/RAMB_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.274     9.412    
    SLICE_X52Y30         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.258     9.670    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -9.670    
                         arrival time                           9.841    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/C
                            (falling edge-triggered cell FDSE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_0_5/RAMC/WADR2
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 fall@10.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        0.463ns  (logic 0.167ns (36.097%)  route 0.296ns (63.903%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns = ( 9.137 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.621ns = ( 9.379 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.560     9.379    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/clk_out2
    SLICE_X54Y32         FDSE                                         r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y32         FDSE (Prop_fdse_C_Q)         0.167     9.546 r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/Q
                         net (fo=52, routed)          0.296     9.841    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_0_5/ADDRD2
    SLICE_X52Y30         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_0_5/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.827     9.137    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_0_5/WCLK
    SLICE_X52Y30         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_0_5/RAMC/CLK  (IS_INVERTED)
                         clock pessimism              0.274     9.412    
    SLICE_X52Y30         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.258     9.670    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -9.670    
                         arrival time                           9.841    
  -------------------------------------------------------------------
                         slack                                  0.172    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_timer_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    clk_gen/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X33Y65     my_Master/Inst_mem_Master/multi_bank[24].bank/RAM64bit_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X32Y64     my_Master/Inst_mem_Master/multi_bank[24].bank/RAM64bit_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X29Y63     my_Master/Inst_mem_Master/multi_bank[24].bank/RAM64bit_reg[16]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X30Y64     my_Master/Inst_mem_Master/multi_bank[24].bank/RAM64bit_reg[17]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X30Y64     my_Master/Inst_mem_Master/multi_bank[24].bank/RAM64bit_reg[18]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X32Y63     my_Master/Inst_mem_Master/multi_bank[24].bank/RAM64bit_reg[19]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X34Y64     my_Master/Inst_mem_Master/multi_bank[24].bank/RAM64bit_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X32Y63     my_Master/Inst_mem_Master/multi_bank[24].bank/RAM64bit_reg[20]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y19     my_Master/Stack_Master/ram0/ram_reg_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y19     my_Master/Stack_Master/ram0/ram_reg_0_15_10_10/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y19     my_Master/Stack_Master/ram0/ram_reg_0_15_11_11/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y19     my_Master/Stack_Master/ram0/ram_reg_0_15_12_12/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y20     my_Master/Stack_Master/ram0/ram_reg_0_15_13_13/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y20     my_Master/Stack_Master/ram0/ram_reg_0_15_14_14/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y20     my_Master/Stack_Master/ram0/ram_reg_0_15_15_15/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y20     my_Master/Stack_Master/ram0/ram_reg_0_15_16_16/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y21     my_Master/Stack_Master/ram0/ram_reg_0_15_17_17/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y21     my_Master/Stack_Master/ram0/ram_reg_0_15_18_18/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y19     my_Master/Stack_Master/ram0/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y19     my_Master/Stack_Master/ram0/ram_reg_0_15_10_10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y19     my_Master/Stack_Master/ram0/ram_reg_0_15_11_11/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y19     my_Master/Stack_Master/ram0/ram_reg_0_15_12_12/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y20     my_Master/Stack_Master/ram0/ram_reg_0_15_13_13/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y20     my_Master/Stack_Master/ram0/ram_reg_0_15_14_14/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y20     my_Master/Stack_Master/ram0/ram_reg_0_15_15_15/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y20     my_Master/Stack_Master/ram0/ram_reg_0_15_16_16/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y21     my_Master/Stack_Master/ram0/ram_reg_0_15_17_17/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y21     my_Master/Stack_Master/ram0/ram_reg_0_15_18_18/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_timer_1
  To Clock:  clkfbout_timer_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_timer_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    clk_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_timer_1
  To Clock:  clk_out1_timer

Setup :            0  Failing Endpoints,  Worst Slack        5.426ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.426ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        3.976ns  (logic 1.266ns (31.842%)  route 2.710ns (68.158%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 8.430 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.540    -0.972    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X12Y72         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y72         FDRE (Prop_fdre_C_Q)         0.518    -0.454 f  UART_Wrapper/uart_baudClock_inst/count_reg[3]/Q
                         net (fo=6, routed)           0.837     0.383    UART_Wrapper/uart_baudClock_inst/count_reg__0[3]
    SLICE_X12Y72         LUT6 (Prop_lut6_I4_O)        0.124     0.507 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.625     1.132    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X12Y73         LUT6 (Prop_lut6_I2_O)        0.124     1.256 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.256    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.632 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.739     2.371    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X12Y74         LUT2 (Prop_lut2_I1_O)        0.124     2.495 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.509     3.004    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X12Y72         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.426     8.430    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X12Y72         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
                         clock pessimism              0.598     9.028    
                         clock uncertainty           -0.074     8.954    
    SLICE_X12Y72         FDRE (Setup_fdre_C_R)       -0.524     8.430    UART_Wrapper/uart_baudClock_inst/count_reg[3]
  -------------------------------------------------------------------
                         required time                          8.430    
                         arrival time                          -3.004    
  -------------------------------------------------------------------
                         slack                                  5.426    

Slack (MET) :             5.426ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        3.976ns  (logic 1.266ns (31.842%)  route 2.710ns (68.158%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 8.430 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.540    -0.972    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X12Y72         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y72         FDRE (Prop_fdre_C_Q)         0.518    -0.454 f  UART_Wrapper/uart_baudClock_inst/count_reg[3]/Q
                         net (fo=6, routed)           0.837     0.383    UART_Wrapper/uart_baudClock_inst/count_reg__0[3]
    SLICE_X12Y72         LUT6 (Prop_lut6_I4_O)        0.124     0.507 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.625     1.132    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X12Y73         LUT6 (Prop_lut6_I2_O)        0.124     1.256 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.256    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.632 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.739     2.371    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X12Y74         LUT2 (Prop_lut2_I1_O)        0.124     2.495 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.509     3.004    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X12Y72         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.426     8.430    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X12Y72         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                         clock pessimism              0.598     9.028    
                         clock uncertainty           -0.074     8.954    
    SLICE_X12Y72         FDRE (Setup_fdre_C_R)       -0.524     8.430    UART_Wrapper/uart_baudClock_inst/count_reg[4]
  -------------------------------------------------------------------
                         required time                          8.430    
                         arrival time                          -3.004    
  -------------------------------------------------------------------
                         slack                                  5.426    

Slack (MET) :             5.426ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        3.976ns  (logic 1.266ns (31.842%)  route 2.710ns (68.158%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 8.430 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.540    -0.972    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X12Y72         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y72         FDRE (Prop_fdre_C_Q)         0.518    -0.454 f  UART_Wrapper/uart_baudClock_inst/count_reg[3]/Q
                         net (fo=6, routed)           0.837     0.383    UART_Wrapper/uart_baudClock_inst/count_reg__0[3]
    SLICE_X12Y72         LUT6 (Prop_lut6_I4_O)        0.124     0.507 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.625     1.132    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X12Y73         LUT6 (Prop_lut6_I2_O)        0.124     1.256 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.256    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.632 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.739     2.371    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X12Y74         LUT2 (Prop_lut2_I1_O)        0.124     2.495 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.509     3.004    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X12Y72         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.426     8.430    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X12Y72         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/C
                         clock pessimism              0.598     9.028    
                         clock uncertainty           -0.074     8.954    
    SLICE_X12Y72         FDRE (Setup_fdre_C_R)       -0.524     8.430    UART_Wrapper/uart_baudClock_inst/count_reg[5]
  -------------------------------------------------------------------
                         required time                          8.430    
                         arrival time                          -3.004    
  -------------------------------------------------------------------
                         slack                                  5.426    

Slack (MET) :             5.499ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        3.976ns  (logic 1.266ns (31.842%)  route 2.710ns (68.158%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 8.430 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.540    -0.972    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X12Y72         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y72         FDRE (Prop_fdre_C_Q)         0.518    -0.454 f  UART_Wrapper/uart_baudClock_inst/count_reg[3]/Q
                         net (fo=6, routed)           0.837     0.383    UART_Wrapper/uart_baudClock_inst/count_reg__0[3]
    SLICE_X12Y72         LUT6 (Prop_lut6_I4_O)        0.124     0.507 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.625     1.132    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X12Y73         LUT6 (Prop_lut6_I2_O)        0.124     1.256 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.256    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.632 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.739     2.371    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X12Y74         LUT2 (Prop_lut2_I1_O)        0.124     2.495 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.509     3.004    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X13Y72         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.426     8.430    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X13Y72         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
                         clock pessimism              0.576     9.006    
                         clock uncertainty           -0.074     8.932    
    SLICE_X13Y72         FDRE (Setup_fdre_C_R)       -0.429     8.503    UART_Wrapper/uart_baudClock_inst/count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.503    
                         arrival time                          -3.004    
  -------------------------------------------------------------------
                         slack                                  5.499    

Slack (MET) :             5.499ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        3.976ns  (logic 1.266ns (31.842%)  route 2.710ns (68.158%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 8.430 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.540    -0.972    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X12Y72         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y72         FDRE (Prop_fdre_C_Q)         0.518    -0.454 f  UART_Wrapper/uart_baudClock_inst/count_reg[3]/Q
                         net (fo=6, routed)           0.837     0.383    UART_Wrapper/uart_baudClock_inst/count_reg__0[3]
    SLICE_X12Y72         LUT6 (Prop_lut6_I4_O)        0.124     0.507 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.625     1.132    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X12Y73         LUT6 (Prop_lut6_I2_O)        0.124     1.256 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.256    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.632 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.739     2.371    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X12Y74         LUT2 (Prop_lut2_I1_O)        0.124     2.495 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.509     3.004    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X13Y72         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.426     8.430    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X13Y72         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/C
                         clock pessimism              0.576     9.006    
                         clock uncertainty           -0.074     8.932    
    SLICE_X13Y72         FDRE (Setup_fdre_C_R)       -0.429     8.503    UART_Wrapper/uart_baudClock_inst/count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.503    
                         arrival time                          -3.004    
  -------------------------------------------------------------------
                         slack                                  5.499    

Slack (MET) :             5.499ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        3.976ns  (logic 1.266ns (31.842%)  route 2.710ns (68.158%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 8.430 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.540    -0.972    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X12Y72         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y72         FDRE (Prop_fdre_C_Q)         0.518    -0.454 f  UART_Wrapper/uart_baudClock_inst/count_reg[3]/Q
                         net (fo=6, routed)           0.837     0.383    UART_Wrapper/uart_baudClock_inst/count_reg__0[3]
    SLICE_X12Y72         LUT6 (Prop_lut6_I4_O)        0.124     0.507 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.625     1.132    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X12Y73         LUT6 (Prop_lut6_I2_O)        0.124     1.256 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.256    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.632 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.739     2.371    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X12Y74         LUT2 (Prop_lut2_I1_O)        0.124     2.495 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.509     3.004    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X13Y72         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.426     8.430    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X13Y72         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
                         clock pessimism              0.576     9.006    
                         clock uncertainty           -0.074     8.932    
    SLICE_X13Y72         FDRE (Setup_fdre_C_R)       -0.429     8.503    UART_Wrapper/uart_baudClock_inst/count_reg[2]
  -------------------------------------------------------------------
                         required time                          8.503    
                         arrival time                          -3.004    
  -------------------------------------------------------------------
                         slack                                  5.499    

Slack (MET) :             5.499ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        3.976ns  (logic 1.266ns (31.842%)  route 2.710ns (68.158%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 8.430 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.540    -0.972    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X12Y72         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y72         FDRE (Prop_fdre_C_Q)         0.518    -0.454 f  UART_Wrapper/uart_baudClock_inst/count_reg[3]/Q
                         net (fo=6, routed)           0.837     0.383    UART_Wrapper/uart_baudClock_inst/count_reg__0[3]
    SLICE_X12Y72         LUT6 (Prop_lut6_I4_O)        0.124     0.507 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.625     1.132    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X12Y73         LUT6 (Prop_lut6_I2_O)        0.124     1.256 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.256    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.632 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.739     2.371    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X12Y74         LUT2 (Prop_lut2_I1_O)        0.124     2.495 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.509     3.004    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X13Y72         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.426     8.430    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X13Y72         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[6]/C
                         clock pessimism              0.576     9.006    
                         clock uncertainty           -0.074     8.932    
    SLICE_X13Y72         FDRE (Setup_fdre_C_R)       -0.429     8.503    UART_Wrapper/uart_baudClock_inst/count_reg[6]
  -------------------------------------------------------------------
                         required time                          8.503    
                         arrival time                          -3.004    
  -------------------------------------------------------------------
                         slack                                  5.499    

Slack (MET) :             5.499ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        3.976ns  (logic 1.266ns (31.842%)  route 2.710ns (68.158%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 8.430 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.540    -0.972    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X12Y72         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y72         FDRE (Prop_fdre_C_Q)         0.518    -0.454 f  UART_Wrapper/uart_baudClock_inst/count_reg[3]/Q
                         net (fo=6, routed)           0.837     0.383    UART_Wrapper/uart_baudClock_inst/count_reg__0[3]
    SLICE_X12Y72         LUT6 (Prop_lut6_I4_O)        0.124     0.507 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.625     1.132    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X12Y73         LUT6 (Prop_lut6_I2_O)        0.124     1.256 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.256    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.632 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.739     2.371    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X12Y74         LUT2 (Prop_lut2_I1_O)        0.124     2.495 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.509     3.004    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X13Y72         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.426     8.430    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X13Y72         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[7]/C
                         clock pessimism              0.576     9.006    
                         clock uncertainty           -0.074     8.932    
    SLICE_X13Y72         FDRE (Setup_fdre_C_R)       -0.429     8.503    UART_Wrapper/uart_baudClock_inst/count_reg[7]
  -------------------------------------------------------------------
                         required time                          8.503    
                         arrival time                          -3.004    
  -------------------------------------------------------------------
                         slack                                  5.499    

Slack (MET) :             5.570ns  (required time - arrival time)
  Source:                 My_E190/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay1_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        3.981ns  (logic 0.642ns (16.126%)  route 3.339ns (83.874%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.619    -0.893    My_E190/clk_out1
    SLICE_X60Y23         FDRE                                         r  My_E190/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.375 f  My_E190/Q2_reg/Q
                         net (fo=1, routed)           0.667     0.293    My_E190/Q2
    SLICE_X60Y23         LUT2 (Prop_lut2_I1_O)        0.124     0.417 r  My_E190/delay1[4]_i_1/O
                         net (fo=21, routed)          2.672     3.089    Inst_debounce4/E[0]
    SLICE_X28Y14         FDCE                                         r  Inst_debounce4/delay1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.442     8.447    Inst_debounce4/clk_out1
    SLICE_X28Y14         FDCE                                         r  Inst_debounce4/delay1_reg[1]/C
                         clock pessimism              0.492     8.938    
                         clock uncertainty           -0.074     8.864    
    SLICE_X28Y14         FDCE (Setup_fdce_C_CE)      -0.205     8.659    Inst_debounce4/delay1_reg[1]
  -------------------------------------------------------------------
                         required time                          8.659    
                         arrival time                          -3.089    
  -------------------------------------------------------------------
                         slack                                  5.570    

Slack (MET) :             5.646ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        3.828ns  (logic 1.266ns (33.076%)  route 2.562ns (66.924%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 8.429 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.540    -0.972    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X12Y72         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y72         FDRE (Prop_fdre_C_Q)         0.518    -0.454 f  UART_Wrapper/uart_baudClock_inst/count_reg[3]/Q
                         net (fo=6, routed)           0.837     0.383    UART_Wrapper/uart_baudClock_inst/count_reg__0[3]
    SLICE_X12Y72         LUT6 (Prop_lut6_I4_O)        0.124     0.507 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.625     1.132    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X12Y73         LUT6 (Prop_lut6_I2_O)        0.124     1.256 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.256    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.632 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.739     2.371    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X12Y74         LUT2 (Prop_lut2_I1_O)        0.124     2.495 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.360     2.856    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X13Y73         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.425     8.429    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X13Y73         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[10]/C
                         clock pessimism              0.576     9.005    
                         clock uncertainty           -0.074     8.931    
    SLICE_X13Y73         FDRE (Setup_fdre_C_R)       -0.429     8.502    UART_Wrapper/uart_baudClock_inst/count_reg[10]
  -------------------------------------------------------------------
                         required time                          8.502    
                         arrival time                          -2.856    
  -------------------------------------------------------------------
                         slack                                  5.646    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 My_E190/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_E190/Q2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.785%)  route 0.116ns (45.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.583    -0.598    My_E190/clk_out1
    SLICE_X63Y23         FDRE                                         r  My_E190/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  My_E190/Q1_reg/Q
                         net (fo=2, routed)           0.116    -0.341    My_E190/Q1
    SLICE_X60Y23         FDRE                                         r  My_E190/Q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.849    -0.841    My_E190/clk_out1
    SLICE_X60Y23         FDRE                                         r  My_E190/Q2_reg/C
                         clock pessimism              0.274    -0.566    
                         clock uncertainty            0.074    -0.492    
    SLICE_X60Y23         FDRE (Hold_fdre_C_D)         0.059    -0.433    My_E190/Q2_reg
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.189ns (56.805%)  route 0.144ns (43.195%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.554    -0.627    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X13Y72         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/Q
                         net (fo=9, routed)           0.144    -0.343    UART_Wrapper/uart_baudClock_inst/count_reg__0[1]
    SLICE_X12Y72         LUT5 (Prop_lut5_I1_O)        0.048    -0.295 r  UART_Wrapper/uart_baudClock_inst/count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.295    UART_Wrapper/uart_baudClock_inst/count[4]_i_1_n_0
    SLICE_X12Y72         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.820    -0.869    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X12Y72         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                         clock pessimism              0.255    -0.614    
                         clock uncertainty            0.074    -0.540    
    SLICE_X12Y72         FDRE (Hold_fdre_C_D)         0.131    -0.409    UART_Wrapper/uart_baudClock_inst/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay3_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.306%)  route 0.124ns (46.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X32Y15         FDCE                                         r  Inst_debounce4/delay2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  Inst_debounce4/delay2_reg[1]/Q
                         net (fo=2, routed)           0.124    -0.358    Inst_debounce4/delay2[1]
    SLICE_X32Y15         FDCE                                         r  Inst_debounce4/delay3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.826    -0.864    Inst_debounce4/clk_out1
    SLICE_X32Y15         FDCE                                         r  Inst_debounce4/delay3_reg[1]/C
                         clock pessimism              0.241    -0.622    
                         clock uncertainty            0.074    -0.548    
    SLICE_X32Y15         FDCE (Hold_fdce_C_D)         0.070    -0.478    Inst_debounce4/delay3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay3_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.066%)  route 0.125ns (46.934%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X28Y15         FDCE                                         r  Inst_debounce4/delay2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y15         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  Inst_debounce4/delay2_reg[0]/Q
                         net (fo=2, routed)           0.125    -0.357    Inst_debounce4/delay2[0]
    SLICE_X28Y15         FDCE                                         r  Inst_debounce4/delay3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.827    -0.863    Inst_debounce4/clk_out1
    SLICE_X28Y15         FDCE                                         r  Inst_debounce4/delay3_reg[0]/C
                         clock pessimism              0.240    -0.622    
                         clock uncertainty            0.074    -0.548    
    SLICE_X28Y15         FDCE (Hold_fdce_C_D)         0.071    -0.477    Inst_debounce4/delay3_reg[0]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.720%)  route 0.126ns (47.280%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X28Y15         FDCE                                         r  Inst_debounce4/delay1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y15         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  Inst_debounce4/delay1_reg[0]/Q
                         net (fo=2, routed)           0.126    -0.355    Inst_debounce4/delay1[0]
    SLICE_X28Y15         FDCE                                         r  Inst_debounce4/delay2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.827    -0.863    Inst_debounce4/clk_out1
    SLICE_X28Y15         FDCE                                         r  Inst_debounce4/delay2_reg[0]/C
                         clock pessimism              0.240    -0.622    
                         clock uncertainty            0.074    -0.548    
    SLICE_X28Y15         FDCE (Hold_fdce_C_D)         0.072    -0.476    Inst_debounce4/delay2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.412%)  route 0.144ns (43.588%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.554    -0.627    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X13Y72         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/Q
                         net (fo=9, routed)           0.144    -0.343    UART_Wrapper/uart_baudClock_inst/count_reg__0[1]
    SLICE_X12Y72         LUT4 (Prop_lut4_I2_O)        0.045    -0.298 r  UART_Wrapper/uart_baudClock_inst/count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.298    UART_Wrapper/uart_baudClock_inst/count[3]_i_1_n_0
    SLICE_X12Y72         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.820    -0.869    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X12Y72         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
                         clock pessimism              0.255    -0.614    
                         clock uncertainty            0.074    -0.540    
    SLICE_X12Y72         FDRE (Hold_fdre_C_D)         0.120    -0.420    UART_Wrapper/uart_baudClock_inst/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.736%)  route 0.148ns (44.264%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.554    -0.627    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X13Y72         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/Q
                         net (fo=9, routed)           0.148    -0.339    UART_Wrapper/uart_baudClock_inst/count_reg__0[1]
    SLICE_X12Y72         LUT6 (Prop_lut6_I3_O)        0.045    -0.294 r  UART_Wrapper/uart_baudClock_inst/count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.294    UART_Wrapper/uart_baudClock_inst/count[5]_i_1_n_0
    SLICE_X12Y72         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.820    -0.869    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X12Y72         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/C
                         clock pessimism              0.255    -0.614    
                         clock uncertainty            0.074    -0.540    
    SLICE_X12Y72         FDRE (Hold_fdre_C_D)         0.121    -0.419    UART_Wrapper/uart_baudClock_inst/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 D7seg_display/my_anodes_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D7seg_display/my_anodes_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.904%)  route 0.124ns (43.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.585    -0.596    D7seg_display/clk_out1
    SLICE_X64Y27         FDRE                                         r  D7seg_display/my_anodes_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  D7seg_display/my_anodes_reg[3]/Q
                         net (fo=2, routed)           0.124    -0.308    D7seg_display/my_anodes_reg[0]_0[3]
    SLICE_X64Y27         FDRE                                         r  D7seg_display/my_anodes_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.853    -0.837    D7seg_display/clk_out1
    SLICE_X64Y27         FDRE                                         r  D7seg_display/my_anodes_reg[0]/C
                         clock pessimism              0.240    -0.596    
                         clock uncertainty            0.074    -0.522    
    SLICE_X64Y27         FDRE (Hold_fdre_C_D)         0.059    -0.463    D7seg_display/my_anodes_reg[0]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.950%)  route 0.195ns (58.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X28Y14         FDCE                                         r  Inst_debounce4/delay1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y14         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  Inst_debounce4/delay1_reg[1]/Q
                         net (fo=2, routed)           0.195    -0.286    Inst_debounce4/delay1[1]
    SLICE_X32Y15         FDCE                                         r  Inst_debounce4/delay2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.826    -0.864    Inst_debounce4/clk_out1
    SLICE_X32Y15         FDCE                                         r  Inst_debounce4/delay2_reg[1]/C
                         clock pessimism              0.274    -0.589    
                         clock uncertainty            0.074    -0.515    
    SLICE_X32Y15         FDCE (Hold_fdce_C_D)         0.070    -0.445    Inst_debounce4/delay2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay3_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.128ns (48.640%)  route 0.135ns (51.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X28Y15         FDCE                                         r  Inst_debounce4/delay2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y15         FDCE (Prop_fdce_C_Q)         0.128    -0.494 r  Inst_debounce4/delay2_reg[2]/Q
                         net (fo=2, routed)           0.135    -0.359    Inst_debounce4/delay2[2]
    SLICE_X28Y15         FDCE                                         r  Inst_debounce4/delay3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.827    -0.863    Inst_debounce4/clk_out1
    SLICE_X28Y15         FDCE                                         r  Inst_debounce4/delay3_reg[2]/C
                         clock pessimism              0.240    -0.622    
                         clock uncertainty            0.074    -0.548    
    SLICE_X28Y15         FDCE (Hold_fdce_C_D)         0.022    -0.526    Inst_debounce4/delay3_reg[2]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.167    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_timer
  To Clock:  clk_out2_timer

Setup :            0  Failing Endpoints,  Worst Slack        4.546ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.150ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.546ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        4.879ns  (logic 0.704ns (14.429%)  route 4.175ns (85.571%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 18.449 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.951ns = ( 9.049 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.561     9.049    Inst_debounce4/clk_out1
    SLICE_X28Y13         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDCE (Prop_fdce_C_Q)         0.456     9.505 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.387    10.892    Inst_debounce4/delay1[4]
    SLICE_X28Y13         LUT3 (Prop_lut3_I0_O)        0.124    11.016 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           2.165    13.181    My_arbitre/Btn[0]
    SLICE_X46Y38         LUT6 (Prop_lut6_I1_O)        0.124    13.305 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.624    13.929    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X46Y37         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.444    18.449    My_arbitre/clk_out2
    SLICE_X46Y37         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.398    18.847    
                         clock uncertainty           -0.204    18.644    
    SLICE_X46Y37         FDRE (Setup_fdre_C_CE)      -0.169    18.475    My_arbitre/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         18.475    
                         arrival time                         -13.929    
  -------------------------------------------------------------------
                         slack                                  4.546    

Slack (MET) :             4.780ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        4.647ns  (logic 0.704ns (15.151%)  route 3.943ns (84.849%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 18.450 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.951ns = ( 9.049 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.561     9.049    Inst_debounce4/clk_out1
    SLICE_X28Y13         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDCE (Prop_fdce_C_Q)         0.456     9.505 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.387    10.892    Inst_debounce4/delay1[4]
    SLICE_X28Y13         LUT3 (Prop_lut3_I0_O)        0.124    11.016 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           2.165    13.181    My_arbitre/Btn[0]
    SLICE_X46Y38         LUT6 (Prop_lut6_I1_O)        0.124    13.305 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.391    13.696    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X46Y38         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.445    18.450    My_arbitre/clk_out2
    SLICE_X46Y38         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.398    18.848    
                         clock uncertainty           -0.204    18.645    
    SLICE_X46Y38         FDRE (Setup_fdre_C_CE)      -0.169    18.476    My_arbitre/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         18.476    
                         arrival time                         -13.696    
  -------------------------------------------------------------------
                         slack                                  4.780    

Slack (MET) :             4.780ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        4.647ns  (logic 0.704ns (15.151%)  route 3.943ns (84.849%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 18.450 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.951ns = ( 9.049 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.561     9.049    Inst_debounce4/clk_out1
    SLICE_X28Y13         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDCE (Prop_fdce_C_Q)         0.456     9.505 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.387    10.892    Inst_debounce4/delay1[4]
    SLICE_X28Y13         LUT3 (Prop_lut3_I0_O)        0.124    11.016 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           2.165    13.181    My_arbitre/Btn[0]
    SLICE_X46Y38         LUT6 (Prop_lut6_I1_O)        0.124    13.305 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.391    13.696    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X46Y38         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.445    18.450    My_arbitre/clk_out2
    SLICE_X46Y38         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.398    18.848    
                         clock uncertainty           -0.204    18.645    
    SLICE_X46Y38         FDRE (Setup_fdre_C_CE)      -0.169    18.476    My_arbitre/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         18.476    
                         arrival time                         -13.696    
  -------------------------------------------------------------------
                         slack                                  4.780    

Slack (MET) :             4.780ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        4.647ns  (logic 0.704ns (15.151%)  route 3.943ns (84.849%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 18.450 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.951ns = ( 9.049 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.561     9.049    Inst_debounce4/clk_out1
    SLICE_X28Y13         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDCE (Prop_fdce_C_Q)         0.456     9.505 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.387    10.892    Inst_debounce4/delay1[4]
    SLICE_X28Y13         LUT3 (Prop_lut3_I0_O)        0.124    11.016 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           2.165    13.181    My_arbitre/Btn[0]
    SLICE_X46Y38         LUT6 (Prop_lut6_I1_O)        0.124    13.305 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.391    13.696    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X46Y38         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.445    18.450    My_arbitre/clk_out2
    SLICE_X46Y38         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.398    18.848    
                         clock uncertainty           -0.204    18.645    
    SLICE_X46Y38         FDRE (Setup_fdre_C_CE)      -0.169    18.476    My_arbitre/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         18.476    
                         arrival time                         -13.696    
  -------------------------------------------------------------------
                         slack                                  4.780    

Slack (MET) :             5.038ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/it_homade_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        4.586ns  (logic 0.704ns (15.350%)  route 3.882ns (84.650%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 18.450 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.951ns = ( 9.049 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.561     9.049    Inst_debounce4/clk_out1
    SLICE_X28Y13         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDCE (Prop_fdce_C_Q)         0.456     9.505 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.387    10.892    Inst_debounce4/delay1[4]
    SLICE_X28Y13         LUT3 (Prop_lut3_I0_O)        0.124    11.016 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           2.496    13.512    My_arbitre/Btn[0]
    SLICE_X45Y38         LUT6 (Prop_lut6_I1_O)        0.124    13.636 r  My_arbitre/it_homade[0]_i_1/O
                         net (fo=1, routed)           0.000    13.636    My_arbitre/it_homade_i[0]
    SLICE_X45Y38         FDRE                                         r  My_arbitre/it_homade_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.445    18.450    My_arbitre/clk_out2
    SLICE_X45Y38         FDRE                                         r  My_arbitre/it_homade_reg[0]/C
                         clock pessimism              0.398    18.848    
                         clock uncertainty           -0.204    18.645    
    SLICE_X45Y38         FDRE (Setup_fdre_C_D)        0.029    18.674    My_arbitre/it_homade_reg[0]
  -------------------------------------------------------------------
                         required time                         18.674    
                         arrival time                         -13.636    
  -------------------------------------------------------------------
                         slack                                  5.038    

Slack (MET) :             5.436ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        4.238ns  (logic 0.704ns (16.610%)  route 3.534ns (83.390%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 18.450 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.951ns = ( 9.049 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.561     9.049    Inst_debounce4/clk_out1
    SLICE_X28Y13         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDCE (Prop_fdce_C_Q)         0.456     9.505 f  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.387    10.892    Inst_debounce4/delay1[4]
    SLICE_X28Y13         LUT3 (Prop_lut3_I0_O)        0.124    11.016 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           2.148    13.164    My_arbitre/Btn[0]
    SLICE_X46Y38         LUT5 (Prop_lut5_I2_O)        0.124    13.288 r  My_arbitre/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000    13.288    My_arbitre/FSM_sequential_state[1]_i_1_n_0
    SLICE_X46Y38         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.445    18.450    My_arbitre/clk_out2
    SLICE_X46Y38         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.398    18.848    
                         clock uncertainty           -0.204    18.645    
    SLICE_X46Y38         FDRE (Setup_fdre_C_D)        0.079    18.724    My_arbitre/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         18.724    
                         arrival time                         -13.288    
  -------------------------------------------------------------------
                         slack                                  5.436    

Slack (MET) :             5.718ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        3.954ns  (logic 0.704ns (17.803%)  route 3.250ns (82.197%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 18.450 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.951ns = ( 9.049 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.561     9.049    Inst_debounce4/clk_out1
    SLICE_X28Y13         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDCE (Prop_fdce_C_Q)         0.456     9.505 f  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.387    10.892    Inst_debounce4/delay1[4]
    SLICE_X28Y13         LUT3 (Prop_lut3_I0_O)        0.124    11.016 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.864    12.880    My_arbitre/Btn[0]
    SLICE_X46Y38         LUT5 (Prop_lut5_I3_O)        0.124    13.004 r  My_arbitre/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000    13.004    My_arbitre/FSM_sequential_state[2]_i_1_n_0
    SLICE_X46Y38         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.445    18.450    My_arbitre/clk_out2
    SLICE_X46Y38         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.398    18.848    
                         clock uncertainty           -0.204    18.645    
    SLICE_X46Y38         FDRE (Setup_fdre_C_D)        0.077    18.722    My_arbitre/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         18.722    
                         arrival time                         -13.004    
  -------------------------------------------------------------------
                         slack                                  5.718    

Slack (MET) :             5.885ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        3.786ns  (logic 0.704ns (18.593%)  route 3.082ns (81.407%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 18.449 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.951ns = ( 9.049 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.561     9.049    Inst_debounce4/clk_out1
    SLICE_X28Y13         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDCE (Prop_fdce_C_Q)         0.456     9.505 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.387    10.892    Inst_debounce4/delay1[4]
    SLICE_X28Y13         LUT3 (Prop_lut3_I0_O)        0.124    11.016 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.696    12.712    My_arbitre/Btn[0]
    SLICE_X46Y37         LUT5 (Prop_lut5_I1_O)        0.124    12.836 r  My_arbitre/FSM_sequential_state[3]_i_2/O
                         net (fo=1, routed)           0.000    12.836    My_arbitre/FSM_sequential_state[3]_i_2_n_0
    SLICE_X46Y37         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.444    18.449    My_arbitre/clk_out2
    SLICE_X46Y37         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.398    18.847    
                         clock uncertainty           -0.204    18.644    
    SLICE_X46Y37         FDRE (Setup_fdre_C_D)        0.077    18.721    My_arbitre/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         18.721    
                         arrival time                         -12.836    
  -------------------------------------------------------------------
                         slack                                  5.885    

Slack (MET) :             6.554ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        2.991ns  (logic 0.580ns (19.389%)  route 2.411ns (80.611%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 18.445 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.951ns = ( 9.049 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.561     9.049    Inst_debounce4/clk_out1
    SLICE_X28Y13         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDCE (Prop_fdce_C_Q)         0.456     9.505 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.387    10.892    Inst_debounce4/delay1[4]
    SLICE_X28Y13         LUT3 (Prop_lut3_I0_O)        0.124    11.016 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.025    12.041    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Btn[0]
    SLICE_X30Y14         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.440    18.445    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/clk_out2
    SLICE_X30Y14         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/C
                         clock pessimism              0.398    18.843    
                         clock uncertainty           -0.204    18.640    
    SLICE_X30Y14         FDRE (Setup_fdre_C_D)       -0.045    18.595    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg
  -------------------------------------------------------------------
                         required time                         18.595    
                         arrival time                         -12.041    
  -------------------------------------------------------------------
                         slack                                  6.554    

Slack (MET) :             7.066ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        2.556ns  (logic 0.580ns (22.692%)  route 1.976ns (77.308%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.953ns = ( 9.047 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.559     9.047    Inst_debounce4/clk_out1
    SLICE_X28Y15         FDCE                                         r  Inst_debounce4/delay1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y15         FDCE (Prop_fdce_C_Q)         0.456     9.503 r  Inst_debounce4/delay1_reg[2]/Q
                         net (fo=2, routed)           1.976    11.479    Inst_debounce4/delay1[2]
    SLICE_X29Y15         LUT3 (Prop_lut3_I0_O)        0.124    11.603 r  Inst_debounce4/Q1_i_1__1/O
                         net (fo=1, routed)           0.000    11.603    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Btn[0]
    SLICE_X29Y15         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.441    18.446    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/clk_out2
    SLICE_X29Y15         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/C
                         clock pessimism              0.398    18.844    
                         clock uncertainty           -0.204    18.641    
    SLICE_X29Y15         FDRE (Setup_fdre_C_D)        0.029    18.670    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg
  -------------------------------------------------------------------
                         required time                         18.670    
                         arrival time                         -11.603    
  -------------------------------------------------------------------
                         slack                                  7.066    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.186ns (24.529%)  route 0.572ns (75.471%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X28Y15         FDCE                                         r  Inst_debounce4/delay1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y15         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  Inst_debounce4/delay1_reg[0]/Q
                         net (fo=2, routed)           0.572     0.091    Inst_debounce4/delay1[0]
    SLICE_X28Y16         LUT3 (Prop_lut3_I0_O)        0.045     0.136 r  Inst_debounce4/Q1_i_1/O
                         net (fo=1, routed)           0.000     0.136    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Btn[0]
    SLICE_X28Y16         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.826    -0.864    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/clk_out2
    SLICE_X28Y16         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/C
                         clock pessimism              0.555    -0.309    
                         clock uncertainty            0.204    -0.105    
    SLICE_X28Y16         FDRE (Hold_fdre_C_D)         0.091    -0.014    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg
  -------------------------------------------------------------------
                         required time                          0.014    
                         arrival time                           0.136    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.186ns (24.347%)  route 0.578ns (75.653%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X28Y15         FDCE                                         r  Inst_debounce4/delay1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y15         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  Inst_debounce4/delay1_reg[3]/Q
                         net (fo=2, routed)           0.578     0.097    Inst_debounce4/delay1[3]
    SLICE_X31Y15         LUT3 (Prop_lut3_I0_O)        0.045     0.142 r  Inst_debounce4/Q1_i_1__2/O
                         net (fo=1, routed)           0.000     0.142    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Btn[0]
    SLICE_X31Y15         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.826    -0.864    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/clk_out2
    SLICE_X31Y15         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/C
                         clock pessimism              0.555    -0.309    
                         clock uncertainty            0.204    -0.105    
    SLICE_X31Y15         FDRE (Hold_fdre_C_D)         0.092    -0.013    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg
  -------------------------------------------------------------------
                         required time                          0.013    
                         arrival time                           0.142    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.227ns (28.705%)  route 0.564ns (71.295%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X28Y15         FDCE                                         r  Inst_debounce4/delay2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y15         FDCE (Prop_fdce_C_Q)         0.128    -0.494 r  Inst_debounce4/delay2_reg[2]/Q
                         net (fo=2, routed)           0.564     0.069    Inst_debounce4/delay2[2]
    SLICE_X29Y15         LUT3 (Prop_lut3_I1_O)        0.099     0.168 r  Inst_debounce4/Q1_i_1__1/O
                         net (fo=1, routed)           0.000     0.168    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Btn[0]
    SLICE_X29Y15         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.827    -0.863    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/clk_out2
    SLICE_X29Y15         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.204    -0.104    
    SLICE_X29Y15         FDRE (Hold_fdre_C_D)         0.091    -0.013    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg
  -------------------------------------------------------------------
                         required time                          0.013    
                         arrival time                           0.168    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.186ns (23.001%)  route 0.623ns (76.999%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X28Y14         FDCE                                         r  Inst_debounce4/delay1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y14         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  Inst_debounce4/delay1_reg[1]/Q
                         net (fo=2, routed)           0.623     0.141    Inst_debounce4/delay1[1]
    SLICE_X31Y15         LUT3 (Prop_lut3_I0_O)        0.045     0.186 r  Inst_debounce4/Q1_i_1__0/O
                         net (fo=1, routed)           0.000     0.186    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Btn[0]
    SLICE_X31Y15         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.826    -0.864    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/clk_out2
    SLICE_X31Y15         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/C
                         clock pessimism              0.555    -0.309    
                         clock uncertainty            0.204    -0.105    
    SLICE_X31Y15         FDRE (Hold_fdre_C_D)         0.091    -0.014    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg
  -------------------------------------------------------------------
                         required time                          0.014    
                         arrival time                           0.186    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.186ns (23.233%)  route 0.615ns (76.767%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X28Y13         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.233    -0.248    Inst_debounce4/delay2[4]
    SLICE_X28Y13         LUT3 (Prop_lut3_I1_O)        0.045    -0.203 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.382     0.178    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Btn[0]
    SLICE_X30Y14         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.827    -0.863    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/clk_out2
    SLICE_X30Y14         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.204    -0.104    
    SLICE_X30Y14         FDRE (Hold_fdre_C_D)         0.052    -0.052    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg
  -------------------------------------------------------------------
                         required time                          0.052    
                         arrival time                           0.178    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.536ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        1.178ns  (logic 0.231ns (19.616%)  route 0.947ns (80.384%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X28Y13         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.233    -0.248    Inst_debounce4/delay2[4]
    SLICE_X28Y13         LUT3 (Prop_lut3_I1_O)        0.045    -0.203 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.714     0.510    My_arbitre/Btn[0]
    SLICE_X46Y37         LUT5 (Prop_lut5_I1_O)        0.045     0.555 r  My_arbitre/FSM_sequential_state[3]_i_2/O
                         net (fo=1, routed)           0.000     0.555    My_arbitre/FSM_sequential_state[3]_i_2_n_0
    SLICE_X46Y37         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.830    -0.860    My_arbitre/clk_out2
    SLICE_X46Y37         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.555    -0.305    
                         clock uncertainty            0.204    -0.101    
    SLICE_X46Y37         FDRE (Hold_fdre_C_D)         0.120     0.019    My_arbitre/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.019    
                         arrival time                           0.555    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             0.617ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        1.261ns  (logic 0.231ns (18.325%)  route 1.030ns (81.675%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X28Y13         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDCE (Prop_fdce_C_Q)         0.141    -0.481 f  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.233    -0.248    Inst_debounce4/delay2[4]
    SLICE_X28Y13         LUT3 (Prop_lut3_I1_O)        0.045    -0.203 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.797     0.593    My_arbitre/Btn[0]
    SLICE_X46Y38         LUT5 (Prop_lut5_I3_O)        0.045     0.638 r  My_arbitre/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.638    My_arbitre/FSM_sequential_state[2]_i_1_n_0
    SLICE_X46Y38         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.832    -0.858    My_arbitre/clk_out2
    SLICE_X46Y38         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.555    -0.303    
                         clock uncertainty            0.204    -0.099    
    SLICE_X46Y38         FDRE (Hold_fdre_C_D)         0.120     0.021    My_arbitre/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.021    
                         arrival time                           0.638    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             0.698ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        1.343ns  (logic 0.231ns (17.206%)  route 1.112ns (82.794%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X28Y13         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDCE (Prop_fdce_C_Q)         0.141    -0.481 f  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.233    -0.248    Inst_debounce4/delay2[4]
    SLICE_X28Y13         LUT3 (Prop_lut3_I1_O)        0.045    -0.203 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.879     0.675    My_arbitre/Btn[0]
    SLICE_X46Y38         LUT5 (Prop_lut5_I2_O)        0.045     0.720 r  My_arbitre/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.720    My_arbitre/FSM_sequential_state[1]_i_1_n_0
    SLICE_X46Y38         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.832    -0.858    My_arbitre/clk_out2
    SLICE_X46Y38         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.555    -0.303    
                         clock uncertainty            0.204    -0.099    
    SLICE_X46Y38         FDRE (Hold_fdre_C_D)         0.121     0.022    My_arbitre/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.022    
                         arrival time                           0.720    
  -------------------------------------------------------------------
                         slack                                  0.698    

Slack (MET) :             0.855ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/it_homade_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        1.470ns  (logic 0.231ns (15.718%)  route 1.239ns (84.282%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X28Y13         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.233    -0.248    Inst_debounce4/delay2[4]
    SLICE_X28Y13         LUT3 (Prop_lut3_I1_O)        0.045    -0.203 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.006     0.802    My_arbitre/Btn[0]
    SLICE_X45Y38         LUT6 (Prop_lut6_I1_O)        0.045     0.847 r  My_arbitre/it_homade[0]_i_1/O
                         net (fo=1, routed)           0.000     0.847    My_arbitre/it_homade_i[0]
    SLICE_X45Y38         FDRE                                         r  My_arbitre/it_homade_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.832    -0.858    My_arbitre/clk_out2
    SLICE_X45Y38         FDRE                                         r  My_arbitre/it_homade_reg[0]/C
                         clock pessimism              0.555    -0.303    
                         clock uncertainty            0.204    -0.099    
    SLICE_X45Y38         FDRE (Hold_fdre_C_D)         0.091    -0.008    My_arbitre/it_homade_reg[0]
  -------------------------------------------------------------------
                         required time                          0.008    
                         arrival time                           0.847    
  -------------------------------------------------------------------
                         slack                                  0.855    

Slack (MET) :             0.947ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        1.455ns  (logic 0.231ns (15.879%)  route 1.224ns (84.121%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X28Y13         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.233    -0.248    Inst_debounce4/delay2[4]
    SLICE_X28Y13         LUT3 (Prop_lut3_I1_O)        0.045    -0.203 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.863     0.659    My_arbitre/Btn[0]
    SLICE_X46Y38         LUT6 (Prop_lut6_I1_O)        0.045     0.704 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.128     0.832    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X46Y38         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.832    -0.858    My_arbitre/clk_out2
    SLICE_X46Y38         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.555    -0.303    
                         clock uncertainty            0.204    -0.099    
    SLICE_X46Y38         FDRE (Hold_fdre_C_CE)       -0.016    -0.115    My_arbitre/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.115    
                         arrival time                           0.832    
  -------------------------------------------------------------------
                         slack                                  0.947    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_timer_1
  To Clock:  clk_out2_timer

Setup :            0  Failing Endpoints,  Worst Slack        4.546ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.150ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.546ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        4.879ns  (logic 0.704ns (14.429%)  route 4.175ns (85.571%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 18.449 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.951ns = ( 9.049 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.561     9.049    Inst_debounce4/clk_out1
    SLICE_X28Y13         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDCE (Prop_fdce_C_Q)         0.456     9.505 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.387    10.892    Inst_debounce4/delay1[4]
    SLICE_X28Y13         LUT3 (Prop_lut3_I0_O)        0.124    11.016 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           2.165    13.181    My_arbitre/Btn[0]
    SLICE_X46Y38         LUT6 (Prop_lut6_I1_O)        0.124    13.305 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.624    13.929    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X46Y37         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.444    18.449    My_arbitre/clk_out2
    SLICE_X46Y37         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.398    18.847    
                         clock uncertainty           -0.204    18.644    
    SLICE_X46Y37         FDRE (Setup_fdre_C_CE)      -0.169    18.475    My_arbitre/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         18.475    
                         arrival time                         -13.929    
  -------------------------------------------------------------------
                         slack                                  4.546    

Slack (MET) :             4.780ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        4.647ns  (logic 0.704ns (15.151%)  route 3.943ns (84.849%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 18.450 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.951ns = ( 9.049 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.561     9.049    Inst_debounce4/clk_out1
    SLICE_X28Y13         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDCE (Prop_fdce_C_Q)         0.456     9.505 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.387    10.892    Inst_debounce4/delay1[4]
    SLICE_X28Y13         LUT3 (Prop_lut3_I0_O)        0.124    11.016 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           2.165    13.181    My_arbitre/Btn[0]
    SLICE_X46Y38         LUT6 (Prop_lut6_I1_O)        0.124    13.305 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.391    13.696    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X46Y38         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.445    18.450    My_arbitre/clk_out2
    SLICE_X46Y38         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.398    18.848    
                         clock uncertainty           -0.204    18.645    
    SLICE_X46Y38         FDRE (Setup_fdre_C_CE)      -0.169    18.476    My_arbitre/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         18.476    
                         arrival time                         -13.696    
  -------------------------------------------------------------------
                         slack                                  4.780    

Slack (MET) :             4.780ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        4.647ns  (logic 0.704ns (15.151%)  route 3.943ns (84.849%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 18.450 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.951ns = ( 9.049 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.561     9.049    Inst_debounce4/clk_out1
    SLICE_X28Y13         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDCE (Prop_fdce_C_Q)         0.456     9.505 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.387    10.892    Inst_debounce4/delay1[4]
    SLICE_X28Y13         LUT3 (Prop_lut3_I0_O)        0.124    11.016 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           2.165    13.181    My_arbitre/Btn[0]
    SLICE_X46Y38         LUT6 (Prop_lut6_I1_O)        0.124    13.305 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.391    13.696    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X46Y38         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.445    18.450    My_arbitre/clk_out2
    SLICE_X46Y38         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.398    18.848    
                         clock uncertainty           -0.204    18.645    
    SLICE_X46Y38         FDRE (Setup_fdre_C_CE)      -0.169    18.476    My_arbitre/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         18.476    
                         arrival time                         -13.696    
  -------------------------------------------------------------------
                         slack                                  4.780    

Slack (MET) :             4.780ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        4.647ns  (logic 0.704ns (15.151%)  route 3.943ns (84.849%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 18.450 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.951ns = ( 9.049 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.561     9.049    Inst_debounce4/clk_out1
    SLICE_X28Y13         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDCE (Prop_fdce_C_Q)         0.456     9.505 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.387    10.892    Inst_debounce4/delay1[4]
    SLICE_X28Y13         LUT3 (Prop_lut3_I0_O)        0.124    11.016 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           2.165    13.181    My_arbitre/Btn[0]
    SLICE_X46Y38         LUT6 (Prop_lut6_I1_O)        0.124    13.305 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.391    13.696    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X46Y38         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.445    18.450    My_arbitre/clk_out2
    SLICE_X46Y38         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.398    18.848    
                         clock uncertainty           -0.204    18.645    
    SLICE_X46Y38         FDRE (Setup_fdre_C_CE)      -0.169    18.476    My_arbitre/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         18.476    
                         arrival time                         -13.696    
  -------------------------------------------------------------------
                         slack                                  4.780    

Slack (MET) :             5.038ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/it_homade_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        4.586ns  (logic 0.704ns (15.350%)  route 3.882ns (84.650%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 18.450 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.951ns = ( 9.049 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.561     9.049    Inst_debounce4/clk_out1
    SLICE_X28Y13         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDCE (Prop_fdce_C_Q)         0.456     9.505 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.387    10.892    Inst_debounce4/delay1[4]
    SLICE_X28Y13         LUT3 (Prop_lut3_I0_O)        0.124    11.016 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           2.496    13.512    My_arbitre/Btn[0]
    SLICE_X45Y38         LUT6 (Prop_lut6_I1_O)        0.124    13.636 r  My_arbitre/it_homade[0]_i_1/O
                         net (fo=1, routed)           0.000    13.636    My_arbitre/it_homade_i[0]
    SLICE_X45Y38         FDRE                                         r  My_arbitre/it_homade_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.445    18.450    My_arbitre/clk_out2
    SLICE_X45Y38         FDRE                                         r  My_arbitre/it_homade_reg[0]/C
                         clock pessimism              0.398    18.848    
                         clock uncertainty           -0.204    18.645    
    SLICE_X45Y38         FDRE (Setup_fdre_C_D)        0.029    18.674    My_arbitre/it_homade_reg[0]
  -------------------------------------------------------------------
                         required time                         18.674    
                         arrival time                         -13.636    
  -------------------------------------------------------------------
                         slack                                  5.038    

Slack (MET) :             5.436ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        4.238ns  (logic 0.704ns (16.610%)  route 3.534ns (83.390%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 18.450 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.951ns = ( 9.049 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.561     9.049    Inst_debounce4/clk_out1
    SLICE_X28Y13         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDCE (Prop_fdce_C_Q)         0.456     9.505 f  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.387    10.892    Inst_debounce4/delay1[4]
    SLICE_X28Y13         LUT3 (Prop_lut3_I0_O)        0.124    11.016 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           2.148    13.164    My_arbitre/Btn[0]
    SLICE_X46Y38         LUT5 (Prop_lut5_I2_O)        0.124    13.288 r  My_arbitre/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000    13.288    My_arbitre/FSM_sequential_state[1]_i_1_n_0
    SLICE_X46Y38         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.445    18.450    My_arbitre/clk_out2
    SLICE_X46Y38         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.398    18.848    
                         clock uncertainty           -0.204    18.645    
    SLICE_X46Y38         FDRE (Setup_fdre_C_D)        0.079    18.724    My_arbitre/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         18.724    
                         arrival time                         -13.288    
  -------------------------------------------------------------------
                         slack                                  5.436    

Slack (MET) :             5.718ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        3.954ns  (logic 0.704ns (17.803%)  route 3.250ns (82.197%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 18.450 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.951ns = ( 9.049 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.561     9.049    Inst_debounce4/clk_out1
    SLICE_X28Y13         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDCE (Prop_fdce_C_Q)         0.456     9.505 f  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.387    10.892    Inst_debounce4/delay1[4]
    SLICE_X28Y13         LUT3 (Prop_lut3_I0_O)        0.124    11.016 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.864    12.880    My_arbitre/Btn[0]
    SLICE_X46Y38         LUT5 (Prop_lut5_I3_O)        0.124    13.004 r  My_arbitre/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000    13.004    My_arbitre/FSM_sequential_state[2]_i_1_n_0
    SLICE_X46Y38         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.445    18.450    My_arbitre/clk_out2
    SLICE_X46Y38         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.398    18.848    
                         clock uncertainty           -0.204    18.645    
    SLICE_X46Y38         FDRE (Setup_fdre_C_D)        0.077    18.722    My_arbitre/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         18.722    
                         arrival time                         -13.004    
  -------------------------------------------------------------------
                         slack                                  5.718    

Slack (MET) :             5.885ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        3.786ns  (logic 0.704ns (18.593%)  route 3.082ns (81.407%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 18.449 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.951ns = ( 9.049 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.561     9.049    Inst_debounce4/clk_out1
    SLICE_X28Y13         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDCE (Prop_fdce_C_Q)         0.456     9.505 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.387    10.892    Inst_debounce4/delay1[4]
    SLICE_X28Y13         LUT3 (Prop_lut3_I0_O)        0.124    11.016 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.696    12.712    My_arbitre/Btn[0]
    SLICE_X46Y37         LUT5 (Prop_lut5_I1_O)        0.124    12.836 r  My_arbitre/FSM_sequential_state[3]_i_2/O
                         net (fo=1, routed)           0.000    12.836    My_arbitre/FSM_sequential_state[3]_i_2_n_0
    SLICE_X46Y37         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.444    18.449    My_arbitre/clk_out2
    SLICE_X46Y37         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.398    18.847    
                         clock uncertainty           -0.204    18.644    
    SLICE_X46Y37         FDRE (Setup_fdre_C_D)        0.077    18.721    My_arbitre/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         18.721    
                         arrival time                         -12.836    
  -------------------------------------------------------------------
                         slack                                  5.885    

Slack (MET) :             6.554ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        2.991ns  (logic 0.580ns (19.389%)  route 2.411ns (80.611%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 18.445 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.951ns = ( 9.049 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.561     9.049    Inst_debounce4/clk_out1
    SLICE_X28Y13         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDCE (Prop_fdce_C_Q)         0.456     9.505 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.387    10.892    Inst_debounce4/delay1[4]
    SLICE_X28Y13         LUT3 (Prop_lut3_I0_O)        0.124    11.016 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.025    12.041    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Btn[0]
    SLICE_X30Y14         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.440    18.445    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/clk_out2
    SLICE_X30Y14         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/C
                         clock pessimism              0.398    18.843    
                         clock uncertainty           -0.204    18.640    
    SLICE_X30Y14         FDRE (Setup_fdre_C_D)       -0.045    18.595    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg
  -------------------------------------------------------------------
                         required time                         18.595    
                         arrival time                         -12.041    
  -------------------------------------------------------------------
                         slack                                  6.554    

Slack (MET) :             7.066ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        2.556ns  (logic 0.580ns (22.692%)  route 1.976ns (77.308%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.953ns = ( 9.047 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.559     9.047    Inst_debounce4/clk_out1
    SLICE_X28Y15         FDCE                                         r  Inst_debounce4/delay1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y15         FDCE (Prop_fdce_C_Q)         0.456     9.503 r  Inst_debounce4/delay1_reg[2]/Q
                         net (fo=2, routed)           1.976    11.479    Inst_debounce4/delay1[2]
    SLICE_X29Y15         LUT3 (Prop_lut3_I0_O)        0.124    11.603 r  Inst_debounce4/Q1_i_1__1/O
                         net (fo=1, routed)           0.000    11.603    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Btn[0]
    SLICE_X29Y15         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.441    18.446    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/clk_out2
    SLICE_X29Y15         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/C
                         clock pessimism              0.398    18.844    
                         clock uncertainty           -0.204    18.641    
    SLICE_X29Y15         FDRE (Setup_fdre_C_D)        0.029    18.670    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg
  -------------------------------------------------------------------
                         required time                         18.670    
                         arrival time                         -11.603    
  -------------------------------------------------------------------
                         slack                                  7.066    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.186ns (24.529%)  route 0.572ns (75.471%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X28Y15         FDCE                                         r  Inst_debounce4/delay1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y15         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  Inst_debounce4/delay1_reg[0]/Q
                         net (fo=2, routed)           0.572     0.091    Inst_debounce4/delay1[0]
    SLICE_X28Y16         LUT3 (Prop_lut3_I0_O)        0.045     0.136 r  Inst_debounce4/Q1_i_1/O
                         net (fo=1, routed)           0.000     0.136    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Btn[0]
    SLICE_X28Y16         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.826    -0.864    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/clk_out2
    SLICE_X28Y16         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/C
                         clock pessimism              0.555    -0.309    
                         clock uncertainty            0.204    -0.105    
    SLICE_X28Y16         FDRE (Hold_fdre_C_D)         0.091    -0.014    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg
  -------------------------------------------------------------------
                         required time                          0.014    
                         arrival time                           0.136    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.186ns (24.347%)  route 0.578ns (75.653%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X28Y15         FDCE                                         r  Inst_debounce4/delay1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y15         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  Inst_debounce4/delay1_reg[3]/Q
                         net (fo=2, routed)           0.578     0.097    Inst_debounce4/delay1[3]
    SLICE_X31Y15         LUT3 (Prop_lut3_I0_O)        0.045     0.142 r  Inst_debounce4/Q1_i_1__2/O
                         net (fo=1, routed)           0.000     0.142    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Btn[0]
    SLICE_X31Y15         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.826    -0.864    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/clk_out2
    SLICE_X31Y15         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/C
                         clock pessimism              0.555    -0.309    
                         clock uncertainty            0.204    -0.105    
    SLICE_X31Y15         FDRE (Hold_fdre_C_D)         0.092    -0.013    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg
  -------------------------------------------------------------------
                         required time                          0.013    
                         arrival time                           0.142    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.227ns (28.705%)  route 0.564ns (71.295%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X28Y15         FDCE                                         r  Inst_debounce4/delay2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y15         FDCE (Prop_fdce_C_Q)         0.128    -0.494 r  Inst_debounce4/delay2_reg[2]/Q
                         net (fo=2, routed)           0.564     0.069    Inst_debounce4/delay2[2]
    SLICE_X29Y15         LUT3 (Prop_lut3_I1_O)        0.099     0.168 r  Inst_debounce4/Q1_i_1__1/O
                         net (fo=1, routed)           0.000     0.168    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Btn[0]
    SLICE_X29Y15         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.827    -0.863    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/clk_out2
    SLICE_X29Y15         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.204    -0.104    
    SLICE_X29Y15         FDRE (Hold_fdre_C_D)         0.091    -0.013    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg
  -------------------------------------------------------------------
                         required time                          0.013    
                         arrival time                           0.168    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.186ns (23.001%)  route 0.623ns (76.999%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X28Y14         FDCE                                         r  Inst_debounce4/delay1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y14         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  Inst_debounce4/delay1_reg[1]/Q
                         net (fo=2, routed)           0.623     0.141    Inst_debounce4/delay1[1]
    SLICE_X31Y15         LUT3 (Prop_lut3_I0_O)        0.045     0.186 r  Inst_debounce4/Q1_i_1__0/O
                         net (fo=1, routed)           0.000     0.186    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Btn[0]
    SLICE_X31Y15         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.826    -0.864    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/clk_out2
    SLICE_X31Y15         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/C
                         clock pessimism              0.555    -0.309    
                         clock uncertainty            0.204    -0.105    
    SLICE_X31Y15         FDRE (Hold_fdre_C_D)         0.091    -0.014    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg
  -------------------------------------------------------------------
                         required time                          0.014    
                         arrival time                           0.186    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.186ns (23.233%)  route 0.615ns (76.767%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X28Y13         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.233    -0.248    Inst_debounce4/delay2[4]
    SLICE_X28Y13         LUT3 (Prop_lut3_I1_O)        0.045    -0.203 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.382     0.178    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Btn[0]
    SLICE_X30Y14         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.827    -0.863    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/clk_out2
    SLICE_X30Y14         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.204    -0.104    
    SLICE_X30Y14         FDRE (Hold_fdre_C_D)         0.052    -0.052    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg
  -------------------------------------------------------------------
                         required time                          0.052    
                         arrival time                           0.178    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.536ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        1.178ns  (logic 0.231ns (19.616%)  route 0.947ns (80.384%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X28Y13         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.233    -0.248    Inst_debounce4/delay2[4]
    SLICE_X28Y13         LUT3 (Prop_lut3_I1_O)        0.045    -0.203 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.714     0.510    My_arbitre/Btn[0]
    SLICE_X46Y37         LUT5 (Prop_lut5_I1_O)        0.045     0.555 r  My_arbitre/FSM_sequential_state[3]_i_2/O
                         net (fo=1, routed)           0.000     0.555    My_arbitre/FSM_sequential_state[3]_i_2_n_0
    SLICE_X46Y37         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.830    -0.860    My_arbitre/clk_out2
    SLICE_X46Y37         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.555    -0.305    
                         clock uncertainty            0.204    -0.101    
    SLICE_X46Y37         FDRE (Hold_fdre_C_D)         0.120     0.019    My_arbitre/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.019    
                         arrival time                           0.555    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             0.617ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        1.261ns  (logic 0.231ns (18.325%)  route 1.030ns (81.675%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X28Y13         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDCE (Prop_fdce_C_Q)         0.141    -0.481 f  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.233    -0.248    Inst_debounce4/delay2[4]
    SLICE_X28Y13         LUT3 (Prop_lut3_I1_O)        0.045    -0.203 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.797     0.593    My_arbitre/Btn[0]
    SLICE_X46Y38         LUT5 (Prop_lut5_I3_O)        0.045     0.638 r  My_arbitre/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.638    My_arbitre/FSM_sequential_state[2]_i_1_n_0
    SLICE_X46Y38         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.832    -0.858    My_arbitre/clk_out2
    SLICE_X46Y38         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.555    -0.303    
                         clock uncertainty            0.204    -0.099    
    SLICE_X46Y38         FDRE (Hold_fdre_C_D)         0.120     0.021    My_arbitre/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.021    
                         arrival time                           0.638    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             0.698ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        1.343ns  (logic 0.231ns (17.206%)  route 1.112ns (82.794%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X28Y13         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDCE (Prop_fdce_C_Q)         0.141    -0.481 f  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.233    -0.248    Inst_debounce4/delay2[4]
    SLICE_X28Y13         LUT3 (Prop_lut3_I1_O)        0.045    -0.203 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.879     0.675    My_arbitre/Btn[0]
    SLICE_X46Y38         LUT5 (Prop_lut5_I2_O)        0.045     0.720 r  My_arbitre/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.720    My_arbitre/FSM_sequential_state[1]_i_1_n_0
    SLICE_X46Y38         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.832    -0.858    My_arbitre/clk_out2
    SLICE_X46Y38         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.555    -0.303    
                         clock uncertainty            0.204    -0.099    
    SLICE_X46Y38         FDRE (Hold_fdre_C_D)         0.121     0.022    My_arbitre/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.022    
                         arrival time                           0.720    
  -------------------------------------------------------------------
                         slack                                  0.698    

Slack (MET) :             0.855ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/it_homade_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        1.470ns  (logic 0.231ns (15.718%)  route 1.239ns (84.282%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X28Y13         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.233    -0.248    Inst_debounce4/delay2[4]
    SLICE_X28Y13         LUT3 (Prop_lut3_I1_O)        0.045    -0.203 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.006     0.802    My_arbitre/Btn[0]
    SLICE_X45Y38         LUT6 (Prop_lut6_I1_O)        0.045     0.847 r  My_arbitre/it_homade[0]_i_1/O
                         net (fo=1, routed)           0.000     0.847    My_arbitre/it_homade_i[0]
    SLICE_X45Y38         FDRE                                         r  My_arbitre/it_homade_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.832    -0.858    My_arbitre/clk_out2
    SLICE_X45Y38         FDRE                                         r  My_arbitre/it_homade_reg[0]/C
                         clock pessimism              0.555    -0.303    
                         clock uncertainty            0.204    -0.099    
    SLICE_X45Y38         FDRE (Hold_fdre_C_D)         0.091    -0.008    My_arbitre/it_homade_reg[0]
  -------------------------------------------------------------------
                         required time                          0.008    
                         arrival time                           0.847    
  -------------------------------------------------------------------
                         slack                                  0.855    

Slack (MET) :             0.947ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        1.455ns  (logic 0.231ns (15.879%)  route 1.224ns (84.121%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X28Y13         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.233    -0.248    Inst_debounce4/delay2[4]
    SLICE_X28Y13         LUT3 (Prop_lut3_I1_O)        0.045    -0.203 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.863     0.659    My_arbitre/Btn[0]
    SLICE_X46Y38         LUT6 (Prop_lut6_I1_O)        0.045     0.704 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.128     0.832    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X46Y38         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.832    -0.858    My_arbitre/clk_out2
    SLICE_X46Y38         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.555    -0.303    
                         clock uncertainty            0.204    -0.099    
    SLICE_X46Y38         FDRE (Hold_fdre_C_CE)       -0.016    -0.115    My_arbitre/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.115    
                         arrival time                           0.832    
  -------------------------------------------------------------------
                         slack                                  0.947    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_timer_1
  To Clock:  clk_out2_timer

Setup :            0  Failing Endpoints,  Worst Slack        2.979ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.979ns  (required time - arrival time)
  Source:                 my_Master/BufSwitch_reg/q_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram2/ram_reg_0_15_9_9/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        6.493ns  (logic 1.575ns (24.257%)  route 4.918ns (75.743%))
  Logic Levels:           5  (LUT2=4 LUT6=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 18.435 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.879ns = ( 9.121 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     5.731 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.633     9.121    my_Master/BufSwitch_reg/clk_out2
    SLICE_X58Y37         FDRE                                         r  my_Master/BufSwitch_reg/q_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y37         FDRE (Prop_fdre_C_Q)         0.459     9.580 r  my_Master/BufSwitch_reg/q_reg[9]/Q
                         net (fo=1, routed)           0.639    10.219    my_Master/BufSwitch_reg/Bswbus[9]
    SLICE_X58Y36         LUT2 (Prop_lut2_I0_O)        0.149    10.368 r  my_Master/BufSwitch_reg/ram_reg_0_15_9_9_i_25/O
                         net (fo=1, routed)           1.308    11.677    my_Master/HCU_Master/q_reg[9]_1
    SLICE_X54Y29         LUT2 (Prop_lut2_I1_O)        0.364    12.041 r  my_Master/HCU_Master/ram_reg_0_15_9_9_i_11/O
                         net (fo=1, routed)           0.832    12.873    my_Master/HCU_Master/ram_reg_0_15_9_9_i_11_n_0
    SLICE_X51Y21         LUT2 (Prop_lut2_I1_O)        0.355    13.228 r  my_Master/HCU_Master/ram_reg_0_15_9_9_i_6/O
                         net (fo=1, routed)           0.544    13.772    my_Master/HCU_Master/ram_reg_0_15_9_9_i_6_n_0
    SLICE_X51Y18         LUT2 (Prop_lut2_I0_O)        0.124    13.896 r  my_Master/HCU_Master/ram_reg_0_15_9_9_i_3/O
                         net (fo=4, routed)           0.777    14.673    my_Master/HCU_Master/Tbusst[9]
    SLICE_X35Y18         LUT6 (Prop_lut6_I2_O)        0.124    14.797 r  my_Master/HCU_Master/ram_reg_0_15_9_9_i_1__0/O
                         net (fo=2, routed)           0.817    15.614    my_Master/Stack_Master/ram2/ram_reg_0_15_9_9/D
    SLICE_X30Y23         RAMS32                                       r  my_Master/Stack_Master/ram2/ram_reg_0_15_9_9/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.430    18.435    my_Master/Stack_Master/ram2/ram_reg_0_15_9_9/WCLK
    SLICE_X30Y23         RAMS32                                       r  my_Master/Stack_Master/ram2/ram_reg_0_15_9_9/SP/CLK
                         clock pessimism              0.492    18.926    
                         clock uncertainty           -0.084    18.843    
    SLICE_X30Y23         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.249    18.594    my_Master/Stack_Master/ram2/ram_reg_0_15_9_9/SP
  -------------------------------------------------------------------
                         required time                         18.594    
                         arrival time                         -15.614    
  -------------------------------------------------------------------
                         slack                                  2.979    

Slack (MET) :             2.999ns  (required time - arrival time)
  Source:                 my_Master/BufSwitch_reg/q_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram3/ram_reg_0_15_9_9/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        6.551ns  (logic 1.575ns (24.041%)  route 4.976ns (75.959%))
  Logic Levels:           5  (LUT2=4 LUT6=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 18.441 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.879ns = ( 9.121 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     5.731 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.633     9.121    my_Master/BufSwitch_reg/clk_out2
    SLICE_X58Y37         FDRE                                         r  my_Master/BufSwitch_reg/q_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y37         FDRE (Prop_fdre_C_Q)         0.459     9.580 r  my_Master/BufSwitch_reg/q_reg[9]/Q
                         net (fo=1, routed)           0.639    10.219    my_Master/BufSwitch_reg/Bswbus[9]
    SLICE_X58Y36         LUT2 (Prop_lut2_I0_O)        0.149    10.368 r  my_Master/BufSwitch_reg/ram_reg_0_15_9_9_i_25/O
                         net (fo=1, routed)           1.308    11.677    my_Master/HCU_Master/q_reg[9]_1
    SLICE_X54Y29         LUT2 (Prop_lut2_I1_O)        0.364    12.041 r  my_Master/HCU_Master/ram_reg_0_15_9_9_i_11/O
                         net (fo=1, routed)           0.832    12.873    my_Master/HCU_Master/ram_reg_0_15_9_9_i_11_n_0
    SLICE_X51Y21         LUT2 (Prop_lut2_I1_O)        0.355    13.228 r  my_Master/HCU_Master/ram_reg_0_15_9_9_i_6/O
                         net (fo=1, routed)           0.544    13.772    my_Master/HCU_Master/ram_reg_0_15_9_9_i_6_n_0
    SLICE_X51Y18         LUT2 (Prop_lut2_I0_O)        0.124    13.896 r  my_Master/HCU_Master/ram_reg_0_15_9_9_i_3/O
                         net (fo=4, routed)           0.876    14.772    my_Master/HCU_Master/Tbusst[9]
    SLICE_X36Y18         LUT6 (Prop_lut6_I2_O)        0.124    14.896 r  my_Master/HCU_Master/ram_reg_0_15_9_9_i_1/O
                         net (fo=2, routed)           0.777    15.673    my_Master/Stack_Master/ram3/ram_reg_0_15_9_9/D
    SLICE_X42Y20         RAMS32                                       r  my_Master/Stack_Master/ram3/ram_reg_0_15_9_9/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.436    18.441    my_Master/Stack_Master/ram3/ram_reg_0_15_9_9/WCLK
    SLICE_X42Y20         RAMS32                                       r  my_Master/Stack_Master/ram3/ram_reg_0_15_9_9/SP/CLK
                         clock pessimism              0.564    19.004    
                         clock uncertainty           -0.084    18.921    
    SLICE_X42Y20         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.249    18.672    my_Master/Stack_Master/ram3/ram_reg_0_15_9_9/SP
  -------------------------------------------------------------------
                         required time                         18.672    
                         arrival time                         -15.673    
  -------------------------------------------------------------------
                         slack                                  2.999    

Slack (MET) :             3.062ns  (required time - arrival time)
  Source:                 my_Master/BufSwitch_reg/q_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram0/ram_reg_0_15_9_9/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        6.410ns  (logic 1.575ns (24.571%)  route 4.835ns (75.429%))
  Logic Levels:           5  (LUT2=4 LUT6=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 18.435 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.879ns = ( 9.121 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     5.731 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.633     9.121    my_Master/BufSwitch_reg/clk_out2
    SLICE_X58Y37         FDRE                                         r  my_Master/BufSwitch_reg/q_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y37         FDRE (Prop_fdre_C_Q)         0.459     9.580 r  my_Master/BufSwitch_reg/q_reg[9]/Q
                         net (fo=1, routed)           0.639    10.219    my_Master/BufSwitch_reg/Bswbus[9]
    SLICE_X58Y36         LUT2 (Prop_lut2_I0_O)        0.149    10.368 r  my_Master/BufSwitch_reg/ram_reg_0_15_9_9_i_25/O
                         net (fo=1, routed)           1.308    11.677    my_Master/HCU_Master/q_reg[9]_1
    SLICE_X54Y29         LUT2 (Prop_lut2_I1_O)        0.364    12.041 r  my_Master/HCU_Master/ram_reg_0_15_9_9_i_11/O
                         net (fo=1, routed)           0.832    12.873    my_Master/HCU_Master/ram_reg_0_15_9_9_i_11_n_0
    SLICE_X51Y21         LUT2 (Prop_lut2_I1_O)        0.355    13.228 r  my_Master/HCU_Master/ram_reg_0_15_9_9_i_6/O
                         net (fo=1, routed)           0.544    13.772    my_Master/HCU_Master/ram_reg_0_15_9_9_i_6_n_0
    SLICE_X51Y18         LUT2 (Prop_lut2_I0_O)        0.124    13.896 r  my_Master/HCU_Master/ram_reg_0_15_9_9_i_3/O
                         net (fo=4, routed)           0.886    14.782    my_Master/HCU_Master/Tbusst[9]
    SLICE_X35Y18         LUT6 (Prop_lut6_I2_O)        0.124    14.906 r  my_Master/HCU_Master/ram_reg_0_15_9_9_i_1__2/O
                         net (fo=2, routed)           0.625    15.531    my_Master/Stack_Master/ram0/ram_reg_0_15_9_9/D
    SLICE_X34Y22         RAMS32                                       r  my_Master/Stack_Master/ram0/ram_reg_0_15_9_9/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.430    18.435    my_Master/Stack_Master/ram0/ram_reg_0_15_9_9/WCLK
    SLICE_X34Y22         RAMS32                                       r  my_Master/Stack_Master/ram0/ram_reg_0_15_9_9/SP/CLK
                         clock pessimism              0.492    18.926    
                         clock uncertainty           -0.084    18.843    
    SLICE_X34Y22         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.249    18.594    my_Master/Stack_Master/ram0/ram_reg_0_15_9_9/SP
  -------------------------------------------------------------------
                         required time                         18.594    
                         arrival time                         -15.531    
  -------------------------------------------------------------------
                         slack                                  3.062    

Slack (MET) :             3.119ns  (required time - arrival time)
  Source:                 my_Master/BufSwitch_reg/q_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram1/ram_reg_0_15_9_9/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        6.352ns  (logic 1.575ns (24.797%)  route 4.777ns (75.203%))
  Logic Levels:           5  (LUT2=4 LUT6=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 18.433 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.879ns = ( 9.121 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     5.731 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.633     9.121    my_Master/BufSwitch_reg/clk_out2
    SLICE_X58Y37         FDRE                                         r  my_Master/BufSwitch_reg/q_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y37         FDRE (Prop_fdre_C_Q)         0.459     9.580 r  my_Master/BufSwitch_reg/q_reg[9]/Q
                         net (fo=1, routed)           0.639    10.219    my_Master/BufSwitch_reg/Bswbus[9]
    SLICE_X58Y36         LUT2 (Prop_lut2_I0_O)        0.149    10.368 r  my_Master/BufSwitch_reg/ram_reg_0_15_9_9_i_25/O
                         net (fo=1, routed)           1.308    11.677    my_Master/HCU_Master/q_reg[9]_1
    SLICE_X54Y29         LUT2 (Prop_lut2_I1_O)        0.364    12.041 r  my_Master/HCU_Master/ram_reg_0_15_9_9_i_11/O
                         net (fo=1, routed)           0.832    12.873    my_Master/HCU_Master/ram_reg_0_15_9_9_i_11_n_0
    SLICE_X51Y21         LUT2 (Prop_lut2_I1_O)        0.355    13.228 r  my_Master/HCU_Master/ram_reg_0_15_9_9_i_6/O
                         net (fo=1, routed)           0.544    13.772    my_Master/HCU_Master/ram_reg_0_15_9_9_i_6_n_0
    SLICE_X51Y18         LUT2 (Prop_lut2_I0_O)        0.124    13.896 r  my_Master/HCU_Master/ram_reg_0_15_9_9_i_3/O
                         net (fo=4, routed)           0.774    14.670    my_Master/HCU_Master/Tbusst[9]
    SLICE_X35Y18         LUT6 (Prop_lut6_I2_O)        0.124    14.794 r  my_Master/HCU_Master/ram_reg_0_15_9_9_i_1__1/O
                         net (fo=2, routed)           0.679    15.473    my_Master/Stack_Master/ram1/ram_reg_0_15_9_9/D
    SLICE_X30Y24         RAMS32                                       r  my_Master/Stack_Master/ram1/ram_reg_0_15_9_9/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.428    18.433    my_Master/Stack_Master/ram1/ram_reg_0_15_9_9/WCLK
    SLICE_X30Y24         RAMS32                                       r  my_Master/Stack_Master/ram1/ram_reg_0_15_9_9/SP/CLK
                         clock pessimism              0.492    18.924    
                         clock uncertainty           -0.084    18.841    
    SLICE_X30Y24         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.249    18.592    my_Master/Stack_Master/ram1/ram_reg_0_15_9_9/SP
  -------------------------------------------------------------------
                         required time                         18.592    
                         arrival time                         -15.473    
  -------------------------------------------------------------------
                         slack                                  3.119    

Slack (MET) :             3.130ns  (required time - arrival time)
  Source:                 my_Master/BufSwitch_reg/q_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/R2/q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        6.666ns  (logic 1.725ns (25.876%)  route 4.941ns (74.124%))
  Logic Levels:           6  (LUT2=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 18.435 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.879ns = ( 9.121 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     5.731 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.633     9.121    my_Master/BufSwitch_reg/clk_out2
    SLICE_X58Y37         FDRE                                         r  my_Master/BufSwitch_reg/q_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y37         FDRE (Prop_fdre_C_Q)         0.459     9.580 r  my_Master/BufSwitch_reg/q_reg[9]/Q
                         net (fo=1, routed)           0.639    10.219    my_Master/BufSwitch_reg/Bswbus[9]
    SLICE_X58Y36         LUT2 (Prop_lut2_I0_O)        0.149    10.368 r  my_Master/BufSwitch_reg/ram_reg_0_15_9_9_i_25/O
                         net (fo=1, routed)           1.308    11.677    my_Master/HCU_Master/q_reg[9]_1
    SLICE_X54Y29         LUT2 (Prop_lut2_I1_O)        0.364    12.041 r  my_Master/HCU_Master/ram_reg_0_15_9_9_i_11/O
                         net (fo=1, routed)           0.832    12.873    my_Master/HCU_Master/ram_reg_0_15_9_9_i_11_n_0
    SLICE_X51Y21         LUT2 (Prop_lut2_I1_O)        0.355    13.228 r  my_Master/HCU_Master/ram_reg_0_15_9_9_i_6/O
                         net (fo=1, routed)           0.544    13.772    my_Master/HCU_Master/ram_reg_0_15_9_9_i_6_n_0
    SLICE_X51Y18         LUT2 (Prop_lut2_I0_O)        0.124    13.896 r  my_Master/HCU_Master/ram_reg_0_15_9_9_i_3/O
                         net (fo=4, routed)           0.777    14.673    my_Master/HCU_Master/Tbusst[9]
    SLICE_X35Y18         LUT6 (Prop_lut6_I2_O)        0.124    14.797 r  my_Master/HCU_Master/ram_reg_0_15_9_9_i_1__0/O
                         net (fo=2, routed)           0.841    15.638    my_Master/HCU_Master/I2[9]
    SLICE_X33Y23         LUT3 (Prop_lut3_I2_O)        0.150    15.788 r  my_Master/HCU_Master/q[9]_i_1__0/O
                         net (fo=1, routed)           0.000    15.788    my_Master/Stack_Master/R2/IPdone_reg[9]
    SLICE_X33Y23         FDRE                                         r  my_Master/Stack_Master/R2/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.430    18.435    my_Master/Stack_Master/R2/clk_out2
    SLICE_X33Y23         FDRE                                         r  my_Master/Stack_Master/R2/q_reg[9]/C
                         clock pessimism              0.492    18.926    
                         clock uncertainty           -0.084    18.843    
    SLICE_X33Y23         FDRE (Setup_fdre_C_D)        0.075    18.918    my_Master/Stack_Master/R2/q_reg[9]
  -------------------------------------------------------------------
                         required time                         18.918    
                         arrival time                         -15.788    
  -------------------------------------------------------------------
                         slack                                  3.130    

Slack (MET) :             3.167ns  (required time - arrival time)
  Source:                 my_Master/BufSwitch_reg/q_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/R1/q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        6.631ns  (logic 1.462ns (22.050%)  route 5.169ns (77.950%))
  Logic Levels:           6  (LUT2=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 18.435 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.880ns = ( 9.120 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     5.731 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.632     9.120    my_Master/BufSwitch_reg/clk_out2
    SLICE_X58Y36         FDRE                                         r  my_Master/BufSwitch_reg/q_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y36         FDRE (Prop_fdre_C_Q)         0.459     9.579 r  my_Master/BufSwitch_reg/q_reg[8]/Q
                         net (fo=1, routed)           0.417     9.996    my_Master/BufSwitch_reg/Bswbus[8]
    SLICE_X58Y36         LUT2 (Prop_lut2_I0_O)        0.124    10.120 r  my_Master/BufSwitch_reg/ram_reg_0_15_8_8_i_25/O
                         net (fo=1, routed)           1.214    11.335    my_Master/HCU_Master/q_reg[8]_1
    SLICE_X55Y28         LUT2 (Prop_lut2_I1_O)        0.149    11.484 r  my_Master/HCU_Master/ram_reg_0_15_8_8_i_11/O
                         net (fo=1, routed)           0.912    12.396    my_Master/HCU_Master/ram_reg_0_15_8_8_i_11_n_0
    SLICE_X55Y22         LUT2 (Prop_lut2_I1_O)        0.332    12.728 r  my_Master/HCU_Master/ram_reg_0_15_8_8_i_6/O
                         net (fo=1, routed)           0.492    13.220    my_Master/HCU_Master/ram_reg_0_15_8_8_i_6_n_0
    SLICE_X54Y20         LUT2 (Prop_lut2_I0_O)        0.124    13.344 r  my_Master/HCU_Master/ram_reg_0_15_8_8_i_3/O
                         net (fo=4, routed)           1.094    14.437    my_Master/HCU_Master/Tbusst[8]
    SLICE_X33Y20         LUT6 (Prop_lut6_I2_O)        0.124    14.561 r  my_Master/HCU_Master/ram_reg_0_15_8_8_i_1__1/O
                         net (fo=2, routed)           1.040    15.601    my_Master/HCU_Master/I1[8]
    SLICE_X32Y26         LUT3 (Prop_lut3_I2_O)        0.150    15.751 r  my_Master/HCU_Master/q[8]_i_1__1/O
                         net (fo=1, routed)           0.000    15.751    my_Master/Stack_Master/R1/IPdone_reg[8]
    SLICE_X32Y26         FDRE                                         r  my_Master/Stack_Master/R1/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.430    18.435    my_Master/Stack_Master/R1/clk_out2
    SLICE_X32Y26         FDRE                                         r  my_Master/Stack_Master/R1/q_reg[8]/C
                         clock pessimism              0.492    18.926    
                         clock uncertainty           -0.084    18.843    
    SLICE_X32Y26         FDRE (Setup_fdre_C_D)        0.075    18.918    my_Master/Stack_Master/R1/q_reg[8]
  -------------------------------------------------------------------
                         required time                         18.918    
                         arrival time                         -15.751    
  -------------------------------------------------------------------
                         slack                                  3.167    

Slack (MET) :             3.198ns  (required time - arrival time)
  Source:                 my_Master/BufSwitch_reg/q_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/R0/q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        6.598ns  (logic 1.693ns (25.659%)  route 4.905ns (74.341%))
  Logic Levels:           6  (LUT2=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 18.435 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.879ns = ( 9.121 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     5.731 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.633     9.121    my_Master/BufSwitch_reg/clk_out2
    SLICE_X58Y37         FDRE                                         r  my_Master/BufSwitch_reg/q_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y37         FDRE (Prop_fdre_C_Q)         0.459     9.580 r  my_Master/BufSwitch_reg/q_reg[9]/Q
                         net (fo=1, routed)           0.639    10.219    my_Master/BufSwitch_reg/Bswbus[9]
    SLICE_X58Y36         LUT2 (Prop_lut2_I0_O)        0.149    10.368 r  my_Master/BufSwitch_reg/ram_reg_0_15_9_9_i_25/O
                         net (fo=1, routed)           1.308    11.677    my_Master/HCU_Master/q_reg[9]_1
    SLICE_X54Y29         LUT2 (Prop_lut2_I1_O)        0.364    12.041 r  my_Master/HCU_Master/ram_reg_0_15_9_9_i_11/O
                         net (fo=1, routed)           0.832    12.873    my_Master/HCU_Master/ram_reg_0_15_9_9_i_11_n_0
    SLICE_X51Y21         LUT2 (Prop_lut2_I1_O)        0.355    13.228 r  my_Master/HCU_Master/ram_reg_0_15_9_9_i_6/O
                         net (fo=1, routed)           0.544    13.772    my_Master/HCU_Master/ram_reg_0_15_9_9_i_6_n_0
    SLICE_X51Y18         LUT2 (Prop_lut2_I0_O)        0.124    13.896 r  my_Master/HCU_Master/ram_reg_0_15_9_9_i_3/O
                         net (fo=4, routed)           0.886    14.782    my_Master/HCU_Master/Tbusst[9]
    SLICE_X35Y18         LUT6 (Prop_lut6_I2_O)        0.124    14.906 r  my_Master/HCU_Master/ram_reg_0_15_9_9_i_1__2/O
                         net (fo=2, routed)           0.695    15.602    my_Master/HCU_Master/Y[9]
    SLICE_X35Y22         LUT3 (Prop_lut3_I2_O)        0.118    15.720 r  my_Master/HCU_Master/q[9]_i_1__2/O
                         net (fo=1, routed)           0.000    15.720    my_Master/Stack_Master/R0/D[9]
    SLICE_X35Y22         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.430    18.435    my_Master/Stack_Master/R0/clk_out2
    SLICE_X35Y22         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[9]/C
                         clock pessimism              0.492    18.926    
                         clock uncertainty           -0.084    18.843    
    SLICE_X35Y22         FDRE (Setup_fdre_C_D)        0.075    18.918    my_Master/Stack_Master/R0/q_reg[9]
  -------------------------------------------------------------------
                         required time                         18.918    
                         arrival time                         -15.720    
  -------------------------------------------------------------------
                         slack                                  3.198    

Slack (MET) :             3.247ns  (required time - arrival time)
  Source:                 my_Master/BufSwitch_reg/q_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/R1/q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        6.547ns  (logic 1.693ns (25.859%)  route 4.854ns (74.141%))
  Logic Levels:           6  (LUT2=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 18.433 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.879ns = ( 9.121 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     5.731 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.633     9.121    my_Master/BufSwitch_reg/clk_out2
    SLICE_X58Y37         FDRE                                         r  my_Master/BufSwitch_reg/q_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y37         FDRE (Prop_fdre_C_Q)         0.459     9.580 r  my_Master/BufSwitch_reg/q_reg[9]/Q
                         net (fo=1, routed)           0.639    10.219    my_Master/BufSwitch_reg/Bswbus[9]
    SLICE_X58Y36         LUT2 (Prop_lut2_I0_O)        0.149    10.368 r  my_Master/BufSwitch_reg/ram_reg_0_15_9_9_i_25/O
                         net (fo=1, routed)           1.308    11.677    my_Master/HCU_Master/q_reg[9]_1
    SLICE_X54Y29         LUT2 (Prop_lut2_I1_O)        0.364    12.041 r  my_Master/HCU_Master/ram_reg_0_15_9_9_i_11/O
                         net (fo=1, routed)           0.832    12.873    my_Master/HCU_Master/ram_reg_0_15_9_9_i_11_n_0
    SLICE_X51Y21         LUT2 (Prop_lut2_I1_O)        0.355    13.228 r  my_Master/HCU_Master/ram_reg_0_15_9_9_i_6/O
                         net (fo=1, routed)           0.544    13.772    my_Master/HCU_Master/ram_reg_0_15_9_9_i_6_n_0
    SLICE_X51Y18         LUT2 (Prop_lut2_I0_O)        0.124    13.896 r  my_Master/HCU_Master/ram_reg_0_15_9_9_i_3/O
                         net (fo=4, routed)           0.774    14.670    my_Master/HCU_Master/Tbusst[9]
    SLICE_X35Y18         LUT6 (Prop_lut6_I2_O)        0.124    14.794 r  my_Master/HCU_Master/ram_reg_0_15_9_9_i_1__1/O
                         net (fo=2, routed)           0.756    15.551    my_Master/HCU_Master/I1[9]
    SLICE_X32Y24         LUT3 (Prop_lut3_I2_O)        0.118    15.669 r  my_Master/HCU_Master/q[9]_i_1__1/O
                         net (fo=1, routed)           0.000    15.669    my_Master/Stack_Master/R1/IPdone_reg[9]
    SLICE_X32Y24         FDRE                                         r  my_Master/Stack_Master/R1/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.428    18.433    my_Master/Stack_Master/R1/clk_out2
    SLICE_X32Y24         FDRE                                         r  my_Master/Stack_Master/R1/q_reg[9]/C
                         clock pessimism              0.492    18.924    
                         clock uncertainty           -0.084    18.841    
    SLICE_X32Y24         FDRE (Setup_fdre_C_D)        0.075    18.916    my_Master/Stack_Master/R1/q_reg[9]
  -------------------------------------------------------------------
                         required time                         18.916    
                         arrival time                         -15.669    
  -------------------------------------------------------------------
                         slack                                  3.247    

Slack (MET) :             3.294ns  (required time - arrival time)
  Source:                 my_Master/BufSwitch_reg/q_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram1/ram_reg_0_15_8_8/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        6.199ns  (logic 1.312ns (21.166%)  route 4.887ns (78.834%))
  Logic Levels:           5  (LUT2=4 LUT6=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 18.433 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.880ns = ( 9.120 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     5.731 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.632     9.120    my_Master/BufSwitch_reg/clk_out2
    SLICE_X58Y36         FDRE                                         r  my_Master/BufSwitch_reg/q_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y36         FDRE (Prop_fdre_C_Q)         0.459     9.579 r  my_Master/BufSwitch_reg/q_reg[8]/Q
                         net (fo=1, routed)           0.417     9.996    my_Master/BufSwitch_reg/Bswbus[8]
    SLICE_X58Y36         LUT2 (Prop_lut2_I0_O)        0.124    10.120 r  my_Master/BufSwitch_reg/ram_reg_0_15_8_8_i_25/O
                         net (fo=1, routed)           1.214    11.335    my_Master/HCU_Master/q_reg[8]_1
    SLICE_X55Y28         LUT2 (Prop_lut2_I1_O)        0.149    11.484 r  my_Master/HCU_Master/ram_reg_0_15_8_8_i_11/O
                         net (fo=1, routed)           0.912    12.396    my_Master/HCU_Master/ram_reg_0_15_8_8_i_11_n_0
    SLICE_X55Y22         LUT2 (Prop_lut2_I1_O)        0.332    12.728 r  my_Master/HCU_Master/ram_reg_0_15_8_8_i_6/O
                         net (fo=1, routed)           0.492    13.220    my_Master/HCU_Master/ram_reg_0_15_8_8_i_6_n_0
    SLICE_X54Y20         LUT2 (Prop_lut2_I0_O)        0.124    13.344 r  my_Master/HCU_Master/ram_reg_0_15_8_8_i_3/O
                         net (fo=4, routed)           1.094    14.437    my_Master/HCU_Master/Tbusst[8]
    SLICE_X33Y20         LUT6 (Prop_lut6_I2_O)        0.124    14.561 r  my_Master/HCU_Master/ram_reg_0_15_8_8_i_1__1/O
                         net (fo=2, routed)           0.758    15.319    my_Master/Stack_Master/ram1/ram_reg_0_15_8_8/D
    SLICE_X30Y24         RAMS32                                       r  my_Master/Stack_Master/ram1/ram_reg_0_15_8_8/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.428    18.433    my_Master/Stack_Master/ram1/ram_reg_0_15_8_8/WCLK
    SLICE_X30Y24         RAMS32                                       r  my_Master/Stack_Master/ram1/ram_reg_0_15_8_8/SP/CLK
                         clock pessimism              0.492    18.924    
                         clock uncertainty           -0.084    18.841    
    SLICE_X30Y24         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.228    18.613    my_Master/Stack_Master/ram1/ram_reg_0_15_8_8/SP
  -------------------------------------------------------------------
                         required time                         18.613    
                         arrival time                         -15.319    
  -------------------------------------------------------------------
                         slack                                  3.294    

Slack (MET) :             3.353ns  (required time - arrival time)
  Source:                 my_Master/BufSwitch_reg/q_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram1/ram_reg_0_15_11_11/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        6.137ns  (logic 1.307ns (21.295%)  route 4.830ns (78.705%))
  Logic Levels:           5  (LUT2=4 LUT6=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 18.432 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.879ns = ( 9.121 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     5.731 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.633     9.121    my_Master/BufSwitch_reg/clk_out2
    SLICE_X59Y37         FDRE                                         r  my_Master/BufSwitch_reg/q_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y37         FDRE (Prop_fdre_C_Q)         0.459     9.580 r  my_Master/BufSwitch_reg/q_reg[11]/Q
                         net (fo=1, routed)           0.585    10.166    my_Master/BufSwitch_reg/Bswbus[11]
    SLICE_X58Y36         LUT2 (Prop_lut2_I0_O)        0.150    10.316 r  my_Master/BufSwitch_reg/ram_reg_0_15_11_11_i_25/O
                         net (fo=1, routed)           1.381    11.697    my_Master/HCU_Master/q_reg[11]_3
    SLICE_X55Y28         LUT2 (Prop_lut2_I1_O)        0.326    12.023 r  my_Master/HCU_Master/ram_reg_0_15_11_11_i_11/O
                         net (fo=1, routed)           0.877    12.900    my_Master/HCU_Master/ram_reg_0_15_11_11_i_11_n_0
    SLICE_X49Y21         LUT2 (Prop_lut2_I1_O)        0.124    13.024 r  my_Master/HCU_Master/ram_reg_0_15_11_11_i_6/O
                         net (fo=1, routed)           0.692    13.716    my_Master/HCU_Master/ram_reg_0_15_11_11_i_6_n_0
    SLICE_X40Y19         LUT2 (Prop_lut2_I0_O)        0.124    13.840 r  my_Master/HCU_Master/ram_reg_0_15_11_11_i_3/O
                         net (fo=4, routed)           0.640    14.480    my_Master/HCU_Master/Tbusst[11]
    SLICE_X35Y20         LUT6 (Prop_lut6_I2_O)        0.124    14.604 r  my_Master/HCU_Master/ram_reg_0_15_11_11_i_1__1/O
                         net (fo=2, routed)           0.655    15.259    my_Master/Stack_Master/ram1/ram_reg_0_15_11_11/D
    SLICE_X34Y25         RAMS32                                       r  my_Master/Stack_Master/ram1/ram_reg_0_15_11_11/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.427    18.432    my_Master/Stack_Master/ram1/ram_reg_0_15_11_11/WCLK
    SLICE_X34Y25         RAMS32                                       r  my_Master/Stack_Master/ram1/ram_reg_0_15_11_11/SP/CLK
                         clock pessimism              0.492    18.923    
                         clock uncertainty           -0.084    18.840    
    SLICE_X34Y25         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.228    18.612    my_Master/Stack_Master/ram1/ram_reg_0_15_11_11/SP
  -------------------------------------------------------------------
                         required time                         18.612    
                         arrival time                         -15.259    
  -------------------------------------------------------------------
                         slack                                  3.353    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/BufO_reg/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.141%)  route 0.068ns (26.859%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.559    -0.622    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/clk_out2
    SLICE_X31Y15         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q2_reg/Q
                         net (fo=3, routed)           0.068    -0.413    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q2
    SLICE_X30Y15         LUT3 (Prop_lut3_I0_O)        0.045    -0.368 r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/q[3]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.368    my_Master/Mwaitbtn.Inst_IPwaitBt/BufO_reg/D[3]
    SLICE_X30Y15         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/BufO_reg/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.826    -0.864    my_Master/Mwaitbtn.Inst_IPwaitBt/BufO_reg/clk_out2
    SLICE_X30Y15         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/BufO_reg/q_reg[3]/C
                         clock pessimism              0.254    -0.609    
                         clock uncertainty            0.084    -0.526    
    SLICE_X30Y15         FDRE (Hold_fdre_C_D)         0.120    -0.406    my_Master/Mwaitbtn.Inst_IPwaitBt/BufO_reg/q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.368    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.559    -0.622    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/clk_out2
    SLICE_X31Y15         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/Q
                         net (fo=3, routed)           0.068    -0.413    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1
    SLICE_X31Y15         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.826    -0.864    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/clk_out2
    SLICE_X31Y15         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q2_reg/C
                         clock pessimism              0.241    -0.622    
                         clock uncertainty            0.084    -0.539    
    SLICE_X31Y15         FDRE (Hold_fdre_C_D)         0.075    -0.464    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q2_reg
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.413    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.141ns (64.847%)  route 0.076ns (35.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.558    -0.623    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/clk_out2
    SLICE_X28Y16         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/Q
                         net (fo=3, routed)           0.076    -0.406    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1
    SLICE_X28Y16         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.826    -0.864    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/clk_out2
    SLICE_X28Y16         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q2_reg/C
                         clock pessimism              0.240    -0.623    
                         clock uncertainty            0.084    -0.540    
    SLICE_X28Y16         FDRE (Hold_fdre_C_D)         0.075    -0.465    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q2_reg
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.406    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 next_state_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            reset_Homade_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.565    -0.616    clk50
    SLICE_X54Y50         FDRE                                         r  next_state_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  next_state_reg_inv/Q
                         net (fo=1, routed)           0.056    -0.396    next_state_reg_inv_n_0
    SLICE_X54Y50         FDRE                                         r  reset_Homade_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.835    -0.854    clk50
    SLICE_X54Y50         FDRE                                         r  reset_Homade_reg/C
                         clock pessimism              0.238    -0.616    
                         clock uncertainty            0.084    -0.533    
    SLICE_X54Y50         FDRE (Hold_fdre_C_D)         0.060    -0.473    reset_Homade_reg
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.396    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.993%)  route 0.125ns (47.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.559    -0.622    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/clk_out2
    SLICE_X29Y15         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/Q
                         net (fo=3, routed)           0.125    -0.356    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1
    SLICE_X31Y14         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.827    -0.863    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/clk_out2
    SLICE_X31Y14         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q2_reg/C
                         clock pessimism              0.274    -0.588    
                         clock uncertainty            0.084    -0.505    
    SLICE_X31Y14         FDRE (Hold_fdre_C_D)         0.070    -0.435    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q2_reg
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/C
                            (falling edge-triggered cell FDSE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_0_5/RAMA/WADR2
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer fall@10.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        0.463ns  (logic 0.167ns (36.097%)  route 0.296ns (63.903%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns = ( 9.137 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.621ns = ( 9.379 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.560     9.379    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/clk_out2
    SLICE_X54Y32         FDSE                                         r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y32         FDSE (Prop_fdse_C_Q)         0.167     9.546 r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/Q
                         net (fo=52, routed)          0.296     9.841    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_0_5/ADDRD2
    SLICE_X52Y30         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_0_5/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.827     9.137    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_0_5/WCLK
    SLICE_X52Y30         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_0_5/RAMA/CLK  (IS_INVERTED)
                         clock pessimism              0.274     9.412    
                         clock uncertainty            0.084     9.495    
    SLICE_X52Y30         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.258     9.753    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -9.753    
                         arrival time                           9.841    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/C
                            (falling edge-triggered cell FDSE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_0_5/RAMA_D1/WADR2
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer fall@10.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        0.463ns  (logic 0.167ns (36.097%)  route 0.296ns (63.903%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns = ( 9.137 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.621ns = ( 9.379 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.560     9.379    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/clk_out2
    SLICE_X54Y32         FDSE                                         r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y32         FDSE (Prop_fdse_C_Q)         0.167     9.546 r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/Q
                         net (fo=52, routed)          0.296     9.841    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_0_5/ADDRD2
    SLICE_X52Y30         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_0_5/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.827     9.137    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_0_5/WCLK
    SLICE_X52Y30         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_0_5/RAMA_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.274     9.412    
                         clock uncertainty            0.084     9.495    
    SLICE_X52Y30         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.258     9.753    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -9.753    
                         arrival time                           9.841    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/C
                            (falling edge-triggered cell FDSE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_0_5/RAMB/WADR2
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer fall@10.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        0.463ns  (logic 0.167ns (36.097%)  route 0.296ns (63.903%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns = ( 9.137 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.621ns = ( 9.379 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.560     9.379    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/clk_out2
    SLICE_X54Y32         FDSE                                         r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y32         FDSE (Prop_fdse_C_Q)         0.167     9.546 r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/Q
                         net (fo=52, routed)          0.296     9.841    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_0_5/ADDRD2
    SLICE_X52Y30         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_0_5/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.827     9.137    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_0_5/WCLK
    SLICE_X52Y30         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_0_5/RAMB/CLK  (IS_INVERTED)
                         clock pessimism              0.274     9.412    
                         clock uncertainty            0.084     9.495    
    SLICE_X52Y30         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.258     9.753    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -9.753    
                         arrival time                           9.841    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/C
                            (falling edge-triggered cell FDSE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_0_5/RAMB_D1/WADR2
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer fall@10.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        0.463ns  (logic 0.167ns (36.097%)  route 0.296ns (63.903%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns = ( 9.137 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.621ns = ( 9.379 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.560     9.379    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/clk_out2
    SLICE_X54Y32         FDSE                                         r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y32         FDSE (Prop_fdse_C_Q)         0.167     9.546 r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/Q
                         net (fo=52, routed)          0.296     9.841    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_0_5/ADDRD2
    SLICE_X52Y30         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_0_5/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.827     9.137    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_0_5/WCLK
    SLICE_X52Y30         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_0_5/RAMB_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.274     9.412    
                         clock uncertainty            0.084     9.495    
    SLICE_X52Y30         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.258     9.753    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -9.753    
                         arrival time                           9.841    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/C
                            (falling edge-triggered cell FDSE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_0_5/RAMC/WADR2
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer fall@10.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        0.463ns  (logic 0.167ns (36.097%)  route 0.296ns (63.903%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns = ( 9.137 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.621ns = ( 9.379 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.560     9.379    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/clk_out2
    SLICE_X54Y32         FDSE                                         r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y32         FDSE (Prop_fdse_C_Q)         0.167     9.546 r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/Q
                         net (fo=52, routed)          0.296     9.841    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_0_5/ADDRD2
    SLICE_X52Y30         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_0_5/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.827     9.137    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_0_5/WCLK
    SLICE_X52Y30         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_0_5/RAMC/CLK  (IS_INVERTED)
                         clock pessimism              0.274     9.412    
                         clock uncertainty            0.084     9.495    
    SLICE_X52Y30         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.258     9.753    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -9.753    
                         arrival time                           9.841    
  -------------------------------------------------------------------
                         slack                                  0.088    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_timer
  To Clock:  clk_out1_timer_1

Setup :            0  Failing Endpoints,  Worst Slack        5.426ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.426ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        3.976ns  (logic 1.266ns (31.842%)  route 2.710ns (68.158%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 8.430 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.540    -0.972    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X12Y72         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y72         FDRE (Prop_fdre_C_Q)         0.518    -0.454 f  UART_Wrapper/uart_baudClock_inst/count_reg[3]/Q
                         net (fo=6, routed)           0.837     0.383    UART_Wrapper/uart_baudClock_inst/count_reg__0[3]
    SLICE_X12Y72         LUT6 (Prop_lut6_I4_O)        0.124     0.507 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.625     1.132    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X12Y73         LUT6 (Prop_lut6_I2_O)        0.124     1.256 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.256    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.632 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.739     2.371    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X12Y74         LUT2 (Prop_lut2_I1_O)        0.124     2.495 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.509     3.004    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X12Y72         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.426     8.430    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X12Y72         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
                         clock pessimism              0.598     9.028    
                         clock uncertainty           -0.074     8.954    
    SLICE_X12Y72         FDRE (Setup_fdre_C_R)       -0.524     8.430    UART_Wrapper/uart_baudClock_inst/count_reg[3]
  -------------------------------------------------------------------
                         required time                          8.430    
                         arrival time                          -3.004    
  -------------------------------------------------------------------
                         slack                                  5.426    

Slack (MET) :             5.426ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        3.976ns  (logic 1.266ns (31.842%)  route 2.710ns (68.158%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 8.430 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.540    -0.972    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X12Y72         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y72         FDRE (Prop_fdre_C_Q)         0.518    -0.454 f  UART_Wrapper/uart_baudClock_inst/count_reg[3]/Q
                         net (fo=6, routed)           0.837     0.383    UART_Wrapper/uart_baudClock_inst/count_reg__0[3]
    SLICE_X12Y72         LUT6 (Prop_lut6_I4_O)        0.124     0.507 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.625     1.132    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X12Y73         LUT6 (Prop_lut6_I2_O)        0.124     1.256 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.256    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.632 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.739     2.371    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X12Y74         LUT2 (Prop_lut2_I1_O)        0.124     2.495 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.509     3.004    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X12Y72         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.426     8.430    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X12Y72         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                         clock pessimism              0.598     9.028    
                         clock uncertainty           -0.074     8.954    
    SLICE_X12Y72         FDRE (Setup_fdre_C_R)       -0.524     8.430    UART_Wrapper/uart_baudClock_inst/count_reg[4]
  -------------------------------------------------------------------
                         required time                          8.430    
                         arrival time                          -3.004    
  -------------------------------------------------------------------
                         slack                                  5.426    

Slack (MET) :             5.426ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        3.976ns  (logic 1.266ns (31.842%)  route 2.710ns (68.158%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 8.430 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.540    -0.972    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X12Y72         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y72         FDRE (Prop_fdre_C_Q)         0.518    -0.454 f  UART_Wrapper/uart_baudClock_inst/count_reg[3]/Q
                         net (fo=6, routed)           0.837     0.383    UART_Wrapper/uart_baudClock_inst/count_reg__0[3]
    SLICE_X12Y72         LUT6 (Prop_lut6_I4_O)        0.124     0.507 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.625     1.132    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X12Y73         LUT6 (Prop_lut6_I2_O)        0.124     1.256 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.256    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.632 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.739     2.371    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X12Y74         LUT2 (Prop_lut2_I1_O)        0.124     2.495 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.509     3.004    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X12Y72         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.426     8.430    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X12Y72         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/C
                         clock pessimism              0.598     9.028    
                         clock uncertainty           -0.074     8.954    
    SLICE_X12Y72         FDRE (Setup_fdre_C_R)       -0.524     8.430    UART_Wrapper/uart_baudClock_inst/count_reg[5]
  -------------------------------------------------------------------
                         required time                          8.430    
                         arrival time                          -3.004    
  -------------------------------------------------------------------
                         slack                                  5.426    

Slack (MET) :             5.499ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        3.976ns  (logic 1.266ns (31.842%)  route 2.710ns (68.158%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 8.430 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.540    -0.972    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X12Y72         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y72         FDRE (Prop_fdre_C_Q)         0.518    -0.454 f  UART_Wrapper/uart_baudClock_inst/count_reg[3]/Q
                         net (fo=6, routed)           0.837     0.383    UART_Wrapper/uart_baudClock_inst/count_reg__0[3]
    SLICE_X12Y72         LUT6 (Prop_lut6_I4_O)        0.124     0.507 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.625     1.132    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X12Y73         LUT6 (Prop_lut6_I2_O)        0.124     1.256 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.256    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.632 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.739     2.371    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X12Y74         LUT2 (Prop_lut2_I1_O)        0.124     2.495 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.509     3.004    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X13Y72         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.426     8.430    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X13Y72         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
                         clock pessimism              0.576     9.006    
                         clock uncertainty           -0.074     8.932    
    SLICE_X13Y72         FDRE (Setup_fdre_C_R)       -0.429     8.503    UART_Wrapper/uart_baudClock_inst/count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.503    
                         arrival time                          -3.004    
  -------------------------------------------------------------------
                         slack                                  5.499    

Slack (MET) :             5.499ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        3.976ns  (logic 1.266ns (31.842%)  route 2.710ns (68.158%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 8.430 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.540    -0.972    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X12Y72         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y72         FDRE (Prop_fdre_C_Q)         0.518    -0.454 f  UART_Wrapper/uart_baudClock_inst/count_reg[3]/Q
                         net (fo=6, routed)           0.837     0.383    UART_Wrapper/uart_baudClock_inst/count_reg__0[3]
    SLICE_X12Y72         LUT6 (Prop_lut6_I4_O)        0.124     0.507 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.625     1.132    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X12Y73         LUT6 (Prop_lut6_I2_O)        0.124     1.256 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.256    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.632 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.739     2.371    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X12Y74         LUT2 (Prop_lut2_I1_O)        0.124     2.495 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.509     3.004    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X13Y72         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.426     8.430    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X13Y72         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/C
                         clock pessimism              0.576     9.006    
                         clock uncertainty           -0.074     8.932    
    SLICE_X13Y72         FDRE (Setup_fdre_C_R)       -0.429     8.503    UART_Wrapper/uart_baudClock_inst/count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.503    
                         arrival time                          -3.004    
  -------------------------------------------------------------------
                         slack                                  5.499    

Slack (MET) :             5.499ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        3.976ns  (logic 1.266ns (31.842%)  route 2.710ns (68.158%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 8.430 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.540    -0.972    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X12Y72         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y72         FDRE (Prop_fdre_C_Q)         0.518    -0.454 f  UART_Wrapper/uart_baudClock_inst/count_reg[3]/Q
                         net (fo=6, routed)           0.837     0.383    UART_Wrapper/uart_baudClock_inst/count_reg__0[3]
    SLICE_X12Y72         LUT6 (Prop_lut6_I4_O)        0.124     0.507 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.625     1.132    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X12Y73         LUT6 (Prop_lut6_I2_O)        0.124     1.256 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.256    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.632 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.739     2.371    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X12Y74         LUT2 (Prop_lut2_I1_O)        0.124     2.495 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.509     3.004    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X13Y72         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.426     8.430    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X13Y72         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
                         clock pessimism              0.576     9.006    
                         clock uncertainty           -0.074     8.932    
    SLICE_X13Y72         FDRE (Setup_fdre_C_R)       -0.429     8.503    UART_Wrapper/uart_baudClock_inst/count_reg[2]
  -------------------------------------------------------------------
                         required time                          8.503    
                         arrival time                          -3.004    
  -------------------------------------------------------------------
                         slack                                  5.499    

Slack (MET) :             5.499ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        3.976ns  (logic 1.266ns (31.842%)  route 2.710ns (68.158%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 8.430 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.540    -0.972    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X12Y72         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y72         FDRE (Prop_fdre_C_Q)         0.518    -0.454 f  UART_Wrapper/uart_baudClock_inst/count_reg[3]/Q
                         net (fo=6, routed)           0.837     0.383    UART_Wrapper/uart_baudClock_inst/count_reg__0[3]
    SLICE_X12Y72         LUT6 (Prop_lut6_I4_O)        0.124     0.507 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.625     1.132    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X12Y73         LUT6 (Prop_lut6_I2_O)        0.124     1.256 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.256    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.632 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.739     2.371    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X12Y74         LUT2 (Prop_lut2_I1_O)        0.124     2.495 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.509     3.004    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X13Y72         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.426     8.430    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X13Y72         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[6]/C
                         clock pessimism              0.576     9.006    
                         clock uncertainty           -0.074     8.932    
    SLICE_X13Y72         FDRE (Setup_fdre_C_R)       -0.429     8.503    UART_Wrapper/uart_baudClock_inst/count_reg[6]
  -------------------------------------------------------------------
                         required time                          8.503    
                         arrival time                          -3.004    
  -------------------------------------------------------------------
                         slack                                  5.499    

Slack (MET) :             5.499ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        3.976ns  (logic 1.266ns (31.842%)  route 2.710ns (68.158%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 8.430 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.540    -0.972    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X12Y72         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y72         FDRE (Prop_fdre_C_Q)         0.518    -0.454 f  UART_Wrapper/uart_baudClock_inst/count_reg[3]/Q
                         net (fo=6, routed)           0.837     0.383    UART_Wrapper/uart_baudClock_inst/count_reg__0[3]
    SLICE_X12Y72         LUT6 (Prop_lut6_I4_O)        0.124     0.507 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.625     1.132    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X12Y73         LUT6 (Prop_lut6_I2_O)        0.124     1.256 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.256    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.632 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.739     2.371    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X12Y74         LUT2 (Prop_lut2_I1_O)        0.124     2.495 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.509     3.004    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X13Y72         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.426     8.430    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X13Y72         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[7]/C
                         clock pessimism              0.576     9.006    
                         clock uncertainty           -0.074     8.932    
    SLICE_X13Y72         FDRE (Setup_fdre_C_R)       -0.429     8.503    UART_Wrapper/uart_baudClock_inst/count_reg[7]
  -------------------------------------------------------------------
                         required time                          8.503    
                         arrival time                          -3.004    
  -------------------------------------------------------------------
                         slack                                  5.499    

Slack (MET) :             5.570ns  (required time - arrival time)
  Source:                 My_E190/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay1_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        3.981ns  (logic 0.642ns (16.126%)  route 3.339ns (83.874%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.619    -0.893    My_E190/clk_out1
    SLICE_X60Y23         FDRE                                         r  My_E190/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.375 f  My_E190/Q2_reg/Q
                         net (fo=1, routed)           0.667     0.293    My_E190/Q2
    SLICE_X60Y23         LUT2 (Prop_lut2_I1_O)        0.124     0.417 r  My_E190/delay1[4]_i_1/O
                         net (fo=21, routed)          2.672     3.089    Inst_debounce4/E[0]
    SLICE_X28Y14         FDCE                                         r  Inst_debounce4/delay1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.442     8.447    Inst_debounce4/clk_out1
    SLICE_X28Y14         FDCE                                         r  Inst_debounce4/delay1_reg[1]/C
                         clock pessimism              0.492     8.938    
                         clock uncertainty           -0.074     8.864    
    SLICE_X28Y14         FDCE (Setup_fdce_C_CE)      -0.205     8.659    Inst_debounce4/delay1_reg[1]
  -------------------------------------------------------------------
                         required time                          8.659    
                         arrival time                          -3.089    
  -------------------------------------------------------------------
                         slack                                  5.570    

Slack (MET) :             5.646ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        3.828ns  (logic 1.266ns (33.076%)  route 2.562ns (66.924%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 8.429 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.540    -0.972    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X12Y72         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y72         FDRE (Prop_fdre_C_Q)         0.518    -0.454 f  UART_Wrapper/uart_baudClock_inst/count_reg[3]/Q
                         net (fo=6, routed)           0.837     0.383    UART_Wrapper/uart_baudClock_inst/count_reg__0[3]
    SLICE_X12Y72         LUT6 (Prop_lut6_I4_O)        0.124     0.507 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.625     1.132    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X12Y73         LUT6 (Prop_lut6_I2_O)        0.124     1.256 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.256    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.632 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.739     2.371    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X12Y74         LUT2 (Prop_lut2_I1_O)        0.124     2.495 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.360     2.856    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X13Y73         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.425     8.429    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X13Y73         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[10]/C
                         clock pessimism              0.576     9.005    
                         clock uncertainty           -0.074     8.931    
    SLICE_X13Y73         FDRE (Setup_fdre_C_R)       -0.429     8.502    UART_Wrapper/uart_baudClock_inst/count_reg[10]
  -------------------------------------------------------------------
                         required time                          8.502    
                         arrival time                          -2.856    
  -------------------------------------------------------------------
                         slack                                  5.646    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 My_E190/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_E190/Q2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.785%)  route 0.116ns (45.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.583    -0.598    My_E190/clk_out1
    SLICE_X63Y23         FDRE                                         r  My_E190/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  My_E190/Q1_reg/Q
                         net (fo=2, routed)           0.116    -0.341    My_E190/Q1
    SLICE_X60Y23         FDRE                                         r  My_E190/Q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.849    -0.841    My_E190/clk_out1
    SLICE_X60Y23         FDRE                                         r  My_E190/Q2_reg/C
                         clock pessimism              0.274    -0.566    
                         clock uncertainty            0.074    -0.492    
    SLICE_X60Y23         FDRE (Hold_fdre_C_D)         0.059    -0.433    My_E190/Q2_reg
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.189ns (56.805%)  route 0.144ns (43.195%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.554    -0.627    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X13Y72         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/Q
                         net (fo=9, routed)           0.144    -0.343    UART_Wrapper/uart_baudClock_inst/count_reg__0[1]
    SLICE_X12Y72         LUT5 (Prop_lut5_I1_O)        0.048    -0.295 r  UART_Wrapper/uart_baudClock_inst/count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.295    UART_Wrapper/uart_baudClock_inst/count[4]_i_1_n_0
    SLICE_X12Y72         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.820    -0.869    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X12Y72         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                         clock pessimism              0.255    -0.614    
                         clock uncertainty            0.074    -0.540    
    SLICE_X12Y72         FDRE (Hold_fdre_C_D)         0.131    -0.409    UART_Wrapper/uart_baudClock_inst/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay3_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.306%)  route 0.124ns (46.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X32Y15         FDCE                                         r  Inst_debounce4/delay2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  Inst_debounce4/delay2_reg[1]/Q
                         net (fo=2, routed)           0.124    -0.358    Inst_debounce4/delay2[1]
    SLICE_X32Y15         FDCE                                         r  Inst_debounce4/delay3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.826    -0.864    Inst_debounce4/clk_out1
    SLICE_X32Y15         FDCE                                         r  Inst_debounce4/delay3_reg[1]/C
                         clock pessimism              0.241    -0.622    
                         clock uncertainty            0.074    -0.548    
    SLICE_X32Y15         FDCE (Hold_fdce_C_D)         0.070    -0.478    Inst_debounce4/delay3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay3_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.066%)  route 0.125ns (46.934%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X28Y15         FDCE                                         r  Inst_debounce4/delay2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y15         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  Inst_debounce4/delay2_reg[0]/Q
                         net (fo=2, routed)           0.125    -0.357    Inst_debounce4/delay2[0]
    SLICE_X28Y15         FDCE                                         r  Inst_debounce4/delay3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.827    -0.863    Inst_debounce4/clk_out1
    SLICE_X28Y15         FDCE                                         r  Inst_debounce4/delay3_reg[0]/C
                         clock pessimism              0.240    -0.622    
                         clock uncertainty            0.074    -0.548    
    SLICE_X28Y15         FDCE (Hold_fdce_C_D)         0.071    -0.477    Inst_debounce4/delay3_reg[0]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.720%)  route 0.126ns (47.280%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X28Y15         FDCE                                         r  Inst_debounce4/delay1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y15         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  Inst_debounce4/delay1_reg[0]/Q
                         net (fo=2, routed)           0.126    -0.355    Inst_debounce4/delay1[0]
    SLICE_X28Y15         FDCE                                         r  Inst_debounce4/delay2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.827    -0.863    Inst_debounce4/clk_out1
    SLICE_X28Y15         FDCE                                         r  Inst_debounce4/delay2_reg[0]/C
                         clock pessimism              0.240    -0.622    
                         clock uncertainty            0.074    -0.548    
    SLICE_X28Y15         FDCE (Hold_fdce_C_D)         0.072    -0.476    Inst_debounce4/delay2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.412%)  route 0.144ns (43.588%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.554    -0.627    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X13Y72         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/Q
                         net (fo=9, routed)           0.144    -0.343    UART_Wrapper/uart_baudClock_inst/count_reg__0[1]
    SLICE_X12Y72         LUT4 (Prop_lut4_I2_O)        0.045    -0.298 r  UART_Wrapper/uart_baudClock_inst/count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.298    UART_Wrapper/uart_baudClock_inst/count[3]_i_1_n_0
    SLICE_X12Y72         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.820    -0.869    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X12Y72         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
                         clock pessimism              0.255    -0.614    
                         clock uncertainty            0.074    -0.540    
    SLICE_X12Y72         FDRE (Hold_fdre_C_D)         0.120    -0.420    UART_Wrapper/uart_baudClock_inst/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.736%)  route 0.148ns (44.264%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.554    -0.627    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X13Y72         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/Q
                         net (fo=9, routed)           0.148    -0.339    UART_Wrapper/uart_baudClock_inst/count_reg__0[1]
    SLICE_X12Y72         LUT6 (Prop_lut6_I3_O)        0.045    -0.294 r  UART_Wrapper/uart_baudClock_inst/count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.294    UART_Wrapper/uart_baudClock_inst/count[5]_i_1_n_0
    SLICE_X12Y72         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.820    -0.869    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X12Y72         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/C
                         clock pessimism              0.255    -0.614    
                         clock uncertainty            0.074    -0.540    
    SLICE_X12Y72         FDRE (Hold_fdre_C_D)         0.121    -0.419    UART_Wrapper/uart_baudClock_inst/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 D7seg_display/my_anodes_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D7seg_display/my_anodes_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.904%)  route 0.124ns (43.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.585    -0.596    D7seg_display/clk_out1
    SLICE_X64Y27         FDRE                                         r  D7seg_display/my_anodes_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  D7seg_display/my_anodes_reg[3]/Q
                         net (fo=2, routed)           0.124    -0.308    D7seg_display/my_anodes_reg[0]_0[3]
    SLICE_X64Y27         FDRE                                         r  D7seg_display/my_anodes_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.853    -0.837    D7seg_display/clk_out1
    SLICE_X64Y27         FDRE                                         r  D7seg_display/my_anodes_reg[0]/C
                         clock pessimism              0.240    -0.596    
                         clock uncertainty            0.074    -0.522    
    SLICE_X64Y27         FDRE (Hold_fdre_C_D)         0.059    -0.463    D7seg_display/my_anodes_reg[0]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.950%)  route 0.195ns (58.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X28Y14         FDCE                                         r  Inst_debounce4/delay1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y14         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  Inst_debounce4/delay1_reg[1]/Q
                         net (fo=2, routed)           0.195    -0.286    Inst_debounce4/delay1[1]
    SLICE_X32Y15         FDCE                                         r  Inst_debounce4/delay2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.826    -0.864    Inst_debounce4/clk_out1
    SLICE_X32Y15         FDCE                                         r  Inst_debounce4/delay2_reg[1]/C
                         clock pessimism              0.274    -0.589    
                         clock uncertainty            0.074    -0.515    
    SLICE_X32Y15         FDCE (Hold_fdce_C_D)         0.070    -0.445    Inst_debounce4/delay2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay3_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.128ns (48.640%)  route 0.135ns (51.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X28Y15         FDCE                                         r  Inst_debounce4/delay2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y15         FDCE (Prop_fdce_C_Q)         0.128    -0.494 r  Inst_debounce4/delay2_reg[2]/Q
                         net (fo=2, routed)           0.135    -0.359    Inst_debounce4/delay2[2]
    SLICE_X28Y15         FDCE                                         r  Inst_debounce4/delay3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.827    -0.863    Inst_debounce4/clk_out1
    SLICE_X28Y15         FDCE                                         r  Inst_debounce4/delay3_reg[2]/C
                         clock pessimism              0.240    -0.622    
                         clock uncertainty            0.074    -0.548    
    SLICE_X28Y15         FDCE (Hold_fdce_C_D)         0.022    -0.526    Inst_debounce4/delay3_reg[2]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.167    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_timer
  To Clock:  clk_out2_timer_1

Setup :            0  Failing Endpoints,  Worst Slack        4.548ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.548ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        4.879ns  (logic 0.704ns (14.429%)  route 4.175ns (85.571%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 18.449 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.951ns = ( 9.049 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.561     9.049    Inst_debounce4/clk_out1
    SLICE_X28Y13         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDCE (Prop_fdce_C_Q)         0.456     9.505 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.387    10.892    Inst_debounce4/delay1[4]
    SLICE_X28Y13         LUT3 (Prop_lut3_I0_O)        0.124    11.016 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           2.165    13.181    My_arbitre/Btn[0]
    SLICE_X46Y38         LUT6 (Prop_lut6_I1_O)        0.124    13.305 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.624    13.929    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X46Y37         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.444    18.449    My_arbitre/clk_out2
    SLICE_X46Y37         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.398    18.847    
                         clock uncertainty           -0.202    18.646    
    SLICE_X46Y37         FDRE (Setup_fdre_C_CE)      -0.169    18.477    My_arbitre/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         18.477    
                         arrival time                         -13.929    
  -------------------------------------------------------------------
                         slack                                  4.548    

Slack (MET) :             4.782ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        4.647ns  (logic 0.704ns (15.151%)  route 3.943ns (84.849%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 18.450 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.951ns = ( 9.049 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.561     9.049    Inst_debounce4/clk_out1
    SLICE_X28Y13         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDCE (Prop_fdce_C_Q)         0.456     9.505 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.387    10.892    Inst_debounce4/delay1[4]
    SLICE_X28Y13         LUT3 (Prop_lut3_I0_O)        0.124    11.016 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           2.165    13.181    My_arbitre/Btn[0]
    SLICE_X46Y38         LUT6 (Prop_lut6_I1_O)        0.124    13.305 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.391    13.696    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X46Y38         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.445    18.450    My_arbitre/clk_out2
    SLICE_X46Y38         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.398    18.848    
                         clock uncertainty           -0.202    18.647    
    SLICE_X46Y38         FDRE (Setup_fdre_C_CE)      -0.169    18.478    My_arbitre/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         18.478    
                         arrival time                         -13.696    
  -------------------------------------------------------------------
                         slack                                  4.782    

Slack (MET) :             4.782ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        4.647ns  (logic 0.704ns (15.151%)  route 3.943ns (84.849%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 18.450 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.951ns = ( 9.049 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.561     9.049    Inst_debounce4/clk_out1
    SLICE_X28Y13         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDCE (Prop_fdce_C_Q)         0.456     9.505 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.387    10.892    Inst_debounce4/delay1[4]
    SLICE_X28Y13         LUT3 (Prop_lut3_I0_O)        0.124    11.016 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           2.165    13.181    My_arbitre/Btn[0]
    SLICE_X46Y38         LUT6 (Prop_lut6_I1_O)        0.124    13.305 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.391    13.696    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X46Y38         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.445    18.450    My_arbitre/clk_out2
    SLICE_X46Y38         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.398    18.848    
                         clock uncertainty           -0.202    18.647    
    SLICE_X46Y38         FDRE (Setup_fdre_C_CE)      -0.169    18.478    My_arbitre/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         18.478    
                         arrival time                         -13.696    
  -------------------------------------------------------------------
                         slack                                  4.782    

Slack (MET) :             4.782ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        4.647ns  (logic 0.704ns (15.151%)  route 3.943ns (84.849%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 18.450 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.951ns = ( 9.049 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.561     9.049    Inst_debounce4/clk_out1
    SLICE_X28Y13         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDCE (Prop_fdce_C_Q)         0.456     9.505 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.387    10.892    Inst_debounce4/delay1[4]
    SLICE_X28Y13         LUT3 (Prop_lut3_I0_O)        0.124    11.016 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           2.165    13.181    My_arbitre/Btn[0]
    SLICE_X46Y38         LUT6 (Prop_lut6_I1_O)        0.124    13.305 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.391    13.696    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X46Y38         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.445    18.450    My_arbitre/clk_out2
    SLICE_X46Y38         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.398    18.848    
                         clock uncertainty           -0.202    18.647    
    SLICE_X46Y38         FDRE (Setup_fdre_C_CE)      -0.169    18.478    My_arbitre/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         18.478    
                         arrival time                         -13.696    
  -------------------------------------------------------------------
                         slack                                  4.782    

Slack (MET) :             5.040ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/it_homade_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        4.586ns  (logic 0.704ns (15.350%)  route 3.882ns (84.650%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 18.450 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.951ns = ( 9.049 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.561     9.049    Inst_debounce4/clk_out1
    SLICE_X28Y13         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDCE (Prop_fdce_C_Q)         0.456     9.505 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.387    10.892    Inst_debounce4/delay1[4]
    SLICE_X28Y13         LUT3 (Prop_lut3_I0_O)        0.124    11.016 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           2.496    13.512    My_arbitre/Btn[0]
    SLICE_X45Y38         LUT6 (Prop_lut6_I1_O)        0.124    13.636 r  My_arbitre/it_homade[0]_i_1/O
                         net (fo=1, routed)           0.000    13.636    My_arbitre/it_homade_i[0]
    SLICE_X45Y38         FDRE                                         r  My_arbitre/it_homade_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.445    18.450    My_arbitre/clk_out2
    SLICE_X45Y38         FDRE                                         r  My_arbitre/it_homade_reg[0]/C
                         clock pessimism              0.398    18.848    
                         clock uncertainty           -0.202    18.647    
    SLICE_X45Y38         FDRE (Setup_fdre_C_D)        0.029    18.676    My_arbitre/it_homade_reg[0]
  -------------------------------------------------------------------
                         required time                         18.676    
                         arrival time                         -13.636    
  -------------------------------------------------------------------
                         slack                                  5.040    

Slack (MET) :             5.438ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        4.238ns  (logic 0.704ns (16.610%)  route 3.534ns (83.390%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 18.450 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.951ns = ( 9.049 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.561     9.049    Inst_debounce4/clk_out1
    SLICE_X28Y13         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDCE (Prop_fdce_C_Q)         0.456     9.505 f  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.387    10.892    Inst_debounce4/delay1[4]
    SLICE_X28Y13         LUT3 (Prop_lut3_I0_O)        0.124    11.016 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           2.148    13.164    My_arbitre/Btn[0]
    SLICE_X46Y38         LUT5 (Prop_lut5_I2_O)        0.124    13.288 r  My_arbitre/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000    13.288    My_arbitre/FSM_sequential_state[1]_i_1_n_0
    SLICE_X46Y38         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.445    18.450    My_arbitre/clk_out2
    SLICE_X46Y38         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.398    18.848    
                         clock uncertainty           -0.202    18.647    
    SLICE_X46Y38         FDRE (Setup_fdre_C_D)        0.079    18.726    My_arbitre/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         18.726    
                         arrival time                         -13.288    
  -------------------------------------------------------------------
                         slack                                  5.438    

Slack (MET) :             5.720ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        3.954ns  (logic 0.704ns (17.803%)  route 3.250ns (82.197%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 18.450 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.951ns = ( 9.049 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.561     9.049    Inst_debounce4/clk_out1
    SLICE_X28Y13         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDCE (Prop_fdce_C_Q)         0.456     9.505 f  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.387    10.892    Inst_debounce4/delay1[4]
    SLICE_X28Y13         LUT3 (Prop_lut3_I0_O)        0.124    11.016 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.864    12.880    My_arbitre/Btn[0]
    SLICE_X46Y38         LUT5 (Prop_lut5_I3_O)        0.124    13.004 r  My_arbitre/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000    13.004    My_arbitre/FSM_sequential_state[2]_i_1_n_0
    SLICE_X46Y38         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.445    18.450    My_arbitre/clk_out2
    SLICE_X46Y38         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.398    18.848    
                         clock uncertainty           -0.202    18.647    
    SLICE_X46Y38         FDRE (Setup_fdre_C_D)        0.077    18.724    My_arbitre/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         18.724    
                         arrival time                         -13.004    
  -------------------------------------------------------------------
                         slack                                  5.720    

Slack (MET) :             5.887ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        3.786ns  (logic 0.704ns (18.593%)  route 3.082ns (81.407%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 18.449 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.951ns = ( 9.049 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.561     9.049    Inst_debounce4/clk_out1
    SLICE_X28Y13         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDCE (Prop_fdce_C_Q)         0.456     9.505 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.387    10.892    Inst_debounce4/delay1[4]
    SLICE_X28Y13         LUT3 (Prop_lut3_I0_O)        0.124    11.016 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.696    12.712    My_arbitre/Btn[0]
    SLICE_X46Y37         LUT5 (Prop_lut5_I1_O)        0.124    12.836 r  My_arbitre/FSM_sequential_state[3]_i_2/O
                         net (fo=1, routed)           0.000    12.836    My_arbitre/FSM_sequential_state[3]_i_2_n_0
    SLICE_X46Y37         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.444    18.449    My_arbitre/clk_out2
    SLICE_X46Y37         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.398    18.847    
                         clock uncertainty           -0.202    18.646    
    SLICE_X46Y37         FDRE (Setup_fdre_C_D)        0.077    18.723    My_arbitre/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         18.723    
                         arrival time                         -12.836    
  -------------------------------------------------------------------
                         slack                                  5.887    

Slack (MET) :             6.556ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        2.991ns  (logic 0.580ns (19.389%)  route 2.411ns (80.611%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 18.445 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.951ns = ( 9.049 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.561     9.049    Inst_debounce4/clk_out1
    SLICE_X28Y13         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDCE (Prop_fdce_C_Q)         0.456     9.505 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.387    10.892    Inst_debounce4/delay1[4]
    SLICE_X28Y13         LUT3 (Prop_lut3_I0_O)        0.124    11.016 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.025    12.041    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Btn[0]
    SLICE_X30Y14         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.440    18.445    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/clk_out2
    SLICE_X30Y14         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/C
                         clock pessimism              0.398    18.843    
                         clock uncertainty           -0.202    18.642    
    SLICE_X30Y14         FDRE (Setup_fdre_C_D)       -0.045    18.597    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg
  -------------------------------------------------------------------
                         required time                         18.597    
                         arrival time                         -12.041    
  -------------------------------------------------------------------
                         slack                                  6.556    

Slack (MET) :             7.068ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        2.556ns  (logic 0.580ns (22.692%)  route 1.976ns (77.308%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.953ns = ( 9.047 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.559     9.047    Inst_debounce4/clk_out1
    SLICE_X28Y15         FDCE                                         r  Inst_debounce4/delay1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y15         FDCE (Prop_fdce_C_Q)         0.456     9.503 r  Inst_debounce4/delay1_reg[2]/Q
                         net (fo=2, routed)           1.976    11.479    Inst_debounce4/delay1[2]
    SLICE_X29Y15         LUT3 (Prop_lut3_I0_O)        0.124    11.603 r  Inst_debounce4/Q1_i_1__1/O
                         net (fo=1, routed)           0.000    11.603    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Btn[0]
    SLICE_X29Y15         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.441    18.446    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/clk_out2
    SLICE_X29Y15         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/C
                         clock pessimism              0.398    18.844    
                         clock uncertainty           -0.202    18.643    
    SLICE_X29Y15         FDRE (Setup_fdre_C_D)        0.029    18.672    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg
  -------------------------------------------------------------------
                         required time                         18.672    
                         arrival time                         -11.603    
  -------------------------------------------------------------------
                         slack                                  7.068    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.186ns (24.529%)  route 0.572ns (75.471%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X28Y15         FDCE                                         r  Inst_debounce4/delay1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y15         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  Inst_debounce4/delay1_reg[0]/Q
                         net (fo=2, routed)           0.572     0.091    Inst_debounce4/delay1[0]
    SLICE_X28Y16         LUT3 (Prop_lut3_I0_O)        0.045     0.136 r  Inst_debounce4/Q1_i_1/O
                         net (fo=1, routed)           0.000     0.136    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Btn[0]
    SLICE_X28Y16         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.826    -0.864    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/clk_out2
    SLICE_X28Y16         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/C
                         clock pessimism              0.555    -0.309    
                         clock uncertainty            0.202    -0.107    
    SLICE_X28Y16         FDRE (Hold_fdre_C_D)         0.091    -0.016    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg
  -------------------------------------------------------------------
                         required time                          0.016    
                         arrival time                           0.136    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.186ns (24.347%)  route 0.578ns (75.653%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X28Y15         FDCE                                         r  Inst_debounce4/delay1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y15         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  Inst_debounce4/delay1_reg[3]/Q
                         net (fo=2, routed)           0.578     0.097    Inst_debounce4/delay1[3]
    SLICE_X31Y15         LUT3 (Prop_lut3_I0_O)        0.045     0.142 r  Inst_debounce4/Q1_i_1__2/O
                         net (fo=1, routed)           0.000     0.142    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Btn[0]
    SLICE_X31Y15         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.826    -0.864    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/clk_out2
    SLICE_X31Y15         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/C
                         clock pessimism              0.555    -0.309    
                         clock uncertainty            0.202    -0.107    
    SLICE_X31Y15         FDRE (Hold_fdre_C_D)         0.092    -0.015    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg
  -------------------------------------------------------------------
                         required time                          0.015    
                         arrival time                           0.142    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.227ns (28.705%)  route 0.564ns (71.295%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X28Y15         FDCE                                         r  Inst_debounce4/delay2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y15         FDCE (Prop_fdce_C_Q)         0.128    -0.494 r  Inst_debounce4/delay2_reg[2]/Q
                         net (fo=2, routed)           0.564     0.069    Inst_debounce4/delay2[2]
    SLICE_X29Y15         LUT3 (Prop_lut3_I1_O)        0.099     0.168 r  Inst_debounce4/Q1_i_1__1/O
                         net (fo=1, routed)           0.000     0.168    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Btn[0]
    SLICE_X29Y15         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.827    -0.863    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/clk_out2
    SLICE_X29Y15         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.202    -0.106    
    SLICE_X29Y15         FDRE (Hold_fdre_C_D)         0.091    -0.015    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg
  -------------------------------------------------------------------
                         required time                          0.015    
                         arrival time                           0.168    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.186ns (23.001%)  route 0.623ns (76.999%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X28Y14         FDCE                                         r  Inst_debounce4/delay1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y14         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  Inst_debounce4/delay1_reg[1]/Q
                         net (fo=2, routed)           0.623     0.141    Inst_debounce4/delay1[1]
    SLICE_X31Y15         LUT3 (Prop_lut3_I0_O)        0.045     0.186 r  Inst_debounce4/Q1_i_1__0/O
                         net (fo=1, routed)           0.000     0.186    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Btn[0]
    SLICE_X31Y15         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.826    -0.864    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/clk_out2
    SLICE_X31Y15         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/C
                         clock pessimism              0.555    -0.309    
                         clock uncertainty            0.202    -0.107    
    SLICE_X31Y15         FDRE (Hold_fdre_C_D)         0.091    -0.016    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg
  -------------------------------------------------------------------
                         required time                          0.016    
                         arrival time                           0.186    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.186ns (23.233%)  route 0.615ns (76.767%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X28Y13         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.233    -0.248    Inst_debounce4/delay2[4]
    SLICE_X28Y13         LUT3 (Prop_lut3_I1_O)        0.045    -0.203 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.382     0.178    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Btn[0]
    SLICE_X30Y14         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.827    -0.863    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/clk_out2
    SLICE_X30Y14         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.202    -0.106    
    SLICE_X30Y14         FDRE (Hold_fdre_C_D)         0.052    -0.054    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg
  -------------------------------------------------------------------
                         required time                          0.054    
                         arrival time                           0.178    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        1.178ns  (logic 0.231ns (19.616%)  route 0.947ns (80.384%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X28Y13         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.233    -0.248    Inst_debounce4/delay2[4]
    SLICE_X28Y13         LUT3 (Prop_lut3_I1_O)        0.045    -0.203 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.714     0.510    My_arbitre/Btn[0]
    SLICE_X46Y37         LUT5 (Prop_lut5_I1_O)        0.045     0.555 r  My_arbitre/FSM_sequential_state[3]_i_2/O
                         net (fo=1, routed)           0.000     0.555    My_arbitre/FSM_sequential_state[3]_i_2_n_0
    SLICE_X46Y37         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.830    -0.860    My_arbitre/clk_out2
    SLICE_X46Y37         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.555    -0.305    
                         clock uncertainty            0.202    -0.103    
    SLICE_X46Y37         FDRE (Hold_fdre_C_D)         0.120     0.017    My_arbitre/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.017    
                         arrival time                           0.555    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.619ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        1.261ns  (logic 0.231ns (18.325%)  route 1.030ns (81.675%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X28Y13         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDCE (Prop_fdce_C_Q)         0.141    -0.481 f  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.233    -0.248    Inst_debounce4/delay2[4]
    SLICE_X28Y13         LUT3 (Prop_lut3_I1_O)        0.045    -0.203 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.797     0.593    My_arbitre/Btn[0]
    SLICE_X46Y38         LUT5 (Prop_lut5_I3_O)        0.045     0.638 r  My_arbitre/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.638    My_arbitre/FSM_sequential_state[2]_i_1_n_0
    SLICE_X46Y38         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.832    -0.858    My_arbitre/clk_out2
    SLICE_X46Y38         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.555    -0.303    
                         clock uncertainty            0.202    -0.101    
    SLICE_X46Y38         FDRE (Hold_fdre_C_D)         0.120     0.019    My_arbitre/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.019    
                         arrival time                           0.638    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.700ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        1.343ns  (logic 0.231ns (17.206%)  route 1.112ns (82.794%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X28Y13         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDCE (Prop_fdce_C_Q)         0.141    -0.481 f  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.233    -0.248    Inst_debounce4/delay2[4]
    SLICE_X28Y13         LUT3 (Prop_lut3_I1_O)        0.045    -0.203 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.879     0.675    My_arbitre/Btn[0]
    SLICE_X46Y38         LUT5 (Prop_lut5_I2_O)        0.045     0.720 r  My_arbitre/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.720    My_arbitre/FSM_sequential_state[1]_i_1_n_0
    SLICE_X46Y38         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.832    -0.858    My_arbitre/clk_out2
    SLICE_X46Y38         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.555    -0.303    
                         clock uncertainty            0.202    -0.101    
    SLICE_X46Y38         FDRE (Hold_fdre_C_D)         0.121     0.020    My_arbitre/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.020    
                         arrival time                           0.720    
  -------------------------------------------------------------------
                         slack                                  0.700    

Slack (MET) :             0.857ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/it_homade_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        1.470ns  (logic 0.231ns (15.718%)  route 1.239ns (84.282%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X28Y13         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.233    -0.248    Inst_debounce4/delay2[4]
    SLICE_X28Y13         LUT3 (Prop_lut3_I1_O)        0.045    -0.203 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.006     0.802    My_arbitre/Btn[0]
    SLICE_X45Y38         LUT6 (Prop_lut6_I1_O)        0.045     0.847 r  My_arbitre/it_homade[0]_i_1/O
                         net (fo=1, routed)           0.000     0.847    My_arbitre/it_homade_i[0]
    SLICE_X45Y38         FDRE                                         r  My_arbitre/it_homade_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.832    -0.858    My_arbitre/clk_out2
    SLICE_X45Y38         FDRE                                         r  My_arbitre/it_homade_reg[0]/C
                         clock pessimism              0.555    -0.303    
                         clock uncertainty            0.202    -0.101    
    SLICE_X45Y38         FDRE (Hold_fdre_C_D)         0.091    -0.010    My_arbitre/it_homade_reg[0]
  -------------------------------------------------------------------
                         required time                          0.010    
                         arrival time                           0.847    
  -------------------------------------------------------------------
                         slack                                  0.857    

Slack (MET) :             0.949ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        1.455ns  (logic 0.231ns (15.879%)  route 1.224ns (84.121%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X28Y13         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.233    -0.248    Inst_debounce4/delay2[4]
    SLICE_X28Y13         LUT3 (Prop_lut3_I1_O)        0.045    -0.203 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.863     0.659    My_arbitre/Btn[0]
    SLICE_X46Y38         LUT6 (Prop_lut6_I1_O)        0.045     0.704 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.128     0.832    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X46Y38         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.832    -0.858    My_arbitre/clk_out2
    SLICE_X46Y38         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.555    -0.303    
                         clock uncertainty            0.202    -0.101    
    SLICE_X46Y38         FDRE (Hold_fdre_C_CE)       -0.016    -0.117    My_arbitre/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.117    
                         arrival time                           0.832    
  -------------------------------------------------------------------
                         slack                                  0.949    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_timer
  To Clock:  clk_out2_timer_1

Setup :            0  Failing Endpoints,  Worst Slack        2.979ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.979ns  (required time - arrival time)
  Source:                 my_Master/BufSwitch_reg/q_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram2/ram_reg_0_15_9_9/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        6.493ns  (logic 1.575ns (24.257%)  route 4.918ns (75.743%))
  Logic Levels:           5  (LUT2=4 LUT6=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 18.435 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.879ns = ( 9.121 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     5.731 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.633     9.121    my_Master/BufSwitch_reg/clk_out2
    SLICE_X58Y37         FDRE                                         r  my_Master/BufSwitch_reg/q_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y37         FDRE (Prop_fdre_C_Q)         0.459     9.580 r  my_Master/BufSwitch_reg/q_reg[9]/Q
                         net (fo=1, routed)           0.639    10.219    my_Master/BufSwitch_reg/Bswbus[9]
    SLICE_X58Y36         LUT2 (Prop_lut2_I0_O)        0.149    10.368 r  my_Master/BufSwitch_reg/ram_reg_0_15_9_9_i_25/O
                         net (fo=1, routed)           1.308    11.677    my_Master/HCU_Master/q_reg[9]_1
    SLICE_X54Y29         LUT2 (Prop_lut2_I1_O)        0.364    12.041 r  my_Master/HCU_Master/ram_reg_0_15_9_9_i_11/O
                         net (fo=1, routed)           0.832    12.873    my_Master/HCU_Master/ram_reg_0_15_9_9_i_11_n_0
    SLICE_X51Y21         LUT2 (Prop_lut2_I1_O)        0.355    13.228 r  my_Master/HCU_Master/ram_reg_0_15_9_9_i_6/O
                         net (fo=1, routed)           0.544    13.772    my_Master/HCU_Master/ram_reg_0_15_9_9_i_6_n_0
    SLICE_X51Y18         LUT2 (Prop_lut2_I0_O)        0.124    13.896 r  my_Master/HCU_Master/ram_reg_0_15_9_9_i_3/O
                         net (fo=4, routed)           0.777    14.673    my_Master/HCU_Master/Tbusst[9]
    SLICE_X35Y18         LUT6 (Prop_lut6_I2_O)        0.124    14.797 r  my_Master/HCU_Master/ram_reg_0_15_9_9_i_1__0/O
                         net (fo=2, routed)           0.817    15.614    my_Master/Stack_Master/ram2/ram_reg_0_15_9_9/D
    SLICE_X30Y23         RAMS32                                       r  my_Master/Stack_Master/ram2/ram_reg_0_15_9_9/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.430    18.435    my_Master/Stack_Master/ram2/ram_reg_0_15_9_9/WCLK
    SLICE_X30Y23         RAMS32                                       r  my_Master/Stack_Master/ram2/ram_reg_0_15_9_9/SP/CLK
                         clock pessimism              0.492    18.926    
                         clock uncertainty           -0.084    18.843    
    SLICE_X30Y23         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.249    18.594    my_Master/Stack_Master/ram2/ram_reg_0_15_9_9/SP
  -------------------------------------------------------------------
                         required time                         18.594    
                         arrival time                         -15.614    
  -------------------------------------------------------------------
                         slack                                  2.979    

Slack (MET) :             2.999ns  (required time - arrival time)
  Source:                 my_Master/BufSwitch_reg/q_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram3/ram_reg_0_15_9_9/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        6.551ns  (logic 1.575ns (24.041%)  route 4.976ns (75.959%))
  Logic Levels:           5  (LUT2=4 LUT6=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 18.441 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.879ns = ( 9.121 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     5.731 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.633     9.121    my_Master/BufSwitch_reg/clk_out2
    SLICE_X58Y37         FDRE                                         r  my_Master/BufSwitch_reg/q_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y37         FDRE (Prop_fdre_C_Q)         0.459     9.580 r  my_Master/BufSwitch_reg/q_reg[9]/Q
                         net (fo=1, routed)           0.639    10.219    my_Master/BufSwitch_reg/Bswbus[9]
    SLICE_X58Y36         LUT2 (Prop_lut2_I0_O)        0.149    10.368 r  my_Master/BufSwitch_reg/ram_reg_0_15_9_9_i_25/O
                         net (fo=1, routed)           1.308    11.677    my_Master/HCU_Master/q_reg[9]_1
    SLICE_X54Y29         LUT2 (Prop_lut2_I1_O)        0.364    12.041 r  my_Master/HCU_Master/ram_reg_0_15_9_9_i_11/O
                         net (fo=1, routed)           0.832    12.873    my_Master/HCU_Master/ram_reg_0_15_9_9_i_11_n_0
    SLICE_X51Y21         LUT2 (Prop_lut2_I1_O)        0.355    13.228 r  my_Master/HCU_Master/ram_reg_0_15_9_9_i_6/O
                         net (fo=1, routed)           0.544    13.772    my_Master/HCU_Master/ram_reg_0_15_9_9_i_6_n_0
    SLICE_X51Y18         LUT2 (Prop_lut2_I0_O)        0.124    13.896 r  my_Master/HCU_Master/ram_reg_0_15_9_9_i_3/O
                         net (fo=4, routed)           0.876    14.772    my_Master/HCU_Master/Tbusst[9]
    SLICE_X36Y18         LUT6 (Prop_lut6_I2_O)        0.124    14.896 r  my_Master/HCU_Master/ram_reg_0_15_9_9_i_1/O
                         net (fo=2, routed)           0.777    15.673    my_Master/Stack_Master/ram3/ram_reg_0_15_9_9/D
    SLICE_X42Y20         RAMS32                                       r  my_Master/Stack_Master/ram3/ram_reg_0_15_9_9/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.436    18.441    my_Master/Stack_Master/ram3/ram_reg_0_15_9_9/WCLK
    SLICE_X42Y20         RAMS32                                       r  my_Master/Stack_Master/ram3/ram_reg_0_15_9_9/SP/CLK
                         clock pessimism              0.564    19.004    
                         clock uncertainty           -0.084    18.921    
    SLICE_X42Y20         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.249    18.672    my_Master/Stack_Master/ram3/ram_reg_0_15_9_9/SP
  -------------------------------------------------------------------
                         required time                         18.672    
                         arrival time                         -15.673    
  -------------------------------------------------------------------
                         slack                                  2.999    

Slack (MET) :             3.062ns  (required time - arrival time)
  Source:                 my_Master/BufSwitch_reg/q_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram0/ram_reg_0_15_9_9/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        6.410ns  (logic 1.575ns (24.571%)  route 4.835ns (75.429%))
  Logic Levels:           5  (LUT2=4 LUT6=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 18.435 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.879ns = ( 9.121 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     5.731 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.633     9.121    my_Master/BufSwitch_reg/clk_out2
    SLICE_X58Y37         FDRE                                         r  my_Master/BufSwitch_reg/q_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y37         FDRE (Prop_fdre_C_Q)         0.459     9.580 r  my_Master/BufSwitch_reg/q_reg[9]/Q
                         net (fo=1, routed)           0.639    10.219    my_Master/BufSwitch_reg/Bswbus[9]
    SLICE_X58Y36         LUT2 (Prop_lut2_I0_O)        0.149    10.368 r  my_Master/BufSwitch_reg/ram_reg_0_15_9_9_i_25/O
                         net (fo=1, routed)           1.308    11.677    my_Master/HCU_Master/q_reg[9]_1
    SLICE_X54Y29         LUT2 (Prop_lut2_I1_O)        0.364    12.041 r  my_Master/HCU_Master/ram_reg_0_15_9_9_i_11/O
                         net (fo=1, routed)           0.832    12.873    my_Master/HCU_Master/ram_reg_0_15_9_9_i_11_n_0
    SLICE_X51Y21         LUT2 (Prop_lut2_I1_O)        0.355    13.228 r  my_Master/HCU_Master/ram_reg_0_15_9_9_i_6/O
                         net (fo=1, routed)           0.544    13.772    my_Master/HCU_Master/ram_reg_0_15_9_9_i_6_n_0
    SLICE_X51Y18         LUT2 (Prop_lut2_I0_O)        0.124    13.896 r  my_Master/HCU_Master/ram_reg_0_15_9_9_i_3/O
                         net (fo=4, routed)           0.886    14.782    my_Master/HCU_Master/Tbusst[9]
    SLICE_X35Y18         LUT6 (Prop_lut6_I2_O)        0.124    14.906 r  my_Master/HCU_Master/ram_reg_0_15_9_9_i_1__2/O
                         net (fo=2, routed)           0.625    15.531    my_Master/Stack_Master/ram0/ram_reg_0_15_9_9/D
    SLICE_X34Y22         RAMS32                                       r  my_Master/Stack_Master/ram0/ram_reg_0_15_9_9/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.430    18.435    my_Master/Stack_Master/ram0/ram_reg_0_15_9_9/WCLK
    SLICE_X34Y22         RAMS32                                       r  my_Master/Stack_Master/ram0/ram_reg_0_15_9_9/SP/CLK
                         clock pessimism              0.492    18.926    
                         clock uncertainty           -0.084    18.843    
    SLICE_X34Y22         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.249    18.594    my_Master/Stack_Master/ram0/ram_reg_0_15_9_9/SP
  -------------------------------------------------------------------
                         required time                         18.594    
                         arrival time                         -15.531    
  -------------------------------------------------------------------
                         slack                                  3.062    

Slack (MET) :             3.119ns  (required time - arrival time)
  Source:                 my_Master/BufSwitch_reg/q_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram1/ram_reg_0_15_9_9/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        6.352ns  (logic 1.575ns (24.797%)  route 4.777ns (75.203%))
  Logic Levels:           5  (LUT2=4 LUT6=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 18.433 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.879ns = ( 9.121 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     5.731 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.633     9.121    my_Master/BufSwitch_reg/clk_out2
    SLICE_X58Y37         FDRE                                         r  my_Master/BufSwitch_reg/q_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y37         FDRE (Prop_fdre_C_Q)         0.459     9.580 r  my_Master/BufSwitch_reg/q_reg[9]/Q
                         net (fo=1, routed)           0.639    10.219    my_Master/BufSwitch_reg/Bswbus[9]
    SLICE_X58Y36         LUT2 (Prop_lut2_I0_O)        0.149    10.368 r  my_Master/BufSwitch_reg/ram_reg_0_15_9_9_i_25/O
                         net (fo=1, routed)           1.308    11.677    my_Master/HCU_Master/q_reg[9]_1
    SLICE_X54Y29         LUT2 (Prop_lut2_I1_O)        0.364    12.041 r  my_Master/HCU_Master/ram_reg_0_15_9_9_i_11/O
                         net (fo=1, routed)           0.832    12.873    my_Master/HCU_Master/ram_reg_0_15_9_9_i_11_n_0
    SLICE_X51Y21         LUT2 (Prop_lut2_I1_O)        0.355    13.228 r  my_Master/HCU_Master/ram_reg_0_15_9_9_i_6/O
                         net (fo=1, routed)           0.544    13.772    my_Master/HCU_Master/ram_reg_0_15_9_9_i_6_n_0
    SLICE_X51Y18         LUT2 (Prop_lut2_I0_O)        0.124    13.896 r  my_Master/HCU_Master/ram_reg_0_15_9_9_i_3/O
                         net (fo=4, routed)           0.774    14.670    my_Master/HCU_Master/Tbusst[9]
    SLICE_X35Y18         LUT6 (Prop_lut6_I2_O)        0.124    14.794 r  my_Master/HCU_Master/ram_reg_0_15_9_9_i_1__1/O
                         net (fo=2, routed)           0.679    15.473    my_Master/Stack_Master/ram1/ram_reg_0_15_9_9/D
    SLICE_X30Y24         RAMS32                                       r  my_Master/Stack_Master/ram1/ram_reg_0_15_9_9/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.428    18.433    my_Master/Stack_Master/ram1/ram_reg_0_15_9_9/WCLK
    SLICE_X30Y24         RAMS32                                       r  my_Master/Stack_Master/ram1/ram_reg_0_15_9_9/SP/CLK
                         clock pessimism              0.492    18.924    
                         clock uncertainty           -0.084    18.841    
    SLICE_X30Y24         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.249    18.592    my_Master/Stack_Master/ram1/ram_reg_0_15_9_9/SP
  -------------------------------------------------------------------
                         required time                         18.592    
                         arrival time                         -15.473    
  -------------------------------------------------------------------
                         slack                                  3.119    

Slack (MET) :             3.130ns  (required time - arrival time)
  Source:                 my_Master/BufSwitch_reg/q_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/R2/q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        6.666ns  (logic 1.725ns (25.876%)  route 4.941ns (74.124%))
  Logic Levels:           6  (LUT2=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 18.435 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.879ns = ( 9.121 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     5.731 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.633     9.121    my_Master/BufSwitch_reg/clk_out2
    SLICE_X58Y37         FDRE                                         r  my_Master/BufSwitch_reg/q_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y37         FDRE (Prop_fdre_C_Q)         0.459     9.580 r  my_Master/BufSwitch_reg/q_reg[9]/Q
                         net (fo=1, routed)           0.639    10.219    my_Master/BufSwitch_reg/Bswbus[9]
    SLICE_X58Y36         LUT2 (Prop_lut2_I0_O)        0.149    10.368 r  my_Master/BufSwitch_reg/ram_reg_0_15_9_9_i_25/O
                         net (fo=1, routed)           1.308    11.677    my_Master/HCU_Master/q_reg[9]_1
    SLICE_X54Y29         LUT2 (Prop_lut2_I1_O)        0.364    12.041 r  my_Master/HCU_Master/ram_reg_0_15_9_9_i_11/O
                         net (fo=1, routed)           0.832    12.873    my_Master/HCU_Master/ram_reg_0_15_9_9_i_11_n_0
    SLICE_X51Y21         LUT2 (Prop_lut2_I1_O)        0.355    13.228 r  my_Master/HCU_Master/ram_reg_0_15_9_9_i_6/O
                         net (fo=1, routed)           0.544    13.772    my_Master/HCU_Master/ram_reg_0_15_9_9_i_6_n_0
    SLICE_X51Y18         LUT2 (Prop_lut2_I0_O)        0.124    13.896 r  my_Master/HCU_Master/ram_reg_0_15_9_9_i_3/O
                         net (fo=4, routed)           0.777    14.673    my_Master/HCU_Master/Tbusst[9]
    SLICE_X35Y18         LUT6 (Prop_lut6_I2_O)        0.124    14.797 r  my_Master/HCU_Master/ram_reg_0_15_9_9_i_1__0/O
                         net (fo=2, routed)           0.841    15.638    my_Master/HCU_Master/I2[9]
    SLICE_X33Y23         LUT3 (Prop_lut3_I2_O)        0.150    15.788 r  my_Master/HCU_Master/q[9]_i_1__0/O
                         net (fo=1, routed)           0.000    15.788    my_Master/Stack_Master/R2/IPdone_reg[9]
    SLICE_X33Y23         FDRE                                         r  my_Master/Stack_Master/R2/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.430    18.435    my_Master/Stack_Master/R2/clk_out2
    SLICE_X33Y23         FDRE                                         r  my_Master/Stack_Master/R2/q_reg[9]/C
                         clock pessimism              0.492    18.926    
                         clock uncertainty           -0.084    18.843    
    SLICE_X33Y23         FDRE (Setup_fdre_C_D)        0.075    18.918    my_Master/Stack_Master/R2/q_reg[9]
  -------------------------------------------------------------------
                         required time                         18.918    
                         arrival time                         -15.788    
  -------------------------------------------------------------------
                         slack                                  3.130    

Slack (MET) :             3.167ns  (required time - arrival time)
  Source:                 my_Master/BufSwitch_reg/q_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/R1/q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        6.631ns  (logic 1.462ns (22.050%)  route 5.169ns (77.950%))
  Logic Levels:           6  (LUT2=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 18.435 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.880ns = ( 9.120 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     5.731 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.632     9.120    my_Master/BufSwitch_reg/clk_out2
    SLICE_X58Y36         FDRE                                         r  my_Master/BufSwitch_reg/q_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y36         FDRE (Prop_fdre_C_Q)         0.459     9.579 r  my_Master/BufSwitch_reg/q_reg[8]/Q
                         net (fo=1, routed)           0.417     9.996    my_Master/BufSwitch_reg/Bswbus[8]
    SLICE_X58Y36         LUT2 (Prop_lut2_I0_O)        0.124    10.120 r  my_Master/BufSwitch_reg/ram_reg_0_15_8_8_i_25/O
                         net (fo=1, routed)           1.214    11.335    my_Master/HCU_Master/q_reg[8]_1
    SLICE_X55Y28         LUT2 (Prop_lut2_I1_O)        0.149    11.484 r  my_Master/HCU_Master/ram_reg_0_15_8_8_i_11/O
                         net (fo=1, routed)           0.912    12.396    my_Master/HCU_Master/ram_reg_0_15_8_8_i_11_n_0
    SLICE_X55Y22         LUT2 (Prop_lut2_I1_O)        0.332    12.728 r  my_Master/HCU_Master/ram_reg_0_15_8_8_i_6/O
                         net (fo=1, routed)           0.492    13.220    my_Master/HCU_Master/ram_reg_0_15_8_8_i_6_n_0
    SLICE_X54Y20         LUT2 (Prop_lut2_I0_O)        0.124    13.344 r  my_Master/HCU_Master/ram_reg_0_15_8_8_i_3/O
                         net (fo=4, routed)           1.094    14.437    my_Master/HCU_Master/Tbusst[8]
    SLICE_X33Y20         LUT6 (Prop_lut6_I2_O)        0.124    14.561 r  my_Master/HCU_Master/ram_reg_0_15_8_8_i_1__1/O
                         net (fo=2, routed)           1.040    15.601    my_Master/HCU_Master/I1[8]
    SLICE_X32Y26         LUT3 (Prop_lut3_I2_O)        0.150    15.751 r  my_Master/HCU_Master/q[8]_i_1__1/O
                         net (fo=1, routed)           0.000    15.751    my_Master/Stack_Master/R1/IPdone_reg[8]
    SLICE_X32Y26         FDRE                                         r  my_Master/Stack_Master/R1/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.430    18.435    my_Master/Stack_Master/R1/clk_out2
    SLICE_X32Y26         FDRE                                         r  my_Master/Stack_Master/R1/q_reg[8]/C
                         clock pessimism              0.492    18.926    
                         clock uncertainty           -0.084    18.843    
    SLICE_X32Y26         FDRE (Setup_fdre_C_D)        0.075    18.918    my_Master/Stack_Master/R1/q_reg[8]
  -------------------------------------------------------------------
                         required time                         18.918    
                         arrival time                         -15.751    
  -------------------------------------------------------------------
                         slack                                  3.167    

Slack (MET) :             3.198ns  (required time - arrival time)
  Source:                 my_Master/BufSwitch_reg/q_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/R0/q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        6.598ns  (logic 1.693ns (25.659%)  route 4.905ns (74.341%))
  Logic Levels:           6  (LUT2=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 18.435 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.879ns = ( 9.121 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     5.731 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.633     9.121    my_Master/BufSwitch_reg/clk_out2
    SLICE_X58Y37         FDRE                                         r  my_Master/BufSwitch_reg/q_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y37         FDRE (Prop_fdre_C_Q)         0.459     9.580 r  my_Master/BufSwitch_reg/q_reg[9]/Q
                         net (fo=1, routed)           0.639    10.219    my_Master/BufSwitch_reg/Bswbus[9]
    SLICE_X58Y36         LUT2 (Prop_lut2_I0_O)        0.149    10.368 r  my_Master/BufSwitch_reg/ram_reg_0_15_9_9_i_25/O
                         net (fo=1, routed)           1.308    11.677    my_Master/HCU_Master/q_reg[9]_1
    SLICE_X54Y29         LUT2 (Prop_lut2_I1_O)        0.364    12.041 r  my_Master/HCU_Master/ram_reg_0_15_9_9_i_11/O
                         net (fo=1, routed)           0.832    12.873    my_Master/HCU_Master/ram_reg_0_15_9_9_i_11_n_0
    SLICE_X51Y21         LUT2 (Prop_lut2_I1_O)        0.355    13.228 r  my_Master/HCU_Master/ram_reg_0_15_9_9_i_6/O
                         net (fo=1, routed)           0.544    13.772    my_Master/HCU_Master/ram_reg_0_15_9_9_i_6_n_0
    SLICE_X51Y18         LUT2 (Prop_lut2_I0_O)        0.124    13.896 r  my_Master/HCU_Master/ram_reg_0_15_9_9_i_3/O
                         net (fo=4, routed)           0.886    14.782    my_Master/HCU_Master/Tbusst[9]
    SLICE_X35Y18         LUT6 (Prop_lut6_I2_O)        0.124    14.906 r  my_Master/HCU_Master/ram_reg_0_15_9_9_i_1__2/O
                         net (fo=2, routed)           0.695    15.602    my_Master/HCU_Master/Y[9]
    SLICE_X35Y22         LUT3 (Prop_lut3_I2_O)        0.118    15.720 r  my_Master/HCU_Master/q[9]_i_1__2/O
                         net (fo=1, routed)           0.000    15.720    my_Master/Stack_Master/R0/D[9]
    SLICE_X35Y22         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.430    18.435    my_Master/Stack_Master/R0/clk_out2
    SLICE_X35Y22         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[9]/C
                         clock pessimism              0.492    18.926    
                         clock uncertainty           -0.084    18.843    
    SLICE_X35Y22         FDRE (Setup_fdre_C_D)        0.075    18.918    my_Master/Stack_Master/R0/q_reg[9]
  -------------------------------------------------------------------
                         required time                         18.918    
                         arrival time                         -15.720    
  -------------------------------------------------------------------
                         slack                                  3.198    

Slack (MET) :             3.247ns  (required time - arrival time)
  Source:                 my_Master/BufSwitch_reg/q_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/R1/q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        6.547ns  (logic 1.693ns (25.859%)  route 4.854ns (74.141%))
  Logic Levels:           6  (LUT2=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 18.433 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.879ns = ( 9.121 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     5.731 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.633     9.121    my_Master/BufSwitch_reg/clk_out2
    SLICE_X58Y37         FDRE                                         r  my_Master/BufSwitch_reg/q_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y37         FDRE (Prop_fdre_C_Q)         0.459     9.580 r  my_Master/BufSwitch_reg/q_reg[9]/Q
                         net (fo=1, routed)           0.639    10.219    my_Master/BufSwitch_reg/Bswbus[9]
    SLICE_X58Y36         LUT2 (Prop_lut2_I0_O)        0.149    10.368 r  my_Master/BufSwitch_reg/ram_reg_0_15_9_9_i_25/O
                         net (fo=1, routed)           1.308    11.677    my_Master/HCU_Master/q_reg[9]_1
    SLICE_X54Y29         LUT2 (Prop_lut2_I1_O)        0.364    12.041 r  my_Master/HCU_Master/ram_reg_0_15_9_9_i_11/O
                         net (fo=1, routed)           0.832    12.873    my_Master/HCU_Master/ram_reg_0_15_9_9_i_11_n_0
    SLICE_X51Y21         LUT2 (Prop_lut2_I1_O)        0.355    13.228 r  my_Master/HCU_Master/ram_reg_0_15_9_9_i_6/O
                         net (fo=1, routed)           0.544    13.772    my_Master/HCU_Master/ram_reg_0_15_9_9_i_6_n_0
    SLICE_X51Y18         LUT2 (Prop_lut2_I0_O)        0.124    13.896 r  my_Master/HCU_Master/ram_reg_0_15_9_9_i_3/O
                         net (fo=4, routed)           0.774    14.670    my_Master/HCU_Master/Tbusst[9]
    SLICE_X35Y18         LUT6 (Prop_lut6_I2_O)        0.124    14.794 r  my_Master/HCU_Master/ram_reg_0_15_9_9_i_1__1/O
                         net (fo=2, routed)           0.756    15.551    my_Master/HCU_Master/I1[9]
    SLICE_X32Y24         LUT3 (Prop_lut3_I2_O)        0.118    15.669 r  my_Master/HCU_Master/q[9]_i_1__1/O
                         net (fo=1, routed)           0.000    15.669    my_Master/Stack_Master/R1/IPdone_reg[9]
    SLICE_X32Y24         FDRE                                         r  my_Master/Stack_Master/R1/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.428    18.433    my_Master/Stack_Master/R1/clk_out2
    SLICE_X32Y24         FDRE                                         r  my_Master/Stack_Master/R1/q_reg[9]/C
                         clock pessimism              0.492    18.924    
                         clock uncertainty           -0.084    18.841    
    SLICE_X32Y24         FDRE (Setup_fdre_C_D)        0.075    18.916    my_Master/Stack_Master/R1/q_reg[9]
  -------------------------------------------------------------------
                         required time                         18.916    
                         arrival time                         -15.669    
  -------------------------------------------------------------------
                         slack                                  3.247    

Slack (MET) :             3.294ns  (required time - arrival time)
  Source:                 my_Master/BufSwitch_reg/q_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram1/ram_reg_0_15_8_8/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        6.199ns  (logic 1.312ns (21.166%)  route 4.887ns (78.834%))
  Logic Levels:           5  (LUT2=4 LUT6=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 18.433 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.880ns = ( 9.120 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     5.731 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.632     9.120    my_Master/BufSwitch_reg/clk_out2
    SLICE_X58Y36         FDRE                                         r  my_Master/BufSwitch_reg/q_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y36         FDRE (Prop_fdre_C_Q)         0.459     9.579 r  my_Master/BufSwitch_reg/q_reg[8]/Q
                         net (fo=1, routed)           0.417     9.996    my_Master/BufSwitch_reg/Bswbus[8]
    SLICE_X58Y36         LUT2 (Prop_lut2_I0_O)        0.124    10.120 r  my_Master/BufSwitch_reg/ram_reg_0_15_8_8_i_25/O
                         net (fo=1, routed)           1.214    11.335    my_Master/HCU_Master/q_reg[8]_1
    SLICE_X55Y28         LUT2 (Prop_lut2_I1_O)        0.149    11.484 r  my_Master/HCU_Master/ram_reg_0_15_8_8_i_11/O
                         net (fo=1, routed)           0.912    12.396    my_Master/HCU_Master/ram_reg_0_15_8_8_i_11_n_0
    SLICE_X55Y22         LUT2 (Prop_lut2_I1_O)        0.332    12.728 r  my_Master/HCU_Master/ram_reg_0_15_8_8_i_6/O
                         net (fo=1, routed)           0.492    13.220    my_Master/HCU_Master/ram_reg_0_15_8_8_i_6_n_0
    SLICE_X54Y20         LUT2 (Prop_lut2_I0_O)        0.124    13.344 r  my_Master/HCU_Master/ram_reg_0_15_8_8_i_3/O
                         net (fo=4, routed)           1.094    14.437    my_Master/HCU_Master/Tbusst[8]
    SLICE_X33Y20         LUT6 (Prop_lut6_I2_O)        0.124    14.561 r  my_Master/HCU_Master/ram_reg_0_15_8_8_i_1__1/O
                         net (fo=2, routed)           0.758    15.319    my_Master/Stack_Master/ram1/ram_reg_0_15_8_8/D
    SLICE_X30Y24         RAMS32                                       r  my_Master/Stack_Master/ram1/ram_reg_0_15_8_8/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.428    18.433    my_Master/Stack_Master/ram1/ram_reg_0_15_8_8/WCLK
    SLICE_X30Y24         RAMS32                                       r  my_Master/Stack_Master/ram1/ram_reg_0_15_8_8/SP/CLK
                         clock pessimism              0.492    18.924    
                         clock uncertainty           -0.084    18.841    
    SLICE_X30Y24         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.228    18.613    my_Master/Stack_Master/ram1/ram_reg_0_15_8_8/SP
  -------------------------------------------------------------------
                         required time                         18.613    
                         arrival time                         -15.319    
  -------------------------------------------------------------------
                         slack                                  3.294    

Slack (MET) :             3.353ns  (required time - arrival time)
  Source:                 my_Master/BufSwitch_reg/q_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram1/ram_reg_0_15_11_11/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        6.137ns  (logic 1.307ns (21.295%)  route 4.830ns (78.705%))
  Logic Levels:           5  (LUT2=4 LUT6=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 18.432 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.879ns = ( 9.121 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     5.731 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.633     9.121    my_Master/BufSwitch_reg/clk_out2
    SLICE_X59Y37         FDRE                                         r  my_Master/BufSwitch_reg/q_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y37         FDRE (Prop_fdre_C_Q)         0.459     9.580 r  my_Master/BufSwitch_reg/q_reg[11]/Q
                         net (fo=1, routed)           0.585    10.166    my_Master/BufSwitch_reg/Bswbus[11]
    SLICE_X58Y36         LUT2 (Prop_lut2_I0_O)        0.150    10.316 r  my_Master/BufSwitch_reg/ram_reg_0_15_11_11_i_25/O
                         net (fo=1, routed)           1.381    11.697    my_Master/HCU_Master/q_reg[11]_3
    SLICE_X55Y28         LUT2 (Prop_lut2_I1_O)        0.326    12.023 r  my_Master/HCU_Master/ram_reg_0_15_11_11_i_11/O
                         net (fo=1, routed)           0.877    12.900    my_Master/HCU_Master/ram_reg_0_15_11_11_i_11_n_0
    SLICE_X49Y21         LUT2 (Prop_lut2_I1_O)        0.124    13.024 r  my_Master/HCU_Master/ram_reg_0_15_11_11_i_6/O
                         net (fo=1, routed)           0.692    13.716    my_Master/HCU_Master/ram_reg_0_15_11_11_i_6_n_0
    SLICE_X40Y19         LUT2 (Prop_lut2_I0_O)        0.124    13.840 r  my_Master/HCU_Master/ram_reg_0_15_11_11_i_3/O
                         net (fo=4, routed)           0.640    14.480    my_Master/HCU_Master/Tbusst[11]
    SLICE_X35Y20         LUT6 (Prop_lut6_I2_O)        0.124    14.604 r  my_Master/HCU_Master/ram_reg_0_15_11_11_i_1__1/O
                         net (fo=2, routed)           0.655    15.259    my_Master/Stack_Master/ram1/ram_reg_0_15_11_11/D
    SLICE_X34Y25         RAMS32                                       r  my_Master/Stack_Master/ram1/ram_reg_0_15_11_11/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.427    18.432    my_Master/Stack_Master/ram1/ram_reg_0_15_11_11/WCLK
    SLICE_X34Y25         RAMS32                                       r  my_Master/Stack_Master/ram1/ram_reg_0_15_11_11/SP/CLK
                         clock pessimism              0.492    18.923    
                         clock uncertainty           -0.084    18.840    
    SLICE_X34Y25         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.228    18.612    my_Master/Stack_Master/ram1/ram_reg_0_15_11_11/SP
  -------------------------------------------------------------------
                         required time                         18.612    
                         arrival time                         -15.259    
  -------------------------------------------------------------------
                         slack                                  3.353    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/BufO_reg/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.141%)  route 0.068ns (26.859%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.559    -0.622    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/clk_out2
    SLICE_X31Y15         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q2_reg/Q
                         net (fo=3, routed)           0.068    -0.413    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q2
    SLICE_X30Y15         LUT3 (Prop_lut3_I0_O)        0.045    -0.368 r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/q[3]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.368    my_Master/Mwaitbtn.Inst_IPwaitBt/BufO_reg/D[3]
    SLICE_X30Y15         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/BufO_reg/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.826    -0.864    my_Master/Mwaitbtn.Inst_IPwaitBt/BufO_reg/clk_out2
    SLICE_X30Y15         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/BufO_reg/q_reg[3]/C
                         clock pessimism              0.254    -0.609    
                         clock uncertainty            0.084    -0.526    
    SLICE_X30Y15         FDRE (Hold_fdre_C_D)         0.120    -0.406    my_Master/Mwaitbtn.Inst_IPwaitBt/BufO_reg/q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.368    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.559    -0.622    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/clk_out2
    SLICE_X31Y15         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/Q
                         net (fo=3, routed)           0.068    -0.413    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1
    SLICE_X31Y15         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.826    -0.864    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/clk_out2
    SLICE_X31Y15         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q2_reg/C
                         clock pessimism              0.241    -0.622    
                         clock uncertainty            0.084    -0.539    
    SLICE_X31Y15         FDRE (Hold_fdre_C_D)         0.075    -0.464    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q2_reg
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.413    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.141ns (64.847%)  route 0.076ns (35.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.558    -0.623    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/clk_out2
    SLICE_X28Y16         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/Q
                         net (fo=3, routed)           0.076    -0.406    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1
    SLICE_X28Y16         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.826    -0.864    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/clk_out2
    SLICE_X28Y16         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q2_reg/C
                         clock pessimism              0.240    -0.623    
                         clock uncertainty            0.084    -0.540    
    SLICE_X28Y16         FDRE (Hold_fdre_C_D)         0.075    -0.465    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q2_reg
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.406    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 next_state_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            reset_Homade_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.565    -0.616    clk50
    SLICE_X54Y50         FDRE                                         r  next_state_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  next_state_reg_inv/Q
                         net (fo=1, routed)           0.056    -0.396    next_state_reg_inv_n_0
    SLICE_X54Y50         FDRE                                         r  reset_Homade_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.835    -0.854    clk50
    SLICE_X54Y50         FDRE                                         r  reset_Homade_reg/C
                         clock pessimism              0.238    -0.616    
                         clock uncertainty            0.084    -0.533    
    SLICE_X54Y50         FDRE (Hold_fdre_C_D)         0.060    -0.473    reset_Homade_reg
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.396    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.993%)  route 0.125ns (47.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.559    -0.622    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/clk_out2
    SLICE_X29Y15         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/Q
                         net (fo=3, routed)           0.125    -0.356    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1
    SLICE_X31Y14         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.827    -0.863    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/clk_out2
    SLICE_X31Y14         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q2_reg/C
                         clock pessimism              0.274    -0.588    
                         clock uncertainty            0.084    -0.505    
    SLICE_X31Y14         FDRE (Hold_fdre_C_D)         0.070    -0.435    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q2_reg
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/C
                            (falling edge-triggered cell FDSE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_0_5/RAMA/WADR2
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 fall@10.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        0.463ns  (logic 0.167ns (36.097%)  route 0.296ns (63.903%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns = ( 9.137 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.621ns = ( 9.379 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.560     9.379    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/clk_out2
    SLICE_X54Y32         FDSE                                         r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y32         FDSE (Prop_fdse_C_Q)         0.167     9.546 r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/Q
                         net (fo=52, routed)          0.296     9.841    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_0_5/ADDRD2
    SLICE_X52Y30         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_0_5/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.827     9.137    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_0_5/WCLK
    SLICE_X52Y30         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_0_5/RAMA/CLK  (IS_INVERTED)
                         clock pessimism              0.274     9.412    
                         clock uncertainty            0.084     9.495    
    SLICE_X52Y30         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.258     9.753    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -9.753    
                         arrival time                           9.841    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/C
                            (falling edge-triggered cell FDSE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_0_5/RAMA_D1/WADR2
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 fall@10.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        0.463ns  (logic 0.167ns (36.097%)  route 0.296ns (63.903%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns = ( 9.137 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.621ns = ( 9.379 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.560     9.379    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/clk_out2
    SLICE_X54Y32         FDSE                                         r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y32         FDSE (Prop_fdse_C_Q)         0.167     9.546 r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/Q
                         net (fo=52, routed)          0.296     9.841    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_0_5/ADDRD2
    SLICE_X52Y30         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_0_5/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.827     9.137    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_0_5/WCLK
    SLICE_X52Y30         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_0_5/RAMA_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.274     9.412    
                         clock uncertainty            0.084     9.495    
    SLICE_X52Y30         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.258     9.753    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -9.753    
                         arrival time                           9.841    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/C
                            (falling edge-triggered cell FDSE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_0_5/RAMB/WADR2
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 fall@10.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        0.463ns  (logic 0.167ns (36.097%)  route 0.296ns (63.903%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns = ( 9.137 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.621ns = ( 9.379 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.560     9.379    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/clk_out2
    SLICE_X54Y32         FDSE                                         r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y32         FDSE (Prop_fdse_C_Q)         0.167     9.546 r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/Q
                         net (fo=52, routed)          0.296     9.841    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_0_5/ADDRD2
    SLICE_X52Y30         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_0_5/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.827     9.137    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_0_5/WCLK
    SLICE_X52Y30         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_0_5/RAMB/CLK  (IS_INVERTED)
                         clock pessimism              0.274     9.412    
                         clock uncertainty            0.084     9.495    
    SLICE_X52Y30         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.258     9.753    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -9.753    
                         arrival time                           9.841    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/C
                            (falling edge-triggered cell FDSE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_0_5/RAMB_D1/WADR2
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 fall@10.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        0.463ns  (logic 0.167ns (36.097%)  route 0.296ns (63.903%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns = ( 9.137 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.621ns = ( 9.379 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.560     9.379    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/clk_out2
    SLICE_X54Y32         FDSE                                         r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y32         FDSE (Prop_fdse_C_Q)         0.167     9.546 r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/Q
                         net (fo=52, routed)          0.296     9.841    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_0_5/ADDRD2
    SLICE_X52Y30         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_0_5/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.827     9.137    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_0_5/WCLK
    SLICE_X52Y30         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_0_5/RAMB_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.274     9.412    
                         clock uncertainty            0.084     9.495    
    SLICE_X52Y30         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.258     9.753    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -9.753    
                         arrival time                           9.841    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/C
                            (falling edge-triggered cell FDSE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_0_5/RAMC/WADR2
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 fall@10.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        0.463ns  (logic 0.167ns (36.097%)  route 0.296ns (63.903%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns = ( 9.137 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.621ns = ( 9.379 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.560     9.379    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/clk_out2
    SLICE_X54Y32         FDSE                                         r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y32         FDSE (Prop_fdse_C_Q)         0.167     9.546 r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr_reg[2]/Q
                         net (fo=52, routed)          0.296     9.841    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_0_5/ADDRD2
    SLICE_X52Y30         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_0_5/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.827     9.137    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_0_5/WCLK
    SLICE_X52Y30         RAMD32                                       r  my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_0_5/RAMC/CLK  (IS_INVERTED)
                         clock pessimism              0.274     9.412    
                         clock uncertainty            0.084     9.495    
    SLICE_X52Y30         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.258     9.753    my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -9.753    
                         arrival time                           9.841    
  -------------------------------------------------------------------
                         slack                                  0.088    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_timer_1
  To Clock:  clk_out2_timer_1

Setup :            0  Failing Endpoints,  Worst Slack        4.548ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.548ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        4.879ns  (logic 0.704ns (14.429%)  route 4.175ns (85.571%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 18.449 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.951ns = ( 9.049 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.561     9.049    Inst_debounce4/clk_out1
    SLICE_X28Y13         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDCE (Prop_fdce_C_Q)         0.456     9.505 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.387    10.892    Inst_debounce4/delay1[4]
    SLICE_X28Y13         LUT3 (Prop_lut3_I0_O)        0.124    11.016 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           2.165    13.181    My_arbitre/Btn[0]
    SLICE_X46Y38         LUT6 (Prop_lut6_I1_O)        0.124    13.305 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.624    13.929    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X46Y37         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.444    18.449    My_arbitre/clk_out2
    SLICE_X46Y37         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.398    18.847    
                         clock uncertainty           -0.202    18.646    
    SLICE_X46Y37         FDRE (Setup_fdre_C_CE)      -0.169    18.477    My_arbitre/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         18.477    
                         arrival time                         -13.929    
  -------------------------------------------------------------------
                         slack                                  4.548    

Slack (MET) :             4.782ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        4.647ns  (logic 0.704ns (15.151%)  route 3.943ns (84.849%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 18.450 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.951ns = ( 9.049 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.561     9.049    Inst_debounce4/clk_out1
    SLICE_X28Y13         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDCE (Prop_fdce_C_Q)         0.456     9.505 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.387    10.892    Inst_debounce4/delay1[4]
    SLICE_X28Y13         LUT3 (Prop_lut3_I0_O)        0.124    11.016 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           2.165    13.181    My_arbitre/Btn[0]
    SLICE_X46Y38         LUT6 (Prop_lut6_I1_O)        0.124    13.305 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.391    13.696    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X46Y38         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.445    18.450    My_arbitre/clk_out2
    SLICE_X46Y38         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.398    18.848    
                         clock uncertainty           -0.202    18.647    
    SLICE_X46Y38         FDRE (Setup_fdre_C_CE)      -0.169    18.478    My_arbitre/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         18.478    
                         arrival time                         -13.696    
  -------------------------------------------------------------------
                         slack                                  4.782    

Slack (MET) :             4.782ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        4.647ns  (logic 0.704ns (15.151%)  route 3.943ns (84.849%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 18.450 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.951ns = ( 9.049 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.561     9.049    Inst_debounce4/clk_out1
    SLICE_X28Y13         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDCE (Prop_fdce_C_Q)         0.456     9.505 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.387    10.892    Inst_debounce4/delay1[4]
    SLICE_X28Y13         LUT3 (Prop_lut3_I0_O)        0.124    11.016 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           2.165    13.181    My_arbitre/Btn[0]
    SLICE_X46Y38         LUT6 (Prop_lut6_I1_O)        0.124    13.305 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.391    13.696    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X46Y38         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.445    18.450    My_arbitre/clk_out2
    SLICE_X46Y38         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.398    18.848    
                         clock uncertainty           -0.202    18.647    
    SLICE_X46Y38         FDRE (Setup_fdre_C_CE)      -0.169    18.478    My_arbitre/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         18.478    
                         arrival time                         -13.696    
  -------------------------------------------------------------------
                         slack                                  4.782    

Slack (MET) :             4.782ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        4.647ns  (logic 0.704ns (15.151%)  route 3.943ns (84.849%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 18.450 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.951ns = ( 9.049 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.561     9.049    Inst_debounce4/clk_out1
    SLICE_X28Y13         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDCE (Prop_fdce_C_Q)         0.456     9.505 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.387    10.892    Inst_debounce4/delay1[4]
    SLICE_X28Y13         LUT3 (Prop_lut3_I0_O)        0.124    11.016 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           2.165    13.181    My_arbitre/Btn[0]
    SLICE_X46Y38         LUT6 (Prop_lut6_I1_O)        0.124    13.305 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.391    13.696    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X46Y38         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.445    18.450    My_arbitre/clk_out2
    SLICE_X46Y38         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.398    18.848    
                         clock uncertainty           -0.202    18.647    
    SLICE_X46Y38         FDRE (Setup_fdre_C_CE)      -0.169    18.478    My_arbitre/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         18.478    
                         arrival time                         -13.696    
  -------------------------------------------------------------------
                         slack                                  4.782    

Slack (MET) :             5.040ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/it_homade_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        4.586ns  (logic 0.704ns (15.350%)  route 3.882ns (84.650%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 18.450 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.951ns = ( 9.049 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.561     9.049    Inst_debounce4/clk_out1
    SLICE_X28Y13         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDCE (Prop_fdce_C_Q)         0.456     9.505 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.387    10.892    Inst_debounce4/delay1[4]
    SLICE_X28Y13         LUT3 (Prop_lut3_I0_O)        0.124    11.016 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           2.496    13.512    My_arbitre/Btn[0]
    SLICE_X45Y38         LUT6 (Prop_lut6_I1_O)        0.124    13.636 r  My_arbitre/it_homade[0]_i_1/O
                         net (fo=1, routed)           0.000    13.636    My_arbitre/it_homade_i[0]
    SLICE_X45Y38         FDRE                                         r  My_arbitre/it_homade_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.445    18.450    My_arbitre/clk_out2
    SLICE_X45Y38         FDRE                                         r  My_arbitre/it_homade_reg[0]/C
                         clock pessimism              0.398    18.848    
                         clock uncertainty           -0.202    18.647    
    SLICE_X45Y38         FDRE (Setup_fdre_C_D)        0.029    18.676    My_arbitre/it_homade_reg[0]
  -------------------------------------------------------------------
                         required time                         18.676    
                         arrival time                         -13.636    
  -------------------------------------------------------------------
                         slack                                  5.040    

Slack (MET) :             5.438ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        4.238ns  (logic 0.704ns (16.610%)  route 3.534ns (83.390%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 18.450 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.951ns = ( 9.049 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.561     9.049    Inst_debounce4/clk_out1
    SLICE_X28Y13         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDCE (Prop_fdce_C_Q)         0.456     9.505 f  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.387    10.892    Inst_debounce4/delay1[4]
    SLICE_X28Y13         LUT3 (Prop_lut3_I0_O)        0.124    11.016 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           2.148    13.164    My_arbitre/Btn[0]
    SLICE_X46Y38         LUT5 (Prop_lut5_I2_O)        0.124    13.288 r  My_arbitre/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000    13.288    My_arbitre/FSM_sequential_state[1]_i_1_n_0
    SLICE_X46Y38         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.445    18.450    My_arbitre/clk_out2
    SLICE_X46Y38         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.398    18.848    
                         clock uncertainty           -0.202    18.647    
    SLICE_X46Y38         FDRE (Setup_fdre_C_D)        0.079    18.726    My_arbitre/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         18.726    
                         arrival time                         -13.288    
  -------------------------------------------------------------------
                         slack                                  5.438    

Slack (MET) :             5.720ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        3.954ns  (logic 0.704ns (17.803%)  route 3.250ns (82.197%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 18.450 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.951ns = ( 9.049 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.561     9.049    Inst_debounce4/clk_out1
    SLICE_X28Y13         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDCE (Prop_fdce_C_Q)         0.456     9.505 f  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.387    10.892    Inst_debounce4/delay1[4]
    SLICE_X28Y13         LUT3 (Prop_lut3_I0_O)        0.124    11.016 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.864    12.880    My_arbitre/Btn[0]
    SLICE_X46Y38         LUT5 (Prop_lut5_I3_O)        0.124    13.004 r  My_arbitre/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000    13.004    My_arbitre/FSM_sequential_state[2]_i_1_n_0
    SLICE_X46Y38         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.445    18.450    My_arbitre/clk_out2
    SLICE_X46Y38         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.398    18.848    
                         clock uncertainty           -0.202    18.647    
    SLICE_X46Y38         FDRE (Setup_fdre_C_D)        0.077    18.724    My_arbitre/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         18.724    
                         arrival time                         -13.004    
  -------------------------------------------------------------------
                         slack                                  5.720    

Slack (MET) :             5.887ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        3.786ns  (logic 0.704ns (18.593%)  route 3.082ns (81.407%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 18.449 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.951ns = ( 9.049 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.561     9.049    Inst_debounce4/clk_out1
    SLICE_X28Y13         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDCE (Prop_fdce_C_Q)         0.456     9.505 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.387    10.892    Inst_debounce4/delay1[4]
    SLICE_X28Y13         LUT3 (Prop_lut3_I0_O)        0.124    11.016 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.696    12.712    My_arbitre/Btn[0]
    SLICE_X46Y37         LUT5 (Prop_lut5_I1_O)        0.124    12.836 r  My_arbitre/FSM_sequential_state[3]_i_2/O
                         net (fo=1, routed)           0.000    12.836    My_arbitre/FSM_sequential_state[3]_i_2_n_0
    SLICE_X46Y37         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.444    18.449    My_arbitre/clk_out2
    SLICE_X46Y37         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.398    18.847    
                         clock uncertainty           -0.202    18.646    
    SLICE_X46Y37         FDRE (Setup_fdre_C_D)        0.077    18.723    My_arbitre/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         18.723    
                         arrival time                         -12.836    
  -------------------------------------------------------------------
                         slack                                  5.887    

Slack (MET) :             6.556ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        2.991ns  (logic 0.580ns (19.389%)  route 2.411ns (80.611%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 18.445 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.951ns = ( 9.049 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.561     9.049    Inst_debounce4/clk_out1
    SLICE_X28Y13         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDCE (Prop_fdce_C_Q)         0.456     9.505 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.387    10.892    Inst_debounce4/delay1[4]
    SLICE_X28Y13         LUT3 (Prop_lut3_I0_O)        0.124    11.016 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.025    12.041    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Btn[0]
    SLICE_X30Y14         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.440    18.445    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/clk_out2
    SLICE_X30Y14         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/C
                         clock pessimism              0.398    18.843    
                         clock uncertainty           -0.202    18.642    
    SLICE_X30Y14         FDRE (Setup_fdre_C_D)       -0.045    18.597    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg
  -------------------------------------------------------------------
                         required time                         18.597    
                         arrival time                         -12.041    
  -------------------------------------------------------------------
                         slack                                  6.556    

Slack (MET) :             7.068ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        2.556ns  (logic 0.580ns (22.692%)  route 1.976ns (77.308%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.953ns = ( 9.047 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.559     9.047    Inst_debounce4/clk_out1
    SLICE_X28Y15         FDCE                                         r  Inst_debounce4/delay1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y15         FDCE (Prop_fdce_C_Q)         0.456     9.503 r  Inst_debounce4/delay1_reg[2]/Q
                         net (fo=2, routed)           1.976    11.479    Inst_debounce4/delay1[2]
    SLICE_X29Y15         LUT3 (Prop_lut3_I0_O)        0.124    11.603 r  Inst_debounce4/Q1_i_1__1/O
                         net (fo=1, routed)           0.000    11.603    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Btn[0]
    SLICE_X29Y15         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.441    18.446    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/clk_out2
    SLICE_X29Y15         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/C
                         clock pessimism              0.398    18.844    
                         clock uncertainty           -0.202    18.643    
    SLICE_X29Y15         FDRE (Setup_fdre_C_D)        0.029    18.672    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg
  -------------------------------------------------------------------
                         required time                         18.672    
                         arrival time                         -11.603    
  -------------------------------------------------------------------
                         slack                                  7.068    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.186ns (24.529%)  route 0.572ns (75.471%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X28Y15         FDCE                                         r  Inst_debounce4/delay1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y15         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  Inst_debounce4/delay1_reg[0]/Q
                         net (fo=2, routed)           0.572     0.091    Inst_debounce4/delay1[0]
    SLICE_X28Y16         LUT3 (Prop_lut3_I0_O)        0.045     0.136 r  Inst_debounce4/Q1_i_1/O
                         net (fo=1, routed)           0.000     0.136    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Btn[0]
    SLICE_X28Y16         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.826    -0.864    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/clk_out2
    SLICE_X28Y16         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/C
                         clock pessimism              0.555    -0.309    
                         clock uncertainty            0.202    -0.107    
    SLICE_X28Y16         FDRE (Hold_fdre_C_D)         0.091    -0.016    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg
  -------------------------------------------------------------------
                         required time                          0.016    
                         arrival time                           0.136    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.186ns (24.347%)  route 0.578ns (75.653%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X28Y15         FDCE                                         r  Inst_debounce4/delay1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y15         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  Inst_debounce4/delay1_reg[3]/Q
                         net (fo=2, routed)           0.578     0.097    Inst_debounce4/delay1[3]
    SLICE_X31Y15         LUT3 (Prop_lut3_I0_O)        0.045     0.142 r  Inst_debounce4/Q1_i_1__2/O
                         net (fo=1, routed)           0.000     0.142    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Btn[0]
    SLICE_X31Y15         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.826    -0.864    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/clk_out2
    SLICE_X31Y15         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/C
                         clock pessimism              0.555    -0.309    
                         clock uncertainty            0.202    -0.107    
    SLICE_X31Y15         FDRE (Hold_fdre_C_D)         0.092    -0.015    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg
  -------------------------------------------------------------------
                         required time                          0.015    
                         arrival time                           0.142    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.227ns (28.705%)  route 0.564ns (71.295%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X28Y15         FDCE                                         r  Inst_debounce4/delay2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y15         FDCE (Prop_fdce_C_Q)         0.128    -0.494 r  Inst_debounce4/delay2_reg[2]/Q
                         net (fo=2, routed)           0.564     0.069    Inst_debounce4/delay2[2]
    SLICE_X29Y15         LUT3 (Prop_lut3_I1_O)        0.099     0.168 r  Inst_debounce4/Q1_i_1__1/O
                         net (fo=1, routed)           0.000     0.168    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Btn[0]
    SLICE_X29Y15         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.827    -0.863    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/clk_out2
    SLICE_X29Y15         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.202    -0.106    
    SLICE_X29Y15         FDRE (Hold_fdre_C_D)         0.091    -0.015    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg
  -------------------------------------------------------------------
                         required time                          0.015    
                         arrival time                           0.168    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.186ns (23.001%)  route 0.623ns (76.999%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X28Y14         FDCE                                         r  Inst_debounce4/delay1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y14         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  Inst_debounce4/delay1_reg[1]/Q
                         net (fo=2, routed)           0.623     0.141    Inst_debounce4/delay1[1]
    SLICE_X31Y15         LUT3 (Prop_lut3_I0_O)        0.045     0.186 r  Inst_debounce4/Q1_i_1__0/O
                         net (fo=1, routed)           0.000     0.186    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Btn[0]
    SLICE_X31Y15         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.826    -0.864    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/clk_out2
    SLICE_X31Y15         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/C
                         clock pessimism              0.555    -0.309    
                         clock uncertainty            0.202    -0.107    
    SLICE_X31Y15         FDRE (Hold_fdre_C_D)         0.091    -0.016    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg
  -------------------------------------------------------------------
                         required time                          0.016    
                         arrival time                           0.186    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.186ns (23.233%)  route 0.615ns (76.767%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X28Y13         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.233    -0.248    Inst_debounce4/delay2[4]
    SLICE_X28Y13         LUT3 (Prop_lut3_I1_O)        0.045    -0.203 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.382     0.178    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Btn[0]
    SLICE_X30Y14         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.827    -0.863    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/clk_out2
    SLICE_X30Y14         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.202    -0.106    
    SLICE_X30Y14         FDRE (Hold_fdre_C_D)         0.052    -0.054    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg
  -------------------------------------------------------------------
                         required time                          0.054    
                         arrival time                           0.178    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        1.178ns  (logic 0.231ns (19.616%)  route 0.947ns (80.384%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X28Y13         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.233    -0.248    Inst_debounce4/delay2[4]
    SLICE_X28Y13         LUT3 (Prop_lut3_I1_O)        0.045    -0.203 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.714     0.510    My_arbitre/Btn[0]
    SLICE_X46Y37         LUT5 (Prop_lut5_I1_O)        0.045     0.555 r  My_arbitre/FSM_sequential_state[3]_i_2/O
                         net (fo=1, routed)           0.000     0.555    My_arbitre/FSM_sequential_state[3]_i_2_n_0
    SLICE_X46Y37         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.830    -0.860    My_arbitre/clk_out2
    SLICE_X46Y37         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.555    -0.305    
                         clock uncertainty            0.202    -0.103    
    SLICE_X46Y37         FDRE (Hold_fdre_C_D)         0.120     0.017    My_arbitre/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.017    
                         arrival time                           0.555    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.619ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        1.261ns  (logic 0.231ns (18.325%)  route 1.030ns (81.675%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X28Y13         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDCE (Prop_fdce_C_Q)         0.141    -0.481 f  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.233    -0.248    Inst_debounce4/delay2[4]
    SLICE_X28Y13         LUT3 (Prop_lut3_I1_O)        0.045    -0.203 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.797     0.593    My_arbitre/Btn[0]
    SLICE_X46Y38         LUT5 (Prop_lut5_I3_O)        0.045     0.638 r  My_arbitre/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.638    My_arbitre/FSM_sequential_state[2]_i_1_n_0
    SLICE_X46Y38         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.832    -0.858    My_arbitre/clk_out2
    SLICE_X46Y38         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.555    -0.303    
                         clock uncertainty            0.202    -0.101    
    SLICE_X46Y38         FDRE (Hold_fdre_C_D)         0.120     0.019    My_arbitre/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.019    
                         arrival time                           0.638    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.700ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        1.343ns  (logic 0.231ns (17.206%)  route 1.112ns (82.794%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X28Y13         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDCE (Prop_fdce_C_Q)         0.141    -0.481 f  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.233    -0.248    Inst_debounce4/delay2[4]
    SLICE_X28Y13         LUT3 (Prop_lut3_I1_O)        0.045    -0.203 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.879     0.675    My_arbitre/Btn[0]
    SLICE_X46Y38         LUT5 (Prop_lut5_I2_O)        0.045     0.720 r  My_arbitre/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.720    My_arbitre/FSM_sequential_state[1]_i_1_n_0
    SLICE_X46Y38         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.832    -0.858    My_arbitre/clk_out2
    SLICE_X46Y38         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.555    -0.303    
                         clock uncertainty            0.202    -0.101    
    SLICE_X46Y38         FDRE (Hold_fdre_C_D)         0.121     0.020    My_arbitre/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.020    
                         arrival time                           0.720    
  -------------------------------------------------------------------
                         slack                                  0.700    

Slack (MET) :             0.857ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/it_homade_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        1.470ns  (logic 0.231ns (15.718%)  route 1.239ns (84.282%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X28Y13         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.233    -0.248    Inst_debounce4/delay2[4]
    SLICE_X28Y13         LUT3 (Prop_lut3_I1_O)        0.045    -0.203 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.006     0.802    My_arbitre/Btn[0]
    SLICE_X45Y38         LUT6 (Prop_lut6_I1_O)        0.045     0.847 r  My_arbitre/it_homade[0]_i_1/O
                         net (fo=1, routed)           0.000     0.847    My_arbitre/it_homade_i[0]
    SLICE_X45Y38         FDRE                                         r  My_arbitre/it_homade_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.832    -0.858    My_arbitre/clk_out2
    SLICE_X45Y38         FDRE                                         r  My_arbitre/it_homade_reg[0]/C
                         clock pessimism              0.555    -0.303    
                         clock uncertainty            0.202    -0.101    
    SLICE_X45Y38         FDRE (Hold_fdre_C_D)         0.091    -0.010    My_arbitre/it_homade_reg[0]
  -------------------------------------------------------------------
                         required time                          0.010    
                         arrival time                           0.847    
  -------------------------------------------------------------------
                         slack                                  0.857    

Slack (MET) :             0.949ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        1.455ns  (logic 0.231ns (15.879%)  route 1.224ns (84.121%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X28Y13         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.233    -0.248    Inst_debounce4/delay2[4]
    SLICE_X28Y13         LUT3 (Prop_lut3_I1_O)        0.045    -0.203 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.863     0.659    My_arbitre/Btn[0]
    SLICE_X46Y38         LUT6 (Prop_lut6_I1_O)        0.045     0.704 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.128     0.832    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X46Y38         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.832    -0.858    My_arbitre/clk_out2
    SLICE_X46Y38         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.555    -0.303    
                         clock uncertainty            0.202    -0.101    
    SLICE_X46Y38         FDRE (Hold_fdre_C_CE)       -0.016    -0.117    My_arbitre/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.117    
                         arrival time                           0.832    
  -------------------------------------------------------------------
                         slack                                  0.949    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_timer
  To Clock:  clk_out1_timer

Setup :            0  Failing Endpoints,  Worst Slack        5.059ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.005ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.059ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        3.958ns  (logic 0.478ns (12.078%)  route 3.480ns (87.922%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.560    -0.952    clk50
    SLICE_X54Y50         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDRE (Prop_fdre_C_Q)         0.478    -0.474 f  reset_Homade_reg/Q
                         net (fo=134, routed)         3.480     3.006    Inst_debounce4/reset
    SLICE_X28Y15         FDCE                                         f  Inst_debounce4/delay1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.441     8.446    Inst_debounce4/clk_out1
    SLICE_X28Y15         FDCE                                         r  Inst_debounce4/delay1_reg[0]/C
                         clock pessimism              0.398     8.844    
                         clock uncertainty           -0.204     8.641    
    SLICE_X28Y15         FDCE (Recov_fdce_C_CLR)     -0.576     8.065    Inst_debounce4/delay1_reg[0]
  -------------------------------------------------------------------
                         required time                          8.065    
                         arrival time                          -3.006    
  -------------------------------------------------------------------
                         slack                                  5.059    

Slack (MET) :             5.059ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        3.958ns  (logic 0.478ns (12.078%)  route 3.480ns (87.922%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.560    -0.952    clk50
    SLICE_X54Y50         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDRE (Prop_fdre_C_Q)         0.478    -0.474 f  reset_Homade_reg/Q
                         net (fo=134, routed)         3.480     3.006    Inst_debounce4/reset
    SLICE_X28Y15         FDCE                                         f  Inst_debounce4/delay1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.441     8.446    Inst_debounce4/clk_out1
    SLICE_X28Y15         FDCE                                         r  Inst_debounce4/delay1_reg[2]/C
                         clock pessimism              0.398     8.844    
                         clock uncertainty           -0.204     8.641    
    SLICE_X28Y15         FDCE (Recov_fdce_C_CLR)     -0.576     8.065    Inst_debounce4/delay1_reg[2]
  -------------------------------------------------------------------
                         required time                          8.065    
                         arrival time                          -3.006    
  -------------------------------------------------------------------
                         slack                                  5.059    

Slack (MET) :             5.059ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        3.958ns  (logic 0.478ns (12.078%)  route 3.480ns (87.922%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.560    -0.952    clk50
    SLICE_X54Y50         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDRE (Prop_fdre_C_Q)         0.478    -0.474 f  reset_Homade_reg/Q
                         net (fo=134, routed)         3.480     3.006    Inst_debounce4/reset
    SLICE_X28Y15         FDCE                                         f  Inst_debounce4/delay1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.441     8.446    Inst_debounce4/clk_out1
    SLICE_X28Y15         FDCE                                         r  Inst_debounce4/delay1_reg[3]/C
                         clock pessimism              0.398     8.844    
                         clock uncertainty           -0.204     8.641    
    SLICE_X28Y15         FDCE (Recov_fdce_C_CLR)     -0.576     8.065    Inst_debounce4/delay1_reg[3]
  -------------------------------------------------------------------
                         required time                          8.065    
                         arrival time                          -3.006    
  -------------------------------------------------------------------
                         slack                                  5.059    

Slack (MET) :             5.059ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        3.958ns  (logic 0.478ns (12.078%)  route 3.480ns (87.922%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.560    -0.952    clk50
    SLICE_X54Y50         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDRE (Prop_fdre_C_Q)         0.478    -0.474 f  reset_Homade_reg/Q
                         net (fo=134, routed)         3.480     3.006    Inst_debounce4/reset
    SLICE_X28Y15         FDCE                                         f  Inst_debounce4/delay2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.441     8.446    Inst_debounce4/clk_out1
    SLICE_X28Y15         FDCE                                         r  Inst_debounce4/delay2_reg[0]/C
                         clock pessimism              0.398     8.844    
                         clock uncertainty           -0.204     8.641    
    SLICE_X28Y15         FDCE (Recov_fdce_C_CLR)     -0.576     8.065    Inst_debounce4/delay2_reg[0]
  -------------------------------------------------------------------
                         required time                          8.065    
                         arrival time                          -3.006    
  -------------------------------------------------------------------
                         slack                                  5.059    

Slack (MET) :             5.059ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        3.958ns  (logic 0.478ns (12.078%)  route 3.480ns (87.922%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.560    -0.952    clk50
    SLICE_X54Y50         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDRE (Prop_fdre_C_Q)         0.478    -0.474 f  reset_Homade_reg/Q
                         net (fo=134, routed)         3.480     3.006    Inst_debounce4/reset
    SLICE_X28Y15         FDCE                                         f  Inst_debounce4/delay2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.441     8.446    Inst_debounce4/clk_out1
    SLICE_X28Y15         FDCE                                         r  Inst_debounce4/delay2_reg[2]/C
                         clock pessimism              0.398     8.844    
                         clock uncertainty           -0.204     8.641    
    SLICE_X28Y15         FDCE (Recov_fdce_C_CLR)     -0.576     8.065    Inst_debounce4/delay2_reg[2]
  -------------------------------------------------------------------
                         required time                          8.065    
                         arrival time                          -3.006    
  -------------------------------------------------------------------
                         slack                                  5.059    

Slack (MET) :             5.059ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        3.958ns  (logic 0.478ns (12.078%)  route 3.480ns (87.922%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.560    -0.952    clk50
    SLICE_X54Y50         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDRE (Prop_fdre_C_Q)         0.478    -0.474 f  reset_Homade_reg/Q
                         net (fo=134, routed)         3.480     3.006    Inst_debounce4/reset
    SLICE_X28Y15         FDCE                                         f  Inst_debounce4/delay3_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.441     8.446    Inst_debounce4/clk_out1
    SLICE_X28Y15         FDCE                                         r  Inst_debounce4/delay3_reg[0]/C
                         clock pessimism              0.398     8.844    
                         clock uncertainty           -0.204     8.641    
    SLICE_X28Y15         FDCE (Recov_fdce_C_CLR)     -0.576     8.065    Inst_debounce4/delay3_reg[0]
  -------------------------------------------------------------------
                         required time                          8.065    
                         arrival time                          -3.006    
  -------------------------------------------------------------------
                         slack                                  5.059    

Slack (MET) :             5.059ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        3.958ns  (logic 0.478ns (12.078%)  route 3.480ns (87.922%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.560    -0.952    clk50
    SLICE_X54Y50         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDRE (Prop_fdre_C_Q)         0.478    -0.474 f  reset_Homade_reg/Q
                         net (fo=134, routed)         3.480     3.006    Inst_debounce4/reset
    SLICE_X28Y15         FDCE                                         f  Inst_debounce4/delay3_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.441     8.446    Inst_debounce4/clk_out1
    SLICE_X28Y15         FDCE                                         r  Inst_debounce4/delay3_reg[2]/C
                         clock pessimism              0.398     8.844    
                         clock uncertainty           -0.204     8.641    
    SLICE_X28Y15         FDCE (Recov_fdce_C_CLR)     -0.576     8.065    Inst_debounce4/delay3_reg[2]
  -------------------------------------------------------------------
                         required time                          8.065    
                         arrival time                          -3.006    
  -------------------------------------------------------------------
                         slack                                  5.059    

Slack (MET) :             5.174ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        3.843ns  (logic 0.478ns (12.438%)  route 3.365ns (87.562%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.560    -0.952    clk50
    SLICE_X54Y50         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDRE (Prop_fdre_C_Q)         0.478    -0.474 f  reset_Homade_reg/Q
                         net (fo=134, routed)         3.365     2.891    Inst_debounce4/reset
    SLICE_X28Y13         FDCE                                         f  Inst_debounce4/delay1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.442     8.447    Inst_debounce4/clk_out1
    SLICE_X28Y13         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
                         clock pessimism              0.398     8.845    
                         clock uncertainty           -0.204     8.642    
    SLICE_X28Y13         FDCE (Recov_fdce_C_CLR)     -0.576     8.066    Inst_debounce4/delay1_reg[4]
  -------------------------------------------------------------------
                         required time                          8.066    
                         arrival time                          -2.891    
  -------------------------------------------------------------------
                         slack                                  5.174    

Slack (MET) :             5.174ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        3.843ns  (logic 0.478ns (12.438%)  route 3.365ns (87.562%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.560    -0.952    clk50
    SLICE_X54Y50         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDRE (Prop_fdre_C_Q)         0.478    -0.474 f  reset_Homade_reg/Q
                         net (fo=134, routed)         3.365     2.891    Inst_debounce4/reset
    SLICE_X28Y13         FDCE                                         f  Inst_debounce4/delay2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.442     8.447    Inst_debounce4/clk_out1
    SLICE_X28Y13         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
                         clock pessimism              0.398     8.845    
                         clock uncertainty           -0.204     8.642    
    SLICE_X28Y13         FDCE (Recov_fdce_C_CLR)     -0.576     8.066    Inst_debounce4/delay2_reg[4]
  -------------------------------------------------------------------
                         required time                          8.066    
                         arrival time                          -2.891    
  -------------------------------------------------------------------
                         slack                                  5.174    

Slack (MET) :             5.174ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        3.843ns  (logic 0.478ns (12.438%)  route 3.365ns (87.562%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.560    -0.952    clk50
    SLICE_X54Y50         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDRE (Prop_fdre_C_Q)         0.478    -0.474 f  reset_Homade_reg/Q
                         net (fo=134, routed)         3.365     2.891    Inst_debounce4/reset
    SLICE_X28Y13         FDCE                                         f  Inst_debounce4/delay3_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.442     8.447    Inst_debounce4/clk_out1
    SLICE_X28Y13         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
                         clock pessimism              0.398     8.845    
                         clock uncertainty           -0.204     8.642    
    SLICE_X28Y13         FDCE (Recov_fdce_C_CLR)     -0.576     8.066    Inst_debounce4/delay3_reg[4]
  -------------------------------------------------------------------
                         required time                          8.066    
                         arrival time                          -2.891    
  -------------------------------------------------------------------
                         slack                                  5.174    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.005ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        1.371ns  (logic 0.148ns (10.793%)  route 1.223ns (89.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.565    -0.616    clk50
    SLICE_X54Y50         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDRE (Prop_fdre_C_Q)         0.148    -0.468 f  reset_Homade_reg/Q
                         net (fo=134, routed)         1.223     0.755    Inst_debounce4/reset
    SLICE_X32Y15         FDCE                                         f  Inst_debounce4/delay2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.826    -0.864    Inst_debounce4/clk_out1
    SLICE_X32Y15         FDCE                                         r  Inst_debounce4/delay2_reg[1]/C
                         clock pessimism              0.555    -0.309    
                         clock uncertainty            0.204    -0.105    
    SLICE_X32Y15         FDCE (Remov_fdce_C_CLR)     -0.145    -0.250    Inst_debounce4/delay2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                           0.755    
  -------------------------------------------------------------------
                         slack                                  1.005    

Slack (MET) :             1.005ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        1.371ns  (logic 0.148ns (10.793%)  route 1.223ns (89.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.565    -0.616    clk50
    SLICE_X54Y50         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDRE (Prop_fdre_C_Q)         0.148    -0.468 f  reset_Homade_reg/Q
                         net (fo=134, routed)         1.223     0.755    Inst_debounce4/reset
    SLICE_X32Y15         FDCE                                         f  Inst_debounce4/delay2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.826    -0.864    Inst_debounce4/clk_out1
    SLICE_X32Y15         FDCE                                         r  Inst_debounce4/delay2_reg[3]/C
                         clock pessimism              0.555    -0.309    
                         clock uncertainty            0.204    -0.105    
    SLICE_X32Y15         FDCE (Remov_fdce_C_CLR)     -0.145    -0.250    Inst_debounce4/delay2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                           0.755    
  -------------------------------------------------------------------
                         slack                                  1.005    

Slack (MET) :             1.005ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        1.371ns  (logic 0.148ns (10.793%)  route 1.223ns (89.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.565    -0.616    clk50
    SLICE_X54Y50         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDRE (Prop_fdre_C_Q)         0.148    -0.468 f  reset_Homade_reg/Q
                         net (fo=134, routed)         1.223     0.755    Inst_debounce4/reset
    SLICE_X32Y15         FDCE                                         f  Inst_debounce4/delay3_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.826    -0.864    Inst_debounce4/clk_out1
    SLICE_X32Y15         FDCE                                         r  Inst_debounce4/delay3_reg[1]/C
                         clock pessimism              0.555    -0.309    
                         clock uncertainty            0.204    -0.105    
    SLICE_X32Y15         FDCE (Remov_fdce_C_CLR)     -0.145    -0.250    Inst_debounce4/delay3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                           0.755    
  -------------------------------------------------------------------
                         slack                                  1.005    

Slack (MET) :             1.005ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        1.371ns  (logic 0.148ns (10.793%)  route 1.223ns (89.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.565    -0.616    clk50
    SLICE_X54Y50         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDRE (Prop_fdre_C_Q)         0.148    -0.468 f  reset_Homade_reg/Q
                         net (fo=134, routed)         1.223     0.755    Inst_debounce4/reset
    SLICE_X32Y15         FDCE                                         f  Inst_debounce4/delay3_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.826    -0.864    Inst_debounce4/clk_out1
    SLICE_X32Y15         FDCE                                         r  Inst_debounce4/delay3_reg[3]/C
                         clock pessimism              0.555    -0.309    
                         clock uncertainty            0.204    -0.105    
    SLICE_X32Y15         FDCE (Remov_fdce_C_CLR)     -0.145    -0.250    Inst_debounce4/delay3_reg[3]
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                           0.755    
  -------------------------------------------------------------------
                         slack                                  1.005    

Slack (MET) :             1.270ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        1.638ns  (logic 0.148ns (9.035%)  route 1.490ns (90.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.565    -0.616    clk50
    SLICE_X54Y50         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDRE (Prop_fdre_C_Q)         0.148    -0.468 f  reset_Homade_reg/Q
                         net (fo=134, routed)         1.490     1.022    Inst_debounce4/reset
    SLICE_X28Y14         FDCE                                         f  Inst_debounce4/delay1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.828    -0.862    Inst_debounce4/clk_out1
    SLICE_X28Y14         FDCE                                         r  Inst_debounce4/delay1_reg[1]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.204    -0.103    
    SLICE_X28Y14         FDCE (Remov_fdce_C_CLR)     -0.145    -0.248    Inst_debounce4/delay1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.248    
                         arrival time                           1.022    
  -------------------------------------------------------------------
                         slack                                  1.270    

Slack (MET) :             1.326ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        1.694ns  (logic 0.148ns (8.736%)  route 1.546ns (91.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.565    -0.616    clk50
    SLICE_X54Y50         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDRE (Prop_fdre_C_Q)         0.148    -0.468 f  reset_Homade_reg/Q
                         net (fo=134, routed)         1.546     1.078    Inst_debounce4/reset
    SLICE_X28Y13         FDCE                                         f  Inst_debounce4/delay1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.828    -0.862    Inst_debounce4/clk_out1
    SLICE_X28Y13         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.204    -0.103    
    SLICE_X28Y13         FDCE (Remov_fdce_C_CLR)     -0.145    -0.248    Inst_debounce4/delay1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.248    
                         arrival time                           1.078    
  -------------------------------------------------------------------
                         slack                                  1.326    

Slack (MET) :             1.326ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        1.694ns  (logic 0.148ns (8.736%)  route 1.546ns (91.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.565    -0.616    clk50
    SLICE_X54Y50         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDRE (Prop_fdre_C_Q)         0.148    -0.468 f  reset_Homade_reg/Q
                         net (fo=134, routed)         1.546     1.078    Inst_debounce4/reset
    SLICE_X28Y13         FDCE                                         f  Inst_debounce4/delay2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.828    -0.862    Inst_debounce4/clk_out1
    SLICE_X28Y13         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.204    -0.103    
    SLICE_X28Y13         FDCE (Remov_fdce_C_CLR)     -0.145    -0.248    Inst_debounce4/delay2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.248    
                         arrival time                           1.078    
  -------------------------------------------------------------------
                         slack                                  1.326    

Slack (MET) :             1.326ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        1.694ns  (logic 0.148ns (8.736%)  route 1.546ns (91.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.565    -0.616    clk50
    SLICE_X54Y50         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDRE (Prop_fdre_C_Q)         0.148    -0.468 f  reset_Homade_reg/Q
                         net (fo=134, routed)         1.546     1.078    Inst_debounce4/reset
    SLICE_X28Y13         FDCE                                         f  Inst_debounce4/delay3_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.828    -0.862    Inst_debounce4/clk_out1
    SLICE_X28Y13         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.204    -0.103    
    SLICE_X28Y13         FDCE (Remov_fdce_C_CLR)     -0.145    -0.248    Inst_debounce4/delay3_reg[4]
  -------------------------------------------------------------------
                         required time                          0.248    
                         arrival time                           1.078    
  -------------------------------------------------------------------
                         slack                                  1.326    

Slack (MET) :             1.385ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        1.753ns  (logic 0.148ns (8.445%)  route 1.605ns (91.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.565    -0.616    clk50
    SLICE_X54Y50         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDRE (Prop_fdre_C_Q)         0.148    -0.468 f  reset_Homade_reg/Q
                         net (fo=134, routed)         1.605     1.136    Inst_debounce4/reset
    SLICE_X28Y15         FDCE                                         f  Inst_debounce4/delay1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.827    -0.863    Inst_debounce4/clk_out1
    SLICE_X28Y15         FDCE                                         r  Inst_debounce4/delay1_reg[0]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.204    -0.104    
    SLICE_X28Y15         FDCE (Remov_fdce_C_CLR)     -0.145    -0.249    Inst_debounce4/delay1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                           1.136    
  -------------------------------------------------------------------
                         slack                                  1.385    

Slack (MET) :             1.385ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        1.753ns  (logic 0.148ns (8.445%)  route 1.605ns (91.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.565    -0.616    clk50
    SLICE_X54Y50         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDRE (Prop_fdre_C_Q)         0.148    -0.468 f  reset_Homade_reg/Q
                         net (fo=134, routed)         1.605     1.136    Inst_debounce4/reset
    SLICE_X28Y15         FDCE                                         f  Inst_debounce4/delay1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.827    -0.863    Inst_debounce4/clk_out1
    SLICE_X28Y15         FDCE                                         r  Inst_debounce4/delay1_reg[2]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.204    -0.104    
    SLICE_X28Y15         FDCE (Remov_fdce_C_CLR)     -0.145    -0.249    Inst_debounce4/delay1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                           1.136    
  -------------------------------------------------------------------
                         slack                                  1.385    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_timer_1
  To Clock:  clk_out1_timer

Setup :            0  Failing Endpoints,  Worst Slack        5.061ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.007ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.061ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        3.958ns  (logic 0.478ns (12.078%)  route 3.480ns (87.922%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.560    -0.952    clk50
    SLICE_X54Y50         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDRE (Prop_fdre_C_Q)         0.478    -0.474 f  reset_Homade_reg/Q
                         net (fo=134, routed)         3.480     3.006    Inst_debounce4/reset
    SLICE_X28Y15         FDCE                                         f  Inst_debounce4/delay1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.441     8.446    Inst_debounce4/clk_out1
    SLICE_X28Y15         FDCE                                         r  Inst_debounce4/delay1_reg[0]/C
                         clock pessimism              0.398     8.844    
                         clock uncertainty           -0.202     8.643    
    SLICE_X28Y15         FDCE (Recov_fdce_C_CLR)     -0.576     8.067    Inst_debounce4/delay1_reg[0]
  -------------------------------------------------------------------
                         required time                          8.067    
                         arrival time                          -3.006    
  -------------------------------------------------------------------
                         slack                                  5.061    

Slack (MET) :             5.061ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        3.958ns  (logic 0.478ns (12.078%)  route 3.480ns (87.922%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.560    -0.952    clk50
    SLICE_X54Y50         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDRE (Prop_fdre_C_Q)         0.478    -0.474 f  reset_Homade_reg/Q
                         net (fo=134, routed)         3.480     3.006    Inst_debounce4/reset
    SLICE_X28Y15         FDCE                                         f  Inst_debounce4/delay1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.441     8.446    Inst_debounce4/clk_out1
    SLICE_X28Y15         FDCE                                         r  Inst_debounce4/delay1_reg[2]/C
                         clock pessimism              0.398     8.844    
                         clock uncertainty           -0.202     8.643    
    SLICE_X28Y15         FDCE (Recov_fdce_C_CLR)     -0.576     8.067    Inst_debounce4/delay1_reg[2]
  -------------------------------------------------------------------
                         required time                          8.067    
                         arrival time                          -3.006    
  -------------------------------------------------------------------
                         slack                                  5.061    

Slack (MET) :             5.061ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        3.958ns  (logic 0.478ns (12.078%)  route 3.480ns (87.922%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.560    -0.952    clk50
    SLICE_X54Y50         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDRE (Prop_fdre_C_Q)         0.478    -0.474 f  reset_Homade_reg/Q
                         net (fo=134, routed)         3.480     3.006    Inst_debounce4/reset
    SLICE_X28Y15         FDCE                                         f  Inst_debounce4/delay1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.441     8.446    Inst_debounce4/clk_out1
    SLICE_X28Y15         FDCE                                         r  Inst_debounce4/delay1_reg[3]/C
                         clock pessimism              0.398     8.844    
                         clock uncertainty           -0.202     8.643    
    SLICE_X28Y15         FDCE (Recov_fdce_C_CLR)     -0.576     8.067    Inst_debounce4/delay1_reg[3]
  -------------------------------------------------------------------
                         required time                          8.067    
                         arrival time                          -3.006    
  -------------------------------------------------------------------
                         slack                                  5.061    

Slack (MET) :             5.061ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        3.958ns  (logic 0.478ns (12.078%)  route 3.480ns (87.922%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.560    -0.952    clk50
    SLICE_X54Y50         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDRE (Prop_fdre_C_Q)         0.478    -0.474 f  reset_Homade_reg/Q
                         net (fo=134, routed)         3.480     3.006    Inst_debounce4/reset
    SLICE_X28Y15         FDCE                                         f  Inst_debounce4/delay2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.441     8.446    Inst_debounce4/clk_out1
    SLICE_X28Y15         FDCE                                         r  Inst_debounce4/delay2_reg[0]/C
                         clock pessimism              0.398     8.844    
                         clock uncertainty           -0.202     8.643    
    SLICE_X28Y15         FDCE (Recov_fdce_C_CLR)     -0.576     8.067    Inst_debounce4/delay2_reg[0]
  -------------------------------------------------------------------
                         required time                          8.067    
                         arrival time                          -3.006    
  -------------------------------------------------------------------
                         slack                                  5.061    

Slack (MET) :             5.061ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        3.958ns  (logic 0.478ns (12.078%)  route 3.480ns (87.922%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.560    -0.952    clk50
    SLICE_X54Y50         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDRE (Prop_fdre_C_Q)         0.478    -0.474 f  reset_Homade_reg/Q
                         net (fo=134, routed)         3.480     3.006    Inst_debounce4/reset
    SLICE_X28Y15         FDCE                                         f  Inst_debounce4/delay2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.441     8.446    Inst_debounce4/clk_out1
    SLICE_X28Y15         FDCE                                         r  Inst_debounce4/delay2_reg[2]/C
                         clock pessimism              0.398     8.844    
                         clock uncertainty           -0.202     8.643    
    SLICE_X28Y15         FDCE (Recov_fdce_C_CLR)     -0.576     8.067    Inst_debounce4/delay2_reg[2]
  -------------------------------------------------------------------
                         required time                          8.067    
                         arrival time                          -3.006    
  -------------------------------------------------------------------
                         slack                                  5.061    

Slack (MET) :             5.061ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        3.958ns  (logic 0.478ns (12.078%)  route 3.480ns (87.922%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.560    -0.952    clk50
    SLICE_X54Y50         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDRE (Prop_fdre_C_Q)         0.478    -0.474 f  reset_Homade_reg/Q
                         net (fo=134, routed)         3.480     3.006    Inst_debounce4/reset
    SLICE_X28Y15         FDCE                                         f  Inst_debounce4/delay3_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.441     8.446    Inst_debounce4/clk_out1
    SLICE_X28Y15         FDCE                                         r  Inst_debounce4/delay3_reg[0]/C
                         clock pessimism              0.398     8.844    
                         clock uncertainty           -0.202     8.643    
    SLICE_X28Y15         FDCE (Recov_fdce_C_CLR)     -0.576     8.067    Inst_debounce4/delay3_reg[0]
  -------------------------------------------------------------------
                         required time                          8.067    
                         arrival time                          -3.006    
  -------------------------------------------------------------------
                         slack                                  5.061    

Slack (MET) :             5.061ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        3.958ns  (logic 0.478ns (12.078%)  route 3.480ns (87.922%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.560    -0.952    clk50
    SLICE_X54Y50         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDRE (Prop_fdre_C_Q)         0.478    -0.474 f  reset_Homade_reg/Q
                         net (fo=134, routed)         3.480     3.006    Inst_debounce4/reset
    SLICE_X28Y15         FDCE                                         f  Inst_debounce4/delay3_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.441     8.446    Inst_debounce4/clk_out1
    SLICE_X28Y15         FDCE                                         r  Inst_debounce4/delay3_reg[2]/C
                         clock pessimism              0.398     8.844    
                         clock uncertainty           -0.202     8.643    
    SLICE_X28Y15         FDCE (Recov_fdce_C_CLR)     -0.576     8.067    Inst_debounce4/delay3_reg[2]
  -------------------------------------------------------------------
                         required time                          8.067    
                         arrival time                          -3.006    
  -------------------------------------------------------------------
                         slack                                  5.061    

Slack (MET) :             5.176ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        3.843ns  (logic 0.478ns (12.438%)  route 3.365ns (87.562%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.560    -0.952    clk50
    SLICE_X54Y50         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDRE (Prop_fdre_C_Q)         0.478    -0.474 f  reset_Homade_reg/Q
                         net (fo=134, routed)         3.365     2.891    Inst_debounce4/reset
    SLICE_X28Y13         FDCE                                         f  Inst_debounce4/delay1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.442     8.447    Inst_debounce4/clk_out1
    SLICE_X28Y13         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
                         clock pessimism              0.398     8.845    
                         clock uncertainty           -0.202     8.644    
    SLICE_X28Y13         FDCE (Recov_fdce_C_CLR)     -0.576     8.068    Inst_debounce4/delay1_reg[4]
  -------------------------------------------------------------------
                         required time                          8.068    
                         arrival time                          -2.891    
  -------------------------------------------------------------------
                         slack                                  5.176    

Slack (MET) :             5.176ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        3.843ns  (logic 0.478ns (12.438%)  route 3.365ns (87.562%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.560    -0.952    clk50
    SLICE_X54Y50         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDRE (Prop_fdre_C_Q)         0.478    -0.474 f  reset_Homade_reg/Q
                         net (fo=134, routed)         3.365     2.891    Inst_debounce4/reset
    SLICE_X28Y13         FDCE                                         f  Inst_debounce4/delay2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.442     8.447    Inst_debounce4/clk_out1
    SLICE_X28Y13         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
                         clock pessimism              0.398     8.845    
                         clock uncertainty           -0.202     8.644    
    SLICE_X28Y13         FDCE (Recov_fdce_C_CLR)     -0.576     8.068    Inst_debounce4/delay2_reg[4]
  -------------------------------------------------------------------
                         required time                          8.068    
                         arrival time                          -2.891    
  -------------------------------------------------------------------
                         slack                                  5.176    

Slack (MET) :             5.176ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        3.843ns  (logic 0.478ns (12.438%)  route 3.365ns (87.562%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.560    -0.952    clk50
    SLICE_X54Y50         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDRE (Prop_fdre_C_Q)         0.478    -0.474 f  reset_Homade_reg/Q
                         net (fo=134, routed)         3.365     2.891    Inst_debounce4/reset
    SLICE_X28Y13         FDCE                                         f  Inst_debounce4/delay3_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.442     8.447    Inst_debounce4/clk_out1
    SLICE_X28Y13         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
                         clock pessimism              0.398     8.845    
                         clock uncertainty           -0.202     8.644    
    SLICE_X28Y13         FDCE (Recov_fdce_C_CLR)     -0.576     8.068    Inst_debounce4/delay3_reg[4]
  -------------------------------------------------------------------
                         required time                          8.068    
                         arrival time                          -2.891    
  -------------------------------------------------------------------
                         slack                                  5.176    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.007ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        1.371ns  (logic 0.148ns (10.793%)  route 1.223ns (89.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.565    -0.616    clk50
    SLICE_X54Y50         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDRE (Prop_fdre_C_Q)         0.148    -0.468 f  reset_Homade_reg/Q
                         net (fo=134, routed)         1.223     0.755    Inst_debounce4/reset
    SLICE_X32Y15         FDCE                                         f  Inst_debounce4/delay2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.826    -0.864    Inst_debounce4/clk_out1
    SLICE_X32Y15         FDCE                                         r  Inst_debounce4/delay2_reg[1]/C
                         clock pessimism              0.555    -0.309    
                         clock uncertainty            0.202    -0.107    
    SLICE_X32Y15         FDCE (Remov_fdce_C_CLR)     -0.145    -0.252    Inst_debounce4/delay2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                           0.755    
  -------------------------------------------------------------------
                         slack                                  1.007    

Slack (MET) :             1.007ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        1.371ns  (logic 0.148ns (10.793%)  route 1.223ns (89.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.565    -0.616    clk50
    SLICE_X54Y50         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDRE (Prop_fdre_C_Q)         0.148    -0.468 f  reset_Homade_reg/Q
                         net (fo=134, routed)         1.223     0.755    Inst_debounce4/reset
    SLICE_X32Y15         FDCE                                         f  Inst_debounce4/delay2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.826    -0.864    Inst_debounce4/clk_out1
    SLICE_X32Y15         FDCE                                         r  Inst_debounce4/delay2_reg[3]/C
                         clock pessimism              0.555    -0.309    
                         clock uncertainty            0.202    -0.107    
    SLICE_X32Y15         FDCE (Remov_fdce_C_CLR)     -0.145    -0.252    Inst_debounce4/delay2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                           0.755    
  -------------------------------------------------------------------
                         slack                                  1.007    

Slack (MET) :             1.007ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        1.371ns  (logic 0.148ns (10.793%)  route 1.223ns (89.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.565    -0.616    clk50
    SLICE_X54Y50         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDRE (Prop_fdre_C_Q)         0.148    -0.468 f  reset_Homade_reg/Q
                         net (fo=134, routed)         1.223     0.755    Inst_debounce4/reset
    SLICE_X32Y15         FDCE                                         f  Inst_debounce4/delay3_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.826    -0.864    Inst_debounce4/clk_out1
    SLICE_X32Y15         FDCE                                         r  Inst_debounce4/delay3_reg[1]/C
                         clock pessimism              0.555    -0.309    
                         clock uncertainty            0.202    -0.107    
    SLICE_X32Y15         FDCE (Remov_fdce_C_CLR)     -0.145    -0.252    Inst_debounce4/delay3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                           0.755    
  -------------------------------------------------------------------
                         slack                                  1.007    

Slack (MET) :             1.007ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        1.371ns  (logic 0.148ns (10.793%)  route 1.223ns (89.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.565    -0.616    clk50
    SLICE_X54Y50         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDRE (Prop_fdre_C_Q)         0.148    -0.468 f  reset_Homade_reg/Q
                         net (fo=134, routed)         1.223     0.755    Inst_debounce4/reset
    SLICE_X32Y15         FDCE                                         f  Inst_debounce4/delay3_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.826    -0.864    Inst_debounce4/clk_out1
    SLICE_X32Y15         FDCE                                         r  Inst_debounce4/delay3_reg[3]/C
                         clock pessimism              0.555    -0.309    
                         clock uncertainty            0.202    -0.107    
    SLICE_X32Y15         FDCE (Remov_fdce_C_CLR)     -0.145    -0.252    Inst_debounce4/delay3_reg[3]
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                           0.755    
  -------------------------------------------------------------------
                         slack                                  1.007    

Slack (MET) :             1.272ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        1.638ns  (logic 0.148ns (9.035%)  route 1.490ns (90.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.565    -0.616    clk50
    SLICE_X54Y50         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDRE (Prop_fdre_C_Q)         0.148    -0.468 f  reset_Homade_reg/Q
                         net (fo=134, routed)         1.490     1.022    Inst_debounce4/reset
    SLICE_X28Y14         FDCE                                         f  Inst_debounce4/delay1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.828    -0.862    Inst_debounce4/clk_out1
    SLICE_X28Y14         FDCE                                         r  Inst_debounce4/delay1_reg[1]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.202    -0.105    
    SLICE_X28Y14         FDCE (Remov_fdce_C_CLR)     -0.145    -0.250    Inst_debounce4/delay1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                           1.022    
  -------------------------------------------------------------------
                         slack                                  1.272    

Slack (MET) :             1.328ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        1.694ns  (logic 0.148ns (8.736%)  route 1.546ns (91.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.565    -0.616    clk50
    SLICE_X54Y50         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDRE (Prop_fdre_C_Q)         0.148    -0.468 f  reset_Homade_reg/Q
                         net (fo=134, routed)         1.546     1.078    Inst_debounce4/reset
    SLICE_X28Y13         FDCE                                         f  Inst_debounce4/delay1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.828    -0.862    Inst_debounce4/clk_out1
    SLICE_X28Y13         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.202    -0.105    
    SLICE_X28Y13         FDCE (Remov_fdce_C_CLR)     -0.145    -0.250    Inst_debounce4/delay1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                           1.078    
  -------------------------------------------------------------------
                         slack                                  1.328    

Slack (MET) :             1.328ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        1.694ns  (logic 0.148ns (8.736%)  route 1.546ns (91.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.565    -0.616    clk50
    SLICE_X54Y50         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDRE (Prop_fdre_C_Q)         0.148    -0.468 f  reset_Homade_reg/Q
                         net (fo=134, routed)         1.546     1.078    Inst_debounce4/reset
    SLICE_X28Y13         FDCE                                         f  Inst_debounce4/delay2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.828    -0.862    Inst_debounce4/clk_out1
    SLICE_X28Y13         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.202    -0.105    
    SLICE_X28Y13         FDCE (Remov_fdce_C_CLR)     -0.145    -0.250    Inst_debounce4/delay2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                           1.078    
  -------------------------------------------------------------------
                         slack                                  1.328    

Slack (MET) :             1.328ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        1.694ns  (logic 0.148ns (8.736%)  route 1.546ns (91.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.565    -0.616    clk50
    SLICE_X54Y50         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDRE (Prop_fdre_C_Q)         0.148    -0.468 f  reset_Homade_reg/Q
                         net (fo=134, routed)         1.546     1.078    Inst_debounce4/reset
    SLICE_X28Y13         FDCE                                         f  Inst_debounce4/delay3_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.828    -0.862    Inst_debounce4/clk_out1
    SLICE_X28Y13         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.202    -0.105    
    SLICE_X28Y13         FDCE (Remov_fdce_C_CLR)     -0.145    -0.250    Inst_debounce4/delay3_reg[4]
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                           1.078    
  -------------------------------------------------------------------
                         slack                                  1.328    

Slack (MET) :             1.387ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        1.753ns  (logic 0.148ns (8.445%)  route 1.605ns (91.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.565    -0.616    clk50
    SLICE_X54Y50         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDRE (Prop_fdre_C_Q)         0.148    -0.468 f  reset_Homade_reg/Q
                         net (fo=134, routed)         1.605     1.136    Inst_debounce4/reset
    SLICE_X28Y15         FDCE                                         f  Inst_debounce4/delay1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.827    -0.863    Inst_debounce4/clk_out1
    SLICE_X28Y15         FDCE                                         r  Inst_debounce4/delay1_reg[0]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.202    -0.106    
    SLICE_X28Y15         FDCE (Remov_fdce_C_CLR)     -0.145    -0.251    Inst_debounce4/delay1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                           1.136    
  -------------------------------------------------------------------
                         slack                                  1.387    

Slack (MET) :             1.387ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        1.753ns  (logic 0.148ns (8.445%)  route 1.605ns (91.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.565    -0.616    clk50
    SLICE_X54Y50         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDRE (Prop_fdre_C_Q)         0.148    -0.468 f  reset_Homade_reg/Q
                         net (fo=134, routed)         1.605     1.136    Inst_debounce4/reset
    SLICE_X28Y15         FDCE                                         f  Inst_debounce4/delay1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.827    -0.863    Inst_debounce4/clk_out1
    SLICE_X28Y15         FDCE                                         r  Inst_debounce4/delay1_reg[2]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.202    -0.106    
    SLICE_X28Y15         FDCE (Remov_fdce_C_CLR)     -0.145    -0.251    Inst_debounce4/delay1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                           1.136    
  -------------------------------------------------------------------
                         slack                                  1.387    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_timer
  To Clock:  clk_out1_timer_1

Setup :            0  Failing Endpoints,  Worst Slack        5.059ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.005ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.059ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        3.958ns  (logic 0.478ns (12.078%)  route 3.480ns (87.922%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.560    -0.952    clk50
    SLICE_X54Y50         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDRE (Prop_fdre_C_Q)         0.478    -0.474 f  reset_Homade_reg/Q
                         net (fo=134, routed)         3.480     3.006    Inst_debounce4/reset
    SLICE_X28Y15         FDCE                                         f  Inst_debounce4/delay1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.441     8.446    Inst_debounce4/clk_out1
    SLICE_X28Y15         FDCE                                         r  Inst_debounce4/delay1_reg[0]/C
                         clock pessimism              0.398     8.844    
                         clock uncertainty           -0.204     8.641    
    SLICE_X28Y15         FDCE (Recov_fdce_C_CLR)     -0.576     8.065    Inst_debounce4/delay1_reg[0]
  -------------------------------------------------------------------
                         required time                          8.065    
                         arrival time                          -3.006    
  -------------------------------------------------------------------
                         slack                                  5.059    

Slack (MET) :             5.059ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        3.958ns  (logic 0.478ns (12.078%)  route 3.480ns (87.922%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.560    -0.952    clk50
    SLICE_X54Y50         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDRE (Prop_fdre_C_Q)         0.478    -0.474 f  reset_Homade_reg/Q
                         net (fo=134, routed)         3.480     3.006    Inst_debounce4/reset
    SLICE_X28Y15         FDCE                                         f  Inst_debounce4/delay1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.441     8.446    Inst_debounce4/clk_out1
    SLICE_X28Y15         FDCE                                         r  Inst_debounce4/delay1_reg[2]/C
                         clock pessimism              0.398     8.844    
                         clock uncertainty           -0.204     8.641    
    SLICE_X28Y15         FDCE (Recov_fdce_C_CLR)     -0.576     8.065    Inst_debounce4/delay1_reg[2]
  -------------------------------------------------------------------
                         required time                          8.065    
                         arrival time                          -3.006    
  -------------------------------------------------------------------
                         slack                                  5.059    

Slack (MET) :             5.059ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        3.958ns  (logic 0.478ns (12.078%)  route 3.480ns (87.922%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.560    -0.952    clk50
    SLICE_X54Y50         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDRE (Prop_fdre_C_Q)         0.478    -0.474 f  reset_Homade_reg/Q
                         net (fo=134, routed)         3.480     3.006    Inst_debounce4/reset
    SLICE_X28Y15         FDCE                                         f  Inst_debounce4/delay1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.441     8.446    Inst_debounce4/clk_out1
    SLICE_X28Y15         FDCE                                         r  Inst_debounce4/delay1_reg[3]/C
                         clock pessimism              0.398     8.844    
                         clock uncertainty           -0.204     8.641    
    SLICE_X28Y15         FDCE (Recov_fdce_C_CLR)     -0.576     8.065    Inst_debounce4/delay1_reg[3]
  -------------------------------------------------------------------
                         required time                          8.065    
                         arrival time                          -3.006    
  -------------------------------------------------------------------
                         slack                                  5.059    

Slack (MET) :             5.059ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        3.958ns  (logic 0.478ns (12.078%)  route 3.480ns (87.922%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.560    -0.952    clk50
    SLICE_X54Y50         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDRE (Prop_fdre_C_Q)         0.478    -0.474 f  reset_Homade_reg/Q
                         net (fo=134, routed)         3.480     3.006    Inst_debounce4/reset
    SLICE_X28Y15         FDCE                                         f  Inst_debounce4/delay2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.441     8.446    Inst_debounce4/clk_out1
    SLICE_X28Y15         FDCE                                         r  Inst_debounce4/delay2_reg[0]/C
                         clock pessimism              0.398     8.844    
                         clock uncertainty           -0.204     8.641    
    SLICE_X28Y15         FDCE (Recov_fdce_C_CLR)     -0.576     8.065    Inst_debounce4/delay2_reg[0]
  -------------------------------------------------------------------
                         required time                          8.065    
                         arrival time                          -3.006    
  -------------------------------------------------------------------
                         slack                                  5.059    

Slack (MET) :             5.059ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        3.958ns  (logic 0.478ns (12.078%)  route 3.480ns (87.922%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.560    -0.952    clk50
    SLICE_X54Y50         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDRE (Prop_fdre_C_Q)         0.478    -0.474 f  reset_Homade_reg/Q
                         net (fo=134, routed)         3.480     3.006    Inst_debounce4/reset
    SLICE_X28Y15         FDCE                                         f  Inst_debounce4/delay2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.441     8.446    Inst_debounce4/clk_out1
    SLICE_X28Y15         FDCE                                         r  Inst_debounce4/delay2_reg[2]/C
                         clock pessimism              0.398     8.844    
                         clock uncertainty           -0.204     8.641    
    SLICE_X28Y15         FDCE (Recov_fdce_C_CLR)     -0.576     8.065    Inst_debounce4/delay2_reg[2]
  -------------------------------------------------------------------
                         required time                          8.065    
                         arrival time                          -3.006    
  -------------------------------------------------------------------
                         slack                                  5.059    

Slack (MET) :             5.059ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        3.958ns  (logic 0.478ns (12.078%)  route 3.480ns (87.922%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.560    -0.952    clk50
    SLICE_X54Y50         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDRE (Prop_fdre_C_Q)         0.478    -0.474 f  reset_Homade_reg/Q
                         net (fo=134, routed)         3.480     3.006    Inst_debounce4/reset
    SLICE_X28Y15         FDCE                                         f  Inst_debounce4/delay3_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.441     8.446    Inst_debounce4/clk_out1
    SLICE_X28Y15         FDCE                                         r  Inst_debounce4/delay3_reg[0]/C
                         clock pessimism              0.398     8.844    
                         clock uncertainty           -0.204     8.641    
    SLICE_X28Y15         FDCE (Recov_fdce_C_CLR)     -0.576     8.065    Inst_debounce4/delay3_reg[0]
  -------------------------------------------------------------------
                         required time                          8.065    
                         arrival time                          -3.006    
  -------------------------------------------------------------------
                         slack                                  5.059    

Slack (MET) :             5.059ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        3.958ns  (logic 0.478ns (12.078%)  route 3.480ns (87.922%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.560    -0.952    clk50
    SLICE_X54Y50         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDRE (Prop_fdre_C_Q)         0.478    -0.474 f  reset_Homade_reg/Q
                         net (fo=134, routed)         3.480     3.006    Inst_debounce4/reset
    SLICE_X28Y15         FDCE                                         f  Inst_debounce4/delay3_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.441     8.446    Inst_debounce4/clk_out1
    SLICE_X28Y15         FDCE                                         r  Inst_debounce4/delay3_reg[2]/C
                         clock pessimism              0.398     8.844    
                         clock uncertainty           -0.204     8.641    
    SLICE_X28Y15         FDCE (Recov_fdce_C_CLR)     -0.576     8.065    Inst_debounce4/delay3_reg[2]
  -------------------------------------------------------------------
                         required time                          8.065    
                         arrival time                          -3.006    
  -------------------------------------------------------------------
                         slack                                  5.059    

Slack (MET) :             5.174ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        3.843ns  (logic 0.478ns (12.438%)  route 3.365ns (87.562%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.560    -0.952    clk50
    SLICE_X54Y50         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDRE (Prop_fdre_C_Q)         0.478    -0.474 f  reset_Homade_reg/Q
                         net (fo=134, routed)         3.365     2.891    Inst_debounce4/reset
    SLICE_X28Y13         FDCE                                         f  Inst_debounce4/delay1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.442     8.447    Inst_debounce4/clk_out1
    SLICE_X28Y13         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
                         clock pessimism              0.398     8.845    
                         clock uncertainty           -0.204     8.642    
    SLICE_X28Y13         FDCE (Recov_fdce_C_CLR)     -0.576     8.066    Inst_debounce4/delay1_reg[4]
  -------------------------------------------------------------------
                         required time                          8.066    
                         arrival time                          -2.891    
  -------------------------------------------------------------------
                         slack                                  5.174    

Slack (MET) :             5.174ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        3.843ns  (logic 0.478ns (12.438%)  route 3.365ns (87.562%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.560    -0.952    clk50
    SLICE_X54Y50         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDRE (Prop_fdre_C_Q)         0.478    -0.474 f  reset_Homade_reg/Q
                         net (fo=134, routed)         3.365     2.891    Inst_debounce4/reset
    SLICE_X28Y13         FDCE                                         f  Inst_debounce4/delay2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.442     8.447    Inst_debounce4/clk_out1
    SLICE_X28Y13         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
                         clock pessimism              0.398     8.845    
                         clock uncertainty           -0.204     8.642    
    SLICE_X28Y13         FDCE (Recov_fdce_C_CLR)     -0.576     8.066    Inst_debounce4/delay2_reg[4]
  -------------------------------------------------------------------
                         required time                          8.066    
                         arrival time                          -2.891    
  -------------------------------------------------------------------
                         slack                                  5.174    

Slack (MET) :             5.174ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        3.843ns  (logic 0.478ns (12.438%)  route 3.365ns (87.562%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.560    -0.952    clk50
    SLICE_X54Y50         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDRE (Prop_fdre_C_Q)         0.478    -0.474 f  reset_Homade_reg/Q
                         net (fo=134, routed)         3.365     2.891    Inst_debounce4/reset
    SLICE_X28Y13         FDCE                                         f  Inst_debounce4/delay3_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.442     8.447    Inst_debounce4/clk_out1
    SLICE_X28Y13         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
                         clock pessimism              0.398     8.845    
                         clock uncertainty           -0.204     8.642    
    SLICE_X28Y13         FDCE (Recov_fdce_C_CLR)     -0.576     8.066    Inst_debounce4/delay3_reg[4]
  -------------------------------------------------------------------
                         required time                          8.066    
                         arrival time                          -2.891    
  -------------------------------------------------------------------
                         slack                                  5.174    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.005ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        1.371ns  (logic 0.148ns (10.793%)  route 1.223ns (89.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.565    -0.616    clk50
    SLICE_X54Y50         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDRE (Prop_fdre_C_Q)         0.148    -0.468 f  reset_Homade_reg/Q
                         net (fo=134, routed)         1.223     0.755    Inst_debounce4/reset
    SLICE_X32Y15         FDCE                                         f  Inst_debounce4/delay2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.826    -0.864    Inst_debounce4/clk_out1
    SLICE_X32Y15         FDCE                                         r  Inst_debounce4/delay2_reg[1]/C
                         clock pessimism              0.555    -0.309    
                         clock uncertainty            0.204    -0.105    
    SLICE_X32Y15         FDCE (Remov_fdce_C_CLR)     -0.145    -0.250    Inst_debounce4/delay2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                           0.755    
  -------------------------------------------------------------------
                         slack                                  1.005    

Slack (MET) :             1.005ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        1.371ns  (logic 0.148ns (10.793%)  route 1.223ns (89.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.565    -0.616    clk50
    SLICE_X54Y50         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDRE (Prop_fdre_C_Q)         0.148    -0.468 f  reset_Homade_reg/Q
                         net (fo=134, routed)         1.223     0.755    Inst_debounce4/reset
    SLICE_X32Y15         FDCE                                         f  Inst_debounce4/delay2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.826    -0.864    Inst_debounce4/clk_out1
    SLICE_X32Y15         FDCE                                         r  Inst_debounce4/delay2_reg[3]/C
                         clock pessimism              0.555    -0.309    
                         clock uncertainty            0.204    -0.105    
    SLICE_X32Y15         FDCE (Remov_fdce_C_CLR)     -0.145    -0.250    Inst_debounce4/delay2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                           0.755    
  -------------------------------------------------------------------
                         slack                                  1.005    

Slack (MET) :             1.005ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        1.371ns  (logic 0.148ns (10.793%)  route 1.223ns (89.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.565    -0.616    clk50
    SLICE_X54Y50         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDRE (Prop_fdre_C_Q)         0.148    -0.468 f  reset_Homade_reg/Q
                         net (fo=134, routed)         1.223     0.755    Inst_debounce4/reset
    SLICE_X32Y15         FDCE                                         f  Inst_debounce4/delay3_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.826    -0.864    Inst_debounce4/clk_out1
    SLICE_X32Y15         FDCE                                         r  Inst_debounce4/delay3_reg[1]/C
                         clock pessimism              0.555    -0.309    
                         clock uncertainty            0.204    -0.105    
    SLICE_X32Y15         FDCE (Remov_fdce_C_CLR)     -0.145    -0.250    Inst_debounce4/delay3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                           0.755    
  -------------------------------------------------------------------
                         slack                                  1.005    

Slack (MET) :             1.005ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        1.371ns  (logic 0.148ns (10.793%)  route 1.223ns (89.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.565    -0.616    clk50
    SLICE_X54Y50         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDRE (Prop_fdre_C_Q)         0.148    -0.468 f  reset_Homade_reg/Q
                         net (fo=134, routed)         1.223     0.755    Inst_debounce4/reset
    SLICE_X32Y15         FDCE                                         f  Inst_debounce4/delay3_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.826    -0.864    Inst_debounce4/clk_out1
    SLICE_X32Y15         FDCE                                         r  Inst_debounce4/delay3_reg[3]/C
                         clock pessimism              0.555    -0.309    
                         clock uncertainty            0.204    -0.105    
    SLICE_X32Y15         FDCE (Remov_fdce_C_CLR)     -0.145    -0.250    Inst_debounce4/delay3_reg[3]
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                           0.755    
  -------------------------------------------------------------------
                         slack                                  1.005    

Slack (MET) :             1.270ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        1.638ns  (logic 0.148ns (9.035%)  route 1.490ns (90.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.565    -0.616    clk50
    SLICE_X54Y50         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDRE (Prop_fdre_C_Q)         0.148    -0.468 f  reset_Homade_reg/Q
                         net (fo=134, routed)         1.490     1.022    Inst_debounce4/reset
    SLICE_X28Y14         FDCE                                         f  Inst_debounce4/delay1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.828    -0.862    Inst_debounce4/clk_out1
    SLICE_X28Y14         FDCE                                         r  Inst_debounce4/delay1_reg[1]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.204    -0.103    
    SLICE_X28Y14         FDCE (Remov_fdce_C_CLR)     -0.145    -0.248    Inst_debounce4/delay1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.248    
                         arrival time                           1.022    
  -------------------------------------------------------------------
                         slack                                  1.270    

Slack (MET) :             1.326ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        1.694ns  (logic 0.148ns (8.736%)  route 1.546ns (91.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.565    -0.616    clk50
    SLICE_X54Y50         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDRE (Prop_fdre_C_Q)         0.148    -0.468 f  reset_Homade_reg/Q
                         net (fo=134, routed)         1.546     1.078    Inst_debounce4/reset
    SLICE_X28Y13         FDCE                                         f  Inst_debounce4/delay1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.828    -0.862    Inst_debounce4/clk_out1
    SLICE_X28Y13         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.204    -0.103    
    SLICE_X28Y13         FDCE (Remov_fdce_C_CLR)     -0.145    -0.248    Inst_debounce4/delay1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.248    
                         arrival time                           1.078    
  -------------------------------------------------------------------
                         slack                                  1.326    

Slack (MET) :             1.326ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        1.694ns  (logic 0.148ns (8.736%)  route 1.546ns (91.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.565    -0.616    clk50
    SLICE_X54Y50         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDRE (Prop_fdre_C_Q)         0.148    -0.468 f  reset_Homade_reg/Q
                         net (fo=134, routed)         1.546     1.078    Inst_debounce4/reset
    SLICE_X28Y13         FDCE                                         f  Inst_debounce4/delay2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.828    -0.862    Inst_debounce4/clk_out1
    SLICE_X28Y13         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.204    -0.103    
    SLICE_X28Y13         FDCE (Remov_fdce_C_CLR)     -0.145    -0.248    Inst_debounce4/delay2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.248    
                         arrival time                           1.078    
  -------------------------------------------------------------------
                         slack                                  1.326    

Slack (MET) :             1.326ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        1.694ns  (logic 0.148ns (8.736%)  route 1.546ns (91.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.565    -0.616    clk50
    SLICE_X54Y50         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDRE (Prop_fdre_C_Q)         0.148    -0.468 f  reset_Homade_reg/Q
                         net (fo=134, routed)         1.546     1.078    Inst_debounce4/reset
    SLICE_X28Y13         FDCE                                         f  Inst_debounce4/delay3_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.828    -0.862    Inst_debounce4/clk_out1
    SLICE_X28Y13         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.204    -0.103    
    SLICE_X28Y13         FDCE (Remov_fdce_C_CLR)     -0.145    -0.248    Inst_debounce4/delay3_reg[4]
  -------------------------------------------------------------------
                         required time                          0.248    
                         arrival time                           1.078    
  -------------------------------------------------------------------
                         slack                                  1.326    

Slack (MET) :             1.385ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        1.753ns  (logic 0.148ns (8.445%)  route 1.605ns (91.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.565    -0.616    clk50
    SLICE_X54Y50         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDRE (Prop_fdre_C_Q)         0.148    -0.468 f  reset_Homade_reg/Q
                         net (fo=134, routed)         1.605     1.136    Inst_debounce4/reset
    SLICE_X28Y15         FDCE                                         f  Inst_debounce4/delay1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.827    -0.863    Inst_debounce4/clk_out1
    SLICE_X28Y15         FDCE                                         r  Inst_debounce4/delay1_reg[0]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.204    -0.104    
    SLICE_X28Y15         FDCE (Remov_fdce_C_CLR)     -0.145    -0.249    Inst_debounce4/delay1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                           1.136    
  -------------------------------------------------------------------
                         slack                                  1.385    

Slack (MET) :             1.385ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        1.753ns  (logic 0.148ns (8.445%)  route 1.605ns (91.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.565    -0.616    clk50
    SLICE_X54Y50         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDRE (Prop_fdre_C_Q)         0.148    -0.468 f  reset_Homade_reg/Q
                         net (fo=134, routed)         1.605     1.136    Inst_debounce4/reset
    SLICE_X28Y15         FDCE                                         f  Inst_debounce4/delay1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.827    -0.863    Inst_debounce4/clk_out1
    SLICE_X28Y15         FDCE                                         r  Inst_debounce4/delay1_reg[2]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.204    -0.104    
    SLICE_X28Y15         FDCE (Remov_fdce_C_CLR)     -0.145    -0.249    Inst_debounce4/delay1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                           1.136    
  -------------------------------------------------------------------
                         slack                                  1.385    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_timer_1
  To Clock:  clk_out1_timer_1

Setup :            0  Failing Endpoints,  Worst Slack        5.061ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.007ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.061ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        3.958ns  (logic 0.478ns (12.078%)  route 3.480ns (87.922%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.560    -0.952    clk50
    SLICE_X54Y50         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDRE (Prop_fdre_C_Q)         0.478    -0.474 f  reset_Homade_reg/Q
                         net (fo=134, routed)         3.480     3.006    Inst_debounce4/reset
    SLICE_X28Y15         FDCE                                         f  Inst_debounce4/delay1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.441     8.446    Inst_debounce4/clk_out1
    SLICE_X28Y15         FDCE                                         r  Inst_debounce4/delay1_reg[0]/C
                         clock pessimism              0.398     8.844    
                         clock uncertainty           -0.202     8.643    
    SLICE_X28Y15         FDCE (Recov_fdce_C_CLR)     -0.576     8.067    Inst_debounce4/delay1_reg[0]
  -------------------------------------------------------------------
                         required time                          8.067    
                         arrival time                          -3.006    
  -------------------------------------------------------------------
                         slack                                  5.061    

Slack (MET) :             5.061ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        3.958ns  (logic 0.478ns (12.078%)  route 3.480ns (87.922%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.560    -0.952    clk50
    SLICE_X54Y50         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDRE (Prop_fdre_C_Q)         0.478    -0.474 f  reset_Homade_reg/Q
                         net (fo=134, routed)         3.480     3.006    Inst_debounce4/reset
    SLICE_X28Y15         FDCE                                         f  Inst_debounce4/delay1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.441     8.446    Inst_debounce4/clk_out1
    SLICE_X28Y15         FDCE                                         r  Inst_debounce4/delay1_reg[2]/C
                         clock pessimism              0.398     8.844    
                         clock uncertainty           -0.202     8.643    
    SLICE_X28Y15         FDCE (Recov_fdce_C_CLR)     -0.576     8.067    Inst_debounce4/delay1_reg[2]
  -------------------------------------------------------------------
                         required time                          8.067    
                         arrival time                          -3.006    
  -------------------------------------------------------------------
                         slack                                  5.061    

Slack (MET) :             5.061ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        3.958ns  (logic 0.478ns (12.078%)  route 3.480ns (87.922%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.560    -0.952    clk50
    SLICE_X54Y50         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDRE (Prop_fdre_C_Q)         0.478    -0.474 f  reset_Homade_reg/Q
                         net (fo=134, routed)         3.480     3.006    Inst_debounce4/reset
    SLICE_X28Y15         FDCE                                         f  Inst_debounce4/delay1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.441     8.446    Inst_debounce4/clk_out1
    SLICE_X28Y15         FDCE                                         r  Inst_debounce4/delay1_reg[3]/C
                         clock pessimism              0.398     8.844    
                         clock uncertainty           -0.202     8.643    
    SLICE_X28Y15         FDCE (Recov_fdce_C_CLR)     -0.576     8.067    Inst_debounce4/delay1_reg[3]
  -------------------------------------------------------------------
                         required time                          8.067    
                         arrival time                          -3.006    
  -------------------------------------------------------------------
                         slack                                  5.061    

Slack (MET) :             5.061ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        3.958ns  (logic 0.478ns (12.078%)  route 3.480ns (87.922%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.560    -0.952    clk50
    SLICE_X54Y50         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDRE (Prop_fdre_C_Q)         0.478    -0.474 f  reset_Homade_reg/Q
                         net (fo=134, routed)         3.480     3.006    Inst_debounce4/reset
    SLICE_X28Y15         FDCE                                         f  Inst_debounce4/delay2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.441     8.446    Inst_debounce4/clk_out1
    SLICE_X28Y15         FDCE                                         r  Inst_debounce4/delay2_reg[0]/C
                         clock pessimism              0.398     8.844    
                         clock uncertainty           -0.202     8.643    
    SLICE_X28Y15         FDCE (Recov_fdce_C_CLR)     -0.576     8.067    Inst_debounce4/delay2_reg[0]
  -------------------------------------------------------------------
                         required time                          8.067    
                         arrival time                          -3.006    
  -------------------------------------------------------------------
                         slack                                  5.061    

Slack (MET) :             5.061ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        3.958ns  (logic 0.478ns (12.078%)  route 3.480ns (87.922%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.560    -0.952    clk50
    SLICE_X54Y50         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDRE (Prop_fdre_C_Q)         0.478    -0.474 f  reset_Homade_reg/Q
                         net (fo=134, routed)         3.480     3.006    Inst_debounce4/reset
    SLICE_X28Y15         FDCE                                         f  Inst_debounce4/delay2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.441     8.446    Inst_debounce4/clk_out1
    SLICE_X28Y15         FDCE                                         r  Inst_debounce4/delay2_reg[2]/C
                         clock pessimism              0.398     8.844    
                         clock uncertainty           -0.202     8.643    
    SLICE_X28Y15         FDCE (Recov_fdce_C_CLR)     -0.576     8.067    Inst_debounce4/delay2_reg[2]
  -------------------------------------------------------------------
                         required time                          8.067    
                         arrival time                          -3.006    
  -------------------------------------------------------------------
                         slack                                  5.061    

Slack (MET) :             5.061ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        3.958ns  (logic 0.478ns (12.078%)  route 3.480ns (87.922%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.560    -0.952    clk50
    SLICE_X54Y50         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDRE (Prop_fdre_C_Q)         0.478    -0.474 f  reset_Homade_reg/Q
                         net (fo=134, routed)         3.480     3.006    Inst_debounce4/reset
    SLICE_X28Y15         FDCE                                         f  Inst_debounce4/delay3_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.441     8.446    Inst_debounce4/clk_out1
    SLICE_X28Y15         FDCE                                         r  Inst_debounce4/delay3_reg[0]/C
                         clock pessimism              0.398     8.844    
                         clock uncertainty           -0.202     8.643    
    SLICE_X28Y15         FDCE (Recov_fdce_C_CLR)     -0.576     8.067    Inst_debounce4/delay3_reg[0]
  -------------------------------------------------------------------
                         required time                          8.067    
                         arrival time                          -3.006    
  -------------------------------------------------------------------
                         slack                                  5.061    

Slack (MET) :             5.061ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        3.958ns  (logic 0.478ns (12.078%)  route 3.480ns (87.922%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.560    -0.952    clk50
    SLICE_X54Y50         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDRE (Prop_fdre_C_Q)         0.478    -0.474 f  reset_Homade_reg/Q
                         net (fo=134, routed)         3.480     3.006    Inst_debounce4/reset
    SLICE_X28Y15         FDCE                                         f  Inst_debounce4/delay3_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.441     8.446    Inst_debounce4/clk_out1
    SLICE_X28Y15         FDCE                                         r  Inst_debounce4/delay3_reg[2]/C
                         clock pessimism              0.398     8.844    
                         clock uncertainty           -0.202     8.643    
    SLICE_X28Y15         FDCE (Recov_fdce_C_CLR)     -0.576     8.067    Inst_debounce4/delay3_reg[2]
  -------------------------------------------------------------------
                         required time                          8.067    
                         arrival time                          -3.006    
  -------------------------------------------------------------------
                         slack                                  5.061    

Slack (MET) :             5.176ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        3.843ns  (logic 0.478ns (12.438%)  route 3.365ns (87.562%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.560    -0.952    clk50
    SLICE_X54Y50         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDRE (Prop_fdre_C_Q)         0.478    -0.474 f  reset_Homade_reg/Q
                         net (fo=134, routed)         3.365     2.891    Inst_debounce4/reset
    SLICE_X28Y13         FDCE                                         f  Inst_debounce4/delay1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.442     8.447    Inst_debounce4/clk_out1
    SLICE_X28Y13         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
                         clock pessimism              0.398     8.845    
                         clock uncertainty           -0.202     8.644    
    SLICE_X28Y13         FDCE (Recov_fdce_C_CLR)     -0.576     8.068    Inst_debounce4/delay1_reg[4]
  -------------------------------------------------------------------
                         required time                          8.068    
                         arrival time                          -2.891    
  -------------------------------------------------------------------
                         slack                                  5.176    

Slack (MET) :             5.176ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        3.843ns  (logic 0.478ns (12.438%)  route 3.365ns (87.562%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.560    -0.952    clk50
    SLICE_X54Y50         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDRE (Prop_fdre_C_Q)         0.478    -0.474 f  reset_Homade_reg/Q
                         net (fo=134, routed)         3.365     2.891    Inst_debounce4/reset
    SLICE_X28Y13         FDCE                                         f  Inst_debounce4/delay2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.442     8.447    Inst_debounce4/clk_out1
    SLICE_X28Y13         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
                         clock pessimism              0.398     8.845    
                         clock uncertainty           -0.202     8.644    
    SLICE_X28Y13         FDCE (Recov_fdce_C_CLR)     -0.576     8.068    Inst_debounce4/delay2_reg[4]
  -------------------------------------------------------------------
                         required time                          8.068    
                         arrival time                          -2.891    
  -------------------------------------------------------------------
                         slack                                  5.176    

Slack (MET) :             5.176ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        3.843ns  (logic 0.478ns (12.438%)  route 3.365ns (87.562%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        1.560    -0.952    clk50
    SLICE_X54Y50         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDRE (Prop_fdre_C_Q)         0.478    -0.474 f  reset_Homade_reg/Q
                         net (fo=134, routed)         3.365     2.891    Inst_debounce4/reset
    SLICE_X28Y13         FDCE                                         f  Inst_debounce4/delay3_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.442     8.447    Inst_debounce4/clk_out1
    SLICE_X28Y13         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
                         clock pessimism              0.398     8.845    
                         clock uncertainty           -0.202     8.644    
    SLICE_X28Y13         FDCE (Recov_fdce_C_CLR)     -0.576     8.068    Inst_debounce4/delay3_reg[4]
  -------------------------------------------------------------------
                         required time                          8.068    
                         arrival time                          -2.891    
  -------------------------------------------------------------------
                         slack                                  5.176    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.007ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        1.371ns  (logic 0.148ns (10.793%)  route 1.223ns (89.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.565    -0.616    clk50
    SLICE_X54Y50         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDRE (Prop_fdre_C_Q)         0.148    -0.468 f  reset_Homade_reg/Q
                         net (fo=134, routed)         1.223     0.755    Inst_debounce4/reset
    SLICE_X32Y15         FDCE                                         f  Inst_debounce4/delay2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.826    -0.864    Inst_debounce4/clk_out1
    SLICE_X32Y15         FDCE                                         r  Inst_debounce4/delay2_reg[1]/C
                         clock pessimism              0.555    -0.309    
                         clock uncertainty            0.202    -0.107    
    SLICE_X32Y15         FDCE (Remov_fdce_C_CLR)     -0.145    -0.252    Inst_debounce4/delay2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                           0.755    
  -------------------------------------------------------------------
                         slack                                  1.007    

Slack (MET) :             1.007ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        1.371ns  (logic 0.148ns (10.793%)  route 1.223ns (89.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.565    -0.616    clk50
    SLICE_X54Y50         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDRE (Prop_fdre_C_Q)         0.148    -0.468 f  reset_Homade_reg/Q
                         net (fo=134, routed)         1.223     0.755    Inst_debounce4/reset
    SLICE_X32Y15         FDCE                                         f  Inst_debounce4/delay2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.826    -0.864    Inst_debounce4/clk_out1
    SLICE_X32Y15         FDCE                                         r  Inst_debounce4/delay2_reg[3]/C
                         clock pessimism              0.555    -0.309    
                         clock uncertainty            0.202    -0.107    
    SLICE_X32Y15         FDCE (Remov_fdce_C_CLR)     -0.145    -0.252    Inst_debounce4/delay2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                           0.755    
  -------------------------------------------------------------------
                         slack                                  1.007    

Slack (MET) :             1.007ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        1.371ns  (logic 0.148ns (10.793%)  route 1.223ns (89.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.565    -0.616    clk50
    SLICE_X54Y50         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDRE (Prop_fdre_C_Q)         0.148    -0.468 f  reset_Homade_reg/Q
                         net (fo=134, routed)         1.223     0.755    Inst_debounce4/reset
    SLICE_X32Y15         FDCE                                         f  Inst_debounce4/delay3_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.826    -0.864    Inst_debounce4/clk_out1
    SLICE_X32Y15         FDCE                                         r  Inst_debounce4/delay3_reg[1]/C
                         clock pessimism              0.555    -0.309    
                         clock uncertainty            0.202    -0.107    
    SLICE_X32Y15         FDCE (Remov_fdce_C_CLR)     -0.145    -0.252    Inst_debounce4/delay3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                           0.755    
  -------------------------------------------------------------------
                         slack                                  1.007    

Slack (MET) :             1.007ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        1.371ns  (logic 0.148ns (10.793%)  route 1.223ns (89.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.565    -0.616    clk50
    SLICE_X54Y50         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDRE (Prop_fdre_C_Q)         0.148    -0.468 f  reset_Homade_reg/Q
                         net (fo=134, routed)         1.223     0.755    Inst_debounce4/reset
    SLICE_X32Y15         FDCE                                         f  Inst_debounce4/delay3_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.826    -0.864    Inst_debounce4/clk_out1
    SLICE_X32Y15         FDCE                                         r  Inst_debounce4/delay3_reg[3]/C
                         clock pessimism              0.555    -0.309    
                         clock uncertainty            0.202    -0.107    
    SLICE_X32Y15         FDCE (Remov_fdce_C_CLR)     -0.145    -0.252    Inst_debounce4/delay3_reg[3]
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                           0.755    
  -------------------------------------------------------------------
                         slack                                  1.007    

Slack (MET) :             1.272ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        1.638ns  (logic 0.148ns (9.035%)  route 1.490ns (90.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.565    -0.616    clk50
    SLICE_X54Y50         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDRE (Prop_fdre_C_Q)         0.148    -0.468 f  reset_Homade_reg/Q
                         net (fo=134, routed)         1.490     1.022    Inst_debounce4/reset
    SLICE_X28Y14         FDCE                                         f  Inst_debounce4/delay1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.828    -0.862    Inst_debounce4/clk_out1
    SLICE_X28Y14         FDCE                                         r  Inst_debounce4/delay1_reg[1]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.202    -0.105    
    SLICE_X28Y14         FDCE (Remov_fdce_C_CLR)     -0.145    -0.250    Inst_debounce4/delay1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                           1.022    
  -------------------------------------------------------------------
                         slack                                  1.272    

Slack (MET) :             1.328ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        1.694ns  (logic 0.148ns (8.736%)  route 1.546ns (91.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.565    -0.616    clk50
    SLICE_X54Y50         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDRE (Prop_fdre_C_Q)         0.148    -0.468 f  reset_Homade_reg/Q
                         net (fo=134, routed)         1.546     1.078    Inst_debounce4/reset
    SLICE_X28Y13         FDCE                                         f  Inst_debounce4/delay1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.828    -0.862    Inst_debounce4/clk_out1
    SLICE_X28Y13         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.202    -0.105    
    SLICE_X28Y13         FDCE (Remov_fdce_C_CLR)     -0.145    -0.250    Inst_debounce4/delay1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                           1.078    
  -------------------------------------------------------------------
                         slack                                  1.328    

Slack (MET) :             1.328ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        1.694ns  (logic 0.148ns (8.736%)  route 1.546ns (91.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.565    -0.616    clk50
    SLICE_X54Y50         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDRE (Prop_fdre_C_Q)         0.148    -0.468 f  reset_Homade_reg/Q
                         net (fo=134, routed)         1.546     1.078    Inst_debounce4/reset
    SLICE_X28Y13         FDCE                                         f  Inst_debounce4/delay2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.828    -0.862    Inst_debounce4/clk_out1
    SLICE_X28Y13         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.202    -0.105    
    SLICE_X28Y13         FDCE (Remov_fdce_C_CLR)     -0.145    -0.250    Inst_debounce4/delay2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                           1.078    
  -------------------------------------------------------------------
                         slack                                  1.328    

Slack (MET) :             1.328ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        1.694ns  (logic 0.148ns (8.736%)  route 1.546ns (91.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.565    -0.616    clk50
    SLICE_X54Y50         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDRE (Prop_fdre_C_Q)         0.148    -0.468 f  reset_Homade_reg/Q
                         net (fo=134, routed)         1.546     1.078    Inst_debounce4/reset
    SLICE_X28Y13         FDCE                                         f  Inst_debounce4/delay3_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.828    -0.862    Inst_debounce4/clk_out1
    SLICE_X28Y13         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.202    -0.105    
    SLICE_X28Y13         FDCE (Remov_fdce_C_CLR)     -0.145    -0.250    Inst_debounce4/delay3_reg[4]
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                           1.078    
  -------------------------------------------------------------------
                         slack                                  1.328    

Slack (MET) :             1.387ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        1.753ns  (logic 0.148ns (8.445%)  route 1.605ns (91.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.565    -0.616    clk50
    SLICE_X54Y50         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDRE (Prop_fdre_C_Q)         0.148    -0.468 f  reset_Homade_reg/Q
                         net (fo=134, routed)         1.605     1.136    Inst_debounce4/reset
    SLICE_X28Y15         FDCE                                         f  Inst_debounce4/delay1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.827    -0.863    Inst_debounce4/clk_out1
    SLICE_X28Y15         FDCE                                         r  Inst_debounce4/delay1_reg[0]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.202    -0.106    
    SLICE_X28Y15         FDCE (Remov_fdce_C_CLR)     -0.145    -0.251    Inst_debounce4/delay1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                           1.136    
  -------------------------------------------------------------------
                         slack                                  1.387    

Slack (MET) :             1.387ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        1.753ns  (logic 0.148ns (8.445%)  route 1.605ns (91.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4848, routed)        0.565    -0.616    clk50
    SLICE_X54Y50         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDRE (Prop_fdre_C_Q)         0.148    -0.468 f  reset_Homade_reg/Q
                         net (fo=134, routed)         1.605     1.136    Inst_debounce4/reset
    SLICE_X28Y15         FDCE                                         f  Inst_debounce4/delay1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.827    -0.863    Inst_debounce4/clk_out1
    SLICE_X28Y15         FDCE                                         r  Inst_debounce4/delay1_reg[2]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.202    -0.106    
    SLICE_X28Y15         FDCE (Remov_fdce_C_CLR)     -0.145    -0.251    Inst_debounce4/delay1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                           1.136    
  -------------------------------------------------------------------
                         slack                                  1.387    





