// Seed: 1198267239
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_4 = 1 < id_3;
endmodule
module module_1 (
    output supply0 id_0,
    output supply0 id_1,
    input supply1 id_2,
    output tri id_3,
    output wor id_4,
    output wand id_5,
    input supply0 id_6,
    output wor id_7,
    input uwire id_8,
    output supply0 id_9,
    input tri1 id_10,
    input supply1 id_11,
    input tri1 id_12,
    input uwire id_13,
    input supply1 id_14,
    input tri0 id_15,
    output supply0 id_16
);
  wire id_18;
  module_0(
      id_18, id_18, id_18, id_18, id_18
  );
endmodule
