Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Dec 13 14:20:57 2018
| Host         : DESKTOP-2O2EO7D running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 59 register/latch pins with no clock driven by root clock pin: clk_wiz_0_inst/num_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: clk_wiz_0_inst/num_reg[21]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: mem_addr_gen_inst/state_reg[0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: mem_addr_gen_inst/state_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: relay_p_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 555 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.556        0.000                      0                  299        0.142        0.000                      0                  299        4.500        0.000                       0                   146  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.556        0.000                      0                  190        0.142        0.000                      0                  190        4.500        0.000                       0                   146  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              7.061        0.000                      0                  109        0.518        0.000                      0                  109  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.556ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.142ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.556ns  (required time - arrival time)
  Source:                 clk_wiz_0_inst/num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/num_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.447ns  (logic 2.016ns (45.333%)  route 2.431ns (54.667%))
  Logic Levels:           7  (BUFG=1 CARRY4=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.565     5.086    clk_wiz_0_inst/clk_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  clk_wiz_0_inst/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clk_wiz_0_inst/num_reg[1]/Q
                         net (fo=1, routed)           0.711     6.253    clk_wiz_0_inst/out[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.349 r  clk_wiz_0_inst/out[0]_BUFG_inst/O
                         net (fo=87, routed)          1.721     8.069    clk_wiz_0_inst/out_BUFG[0]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     8.743 r  clk_wiz_0_inst/num_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.743    clk_wiz_0_inst/num_reg[0]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.857 r  clk_wiz_0_inst/num_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.857    clk_wiz_0_inst/num_reg[4]_i_1_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.971 r  clk_wiz_0_inst/num_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.971    clk_wiz_0_inst/num_reg[8]_i_1_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.085 r  clk_wiz_0_inst/num_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.085    clk_wiz_0_inst/num_reg[12]_i_1_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.199 r  clk_wiz_0_inst/num_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.199    clk_wiz_0_inst/num_reg[16]_i_1_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.533 r  clk_wiz_0_inst/num_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.533    clk_wiz_0_inst/num_reg[20]_i_1_n_6
    SLICE_X36Y49         FDRE                                         r  clk_wiz_0_inst/num_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.446    14.787    clk_wiz_0_inst/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  clk_wiz_0_inst/num_reg[21]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X36Y49         FDRE (Setup_fdre_C_D)        0.062    15.089    clk_wiz_0_inst/num_reg[21]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                          -9.533    
  -------------------------------------------------------------------
                         slack                                  5.556    

Slack (MET) :             5.667ns  (required time - arrival time)
  Source:                 clk_wiz_0_inst/num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/num_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.336ns  (logic 1.905ns (43.933%)  route 2.431ns (56.067%))
  Logic Levels:           7  (BUFG=1 CARRY4=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.565     5.086    clk_wiz_0_inst/clk_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  clk_wiz_0_inst/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clk_wiz_0_inst/num_reg[1]/Q
                         net (fo=1, routed)           0.711     6.253    clk_wiz_0_inst/out[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.349 r  clk_wiz_0_inst/out[0]_BUFG_inst/O
                         net (fo=87, routed)          1.721     8.069    clk_wiz_0_inst/out_BUFG[0]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     8.743 r  clk_wiz_0_inst/num_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.743    clk_wiz_0_inst/num_reg[0]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.857 r  clk_wiz_0_inst/num_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.857    clk_wiz_0_inst/num_reg[4]_i_1_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.971 r  clk_wiz_0_inst/num_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.971    clk_wiz_0_inst/num_reg[8]_i_1_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.085 r  clk_wiz_0_inst/num_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.085    clk_wiz_0_inst/num_reg[12]_i_1_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.199 r  clk_wiz_0_inst/num_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.199    clk_wiz_0_inst/num_reg[16]_i_1_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.422 r  clk_wiz_0_inst/num_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.422    clk_wiz_0_inst/num_reg[20]_i_1_n_7
    SLICE_X36Y49         FDRE                                         r  clk_wiz_0_inst/num_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.446    14.787    clk_wiz_0_inst/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  clk_wiz_0_inst/num_reg[20]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X36Y49         FDRE (Setup_fdre_C_D)        0.062    15.089    clk_wiz_0_inst/num_reg[20]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                          -9.422    
  -------------------------------------------------------------------
                         slack                                  5.667    

Slack (MET) :             5.670ns  (required time - arrival time)
  Source:                 clk_wiz_0_inst/num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/num_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.333ns  (logic 1.902ns (43.895%)  route 2.431ns (56.105%))
  Logic Levels:           6  (BUFG=1 CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.565     5.086    clk_wiz_0_inst/clk_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  clk_wiz_0_inst/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clk_wiz_0_inst/num_reg[1]/Q
                         net (fo=1, routed)           0.711     6.253    clk_wiz_0_inst/out[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.349 r  clk_wiz_0_inst/out[0]_BUFG_inst/O
                         net (fo=87, routed)          1.721     8.069    clk_wiz_0_inst/out_BUFG[0]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     8.743 r  clk_wiz_0_inst/num_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.743    clk_wiz_0_inst/num_reg[0]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.857 r  clk_wiz_0_inst/num_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.857    clk_wiz_0_inst/num_reg[4]_i_1_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.971 r  clk_wiz_0_inst/num_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.971    clk_wiz_0_inst/num_reg[8]_i_1_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.085 r  clk_wiz_0_inst/num_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.085    clk_wiz_0_inst/num_reg[12]_i_1_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.419 r  clk_wiz_0_inst/num_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.419    clk_wiz_0_inst/num_reg[16]_i_1_n_6
    SLICE_X36Y48         FDRE                                         r  clk_wiz_0_inst/num_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.446    14.787    clk_wiz_0_inst/clk_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  clk_wiz_0_inst/num_reg[17]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X36Y48         FDRE (Setup_fdre_C_D)        0.062    15.089    clk_wiz_0_inst/num_reg[17]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                          -9.419    
  -------------------------------------------------------------------
                         slack                                  5.670    

Slack (MET) :             5.691ns  (required time - arrival time)
  Source:                 clk_wiz_0_inst/num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/num_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.312ns  (logic 1.881ns (43.621%)  route 2.431ns (56.379%))
  Logic Levels:           6  (BUFG=1 CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.565     5.086    clk_wiz_0_inst/clk_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  clk_wiz_0_inst/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clk_wiz_0_inst/num_reg[1]/Q
                         net (fo=1, routed)           0.711     6.253    clk_wiz_0_inst/out[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.349 r  clk_wiz_0_inst/out[0]_BUFG_inst/O
                         net (fo=87, routed)          1.721     8.069    clk_wiz_0_inst/out_BUFG[0]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     8.743 r  clk_wiz_0_inst/num_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.743    clk_wiz_0_inst/num_reg[0]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.857 r  clk_wiz_0_inst/num_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.857    clk_wiz_0_inst/num_reg[4]_i_1_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.971 r  clk_wiz_0_inst/num_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.971    clk_wiz_0_inst/num_reg[8]_i_1_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.085 r  clk_wiz_0_inst/num_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.085    clk_wiz_0_inst/num_reg[12]_i_1_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.398 r  clk_wiz_0_inst/num_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.398    clk_wiz_0_inst/num_reg[16]_i_1_n_4
    SLICE_X36Y48         FDRE                                         r  clk_wiz_0_inst/num_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.446    14.787    clk_wiz_0_inst/clk_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  clk_wiz_0_inst/num_reg[19]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X36Y48         FDRE (Setup_fdre_C_D)        0.062    15.089    clk_wiz_0_inst/num_reg[19]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                          -9.398    
  -------------------------------------------------------------------
                         slack                                  5.691    

Slack (MET) :             5.765ns  (required time - arrival time)
  Source:                 clk_wiz_0_inst/num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/num_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.238ns  (logic 1.807ns (42.637%)  route 2.431ns (57.363%))
  Logic Levels:           6  (BUFG=1 CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.565     5.086    clk_wiz_0_inst/clk_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  clk_wiz_0_inst/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clk_wiz_0_inst/num_reg[1]/Q
                         net (fo=1, routed)           0.711     6.253    clk_wiz_0_inst/out[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.349 r  clk_wiz_0_inst/out[0]_BUFG_inst/O
                         net (fo=87, routed)          1.721     8.069    clk_wiz_0_inst/out_BUFG[0]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     8.743 r  clk_wiz_0_inst/num_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.743    clk_wiz_0_inst/num_reg[0]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.857 r  clk_wiz_0_inst/num_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.857    clk_wiz_0_inst/num_reg[4]_i_1_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.971 r  clk_wiz_0_inst/num_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.971    clk_wiz_0_inst/num_reg[8]_i_1_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.085 r  clk_wiz_0_inst/num_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.085    clk_wiz_0_inst/num_reg[12]_i_1_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.324 r  clk_wiz_0_inst/num_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.324    clk_wiz_0_inst/num_reg[16]_i_1_n_5
    SLICE_X36Y48         FDRE                                         r  clk_wiz_0_inst/num_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.446    14.787    clk_wiz_0_inst/clk_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  clk_wiz_0_inst/num_reg[18]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X36Y48         FDRE (Setup_fdre_C_D)        0.062    15.089    clk_wiz_0_inst/num_reg[18]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                          -9.324    
  -------------------------------------------------------------------
                         slack                                  5.765    

Slack (MET) :             5.781ns  (required time - arrival time)
  Source:                 clk_wiz_0_inst/num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/num_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.222ns  (logic 1.791ns (42.420%)  route 2.431ns (57.580%))
  Logic Levels:           6  (BUFG=1 CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.565     5.086    clk_wiz_0_inst/clk_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  clk_wiz_0_inst/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clk_wiz_0_inst/num_reg[1]/Q
                         net (fo=1, routed)           0.711     6.253    clk_wiz_0_inst/out[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.349 r  clk_wiz_0_inst/out[0]_BUFG_inst/O
                         net (fo=87, routed)          1.721     8.069    clk_wiz_0_inst/out_BUFG[0]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     8.743 r  clk_wiz_0_inst/num_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.743    clk_wiz_0_inst/num_reg[0]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.857 r  clk_wiz_0_inst/num_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.857    clk_wiz_0_inst/num_reg[4]_i_1_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.971 r  clk_wiz_0_inst/num_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.971    clk_wiz_0_inst/num_reg[8]_i_1_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.085 r  clk_wiz_0_inst/num_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.085    clk_wiz_0_inst/num_reg[12]_i_1_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.308 r  clk_wiz_0_inst/num_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.308    clk_wiz_0_inst/num_reg[16]_i_1_n_7
    SLICE_X36Y48         FDRE                                         r  clk_wiz_0_inst/num_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.446    14.787    clk_wiz_0_inst/clk_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  clk_wiz_0_inst/num_reg[16]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X36Y48         FDRE (Setup_fdre_C_D)        0.062    15.089    clk_wiz_0_inst/num_reg[16]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                          -9.308    
  -------------------------------------------------------------------
                         slack                                  5.781    

Slack (MET) :             5.784ns  (required time - arrival time)
  Source:                 clk_wiz_0_inst/num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/num_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.219ns  (logic 1.788ns (42.379%)  route 2.431ns (57.621%))
  Logic Levels:           5  (BUFG=1 CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.565     5.086    clk_wiz_0_inst/clk_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  clk_wiz_0_inst/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clk_wiz_0_inst/num_reg[1]/Q
                         net (fo=1, routed)           0.711     6.253    clk_wiz_0_inst/out[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.349 r  clk_wiz_0_inst/out[0]_BUFG_inst/O
                         net (fo=87, routed)          1.721     8.069    clk_wiz_0_inst/out_BUFG[0]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     8.743 r  clk_wiz_0_inst/num_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.743    clk_wiz_0_inst/num_reg[0]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.857 r  clk_wiz_0_inst/num_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.857    clk_wiz_0_inst/num_reg[4]_i_1_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.971 r  clk_wiz_0_inst/num_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.971    clk_wiz_0_inst/num_reg[8]_i_1_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.305 r  clk_wiz_0_inst/num_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.305    clk_wiz_0_inst/num_reg[12]_i_1_n_6
    SLICE_X36Y47         FDRE                                         r  clk_wiz_0_inst/num_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.446    14.787    clk_wiz_0_inst/clk_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  clk_wiz_0_inst/num_reg[13]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X36Y47         FDRE (Setup_fdre_C_D)        0.062    15.089    clk_wiz_0_inst/num_reg[13]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                          -9.305    
  -------------------------------------------------------------------
                         slack                                  5.784    

Slack (MET) :             5.805ns  (required time - arrival time)
  Source:                 clk_wiz_0_inst/num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/num_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.198ns  (logic 1.767ns (42.090%)  route 2.431ns (57.910%))
  Logic Levels:           5  (BUFG=1 CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.565     5.086    clk_wiz_0_inst/clk_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  clk_wiz_0_inst/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clk_wiz_0_inst/num_reg[1]/Q
                         net (fo=1, routed)           0.711     6.253    clk_wiz_0_inst/out[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.349 r  clk_wiz_0_inst/out[0]_BUFG_inst/O
                         net (fo=87, routed)          1.721     8.069    clk_wiz_0_inst/out_BUFG[0]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     8.743 r  clk_wiz_0_inst/num_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.743    clk_wiz_0_inst/num_reg[0]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.857 r  clk_wiz_0_inst/num_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.857    clk_wiz_0_inst/num_reg[4]_i_1_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.971 r  clk_wiz_0_inst/num_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.971    clk_wiz_0_inst/num_reg[8]_i_1_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.284 r  clk_wiz_0_inst/num_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.284    clk_wiz_0_inst/num_reg[12]_i_1_n_4
    SLICE_X36Y47         FDRE                                         r  clk_wiz_0_inst/num_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.446    14.787    clk_wiz_0_inst/clk_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  clk_wiz_0_inst/num_reg[15]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X36Y47         FDRE (Setup_fdre_C_D)        0.062    15.089    clk_wiz_0_inst/num_reg[15]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                          -9.284    
  -------------------------------------------------------------------
                         slack                                  5.805    

Slack (MET) :             5.879ns  (required time - arrival time)
  Source:                 clk_wiz_0_inst/num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/num_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.124ns  (logic 1.693ns (41.051%)  route 2.431ns (58.949%))
  Logic Levels:           5  (BUFG=1 CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.565     5.086    clk_wiz_0_inst/clk_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  clk_wiz_0_inst/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clk_wiz_0_inst/num_reg[1]/Q
                         net (fo=1, routed)           0.711     6.253    clk_wiz_0_inst/out[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.349 r  clk_wiz_0_inst/out[0]_BUFG_inst/O
                         net (fo=87, routed)          1.721     8.069    clk_wiz_0_inst/out_BUFG[0]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     8.743 r  clk_wiz_0_inst/num_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.743    clk_wiz_0_inst/num_reg[0]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.857 r  clk_wiz_0_inst/num_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.857    clk_wiz_0_inst/num_reg[4]_i_1_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.971 r  clk_wiz_0_inst/num_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.971    clk_wiz_0_inst/num_reg[8]_i_1_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.210 r  clk_wiz_0_inst/num_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.210    clk_wiz_0_inst/num_reg[12]_i_1_n_5
    SLICE_X36Y47         FDRE                                         r  clk_wiz_0_inst/num_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.446    14.787    clk_wiz_0_inst/clk_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  clk_wiz_0_inst/num_reg[14]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X36Y47         FDRE (Setup_fdre_C_D)        0.062    15.089    clk_wiz_0_inst/num_reg[14]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                          -9.210    
  -------------------------------------------------------------------
                         slack                                  5.879    

Slack (MET) :             5.895ns  (required time - arrival time)
  Source:                 clk_wiz_0_inst/num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/num_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.108ns  (logic 1.677ns (40.822%)  route 2.431ns (59.178%))
  Logic Levels:           5  (BUFG=1 CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.565     5.086    clk_wiz_0_inst/clk_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  clk_wiz_0_inst/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clk_wiz_0_inst/num_reg[1]/Q
                         net (fo=1, routed)           0.711     6.253    clk_wiz_0_inst/out[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.349 r  clk_wiz_0_inst/out[0]_BUFG_inst/O
                         net (fo=87, routed)          1.721     8.069    clk_wiz_0_inst/out_BUFG[0]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     8.743 r  clk_wiz_0_inst/num_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.743    clk_wiz_0_inst/num_reg[0]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.857 r  clk_wiz_0_inst/num_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.857    clk_wiz_0_inst/num_reg[4]_i_1_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.971 r  clk_wiz_0_inst/num_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.971    clk_wiz_0_inst/num_reg[8]_i_1_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.194 r  clk_wiz_0_inst/num_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.194    clk_wiz_0_inst/num_reg[12]_i_1_n_7
    SLICE_X36Y47         FDRE                                         r  clk_wiz_0_inst/num_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.446    14.787    clk_wiz_0_inst/clk_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  clk_wiz_0_inst/num_reg[12]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X36Y47         FDRE (Setup_fdre_C_D)        0.062    15.089    clk_wiz_0_inst/num_reg[12]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                          -9.194    
  -------------------------------------------------------------------
                         slack                                  5.895    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/rx_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/key_in_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.692%)  route 0.099ns (41.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.596     1.479    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X3Y2           FDCE                                         r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDCE (Prop_fdce_C_Q)         0.141     1.620 r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[0]/Q
                         net (fo=3, routed)           0.099     1.719    key_de/inst/inst/rx_data[0]
    SLICE_X2Y2           FDCE                                         r  key_de/inst/inst/key_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.867     1.994    key_de/inst/inst/clk
    SLICE_X2Y2           FDCE                                         r  key_de/inst/inst/key_in_reg[0]/C
                         clock pessimism             -0.502     1.492    
    SLICE_X2Y2           FDCE (Hold_fdce_C_D)         0.085     1.577    key_de/inst/inst/key_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.186ns (66.948%)  route 0.092ns (33.052%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.594     1.477    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X1Y7           FDCE                                         r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDCE (Prop_fdce_C_Q)         0.141     1.618 r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[8]/Q
                         net (fo=4, routed)           0.092     1.710    key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg_n_0_[8]
    SLICE_X0Y7           LUT6 (Prop_lut6_I3_O)        0.045     1.755 r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.755    key_de/inst/inst/Ps2Interface_i/FSM_onehot_state[1]_i_1_n_0
    SLICE_X0Y7           FDPE                                         r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.865     1.992    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X0Y7           FDPE                                         r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.502     1.490    
    SLICE_X0Y7           FDPE (Hold_fdpe_C_D)         0.092     1.582    key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/ps2_clk_out_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.186ns (66.794%)  route 0.092ns (33.206%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.594     1.477    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X1Y7           FDCE                                         r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDCE (Prop_fdce_C_Q)         0.141     1.618 r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[13]/Q
                         net (fo=4, routed)           0.092     1.711    key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg_n_0_[13]
    SLICE_X0Y7           LUT5 (Prop_lut5_I1_O)        0.045     1.756 r  key_de/inst/inst/Ps2Interface_i/ps2_clk_out_i_1/O
                         net (fo=1, routed)           0.000     1.756    key_de/inst/inst/Ps2Interface_i/ps2_clk_out_next
    SLICE_X0Y7           FDCE                                         r  key_de/inst/inst/Ps2Interface_i/ps2_clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.865     1.992    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X0Y7           FDCE                                         r  key_de/inst/inst/Ps2Interface_i/ps2_clk_out_reg/C
                         clock pessimism             -0.502     1.490    
    SLICE_X0Y7           FDCE (Hold_fdce_C_D)         0.092     1.582    key_de/inst/inst/Ps2Interface_i/ps2_clk_out_reg
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 key_de/inst/inst/tx_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/frame_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.676%)  route 0.102ns (35.324%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.595     1.478    key_de/inst/inst/clk
    SLICE_X0Y3           FDCE                                         r  key_de/inst/inst/tx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDCE (Prop_fdce_C_Q)         0.141     1.619 r  key_de/inst/inst/tx_data_reg[2]/Q
                         net (fo=7, routed)           0.102     1.721    key_de/inst/inst/Ps2Interface_i/tx_data_reg[2]
    SLICE_X1Y3           LUT4 (Prop_lut4_I0_O)        0.045     1.766 r  key_de/inst/inst/Ps2Interface_i/frame[3]_i_1/O
                         net (fo=1, routed)           0.000     1.766    key_de/inst/inst/Ps2Interface_i/p_1_in[3]
    SLICE_X1Y3           FDCE                                         r  key_de/inst/inst/Ps2Interface_i/frame_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.866     1.993    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X1Y3           FDCE                                         r  key_de/inst/inst/Ps2Interface_i/frame_reg[3]/C
                         clock pessimism             -0.502     1.491    
    SLICE_X1Y3           FDCE (Hold_fdce_C_D)         0.091     1.582    key_de/inst/inst/Ps2Interface_i/frame_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 pulse2/signal_delay_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse2/signal_single_pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.567     1.450    pulse2/clk
    SLICE_X8Y0           FDRE                                         r  pulse2/signal_delay_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y0           FDRE (Prop_fdre_C_Q)         0.148     1.598 f  pulse2/signal_delay_reg/Q
                         net (fo=1, routed)           0.059     1.657    key_de/signal_delay_0
    SLICE_X8Y0           LUT2 (Prop_lut2_I1_O)        0.098     1.755 r  key_de/signal_single_pulse_i_1__0/O
                         net (fo=1, routed)           0.000     1.755    pulse2/key_down_reg[42]
    SLICE_X8Y0           FDRE                                         r  pulse2/signal_single_pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.837     1.964    pulse2/clk
    SLICE_X8Y0           FDRE                                         r  pulse2/signal_single_pulse_reg/C
                         clock pessimism             -0.514     1.450    
    SLICE_X8Y0           FDRE (Hold_fdre_C_D)         0.120     1.570    pulse2/signal_single_pulse_reg
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.983%)  route 0.135ns (42.017%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.594     1.477    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X3Y7           FDCE                                         r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDCE (Prop_fdce_C_Q)         0.141     1.618 r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[12]/Q
                         net (fo=18, routed)          0.135     1.753    key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg_n_0_[12]
    SLICE_X2Y7           LUT4 (Prop_lut4_I3_O)        0.045     1.798 r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state[11]_i_1/O
                         net (fo=1, routed)           0.000     1.798    key_de/inst/inst/Ps2Interface_i/FSM_onehot_state[11]_i_1_n_0
    SLICE_X2Y7           FDCE                                         r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.865     1.992    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X2Y7           FDCE                                         r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[11]/C
                         clock pessimism             -0.502     1.490    
    SLICE_X2Y7           FDCE (Hold_fdce_C_D)         0.120     1.610    key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/ps2_data_en_reg_inv/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.012%)  route 0.140ns (42.988%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.594     1.477    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X1Y7           FDCE                                         r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDCE (Prop_fdce_C_Q)         0.141     1.618 f  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[10]/Q
                         net (fo=5, routed)           0.140     1.758    key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg_n_0_[10]
    SLICE_X2Y7           LUT6 (Prop_lut6_I1_O)        0.045     1.803 r  key_de/inst/inst/Ps2Interface_i/ps2_data_en_inv_i_1/O
                         net (fo=1, routed)           0.000     1.803    key_de/inst/inst/Ps2Interface_i/ps2_data_en_next
    SLICE_X2Y7           FDPE                                         r  key_de/inst/inst/Ps2Interface_i/ps2_data_en_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.865     1.992    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X2Y7           FDPE                                         r  key_de/inst/inst/Ps2Interface_i/ps2_data_en_reg_inv/C
                         clock pessimism             -0.499     1.493    
    SLICE_X2Y7           FDPE (Hold_fdpe_C_D)         0.121     1.614    key_de/inst/inst/Ps2Interface_i/ps2_data_en_reg_inv
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 key_de/been_ready_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/op/signal_single_pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.334%)  route 0.108ns (36.666%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.596     1.479    key_de/clk
    SLICE_X0Y1           FDCE                                         r  key_de/been_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDCE (Prop_fdce_C_Q)         0.141     1.620 r  key_de/been_ready_reg/Q
                         net (fo=3, routed)           0.108     1.728    key_de/op/been_ready_reg
    SLICE_X1Y1           LUT2 (Prop_lut2_I0_O)        0.045     1.773 r  key_de/op/signal_single_pulse_i_1__2/O
                         net (fo=1, routed)           0.000     1.773    key_de/op/signal_single_pulse_i_1__2_n_0
    SLICE_X1Y1           FDRE                                         r  key_de/op/signal_single_pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.867     1.994    key_de/op/clk
    SLICE_X1Y1           FDRE                                         r  key_de/op/signal_single_pulse_reg/C
                         clock pessimism             -0.502     1.492    
    SLICE_X1Y1           FDRE (Hold_fdre_C_D)         0.091     1.583    key_de/op/signal_single_pulse_reg
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 pulse3/signal_delay_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse3/signal_single_pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.594     1.477    pulse3/clk
    SLICE_X5Y1           FDRE                                         r  pulse3/signal_delay_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1           FDRE (Prop_fdre_C_Q)         0.128     1.605 f  pulse3/signal_delay_reg/Q
                         net (fo=1, routed)           0.054     1.660    key_de/signal_delay_1
    SLICE_X5Y1           LUT2 (Prop_lut2_I1_O)        0.099     1.759 r  key_de/signal_single_pulse_i_1__1/O
                         net (fo=1, routed)           0.000     1.759    pulse3/key_down_reg[51]
    SLICE_X5Y1           FDRE                                         r  pulse3/signal_single_pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.865     1.992    pulse3/clk
    SLICE_X5Y1           FDRE                                         r  pulse3/signal_single_pulse_reg/C
                         clock pessimism             -0.515     1.477    
    SLICE_X5Y1           FDRE (Hold_fdre_C_D)         0.091     1.568    pulse3/signal_single_pulse_reg
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 sw1/delay_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw1/pulse1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.150%)  route 0.139ns (42.850%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.589     1.472    sw1/clk
    SLICE_X1Y17          FDRE                                         r  sw1/delay_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  sw1/delay_reg[0]/Q
                         net (fo=3, routed)           0.139     1.753    sw1/delay[0]
    SLICE_X2Y18          LUT4 (Prop_lut4_I2_O)        0.045     1.798 r  sw1/debounceSignal/O
                         net (fo=1, routed)           0.000     1.798    sw1/debounceSignal_n_0
    SLICE_X2Y18          FDRE                                         r  sw1/pulse1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.857     1.984    sw1/clk
    SLICE_X2Y18          FDRE                                         r  sw1/pulse1_reg/C
                         clock pessimism             -0.499     1.485    
    SLICE_X2Y18          FDRE (Hold_fdre_C_D)         0.120     1.605    sw1/pulse1_reg
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.192    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y2     key_de/inst/inst/Ps2Interface_i/rx_data_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y3     key_de/inst/inst/Ps2Interface_i/rx_data_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y3     key_de/inst/inst/Ps2Interface_i/rx_data_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y3     key_de/inst/inst/Ps2Interface_i/rx_data_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y3     key_de/inst/inst/Ps2Interface_i/rx_data_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y3     key_de/inst/inst/Ps2Interface_i/rx_valid_reg/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X0Y3     key_de/inst/inst/is_break_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y1     key_de/inst/inst/is_extend_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y2     key_de/inst/inst/key_in_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   clk_wiz_0_inst/num_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk_wiz_0_inst/num_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk_wiz_0_inst/num_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   clk_wiz_0_inst/num_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   clk_wiz_0_inst/num_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   clk_wiz_0_inst/num_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   clk_wiz_0_inst/num_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y48   clk_wiz_0_inst/num_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y48   clk_wiz_0_inst/num_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y48   clk_wiz_0_inst/num_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y2     key_de/inst/inst/Ps2Interface_i/rx_data_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y3     key_de/inst/inst/Ps2Interface_i/rx_data_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y3     key_de/inst/inst/Ps2Interface_i/rx_data_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y3     key_de/inst/inst/Ps2Interface_i/rx_data_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y3     key_de/inst/inst/Ps2Interface_i/rx_data_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y3     key_de/inst/inst/Ps2Interface_i/rx_valid_reg/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y3     key_de/inst/inst/is_break_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y1     key_de/inst/inst/is_extend_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y2     key_de/inst/inst/key_in_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y1     key_de/inst/inst/key_in_reg[1]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.061ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.518ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.061ns  (required time - arrival time)
  Source:                 sw1/pulse2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[114]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.378ns  (logic 0.478ns (20.100%)  route 1.900ns (79.900%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.627     5.148    sw1/clk
    SLICE_X2Y18          FDRE                                         r  sw1/pulse2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.478     5.626 f  sw1/pulse2_reg/Q
                         net (fo=142, routed)         1.900     7.526    key_de/AR[0]
    SLICE_X6Y0           FDCE                                         f  key_de/key_down_reg[114]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.518    14.859    key_de/clk
    SLICE_X6Y0           FDCE                                         r  key_de/key_down_reg[114]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X6Y0           FDCE (Recov_fdce_C_CLR)     -0.496    14.588    key_de/key_down_reg[114]
  -------------------------------------------------------------------
                         required time                         14.588    
                         arrival time                          -7.526    
  -------------------------------------------------------------------
                         slack                                  7.061    

Slack (MET) :             7.101ns  (required time - arrival time)
  Source:                 sw1/pulse2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[107]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.252ns  (logic 0.478ns (21.222%)  route 1.774ns (78.778%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.627     5.148    sw1/clk
    SLICE_X2Y18          FDRE                                         r  sw1/pulse2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.478     5.626 f  sw1/pulse2_reg/Q
                         net (fo=142, routed)         1.774     7.401    key_de/AR[0]
    SLICE_X4Y0           FDCE                                         f  key_de/key_down_reg[107]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.518    14.859    key_de/clk
    SLICE_X4Y0           FDCE                                         r  key_de/key_down_reg[107]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X4Y0           FDCE (Recov_fdce_C_CLR)     -0.582    14.502    key_de/key_down_reg[107]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                          -7.401    
  -------------------------------------------------------------------
                         slack                                  7.101    

Slack (MET) :             7.101ns  (required time - arrival time)
  Source:                 sw1/pulse2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[77]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.252ns  (logic 0.478ns (21.222%)  route 1.774ns (78.778%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.627     5.148    sw1/clk
    SLICE_X2Y18          FDRE                                         r  sw1/pulse2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.478     5.626 f  sw1/pulse2_reg/Q
                         net (fo=142, routed)         1.774     7.401    key_de/AR[0]
    SLICE_X4Y0           FDCE                                         f  key_de/key_down_reg[77]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.518    14.859    key_de/clk
    SLICE_X4Y0           FDCE                                         r  key_de/key_down_reg[77]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X4Y0           FDCE (Recov_fdce_C_CLR)     -0.582    14.502    key_de/key_down_reg[77]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                          -7.401    
  -------------------------------------------------------------------
                         slack                                  7.101    

Slack (MET) :             7.106ns  (required time - arrival time)
  Source:                 sw1/pulse2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[116]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.248ns  (logic 0.478ns (21.263%)  route 1.770ns (78.737%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.627     5.148    sw1/clk
    SLICE_X2Y18          FDRE                                         r  sw1/pulse2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.478     5.626 f  sw1/pulse2_reg/Q
                         net (fo=142, routed)         1.770     7.396    key_de/AR[0]
    SLICE_X5Y0           FDCE                                         f  key_de/key_down_reg[116]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.518    14.859    key_de/clk
    SLICE_X5Y0           FDCE                                         r  key_de/key_down_reg[116]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X5Y0           FDCE (Recov_fdce_C_CLR)     -0.582    14.502    key_de/key_down_reg[116]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                          -7.396    
  -------------------------------------------------------------------
                         slack                                  7.106    

Slack (MET) :             7.106ns  (required time - arrival time)
  Source:                 sw1/pulse2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[117]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.248ns  (logic 0.478ns (21.263%)  route 1.770ns (78.737%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.627     5.148    sw1/clk
    SLICE_X2Y18          FDRE                                         r  sw1/pulse2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.478     5.626 f  sw1/pulse2_reg/Q
                         net (fo=142, routed)         1.770     7.396    key_de/AR[0]
    SLICE_X5Y0           FDCE                                         f  key_de/key_down_reg[117]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.518    14.859    key_de/clk
    SLICE_X5Y0           FDCE                                         r  key_de/key_down_reg[117]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X5Y0           FDCE (Recov_fdce_C_CLR)     -0.582    14.502    key_de/key_down_reg[117]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                          -7.396    
  -------------------------------------------------------------------
                         slack                                  7.106    

Slack (MET) :             7.106ns  (required time - arrival time)
  Source:                 sw1/pulse2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[42]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.248ns  (logic 0.478ns (21.263%)  route 1.770ns (78.737%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.627     5.148    sw1/clk
    SLICE_X2Y18          FDRE                                         r  sw1/pulse2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.478     5.626 f  sw1/pulse2_reg/Q
                         net (fo=142, routed)         1.770     7.396    key_de/AR[0]
    SLICE_X5Y0           FDCE                                         f  key_de/key_down_reg[42]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.518    14.859    key_de/clk
    SLICE_X5Y0           FDCE                                         r  key_de/key_down_reg[42]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X5Y0           FDCE (Recov_fdce_C_CLR)     -0.582    14.502    key_de/key_down_reg[42]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                          -7.396    
  -------------------------------------------------------------------
                         slack                                  7.106    

Slack (MET) :             7.106ns  (required time - arrival time)
  Source:                 sw1/pulse2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[51]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.248ns  (logic 0.478ns (21.263%)  route 1.770ns (78.737%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.627     5.148    sw1/clk
    SLICE_X2Y18          FDRE                                         r  sw1/pulse2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.478     5.626 f  sw1/pulse2_reg/Q
                         net (fo=142, routed)         1.770     7.396    key_de/AR[0]
    SLICE_X5Y0           FDCE                                         f  key_de/key_down_reg[51]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.518    14.859    key_de/clk
    SLICE_X5Y0           FDCE                                         r  key_de/key_down_reg[51]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X5Y0           FDCE (Recov_fdce_C_CLR)     -0.582    14.502    key_de/key_down_reg[51]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                          -7.396    
  -------------------------------------------------------------------
                         slack                                  7.106    

Slack (MET) :             7.269ns  (required time - arrival time)
  Source:                 sw1/pulse2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/rx_data_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.100ns  (logic 0.478ns (22.757%)  route 1.622ns (77.243%))
  Logic Levels:           0  
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.627     5.148    sw1/clk
    SLICE_X2Y18          FDRE                                         r  sw1/pulse2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.478     5.626 f  sw1/pulse2_reg/Q
                         net (fo=142, routed)         1.622     7.249    key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X3Y2           FDCE                                         f  key_de/inst/inst/Ps2Interface_i/rx_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.520    14.861    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X3Y2           FDCE                                         r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[0]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X3Y2           FDCE (Recov_fdce_C_CLR)     -0.582    14.518    key_de/inst/inst/Ps2Interface_i/rx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         14.518    
                         arrival time                          -7.249    
  -------------------------------------------------------------------
                         slack                                  7.269    

Slack (MET) :             7.269ns  (required time - arrival time)
  Source:                 sw1/pulse2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/rx_data_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.100ns  (logic 0.478ns (22.757%)  route 1.622ns (77.243%))
  Logic Levels:           0  
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.627     5.148    sw1/clk
    SLICE_X2Y18          FDRE                                         r  sw1/pulse2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.478     5.626 f  sw1/pulse2_reg/Q
                         net (fo=142, routed)         1.622     7.249    key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X3Y2           FDCE                                         f  key_de/inst/inst/Ps2Interface_i/rx_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.520    14.861    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X3Y2           FDCE                                         r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[1]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X3Y2           FDCE (Recov_fdce_C_CLR)     -0.582    14.518    key_de/inst/inst/Ps2Interface_i/rx_data_reg[1]
  -------------------------------------------------------------------
                         required time                         14.518    
                         arrival time                          -7.249    
  -------------------------------------------------------------------
                         slack                                  7.269    

Slack (MET) :             7.269ns  (required time - arrival time)
  Source:                 sw1/pulse2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/rx_data_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.100ns  (logic 0.478ns (22.757%)  route 1.622ns (77.243%))
  Logic Levels:           0  
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.627     5.148    sw1/clk
    SLICE_X2Y18          FDRE                                         r  sw1/pulse2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.478     5.626 f  sw1/pulse2_reg/Q
                         net (fo=142, routed)         1.622     7.249    key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X3Y2           FDCE                                         f  key_de/inst/inst/Ps2Interface_i/rx_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.520    14.861    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X3Y2           FDCE                                         r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[2]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X3Y2           FDCE (Recov_fdce_C_CLR)     -0.582    14.518    key_de/inst/inst/Ps2Interface_i/rx_data_reg[2]
  -------------------------------------------------------------------
                         required time                         14.518    
                         arrival time                          -7.249    
  -------------------------------------------------------------------
                         slack                                  7.269    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.518ns  (arrival time - required time)
  Source:                 sw1/pulse2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/counter_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.148ns (36.559%)  route 0.257ns (63.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.588     1.471    sw1/clk
    SLICE_X2Y18          FDRE                                         r  sw1/pulse2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.148     1.619 f  sw1/pulse2_reg/Q
                         net (fo=142, routed)         0.257     1.876    key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X7Y18          FDCE                                         f  key_de/inst/inst/Ps2Interface_i/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.855     1.982    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X7Y18          FDCE                                         r  key_de/inst/inst/Ps2Interface_i/counter_reg[3]/C
                         clock pessimism             -0.478     1.504    
    SLICE_X7Y18          FDCE (Remov_fdce_C_CLR)     -0.146     1.358    key_de/inst/inst/Ps2Interface_i/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.358    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.518ns  (arrival time - required time)
  Source:                 sw1/pulse2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/counter_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.148ns (36.559%)  route 0.257ns (63.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.588     1.471    sw1/clk
    SLICE_X2Y18          FDRE                                         r  sw1/pulse2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.148     1.619 f  sw1/pulse2_reg/Q
                         net (fo=142, routed)         0.257     1.876    key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X7Y18          FDCE                                         f  key_de/inst/inst/Ps2Interface_i/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.855     1.982    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X7Y18          FDCE                                         r  key_de/inst/inst/Ps2Interface_i/counter_reg[4]/C
                         clock pessimism             -0.478     1.504    
    SLICE_X7Y18          FDCE (Remov_fdce_C_CLR)     -0.146     1.358    key_de/inst/inst/Ps2Interface_i/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.358    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.518ns  (arrival time - required time)
  Source:                 sw1/pulse2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/counter_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.148ns (36.559%)  route 0.257ns (63.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.588     1.471    sw1/clk
    SLICE_X2Y18          FDRE                                         r  sw1/pulse2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.148     1.619 f  sw1/pulse2_reg/Q
                         net (fo=142, routed)         0.257     1.876    key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X7Y18          FDCE                                         f  key_de/inst/inst/Ps2Interface_i/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.855     1.982    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X7Y18          FDCE                                         r  key_de/inst/inst/Ps2Interface_i/counter_reg[6]/C
                         clock pessimism             -0.478     1.504    
    SLICE_X7Y18          FDCE (Remov_fdce_C_CLR)     -0.146     1.358    key_de/inst/inst/Ps2Interface_i/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.358    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.518ns  (arrival time - required time)
  Source:                 sw1/pulse2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/counter_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.148ns (36.559%)  route 0.257ns (63.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.588     1.471    sw1/clk
    SLICE_X2Y18          FDRE                                         r  sw1/pulse2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.148     1.619 f  sw1/pulse2_reg/Q
                         net (fo=142, routed)         0.257     1.876    key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X7Y18          FDCE                                         f  key_de/inst/inst/Ps2Interface_i/counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.855     1.982    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X7Y18          FDCE                                         r  key_de/inst/inst/Ps2Interface_i/counter_reg[7]/C
                         clock pessimism             -0.478     1.504    
    SLICE_X7Y18          FDCE (Remov_fdce_C_CLR)     -0.146     1.358    key_de/inst/inst/Ps2Interface_i/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.358    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.529ns  (arrival time - required time)
  Source:                 sw1/pulse2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/counter_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.148ns (37.376%)  route 0.248ns (62.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.588     1.471    sw1/clk
    SLICE_X2Y18          FDRE                                         r  sw1/pulse2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.148     1.619 f  sw1/pulse2_reg/Q
                         net (fo=142, routed)         0.248     1.867    key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X3Y18          FDCE                                         f  key_de/inst/inst/Ps2Interface_i/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.857     1.984    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X3Y18          FDCE                                         r  key_de/inst/inst/Ps2Interface_i/counter_reg[5]/C
                         clock pessimism             -0.500     1.484    
    SLICE_X3Y18          FDCE (Remov_fdce_C_CLR)     -0.146     1.338    key_de/inst/inst/Ps2Interface_i/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.338    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.529ns  (arrival time - required time)
  Source:                 sw1/pulse2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/clk_count_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.148ns (37.371%)  route 0.248ns (62.629%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.588     1.471    sw1/clk
    SLICE_X2Y18          FDRE                                         r  sw1/pulse2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.148     1.619 f  sw1/pulse2_reg/Q
                         net (fo=142, routed)         0.248     1.867    key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X0Y19          FDCE                                         f  key_de/inst/inst/Ps2Interface_i/clk_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.856     1.983    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X0Y19          FDCE                                         r  key_de/inst/inst/Ps2Interface_i/clk_count_reg[1]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X0Y19          FDCE (Remov_fdce_C_CLR)     -0.146     1.338    key_de/inst/inst/Ps2Interface_i/clk_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.338    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 sw1/pulse2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/ps2_clk_en_reg_inv/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.148ns (37.371%)  route 0.248ns (62.629%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.588     1.471    sw1/clk
    SLICE_X2Y18          FDRE                                         r  sw1/pulse2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.148     1.619 f  sw1/pulse2_reg/Q
                         net (fo=142, routed)         0.248     1.867    key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X0Y19          FDPE                                         f  key_de/inst/inst/Ps2Interface_i/ps2_clk_en_reg_inv/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.856     1.983    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X0Y19          FDPE                                         r  key_de/inst/inst/Ps2Interface_i/ps2_clk_en_reg_inv/C
                         clock pessimism             -0.499     1.484    
    SLICE_X0Y19          FDPE (Remov_fdpe_C_PRE)     -0.149     1.335    key_de/inst/inst/Ps2Interface_i/ps2_clk_en_reg_inv
  -------------------------------------------------------------------
                         required time                         -1.335    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 sw1/pulse2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/ps2_clk_s_reg/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.148ns (37.371%)  route 0.248ns (62.629%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.588     1.471    sw1/clk
    SLICE_X2Y18          FDRE                                         r  sw1/pulse2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.148     1.619 f  sw1/pulse2_reg/Q
                         net (fo=142, routed)         0.248     1.867    key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X0Y19          FDPE                                         f  key_de/inst/inst/Ps2Interface_i/ps2_clk_s_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.856     1.983    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X0Y19          FDPE                                         r  key_de/inst/inst/Ps2Interface_i/ps2_clk_s_reg/C
                         clock pessimism             -0.499     1.484    
    SLICE_X0Y19          FDPE (Remov_fdpe_C_PRE)     -0.149     1.335    key_de/inst/inst/Ps2Interface_i/ps2_clk_s_reg
  -------------------------------------------------------------------
                         required time                         -1.335    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 sw1/pulse2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/counter_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.148ns (36.954%)  route 0.253ns (63.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.588     1.471    sw1/clk
    SLICE_X2Y18          FDRE                                         r  sw1/pulse2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.148     1.619 f  sw1/pulse2_reg/Q
                         net (fo=142, routed)         0.253     1.872    key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X3Y19          FDCE                                         f  key_de/inst/inst/Ps2Interface_i/counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.856     1.983    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X3Y19          FDCE                                         r  key_de/inst/inst/Ps2Interface_i/counter_reg[12]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X3Y19          FDCE (Remov_fdce_C_CLR)     -0.146     1.338    key_de/inst/inst/Ps2Interface_i/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.338    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.572ns  (arrival time - required time)
  Source:                 sw1/pulse2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/counter_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.148ns (32.254%)  route 0.311ns (67.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.588     1.471    sw1/clk
    SLICE_X2Y18          FDRE                                         r  sw1/pulse2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.148     1.619 f  sw1/pulse2_reg/Q
                         net (fo=142, routed)         0.311     1.930    key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X5Y18          FDCE                                         f  key_de/inst/inst/Ps2Interface_i/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.855     1.982    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X5Y18          FDCE                                         r  key_de/inst/inst/Ps2Interface_i/counter_reg[0]/C
                         clock pessimism             -0.478     1.504    
    SLICE_X5Y18          FDCE (Remov_fdce_C_CLR)     -0.146     1.358    key_de/inst/inst/Ps2Interface_i/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.358    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.572    





