{"vcs1":{"timestamp_begin":1769491142.218707695, "rt":6.08, "ut":5.85, "st":0.17}}
{"vcselab":{"timestamp_begin":1769491148.354515085, "rt":0.31, "ut":0.20, "st":0.07}}
{"link":{"timestamp_begin":1769491148.701935182, "rt":0.23, "ut":0.15, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1769491141.959473347}
{"VCS_COMP_START_TIME": 1769491141.959473347}
{"VCS_COMP_END_TIME": 1769491148.976280317}
{"VCS_USER_OPTIONS": "-full64 -sverilog -ntb_opts uvm -timescale=1ns/1ns -f file.f -o simv"}
{"vcs1": {"peak_mem": 350196}}
{"vcselab": {"peak_mem": 173708}}
