-a "LatticeECP3"
-d LFE3-70E
-t FPBGA672
-s 8
-frequency 200
-optimization_goal Timing
-bram_utilization 100
-ramstyle Auto
-romstyle auto
-dsp_utilization 100
-use_dsp 1
-use_carry_chain 1
-carry_chain_length 0
-force_gsr No
-resource_sharing 1
-propagate_constants 1
-remove_duplicate_regs 1
-mux_style Auto
-max_fanout 1000
-fsm_encoding_style Auto

-fix_gated_clocks 1
-loop_limit 1950



-use_io_insertion 1
-resolve_mixed_drivers 0
-use_io_reg auto


-lpf 1
-lib "work" -vhd "C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/VHDL/TestVideoTop.vhd"
"C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/VHDL/I2cMasterCommands.vhd"
"C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/VHDL/I2CMasterDevice.vhd"
"C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/VHDL/Forth120719/VHDL/ep32Tss.vhd"
"C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/VHDL/Forth120719/VHDL/Forth.vhd"
"C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/VHDL/Forth120719/VHDL/Rx.vhd"
"C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/VHDL/Forth120719/VHDL/Tx.vhd"
"C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/VHDL/Forth120719/VHDL/UartTss.vhd"
"C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/VHDL/SeqBlk1204.vhd"
"C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/IpxLpc/Pll125to100x50.vhd"
"C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/VHDL/Dvi410/Dvi410Cnt.vhd"
"C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/VHDL/Dvi410/Dvi410Conf.vhd"
"C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/VHDL/Dvi410/Dvi410Main.vhd"
"C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/VHDL/Dvi410/Dv i410Request.vhd"
"C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/VHDL/Dvi410/Dvi410Sync.vhd"
"C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/VHDL/Dvi410/Dvi410Timing.vhd"
"C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/vga.vhd"
"C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/VHDL/MIres/mires.vhd"
"C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/IpxLpc/Pll125to159.vhd"
"C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/PllClkto25.vhd"
"C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/VHDL/Simulacion/simulacion.vhd"
"C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/PllClkto120.vhd"
"C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/PllClkto140.vhd"
"C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/PllClkto80.vhd"
"C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/PllClkto34.vhd"
"C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/VHDL/SPI/SPI_in.vhd"
"C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/VHDL/SPI/SPI_out.vhd"
"C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/VHDL/SPI/Spi_slave.vhd"
"C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/VHDL/decodage_generation.vhd"
"C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/VHDL/Top.vhd"
-top Top


-p "C:/lscc/diamond/3.12/ispfpga/ep5c00/data" "C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/A" "C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4"

-ngd "Ext10GenDvi_A.ngd"

