
---------- Begin Simulation Statistics ----------
final_tick                               2108125832265                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 637886                       # Simulator instruction rate (inst/s)
host_mem_usage                                8847560                       # Number of bytes of host memory used
host_op_rate                                  1255325                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1611.24                       # Real time elapsed on the host
host_tick_rate                             1308386409                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1027788100                       # Number of instructions simulated
sim_ops                                    2022631284                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.108126                       # Number of seconds simulated
sim_ticks                                2108125832265                       # Number of ticks simulated
system.cpu0.Branches                          2780018                       # Number of branches fetched
system.cpu0.committedInsts                   27788099                       # Number of instructions committed
system.cpu0.committedOps                     52797721                       # Number of ops (including micro ops) committed
system.cpu0.dtb.rdAccesses                   11113063                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                         5446                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    5557395                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                            8                       # TLB misses on write requests
system.cpu0.idle_fraction                    0.968519                       # Percentage of idle cycles
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                   38902351                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                           46                       # TLB misses on write requests
system.cpu0.not_idle_fraction                0.031481                       # Percentage of non-idle cycles
system.cpu0.numCycles                       199297880                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles              6274123.476597                       # Number of busy cycles
system.cpu0.num_cc_register_reads            13899961                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes           16672913                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts      2779471                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                  1214                       # Number of float alu accesses
system.cpu0.num_fp_insts                         1214                       # number of float instructions
system.cpu0.num_fp_register_reads                1401                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                679                       # number of times the floating registers were written
system.cpu0.num_func_calls                        384                       # number of times a function call or return occured
system.cpu0.num_idle_cycles              193023756.523403                       # Number of idle cycles
system.cpu0.num_int_alu_accesses             52796880                       # Number of integer alu accesses
system.cpu0.num_int_insts                    52796880                       # number of integer instructions
system.cpu0.num_int_register_reads          105592520                       # number of times the integer registers were read
system.cpu0.num_int_register_writes          44459432                       # number of times the integer registers were written
system.cpu0.num_load_insts                   11113060                       # Number of load instructions
system.cpu0.num_mem_refs                     16670454                       # number of memory refs
system.cpu0.num_store_insts                   5557394                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                  336      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                 36126368     68.42%     68.42% # Class of executed instruction
system.cpu0.op_class::IntMult                       5      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::IntDiv                       28      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatAdd                    144      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdAlu                     104      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdCvt                      54      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdMisc                    228      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::MemRead                11113000     21.05%     89.47% # Class of executed instruction
system.cpu0.op_class::MemWrite                5556913     10.52%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                 60      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite               481      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                  52797721                       # Class of executed instruction
system.cpu0.workload.numSyscalls                   12                       # Number of system calls
system.cpu1.Branches                        249709410                       # Number of branches fetched
system.cpu1.committedInsts                 1000000001                       # Number of instructions committed
system.cpu1.committedOps                   1969833563                       # Number of ops (including micro ops) committed
system.cpu1.dtb.rdAccesses                  297990742                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                      5161907                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                   78251653                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                       460150                       # TLB misses on write requests
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                 1233692502                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                      2068591                       # TLB misses on write requests
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                      6330708205                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                6330708205                       # Number of busy cycles
system.cpu1.num_cc_register_reads          1289430024                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes          720644158                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts    207751123                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses               9011719                       # Number of float alu accesses
system.cpu1.num_fp_insts                      9011719                       # number of float instructions
system.cpu1.num_fp_register_reads             6127987                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes            4306441                       # number of times the floating registers were written
system.cpu1.num_func_calls                   28851307                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses           1946828424                       # Number of integer alu accesses
system.cpu1.num_int_insts                  1946828424                       # number of integer instructions
system.cpu1.num_int_register_reads         3837912980                       # number of times the integer registers were read
system.cpu1.num_int_register_writes        1625116369                       # number of times the integer registers were written
system.cpu1.num_load_insts                  297871570                       # Number of load instructions
system.cpu1.num_mem_refs                    376070346                       # number of memory refs
system.cpu1.num_store_insts                  78198776                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass             19997388      1.02%      1.02% # Class of executed instruction
system.cpu1.op_class::IntAlu               1567554031     79.58%     80.59% # Class of executed instruction
system.cpu1.op_class::IntMult                 1760109      0.09%     80.68% # Class of executed instruction
system.cpu1.op_class::IntDiv                  3630669      0.18%     80.87% # Class of executed instruction
system.cpu1.op_class::FloatAdd                 126744      0.01%     80.87% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     80.87% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     80.87% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     80.87% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     80.87% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     80.87% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     80.87% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     80.87% # Class of executed instruction
system.cpu1.op_class::SimdAdd                    6516      0.00%     80.87% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     80.87% # Class of executed instruction
system.cpu1.op_class::SimdAlu                  279800      0.01%     80.89% # Class of executed instruction
system.cpu1.op_class::SimdCmp                     234      0.00%     80.89% # Class of executed instruction
system.cpu1.op_class::SimdCvt                    2856      0.00%     80.89% # Class of executed instruction
system.cpu1.op_class::SimdMisc                 403958      0.02%     80.91% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     80.91% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     80.91% # Class of executed instruction
system.cpu1.op_class::SimdShift                    23      0.00%     80.91% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     80.91% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     80.91% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     80.91% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  5      0.00%     80.91% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     80.91% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     80.91% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                606      0.00%     80.91% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     80.91% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     80.91% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult               276      0.00%     80.91% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     80.91% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 2      0.00%     80.91% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     80.91% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     80.91% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     80.91% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     80.91% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     80.91% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     80.91% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     80.91% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     80.91% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     80.91% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     80.91% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     80.91% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     80.91% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     80.91% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     80.91% # Class of executed instruction
system.cpu1.op_class::MemRead               294446371     14.95%     95.86% # Class of executed instruction
system.cpu1.op_class::MemWrite               73501414      3.73%     99.59% # Class of executed instruction
system.cpu1.op_class::FloatMemRead            3425199      0.17%     99.76% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite           4697362      0.24%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                1969833563                       # Class of executed instruction
system.cpu1.workload.numSyscalls                  231                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       318729                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        899910                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    107947752                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          913                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    215896463                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            913                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2108125832265                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             373075                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        69378                       # Transaction distribution
system.membus.trans_dist::CleanEvict           249351                       # Transaction distribution
system.membus.trans_dist::ReadExReq            208106                       # Transaction distribution
system.membus.trans_dist::ReadExResp           208106                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        373075                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1481091                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1481091                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1481091                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     41635776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     41635776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                41635776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            581181                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  581181    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              581181                       # Request fanout histogram
system.membus.reqLayer4.occupancy          1670978874                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3106834952                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.numPwrStateTransitions                  1                       # Number of power state transitions
system.cpu0.pwrStateResidencyTicks::ON   2108125832265                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2108125832265                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     38901902                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        38901902                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     38901902                       # number of overall hits
system.cpu0.icache.overall_hits::total       38901902                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst          449                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           449                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst          449                       # number of overall misses
system.cpu0.icache.overall_misses::total          449                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst     37456839                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     37456839                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst     37456839                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     37456839                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     38902351                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     38902351                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     38902351                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     38902351                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000012                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000012                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000012                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000012                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 83422.804009                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 83422.804009                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 83422.804009                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 83422.804009                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks           18                       # number of writebacks
system.cpu0.icache.writebacks::total               18                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst          449                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          449                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst          449                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          449                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst     37157805                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     37157805                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst     37157805                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     37157805                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000012                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000012                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000012                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000012                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 82756.804009                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 82756.804009                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 82756.804009                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 82756.804009                       # average overall mshr miss latency
system.cpu0.icache.replacements                    18                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     38901902                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       38901902                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst          449                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          449                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst     37456839                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     37456839                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     38902351                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     38902351                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000012                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000012                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 83422.804009                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 83422.804009                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst          449                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          449                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst     37157805                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     37157805                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 82756.804009                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 82756.804009                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2108125832265                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          428.382470                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           38902351                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              449                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         86642.207127                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            83250                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   428.382470                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.836685                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.836685                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          431                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          431                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.841797                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        311219257                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       311219257                       # Number of data accesses
system.cpu0.icache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu0.icache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu0.icache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2108125832265                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2108125832265                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2108125832265                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu0.itb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu0.itb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 2108125832265                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2108125832265                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2108125832265                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu0.dtb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu0.dtb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2108125832265                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     16322542                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16322542                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     16322542                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16322542                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       347916                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        347916                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       347916                       # number of overall misses
system.cpu0.dcache.overall_misses::total       347916                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  29549278809                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  29549278809                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  29549278809                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  29549278809                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     16670458                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16670458                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     16670458                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16670458                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.020870                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.020870                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.020870                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.020870                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 84932.221597                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 84932.221597                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 84932.221597                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 84932.221597                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks          532                       # number of writebacks
system.cpu0.dcache.writebacks::total              532                       # number of writebacks
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       347916                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       347916                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       347916                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       347916                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  29317566753                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  29317566753                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  29317566753                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  29317566753                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.020870                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.020870                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.020870                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.020870                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 84266.221597                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 84266.221597                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 84266.221597                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 84266.221597                       # average overall mshr miss latency
system.cpu0.dcache.replacements                347908                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     10765403                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10765403                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       347660                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       347660                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data  29538449649                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  29538449649                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     11113063                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11113063                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.031284                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031284                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 84963.612866                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 84963.612866                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       347660                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       347660                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  29306908089                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  29306908089                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.031284                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.031284                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 84297.612866                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 84297.612866                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      5557139                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       5557139                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data          256                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          256                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data     10829160                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     10829160                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      5557395                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      5557395                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.000046                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000046                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 42301.406250                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 42301.406250                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data          256                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          256                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data     10658664                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     10658664                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.000046                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000046                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 41635.406250                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 41635.406250                       # average WriteReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2108125832265                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse            7.999997                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           16670458                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           347916                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            47.915181                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           165168                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     7.999997                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     1.000000                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        133711580                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       133711580                       # Number of data accesses
system.cpu0.dcache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu0.dcache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu0.dcache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu1.numPwrStateTransitions                  1                       # Number of power state transitions
system.cpu1.pwrStateResidencyTicks::ON   2108125832265                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2108125832265                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst   1225990358                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total      1225990358                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst   1225990358                       # number of overall hits
system.cpu1.icache.overall_hits::total     1225990358                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst      7702144                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       7702144                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst      7702144                       # number of overall misses
system.cpu1.icache.overall_misses::total      7702144                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst  77721035832                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total  77721035832                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst  77721035832                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total  77721035832                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst   1233692502                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total   1233692502                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst   1233692502                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total   1233692502                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.006243                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.006243                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.006243                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.006243                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 10090.831310                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 10090.831310                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 10090.831310                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 10090.831310                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks      7701632                       # number of writebacks
system.cpu1.icache.writebacks::total          7701632                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst      7702144                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total      7702144                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst      7702144                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total      7702144                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst  72591407928                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total  72591407928                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst  72591407928                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total  72591407928                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.006243                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.006243                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.006243                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.006243                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst  9424.831310                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total  9424.831310                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst  9424.831310                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total  9424.831310                       # average overall mshr miss latency
system.cpu1.icache.replacements               7701632                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst   1225990358                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total     1225990358                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst      7702144                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      7702144                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst  77721035832                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total  77721035832                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst   1233692502                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total   1233692502                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.006243                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.006243                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 10090.831310                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 10090.831310                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst      7702144                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total      7702144                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst  72591407928                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total  72591407928                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.006243                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.006243                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst  9424.831310                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total  9424.831310                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2108125832265                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          511.986241                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs         1233692502                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          7702144                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           160.175206                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            88245                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   511.986241                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999973                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999973                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1          380                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           28                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           30                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses       9877242160                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses      9877242160                       # Number of data accesses
system.cpu1.icache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu1.icache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu1.icache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2108125832265                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2108125832265                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2108125832265                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu1.itb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu1.itb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 2108125832265                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2108125832265                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2108125832265                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu1.dtb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu1.dtb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2108125832265                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    276344193                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       276344193                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    276344193                       # number of overall hits
system.cpu1.dcache.overall_hits::total      276344193                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     99898202                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      99898202                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     99898202                       # number of overall misses
system.cpu1.dcache.overall_misses::total     99898202                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1029963006333                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1029963006333                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1029963006333                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1029963006333                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    376242395                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    376242395                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    376242395                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    376242395                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.265516                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.265516                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.265516                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.265516                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 10310.125565                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 10310.125565                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 10310.125565                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 10310.125565                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     74354526                       # number of writebacks
system.cpu1.dcache.writebacks::total         74354526                       # number of writebacks
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     99898202                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     99898202                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     99898202                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     99898202                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 963430803801                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 963430803801                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 963430803801                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 963430803801                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.265516                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.265516                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.265516                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.265516                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data  9644.125565                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total  9644.125565                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data  9644.125565                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total  9644.125565                       # average overall mshr miss latency
system.cpu1.dcache.replacements              99898194                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    212923353                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      212923353                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     85067389                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     85067389                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 858659106042                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 858659106042                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    297990742                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    297990742                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.285470                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.285470                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 10093.869297                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 10093.869297                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     85067389                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     85067389                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 802004224968                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 802004224968                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.285470                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.285470                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data  9427.869297                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total  9427.869297                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data     63420840                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      63420840                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data     14830813                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total     14830813                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 171303900291                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 171303900291                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     78251653                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     78251653                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.189527                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.189527                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 11550.540101                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 11550.540101                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data     14830813                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total     14830813                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 161426578833                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 161426578833                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.189527                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.189527                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 10884.540101                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 10884.540101                       # average WriteReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2108125832265                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse            7.999997                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          376242395                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         99898202                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             3.766258                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           170163                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     7.999997                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     1.000000                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       3109837362                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      3109837362                       # Number of data accesses
system.cpu1.dcache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu1.dcache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu1.dcache.tags.repl_valid_data             0                       # Number of global replacements
system.l2.pwrStateResidencyTicks::UNDEFINED 2108125832265                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.data                 462                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst             7694001                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data            99673067                       # number of demand (read+write) hits
system.l2.demand_hits::total                107367530                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.data                462                       # number of overall hits
system.l2.overall_hits::.cpu1.inst            7694001                       # number of overall hits
system.l2.overall_hits::.cpu1.data           99673067                       # number of overall hits
system.l2.overall_hits::total               107367530                       # number of overall hits
system.l2.demand_misses::.cpu0.inst               449                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            347454                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              8143                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            225135                       # number of demand (read+write) misses
system.l2.demand_misses::total                 581181                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst              449                       # number of overall misses
system.l2.overall_misses::.cpu0.data           347454                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             8143                       # number of overall misses
system.l2.overall_misses::.cpu1.data           225135                       # number of overall misses
system.l2.overall_misses::total                581181                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst     36697599                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  28957831848                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    681967017                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  18861579873                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      48538076337                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst     36697599                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  28957831848                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    681967017                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  18861579873                       # number of overall miss cycles
system.l2.overall_miss_latency::total     48538076337                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst             449                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          347916                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst         7702144                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        99898202                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            107948711                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst            449                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         347916                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst        7702144                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       99898202                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           107948711                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst              1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.998672                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.001057                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.002254                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.005384                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst             1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.998672                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.001057                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.002254                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.005384                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81731.846325                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 83342.922655                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 83748.866143                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 83778.976494                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83516.282083                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81731.846325                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 83342.922655                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 83748.866143                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 83778.976494                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83516.282083                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               69378                       # number of writebacks
system.l2.writebacks::total                     69378                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst          449                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       347454                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         8143                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       225135                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            581181                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst          449                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       347454                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         8143                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       225135                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           581181                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst     33633259                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  26586097461                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    626389285                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  17324822540                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  44570942545                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst     33633259                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  26586097461                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    626389285                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  17324822540                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  44570942545                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.998672                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.001057                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.002254                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.005384                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.998672                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.001057                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.002254                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.005384                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 74907.035635                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 76516.884137                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 76923.650375                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 76953.039465                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76690.295355                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 74907.035635                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 76516.884137                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 76923.650375                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 76953.039465                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76690.295355                       # average overall mshr miss latency
system.l2.replacements                         319642                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     74355058                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         74355058                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     74355058                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     74355058                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      7701650                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          7701650                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      7701650                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      7701650                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu0.data              141                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data         14622822                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total              14622963                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data            115                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         207991                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              208106                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data      9190134                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  17589261132                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   17598451266                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data          256                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data     14830813                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          14831069                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.449219                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.014024                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.014032                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 79914.208696                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 84567.414609                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84564.843234                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data          115                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       207991                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         208106                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data      8405308                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  16169536807                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  16177942115                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.449219                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.014024                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.014032                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 73089.634783                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 77741.521542                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 77738.950895                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu1.inst       7694001                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            7694001                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst          449                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         8143                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             8592                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst     36697599                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    681967017                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    718664616                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst          449                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst      7702144                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        7702593                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.001057                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.001115                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81731.846325                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 83748.866143                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83643.460894                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst          449                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         8143                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         8592                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst     33633259                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    626389285                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    660022544                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.001057                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.001115                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 74907.035635                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 76923.650375                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76818.266294                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data          321                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data     85050245                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          85050566                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       347339                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data        17144                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          364483                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  28948641714                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data   1272318741                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  30220960455                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       347660                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     85067389                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      85415049                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.999077                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.000202                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.004267                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 83344.057863                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 74213.645649                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82914.595345                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       347339                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data        17144                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       364483                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  26577692153                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data   1155285733                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  27732977886                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.999077                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.000202                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.004267                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 76518.018861                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 67387.175280                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76088.536052                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2108125832265                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 259431.688155                       # Cycle average of tags in use
system.l2.tags.total_refs                   215896463                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    581786                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    371.092572                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     76000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     279.407895                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst      218.459344                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data    163339.155231                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst     3420.187800                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data    92174.477884                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001066                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000833                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.623089                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.013047                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.351618                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.989653                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024        262144                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           61                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          652                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4       261421                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                3454925194                       # Number of tag accesses
system.l2.tags.data_accesses               3454925194                       # Number of data accesses
system.l2.tags.repl_invalid                         0                       # Number of initial replacements
system.l2.tags.repl_valid_tag                       0                       # Number of local replacements
system.l2.tags.repl_valid_data                      0                       # Number of global replacements
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2108125832265                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst         28736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      22237056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        521152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      14408640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           37195584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst        28736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       521152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        549888                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      4440192                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4440192                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst            449                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         347454                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           8143                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         225135                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              581181                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        69378                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              69378                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst            13631                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         10548258                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           247211                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data          6834810                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              17643911                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst        13631                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       247211                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           260842                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2106227                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              2106227                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2106227                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst           13631                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        10548258                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          247211                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data         6834810                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             19750138                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     69376.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples       449.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    347454.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      8143.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    220817.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000031652                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.083534577488                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3862                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3862                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1763701                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              65484                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      581181                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      69378                       # Number of write requests accepted
system.mem_ctrls.readBursts                    581181                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    69378                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   4318                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     2                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             18015                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             18037                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             18005                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             18067                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             18076                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             18016                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             18016                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             18027                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             18009                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             18004                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            18030                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            17990                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            18013                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            17999                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            18043                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            18042                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::16            18046                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::17            18041                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::18            18056                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::19            18069                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::20            18040                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::21            18005                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::22            18006                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::23            18032                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::24            17998                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::25            18014                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::26            18000                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::27            18020                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::28            18017                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::29            18065                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::30            18014                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::31            18051                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2148                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2199                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2117                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2121                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2276                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2150                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2210                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2149                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2149                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2118                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2150                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2214                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2110                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2180                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2182                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2135                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::16             2143                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::17             2138                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::18             2206                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::19             2169                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::20             2191                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::21             2149                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::22             2136                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::23             2227                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::24             2152                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::25             2190                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::26             2120                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::27             2172                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::28             2179                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::29             2171                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::30             2182                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::31             2186                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      55.43                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  11811731832                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1922107516                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             21902219428                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     20475.80                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37967.80                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                  0.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                581181                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                69378                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  566882                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    9981                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   3763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   3766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   3863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   3863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   3863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   3863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   3863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   3863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   3863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   3863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   3862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   3862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   3862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   3862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   3862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   3862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   3862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                   3862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       646182                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean            64                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    64.000000                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-71       646182    100.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       646182                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3862                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     149.365873                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     57.019323                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   3909.396006                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095         3860     99.95%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191            1      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::241664-245759            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3862                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3862                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.948990                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.946032                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.314112                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               97      2.51%      2.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      0.08%      2.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3762     97.41%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3862                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               36919232                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  276352                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4436416                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                37195584                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4440192                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        17.51                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         2.10                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     17.64                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      2.11                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.10                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.09                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  2108116407033                       # Total gap between requests
system.mem_ctrls.avgGap                    3240469.21                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst        28736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     22237056                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       521152                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     14132288                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      4436416                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 13631.064882462751                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 10548258.391249917448                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 247211.049750321137                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 6703721.278732243925                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2104436.050306092482                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst          449                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       347454                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         8143                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       225135                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        69378                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     16022686                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  13041614737                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    307085152                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data   8537496853                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 114620894509504                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     35685.27                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     37534.80                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     37711.55                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     37921.68                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 1652121630.91                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                     0.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         503966932.559446                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         889695469.402829                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        791256026.938445                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy       81885192.816001                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     182997352031.841034                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     47598913407.669907                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     655232108339.715210                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       888095177407.585815                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        421.272376                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 1999711488983                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  94767400000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  13646943282                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         503673769.871447                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         889177924.503631                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        791022880.234447                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       81642210.048001                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     182997352031.841034                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     47596540901.052399                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     655233746212.307617                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       888093155936.503662                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        421.271417                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 1999717431600                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  94767400000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  13641000665                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2108125832265                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          93117642                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     74424436                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      7701650                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        26141308                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         14831069                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        14831069                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       7702593                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     85415049                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side          916                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1043740                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side     23105920                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side    299694598                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             323845174                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        29888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     22300672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    985841664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side  11152174592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            12160346816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          319642                       # Total snoops (count)
system.tol2bus.snoopTraffic                   4440192                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        108268353                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000008                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.002904                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              108267440    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    913      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          108268353                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       126543289707                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       99798303798                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             4.7                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy        7694441856                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         349532528                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            450543                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
