#-----------------------------------------------------------
# Vivado v2022.2.2 (64-bit)
# SW Build 3788238 on Tue Feb 21 19:59:23 MST 2023
# IP Build 3783773 on Tue Feb 21 23:41:56 MST 2023
# Start of session at: Sun Jun 16 12:37:09 2024
# Process ID: 3618
# Current directory: /mnt/Shared/SoC/Vivado/2_homework
# Command line: vivado
# Log file: /mnt/Shared/SoC/Vivado/2_homework/vivado.log
# Journal file: /mnt/Shared/SoC/Vivado/2_homework/vivado.jou
# Running On: tony-ubuntu, OS: Linux, CPU Frequency: 1536.999 MHz, CPU Physical cores: 14, Host memory: 33372 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at /home/tony/tools/xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at /home/tony/tools/xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at /home/tony/tools/xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at /home/tony/tools/xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.2/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at /home/tony/tools/xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.3/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.4 available at /home/tony/tools/xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.4/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at /home/tony/tools/xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at /home/tony/tools/xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at /home/tony/tools/xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at /home/tony/tools/xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at /home/tony/tools/xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at /home/tony/tools/xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.0 available at /home/tony/tools/xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.0/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.1 available at /home/tony/tools/xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.1/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at /home/tony/tools/xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.3 available at /home/tony/tools/xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.4 available at /home/tony/tools/xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at /home/tony/tools/xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at /home/tony/tools/xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at /home/tony/tools/xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at /home/tony/tools/xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at /home/tony/tools/xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at /home/tony/tools/xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at /home/tony/tools/xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at /home/tony/tools/xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at /home/tony/tools/xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at /home/tony/tools/xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at /home/tony/tools/xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at /home/tony/tools/xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at /home/tony/tools/xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at /home/tony/tools/xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at /home/tony/tools/xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /home/tony/tools/xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at /home/tony/tools/xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /home/tony/tools/xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at /home/tony/tools/xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at /home/tony/tools/xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at /home/tony/tools/xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /home/tony/tools/xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at /home/tony/tools/xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at /home/tony/tools/xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at /home/tony/tools/xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at /home/tony/tools/xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at /home/tony/tools/xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /home/tony/tools/xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /home/tony/tools/xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /home/tony/tools/xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at /home/tony/tools/xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at /home/tony/tools/xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at /home/tony/tools/xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at /home/tony/tools/xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at /home/tony/tools/xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at /home/tony/tools/xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at /home/tony/tools/xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at /home/tony/tools/xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at /home/tony/tools/xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at /home/tony/tools/xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at /home/tony/tools/xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at /home/tony/tools/xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /home/tony/tools/xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at /home/tony/tools/xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /home/tony/tools/xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /home/tony/tools/xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /home/tony/tools/xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project /mnt/Shared/SoC/Vivado/2_homework/2_homework.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/tony/tools/xilinx/Vivado/2022.2/data/ip'.
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file '/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe' provided. It will be converted relative to IP Instance files '../../../../2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe'
set_property CONFIG.Coe_File {/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe} [get_ips ram_2port_2048x32]
INFO: [IP_Flow 19-3484] Absolute path of file '/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe' provided. It will be converted relative to IP Instance files 'insts_data_test.coe'
generate_target all [get_files  /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ram_2port_2048x32'...
catch { config_ip_cache -export [get_ips -all ram_2port_2048x32] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ram_2port_2048x32
export_ip_user_files -of_objects [get_files /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci] -no_script -sync -force -quiet
reset_run ram_2port_2048x32_synth_1
launch_runs ram_2port_2048x32_synth_1 -jobs 20
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ram_2port_2048x32
[Sun Jun 16 12:47:03 2024] Launched ram_2port_2048x32_synth_1...
Run output will be captured here: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/ram_2port_2048x32_synth_1/runme.log
export_simulation -of_objects [get_files /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci] -directory /mnt/Shared/SoC/Vivado/2_homework/2_homework.ip_user_files/sim_scripts -ip_user_files_dir /mnt/Shared/SoC/Vivado/2_homework/2_homework.ip_user_files -ipstatic_source_dir /mnt/Shared/SoC/Vivado/2_homework/2_homework.ip_user_files/ipstatic -lib_map_path [list {modelsim=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/modelsim} {questa=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/questa} {xcelium=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/xcelium} {vcs=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/vcs} {riviera=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
INFO: [Project 1-1161] Replacing file /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/utils_1/imports/synth_1/RV32I_SoC.dcp with file /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/synth_1/RV32I_SoC.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 20
[Sun Jun 16 12:47:09 2024] Launched ram_2port_2048x32_synth_1, synth_1...
Run output will be captured here:
ram_2port_2048x32_synth_1: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/ram_2port_2048x32_synth_1/runme.log
synth_1: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/synth_1/runme.log
[Sun Jun 16 12:47:09 2024] Launched impl_1...
Run output will be captured here: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/utils_1/imports/synth_1/RV32I_SoC.dcp with file /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/synth_1/RV32I_SoC.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 20
[Sun Jun 16 12:50:25 2024] Launched synth_1...
Run output will be captured here: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/synth_1/runme.log
[Sun Jun 16 12:50:25 2024] Launched impl_1...
Run output will be captured here: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/utils_1/imports/synth_1/RV32I_SoC.dcp with file /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/synth_1/RV32I_SoC.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 20
[Sun Jun 16 14:02:22 2024] Launched synth_1...
Run output will be captured here: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/synth_1/runme.log
[Sun Jun 16 14:02:22 2024] Launched impl_1...
Run output will be captured here: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.2.2
  **** Build date : Feb 21 2023 at 20:10:32
    ** Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.2
  ****** Build date   : Feb 16 2023-14:18:16
    **** Build number : 2022.2.2.1676524696
      ** Copyright 2017-2024 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351B7BD50A
set_property PROGRAM.FILE {/mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/RV32I_SoC.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/RV32I_SoC.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/utils_1/imports/synth_1/RV32I_SoC.dcp with file /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/synth_1/RV32I_SoC.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 20
[Sun Jun 16 14:17:41 2024] Launched synth_1...
Run output will be captured here: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/synth_1/runme.log
[Sun Jun 16 14:17:41 2024] Launched impl_1...
Run output will be captured here: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/runme.log
close_hw_manager
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.2.2
  **** Build date : Feb 21 2023 at 20:10:32
    ** Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.2
  ****** Build date   : Feb 16 2023-14:18:16
    **** Build number : 2022.2.2.1676524696
      ** Copyright 2017-2024 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351B7BD50A
set_property PROGRAM.FILE {/mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/RV32I_SoC.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/RV32I_SoC.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
INFO: [Project 1-1161] Replacing file /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/utils_1/imports/synth_1/RV32I_SoC.dcp with file /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/synth_1/RV32I_SoC.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 20
[Sun Jun 16 14:27:09 2024] Launched synth_1...
Run output will be captured here: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/synth_1/runme.log
[Sun Jun 16 14:27:09 2024] Launched impl_1...
Run output will be captured here: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.2.2
  **** Build date : Feb 21 2023 at 20:10:32
    ** Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.2
  ****** Build date   : Feb 16 2023-14:18:16
    **** Build number : 2022.2.2.1676524696
      ** Copyright 2017-2024 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351B7BD50A
set_property PROGRAM.FILE {/mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/RV32I_SoC.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/RV32I_SoC.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file '/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe' provided. It will be converted relative to IP Instance files '../../../../2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe'
set_property CONFIG.Coe_File {/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe} [get_ips ram_2port_2048x32]
INFO: [IP_Flow 19-3484] Absolute path of file '/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe' provided. It will be converted relative to IP Instance files 'insts_data_test.coe'
generate_target all [get_files  /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ram_2port_2048x32'...
catch { config_ip_cache -export [get_ips -all ram_2port_2048x32] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ram_2port_2048x32
export_ip_user_files -of_objects [get_files /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci] -no_script -sync -force -quiet
reset_run ram_2port_2048x32_synth_1
launch_runs ram_2port_2048x32_synth_1 -jobs 20
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ram_2port_2048x32
[Sun Jun 16 14:30:13 2024] Launched ram_2port_2048x32_synth_1...
Run output will be captured here: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/ram_2port_2048x32_synth_1/runme.log
export_simulation -of_objects [get_files /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci] -directory /mnt/Shared/SoC/Vivado/2_homework/2_homework.ip_user_files/sim_scripts -ip_user_files_dir /mnt/Shared/SoC/Vivado/2_homework/2_homework.ip_user_files -ipstatic_source_dir /mnt/Shared/SoC/Vivado/2_homework/2_homework.ip_user_files/ipstatic -lib_map_path [list {modelsim=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/modelsim} {questa=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/questa} {xcelium=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/xcelium} {vcs=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/vcs} {riviera=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
INFO: [Project 1-1161] Replacing file /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/utils_1/imports/synth_1/RV32I_SoC.dcp with file /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/synth_1/RV32I_SoC.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 20
[Sun Jun 16 14:30:18 2024] Launched ram_2port_2048x32_synth_1, synth_1...
Run output will be captured here:
ram_2port_2048x32_synth_1: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/ram_2port_2048x32_synth_1/runme.log
synth_1: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/synth_1/runme.log
[Sun Jun 16 14:30:18 2024] Launched impl_1...
Run output will be captured here: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.2.2
  **** Build date : Feb 21 2023 at 20:10:32
    ** Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.2
  ****** Build date   : Feb 16 2023-14:18:16
    **** Build number : 2022.2.2.1676524696
      ** Copyright 2017-2024 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351B7BD50A
set_property PROGRAM.FILE {/mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/RV32I_SoC.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/RV32I_SoC.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file '/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe' provided. It will be converted relative to IP Instance files '../../../../2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe'
set_property CONFIG.Coe_File {/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe} [get_ips ram_2port_2048x32]
INFO: [IP_Flow 19-3484] Absolute path of file '/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe' provided. It will be converted relative to IP Instance files 'insts_data_test.coe'
generate_target all [get_files  /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ram_2port_2048x32'...
catch { config_ip_cache -export [get_ips -all ram_2port_2048x32] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ram_2port_2048x32
export_ip_user_files -of_objects [get_files /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci] -no_script -sync -force -quiet
reset_run ram_2port_2048x32_synth_1
launch_runs ram_2port_2048x32_synth_1 -jobs 20
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ram_2port_2048x32
[Sun Jun 16 14:37:37 2024] Launched ram_2port_2048x32_synth_1...
Run output will be captured here: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/ram_2port_2048x32_synth_1/runme.log
export_simulation -of_objects [get_files /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci] -directory /mnt/Shared/SoC/Vivado/2_homework/2_homework.ip_user_files/sim_scripts -ip_user_files_dir /mnt/Shared/SoC/Vivado/2_homework/2_homework.ip_user_files -ipstatic_source_dir /mnt/Shared/SoC/Vivado/2_homework/2_homework.ip_user_files/ipstatic -lib_map_path [list {modelsim=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/modelsim} {questa=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/questa} {xcelium=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/xcelium} {vcs=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/vcs} {riviera=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
INFO: [Project 1-1161] Replacing file /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/utils_1/imports/synth_1/RV32I_SoC.dcp with file /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/synth_1/RV32I_SoC.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 20
[Sun Jun 16 14:37:41 2024] Launched ram_2port_2048x32_synth_1, synth_1...
Run output will be captured here:
ram_2port_2048x32_synth_1: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/ram_2port_2048x32_synth_1/runme.log
synth_1: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/synth_1/runme.log
[Sun Jun 16 14:37:41 2024] Launched impl_1...
Run output will be captured here: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.2.2
  **** Build date : Feb 21 2023 at 20:10:32
    ** Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.2
  ****** Build date   : Feb 16 2023-14:18:16
    **** Build number : 2022.2.2.1676524696
      ** Copyright 2017-2024 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351B7BD50A
set_property PROGRAM.FILE {/mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/RV32I_SoC.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/RV32I_SoC.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file '/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe' provided. It will be converted relative to IP Instance files '../../../../2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe'
set_property CONFIG.Coe_File {/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe} [get_ips ram_2port_2048x32]
INFO: [IP_Flow 19-3484] Absolute path of file '/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe' provided. It will be converted relative to IP Instance files 'insts_data_test.coe'
generate_target all [get_files  /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ram_2port_2048x32'...
catch { config_ip_cache -export [get_ips -all ram_2port_2048x32] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ram_2port_2048x32
export_ip_user_files -of_objects [get_files /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci] -no_script -sync -force -quiet
reset_run ram_2port_2048x32_synth_1
launch_runs ram_2port_2048x32_synth_1 -jobs 20
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ram_2port_2048x32
[Sun Jun 16 14:42:28 2024] Launched ram_2port_2048x32_synth_1...
Run output will be captured here: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/ram_2port_2048x32_synth_1/runme.log
export_simulation -of_objects [get_files /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci] -directory /mnt/Shared/SoC/Vivado/2_homework/2_homework.ip_user_files/sim_scripts -ip_user_files_dir /mnt/Shared/SoC/Vivado/2_homework/2_homework.ip_user_files -ipstatic_source_dir /mnt/Shared/SoC/Vivado/2_homework/2_homework.ip_user_files/ipstatic -lib_map_path [list {modelsim=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/modelsim} {questa=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/questa} {xcelium=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/xcelium} {vcs=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/vcs} {riviera=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
INFO: [Project 1-1161] Replacing file /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/utils_1/imports/synth_1/RV32I_SoC.dcp with file /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/synth_1/RV32I_SoC.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 20
[Sun Jun 16 14:42:32 2024] Launched ram_2port_2048x32_synth_1, synth_1...
Run output will be captured here:
ram_2port_2048x32_synth_1: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/ram_2port_2048x32_synth_1/runme.log
synth_1: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/synth_1/runme.log
[Sun Jun 16 14:42:32 2024] Launched impl_1...
Run output will be captured here: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.2.2
  **** Build date : Feb 21 2023 at 20:10:32
    ** Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.2
  ****** Build date   : Feb 16 2023-14:18:16
    **** Build number : 2022.2.2.1676524696
      ** Copyright 2017-2024 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351B7BD50A
set_property PROGRAM.FILE {/mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/RV32I_SoC.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/RV32I_SoC.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file '/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe' provided. It will be converted relative to IP Instance files '../../../../2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe'
set_property CONFIG.Coe_File {/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe} [get_ips ram_2port_2048x32]
INFO: [IP_Flow 19-3484] Absolute path of file '/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe' provided. It will be converted relative to IP Instance files 'insts_data_test.coe'
generate_target all [get_files  /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ram_2port_2048x32'...
catch { config_ip_cache -export [get_ips -all ram_2port_2048x32] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ram_2port_2048x32
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 4d846617e81761ca to dir: /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/ip/2022.2.2/4/d/4d846617e81761ca/ram_2port_2048x32.dcp to /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/ip/2022.2.2/4/d/4d846617e81761ca/ram_2port_2048x32_sim_netlist.v to /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/ip/2022.2.2/4/d/4d846617e81761ca/ram_2port_2048x32_sim_netlist.vhdl to /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/ip/2022.2.2/4/d/4d846617e81761ca/ram_2port_2048x32_stub.v to /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/ip/2022.2.2/4/d/4d846617e81761ca/ram_2port_2048x32_stub.vhdl to /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP ram_2port_2048x32, cache-ID = 4d846617e81761ca; cache size = 9.769 MB.
catch { [ delete_ip_run [get_ips -all ram_2port_2048x32] ] }
INFO: [Project 1-386] Moving file '/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci' from fileset 'ram_2port_2048x32' to fileset 'sources_1'.
export_ip_user_files -of_objects [get_files /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci'
export_simulation -of_objects [get_files /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci] -directory /mnt/Shared/SoC/Vivado/2_homework/2_homework.ip_user_files/sim_scripts -ip_user_files_dir /mnt/Shared/SoC/Vivado/2_homework/2_homework.ip_user_files -ipstatic_source_dir /mnt/Shared/SoC/Vivado/2_homework/2_homework.ip_user_files/ipstatic -lib_map_path [list {modelsim=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/modelsim} {questa=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/questa} {xcelium=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/xcelium} {vcs=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/vcs} {riviera=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
INFO: [Project 1-1161] Replacing file /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/utils_1/imports/synth_1/RV32I_SoC.dcp with file /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/synth_1/RV32I_SoC.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 20
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci' is already up-to-date
[Sun Jun 16 14:50:23 2024] Launched synth_1...
Run output will be captured here: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/synth_1/runme.log
[Sun Jun 16 14:50:23 2024] Launched impl_1...
Run output will be captured here: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.2.2
  **** Build date : Feb 21 2023 at 20:10:32
    ** Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.2
  ****** Build date   : Feb 16 2023-14:18:16
    **** Build number : 2022.2.2.1676524696
      ** Copyright 2017-2024 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351B7BD50A
set_property PROGRAM.FILE {/mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/RV32I_SoC.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/RV32I_SoC.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file '/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe' provided. It will be converted relative to IP Instance files '../../../../2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe'
set_property CONFIG.Coe_File {/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe} [get_ips ram_2port_2048x32]
INFO: [IP_Flow 19-3484] Absolute path of file '/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe' provided. It will be converted relative to IP Instance files 'insts_data_test.coe'
generate_target all [get_files  /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ram_2port_2048x32'...
catch { config_ip_cache -export [get_ips -all ram_2port_2048x32] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ram_2port_2048x32
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry d51b0d4c90f0b9fb to dir: /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/ip/2022.2.2/d/5/d51b0d4c90f0b9fb/ram_2port_2048x32.dcp to /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/ip/2022.2.2/d/5/d51b0d4c90f0b9fb/ram_2port_2048x32_sim_netlist.v to /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/ip/2022.2.2/d/5/d51b0d4c90f0b9fb/ram_2port_2048x32_sim_netlist.vhdl to /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/ip/2022.2.2/d/5/d51b0d4c90f0b9fb/ram_2port_2048x32_stub.v to /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/ip/2022.2.2/d/5/d51b0d4c90f0b9fb/ram_2port_2048x32_stub.vhdl to /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP ram_2port_2048x32, cache-ID = d51b0d4c90f0b9fb; cache size = 9.769 MB.
export_ip_user_files -of_objects [get_files /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci'
export_simulation -of_objects [get_files /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci] -directory /mnt/Shared/SoC/Vivado/2_homework/2_homework.ip_user_files/sim_scripts -ip_user_files_dir /mnt/Shared/SoC/Vivado/2_homework/2_homework.ip_user_files -ipstatic_source_dir /mnt/Shared/SoC/Vivado/2_homework/2_homework.ip_user_files/ipstatic -lib_map_path [list {modelsim=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/modelsim} {questa=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/questa} {xcelium=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/xcelium} {vcs=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/vcs} {riviera=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
INFO: [Project 1-1161] Replacing file /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/utils_1/imports/synth_1/RV32I_SoC.dcp with file /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/synth_1/RV32I_SoC.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 20
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci' is already up-to-date
[Sun Jun 16 15:07:15 2024] Launched synth_1...
Run output will be captured here: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/synth_1/runme.log
[Sun Jun 16 15:07:15 2024] Launched impl_1...
Run output will be captured here: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.2.2
  **** Build date : Feb 21 2023 at 20:10:32
    ** Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.2
  ****** Build date   : Feb 16 2023-14:18:16
    **** Build number : 2022.2.2.1676524696
      ** Copyright 2017-2024 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351B7BD50A
set_property PROGRAM.FILE {/mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/RV32I_SoC.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/RV32I_SoC.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
INFO: [Project 1-1161] Replacing file /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/utils_1/imports/synth_1/RV32I_SoC.dcp with file /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/synth_1/RV32I_SoC.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 20
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci' is already up-to-date
[Sun Jun 16 15:17:11 2024] Launched synth_1...
Run output will be captured here: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/synth_1/runme.log
[Sun Jun 16 15:17:11 2024] Launched impl_1...
Run output will be captured here: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.2.2
  **** Build date : Feb 21 2023 at 20:10:32
    ** Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.2
  ****** Build date   : Feb 16 2023-14:18:16
    **** Build number : 2022.2.2.1676524696
      ** Copyright 2017-2024 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351B7BD50A
set_property PROGRAM.FILE {/mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/RV32I_SoC.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
INFO: [Project 1-1161] Replacing file /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/utils_1/imports/synth_1/RV32I_SoC.dcp with file /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/synth_1/RV32I_SoC.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 20
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci' is already up-to-date
[Sun Jun 16 15:22:36 2024] Launched synth_1...
Run output will be captured here: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/synth_1/runme.log
[Sun Jun 16 15:22:36 2024] Launched impl_1...
Run output will be captured here: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.2.2
  **** Build date : Feb 21 2023 at 20:10:32
    ** Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.2
  ****** Build date   : Feb 16 2023-14:18:16
    **** Build number : 2022.2.2.1676524696
      ** Copyright 2017-2024 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351B7BD50A
set_property PROGRAM.FILE {/mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/RV32I_SoC.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/RV32I_SoC.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
INFO: [Project 1-1161] Replacing file /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/utils_1/imports/synth_1/RV32I_SoC.dcp with file /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/synth_1/RV32I_SoC.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 20
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci' is already up-to-date
[Sun Jun 16 16:13:43 2024] Launched synth_1...
Run output will be captured here: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/synth_1/runme.log
[Sun Jun 16 16:13:43 2024] Launched impl_1...
Run output will be captured here: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.2.2
  **** Build date : Feb 21 2023 at 20:10:32
    ** Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.2
  ****** Build date   : Feb 16 2023-14:18:16
    **** Build number : 2022.2.2.1676524696
      ** Copyright 2017-2024 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351B7BD50A
set_property PROGRAM.FILE {/mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/RV32I_SoC.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/RV32I_SoC.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/utils_1/imports/synth_1/RV32I_SoC.dcp with file /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/synth_1/RV32I_SoC.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 20
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci' is already up-to-date
[Sun Jun 16 16:17:38 2024] Launched synth_1...
Run output will be captured here: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/synth_1/runme.log
[Sun Jun 16 16:17:38 2024] Launched impl_1...
Run output will be captured here: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/RV32I_SoC.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
add_files -norecurse /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/debounce.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/utils_1/imports/synth_1/RV32I_SoC.dcp with file /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/synth_1/RV32I_SoC.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 20
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci' is already up-to-date
[Sun Jun 16 16:27:45 2024] Launched synth_1...
Run output will be captured here: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/synth_1/runme.log
[Sun Jun 16 16:27:45 2024] Launched impl_1...
Run output will be captured here: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.2.2
  **** Build date : Feb 21 2023 at 20:10:32
    ** Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.2
  ****** Build date   : Feb 16 2023-14:18:16
    **** Build number : 2022.2.2.1676524696
      ** Copyright 2017-2024 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351B7BD50A
set_property PROGRAM.FILE {/mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/RV32I_SoC.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/RV32I_SoC.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
update_compile_order -fileset sources_1
close_hw_manager
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file '/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe' provided. It will be converted relative to IP Instance files '../../../../2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe'
set_property CONFIG.Coe_File {/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe} [get_ips ram_2port_2048x32]
INFO: [IP_Flow 19-3484] Absolute path of file '/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe' provided. It will be converted relative to IP Instance files 'insts_data_test.coe'
generate_target all [get_files  /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ram_2port_2048x32'...
catch { config_ip_cache -export [get_ips -all ram_2port_2048x32] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ram_2port_2048x32
export_ip_user_files -of_objects [get_files /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci]
launch_runs ram_2port_2048x32_synth_1 -jobs 20
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ram_2port_2048x32
[Sun Jun 16 16:32:53 2024] Launched ram_2port_2048x32_synth_1...
Run output will be captured here: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/ram_2port_2048x32_synth_1/runme.log
export_simulation -of_objects [get_files /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci] -directory /mnt/Shared/SoC/Vivado/2_homework/2_homework.ip_user_files/sim_scripts -ip_user_files_dir /mnt/Shared/SoC/Vivado/2_homework/2_homework.ip_user_files -ipstatic_source_dir /mnt/Shared/SoC/Vivado/2_homework/2_homework.ip_user_files/ipstatic -lib_map_path [list {modelsim=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/modelsim} {questa=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/questa} {xcelium=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/xcelium} {vcs=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/vcs} {riviera=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
INFO: [Project 1-1161] Replacing file /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/utils_1/imports/synth_1/RV32I_SoC.dcp with file /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/synth_1/RV32I_SoC.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 20
[Sun Jun 16 16:33:00 2024] Launched ram_2port_2048x32_synth_1, synth_1...
Run output will be captured here:
ram_2port_2048x32_synth_1: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/ram_2port_2048x32_synth_1/runme.log
synth_1: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/synth_1/runme.log
[Sun Jun 16 16:33:00 2024] Launched impl_1...
Run output will be captured here: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/runme.log
export_ip_user_files -of_objects  [get_files /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/debounce.v] -no_script -reset -force -quiet
remove_files  /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/debounce.v
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.2.2
  **** Build date : Feb 21 2023 at 20:10:32
    ** Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.2
  ****** Build date   : Feb 16 2023-14:18:16
    **** Build number : 2022.2.2.1676524696
      ** Copyright 2017-2024 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351B7BD50A
set_property PROGRAM.FILE {/mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/RV32I_SoC.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/RV32I_SoC.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file '/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe' provided. It will be converted relative to IP Instance files '../../../../2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe'
set_property CONFIG.Coe_File {/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe} [get_ips ram_2port_2048x32]
INFO: [IP_Flow 19-3484] Absolute path of file '/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe' provided. It will be converted relative to IP Instance files 'insts_data_test.coe'
generate_target all [get_files  /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ram_2port_2048x32'...
catch { config_ip_cache -export [get_ips -all ram_2port_2048x32] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ram_2port_2048x32
export_ip_user_files -of_objects [get_files /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci] -no_script -sync -force -quiet
reset_run ram_2port_2048x32_synth_1
launch_runs ram_2port_2048x32_synth_1 -jobs 20
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ram_2port_2048x32
[Sun Jun 16 16:39:27 2024] Launched ram_2port_2048x32_synth_1...
Run output will be captured here: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/ram_2port_2048x32_synth_1/runme.log
export_simulation -of_objects [get_files /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci] -directory /mnt/Shared/SoC/Vivado/2_homework/2_homework.ip_user_files/sim_scripts -ip_user_files_dir /mnt/Shared/SoC/Vivado/2_homework/2_homework.ip_user_files -ipstatic_source_dir /mnt/Shared/SoC/Vivado/2_homework/2_homework.ip_user_files/ipstatic -lib_map_path [list {modelsim=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/modelsim} {questa=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/questa} {xcelium=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/xcelium} {vcs=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/vcs} {riviera=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
INFO: [Project 1-1161] Replacing file /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/utils_1/imports/synth_1/RV32I_SoC.dcp with file /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/synth_1/RV32I_SoC.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 20
[Sun Jun 16 16:40:03 2024] Launched synth_1...
Run output will be captured here: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/synth_1/runme.log
[Sun Jun 16 16:40:03 2024] Launched impl_1...
Run output will be captured here: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.2.2
  **** Build date : Feb 21 2023 at 20:10:32
    ** Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.2
  ****** Build date   : Feb 16 2023-14:18:16
    **** Build number : 2022.2.2.1676524696
      ** Copyright 2017-2024 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351B7BD50A
set_property PROGRAM.FILE {/mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/RV32I_SoC.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/RV32I_SoC.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file '/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe' provided. It will be converted relative to IP Instance files '../../../../2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe'
set_property CONFIG.Coe_File {/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe} [get_ips ram_2port_2048x32]
INFO: [IP_Flow 19-3484] Absolute path of file '/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe' provided. It will be converted relative to IP Instance files 'insts_data_test.coe'
generate_target all [get_files  /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ram_2port_2048x32'...
catch { config_ip_cache -export [get_ips -all ram_2port_2048x32] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ram_2port_2048x32
export_ip_user_files -of_objects [get_files /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci] -no_script -sync -force -quiet
reset_run ram_2port_2048x32_synth_1
launch_runs ram_2port_2048x32_synth_1 -jobs 20
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ram_2port_2048x32
[Sun Jun 16 16:45:49 2024] Launched ram_2port_2048x32_synth_1...
Run output will be captured here: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/ram_2port_2048x32_synth_1/runme.log
export_simulation -of_objects [get_files /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci] -directory /mnt/Shared/SoC/Vivado/2_homework/2_homework.ip_user_files/sim_scripts -ip_user_files_dir /mnt/Shared/SoC/Vivado/2_homework/2_homework.ip_user_files -ipstatic_source_dir /mnt/Shared/SoC/Vivado/2_homework/2_homework.ip_user_files/ipstatic -lib_map_path [list {modelsim=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/modelsim} {questa=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/questa} {xcelium=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/xcelium} {vcs=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/vcs} {riviera=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
INFO: [Project 1-1161] Replacing file /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/utils_1/imports/synth_1/RV32I_SoC.dcp with file /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/synth_1/RV32I_SoC.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 20
[Sun Jun 16 16:45:54 2024] Launched ram_2port_2048x32_synth_1, synth_1...
Run output will be captured here:
ram_2port_2048x32_synth_1: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/ram_2port_2048x32_synth_1/runme.log
synth_1: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/synth_1/runme.log
[Sun Jun 16 16:45:54 2024] Launched impl_1...
Run output will be captured here: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.2.2
  **** Build date : Feb 21 2023 at 20:10:32
    ** Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.2
  ****** Build date   : Feb 16 2023-14:18:16
    **** Build number : 2022.2.2.1676524696
      ** Copyright 2017-2024 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351B7BD50A
set_property PROGRAM.FILE {/mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/RV32I_SoC.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/RV32I_SoC.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file '/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe' provided. It will be converted relative to IP Instance files '../../../../2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe'
set_property CONFIG.Coe_File {/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe} [get_ips ram_2port_2048x32]
INFO: [IP_Flow 19-3484] Absolute path of file '/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe' provided. It will be converted relative to IP Instance files 'insts_data_test.coe'
generate_target all [get_files  /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ram_2port_2048x32'...
catch { config_ip_cache -export [get_ips -all ram_2port_2048x32] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ram_2port_2048x32
export_ip_user_files -of_objects [get_files /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci] -no_script -sync -force -quiet
reset_run ram_2port_2048x32_synth_1
launch_runs ram_2port_2048x32_synth_1 -jobs 20
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ram_2port_2048x32
[Sun Jun 16 16:54:38 2024] Launched ram_2port_2048x32_synth_1...
Run output will be captured here: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/ram_2port_2048x32_synth_1/runme.log
export_simulation -of_objects [get_files /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci] -directory /mnt/Shared/SoC/Vivado/2_homework/2_homework.ip_user_files/sim_scripts -ip_user_files_dir /mnt/Shared/SoC/Vivado/2_homework/2_homework.ip_user_files -ipstatic_source_dir /mnt/Shared/SoC/Vivado/2_homework/2_homework.ip_user_files/ipstatic -lib_map_path [list {modelsim=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/modelsim} {questa=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/questa} {xcelium=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/xcelium} {vcs=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/vcs} {riviera=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
INFO: [Project 1-1161] Replacing file /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/utils_1/imports/synth_1/RV32I_SoC.dcp with file /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/synth_1/RV32I_SoC.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 20
[Sun Jun 16 16:54:42 2024] Launched ram_2port_2048x32_synth_1, synth_1...
Run output will be captured here:
ram_2port_2048x32_synth_1: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/ram_2port_2048x32_synth_1/runme.log
synth_1: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/synth_1/runme.log
[Sun Jun 16 16:54:42 2024] Launched impl_1...
Run output will be captured here: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.2.2
  **** Build date : Feb 21 2023 at 20:10:32
    ** Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.2
  ****** Build date   : Feb 16 2023-14:18:16
    **** Build number : 2022.2.2.1676524696
      ** Copyright 2017-2024 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351B7BD50A
set_property PROGRAM.FILE {/mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/RV32I_SoC.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/RV32I_SoC.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file '/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe' provided. It will be converted relative to IP Instance files '../../../../2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe'
set_property CONFIG.Coe_File {/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe} [get_ips ram_2port_2048x32]
INFO: [IP_Flow 19-3484] Absolute path of file '/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe' provided. It will be converted relative to IP Instance files 'insts_data_test.coe'
generate_target all [get_files  /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ram_2port_2048x32'...
catch { config_ip_cache -export [get_ips -all ram_2port_2048x32] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ram_2port_2048x32
export_ip_user_files -of_objects [get_files /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci] -no_script -sync -force -quiet
reset_run ram_2port_2048x32_synth_1
launch_runs ram_2port_2048x32_synth_1 -jobs 20
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ram_2port_2048x32
[Sun Jun 16 17:01:46 2024] Launched ram_2port_2048x32_synth_1...
Run output will be captured here: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/ram_2port_2048x32_synth_1/runme.log
export_simulation -of_objects [get_files /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci] -directory /mnt/Shared/SoC/Vivado/2_homework/2_homework.ip_user_files/sim_scripts -ip_user_files_dir /mnt/Shared/SoC/Vivado/2_homework/2_homework.ip_user_files -ipstatic_source_dir /mnt/Shared/SoC/Vivado/2_homework/2_homework.ip_user_files/ipstatic -lib_map_path [list {modelsim=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/modelsim} {questa=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/questa} {xcelium=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/xcelium} {vcs=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/vcs} {riviera=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
INFO: [Project 1-1161] Replacing file /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/utils_1/imports/synth_1/RV32I_SoC.dcp with file /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/synth_1/RV32I_SoC.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 20
[Sun Jun 16 17:01:51 2024] Launched ram_2port_2048x32_synth_1, synth_1...
Run output will be captured here:
ram_2port_2048x32_synth_1: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/ram_2port_2048x32_synth_1/runme.log
synth_1: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/synth_1/runme.log
[Sun Jun 16 17:01:51 2024] Launched impl_1...
Run output will be captured here: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.2.2
  **** Build date : Feb 21 2023 at 20:10:32
    ** Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.2
  ****** Build date   : Feb 16 2023-14:18:16
    **** Build number : 2022.2.2.1676524696
      ** Copyright 2017-2024 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351B7BD50A
set_property PROGRAM.FILE {/mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/RV32I_SoC.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/RV32I_SoC.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file '/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe' provided. It will be converted relative to IP Instance files '../../../../2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe'
set_property CONFIG.Coe_File {/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe} [get_ips ram_2port_2048x32]
INFO: [IP_Flow 19-3484] Absolute path of file '/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe' provided. It will be converted relative to IP Instance files 'insts_data_test.coe'
generate_target all [get_files  /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ram_2port_2048x32'...
catch { config_ip_cache -export [get_ips -all ram_2port_2048x32] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ram_2port_2048x32
export_ip_user_files -of_objects [get_files /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci] -no_script -sync -force -quiet
reset_run ram_2port_2048x32_synth_1
launch_runs ram_2port_2048x32_synth_1 -jobs 20
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ram_2port_2048x32
[Sun Jun 16 17:07:04 2024] Launched ram_2port_2048x32_synth_1...
Run output will be captured here: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/ram_2port_2048x32_synth_1/runme.log
export_simulation -of_objects [get_files /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci] -directory /mnt/Shared/SoC/Vivado/2_homework/2_homework.ip_user_files/sim_scripts -ip_user_files_dir /mnt/Shared/SoC/Vivado/2_homework/2_homework.ip_user_files -ipstatic_source_dir /mnt/Shared/SoC/Vivado/2_homework/2_homework.ip_user_files/ipstatic -lib_map_path [list {modelsim=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/modelsim} {questa=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/questa} {xcelium=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/xcelium} {vcs=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/vcs} {riviera=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
INFO: [Project 1-1161] Replacing file /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/utils_1/imports/synth_1/RV32I_SoC.dcp with file /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/synth_1/RV32I_SoC.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 20
[Sun Jun 16 17:07:08 2024] Launched ram_2port_2048x32_synth_1, synth_1...
Run output will be captured here:
ram_2port_2048x32_synth_1: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/ram_2port_2048x32_synth_1/runme.log
synth_1: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/synth_1/runme.log
[Sun Jun 16 17:07:09 2024] Launched impl_1...
Run output will be captured here: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 20
[Sun Jun 16 17:07:10 2024] Launched ram_2port_2048x32_synth_1, synth_1...
Run output will be captured here:
ram_2port_2048x32_synth_1: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/ram_2port_2048x32_synth_1/runme.log
synth_1: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/synth_1/runme.log
[Sun Jun 16 17:07:10 2024] Launched impl_1...
Run output will be captured here: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.2.2
  **** Build date : Feb 21 2023 at 20:10:32
    ** Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.2
  ****** Build date   : Feb 16 2023-14:18:16
    **** Build number : 2022.2.2.1676524696
      ** Copyright 2017-2024 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351B7BD50A
set_property PROGRAM.FILE {/mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/RV32I_SoC.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/RV32I_SoC.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file '/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe' provided. It will be converted relative to IP Instance files '../../../../2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe'
set_property CONFIG.Coe_File {/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe} [get_ips ram_2port_2048x32]
INFO: [IP_Flow 19-3484] Absolute path of file '/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe' provided. It will be converted relative to IP Instance files 'insts_data_test.coe'
generate_target all [get_files  /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ram_2port_2048x32'...
catch { config_ip_cache -export [get_ips -all ram_2port_2048x32] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ram_2port_2048x32
export_ip_user_files -of_objects [get_files /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci] -no_script -sync -force -quiet
reset_run ram_2port_2048x32_synth_1
launch_runs ram_2port_2048x32_synth_1 -jobs 20
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ram_2port_2048x32
[Sun Jun 16 17:12:37 2024] Launched ram_2port_2048x32_synth_1...
Run output will be captured here: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/ram_2port_2048x32_synth_1/runme.log
export_simulation -of_objects [get_files /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci] -directory /mnt/Shared/SoC/Vivado/2_homework/2_homework.ip_user_files/sim_scripts -ip_user_files_dir /mnt/Shared/SoC/Vivado/2_homework/2_homework.ip_user_files -ipstatic_source_dir /mnt/Shared/SoC/Vivado/2_homework/2_homework.ip_user_files/ipstatic -lib_map_path [list {modelsim=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/modelsim} {questa=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/questa} {xcelium=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/xcelium} {vcs=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/vcs} {riviera=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
INFO: [Project 1-1161] Replacing file /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/utils_1/imports/synth_1/RV32I_SoC.dcp with file /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/synth_1/RV32I_SoC.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 20
[Sun Jun 16 17:12:41 2024] Launched ram_2port_2048x32_synth_1, synth_1...
Run output will be captured here:
ram_2port_2048x32_synth_1: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/ram_2port_2048x32_synth_1/runme.log
synth_1: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/synth_1/runme.log
[Sun Jun 16 17:12:41 2024] Launched impl_1...
Run output will be captured here: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 20
[Sun Jun 16 17:12:47 2024] Launched ram_2port_2048x32_synth_1, synth_1...
Run output will be captured here:
ram_2port_2048x32_synth_1: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/ram_2port_2048x32_synth_1/runme.log
synth_1: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/synth_1/runme.log
[Sun Jun 16 17:12:47 2024] Launched impl_1...
Run output will be captured here: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.2.2
  **** Build date : Feb 21 2023 at 20:10:32
    ** Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.2
  ****** Build date   : Feb 16 2023-14:18:16
    **** Build number : 2022.2.2.1676524696
      ** Copyright 2017-2024 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351B7BD50A
set_property PROGRAM.FILE {/mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/RV32I_SoC.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/RV32I_SoC.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/utils_1/imports/synth_1/RV32I_SoC.dcp with file /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/synth_1/RV32I_SoC.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 20
[Sun Jun 16 17:21:16 2024] Launched synth_1...
Run output will be captured here: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/synth_1/runme.log
[Sun Jun 16 17:21:16 2024] Launched impl_1...
Run output will be captured here: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/RV32I_SoC.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file '/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe' provided. It will be converted relative to IP Instance files '../../../../2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe'
set_property CONFIG.Coe_File {/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe} [get_ips ram_2port_2048x32]
INFO: [IP_Flow 19-3484] Absolute path of file '/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe' provided. It will be converted relative to IP Instance files 'insts_data_test.coe'
generate_target all [get_files  /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ram_2port_2048x32'...
catch { config_ip_cache -export [get_ips -all ram_2port_2048x32] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ram_2port_2048x32
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry b301591cdf662a9e to dir: /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/ip/2022.2.2/b/3/b301591cdf662a9e/ram_2port_2048x32.dcp to /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/ip/2022.2.2/b/3/b301591cdf662a9e/ram_2port_2048x32_sim_netlist.v to /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/ip/2022.2.2/b/3/b301591cdf662a9e/ram_2port_2048x32_sim_netlist.vhdl to /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/ip/2022.2.2/b/3/b301591cdf662a9e/ram_2port_2048x32_stub.v to /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/ip/2022.2.2/b/3/b301591cdf662a9e/ram_2port_2048x32_stub.vhdl to /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP ram_2port_2048x32, cache-ID = b301591cdf662a9e; cache size = 11.608 MB.
catch { [ delete_ip_run [get_ips -all ram_2port_2048x32] ] }
INFO: [Project 1-386] Moving file '/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci' from fileset 'ram_2port_2048x32' to fileset 'sources_1'.
export_ip_user_files -of_objects [get_files /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci'
export_simulation -of_objects [get_files /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci] -directory /mnt/Shared/SoC/Vivado/2_homework/2_homework.ip_user_files/sim_scripts -ip_user_files_dir /mnt/Shared/SoC/Vivado/2_homework/2_homework.ip_user_files -ipstatic_source_dir /mnt/Shared/SoC/Vivado/2_homework/2_homework.ip_user_files/ipstatic -lib_map_path [list {modelsim=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/modelsim} {questa=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/questa} {xcelium=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/xcelium} {vcs=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/vcs} {riviera=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/utils_1/imports/synth_1/RV32I_SoC.dcp with file /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/synth_1/RV32I_SoC.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 20
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci' is already up-to-date
[Sun Jun 16 17:25:35 2024] Launched synth_1...
Run output will be captured here: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/synth_1/runme.log
[Sun Jun 16 17:25:35 2024] Launched impl_1...
Run output will be captured here: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.2.2
  **** Build date : Feb 21 2023 at 20:10:32
    ** Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.2
  ****** Build date   : Feb 16 2023-14:18:16
    **** Build number : 2022.2.2.1676524696
      ** Copyright 2017-2024 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351B7BD50A
set_property PROGRAM.FILE {/mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/RV32I_SoC.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/RV32I_SoC.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file '/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe' provided. It will be converted relative to IP Instance files '../../../../2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe'
set_property CONFIG.Coe_File {/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe} [get_ips ram_2port_2048x32]
INFO: [IP_Flow 19-3484] Absolute path of file '/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe' provided. It will be converted relative to IP Instance files 'insts_data_test.coe'
generate_target all [get_files  /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ram_2port_2048x32'...
catch { config_ip_cache -export [get_ips -all ram_2port_2048x32] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ram_2port_2048x32
export_ip_user_files -of_objects [get_files /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci]
launch_runs ram_2port_2048x32_synth_1 -jobs 20
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ram_2port_2048x32
[Sun Jun 16 17:32:37 2024] Launched ram_2port_2048x32_synth_1...
Run output will be captured here: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/ram_2port_2048x32_synth_1/runme.log
export_simulation -of_objects [get_files /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci] -directory /mnt/Shared/SoC/Vivado/2_homework/2_homework.ip_user_files/sim_scripts -ip_user_files_dir /mnt/Shared/SoC/Vivado/2_homework/2_homework.ip_user_files -ipstatic_source_dir /mnt/Shared/SoC/Vivado/2_homework/2_homework.ip_user_files/ipstatic -lib_map_path [list {modelsim=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/modelsim} {questa=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/questa} {xcelium=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/xcelium} {vcs=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/vcs} {riviera=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
INFO: [Project 1-1161] Replacing file /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/utils_1/imports/synth_1/RV32I_SoC.dcp with file /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/synth_1/RV32I_SoC.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 20
[Sun Jun 16 17:32:46 2024] Launched ram_2port_2048x32_synth_1, synth_1...
Run output will be captured here:
ram_2port_2048x32_synth_1: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/ram_2port_2048x32_synth_1/runme.log
synth_1: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/synth_1/runme.log
[Sun Jun 16 17:32:47 2024] Launched impl_1...
Run output will be captured here: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.2.2
  **** Build date : Feb 21 2023 at 20:10:32
    ** Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.2
  ****** Build date   : Feb 16 2023-14:18:16
    **** Build number : 2022.2.2.1676524696
      ** Copyright 2017-2024 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351B7BD50A
set_property PROGRAM.FILE {/mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/RV32I_SoC.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/RV32I_SoC.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file '/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe' provided. It will be converted relative to IP Instance files '../../../../2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe'
set_property CONFIG.Coe_File {/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe} [get_ips ram_2port_2048x32]
INFO: [IP_Flow 19-3484] Absolute path of file '/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe' provided. It will be converted relative to IP Instance files 'insts_data_test.coe'
generate_target all [get_files  /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ram_2port_2048x32'...
catch { config_ip_cache -export [get_ips -all ram_2port_2048x32] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ram_2port_2048x32
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry f8c1122192998783 to dir: /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/ip/2022.2.2/f/8/f8c1122192998783/ram_2port_2048x32.dcp to /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/ip/2022.2.2/f/8/f8c1122192998783/ram_2port_2048x32_sim_netlist.v to /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/ip/2022.2.2/f/8/f8c1122192998783/ram_2port_2048x32_sim_netlist.vhdl to /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/ip/2022.2.2/f/8/f8c1122192998783/ram_2port_2048x32_stub.v to /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/ip/2022.2.2/f/8/f8c1122192998783/ram_2port_2048x32_stub.vhdl to /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP ram_2port_2048x32, cache-ID = f8c1122192998783; cache size = 11.871 MB.
catch { [ delete_ip_run [get_ips -all ram_2port_2048x32] ] }
INFO: [Project 1-386] Moving file '/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci' from fileset 'ram_2port_2048x32' to fileset 'sources_1'.
export_ip_user_files -of_objects [get_files /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci'
export_simulation -of_objects [get_files /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci] -directory /mnt/Shared/SoC/Vivado/2_homework/2_homework.ip_user_files/sim_scripts -ip_user_files_dir /mnt/Shared/SoC/Vivado/2_homework/2_homework.ip_user_files -ipstatic_source_dir /mnt/Shared/SoC/Vivado/2_homework/2_homework.ip_user_files/ipstatic -lib_map_path [list {modelsim=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/modelsim} {questa=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/questa} {xcelium=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/xcelium} {vcs=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/vcs} {riviera=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
INFO: [Project 1-1161] Replacing file /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/utils_1/imports/synth_1/RV32I_SoC.dcp with file /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/synth_1/RV32I_SoC.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 20
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci' is already up-to-date
[Sun Jun 16 17:36:40 2024] Launched synth_1...
Run output will be captured here: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/synth_1/runme.log
[Sun Jun 16 17:36:41 2024] Launched impl_1...
Run output will be captured here: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.2.2
  **** Build date : Feb 21 2023 at 20:10:32
    ** Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.2
  ****** Build date   : Feb 16 2023-14:18:16
    **** Build number : 2022.2.2.1676524696
      ** Copyright 2017-2024 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351B7BD50A
set_property PROGRAM.FILE {/mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/RV32I_SoC.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/RV32I_SoC.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file '/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe' provided. It will be converted relative to IP Instance files '../../../../2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe'
set_property CONFIG.Coe_File {/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe} [get_ips ram_2port_2048x32]
INFO: [IP_Flow 19-3484] Absolute path of file '/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe' provided. It will be converted relative to IP Instance files 'insts_data_test.coe'
generate_target all [get_files  /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ram_2port_2048x32'...
catch { config_ip_cache -export [get_ips -all ram_2port_2048x32] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ram_2port_2048x32
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry f8c1122192998783 to dir: /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/ip/2022.2.2/f/8/f8c1122192998783/ram_2port_2048x32.dcp to /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/ip/2022.2.2/f/8/f8c1122192998783/ram_2port_2048x32_sim_netlist.v to /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/ip/2022.2.2/f/8/f8c1122192998783/ram_2port_2048x32_sim_netlist.vhdl to /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/ip/2022.2.2/f/8/f8c1122192998783/ram_2port_2048x32_stub.v to /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/ip/2022.2.2/f/8/f8c1122192998783/ram_2port_2048x32_stub.vhdl to /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP ram_2port_2048x32, cache-ID = f8c1122192998783; cache size = 11.871 MB.
export_ip_user_files -of_objects [get_files /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci'
export_simulation -of_objects [get_files /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci] -directory /mnt/Shared/SoC/Vivado/2_homework/2_homework.ip_user_files/sim_scripts -ip_user_files_dir /mnt/Shared/SoC/Vivado/2_homework/2_homework.ip_user_files -ipstatic_source_dir /mnt/Shared/SoC/Vivado/2_homework/2_homework.ip_user_files/ipstatic -lib_map_path [list {modelsim=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/modelsim} {questa=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/questa} {xcelium=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/xcelium} {vcs=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/vcs} {riviera=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
INFO: [Project 1-1161] Replacing file /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/utils_1/imports/synth_1/RV32I_SoC.dcp with file /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/synth_1/RV32I_SoC.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 20
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci' is already up-to-date
[Sun Jun 16 17:41:42 2024] Launched synth_1...
Run output will be captured here: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/synth_1/runme.log
[Sun Jun 16 17:41:42 2024] Launched impl_1...
Run output will be captured here: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 20
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci' is already up-to-date
[Sun Jun 16 17:41:45 2024] Launched synth_1...
Run output will be captured here: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/synth_1/runme.log
[Sun Jun 16 17:41:45 2024] Launched impl_1...
Run output will be captured here: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.2.2
  **** Build date : Feb 21 2023 at 20:10:32
    ** Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.2
  ****** Build date   : Feb 16 2023-14:18:16
    **** Build number : 2022.2.2.1676524696
      ** Copyright 2017-2024 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351B7BD50A
set_property PROGRAM.FILE {/mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/RV32I_SoC.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/RV32I_SoC.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file '/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe' provided. It will be converted relative to IP Instance files '../../../../2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe'
set_property CONFIG.Coe_File {/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe} [get_ips ram_2port_2048x32]
INFO: [IP_Flow 19-3484] Absolute path of file '/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe' provided. It will be converted relative to IP Instance files 'insts_data_test.coe'
generate_target all [get_files  /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ram_2port_2048x32'...
catch { config_ip_cache -export [get_ips -all ram_2port_2048x32] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ram_2port_2048x32
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry f8c1122192998783 to dir: /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/ip/2022.2.2/f/8/f8c1122192998783/ram_2port_2048x32.dcp to /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/ip/2022.2.2/f/8/f8c1122192998783/ram_2port_2048x32_sim_netlist.v to /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/ip/2022.2.2/f/8/f8c1122192998783/ram_2port_2048x32_sim_netlist.vhdl to /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/ip/2022.2.2/f/8/f8c1122192998783/ram_2port_2048x32_stub.v to /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/ip/2022.2.2/f/8/f8c1122192998783/ram_2port_2048x32_stub.vhdl to /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP ram_2port_2048x32, cache-ID = f8c1122192998783; cache size = 11.871 MB.
export_ip_user_files -of_objects [get_files /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci'
export_simulation -of_objects [get_files /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci] -directory /mnt/Shared/SoC/Vivado/2_homework/2_homework.ip_user_files/sim_scripts -ip_user_files_dir /mnt/Shared/SoC/Vivado/2_homework/2_homework.ip_user_files -ipstatic_source_dir /mnt/Shared/SoC/Vivado/2_homework/2_homework.ip_user_files/ipstatic -lib_map_path [list {modelsim=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/modelsim} {questa=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/questa} {xcelium=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/xcelium} {vcs=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/vcs} {riviera=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
INFO: [Project 1-1161] Replacing file /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/utils_1/imports/synth_1/RV32I_SoC.dcp with file /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/synth_1/RV32I_SoC.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 20
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci' is already up-to-date
[Sun Jun 16 17:46:05 2024] Launched synth_1...
Run output will be captured here: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/synth_1/runme.log
[Sun Jun 16 17:46:05 2024] Launched impl_1...
Run output will be captured here: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.2.2
  **** Build date : Feb 21 2023 at 20:10:32
    ** Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.2
  ****** Build date   : Feb 16 2023-14:18:16
    **** Build number : 2022.2.2.1676524696
      ** Copyright 2017-2024 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351B7BD50A
set_property PROGRAM.FILE {/mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/RV32I_SoC.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/RV32I_SoC.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file '/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe' provided. It will be converted relative to IP Instance files '../../../../2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe'
set_property CONFIG.Coe_File {/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe} [get_ips ram_2port_2048x32]
INFO: [IP_Flow 19-3484] Absolute path of file '/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe' provided. It will be converted relative to IP Instance files 'insts_data_test.coe'
generate_target all [get_files  /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ram_2port_2048x32'...
catch { config_ip_cache -export [get_ips -all ram_2port_2048x32] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ram_2port_2048x32
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry f8c1122192998783 to dir: /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/ip/2022.2.2/f/8/f8c1122192998783/ram_2port_2048x32.dcp to /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/ip/2022.2.2/f/8/f8c1122192998783/ram_2port_2048x32_sim_netlist.v to /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/ip/2022.2.2/f/8/f8c1122192998783/ram_2port_2048x32_sim_netlist.vhdl to /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/ip/2022.2.2/f/8/f8c1122192998783/ram_2port_2048x32_stub.v to /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/ip/2022.2.2/f/8/f8c1122192998783/ram_2port_2048x32_stub.vhdl to /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP ram_2port_2048x32, cache-ID = f8c1122192998783; cache size = 11.871 MB.
export_ip_user_files -of_objects [get_files /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci'
export_simulation -of_objects [get_files /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci] -directory /mnt/Shared/SoC/Vivado/2_homework/2_homework.ip_user_files/sim_scripts -ip_user_files_dir /mnt/Shared/SoC/Vivado/2_homework/2_homework.ip_user_files -ipstatic_source_dir /mnt/Shared/SoC/Vivado/2_homework/2_homework.ip_user_files/ipstatic -lib_map_path [list {modelsim=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/modelsim} {questa=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/questa} {xcelium=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/xcelium} {vcs=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/vcs} {riviera=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
INFO: [Project 1-1161] Replacing file /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/utils_1/imports/synth_1/RV32I_SoC.dcp with file /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/synth_1/RV32I_SoC.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 20
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci' is already up-to-date
[Sun Jun 16 18:03:18 2024] Launched synth_1...
Run output will be captured here: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/synth_1/runme.log
[Sun Jun 16 18:03:18 2024] Launched impl_1...
Run output will be captured here: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.2.2
  **** Build date : Feb 21 2023 at 20:10:32
    ** Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.2
  ****** Build date   : Feb 16 2023-14:18:16
    **** Build number : 2022.2.2.1676524696
      ** Copyright 2017-2024 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351B7BD50A
set_property PROGRAM.FILE {/mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/RV32I_SoC.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/RV32I_SoC.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file '/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe' provided. It will be converted relative to IP Instance files '../../../../2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe'
set_property CONFIG.Coe_File {/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe} [get_ips ram_2port_2048x32]
INFO: [IP_Flow 19-3484] Absolute path of file '/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe' provided. It will be converted relative to IP Instance files 'insts_data_test.coe'
generate_target all [get_files  /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ram_2port_2048x32'...
catch { config_ip_cache -export [get_ips -all ram_2port_2048x32] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ram_2port_2048x32
export_ip_user_files -of_objects [get_files /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci]
launch_runs ram_2port_2048x32_synth_1 -jobs 20
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ram_2port_2048x32
[Sun Jun 16 18:08:01 2024] Launched ram_2port_2048x32_synth_1...
Run output will be captured here: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/ram_2port_2048x32_synth_1/runme.log
export_simulation -of_objects [get_files /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci] -directory /mnt/Shared/SoC/Vivado/2_homework/2_homework.ip_user_files/sim_scripts -ip_user_files_dir /mnt/Shared/SoC/Vivado/2_homework/2_homework.ip_user_files -ipstatic_source_dir /mnt/Shared/SoC/Vivado/2_homework/2_homework.ip_user_files/ipstatic -lib_map_path [list {modelsim=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/modelsim} {questa=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/questa} {xcelium=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/xcelium} {vcs=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/vcs} {riviera=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
INFO: [Project 1-1161] Replacing file /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/utils_1/imports/synth_1/RV32I_SoC.dcp with file /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/synth_1/RV32I_SoC.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 20
[Sun Jun 16 18:08:23 2024] Launched ram_2port_2048x32_synth_1, synth_1...
Run output will be captured here:
ram_2port_2048x32_synth_1: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/ram_2port_2048x32_synth_1/runme.log
synth_1: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/synth_1/runme.log
[Sun Jun 16 18:08:24 2024] Launched impl_1...
Run output will be captured here: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.2.2
  **** Build date : Feb 21 2023 at 20:10:32
    ** Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.2
  ****** Build date   : Feb 16 2023-14:18:16
    **** Build number : 2022.2.2.1676524696
      ** Copyright 2017-2024 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351B7BD50A
set_property PROGRAM.FILE {/mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/RV32I_SoC.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/RV32I_SoC.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/RV32I_SoC.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file '/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe' provided. It will be converted relative to IP Instance files '../../../../2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe'
set_property CONFIG.Coe_File {/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe} [get_ips ram_2port_2048x32]
INFO: [IP_Flow 19-3484] Absolute path of file '/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe' provided. It will be converted relative to IP Instance files 'insts_data_test.coe'
generate_target all [get_files  /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ram_2port_2048x32'...
catch { config_ip_cache -export [get_ips -all ram_2port_2048x32] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ram_2port_2048x32
export_ip_user_files -of_objects [get_files /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci] -no_script -sync -force -quiet
reset_run ram_2port_2048x32_synth_1
launch_runs ram_2port_2048x32_synth_1 -jobs 20
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ram_2port_2048x32
[Sun Jun 16 18:29:01 2024] Launched ram_2port_2048x32_synth_1...
Run output will be captured here: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/ram_2port_2048x32_synth_1/runme.log
export_simulation -of_objects [get_files /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci] -directory /mnt/Shared/SoC/Vivado/2_homework/2_homework.ip_user_files/sim_scripts -ip_user_files_dir /mnt/Shared/SoC/Vivado/2_homework/2_homework.ip_user_files -ipstatic_source_dir /mnt/Shared/SoC/Vivado/2_homework/2_homework.ip_user_files/ipstatic -lib_map_path [list {modelsim=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/modelsim} {questa=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/questa} {xcelium=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/xcelium} {vcs=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/vcs} {riviera=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
INFO: [Project 1-1161] Replacing file /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/utils_1/imports/synth_1/RV32I_SoC.dcp with file /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/synth_1/RV32I_SoC.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 20
[Sun Jun 16 18:29:07 2024] Launched ram_2port_2048x32_synth_1, synth_1...
Run output will be captured here:
ram_2port_2048x32_synth_1: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/ram_2port_2048x32_synth_1/runme.log
synth_1: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/synth_1/runme.log
[Sun Jun 16 18:29:07 2024] Launched impl_1...
Run output will be captured here: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.2.2
  **** Build date : Feb 21 2023 at 20:10:32
    ** Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.2
  ****** Build date   : Feb 16 2023-14:18:16
    **** Build number : 2022.2.2.1676524696
      ** Copyright 2017-2024 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351B7BD50A
set_property PROGRAM.FILE {/mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/RV32I_SoC.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/RV32I_SoC.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file '/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe' provided. It will be converted relative to IP Instance files '../../../../2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe'
set_property CONFIG.Coe_File {/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe} [get_ips ram_2port_2048x32]
INFO: [IP_Flow 19-3484] Absolute path of file '/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe' provided. It will be converted relative to IP Instance files 'insts_data_test.coe'
generate_target all [get_files  /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ram_2port_2048x32'...
catch { config_ip_cache -export [get_ips -all ram_2port_2048x32] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ram_2port_2048x32
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 9267feea0e0f277a to dir: /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/ip/2022.2.2/9/2/9267feea0e0f277a/ram_2port_2048x32.dcp to /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/ip/2022.2.2/9/2/9267feea0e0f277a/ram_2port_2048x32_sim_netlist.v to /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/ip/2022.2.2/9/2/9267feea0e0f277a/ram_2port_2048x32_sim_netlist.vhdl to /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/ip/2022.2.2/9/2/9267feea0e0f277a/ram_2port_2048x32_stub.v to /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/ip/2022.2.2/9/2/9267feea0e0f277a/ram_2port_2048x32_stub.vhdl to /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP ram_2port_2048x32, cache-ID = 9267feea0e0f277a; cache size = 12.396 MB.
catch { [ delete_ip_run [get_ips -all ram_2port_2048x32] ] }
INFO: [Project 1-386] Moving file '/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci' from fileset 'ram_2port_2048x32' to fileset 'sources_1'.
export_ip_user_files -of_objects [get_files /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci'
export_simulation -of_objects [get_files /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci] -directory /mnt/Shared/SoC/Vivado/2_homework/2_homework.ip_user_files/sim_scripts -ip_user_files_dir /mnt/Shared/SoC/Vivado/2_homework/2_homework.ip_user_files -ipstatic_source_dir /mnt/Shared/SoC/Vivado/2_homework/2_homework.ip_user_files/ipstatic -lib_map_path [list {modelsim=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/modelsim} {questa=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/questa} {xcelium=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/xcelium} {vcs=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/vcs} {riviera=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/utils_1/imports/synth_1/RV32I_SoC.dcp with file /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/synth_1/RV32I_SoC.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 20
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci' is already up-to-date
[Sun Jun 16 18:33:23 2024] Launched synth_1...
Run output will be captured here: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/synth_1/runme.log
[Sun Jun 16 18:33:24 2024] Launched impl_1...
Run output will be captured here: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.2.2
  **** Build date : Feb 21 2023 at 20:10:32
    ** Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.2
  ****** Build date   : Feb 16 2023-14:18:16
    **** Build number : 2022.2.2.1676524696
      ** Copyright 2017-2024 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351B7BD50A
set_property PROGRAM.FILE {/mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/RV32I_SoC.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/RV32I_SoC.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file '/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe' provided. It will be converted relative to IP Instance files '../../../../2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe'
set_property CONFIG.Coe_File {/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe} [get_ips ram_2port_2048x32]
INFO: [IP_Flow 19-3484] Absolute path of file '/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe' provided. It will be converted relative to IP Instance files 'insts_data_test.coe'
generate_target all [get_files  /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ram_2port_2048x32'...
catch { config_ip_cache -export [get_ips -all ram_2port_2048x32] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ram_2port_2048x32
export_ip_user_files -of_objects [get_files /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci]
launch_runs ram_2port_2048x32_synth_1 -jobs 20
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ram_2port_2048x32
[Sun Jun 16 18:37:42 2024] Launched ram_2port_2048x32_synth_1...
Run output will be captured here: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/ram_2port_2048x32_synth_1/runme.log
export_simulation -of_objects [get_files /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci] -directory /mnt/Shared/SoC/Vivado/2_homework/2_homework.ip_user_files/sim_scripts -ip_user_files_dir /mnt/Shared/SoC/Vivado/2_homework/2_homework.ip_user_files -ipstatic_source_dir /mnt/Shared/SoC/Vivado/2_homework/2_homework.ip_user_files/ipstatic -lib_map_path [list {modelsim=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/modelsim} {questa=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/questa} {xcelium=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/xcelium} {vcs=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/vcs} {riviera=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
INFO: [Project 1-1161] Replacing file /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/utils_1/imports/synth_1/RV32I_SoC.dcp with file /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/synth_1/RV32I_SoC.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 20
[Sun Jun 16 18:37:46 2024] Launched ram_2port_2048x32_synth_1, synth_1...
Run output will be captured here:
ram_2port_2048x32_synth_1: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/ram_2port_2048x32_synth_1/runme.log
synth_1: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/synth_1/runme.log
[Sun Jun 16 18:37:46 2024] Launched impl_1...
Run output will be captured here: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.2.2
  **** Build date : Feb 21 2023 at 20:10:32
    ** Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.2
  ****** Build date   : Feb 16 2023-14:18:16
    **** Build number : 2022.2.2.1676524696
      ** Copyright 2017-2024 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351B7BD50A
set_property PROGRAM.FILE {/mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/RV32I_SoC.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/RV32I_SoC.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file '/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe' provided. It will be converted relative to IP Instance files '../../../../2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe'
set_property CONFIG.Coe_File {/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe} [get_ips ram_2port_2048x32]
INFO: [IP_Flow 19-3484] Absolute path of file '/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe' provided. It will be converted relative to IP Instance files 'insts_data_test.coe'
generate_target all [get_files  /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ram_2port_2048x32'...
catch { config_ip_cache -export [get_ips -all ram_2port_2048x32] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ram_2port_2048x32
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 309be1cdb30e6b09 to dir: /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/ip/2022.2.2/3/0/309be1cdb30e6b09/ram_2port_2048x32.dcp to /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/ip/2022.2.2/3/0/309be1cdb30e6b09/ram_2port_2048x32_sim_netlist.v to /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/ip/2022.2.2/3/0/309be1cdb30e6b09/ram_2port_2048x32_sim_netlist.vhdl to /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/ip/2022.2.2/3/0/309be1cdb30e6b09/ram_2port_2048x32_stub.v to /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/ip/2022.2.2/3/0/309be1cdb30e6b09/ram_2port_2048x32_stub.vhdl to /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP ram_2port_2048x32, cache-ID = 309be1cdb30e6b09; cache size = 12.659 MB.
catch { [ delete_ip_run [get_ips -all ram_2port_2048x32] ] }
INFO: [Project 1-386] Moving file '/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci' from fileset 'ram_2port_2048x32' to fileset 'sources_1'.
export_ip_user_files -of_objects [get_files /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci'
export_simulation -of_objects [get_files /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci] -directory /mnt/Shared/SoC/Vivado/2_homework/2_homework.ip_user_files/sim_scripts -ip_user_files_dir /mnt/Shared/SoC/Vivado/2_homework/2_homework.ip_user_files -ipstatic_source_dir /mnt/Shared/SoC/Vivado/2_homework/2_homework.ip_user_files/ipstatic -lib_map_path [list {modelsim=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/modelsim} {questa=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/questa} {xcelium=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/xcelium} {vcs=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/vcs} {riviera=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
INFO: [Project 1-1161] Replacing file /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/utils_1/imports/synth_1/RV32I_SoC.dcp with file /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/synth_1/RV32I_SoC.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 20
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci' is already up-to-date
[Sun Jun 16 18:42:18 2024] Launched synth_1...
Run output will be captured here: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/synth_1/runme.log
[Sun Jun 16 18:42:18 2024] Launched impl_1...
Run output will be captured here: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 20
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci' is already up-to-date
[Sun Jun 16 18:42:21 2024] Launched synth_1...
Run output will be captured here: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/synth_1/runme.log
[Sun Jun 16 18:42:21 2024] Launched impl_1...
Run output will be captured here: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.2.2
  **** Build date : Feb 21 2023 at 20:10:32
    ** Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.2
  ****** Build date   : Feb 16 2023-14:18:16
    **** Build number : 2022.2.2.1676524696
      ** Copyright 2017-2024 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351B7BD50A
set_property PROGRAM.FILE {/mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/RV32I_SoC.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/RV32I_SoC.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file '/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe' provided. It will be converted relative to IP Instance files '../../../../2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe'
set_property CONFIG.Coe_File {/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe} [get_ips ram_2port_2048x32]
INFO: [IP_Flow 19-3484] Absolute path of file '/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe' provided. It will be converted relative to IP Instance files 'insts_data_test.coe'
generate_target all [get_files  /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ram_2port_2048x32'...
catch { config_ip_cache -export [get_ips -all ram_2port_2048x32] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ram_2port_2048x32
export_ip_user_files -of_objects [get_files /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci]
launch_runs ram_2port_2048x32_synth_1 -jobs 20
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ram_2port_2048x32
[Sun Jun 16 18:48:22 2024] Launched ram_2port_2048x32_synth_1...
Run output will be captured here: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/ram_2port_2048x32_synth_1/runme.log
export_simulation -of_objects [get_files /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci] -directory /mnt/Shared/SoC/Vivado/2_homework/2_homework.ip_user_files/sim_scripts -ip_user_files_dir /mnt/Shared/SoC/Vivado/2_homework/2_homework.ip_user_files -ipstatic_source_dir /mnt/Shared/SoC/Vivado/2_homework/2_homework.ip_user_files/ipstatic -lib_map_path [list {modelsim=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/modelsim} {questa=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/questa} {xcelium=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/xcelium} {vcs=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/vcs} {riviera=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
INFO: [Project 1-1161] Replacing file /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/utils_1/imports/synth_1/RV32I_SoC.dcp with file /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/synth_1/RV32I_SoC.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 20
[Sun Jun 16 18:48:26 2024] Launched ram_2port_2048x32_synth_1, synth_1...
Run output will be captured here:
ram_2port_2048x32_synth_1: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/ram_2port_2048x32_synth_1/runme.log
synth_1: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/synth_1/runme.log
[Sun Jun 16 18:48:26 2024] Launched impl_1...
Run output will be captured here: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.2.2
  **** Build date : Feb 21 2023 at 20:10:32
    ** Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.2
  ****** Build date   : Feb 16 2023-14:18:16
    **** Build number : 2022.2.2.1676524696
      ** Copyright 2017-2024 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351B7BD50A
set_property PROGRAM.FILE {/mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/RV32I_SoC.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/RV32I_SoC.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file '/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe' provided. It will be converted relative to IP Instance files '../../../../2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe'
set_property CONFIG.Coe_File {/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe} [get_ips ram_2port_2048x32]
INFO: [IP_Flow 19-3484] Absolute path of file '/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe' provided. It will be converted relative to IP Instance files 'insts_data_test.coe'
generate_target all [get_files  /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ram_2port_2048x32'...
catch { config_ip_cache -export [get_ips -all ram_2port_2048x32] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ram_2port_2048x32
export_ip_user_files -of_objects [get_files /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci] -no_script -sync -force -quiet
reset_run ram_2port_2048x32_synth_1
launch_runs ram_2port_2048x32_synth_1 -jobs 20
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ram_2port_2048x32
[Sun Jun 16 18:54:12 2024] Launched ram_2port_2048x32_synth_1...
Run output will be captured here: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/ram_2port_2048x32_synth_1/runme.log
export_simulation -of_objects [get_files /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci] -directory /mnt/Shared/SoC/Vivado/2_homework/2_homework.ip_user_files/sim_scripts -ip_user_files_dir /mnt/Shared/SoC/Vivado/2_homework/2_homework.ip_user_files -ipstatic_source_dir /mnt/Shared/SoC/Vivado/2_homework/2_homework.ip_user_files/ipstatic -lib_map_path [list {modelsim=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/modelsim} {questa=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/questa} {xcelium=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/xcelium} {vcs=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/vcs} {riviera=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
INFO: [Project 1-1161] Replacing file /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/utils_1/imports/synth_1/RV32I_SoC.dcp with file /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/synth_1/RV32I_SoC.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 20
[Sun Jun 16 18:54:16 2024] Launched ram_2port_2048x32_synth_1, synth_1...
Run output will be captured here:
ram_2port_2048x32_synth_1: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/ram_2port_2048x32_synth_1/runme.log
synth_1: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/synth_1/runme.log
[Sun Jun 16 18:54:16 2024] Launched impl_1...
Run output will be captured here: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.2.2
  **** Build date : Feb 21 2023 at 20:10:32
    ** Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.2
  ****** Build date   : Feb 16 2023-14:18:16
    **** Build number : 2022.2.2.1676524696
      ** Copyright 2017-2024 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351B7BD50A
set_property PROGRAM.FILE {/mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/RV32I_SoC.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/RV32I_SoC.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file '/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe' provided. It will be converted relative to IP Instance files '../../../../2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe'
set_property CONFIG.Coe_File {/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe} [get_ips ram_2port_2048x32]
INFO: [IP_Flow 19-3484] Absolute path of file '/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe' provided. It will be converted relative to IP Instance files 'insts_data_test.coe'
generate_target all [get_files  /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ram_2port_2048x32'...
catch { config_ip_cache -export [get_ips -all ram_2port_2048x32] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ram_2port_2048x32
export_ip_user_files -of_objects [get_files /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci] -no_script -sync -force -quiet
reset_run ram_2port_2048x32_synth_1
launch_runs ram_2port_2048x32_synth_1 -jobs 20
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ram_2port_2048x32
[Sun Jun 16 19:05:40 2024] Launched ram_2port_2048x32_synth_1...
Run output will be captured here: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/ram_2port_2048x32_synth_1/runme.log
export_simulation -of_objects [get_files /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci] -directory /mnt/Shared/SoC/Vivado/2_homework/2_homework.ip_user_files/sim_scripts -ip_user_files_dir /mnt/Shared/SoC/Vivado/2_homework/2_homework.ip_user_files -ipstatic_source_dir /mnt/Shared/SoC/Vivado/2_homework/2_homework.ip_user_files/ipstatic -lib_map_path [list {modelsim=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/modelsim} {questa=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/questa} {xcelium=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/xcelium} {vcs=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/vcs} {riviera=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
INFO: [Project 1-1161] Replacing file /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/utils_1/imports/synth_1/RV32I_SoC.dcp with file /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/synth_1/RV32I_SoC.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 20
[Sun Jun 16 19:05:44 2024] Launched ram_2port_2048x32_synth_1, synth_1...
Run output will be captured here:
ram_2port_2048x32_synth_1: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/ram_2port_2048x32_synth_1/runme.log
synth_1: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/synth_1/runme.log
[Sun Jun 16 19:05:44 2024] Launched impl_1...
Run output will be captured here: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.2.2
  **** Build date : Feb 21 2023 at 20:10:32
    ** Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.2
  ****** Build date   : Feb 16 2023-14:18:16
    **** Build number : 2022.2.2.1676524696
      ** Copyright 2017-2024 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351B7BD50A
set_property PROGRAM.FILE {/mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/RV32I_SoC.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/RV32I_SoC.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/utils_1/imports/synth_1/RV32I_SoC.dcp with file /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/synth_1/RV32I_SoC.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 20
[Sun Jun 16 19:16:40 2024] Launched synth_1...
Run output will be captured here: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/synth_1/runme.log
[Sun Jun 16 19:16:40 2024] Launched impl_1...
Run output will be captured here: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/RV32I_SoC.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file '/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe' provided. It will be converted relative to IP Instance files '../../../../2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe'
set_property CONFIG.Coe_File {/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe} [get_ips ram_2port_2048x32]
INFO: [IP_Flow 19-3484] Absolute path of file '/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe' provided. It will be converted relative to IP Instance files 'insts_data_test.coe'
generate_target all [get_files  /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ram_2port_2048x32'...
catch { config_ip_cache -export [get_ips -all ram_2port_2048x32] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ram_2port_2048x32
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 9366b56d06390ab8 to dir: /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/ip/2022.2.2/9/3/9366b56d06390ab8/ram_2port_2048x32.dcp to /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/ip/2022.2.2/9/3/9366b56d06390ab8/ram_2port_2048x32_sim_netlist.v to /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/ip/2022.2.2/9/3/9366b56d06390ab8/ram_2port_2048x32_sim_netlist.vhdl to /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/ip/2022.2.2/9/3/9366b56d06390ab8/ram_2port_2048x32_stub.v to /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/ip/2022.2.2/9/3/9366b56d06390ab8/ram_2port_2048x32_stub.vhdl to /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP ram_2port_2048x32, cache-ID = 9366b56d06390ab8; cache size = 13.447 MB.
catch { [ delete_ip_run [get_ips -all ram_2port_2048x32] ] }
INFO: [Project 1-386] Moving file '/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci' from fileset 'ram_2port_2048x32' to fileset 'sources_1'.
export_ip_user_files -of_objects [get_files /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci'
export_simulation -of_objects [get_files /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci] -directory /mnt/Shared/SoC/Vivado/2_homework/2_homework.ip_user_files/sim_scripts -ip_user_files_dir /mnt/Shared/SoC/Vivado/2_homework/2_homework.ip_user_files -ipstatic_source_dir /mnt/Shared/SoC/Vivado/2_homework/2_homework.ip_user_files/ipstatic -lib_map_path [list {modelsim=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/modelsim} {questa=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/questa} {xcelium=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/xcelium} {vcs=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/vcs} {riviera=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/utils_1/imports/synth_1/RV32I_SoC.dcp with file /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/synth_1/RV32I_SoC.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 20
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci' is already up-to-date
[Sun Jun 16 19:24:08 2024] Launched synth_1...
Run output will be captured here: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/synth_1/runme.log
[Sun Jun 16 19:24:08 2024] Launched impl_1...
Run output will be captured here: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.2.2
  **** Build date : Feb 21 2023 at 20:10:32
    ** Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.2
  ****** Build date   : Feb 16 2023-14:18:16
    **** Build number : 2022.2.2.1676524696
      ** Copyright 2017-2024 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351B7BD50A
set_property PROGRAM.FILE {/mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/RV32I_SoC.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/RV32I_SoC.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file '/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe' provided. It will be converted relative to IP Instance files '../../../../2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe'
set_property CONFIG.Coe_File {/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe} [get_ips ram_2port_2048x32]
INFO: [IP_Flow 19-3484] Absolute path of file '/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe' provided. It will be converted relative to IP Instance files 'insts_data_test.coe'
generate_target all [get_files  /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ram_2port_2048x32'...
catch { config_ip_cache -export [get_ips -all ram_2port_2048x32] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ram_2port_2048x32
export_ip_user_files -of_objects [get_files /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci]
launch_runs ram_2port_2048x32_synth_1 -jobs 20
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ram_2port_2048x32
[Sun Jun 16 19:31:04 2024] Launched ram_2port_2048x32_synth_1...
Run output will be captured here: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/ram_2port_2048x32_synth_1/runme.log
export_simulation -of_objects [get_files /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci] -directory /mnt/Shared/SoC/Vivado/2_homework/2_homework.ip_user_files/sim_scripts -ip_user_files_dir /mnt/Shared/SoC/Vivado/2_homework/2_homework.ip_user_files -ipstatic_source_dir /mnt/Shared/SoC/Vivado/2_homework/2_homework.ip_user_files/ipstatic -lib_map_path [list {modelsim=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/modelsim} {questa=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/questa} {xcelium=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/xcelium} {vcs=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/vcs} {riviera=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
INFO: [Project 1-1161] Replacing file /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/utils_1/imports/synth_1/RV32I_SoC.dcp with file /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/synth_1/RV32I_SoC.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 20
[Sun Jun 16 19:31:08 2024] Launched ram_2port_2048x32_synth_1, synth_1...
Run output will be captured here:
ram_2port_2048x32_synth_1: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/ram_2port_2048x32_synth_1/runme.log
synth_1: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/synth_1/runme.log
[Sun Jun 16 19:31:08 2024] Launched impl_1...
Run output will be captured here: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.2.2
  **** Build date : Feb 21 2023 at 20:10:32
    ** Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.2
  ****** Build date   : Feb 16 2023-14:18:16
    **** Build number : 2022.2.2.1676524696
      ** Copyright 2017-2024 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351B7BD50A
set_property PROGRAM.FILE {/mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/RV32I_SoC.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/RV32I_SoC.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file '/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe' provided. It will be converted relative to IP Instance files '../../../../2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe'
set_property CONFIG.Coe_File {/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe} [get_ips ram_2port_2048x32]
INFO: [IP_Flow 19-3484] Absolute path of file '/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe' provided. It will be converted relative to IP Instance files 'insts_data_test.coe'
generate_target all [get_files  /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ram_2port_2048x32'...
catch { config_ip_cache -export [get_ips -all ram_2port_2048x32] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ram_2port_2048x32
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry abe36c07d2bd8573 to dir: /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/ip/2022.2.2/a/b/abe36c07d2bd8573/ram_2port_2048x32.dcp to /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/ip/2022.2.2/a/b/abe36c07d2bd8573/ram_2port_2048x32_sim_netlist.v to /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/ip/2022.2.2/a/b/abe36c07d2bd8573/ram_2port_2048x32_sim_netlist.vhdl to /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/ip/2022.2.2/a/b/abe36c07d2bd8573/ram_2port_2048x32_stub.v to /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/ip/2022.2.2/a/b/abe36c07d2bd8573/ram_2port_2048x32_stub.vhdl to /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP ram_2port_2048x32, cache-ID = abe36c07d2bd8573; cache size = 13.710 MB.
catch { [ delete_ip_run [get_ips -all ram_2port_2048x32] ] }
INFO: [Project 1-386] Moving file '/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci' from fileset 'ram_2port_2048x32' to fileset 'sources_1'.
export_ip_user_files -of_objects [get_files /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci'
export_simulation -of_objects [get_files /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci] -directory /mnt/Shared/SoC/Vivado/2_homework/2_homework.ip_user_files/sim_scripts -ip_user_files_dir /mnt/Shared/SoC/Vivado/2_homework/2_homework.ip_user_files -ipstatic_source_dir /mnt/Shared/SoC/Vivado/2_homework/2_homework.ip_user_files/ipstatic -lib_map_path [list {modelsim=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/modelsim} {questa=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/questa} {xcelium=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/xcelium} {vcs=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/vcs} {riviera=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/utils_1/imports/synth_1/RV32I_SoC.dcp with file /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/synth_1/RV32I_SoC.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 20
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci' is already up-to-date
[Sun Jun 16 19:36:19 2024] Launched synth_1...
Run output will be captured here: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/synth_1/runme.log
[Sun Jun 16 19:36:20 2024] Launched impl_1...
Run output will be captured here: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.2.2
  **** Build date : Feb 21 2023 at 20:10:32
    ** Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.2
  ****** Build date   : Feb 16 2023-14:18:16
    **** Build number : 2022.2.2.1676524696
      ** Copyright 2017-2024 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351B7BD50A
set_property PROGRAM.FILE {/mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/RV32I_SoC.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/RV32I_SoC.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file '/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe' provided. It will be converted relative to IP Instance files '../../../../2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe'
set_property CONFIG.Coe_File {/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe} [get_ips ram_2port_2048x32]
INFO: [IP_Flow 19-3484] Absolute path of file '/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe' provided. It will be converted relative to IP Instance files 'insts_data_test.coe'
generate_target all [get_files  /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ram_2port_2048x32'...
catch { config_ip_cache -export [get_ips -all ram_2port_2048x32] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ram_2port_2048x32
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry abe36c07d2bd8573 to dir: /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/ip/2022.2.2/a/b/abe36c07d2bd8573/ram_2port_2048x32.dcp to /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/ip/2022.2.2/a/b/abe36c07d2bd8573/ram_2port_2048x32_sim_netlist.v to /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/ip/2022.2.2/a/b/abe36c07d2bd8573/ram_2port_2048x32_sim_netlist.vhdl to /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/ip/2022.2.2/a/b/abe36c07d2bd8573/ram_2port_2048x32_stub.v to /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/ip/2022.2.2/a/b/abe36c07d2bd8573/ram_2port_2048x32_stub.vhdl to /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP ram_2port_2048x32, cache-ID = abe36c07d2bd8573; cache size = 13.710 MB.
export_ip_user_files -of_objects [get_files /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci'
export_simulation -of_objects [get_files /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci] -directory /mnt/Shared/SoC/Vivado/2_homework/2_homework.ip_user_files/sim_scripts -ip_user_files_dir /mnt/Shared/SoC/Vivado/2_homework/2_homework.ip_user_files -ipstatic_source_dir /mnt/Shared/SoC/Vivado/2_homework/2_homework.ip_user_files/ipstatic -lib_map_path [list {modelsim=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/modelsim} {questa=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/questa} {xcelium=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/xcelium} {vcs=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/vcs} {riviera=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
INFO: [Project 1-1161] Replacing file /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/utils_1/imports/synth_1/RV32I_SoC.dcp with file /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/synth_1/RV32I_SoC.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 20
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci' is already up-to-date
[Sun Jun 16 19:39:26 2024] Launched synth_1...
Run output will be captured here: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/synth_1/runme.log
[Sun Jun 16 19:39:26 2024] Launched impl_1...
Run output will be captured here: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.2.2
  **** Build date : Feb 21 2023 at 20:10:32
    ** Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.2
  ****** Build date   : Feb 16 2023-14:18:16
    **** Build number : 2022.2.2.1676524696
      ** Copyright 2017-2024 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351B7BD50A
set_property PROGRAM.FILE {/mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/RV32I_SoC.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/RV32I_SoC.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file '/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe' provided. It will be converted relative to IP Instance files '../../../../2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe'
set_property CONFIG.Coe_File {/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe} [get_ips ram_2port_2048x32]
INFO: [IP_Flow 19-3484] Absolute path of file '/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe' provided. It will be converted relative to IP Instance files 'insts_data_test.coe'
generate_target all [get_files  /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ram_2port_2048x32'...
catch { config_ip_cache -export [get_ips -all ram_2port_2048x32] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ram_2port_2048x32
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry abe36c07d2bd8573 to dir: /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/ip/2022.2.2/a/b/abe36c07d2bd8573/ram_2port_2048x32.dcp to /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/ip/2022.2.2/a/b/abe36c07d2bd8573/ram_2port_2048x32_sim_netlist.v to /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/ip/2022.2.2/a/b/abe36c07d2bd8573/ram_2port_2048x32_sim_netlist.vhdl to /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/ip/2022.2.2/a/b/abe36c07d2bd8573/ram_2port_2048x32_stub.v to /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/ip/2022.2.2/a/b/abe36c07d2bd8573/ram_2port_2048x32_stub.vhdl to /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP ram_2port_2048x32, cache-ID = abe36c07d2bd8573; cache size = 13.710 MB.
export_ip_user_files -of_objects [get_files /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci'
export_simulation -of_objects [get_files /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci] -directory /mnt/Shared/SoC/Vivado/2_homework/2_homework.ip_user_files/sim_scripts -ip_user_files_dir /mnt/Shared/SoC/Vivado/2_homework/2_homework.ip_user_files -ipstatic_source_dir /mnt/Shared/SoC/Vivado/2_homework/2_homework.ip_user_files/ipstatic -lib_map_path [list {modelsim=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/modelsim} {questa=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/questa} {xcelium=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/xcelium} {vcs=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/vcs} {riviera=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
INFO: [Project 1-1161] Replacing file /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/utils_1/imports/synth_1/RV32I_SoC.dcp with file /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/synth_1/RV32I_SoC.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 20
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci' is already up-to-date
[Sun Jun 16 19:42:32 2024] Launched synth_1...
Run output will be captured here: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/synth_1/runme.log
[Sun Jun 16 19:42:32 2024] Launched impl_1...
Run output will be captured here: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.2.2
  **** Build date : Feb 21 2023 at 20:10:32
    ** Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.2
  ****** Build date   : Feb 16 2023-14:18:16
    **** Build number : 2022.2.2.1676524696
      ** Copyright 2017-2024 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351B7BD50A
set_property PROGRAM.FILE {/mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/RV32I_SoC.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/RV32I_SoC.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file '/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe' provided. It will be converted relative to IP Instance files '../../../../2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe'
set_property CONFIG.Coe_File {/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe} [get_ips ram_2port_2048x32]
INFO: [IP_Flow 19-3484] Absolute path of file '/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe' provided. It will be converted relative to IP Instance files 'insts_data_test.coe'
generate_target all [get_files  /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ram_2port_2048x32'...
catch { config_ip_cache -export [get_ips -all ram_2port_2048x32] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ram_2port_2048x32
export_ip_user_files -of_objects [get_files /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci]
launch_runs ram_2port_2048x32_synth_1 -jobs 20
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ram_2port_2048x32
[Sun Jun 16 19:46:22 2024] Launched ram_2port_2048x32_synth_1...
Run output will be captured here: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/ram_2port_2048x32_synth_1/runme.log
export_simulation -of_objects [get_files /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci] -directory /mnt/Shared/SoC/Vivado/2_homework/2_homework.ip_user_files/sim_scripts -ip_user_files_dir /mnt/Shared/SoC/Vivado/2_homework/2_homework.ip_user_files -ipstatic_source_dir /mnt/Shared/SoC/Vivado/2_homework/2_homework.ip_user_files/ipstatic -lib_map_path [list {modelsim=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/modelsim} {questa=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/questa} {xcelium=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/xcelium} {vcs=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/vcs} {riviera=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
INFO: [Project 1-1161] Replacing file /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/utils_1/imports/synth_1/RV32I_SoC.dcp with file /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/synth_1/RV32I_SoC.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 20
[Sun Jun 16 19:46:28 2024] Launched ram_2port_2048x32_synth_1, synth_1...
Run output will be captured here:
ram_2port_2048x32_synth_1: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/ram_2port_2048x32_synth_1/runme.log
synth_1: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/synth_1/runme.log
[Sun Jun 16 19:46:28 2024] Launched impl_1...
Run output will be captured here: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.2.2
  **** Build date : Feb 21 2023 at 20:10:32
    ** Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.2
  ****** Build date   : Feb 16 2023-14:18:16
    **** Build number : 2022.2.2.1676524696
      ** Copyright 2017-2024 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351B7BD50A
set_property PROGRAM.FILE {/mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/RV32I_SoC.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/RV32I_SoC.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file '/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe' provided. It will be converted relative to IP Instance files '../../../../2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe'
set_property CONFIG.Coe_File {/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe} [get_ips ram_2port_2048x32]
INFO: [IP_Flow 19-3484] Absolute path of file '/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe' provided. It will be converted relative to IP Instance files 'insts_data_test.coe'
generate_target all [get_files  /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ram_2port_2048x32'...
catch { config_ip_cache -export [get_ips -all ram_2port_2048x32] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ram_2port_2048x32
export_ip_user_files -of_objects [get_files /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci] -no_script -sync -force -quiet
reset_run ram_2port_2048x32_synth_1
launch_runs ram_2port_2048x32_synth_1 -jobs 20
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ram_2port_2048x32
[Sun Jun 16 19:50:36 2024] Launched ram_2port_2048x32_synth_1...
Run output will be captured here: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/ram_2port_2048x32_synth_1/runme.log
export_simulation -of_objects [get_files /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci] -directory /mnt/Shared/SoC/Vivado/2_homework/2_homework.ip_user_files/sim_scripts -ip_user_files_dir /mnt/Shared/SoC/Vivado/2_homework/2_homework.ip_user_files -ipstatic_source_dir /mnt/Shared/SoC/Vivado/2_homework/2_homework.ip_user_files/ipstatic -lib_map_path [list {modelsim=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/modelsim} {questa=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/questa} {xcelium=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/xcelium} {vcs=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/vcs} {riviera=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
INFO: [Project 1-1161] Replacing file /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/utils_1/imports/synth_1/RV32I_SoC.dcp with file /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/synth_1/RV32I_SoC.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 20
[Sun Jun 16 19:50:41 2024] Launched ram_2port_2048x32_synth_1, synth_1...
Run output will be captured here:
ram_2port_2048x32_synth_1: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/ram_2port_2048x32_synth_1/runme.log
synth_1: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/synth_1/runme.log
[Sun Jun 16 19:50:41 2024] Launched impl_1...
Run output will be captured here: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.2.2
  **** Build date : Feb 21 2023 at 20:10:32
    ** Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.2
  ****** Build date   : Feb 16 2023-14:18:16
    **** Build number : 2022.2.2.1676524696
      ** Copyright 2017-2024 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351B7BD50A
set_property PROGRAM.FILE {/mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/RV32I_SoC.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/RV32I_SoC.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file '/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe' provided. It will be converted relative to IP Instance files '../../../../2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe'
set_property CONFIG.Coe_File {/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe} [get_ips ram_2port_2048x32]
INFO: [IP_Flow 19-3484] Absolute path of file '/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe' provided. It will be converted relative to IP Instance files 'insts_data_test.coe'
generate_target all [get_files  /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ram_2port_2048x32'...
catch { config_ip_cache -export [get_ips -all ram_2port_2048x32] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ram_2port_2048x32
export_ip_user_files -of_objects [get_files /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci] -no_script -sync -force -quiet
reset_run ram_2port_2048x32_synth_1
launch_runs ram_2port_2048x32_synth_1 -jobs 20
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ram_2port_2048x32
[Sun Jun 16 19:54:21 2024] Launched ram_2port_2048x32_synth_1...
Run output will be captured here: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/ram_2port_2048x32_synth_1/runme.log
export_simulation -of_objects [get_files /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci] -directory /mnt/Shared/SoC/Vivado/2_homework/2_homework.ip_user_files/sim_scripts -ip_user_files_dir /mnt/Shared/SoC/Vivado/2_homework/2_homework.ip_user_files -ipstatic_source_dir /mnt/Shared/SoC/Vivado/2_homework/2_homework.ip_user_files/ipstatic -lib_map_path [list {modelsim=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/modelsim} {questa=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/questa} {xcelium=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/xcelium} {vcs=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/vcs} {riviera=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
INFO: [Project 1-1161] Replacing file /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/utils_1/imports/synth_1/RV32I_SoC.dcp with file /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/synth_1/RV32I_SoC.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 20
[Sun Jun 16 19:54:24 2024] Launched ram_2port_2048x32_synth_1, synth_1...
Run output will be captured here:
ram_2port_2048x32_synth_1: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/ram_2port_2048x32_synth_1/runme.log
synth_1: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/synth_1/runme.log
[Sun Jun 16 19:54:24 2024] Launched impl_1...
Run output will be captured here: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.2.2
  **** Build date : Feb 21 2023 at 20:10:32
    ** Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.2
  ****** Build date   : Feb 16 2023-14:18:16
    **** Build number : 2022.2.2.1676524696
      ** Copyright 2017-2024 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351B7BD50A
set_property PROGRAM.FILE {/mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/RV32I_SoC.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/RV32I_SoC.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file '/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe' provided. It will be converted relative to IP Instance files '../../../../2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe'
set_property CONFIG.Coe_File {/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe} [get_ips ram_2port_2048x32]
INFO: [IP_Flow 19-3484] Absolute path of file '/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe' provided. It will be converted relative to IP Instance files 'insts_data_test.coe'
generate_target all [get_files  /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ram_2port_2048x32'...
catch { config_ip_cache -export [get_ips -all ram_2port_2048x32] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ram_2port_2048x32
export_ip_user_files -of_objects [get_files /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci] -no_script -sync -force -quiet
reset_run ram_2port_2048x32_synth_1
launch_runs ram_2port_2048x32_synth_1 -jobs 20
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ram_2port_2048x32
[Sun Jun 16 19:57:56 2024] Launched ram_2port_2048x32_synth_1...
Run output will be captured here: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/ram_2port_2048x32_synth_1/runme.log
export_simulation -of_objects [get_files /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci] -directory /mnt/Shared/SoC/Vivado/2_homework/2_homework.ip_user_files/sim_scripts -ip_user_files_dir /mnt/Shared/SoC/Vivado/2_homework/2_homework.ip_user_files -ipstatic_source_dir /mnt/Shared/SoC/Vivado/2_homework/2_homework.ip_user_files/ipstatic -lib_map_path [list {modelsim=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/modelsim} {questa=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/questa} {xcelium=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/xcelium} {vcs=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/vcs} {riviera=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
INFO: [Project 1-1161] Replacing file /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/utils_1/imports/synth_1/RV32I_SoC.dcp with file /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/synth_1/RV32I_SoC.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 20
[Sun Jun 16 19:58:01 2024] Launched ram_2port_2048x32_synth_1, synth_1...
Run output will be captured here:
ram_2port_2048x32_synth_1: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/ram_2port_2048x32_synth_1/runme.log
synth_1: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/synth_1/runme.log
[Sun Jun 16 19:58:01 2024] Launched impl_1...
Run output will be captured here: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.2.2
  **** Build date : Feb 21 2023 at 20:10:32
    ** Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.2
  ****** Build date   : Feb 16 2023-14:18:16
    **** Build number : 2022.2.2.1676524696
      ** Copyright 2017-2024 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351B7BD50A
set_property PROGRAM.FILE {/mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/RV32I_SoC.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/RV32I_SoC.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file '/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe' provided. It will be converted relative to IP Instance files '../../../../2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe'
set_property CONFIG.Coe_File {/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe} [get_ips ram_2port_2048x32]
INFO: [IP_Flow 19-3484] Absolute path of file '/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe' provided. It will be converted relative to IP Instance files 'insts_data_test.coe'
generate_target all [get_files  /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ram_2port_2048x32'...
catch { config_ip_cache -export [get_ips -all ram_2port_2048x32] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ram_2port_2048x32
export_ip_user_files -of_objects [get_files /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci] -no_script -sync -force -quiet
reset_run ram_2port_2048x32_synth_1
launch_runs ram_2port_2048x32_synth_1 -jobs 20
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ram_2port_2048x32
[Sun Jun 16 20:01:38 2024] Launched ram_2port_2048x32_synth_1...
Run output will be captured here: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/ram_2port_2048x32_synth_1/runme.log
export_simulation -of_objects [get_files /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci] -directory /mnt/Shared/SoC/Vivado/2_homework/2_homework.ip_user_files/sim_scripts -ip_user_files_dir /mnt/Shared/SoC/Vivado/2_homework/2_homework.ip_user_files -ipstatic_source_dir /mnt/Shared/SoC/Vivado/2_homework/2_homework.ip_user_files/ipstatic -lib_map_path [list {modelsim=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/modelsim} {questa=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/questa} {xcelium=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/xcelium} {vcs=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/vcs} {riviera=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
INFO: [Project 1-1161] Replacing file /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/utils_1/imports/synth_1/RV32I_SoC.dcp with file /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/synth_1/RV32I_SoC.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 20
[Sun Jun 16 20:01:46 2024] Launched ram_2port_2048x32_synth_1, synth_1...
Run output will be captured here:
ram_2port_2048x32_synth_1: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/ram_2port_2048x32_synth_1/runme.log
synth_1: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/synth_1/runme.log
[Sun Jun 16 20:01:46 2024] Launched impl_1...
Run output will be captured here: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.2.2
  **** Build date : Feb 21 2023 at 20:10:32
    ** Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.2
  ****** Build date   : Feb 16 2023-14:18:16
    **** Build number : 2022.2.2.1676524696
      ** Copyright 2017-2024 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351B7BD50A
set_property PROGRAM.FILE {/mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/RV32I_SoC.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/RV32I_SoC.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file '/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe' provided. It will be converted relative to IP Instance files '../../../../2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe'
set_property CONFIG.Coe_File {/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe} [get_ips ram_2port_2048x32]
INFO: [IP_Flow 19-3484] Absolute path of file '/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe' provided. It will be converted relative to IP Instance files 'insts_data_test.coe'
generate_target all [get_files  /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ram_2port_2048x32'...
catch { config_ip_cache -export [get_ips -all ram_2port_2048x32] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ram_2port_2048x32
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry abe36c07d2bd8573 to dir: /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/ip/2022.2.2/a/b/abe36c07d2bd8573/ram_2port_2048x32.dcp to /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/ip/2022.2.2/a/b/abe36c07d2bd8573/ram_2port_2048x32_sim_netlist.v to /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/ip/2022.2.2/a/b/abe36c07d2bd8573/ram_2port_2048x32_sim_netlist.vhdl to /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/ip/2022.2.2/a/b/abe36c07d2bd8573/ram_2port_2048x32_stub.v to /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/ip/2022.2.2/a/b/abe36c07d2bd8573/ram_2port_2048x32_stub.vhdl to /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP ram_2port_2048x32, cache-ID = abe36c07d2bd8573; cache size = 15.023 MB.
catch { [ delete_ip_run [get_ips -all ram_2port_2048x32] ] }
INFO: [Project 1-386] Moving file '/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci' from fileset 'ram_2port_2048x32' to fileset 'sources_1'.
export_ip_user_files -of_objects [get_files /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci'
export_simulation -of_objects [get_files /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci] -directory /mnt/Shared/SoC/Vivado/2_homework/2_homework.ip_user_files/sim_scripts -ip_user_files_dir /mnt/Shared/SoC/Vivado/2_homework/2_homework.ip_user_files -ipstatic_source_dir /mnt/Shared/SoC/Vivado/2_homework/2_homework.ip_user_files/ipstatic -lib_map_path [list {modelsim=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/modelsim} {questa=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/questa} {xcelium=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/xcelium} {vcs=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/vcs} {riviera=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/utils_1/imports/synth_1/RV32I_SoC.dcp with file /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/synth_1/RV32I_SoC.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 20
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci' is already up-to-date
[Sun Jun 16 20:05:25 2024] Launched synth_1...
Run output will be captured here: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/synth_1/runme.log
[Sun Jun 16 20:05:25 2024] Launched impl_1...
Run output will be captured here: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.2.2
  **** Build date : Feb 21 2023 at 20:10:32
    ** Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.2
  ****** Build date   : Feb 16 2023-14:18:16
    **** Build number : 2022.2.2.1676524696
      ** Copyright 2017-2024 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351B7BD50A
set_property PROGRAM.FILE {/mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/RV32I_SoC.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/RV32I_SoC.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file '/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe' provided. It will be converted relative to IP Instance files '../../../../2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe'
set_property CONFIG.Coe_File {/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe} [get_ips ram_2port_2048x32]
INFO: [IP_Flow 19-3484] Absolute path of file '/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe' provided. It will be converted relative to IP Instance files 'insts_data_test.coe'
generate_target all [get_files  /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ram_2port_2048x32'...
catch { config_ip_cache -export [get_ips -all ram_2port_2048x32] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ram_2port_2048x32
export_ip_user_files -of_objects [get_files /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci]
launch_runs ram_2port_2048x32_synth_1 -jobs 20
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ram_2port_2048x32
[Sun Jun 16 20:08:57 2024] Launched ram_2port_2048x32_synth_1...
Run output will be captured here: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/ram_2port_2048x32_synth_1/runme.log
export_simulation -of_objects [get_files /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci] -directory /mnt/Shared/SoC/Vivado/2_homework/2_homework.ip_user_files/sim_scripts -ip_user_files_dir /mnt/Shared/SoC/Vivado/2_homework/2_homework.ip_user_files -ipstatic_source_dir /mnt/Shared/SoC/Vivado/2_homework/2_homework.ip_user_files/ipstatic -lib_map_path [list {modelsim=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/modelsim} {questa=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/questa} {xcelium=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/xcelium} {vcs=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/vcs} {riviera=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
INFO: [Project 1-1161] Replacing file /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/utils_1/imports/synth_1/RV32I_SoC.dcp with file /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/synth_1/RV32I_SoC.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 20
[Sun Jun 16 20:09:02 2024] Launched ram_2port_2048x32_synth_1, synth_1...
Run output will be captured here:
ram_2port_2048x32_synth_1: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/ram_2port_2048x32_synth_1/runme.log
synth_1: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/synth_1/runme.log
[Sun Jun 16 20:09:02 2024] Launched impl_1...
Run output will be captured here: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.2.2
  **** Build date : Feb 21 2023 at 20:10:32
    ** Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.2
  ****** Build date   : Feb 16 2023-14:18:16
    **** Build number : 2022.2.2.1676524696
      ** Copyright 2017-2024 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351B7BD50A
set_property PROGRAM.FILE {/mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/RV32I_SoC.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/RV32I_SoC.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file '/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe' provided. It will be converted relative to IP Instance files '../../../../2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe'
set_property CONFIG.Coe_File {/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe} [get_ips ram_2port_2048x32]
INFO: [IP_Flow 19-3484] Absolute path of file '/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe' provided. It will be converted relative to IP Instance files 'insts_data_test.coe'
generate_target all [get_files  /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ram_2port_2048x32'...
catch { config_ip_cache -export [get_ips -all ram_2port_2048x32] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ram_2port_2048x32
export_ip_user_files -of_objects [get_files /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci] -no_script -sync -force -quiet
reset_run ram_2port_2048x32_synth_1
launch_runs ram_2port_2048x32_synth_1 -jobs 20
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ram_2port_2048x32
[Sun Jun 16 20:13:25 2024] Launched ram_2port_2048x32_synth_1...
Run output will be captured here: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/ram_2port_2048x32_synth_1/runme.log
export_simulation -of_objects [get_files /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci] -directory /mnt/Shared/SoC/Vivado/2_homework/2_homework.ip_user_files/sim_scripts -ip_user_files_dir /mnt/Shared/SoC/Vivado/2_homework/2_homework.ip_user_files -ipstatic_source_dir /mnt/Shared/SoC/Vivado/2_homework/2_homework.ip_user_files/ipstatic -lib_map_path [list {modelsim=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/modelsim} {questa=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/questa} {xcelium=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/xcelium} {vcs=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/vcs} {riviera=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
INFO: [Project 1-1161] Replacing file /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/utils_1/imports/synth_1/RV32I_SoC.dcp with file /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/synth_1/RV32I_SoC.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 20
[Sun Jun 16 20:13:29 2024] Launched ram_2port_2048x32_synth_1, synth_1...
Run output will be captured here:
ram_2port_2048x32_synth_1: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/ram_2port_2048x32_synth_1/runme.log
synth_1: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/synth_1/runme.log
[Sun Jun 16 20:13:29 2024] Launched impl_1...
Run output will be captured here: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.2.2
  **** Build date : Feb 21 2023 at 20:10:32
    ** Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.2
  ****** Build date   : Feb 16 2023-14:18:16
    **** Build number : 2022.2.2.1676524696
      ** Copyright 2017-2024 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351B7BD50A
set_property PROGRAM.FILE {/mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/RV32I_SoC.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/RV32I_SoC.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file '/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe' provided. It will be converted relative to IP Instance files '../../../../2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe'
set_property CONFIG.Coe_File {/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe} [get_ips ram_2port_2048x32]
INFO: [IP_Flow 19-3484] Absolute path of file '/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe' provided. It will be converted relative to IP Instance files 'insts_data_test.coe'
generate_target all [get_files  /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ram_2port_2048x32'...
catch { config_ip_cache -export [get_ips -all ram_2port_2048x32] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ram_2port_2048x32
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry aee20d403c8c01aa to dir: /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/ip/2022.2.2/a/e/aee20d403c8c01aa/ram_2port_2048x32.dcp to /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/ip/2022.2.2/a/e/aee20d403c8c01aa/ram_2port_2048x32_sim_netlist.v to /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/ip/2022.2.2/a/e/aee20d403c8c01aa/ram_2port_2048x32_sim_netlist.vhdl to /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/ip/2022.2.2/a/e/aee20d403c8c01aa/ram_2port_2048x32_stub.v to /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/ip/2022.2.2/a/e/aee20d403c8c01aa/ram_2port_2048x32_stub.vhdl to /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP ram_2port_2048x32, cache-ID = aee20d403c8c01aa; cache size = 15.549 MB.
catch { [ delete_ip_run [get_ips -all ram_2port_2048x32] ] }
INFO: [Project 1-386] Moving file '/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci' from fileset 'ram_2port_2048x32' to fileset 'sources_1'.
export_ip_user_files -of_objects [get_files /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci'
export_simulation -of_objects [get_files /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci] -directory /mnt/Shared/SoC/Vivado/2_homework/2_homework.ip_user_files/sim_scripts -ip_user_files_dir /mnt/Shared/SoC/Vivado/2_homework/2_homework.ip_user_files -ipstatic_source_dir /mnt/Shared/SoC/Vivado/2_homework/2_homework.ip_user_files/ipstatic -lib_map_path [list {modelsim=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/modelsim} {questa=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/questa} {xcelium=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/xcelium} {vcs=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/vcs} {riviera=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
INFO: [Project 1-1161] Replacing file /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/utils_1/imports/synth_1/RV32I_SoC.dcp with file /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/synth_1/RV32I_SoC.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 20
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci' is already up-to-date
[Sun Jun 16 20:17:17 2024] Launched synth_1...
Run output will be captured here: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/synth_1/runme.log
[Sun Jun 16 20:17:17 2024] Launched impl_1...
Run output will be captured here: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.2.2
  **** Build date : Feb 21 2023 at 20:10:32
    ** Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.2
  ****** Build date   : Feb 16 2023-14:18:16
    **** Build number : 2022.2.2.1676524696
      ** Copyright 2017-2024 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351B7BD50A
set_property PROGRAM.FILE {/mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/RV32I_SoC.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/RV32I_SoC.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file '/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe' provided. It will be converted relative to IP Instance files '../../../../2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe'
set_property CONFIG.Coe_File {/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe} [get_ips ram_2port_2048x32]
INFO: [IP_Flow 19-3484] Absolute path of file '/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe' provided. It will be converted relative to IP Instance files 'insts_data_test.coe'
generate_target all [get_files  /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ram_2port_2048x32'...
catch { config_ip_cache -export [get_ips -all ram_2port_2048x32] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ram_2port_2048x32
export_ip_user_files -of_objects [get_files /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci]
launch_runs ram_2port_2048x32_synth_1 -jobs 20
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ram_2port_2048x32
[Sun Jun 16 20:20:48 2024] Launched ram_2port_2048x32_synth_1...
Run output will be captured here: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/ram_2port_2048x32_synth_1/runme.log
export_simulation -of_objects [get_files /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci] -directory /mnt/Shared/SoC/Vivado/2_homework/2_homework.ip_user_files/sim_scripts -ip_user_files_dir /mnt/Shared/SoC/Vivado/2_homework/2_homework.ip_user_files -ipstatic_source_dir /mnt/Shared/SoC/Vivado/2_homework/2_homework.ip_user_files/ipstatic -lib_map_path [list {modelsim=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/modelsim} {questa=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/questa} {xcelium=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/xcelium} {vcs=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/vcs} {riviera=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
INFO: [Project 1-1161] Replacing file /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/utils_1/imports/synth_1/RV32I_SoC.dcp with file /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/synth_1/RV32I_SoC.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 20
[Sun Jun 16 20:20:53 2024] Launched ram_2port_2048x32_synth_1, synth_1...
Run output will be captured here:
ram_2port_2048x32_synth_1: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/ram_2port_2048x32_synth_1/runme.log
synth_1: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/synth_1/runme.log
[Sun Jun 16 20:20:53 2024] Launched impl_1...
Run output will be captured here: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.2.2
  **** Build date : Feb 21 2023 at 20:10:32
    ** Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.2
  ****** Build date   : Feb 16 2023-14:18:16
    **** Build number : 2022.2.2.1676524696
      ** Copyright 2017-2024 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351B7BD50A
set_property PROGRAM.FILE {/mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/RV32I_SoC.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/RV32I_SoC.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file '/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe' provided. It will be converted relative to IP Instance files '../../../../2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe'
set_property CONFIG.Coe_File {/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe} [get_ips ram_2port_2048x32]
INFO: [IP_Flow 19-3484] Absolute path of file '/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe' provided. It will be converted relative to IP Instance files 'insts_data_test.coe'
generate_target all [get_files  /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ram_2port_2048x32'...
catch { config_ip_cache -export [get_ips -all ram_2port_2048x32] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ram_2port_2048x32
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry abe36c07d2bd8573 to dir: /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/ip/2022.2.2/a/b/abe36c07d2bd8573/ram_2port_2048x32.dcp to /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/ip/2022.2.2/a/b/abe36c07d2bd8573/ram_2port_2048x32_sim_netlist.v to /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/ip/2022.2.2/a/b/abe36c07d2bd8573/ram_2port_2048x32_sim_netlist.vhdl to /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/ip/2022.2.2/a/b/abe36c07d2bd8573/ram_2port_2048x32_stub.v to /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/ip/2022.2.2/a/b/abe36c07d2bd8573/ram_2port_2048x32_stub.vhdl to /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP ram_2port_2048x32, cache-ID = abe36c07d2bd8573; cache size = 15.812 MB.
catch { [ delete_ip_run [get_ips -all ram_2port_2048x32] ] }
INFO: [Project 1-386] Moving file '/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci' from fileset 'ram_2port_2048x32' to fileset 'sources_1'.
export_ip_user_files -of_objects [get_files /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci'
export_simulation -of_objects [get_files /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci] -directory /mnt/Shared/SoC/Vivado/2_homework/2_homework.ip_user_files/sim_scripts -ip_user_files_dir /mnt/Shared/SoC/Vivado/2_homework/2_homework.ip_user_files -ipstatic_source_dir /mnt/Shared/SoC/Vivado/2_homework/2_homework.ip_user_files/ipstatic -lib_map_path [list {modelsim=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/modelsim} {questa=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/questa} {xcelium=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/xcelium} {vcs=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/vcs} {riviera=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/utils_1/imports/synth_1/RV32I_SoC.dcp with file /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/synth_1/RV32I_SoC.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 20
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci' is already up-to-date
[Sun Jun 16 20:26:35 2024] Launched synth_1...
Run output will be captured here: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/synth_1/runme.log
[Sun Jun 16 20:26:35 2024] Launched impl_1...
Run output will be captured here: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.2.2
  **** Build date : Feb 21 2023 at 20:10:32
    ** Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.2
  ****** Build date   : Feb 16 2023-14:18:16
    **** Build number : 2022.2.2.1676524696
      ** Copyright 2017-2024 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351B7BD50A
set_property PROGRAM.FILE {/mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/RV32I_SoC.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/RV32I_SoC.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/RV32I_SoC.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
INFO: [Project 1-1161] Replacing file /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/utils_1/imports/synth_1/RV32I_SoC.dcp with file /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/synth_1/RV32I_SoC.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 20
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci' is already up-to-date
[Sun Jun 16 21:20:38 2024] Launched synth_1...
Run output will be captured here: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/synth_1/runme.log
[Sun Jun 16 21:20:38 2024] Launched impl_1...
Run output will be captured here: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.2.2
  **** Build date : Feb 21 2023 at 20:10:32
    ** Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.2
  ****** Build date   : Feb 16 2023-14:18:16
    **** Build number : 2022.2.2.1676524696
      ** Copyright 2017-2024 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351B7BD50A
set_property PROGRAM.FILE {/mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/RV32I_SoC.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/RV32I_SoC.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
set_property -dict [list \
  CONFIG.CLKOUT4_JITTER {124.615} \
  CONFIG.CLKOUT4_PHASE_ERROR {96.948} \
  CONFIG.CLKOUT4_USED {true} \
  CONFIG.CLK_OUT4_PORT {clk_uart} \
  CONFIG.MMCM_CLKOUT3_DIVIDE {10} \
  CONFIG.NUM_OUT_CLKS {4} \
] [get_ips clk_wiz_0]
generate_target all [get_files  /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: clk_wiz_0
export_ip_user_files -of_objects [get_files /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
reset_run clk_wiz_0_synth_1
launch_runs clk_wiz_0_synth_1 -jobs 20
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: clk_wiz_0
[Sun Jun 16 21:26:01 2024] Launched clk_wiz_0_synth_1...
Run output will be captured here: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/clk_wiz_0_synth_1/runme.log
export_simulation -of_objects [get_files /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory /mnt/Shared/SoC/Vivado/2_homework/2_homework.ip_user_files/sim_scripts -ip_user_files_dir /mnt/Shared/SoC/Vivado/2_homework/2_homework.ip_user_files -ipstatic_source_dir /mnt/Shared/SoC/Vivado/2_homework/2_homework.ip_user_files/ipstatic -lib_map_path [list {modelsim=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/modelsim} {questa=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/questa} {xcelium=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/xcelium} {vcs=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/vcs} {riviera=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
INFO: [Project 1-1161] Replacing file /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/utils_1/imports/synth_1/RV32I_SoC.dcp with file /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/synth_1/RV32I_SoC.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 20
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci' is already up-to-date
[Sun Jun 16 21:28:16 2024] Launched synth_1...
Run output will be captured here: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/synth_1/runme.log
[Sun Jun 16 21:28:16 2024] Launched impl_1...
Run output will be captured here: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.2.2
  **** Build date : Feb 21 2023 at 20:10:32
    ** Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.2
  ****** Build date   : Feb 16 2023-14:18:16
    **** Build number : 2022.2.2.1676524696
      ** Copyright 2017-2024 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351B7BD50A
set_property PROGRAM.FILE {/mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/RV32I_SoC.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/RV32I_SoC.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file '/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe' provided. It will be converted relative to IP Instance files '../../../../2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe'
set_property CONFIG.Coe_File {/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe} [get_ips ram_2port_2048x32]
INFO: [IP_Flow 19-3484] Absolute path of file '/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe' provided. It will be converted relative to IP Instance files 'insts_data_test.coe'
generate_target all [get_files  /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ram_2port_2048x32'...
catch { config_ip_cache -export [get_ips -all ram_2port_2048x32] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ram_2port_2048x32
export_ip_user_files -of_objects [get_files /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci]
launch_runs ram_2port_2048x32_synth_1 -jobs 20
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ram_2port_2048x32
[Sun Jun 16 21:36:01 2024] Launched ram_2port_2048x32_synth_1...
Run output will be captured here: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/ram_2port_2048x32_synth_1/runme.log
export_simulation -of_objects [get_files /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci] -directory /mnt/Shared/SoC/Vivado/2_homework/2_homework.ip_user_files/sim_scripts -ip_user_files_dir /mnt/Shared/SoC/Vivado/2_homework/2_homework.ip_user_files -ipstatic_source_dir /mnt/Shared/SoC/Vivado/2_homework/2_homework.ip_user_files/ipstatic -lib_map_path [list {modelsim=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/modelsim} {questa=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/questa} {xcelium=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/xcelium} {vcs=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/vcs} {riviera=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
INFO: [Project 1-1161] Replacing file /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/utils_1/imports/synth_1/RV32I_SoC.dcp with file /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/synth_1/RV32I_SoC.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 20
[Sun Jun 16 21:36:05 2024] Launched ram_2port_2048x32_synth_1, synth_1...
Run output will be captured here:
ram_2port_2048x32_synth_1: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/ram_2port_2048x32_synth_1/runme.log
synth_1: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/synth_1/runme.log
[Sun Jun 16 21:36:05 2024] Launched impl_1...
Run output will be captured here: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.2.2
  **** Build date : Feb 21 2023 at 20:10:32
    ** Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.2
  ****** Build date   : Feb 16 2023-14:18:16
    **** Build number : 2022.2.2.1676524696
      ** Copyright 2017-2024 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351B7BD50A
set_property PROGRAM.FILE {/mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/RV32I_SoC.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/RV32I_SoC.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file '/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe' provided. It will be converted relative to IP Instance files '../../../../2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe'
set_property CONFIG.Coe_File {/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe} [get_ips ram_2port_2048x32]
INFO: [IP_Flow 19-3484] Absolute path of file '/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe' provided. It will be converted relative to IP Instance files 'insts_data_test.coe'
generate_target all [get_files  /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ram_2port_2048x32'...
catch { config_ip_cache -export [get_ips -all ram_2port_2048x32] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ram_2port_2048x32
export_ip_user_files -of_objects [get_files /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci] -no_script -sync -force -quiet
reset_run ram_2port_2048x32_synth_1
launch_runs ram_2port_2048x32_synth_1 -jobs 20
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ram_2port_2048x32
[Sun Jun 16 21:43:43 2024] Launched ram_2port_2048x32_synth_1...
Run output will be captured here: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/ram_2port_2048x32_synth_1/runme.log
export_simulation -of_objects [get_files /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci] -directory /mnt/Shared/SoC/Vivado/2_homework/2_homework.ip_user_files/sim_scripts -ip_user_files_dir /mnt/Shared/SoC/Vivado/2_homework/2_homework.ip_user_files -ipstatic_source_dir /mnt/Shared/SoC/Vivado/2_homework/2_homework.ip_user_files/ipstatic -lib_map_path [list {modelsim=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/modelsim} {questa=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/questa} {xcelium=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/xcelium} {vcs=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/vcs} {riviera=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_RV32I_SoC'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/Shared/SoC/Vivado/2_homework/2_homework.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/tony/tools/xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/tony/tools/xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'/mnt/Shared/SoC/Vivado/2_homework/2_homework.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RV32I_SoC' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/mnt/Shared/SoC/Vivado/2_homework/2_homework.sim/sim_1/behav/xsim/ram_2port_2048x32.mif'
INFO: [SIM-utils-43] Exported '/mnt/Shared/SoC/Vivado/2_homework/2_homework.sim/sim_1/behav/xsim/insts_data_test.coe'
INFO: [SIM-utils-43] Exported '/mnt/Shared/SoC/Vivado/2_homework/2_homework.sim/sim_1/behav/xsim/insts_data.coe'
INFO: [SIM-utils-43] Exported '/mnt/Shared/SoC/Vivado/2_homework/2_homework.sim/sim_1/behav/xsim/insts_data_seg5.coe'
INFO: [SIM-utils-43] Exported '/mnt/Shared/SoC/Vivado/2_homework/2_homework.sim/sim_1/behav/xsim/insts_data_mile2.coe'
INFO: [SIM-utils-43] Exported '/mnt/Shared/SoC/Vivado/2_homework/2_homework.sim/sim_1/behav/xsim/insts_data_mile3.coe'
INFO: [SIM-utils-43] Exported '/mnt/Shared/SoC/Vivado/2_homework/2_homework.sim/sim_1/behav/xsim/insts_data_uart.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/mnt/Shared/SoC/Vivado/2_homework/2_homework.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_RV32I_SoC_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/sim/ram_2port_2048x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_2port_2048x32
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/Addr_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Addr_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/GPIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GPIO
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/RV32I_SoC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32I_SoC
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/branch_resolution.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_resolution
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/brent_kung_add_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module brent_kung_add_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/g_2bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module g_2bits
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/p_2bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_2bits
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/rv32i_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32i_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/seg7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg7
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/uart_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sim_1/new/tb_RV32I_SoC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_RV32I_SoC
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/mnt/Shared/SoC/Vivado/2_homework/2_homework.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_RV32I_SoC_behav xil_defaultlib.tb_RV32I_SoC xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/tony/tools/xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_RV32I_SoC_behav xil_defaultlib.tb_RV32I_SoC xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wea' [/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/RV32I_SoC.v:48]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'REN' [/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/RV32I_SoC.v:103]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'WEN' [/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/RV32I_SoC.v:104]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'Addr' [/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/RV32I_SoC.v:105]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'REN' [/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/RV32I_SoC.v:123]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'WEN' [/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/RV32I_SoC.v:124]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'Addr' [/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/RV32I_SoC.v:125]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'DataIn' [/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/RV32I_SoC.v:126]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'uart_rx_data' [/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/uart_top.v:71]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.ram_2port_2048x32
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=8.0,C...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.branch_resolution
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.g_2bits
Compiling module xil_defaultlib.p_2bits
Compiling module xil_defaultlib.brent_kung_add_32bit_default
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.rv32i_cpu
Compiling module xil_defaultlib.Addr_Decoder
Compiling module xil_defaultlib.GPIO
Compiling module xil_defaultlib.uart_tx
Compiling module xil_defaultlib.uart_rx
Compiling module xil_defaultlib.uart_top
Compiling module xil_defaultlib.seg7
Compiling module xil_defaultlib.RV32I_SoC
Compiling module xil_defaultlib.tb_RV32I_SoC
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RV32I_SoC_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/mnt/Shared/SoC/Vivado/2_homework/2_homework.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RV32I_SoC_behav -key {Behavioral:sim_1:Functional:tb_RV32I_SoC} -tclbatch {tb_RV32I_SoC.tcl} -view {/mnt/Shared/SoC/Vivado/2_homework/tb_RV32I_SoC_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /mnt/Shared/SoC/Vivado/2_homework/tb_RV32I_SoC_behav.wcfg
source tb_RV32I_SoC.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_RV32I_SoC.DUT.iMEM.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_RV32I_SoC_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 11954.660 ; gain = 9.324 ; free physical = 12116 ; free virtual = 60861
run 10 s
$stop called at time : 1 ms : File "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sim_1/new/tb_RV32I_SoC.v" Line 39
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_RV32I_SoC'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/Shared/SoC/Vivado/2_homework/2_homework.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/tony/tools/xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/tony/tools/xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'/mnt/Shared/SoC/Vivado/2_homework/2_homework.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RV32I_SoC' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/mnt/Shared/SoC/Vivado/2_homework/2_homework.sim/sim_1/behav/xsim/ram_2port_2048x32.mif'
INFO: [SIM-utils-43] Exported '/mnt/Shared/SoC/Vivado/2_homework/2_homework.sim/sim_1/behav/xsim/insts_data_test.coe'
INFO: [SIM-utils-43] Exported '/mnt/Shared/SoC/Vivado/2_homework/2_homework.sim/sim_1/behav/xsim/insts_data.coe'
INFO: [SIM-utils-43] Exported '/mnt/Shared/SoC/Vivado/2_homework/2_homework.sim/sim_1/behav/xsim/insts_data_seg5.coe'
INFO: [SIM-utils-43] Exported '/mnt/Shared/SoC/Vivado/2_homework/2_homework.sim/sim_1/behav/xsim/insts_data_mile2.coe'
INFO: [SIM-utils-43] Exported '/mnt/Shared/SoC/Vivado/2_homework/2_homework.sim/sim_1/behav/xsim/insts_data_mile3.coe'
INFO: [SIM-utils-43] Exported '/mnt/Shared/SoC/Vivado/2_homework/2_homework.sim/sim_1/behav/xsim/insts_data_uart.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/mnt/Shared/SoC/Vivado/2_homework/2_homework.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_RV32I_SoC_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/sim/ram_2port_2048x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_2port_2048x32
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/Addr_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Addr_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/GPIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GPIO
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/RV32I_SoC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32I_SoC
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/branch_resolution.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_resolution
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/brent_kung_add_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module brent_kung_add_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/g_2bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module g_2bits
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/p_2bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_2bits
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/rv32i_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32i_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/seg7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg7
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/uart_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sim_1/new/tb_RV32I_SoC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_RV32I_SoC
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_RV32I_SoC'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/Shared/SoC/Vivado/2_homework/2_homework.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/mnt/Shared/SoC/Vivado/2_homework/2_homework.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_RV32I_SoC_behav xil_defaultlib.tb_RV32I_SoC xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/tony/tools/xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_RV32I_SoC_behav xil_defaultlib.tb_RV32I_SoC xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wea' [/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/RV32I_SoC.v:48]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'REN' [/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/RV32I_SoC.v:103]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'WEN' [/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/RV32I_SoC.v:104]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'Addr' [/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/RV32I_SoC.v:105]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'REN' [/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/RV32I_SoC.v:123]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'WEN' [/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/RV32I_SoC.v:124]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'Addr' [/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/RV32I_SoC.v:125]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'DataIn' [/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/RV32I_SoC.v:126]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'uart_rx_data' [/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/uart_top.v:71]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.ram_2port_2048x32
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=8.0,C...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.branch_resolution
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.g_2bits
Compiling module xil_defaultlib.p_2bits
Compiling module xil_defaultlib.brent_kung_add_32bit_default
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.rv32i_cpu
Compiling module xil_defaultlib.Addr_Decoder
Compiling module xil_defaultlib.GPIO
Compiling module xil_defaultlib.uart_tx
Compiling module xil_defaultlib.uart_rx
Compiling module xil_defaultlib.uart_top
Compiling module xil_defaultlib.seg7
Compiling module xil_defaultlib.RV32I_SoC
Compiling module xil_defaultlib.tb_RV32I_SoC
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RV32I_SoC_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_RV32I_SoC.DUT.iMEM.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 12013.660 ; gain = 0.000 ; free physical = 12002 ; free virtual = 60757
run 10 s
$stop called at time : 1 ms : File "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sim_1/new/tb_RV32I_SoC.v" Line 39
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_RV32I_SoC'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/Shared/SoC/Vivado/2_homework/2_homework.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/mnt/Shared/SoC/Vivado/2_homework/2_homework.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_RV32I_SoC_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/sim/ram_2port_2048x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_2port_2048x32
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/Addr_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Addr_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/GPIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GPIO
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/RV32I_SoC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32I_SoC
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/branch_resolution.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_resolution
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/brent_kung_add_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module brent_kung_add_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/g_2bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module g_2bits
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/p_2bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_2bits
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/rv32i_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32i_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/seg7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg7
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/uart_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sim_1/new/tb_RV32I_SoC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_RV32I_SoC
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_RV32I_SoC'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/Shared/SoC/Vivado/2_homework/2_homework.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/mnt/Shared/SoC/Vivado/2_homework/2_homework.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_RV32I_SoC_behav xil_defaultlib.tb_RV32I_SoC xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/tony/tools/xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_RV32I_SoC_behav xil_defaultlib.tb_RV32I_SoC xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wea' [/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/RV32I_SoC.v:48]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'REN' [/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/RV32I_SoC.v:103]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'WEN' [/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/RV32I_SoC.v:104]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'Addr' [/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/RV32I_SoC.v:105]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'REN' [/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/RV32I_SoC.v:123]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'WEN' [/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/RV32I_SoC.v:124]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'Addr' [/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/RV32I_SoC.v:125]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'DataIn' [/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/RV32I_SoC.v:126]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'uart_rx_data' [/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/uart_top.v:71]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.ram_2port_2048x32
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=8.0,C...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.branch_resolution
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.g_2bits
Compiling module xil_defaultlib.p_2bits
Compiling module xil_defaultlib.brent_kung_add_32bit_default
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.rv32i_cpu
Compiling module xil_defaultlib.Addr_Decoder
Compiling module xil_defaultlib.GPIO
Compiling module xil_defaultlib.uart_tx
Compiling module xil_defaultlib.uart_rx
Compiling module xil_defaultlib.uart_top
Compiling module xil_defaultlib.seg7
Compiling module xil_defaultlib.RV32I_SoC
Compiling module xil_defaultlib.tb_RV32I_SoC
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RV32I_SoC_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_RV32I_SoC.DUT.iMEM.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 12013.660 ; gain = 0.000 ; free physical = 12017 ; free virtual = 60776
run 10 s
$stop called at time : 1 ms : File "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sim_1/new/tb_RV32I_SoC.v" Line 39
save_wave_config {/mnt/Shared/SoC/Vivado/2_homework/tb_RV32I_SoC_behav.wcfg}
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_RV32I_SoC'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/Shared/SoC/Vivado/2_homework/2_homework.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/mnt/Shared/SoC/Vivado/2_homework/2_homework.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_RV32I_SoC_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/sim/ram_2port_2048x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_2port_2048x32
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/Addr_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Addr_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/GPIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GPIO
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/RV32I_SoC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32I_SoC
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/branch_resolution.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_resolution
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/brent_kung_add_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module brent_kung_add_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/g_2bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module g_2bits
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/p_2bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_2bits
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/rv32i_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32i_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/seg7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg7
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/uart_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sim_1/new/tb_RV32I_SoC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_RV32I_SoC
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_RV32I_SoC'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/Shared/SoC/Vivado/2_homework/2_homework.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/mnt/Shared/SoC/Vivado/2_homework/2_homework.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_RV32I_SoC_behav xil_defaultlib.tb_RV32I_SoC xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/tony/tools/xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_RV32I_SoC_behav xil_defaultlib.tb_RV32I_SoC xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wea' [/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/RV32I_SoC.v:48]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'REN' [/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/RV32I_SoC.v:103]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'WEN' [/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/RV32I_SoC.v:104]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'Addr' [/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/RV32I_SoC.v:105]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'REN' [/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/RV32I_SoC.v:123]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'WEN' [/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/RV32I_SoC.v:124]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'Addr' [/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/RV32I_SoC.v:125]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'DataIn' [/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/RV32I_SoC.v:126]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'uart_rx_data' [/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/uart_top.v:71]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.ram_2port_2048x32
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=8.0,C...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.branch_resolution
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.g_2bits
Compiling module xil_defaultlib.p_2bits
Compiling module xil_defaultlib.brent_kung_add_32bit_default
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.rv32i_cpu
Compiling module xil_defaultlib.Addr_Decoder
Compiling module xil_defaultlib.GPIO
Compiling module xil_defaultlib.uart_tx
Compiling module xil_defaultlib.uart_rx
Compiling module xil_defaultlib.uart_top
Compiling module xil_defaultlib.seg7
Compiling module xil_defaultlib.RV32I_SoC
Compiling module xil_defaultlib.tb_RV32I_SoC
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RV32I_SoC_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_RV32I_SoC.DUT.iMEM.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 12112.984 ; gain = 0.000 ; free physical = 12022 ; free virtual = 60787
run 10 s
$stop called at time : 1 ms : File "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sim_1/new/tb_RV32I_SoC.v" Line 39
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_RV32I_SoC'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/Shared/SoC/Vivado/2_homework/2_homework.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/tony/tools/xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/tony/tools/xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'/mnt/Shared/SoC/Vivado/2_homework/2_homework.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RV32I_SoC' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/mnt/Shared/SoC/Vivado/2_homework/2_homework.sim/sim_1/behav/xsim/ram_2port_2048x32.mif'
INFO: [SIM-utils-43] Exported '/mnt/Shared/SoC/Vivado/2_homework/2_homework.sim/sim_1/behav/xsim/insts_data_test.coe'
INFO: [SIM-utils-43] Exported '/mnt/Shared/SoC/Vivado/2_homework/2_homework.sim/sim_1/behav/xsim/insts_data.coe'
INFO: [SIM-utils-43] Exported '/mnt/Shared/SoC/Vivado/2_homework/2_homework.sim/sim_1/behav/xsim/insts_data_seg5.coe'
INFO: [SIM-utils-43] Exported '/mnt/Shared/SoC/Vivado/2_homework/2_homework.sim/sim_1/behav/xsim/insts_data_mile2.coe'
INFO: [SIM-utils-43] Exported '/mnt/Shared/SoC/Vivado/2_homework/2_homework.sim/sim_1/behav/xsim/insts_data_mile3.coe'
INFO: [SIM-utils-43] Exported '/mnt/Shared/SoC/Vivado/2_homework/2_homework.sim/sim_1/behav/xsim/insts_data_uart.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/mnt/Shared/SoC/Vivado/2_homework/2_homework.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_RV32I_SoC_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/sim/ram_2port_2048x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_2port_2048x32
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/Addr_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Addr_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/GPIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GPIO
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/RV32I_SoC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32I_SoC
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/branch_resolution.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_resolution
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/brent_kung_add_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module brent_kung_add_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/g_2bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module g_2bits
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/p_2bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_2bits
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/rv32i_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32i_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/seg7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg7
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/uart_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sim_1/new/tb_RV32I_SoC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_RV32I_SoC
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/mnt/Shared/SoC/Vivado/2_homework/2_homework.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_RV32I_SoC_behav xil_defaultlib.tb_RV32I_SoC xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/tony/tools/xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_RV32I_SoC_behav xil_defaultlib.tb_RV32I_SoC xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wea' [/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/RV32I_SoC.v:48]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'REN' [/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/RV32I_SoC.v:103]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'WEN' [/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/RV32I_SoC.v:104]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'Addr' [/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/RV32I_SoC.v:105]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'REN' [/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/RV32I_SoC.v:123]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'WEN' [/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/RV32I_SoC.v:124]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'Addr' [/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/RV32I_SoC.v:125]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'DataIn' [/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/RV32I_SoC.v:126]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'uart_rx_data' [/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/uart_top.v:71]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.ram_2port_2048x32
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=8.0,C...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.branch_resolution
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.g_2bits
Compiling module xil_defaultlib.p_2bits
Compiling module xil_defaultlib.brent_kung_add_32bit_default
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.rv32i_cpu
Compiling module xil_defaultlib.Addr_Decoder
Compiling module xil_defaultlib.GPIO
Compiling module xil_defaultlib.uart_tx
Compiling module xil_defaultlib.uart_rx
Compiling module xil_defaultlib.uart_top
Compiling module xil_defaultlib.seg7
Compiling module xil_defaultlib.RV32I_SoC
Compiling module xil_defaultlib.tb_RV32I_SoC
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RV32I_SoC_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/mnt/Shared/SoC/Vivado/2_homework/2_homework.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RV32I_SoC_behav -key {Behavioral:sim_1:Functional:tb_RV32I_SoC} -tclbatch {tb_RV32I_SoC.tcl} -view {/mnt/Shared/SoC/Vivado/2_homework/tb_RV32I_SoC_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /mnt/Shared/SoC/Vivado/2_homework/tb_RV32I_SoC_behav.wcfg
source tb_RV32I_SoC.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_RV32I_SoC.DUT.iMEM.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_RV32I_SoC_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 12112.984 ; gain = 0.000 ; free physical = 12009 ; free virtual = 60775
run 10 s
$stop called at time : 1 ms : File "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sim_1/new/tb_RV32I_SoC.v" Line 39
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_RV32I_SoC'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/Shared/SoC/Vivado/2_homework/2_homework.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/mnt/Shared/SoC/Vivado/2_homework/2_homework.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_RV32I_SoC_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/sim/ram_2port_2048x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_2port_2048x32
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/Addr_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Addr_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/GPIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GPIO
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/RV32I_SoC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32I_SoC
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/branch_resolution.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_resolution
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/brent_kung_add_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module brent_kung_add_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/g_2bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module g_2bits
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/p_2bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_2bits
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/rv32i_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32i_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/seg7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg7
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/uart_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sim_1/new/tb_RV32I_SoC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_RV32I_SoC
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_RV32I_SoC'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/Shared/SoC/Vivado/2_homework/2_homework.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/mnt/Shared/SoC/Vivado/2_homework/2_homework.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_RV32I_SoC_behav xil_defaultlib.tb_RV32I_SoC xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/tony/tools/xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_RV32I_SoC_behav xil_defaultlib.tb_RV32I_SoC xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wea' [/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/RV32I_SoC.v:48]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'REN' [/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/RV32I_SoC.v:103]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'WEN' [/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/RV32I_SoC.v:104]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'Addr' [/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/RV32I_SoC.v:105]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'REN' [/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/RV32I_SoC.v:123]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'WEN' [/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/RV32I_SoC.v:124]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'Addr' [/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/RV32I_SoC.v:125]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'DataIn' [/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/RV32I_SoC.v:126]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'uart_rx_data' [/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/uart_top.v:71]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.ram_2port_2048x32
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=8.0,C...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.branch_resolution
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.g_2bits
Compiling module xil_defaultlib.p_2bits
Compiling module xil_defaultlib.brent_kung_add_32bit_default
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.rv32i_cpu
Compiling module xil_defaultlib.Addr_Decoder
Compiling module xil_defaultlib.GPIO
Compiling module xil_defaultlib.uart_tx
Compiling module xil_defaultlib.uart_rx
Compiling module xil_defaultlib.uart_top
Compiling module xil_defaultlib.seg7
Compiling module xil_defaultlib.RV32I_SoC
Compiling module xil_defaultlib.tb_RV32I_SoC
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RV32I_SoC_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_RV32I_SoC.DUT.iMEM.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 12112.984 ; gain = 0.000 ; free physical = 12040 ; free virtual = 60797
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_RV32I_SoC'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/Shared/SoC/Vivado/2_homework/2_homework.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/tony/tools/xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/tony/tools/xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'/mnt/Shared/SoC/Vivado/2_homework/2_homework.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RV32I_SoC' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/mnt/Shared/SoC/Vivado/2_homework/2_homework.sim/sim_1/behav/xsim/ram_2port_2048x32.mif'
INFO: [SIM-utils-43] Exported '/mnt/Shared/SoC/Vivado/2_homework/2_homework.sim/sim_1/behav/xsim/insts_data_test.coe'
INFO: [SIM-utils-43] Exported '/mnt/Shared/SoC/Vivado/2_homework/2_homework.sim/sim_1/behav/xsim/insts_data.coe'
INFO: [SIM-utils-43] Exported '/mnt/Shared/SoC/Vivado/2_homework/2_homework.sim/sim_1/behav/xsim/insts_data_seg5.coe'
INFO: [SIM-utils-43] Exported '/mnt/Shared/SoC/Vivado/2_homework/2_homework.sim/sim_1/behav/xsim/insts_data_mile2.coe'
INFO: [SIM-utils-43] Exported '/mnt/Shared/SoC/Vivado/2_homework/2_homework.sim/sim_1/behav/xsim/insts_data_mile3.coe'
INFO: [SIM-utils-43] Exported '/mnt/Shared/SoC/Vivado/2_homework/2_homework.sim/sim_1/behav/xsim/insts_data_uart.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/mnt/Shared/SoC/Vivado/2_homework/2_homework.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_RV32I_SoC_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/sim/ram_2port_2048x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_2port_2048x32
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/Addr_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Addr_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/GPIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GPIO
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/RV32I_SoC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32I_SoC
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/branch_resolution.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_resolution
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/brent_kung_add_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module brent_kung_add_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/g_2bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module g_2bits
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/p_2bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_2bits
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/rv32i_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32i_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/seg7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg7
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/uart_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sim_1/new/tb_RV32I_SoC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_RV32I_SoC
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/mnt/Shared/SoC/Vivado/2_homework/2_homework.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_RV32I_SoC_behav xil_defaultlib.tb_RV32I_SoC xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/tony/tools/xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_RV32I_SoC_behav xil_defaultlib.tb_RV32I_SoC xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wea' [/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/RV32I_SoC.v:48]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'REN' [/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/RV32I_SoC.v:103]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'WEN' [/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/RV32I_SoC.v:104]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'Addr' [/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/RV32I_SoC.v:105]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'REN' [/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/RV32I_SoC.v:123]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'WEN' [/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/RV32I_SoC.v:124]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'Addr' [/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/RV32I_SoC.v:125]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'DataIn' [/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/RV32I_SoC.v:126]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'uart_rx_data' [/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/uart_top.v:71]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.ram_2port_2048x32
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=8.0,C...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.branch_resolution
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.g_2bits
Compiling module xil_defaultlib.p_2bits
Compiling module xil_defaultlib.brent_kung_add_32bit_default
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.rv32i_cpu
Compiling module xil_defaultlib.Addr_Decoder
Compiling module xil_defaultlib.GPIO
Compiling module xil_defaultlib.uart_tx
Compiling module xil_defaultlib.uart_rx
Compiling module xil_defaultlib.uart_top
Compiling module xil_defaultlib.seg7
Compiling module xil_defaultlib.RV32I_SoC
Compiling module xil_defaultlib.tb_RV32I_SoC
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RV32I_SoC_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/mnt/Shared/SoC/Vivado/2_homework/2_homework.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RV32I_SoC_behav -key {Behavioral:sim_1:Functional:tb_RV32I_SoC} -tclbatch {tb_RV32I_SoC.tcl} -view {/mnt/Shared/SoC/Vivado/2_homework/tb_RV32I_SoC_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /mnt/Shared/SoC/Vivado/2_homework/tb_RV32I_SoC_behav.wcfg
source tb_RV32I_SoC.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_RV32I_SoC.DUT.iMEM.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_RV32I_SoC_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 12112.984 ; gain = 0.000 ; free physical = 12024 ; free virtual = 60782
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_RV32I_SoC'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/Shared/SoC/Vivado/2_homework/2_homework.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/mnt/Shared/SoC/Vivado/2_homework/2_homework.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_RV32I_SoC_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/sim/ram_2port_2048x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_2port_2048x32
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/Addr_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Addr_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/GPIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GPIO
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/RV32I_SoC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32I_SoC
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/branch_resolution.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_resolution
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/brent_kung_add_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module brent_kung_add_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/g_2bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module g_2bits
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/p_2bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_2bits
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/rv32i_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32i_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/seg7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg7
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/uart_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sim_1/new/tb_RV32I_SoC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_RV32I_SoC
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_RV32I_SoC'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/Shared/SoC/Vivado/2_homework/2_homework.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/mnt/Shared/SoC/Vivado/2_homework/2_homework.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_RV32I_SoC_behav xil_defaultlib.tb_RV32I_SoC xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/tony/tools/xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_RV32I_SoC_behav xil_defaultlib.tb_RV32I_SoC xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wea' [/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/RV32I_SoC.v:48]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'REN' [/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/RV32I_SoC.v:103]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'WEN' [/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/RV32I_SoC.v:104]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'Addr' [/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/RV32I_SoC.v:105]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'REN' [/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/RV32I_SoC.v:123]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'WEN' [/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/RV32I_SoC.v:124]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'Addr' [/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/RV32I_SoC.v:125]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'DataIn' [/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/RV32I_SoC.v:126]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'uart_rx_data' [/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/uart_top.v:71]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.ram_2port_2048x32
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=8.0,C...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.branch_resolution
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.g_2bits
Compiling module xil_defaultlib.p_2bits
Compiling module xil_defaultlib.brent_kung_add_32bit_default
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.rv32i_cpu
Compiling module xil_defaultlib.Addr_Decoder
Compiling module xil_defaultlib.GPIO
Compiling module xil_defaultlib.uart_tx
Compiling module xil_defaultlib.uart_rx
Compiling module xil_defaultlib.uart_top
Compiling module xil_defaultlib.seg7
Compiling module xil_defaultlib.RV32I_SoC
Compiling module xil_defaultlib.tb_RV32I_SoC
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RV32I_SoC_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_RV32I_SoC.DUT.iMEM.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 12112.984 ; gain = 0.000 ; free physical = 12030 ; free virtual = 60790
run 10 s
$stop called at time : 1 ms : File "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sim_1/new/tb_RV32I_SoC.v" Line 39
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_RV32I_SoC'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/Shared/SoC/Vivado/2_homework/2_homework.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/mnt/Shared/SoC/Vivado/2_homework/2_homework.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_RV32I_SoC_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/sim/ram_2port_2048x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_2port_2048x32
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/Addr_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Addr_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/GPIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GPIO
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/RV32I_SoC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32I_SoC
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/branch_resolution.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_resolution
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/brent_kung_add_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module brent_kung_add_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/g_2bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module g_2bits
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/p_2bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_2bits
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/rv32i_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32i_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/seg7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg7
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/uart_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sim_1/new/tb_RV32I_SoC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_RV32I_SoC
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_RV32I_SoC'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/Shared/SoC/Vivado/2_homework/2_homework.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/mnt/Shared/SoC/Vivado/2_homework/2_homework.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_RV32I_SoC_behav xil_defaultlib.tb_RV32I_SoC xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/tony/tools/xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_RV32I_SoC_behav xil_defaultlib.tb_RV32I_SoC xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wea' [/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/RV32I_SoC.v:48]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'REN' [/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/RV32I_SoC.v:103]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'WEN' [/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/RV32I_SoC.v:104]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'Addr' [/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/RV32I_SoC.v:105]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'REN' [/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/RV32I_SoC.v:123]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'WEN' [/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/RV32I_SoC.v:124]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'Addr' [/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/RV32I_SoC.v:125]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'DataIn' [/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/RV32I_SoC.v:126]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'uart_rx_data' [/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/uart_top.v:71]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.ram_2port_2048x32
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=8.0,C...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.branch_resolution
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.g_2bits
Compiling module xil_defaultlib.p_2bits
Compiling module xil_defaultlib.brent_kung_add_32bit_default
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.rv32i_cpu
Compiling module xil_defaultlib.Addr_Decoder
Compiling module xil_defaultlib.GPIO
Compiling module xil_defaultlib.uart_tx
Compiling module xil_defaultlib.uart_rx
Compiling module xil_defaultlib.uart_top
Compiling module xil_defaultlib.seg7
Compiling module xil_defaultlib.RV32I_SoC
Compiling module xil_defaultlib.tb_RV32I_SoC
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RV32I_SoC_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_RV32I_SoC.DUT.iMEM.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 12112.984 ; gain = 0.000 ; free physical = 11997 ; free virtual = 60761
run 10 s
$stop called at time : 1 ms : File "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sim_1/new/tb_RV32I_SoC.v" Line 39
run 10 s
save_wave_config {/mnt/Shared/SoC/Vivado/2_homework/tb_RV32I_SoC_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_RV32I_SoC'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/Shared/SoC/Vivado/2_homework/2_homework.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/tony/tools/xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/tony/tools/xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'/mnt/Shared/SoC/Vivado/2_homework/2_homework.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RV32I_SoC' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/mnt/Shared/SoC/Vivado/2_homework/2_homework.sim/sim_1/behav/xsim/ram_2port_2048x32.mif'
INFO: [SIM-utils-43] Exported '/mnt/Shared/SoC/Vivado/2_homework/2_homework.sim/sim_1/behav/xsim/insts_data_test.coe'
INFO: [SIM-utils-43] Exported '/mnt/Shared/SoC/Vivado/2_homework/2_homework.sim/sim_1/behav/xsim/insts_data.coe'
INFO: [SIM-utils-43] Exported '/mnt/Shared/SoC/Vivado/2_homework/2_homework.sim/sim_1/behav/xsim/insts_data_seg5.coe'
INFO: [SIM-utils-43] Exported '/mnt/Shared/SoC/Vivado/2_homework/2_homework.sim/sim_1/behav/xsim/insts_data_mile2.coe'
INFO: [SIM-utils-43] Exported '/mnt/Shared/SoC/Vivado/2_homework/2_homework.sim/sim_1/behav/xsim/insts_data_mile3.coe'
INFO: [SIM-utils-43] Exported '/mnt/Shared/SoC/Vivado/2_homework/2_homework.sim/sim_1/behav/xsim/insts_data_uart.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/mnt/Shared/SoC/Vivado/2_homework/2_homework.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_RV32I_SoC_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/sim/ram_2port_2048x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_2port_2048x32
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/Addr_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Addr_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/GPIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GPIO
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/RV32I_SoC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32I_SoC
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/branch_resolution.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_resolution
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/brent_kung_add_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module brent_kung_add_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/g_2bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module g_2bits
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/p_2bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_2bits
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/rv32i_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32i_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/seg7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg7
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/uart_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sim_1/new/tb_RV32I_SoC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_RV32I_SoC
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/mnt/Shared/SoC/Vivado/2_homework/2_homework.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_RV32I_SoC_behav xil_defaultlib.tb_RV32I_SoC xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/tony/tools/xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_RV32I_SoC_behav xil_defaultlib.tb_RV32I_SoC xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wea' [/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/RV32I_SoC.v:48]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'REN' [/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/RV32I_SoC.v:103]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'WEN' [/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/RV32I_SoC.v:104]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'Addr' [/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/RV32I_SoC.v:105]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'REN' [/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/RV32I_SoC.v:123]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'WEN' [/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/RV32I_SoC.v:124]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'Addr' [/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/RV32I_SoC.v:125]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'DataIn' [/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/RV32I_SoC.v:126]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'uart_rx_data' [/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/uart_top.v:71]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.ram_2port_2048x32
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=8.0,C...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.branch_resolution
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.g_2bits
Compiling module xil_defaultlib.p_2bits
Compiling module xil_defaultlib.brent_kung_add_32bit_default
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.rv32i_cpu
Compiling module xil_defaultlib.Addr_Decoder
Compiling module xil_defaultlib.GPIO
Compiling module xil_defaultlib.uart_tx
Compiling module xil_defaultlib.uart_rx
Compiling module xil_defaultlib.uart_top
Compiling module xil_defaultlib.seg7
Compiling module xil_defaultlib.RV32I_SoC
Compiling module xil_defaultlib.tb_RV32I_SoC
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RV32I_SoC_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/mnt/Shared/SoC/Vivado/2_homework/2_homework.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RV32I_SoC_behav -key {Behavioral:sim_1:Functional:tb_RV32I_SoC} -tclbatch {tb_RV32I_SoC.tcl} -view {/mnt/Shared/SoC/Vivado/2_homework/tb_RV32I_SoC_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /mnt/Shared/SoC/Vivado/2_homework/tb_RV32I_SoC_behav.wcfg
source tb_RV32I_SoC.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_RV32I_SoC.DUT.iMEM.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_RV32I_SoC_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 12164.000 ; gain = 0.000 ; free physical = 11954 ; free virtual = 60724
run 10 s
$stop called at time : 1 ms : File "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sim_1/new/tb_RV32I_SoC.v" Line 39
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_RV32I_SoC'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/Shared/SoC/Vivado/2_homework/2_homework.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/mnt/Shared/SoC/Vivado/2_homework/2_homework.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_RV32I_SoC_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/sim/ram_2port_2048x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_2port_2048x32
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/Addr_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Addr_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/GPIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GPIO
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/RV32I_SoC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32I_SoC
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/branch_resolution.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_resolution
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/brent_kung_add_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module brent_kung_add_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/g_2bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module g_2bits
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/p_2bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_2bits
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/rv32i_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32i_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/seg7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg7
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/uart_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sim_1/new/tb_RV32I_SoC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_RV32I_SoC
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_RV32I_SoC'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/Shared/SoC/Vivado/2_homework/2_homework.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/mnt/Shared/SoC/Vivado/2_homework/2_homework.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_RV32I_SoC_behav xil_defaultlib.tb_RV32I_SoC xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/tony/tools/xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_RV32I_SoC_behav xil_defaultlib.tb_RV32I_SoC xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wea' [/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/RV32I_SoC.v:48]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'REN' [/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/RV32I_SoC.v:103]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'WEN' [/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/RV32I_SoC.v:104]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'Addr' [/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/RV32I_SoC.v:105]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'REN' [/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/RV32I_SoC.v:123]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'WEN' [/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/RV32I_SoC.v:124]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'Addr' [/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/RV32I_SoC.v:125]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'DataIn' [/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/RV32I_SoC.v:126]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'uart_rx_data' [/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/uart_top.v:71]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.ram_2port_2048x32
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=8.0,C...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.branch_resolution
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.g_2bits
Compiling module xil_defaultlib.p_2bits
Compiling module xil_defaultlib.brent_kung_add_32bit_default
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.rv32i_cpu
Compiling module xil_defaultlib.Addr_Decoder
Compiling module xil_defaultlib.GPIO
Compiling module xil_defaultlib.uart_tx
Compiling module xil_defaultlib.uart_rx
Compiling module xil_defaultlib.uart_top
Compiling module xil_defaultlib.seg7
Compiling module xil_defaultlib.RV32I_SoC
Compiling module xil_defaultlib.tb_RV32I_SoC
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RV32I_SoC_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_RV32I_SoC.DUT.iMEM.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 12164.000 ; gain = 0.000 ; free physical = 11909 ; free virtual = 60682
run 10 s
$stop called at time : 1 ms : File "/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sim_1/new/tb_RV32I_SoC.v" Line 39
save_wave_config {/mnt/Shared/SoC/Vivado/2_homework/tb_RV32I_SoC_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file '/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe' provided. It will be converted relative to IP Instance files '../../../../2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe'
set_property CONFIG.Coe_File {/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe} [get_ips ram_2port_2048x32]
INFO: [IP_Flow 19-3484] Absolute path of file '/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe' provided. It will be converted relative to IP Instance files 'insts_data_test.coe'
generate_target all [get_files  /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ram_2port_2048x32'...
catch { config_ip_cache -export [get_ips -all ram_2port_2048x32] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ram_2port_2048x32
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry c2a9d0ef82f9b76e to dir: /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/ip/2022.2.2/c/2/c2a9d0ef82f9b76e/ram_2port_2048x32.dcp to /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/ip/2022.2.2/c/2/c2a9d0ef82f9b76e/ram_2port_2048x32_sim_netlist.v to /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/ip/2022.2.2/c/2/c2a9d0ef82f9b76e/ram_2port_2048x32_sim_netlist.vhdl to /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/ip/2022.2.2/c/2/c2a9d0ef82f9b76e/ram_2port_2048x32_stub.v to /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/ip/2022.2.2/c/2/c2a9d0ef82f9b76e/ram_2port_2048x32_stub.vhdl to /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /mnt/Shared/SoC/Vivado/2_homework/2_homework.gen/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP ram_2port_2048x32, cache-ID = c2a9d0ef82f9b76e; cache size = 16.403 MB.
catch { [ delete_ip_run [get_ips -all ram_2port_2048x32] ] }
INFO: [Project 1-386] Moving file '/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci' from fileset 'ram_2port_2048x32' to fileset 'sources_1'.
export_ip_user_files -of_objects [get_files /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci'
export_simulation -of_objects [get_files /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci] -directory /mnt/Shared/SoC/Vivado/2_homework/2_homework.ip_user_files/sim_scripts -ip_user_files_dir /mnt/Shared/SoC/Vivado/2_homework/2_homework.ip_user_files -ipstatic_source_dir /mnt/Shared/SoC/Vivado/2_homework/2_homework.ip_user_files/ipstatic -lib_map_path [list {modelsim=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/modelsim} {questa=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/questa} {xcelium=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/xcelium} {vcs=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/vcs} {riviera=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/utils_1/imports/synth_1/RV32I_SoC.dcp with file /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/synth_1/RV32I_SoC.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 20
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci' is already up-to-date
[Sun Jun 16 22:54:41 2024] Launched synth_1...
Run output will be captured here: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/synth_1/runme.log
[Sun Jun 16 22:54:41 2024] Launched impl_1...
Run output will be captured here: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/runme.log
open_hw_manager
reset_run synth_1
INFO: [Project 1-1161] Replacing file /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/utils_1/imports/synth_1/RV32I_SoC.dcp with file /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/synth_1/RV32I_SoC.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 20
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci' is already up-to-date
[Sun Jun 16 22:57:39 2024] Launched synth_1...
Run output will be captured here: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/synth_1/runme.log
[Sun Jun 16 22:57:39 2024] Launched impl_1...
Run output will be captured here: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/runme.log
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.2.2
  **** Build date : Feb 21 2023 at 20:10:32
    ** Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.2
  ****** Build date   : Feb 16 2023-14:18:16
    **** Build number : 2022.2.2.1676524696
      ** Copyright 2017-2024 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351B7BD50A
set_property PROGRAM.FILE {/mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/RV32I_SoC.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/RV32I_SoC.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/utils_1/imports/synth_1/RV32I_SoC.dcp with file /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/synth_1/RV32I_SoC.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 20
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci' is already up-to-date
[Sun Jun 16 23:02:11 2024] Launched synth_1...
Run output will be captured here: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/synth_1/runme.log
[Sun Jun 16 23:02:11 2024] Launched impl_1...
Run output will be captured here: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/RV32I_SoC.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
set_property -dict [list \
  CONFIG.CLKOUT4_USED {false} \
  CONFIG.MMCM_CLKOUT3_DIVIDE {1} \
  CONFIG.NUM_OUT_CLKS {3} \
] [get_ips clk_wiz_0]
generate_target all [get_files  /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: clk_wiz_0
export_ip_user_files -of_objects [get_files /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
reset_run clk_wiz_0_synth_1
launch_runs clk_wiz_0_synth_1 -jobs 20
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: clk_wiz_0
[Sun Jun 16 23:05:50 2024] Launched clk_wiz_0_synth_1...
Run output will be captured here: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/clk_wiz_0_synth_1/runme.log
export_simulation -of_objects [get_files /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory /mnt/Shared/SoC/Vivado/2_homework/2_homework.ip_user_files/sim_scripts -ip_user_files_dir /mnt/Shared/SoC/Vivado/2_homework/2_homework.ip_user_files -ipstatic_source_dir /mnt/Shared/SoC/Vivado/2_homework/2_homework.ip_user_files/ipstatic -lib_map_path [list {modelsim=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/modelsim} {questa=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/questa} {xcelium=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/xcelium} {vcs=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/vcs} {riviera=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
INFO: [Project 1-1161] Replacing file /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/utils_1/imports/synth_1/RV32I_SoC.dcp with file /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/synth_1/RV32I_SoC.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 20
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci' is already up-to-date
[Sun Jun 16 23:07:31 2024] Launched synth_1...
Run output will be captured here: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/synth_1/runme.log
[Sun Jun 16 23:07:31 2024] Launched impl_1...
Run output will be captured here: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.2.2
  **** Build date : Feb 21 2023 at 20:10:32
    ** Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.2
  ****** Build date   : Feb 16 2023-14:18:16
    **** Build number : 2022.2.2.1676524696
      ** Copyright 2017-2024 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351B7BD50A
set_property PROGRAM.FILE {/mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/RV32I_SoC.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/RV32I_SoC.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/utils_1/imports/synth_1/RV32I_SoC.dcp with file /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/synth_1/RV32I_SoC.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 20
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci' is already up-to-date
[Sun Jun 16 23:11:42 2024] Launched synth_1...
Run output will be captured here: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/synth_1/runme.log
[Sun Jun 16 23:11:42 2024] Launched impl_1...
Run output will be captured here: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/runme.log
close_hw_manager
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.2.2
  **** Build date : Feb 21 2023 at 20:10:32
    ** Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.2
  ****** Build date   : Feb 16 2023-14:18:16
    **** Build number : 2022.2.2.1676524696
      ** Copyright 2017-2024 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351B7BD50A
set_property PROGRAM.FILE {/mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/RV32I_SoC.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/RV32I_SoC.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file '/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe' provided. It will be converted relative to IP Instance files '../../../../2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe'
set_property CONFIG.Coe_File {/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe} [get_ips ram_2port_2048x32]
INFO: [IP_Flow 19-3484] Absolute path of file '/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/insts_data_test.coe' provided. It will be converted relative to IP Instance files 'insts_data_test.coe'
generate_target all [get_files  /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'ram_2port_2048x32'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ram_2port_2048x32'...
catch { config_ip_cache -export [get_ips -all ram_2port_2048x32] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ram_2port_2048x32
export_ip_user_files -of_objects [get_files /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci]
launch_runs ram_2port_2048x32_synth_1 -jobs 20
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ram_2port_2048x32
[Sun Jun 16 23:14:12 2024] Launched ram_2port_2048x32_synth_1...
Run output will be captured here: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/ram_2port_2048x32_synth_1/runme.log
export_simulation -of_objects [get_files /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32.xci] -directory /mnt/Shared/SoC/Vivado/2_homework/2_homework.ip_user_files/sim_scripts -ip_user_files_dir /mnt/Shared/SoC/Vivado/2_homework/2_homework.ip_user_files -ipstatic_source_dir /mnt/Shared/SoC/Vivado/2_homework/2_homework.ip_user_files/ipstatic -lib_map_path [list {modelsim=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/modelsim} {questa=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/questa} {xcelium=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/xcelium} {vcs=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/vcs} {riviera=/mnt/Shared/SoC/Vivado/2_homework/2_homework.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
INFO: [Project 1-1161] Replacing file /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/utils_1/imports/synth_1/RV32I_SoC.dcp with file /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/synth_1/RV32I_SoC.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 20
[Sun Jun 16 23:14:33 2024] Launched ram_2port_2048x32_synth_1, synth_1...
Run output will be captured here:
ram_2port_2048x32_synth_1: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/ram_2port_2048x32_synth_1/runme.log
synth_1: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/synth_1/runme.log
[Sun Jun 16 23:14:33 2024] Launched impl_1...
Run output will be captured here: /mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.2.2
  **** Build date : Feb 21 2023 at 20:10:32
    ** Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.2
  ****** Build date   : Feb 16 2023-14:18:16
    **** Build number : 2022.2.2.1676524696
      ** Copyright 2017-2024 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351B7BD50A
set_property PROGRAM.FILE {/mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/RV32I_SoC.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/mnt/Shared/SoC/Vivado/2_homework/2_homework.runs/impl_1/RV32I_SoC.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jun 16 23:17:59 2024...
