<!DOCTYPE html public "-//W3C//DTD HTML 4.0 Final//EN">
<html>
<head>
<meta charset="utf-8">
<meta generator="Ease 9.5 Revision 5">
<link rel="stylesheet" type="text/css" href="easestyle.css">
<title>Entity design.internal_connections</title>
</head>
<body>
<div class="hdlw_banner"><a href="https://www.hdlworks.com">Generated by <b>Ease</b> for <i>chrisnielsen</i> on Fri Dec 13 09:05:10 2024</a></div>

<div class="hdlw_nav"><table><tr><td><a href="javascript:history.go(-1)"><img src="images/arrow_left.png">Back</a></td>
<td><a href="index.htm"><img src="images/ease.png">Index</a></td>
<td><a href="design_nus4l6t2.htm"><img src="images/library.png">design</a></td>
</tr>
</table>
</div>
<h1>Documentation for entity design.internal_connections</h1><table class="tableContents"><tr>
<td><a href="design_internal_connections_hlh5uh6r.htm">Contents</a></td>
<td><a href="design_internal_connections_hlh5uh6r-d.htm">Side Data</a></td>
<td class="grActive"><a href="design_internal_connections_hlh5uh6r-h.htm">Generated HDL</a></td>
</tr></table>
<br>
<pre class="DefaultText">
<span class="DefaultMargin">    1  </span><span class="DefaultComment">--------------------------------------------------------------------------------</span>
<span class="DefaultMargin">    2  </span><span class="DefaultComment">-- Object        : Entity design.internal_connections</span>
<span class="DefaultMargin">    3  </span><span class="DefaultComment">-- Last modified : Fri Dec 13 09:00:35 2024</span>
<span class="DefaultMargin">    4  </span><span class="DefaultComment">--------------------------------------------------------------------------------</span>
<span class="DefaultMargin">    5  </span>
<span class="DefaultMargin">    6  </span><span class="DefaultGroup1">library</span><span class="DefaultText"> ieee, design;</span>
<span class="DefaultMargin">    7  </span><span class="DefaultGroup1">use</span><span class="DefaultText"> ieee.std_logic_1164.</span><span class="DefaultGroup1">all</span><span class="DefaultText">;</span>
<span class="DefaultMargin">    8  </span><span class="DefaultGroup1">use</span><span class="DefaultText"> ieee.numeric_std.</span><span class="DefaultGroup1">all</span><span class="DefaultText">;</span>
<span class="DefaultMargin">    9  </span><span class="DefaultGroup1">use</span><span class="DefaultText"> work.</span><span class="DefaultGroup1">all</span><span class="DefaultText">;</span>
<span class="DefaultMargin">   10  </span><span class="DefaultGroup1">use</span><span class="DefaultText"> design.types_pkg.</span><span class="DefaultGroup1">all</span><span class="DefaultText">;</span>
<span class="DefaultMargin">   11  </span>
<span class="DefaultMargin">   12  </span><span class="DefaultGroup1">entity</span><span class="DefaultText"> internal_connections </span><span class="DefaultGroup1">is</span>
<span class="DefaultMargin">   13  </span><span class="DefaultText">  </span><span class="DefaultGroup1">port</span><span class="DefaultText"> (</span>
<span class="DefaultMargin">   14  </span><span class="DefaultText">    clock      : </span><span class="DefaultGroup1">in</span><span class="DefaultText">     </span><span class="DefaultGroup3">std_logic</span><span class="DefaultText">; </span><span class="DefaultComment">-- Core signals (2 bits)</span>
<span class="DefaultMargin">   15  </span><span class="DefaultText">    resetbar   : </span><span class="DefaultGroup1">in</span><span class="DefaultText">     </span><span class="DefaultGroup3">std_logic</span><span class="DefaultText">;</span>
<span class="DefaultMargin">   16  </span><span class="DefaultText">    debug_clk  : </span><span class="DefaultGroup1">in</span><span class="DefaultText">     </span><span class="DefaultGroup3">std_logic</span><span class="DefaultText">; </span><span class="DefaultComment">-- Unified debug interface (48 bits total)</span>
<span class="DefaultMargin">   17  </span><span class="DefaultText">    debug_addr : </span><span class="DefaultGroup1">in</span><span class="DefaultText">     </span><span class="DefaultGroup3">std_logic_vector</span><span class="DefaultText">(6 </span><span class="DefaultGroup1">downto</span><span class="DefaultText"> 0); </span><span class="DefaultComment">-- 7 bits (128 addresses)</span>
<span class="DefaultMargin">   18  </span><span class="DefaultText">    debug_data : </span><span class="DefaultGroup1">inout</span><span class="DefaultText">  </span><span class="DefaultGroup3">std_logic_vector</span><span class="DefaultText">(31 </span><span class="DefaultGroup1">downto</span><span class="DefaultText"> 0);</span>
<span class="DefaultMargin">   19  </span><span class="DefaultText">    rf_enable  : </span><span class="DefaultGroup1">in</span><span class="DefaultText">     </span><span class="DefaultGroup3">std_logic</span><span class="DefaultText">; </span><span class="DefaultComment">-- Register File read enable</span>
<span class="DefaultMargin">   20  </span><span class="DefaultText">    im_enable  : </span><span class="DefaultGroup1">in</span><span class="DefaultText">     </span><span class="DefaultGroup3">std_logic</span><span class="DefaultText">; </span><span class="DefaultComment">-- Instruction Memory write enable</span>
<span class="DefaultMargin">   21  </span><span class="DefaultText">    dm_enable  : </span><span class="DefaultGroup1">in</span><span class="DefaultText">     </span><span class="DefaultGroup3">std_logic</span><span class="DefaultText">); </span><span class="DefaultComment">-- Data Memory read enable</span>
<span class="DefaultMargin">   22  </span><span class="DefaultGroup1">end</span><span class="DefaultText"> </span><span class="DefaultGroup1">entity</span><span class="DefaultText"> internal_connections;</span>
<span class="DefaultMargin">   23  </span>
<span class="DefaultMargin">   24  </span>
</pre>
</body>
</html>
