// SPDX-License-Identifier: (GPL-2.0 or BSD-3-Clause)
/*
 *  Copyright(c) 2020 Broadcom
 */

#include <dt-bindings/interrupt-controller/arm-gic.h>

/ {
	compatible = "brcm,stingray2";
	interrupt-parent = <&gic>;
	#address-cells = <2>;
	#size-cells = <2>;
	dma-ranges = <0x0 0x0 0x0 0x0 0x100 0x0>;

	cpus {
		#address-cells = <2>;
		#size-cells = <0>;

		cpu@00000 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x0 0x000000>;
			enable-method = "psci";
		};

		cpu@10000 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x0 0x010000>;
			enable-method = "psci";
		};

		cpu@20000 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x0 0x020000>;
			enable-method = "psci";
		};

		cpu@30000 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x0 0x030000>;
			enable-method = "psci";
		};

		cpu@40000 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x0 0x040000>;
			enable-method = "psci";
		};

		cpu@50000 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x0 0x050000>;
			enable-method = "psci";
		};

		cpu@60000 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x0 0x060000>;
			enable-method = "psci";
		};

		cpu@70000 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x0 0x070000>;
			enable-method = "psci";
		};

		cpu@80000 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x0 0x080000>;
			enable-method = "psci";
		};

		cpu@90000 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x0 0x090000>;
			enable-method = "psci";
		};

		cpu@a0000 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x0 0x0a0000>;
			enable-method = "psci";
		};

		cpu@b0000 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x0 0x0b0000>;
			enable-method = "psci";
		};
	};

	psci {
		compatible = "arm,psci-1.0";
		method = "smc";
	};

	timer {
		compatible = "arm,armv8-timer";
		interrupts = <GIC_PPI 13 IRQ_TYPE_LEVEL_LOW>,
			     <GIC_PPI 14 IRQ_TYPE_LEVEL_LOW>,
			     <GIC_PPI 11 IRQ_TYPE_LEVEL_LOW>,
			     <GIC_PPI 10 IRQ_TYPE_LEVEL_LOW>;
	};

	scr {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <1>;
		ranges = <0x0 0x0 0x50000000 0x07000000>;

		gic: interrupt-controller@4000000 {
			compatible = "arm,gic-v3";
			#interrupt-cells = <3>;
			#address-cells = <1>;
			#size-cells = <1>;
			ranges;
			interrupt-controller;
			reg = <0x4000000 0x010000>, /* GICD */
			      <0x4180000 0x1800000>; /* GICR */
			interrupts = <GIC_PPI 9 IRQ_TYPE_LEVEL_HIGH>;

			gic_its0: gic-its@4040000 {
				compatible = "arm,gic-v3-its";
				msi-controller;
				#msi-cells = <1>;
				reg = <0x04040000 0x10000>;
			};

			gic_its1: gic-its@4060000 {
				compatible = "arm,gic-v3-its";
				msi-controller;
				#msi-cells = <1>;
				reg = <0x04060000 0x10000>;
			};

			gic_its2: gic-its@4080000 {
				compatible = "arm,gic-v3-its";
				msi-controller;
				#msi-cells = <1>;
				reg = <0x04080000 0x10000>;
			};

			gic_its3: gic-its@40a0000 {
				compatible = "arm,gic-v3-its";
				msi-controller;
				#msi-cells = <1>;
				reg = <0x040a0000 0x10000>;
			};

			gic_its4: gic-its@40c0000 {
				compatible = "arm,gic-v3-its";
				msi-controller;
				#msi-cells = <1>;
				reg = <0x040c0000 0x10000>;
			};

			gic_its5: gic-its@40e0000 {
				compatible = "arm,gic-v3-its";
				msi-controller;
				#msi-cells = <1>;
				reg = <0x040e0000 0x10000>;
			};

			gic_its6: gic-its@4100000 {
				compatible = "arm,gic-v3-its";
				msi-controller;
				#msi-cells = <1>;
				reg = <0x04100000 0x10000>;
			};

			gic_its7: gic-its@4120000 {
				compatible = "arm,gic-v3-its";
				msi-controller;
				#msi-cells = <1>;
				reg = <0x04120000 0x10000>;
			};

			gic_its8: gic-its@4140000 {
				compatible = "arm,gic-v3-its";
				msi-controller;
				#msi-cells = <1>;
				reg = <0x04140000 0x10000>;
			};

			gic_its9: gic-its@4160000 {
				compatible = "arm,gic-v3-its";
				msi-controller;
				#msi-cells = <1>;
				reg = <0x04160000 0x10000>;
			};
		};

		smmu: mmu@6000000 {
			compatible = "arm,smmu-v3";
			reg = <0x06000000 0x80000>;
			#global-interrupts = <1>;
			interrupts = <GIC_SPI 34 IRQ_TYPE_EDGE_RISING>,
				     <GIC_SPI 37 IRQ_TYPE_EDGE_RISING>,
				     <GIC_SPI 32 IRQ_TYPE_EDGE_RISING>,
				     <GIC_SPI 29 IRQ_TYPE_EDGE_RISING>;
			interrupt-names = "eventq", "priq", "cmdq-sync", "gerror";
			#iommu-cells = <1>;
		};
	};

	#include "stingray2-clock.dtsi"

	hsls {
		compatible = "simple-bus";
		dma-ranges;
		#address-cells = <1>;
		#size-cells = <1>;
		ranges = <0x0 0x0 0x68900000 0x17700000>;

		timer0: timer@30000 {
			compatible = "arm,sp804", "arm,primecell";
			reg = <0x00030000 0x1000>;
			interrupts = <GIC_SPI 176 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&timer0_clk>;
			clock-names = "apb_pclk";
			status = "disabled";
		};

		uart0: uart@100000 {
			device_type = "serial";
			compatible = "arm,pl011", "arm,primecell";
			reg = <0x00100000 0x1000>;
			clocks = <&pl011_clk>, <&apb_clk>;
			clock-names = "pl0110_clk", "apb_pclk";
			interrupt-parent = <&gic>;
			interrupts = <GIC_SPI 170 IRQ_TYPE_LEVEL_HIGH>;
		};

		uart1: uart@110000 {
			device_type = "serial";
			compatible = "arm,pl011", "arm,primecell";
			reg = <0x00110000 0x1000>;
			clocks = <&pl011_clk>, <&apb_clk>;
			clock-names = "pl011_clk", "apb_pclk";
			interrupt-parent = <&gic>;
			interrupts = <GIC_SPI 171 IRQ_TYPE_LEVEL_HIGH>;
		};

		ssp0: spi@500000 {
			compatible = "arm,pl022", "arm,primecell";
			reg = <0x00500000 0x1000>;
			interrupts = <GIC_SPI 181 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&spi0_clk>, <&spi0_clk>;
			clock-names = "spiclk", "apb_pclk";
			num-cs = <1>;
			#address-cells = <1>;
			#size-cells = <0>;
			status = "disabled";
		};

		ssp1: spi@510000 {
			compatible = "arm,pl022", "arm,primecell";
			reg = <0x00510000 0x1000>;
			interrupts = <GIC_SPI 182 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&spi0_clk>, <&spi0_clk>;
			clock-names = "spiclk", "apb_pclk";
			num-cs = <1>;
			#address-cells = <1>;
			#size-cells = <0>;
			status = "disabled";
		};

	};

	mmc {
		compatible = "simple-bus";
		dma-ranges;
		#address-cells = <1>;
		#size-cells = <1>;
		ranges = <0x0 0x0 0x63200000 0x100000>;

		sdio0: sdhci@90000 {
			compatible = "brcm,sdhci-iproc";
			reg = <0x90000 0x100>;
			interrupts = <GIC_SPI 227 IRQ_TYPE_LEVEL_HIGH>;
			bus-width = <8>;
			clocks = <&sdio0_clk>;
			status = "disabled";
		};

		sdio1: sdhci@80000 {
			compatible = "brcm,sdhci-iproc";
			reg = <0x80000 0x100>;
			interrupts = <GIC_SPI 228 IRQ_TYPE_LEVEL_HIGH>;
			bus-width = <8>;
			clocks = <&sdio1_clk>;
			status = "disabled";
		};
	};
};
