#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x15a613ca0 .scope module, "testbench" "testbench" 2 4;
 .timescale -9 -12;
P_0x15a6141a0 .param/l "n" 0 2 5, +C4<00000000000000000000000000100000>;
v0x15a648e40_0 .var "A", 31 0;
v0x15a648ed0_0 .var "ALUctr", 2 0;
v0x15a648fb0_0 .var "B", 31 0;
v0x15a649040_0 .net "Overflow", 0 0, L_0x15a64a450;  1 drivers
v0x15a6490d0_0 .net "Result", 31 0, v0x15a6471c0_0;  1 drivers
v0x15a6491e0_0 .net "Zero", 0 0, L_0x15a64a3e0;  1 drivers
S_0x15a613e10 .scope module, "u_ALU" "ALU" 2 15, 3 10 0, S_0x15a613ca0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 3 "ALUctr";
    .port_info 3 /OUTPUT 1 "Zero";
    .port_info 4 /OUTPUT 1 "Overflow";
    .port_info 5 /OUTPUT 32 "Result";
P_0x15a60b100 .param/l "n" 0 3 11, +C4<00000000000000000000000000100000>;
L_0x15a64a450 .functor AND 1, L_0x15a64a0e0, v0x15a646000_0, C4<1>, C4<1>;
L_0x15a64a540 .functor XOR 1, v0x15a646150_0, L_0x15a649b60, C4<0>, C4<0>;
L_0x15a64a5f0 .functor XOR 1, L_0x15a64a0e0, L_0x15a64a200, C4<0>, C4<0>;
v0x15a647e60_0 .net "A", 31 0, v0x15a648e40_0;  1 drivers
v0x15a647f50_0 .net "ALUctr", 2 0, v0x15a648ed0_0;  1 drivers
v0x15a647fe0_0 .net "Add_Carry", 0 0, L_0x15a649b60;  1 drivers
v0x15a6480b0_0 .net "Add_Overflow", 0 0, L_0x15a64a0e0;  1 drivers
v0x15a648140_0 .net "Add_Result", 31 0, L_0x15a649350;  1 drivers
v0x15a648250_0 .net "Add_Sign", 0 0, L_0x15a64a200;  1 drivers
v0x15a6482e0_0 .net "B", 31 0, v0x15a648fb0_0;  1 drivers
v0x15a6483b0_0 .net "B_to_add", 31 0, v0x15a647dc0_0;  1 drivers
v0x15a648480_0 .net "OPctr", 1 0, v0x15a645f50_0;  1 drivers
v0x15a648590_0 .net "OVctr", 0 0, v0x15a646000_0;  1 drivers
v0x15a648620_0 .net "Overflow", 0 0, L_0x15a64a450;  alias, 1 drivers
v0x15a6486b0_0 .net "Result", 31 0, v0x15a6471c0_0;  alias, 1 drivers
v0x15a648740_0 .net "SIGctr", 0 0, v0x15a6460b0_0;  1 drivers
v0x15a648810_0 .net "SUBctr", 0 0, v0x15a646150_0;  1 drivers
v0x15a6488a0_0 .net "SUBctr_ext", 31 0, v0x15a645a50_0;  1 drivers
v0x15a648970_0 .net "Zero", 0 0, L_0x15a64a3e0;  alias, 1 drivers
v0x15a648a00_0 .net "less", 0 0, v0x15a6466a0_0;  1 drivers
v0x15a648bd0_0 .net "mux2_op1", 0 0, L_0x15a64a540;  1 drivers
v0x15a648c60_0 .net "mux2_op2", 0 0, L_0x15a64a5f0;  1 drivers
v0x15a648cf0_0 .net "mux3_op2", 31 0, L_0x15a64a720;  1 drivers
v0x15a648d80_0 .net "mux3_op3", 31 0, v0x15a646aa0_0;  1 drivers
S_0x15a612ae0 .scope module, "adder" "adder32" 3 38, 4 1 0, S_0x15a613e10;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Add_Carry";
    .port_info 4 /OUTPUT 1 "Add_Overflow";
    .port_info 5 /OUTPUT 1 "Add_Sign";
    .port_info 6 /OUTPUT 32 "Add_Result";
    .port_info 7 /OUTPUT 1 "Zero";
P_0x15a61a4f0 .param/l "n" 0 4 2, +C4<00000000000000000000000000100000>;
L_0x15a649ab0 .functor XOR 1, L_0x15a6492b0, v0x15a646150_0, C4<0>, C4<0>;
L_0x15a649b60 .functor NOT 1, L_0x15a649ab0, C4<0>, C4<0>, C4<0>;
L_0x15a649d70 .functor XOR 1, L_0x15a6492b0, L_0x15a649c50, C4<0>, C4<0>;
L_0x15a649ed0 .functor XOR 1, L_0x15a649d70, L_0x15a649de0, C4<0>, C4<0>;
L_0x15a64a0e0 .functor XOR 1, L_0x15a649ed0, L_0x15a649fc0, C4<0>, C4<0>;
L_0x15a64a3e0 .functor NOT 1, L_0x15a64a340, C4<0>, C4<0>, C4<0>;
v0x15a631770_0 .net "A", 31 0, v0x15a648e40_0;  alias, 1 drivers
v0x15a6446e0_0 .net "Add_Carry", 0 0, L_0x15a649b60;  alias, 1 drivers
v0x15a644780_0 .net "Add_Overflow", 0 0, L_0x15a64a0e0;  alias, 1 drivers
v0x15a644810_0 .net "Add_Result", 31 0, L_0x15a649350;  alias, 1 drivers
v0x15a6448a0_0 .net "Add_Sign", 0 0, L_0x15a64a200;  alias, 1 drivers
v0x15a644940_0 .net "B", 31 0, v0x15a647dc0_0;  alias, 1 drivers
v0x15a6449f0_0 .net "Cin", 0 0, v0x15a646150_0;  alias, 1 drivers
v0x15a644a90_0 .net "Zero", 0 0, L_0x15a64a3e0;  alias, 1 drivers
L_0x150078058 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15a644b30_0 .net *"_ivl_10", 0 0, L_0x150078058;  1 drivers
v0x15a644c40_0 .net *"_ivl_11", 32 0, L_0x15a6496b0;  1 drivers
v0x15a644cf0_0 .net *"_ivl_13", 32 0, L_0x15a6497f0;  1 drivers
L_0x1500780a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15a644da0_0 .net *"_ivl_16", 31 0, L_0x1500780a0;  1 drivers
v0x15a644e50_0 .net *"_ivl_17", 32 0, L_0x15a649970;  1 drivers
v0x15a644f00_0 .net *"_ivl_19", 0 0, L_0x15a649ab0;  1 drivers
v0x15a644fb0_0 .net *"_ivl_24", 0 0, L_0x15a649c50;  1 drivers
v0x15a645060_0 .net *"_ivl_25", 0 0, L_0x15a649d70;  1 drivers
v0x15a645110_0 .net *"_ivl_28", 0 0, L_0x15a649de0;  1 drivers
v0x15a6452a0_0 .net *"_ivl_29", 0 0, L_0x15a649ed0;  1 drivers
v0x15a645330_0 .net *"_ivl_3", 32 0, L_0x15a649430;  1 drivers
v0x15a6453e0_0 .net *"_ivl_32", 0 0, L_0x15a649fc0;  1 drivers
v0x15a645490_0 .net *"_ivl_38", 0 0, L_0x15a64a340;  1 drivers
L_0x150078010 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15a645530_0 .net *"_ivl_6", 0 0, L_0x150078010;  1 drivers
v0x15a6455e0_0 .net *"_ivl_7", 32 0, L_0x15a6495b0;  1 drivers
v0x15a645690_0 .net "cout", 0 0, L_0x15a6492b0;  1 drivers
L_0x15a6492b0 .part L_0x15a649970, 32, 1;
L_0x15a649350 .part L_0x15a649970, 0, 32;
L_0x15a649430 .concat [ 32 1 0 0], v0x15a648e40_0, L_0x150078010;
L_0x15a6495b0 .concat [ 32 1 0 0], v0x15a647dc0_0, L_0x150078058;
L_0x15a6496b0 .arith/sum 33, L_0x15a649430, L_0x15a6495b0;
L_0x15a6497f0 .concat [ 1 32 0 0], v0x15a646150_0, L_0x1500780a0;
L_0x15a649970 .arith/sum 33, L_0x15a6496b0, L_0x15a6497f0;
L_0x15a649c50 .part L_0x15a649350, 31, 1;
L_0x15a649de0 .part v0x15a648e40_0, 31, 1;
L_0x15a649fc0 .part v0x15a647dc0_0, 31, 1;
L_0x15a64a200 .part L_0x15a649350, 31, 1;
L_0x15a64a340 .reduce/or L_0x15a649350;
S_0x15a6457f0 .scope module, "extend" "extend32" 3 34, 5 1 0, S_0x15a613e10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "SUBctr";
    .port_info 1 /OUTPUT 32 "extend_out";
v0x15a6459a0_0 .net "SUBctr", 0 0, v0x15a646150_0;  alias, 1 drivers
v0x15a645a50_0 .var "extend_out", 31 0;
E_0x15a645960 .event anyedge, v0x15a6449f0_0;
S_0x15a645b20 .scope module, "gen" "crtgenerator" 3 31, 6 1 0, S_0x15a613e10;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "ALUctr";
    .port_info 1 /OUTPUT 1 "SUBctr";
    .port_info 2 /OUTPUT 2 "OPctr";
    .port_info 3 /OUTPUT 1 "OVctr";
    .port_info 4 /OUTPUT 1 "SIGctr";
P_0x15a645d00 .param/l "n" 0 6 2, +C4<00000000000000000000000000000011>;
v0x15a645e90_0 .net "ALUctr", 2 0, v0x15a648ed0_0;  alias, 1 drivers
v0x15a645f50_0 .var "OPctr", 1 0;
v0x15a646000_0 .var "OVctr", 0 0;
v0x15a6460b0_0 .var "SIGctr", 0 0;
v0x15a646150_0 .var "SUBctr", 0 0;
E_0x15a645e50 .event anyedge, v0x15a645e90_0;
S_0x15a6462c0 .scope module, "mux1" "mux2to1_1bit" 3 49, 7 1 0, S_0x15a613e10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "choice1";
    .port_info 1 /INPUT 1 "choice2";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x15a646550_0 .net "choice1", 0 0, L_0x15a64a540;  alias, 1 drivers
v0x15a646600_0 .net "choice2", 0 0, L_0x15a64a5f0;  alias, 1 drivers
v0x15a6466a0_0 .var "out", 0 0;
v0x15a646730_0 .net "sel", 0 0, v0x15a6460b0_0;  alias, 1 drivers
E_0x15a6464e0 .event anyedge, v0x15a6460b0_0, v0x15a646550_0, v0x15a646600_0;
S_0x15a646820 .scope module, "mux2" "mux2to1_32bit_01mux" 3 52, 8 1 0, S_0x15a613e10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /OUTPUT 32 "out";
v0x15a646aa0_0 .var "out", 31 0;
v0x15a646b60_0 .net "sel", 0 0, v0x15a6466a0_0;  alias, 1 drivers
E_0x15a646a50 .event anyedge, v0x15a6466a0_0;
S_0x15a646c10 .scope module, "mux3" "mux3to1_32bit" 3 56, 9 1 0, S_0x15a613e10;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "choice1";
    .port_info 1 /INPUT 32 "choice2";
    .port_info 2 /INPUT 32 "choice3";
    .port_info 3 /OUTPUT 32 "out";
    .port_info 4 /INPUT 2 "sel";
P_0x15a646dd0 .param/l "n" 0 9 2, +C4<00000000000000000000000000100000>;
v0x15a646f80_0 .net "choice1", 31 0, L_0x15a649350;  alias, 1 drivers
v0x15a647050_0 .net "choice2", 31 0, L_0x15a64a720;  alias, 1 drivers
v0x15a6470f0_0 .net "choice3", 31 0, v0x15a646aa0_0;  alias, 1 drivers
v0x15a6471c0_0 .var "out", 31 0;
v0x15a647260_0 .net "sel", 1 0, v0x15a645f50_0;  alias, 1 drivers
E_0x15a646f20 .event anyedge, v0x15a645f50_0, v0x15a644810_0, v0x15a647050_0, v0x15a646aa0_0;
S_0x15a6473b0 .scope module, "or_gate" "or32" 3 54, 10 1 0, S_0x15a613e10;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "operendA";
    .port_info 1 /INPUT 32 "operendB";
    .port_info 2 /OUTPUT 32 "out";
P_0x15a647570 .param/l "n" 0 10 2, +C4<00000000000000000000000000100000>;
L_0x15a64a720 .functor OR 32, v0x15a648e40_0, v0x15a648fb0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x15a6476e0_0 .net "operendA", 31 0, v0x15a648e40_0;  alias, 1 drivers
v0x15a6477a0_0 .net "operendB", 31 0, v0x15a648fb0_0;  alias, 1 drivers
v0x15a647830_0 .net "out", 31 0, L_0x15a64a720;  alias, 1 drivers
S_0x15a6478d0 .scope module, "x" "xor32" 3 36, 11 1 0, S_0x15a613e10;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "operendA";
    .port_info 1 /INPUT 32 "operendB";
    .port_info 2 /OUTPUT 32 "out";
P_0x15a647a90 .param/l "n" 0 11 2, +C4<00000000000000000000000000100000>;
v0x15a647c60_0 .net "operendA", 31 0, v0x15a648fb0_0;  alias, 1 drivers
v0x15a647d30_0 .net "operendB", 31 0, v0x15a645a50_0;  alias, 1 drivers
v0x15a647dc0_0 .var "out", 31 0;
E_0x15a647c00 .event anyedge, v0x15a6477a0_0, v0x15a645a50_0;
    .scope S_0x15a645b20;
T_0 ;
    %wait E_0x15a645e50;
    %load/vec4 v0x15a645e90_0;
    %parti/s 1, 2, 3;
    %store/vec4 v0x15a646150_0, 0, 1;
    %load/vec4 v0x15a645e90_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %load/vec4 v0x15a645e90_0;
    %parti/s 1, 0, 2;
    %and;
    %store/vec4 v0x15a646000_0, 0, 1;
    %load/vec4 v0x15a645e90_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x15a6460b0_0, 0, 1;
    %load/vec4 v0x15a645e90_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x15a645e90_0;
    %parti/s 1, 1, 2;
    %and;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15a645f50_0, 4, 1;
    %load/vec4 v0x15a645e90_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %load/vec4 v0x15a645e90_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v0x15a645e90_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15a645f50_0, 4, 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x15a6457f0;
T_1 ;
    %wait E_0x15a645960;
    %load/vec4 v0x15a6459a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x15a645a50_0, 0, 32;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x15a645a50_0, 0, 32;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x15a6478d0;
T_2 ;
    %wait E_0x15a647c00;
    %load/vec4 v0x15a647c60_0;
    %load/vec4 v0x15a647d30_0;
    %xor;
    %store/vec4 v0x15a647dc0_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x15a6462c0;
T_3 ;
    %wait E_0x15a6464e0;
    %load/vec4 v0x15a646730_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %jmp T_3.2;
T_3.0 ;
    %load/vec4 v0x15a646550_0;
    %store/vec4 v0x15a6466a0_0, 0, 1;
    %jmp T_3.2;
T_3.1 ;
    %load/vec4 v0x15a646600_0;
    %store/vec4 v0x15a6466a0_0, 0, 1;
    %jmp T_3.2;
T_3.2 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x15a646820;
T_4 ;
    %wait E_0x15a646a50;
    %load/vec4 v0x15a646b60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %jmp T_4.2;
T_4.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x15a646aa0_0, 0, 32;
    %jmp T_4.2;
T_4.1 ;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x15a646aa0_0, 0, 32;
    %jmp T_4.2;
T_4.2 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x15a646c10;
T_5 ;
    %wait E_0x15a646f20;
    %load/vec4 v0x15a647260_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %jmp T_5.3;
T_5.0 ;
    %load/vec4 v0x15a646f80_0;
    %store/vec4 v0x15a6471c0_0, 0, 32;
    %jmp T_5.3;
T_5.1 ;
    %load/vec4 v0x15a647050_0;
    %store/vec4 v0x15a6471c0_0, 0, 32;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x15a6470f0_0;
    %store/vec4 v0x15a6471c0_0, 0, 32;
    %jmp T_5.3;
T_5.3 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x15a613ca0;
T_6 ;
    %vpi_call 2 25 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 26 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x15a613ca0 {0 0 0};
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x15a648ed0_0, 0, 3;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x15a648e40_0, 0, 32;
    %pushi/vec4 18, 0, 32;
    %store/vec4 v0x15a648fb0_0, 0, 32;
    %delay 10000000, 0;
    %pushi/vec4 4294967281, 0, 32;
    %store/vec4 v0x15a648e40_0, 0, 32;
    %pushi/vec4 14, 0, 32;
    %store/vec4 v0x15a648fb0_0, 0, 32;
    %delay 10000000, 0;
    %load/vec4 v0x15a648fb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x15a648fb0_0, 0, 32;
    %delay 10000000, 0;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x15a648ed0_0, 0, 3;
    %pushi/vec4 2147483633, 0, 32;
    %store/vec4 v0x15a648e40_0, 0, 32;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x15a648fb0_0, 0, 32;
    %delay 10000000, 0;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v0x15a648fb0_0, 0, 32;
    %delay 10000000, 0;
    %pushi/vec4 4294967280, 0, 32;
    %store/vec4 v0x15a648e40_0, 0, 32;
    %pushi/vec4 4294967288, 0, 32;
    %store/vec4 v0x15a648fb0_0, 0, 32;
    %delay 10000000, 0;
    %pushi/vec4 2147483649, 0, 32;
    %store/vec4 v0x15a648e40_0, 0, 32;
    %pushi/vec4 2147483649, 0, 32;
    %store/vec4 v0x15a648fb0_0, 0, 32;
    %delay 10000000, 0;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x15a648ed0_0, 0, 3;
    %pushi/vec4 286331153, 0, 32;
    %store/vec4 v0x15a648e40_0, 0, 32;
    %pushi/vec4 2290649224, 0, 32;
    %store/vec4 v0x15a648fb0_0, 0, 32;
    %delay 10000000, 0;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x15a648ed0_0, 0, 3;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x15a648e40_0, 0, 32;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x15a648fb0_0, 0, 32;
    %delay 10000000, 0;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x15a648fb0_0, 0, 32;
    %delay 10000000, 0;
    %pushi/vec4 17, 0, 32;
    %store/vec4 v0x15a648fb0_0, 0, 32;
    %delay 10000000, 0;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x15a648ed0_0, 0, 3;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x15a648e40_0, 0, 32;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x15a648fb0_0, 0, 32;
    %delay 10000000, 0;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x15a648fb0_0, 0, 32;
    %delay 10000000, 0;
    %pushi/vec4 17, 0, 32;
    %store/vec4 v0x15a648fb0_0, 0, 32;
    %delay 10000000, 0;
    %pushi/vec4 2147483647, 0, 32;
    %store/vec4 v0x15a648e40_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x15a648fb0_0, 0, 32;
    %delay 10000000, 0;
    %pushi/vec4 2147483649, 0, 32;
    %store/vec4 v0x15a648e40_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x15a648fb0_0, 0, 32;
    %delay 10000000, 0;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x15a648ed0_0, 0, 3;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x15a648e40_0, 0, 32;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x15a648fb0_0, 0, 32;
    %delay 10000000, 0;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x15a648fb0_0, 0, 32;
    %delay 10000000, 0;
    %pushi/vec4 17, 0, 32;
    %store/vec4 v0x15a648fb0_0, 0, 32;
    %delay 10000000, 0;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x15a648fb0_0, 0, 32;
    %delay 10000000, 0;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x15a648ed0_0, 0, 3;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x15a648e40_0, 0, 32;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x15a648fb0_0, 0, 32;
    %delay 10000000, 0;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x15a648fb0_0, 0, 32;
    %delay 10000000, 0;
    %pushi/vec4 17, 0, 32;
    %store/vec4 v0x15a648fb0_0, 0, 32;
    %delay 10000000, 0;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x15a648fb0_0, 0, 32;
    %delay 10000000, 0;
    %vpi_call 2 103 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "testbench.v";
    "/Users/yr/code/computer-organization/computer-organization-labs/ALU/user/src/ALU.v";
    "/Users/yr/code/computer-organization/computer-organization-labs/ALU/user/src/adder32.v";
    "/Users/yr/code/computer-organization/computer-organization-labs/ALU/user/src/extend32.v";
    "/Users/yr/code/computer-organization/computer-organization-labs/ALU/user/src/crtgenerator.v";
    "/Users/yr/code/computer-organization/computer-organization-labs/ALU/user/src/mux2to1_1bit.v";
    "/Users/yr/code/computer-organization/computer-organization-labs/ALU/user/src/mux2to1_32bit_01mux.v";
    "/Users/yr/code/computer-organization/computer-organization-labs/ALU/user/src/mux3to1_32bit.v";
    "/Users/yr/code/computer-organization/computer-organization-labs/ALU/user/src/or32.v";
    "/Users/yr/code/computer-organization/computer-organization-labs/ALU/user/src/xor32.v";
