+++
date = "2020-01-05T19:41:01+05:30"
image = "static/images/portfolio/verilogcpu.jpg"
showonlyimage = false
title = "Verilog CPU"
weight = 18
generatepage = false
+++

A simple MIPS standard CPU written in VerilogHDL
