{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 11 20:15:28 2025 " "Info: Processing started: Sun May 11 20:15:28 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ProjectQuartus -c ProjectQuartus --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ProjectQuartus -c ProjectQuartus --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "FastCLK " "Info: Assuming node \"FastCLK\" is an undefined clock" {  } { { "ProjectQuartus.bdf" "" { Schematic "C:/Users/User/OneDrive/Desktop/LogicDesignProjectNew/ProjectQuartus.bdf" { { 520 -8 160 536 "FastCLK" "" } } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "FastCLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "FastCLK register 7474:inst\|10 register 7474:inst4\|9 382.12 MHz 2.617 ns Internal " "Info: Clock \"FastCLK\" has Internal fmax of 382.12 MHz between source register \"7474:inst\|10\" and destination register \"7474:inst4\|9\" (period= 2.617 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.415 ns + Longest register register " "Info: + Longest register to register delay is 2.415 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 7474:inst\|10 1 REG LC_X2_Y2_N4 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X2_Y2_N4; Fanout = 13; REG Node = '7474:inst\|10'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { 7474:inst|10 } "NODE_NAME" } } { "7474.bdf" "" { Schematic "d:/altera/quartus/libraries/others/maxplus2/7474.bdf" { { 304 256 320 384 "10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.412 ns) + CELL(0.340 ns) 0.752 ns NextStates:inst6\|81MUXPZ:inst14\|21mux:inst17\|5~0 2 COMB LC_X2_Y2_N1 1 " "Info: 2: + IC(0.412 ns) + CELL(0.340 ns) = 0.752 ns; Loc. = LC_X2_Y2_N1; Fanout = 1; COMB Node = 'NextStates:inst6\|81MUXPZ:inst14\|21mux:inst17\|5~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.752 ns" { 7474:inst|10 NextStates:inst6|81MUXPZ:inst14|21mux:inst17|5~0 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "d:/altera/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.334 ns) + CELL(0.088 ns) 1.174 ns NextStates:inst6\|81MUXPZ:inst14\|21mux:inst17\|5~1 3 COMB LC_X2_Y2_N7 1 " "Info: 3: + IC(0.334 ns) + CELL(0.088 ns) = 1.174 ns; Loc. = LC_X2_Y2_N7; Fanout = 1; COMB Node = 'NextStates:inst6\|81MUXPZ:inst14\|21mux:inst17\|5~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.422 ns" { NextStates:inst6|81MUXPZ:inst14|21mux:inst17|5~0 NextStates:inst6|81MUXPZ:inst14|21mux:inst17|5~1 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "d:/altera/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.340 ns) + CELL(0.454 ns) 1.968 ns NextStates:inst6\|81MUXPZ:inst14\|21mux:inst17\|5~4 4 COMB LC_X2_Y2_N8 2 " "Info: 4: + IC(0.340 ns) + CELL(0.454 ns) = 1.968 ns; Loc. = LC_X2_Y2_N8; Fanout = 2; COMB Node = 'NextStates:inst6\|81MUXPZ:inst14\|21mux:inst17\|5~4'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.794 ns" { NextStates:inst6|81MUXPZ:inst14|21mux:inst17|5~1 NextStates:inst6|81MUXPZ:inst14|21mux:inst17|5~4 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "d:/altera/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.358 ns) + CELL(0.089 ns) 2.415 ns 7474:inst4\|9 5 REG LC_X2_Y2_N0 11 " "Info: 5: + IC(0.358 ns) + CELL(0.089 ns) = 2.415 ns; Loc. = LC_X2_Y2_N0; Fanout = 11; REG Node = '7474:inst4\|9'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.447 ns" { NextStates:inst6|81MUXPZ:inst14|21mux:inst17|5~4 7474:inst4|9 } "NODE_NAME" } } { "7474.bdf" "" { Schematic "d:/altera/quartus/libraries/others/maxplus2/7474.bdf" { { 64 256 320 144 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.971 ns ( 40.21 % ) " "Info: Total cell delay = 0.971 ns ( 40.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.444 ns ( 59.79 % ) " "Info: Total interconnect delay = 1.444 ns ( 59.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.415 ns" { 7474:inst|10 NextStates:inst6|81MUXPZ:inst14|21mux:inst17|5~0 NextStates:inst6|81MUXPZ:inst14|21mux:inst17|5~1 NextStates:inst6|81MUXPZ:inst14|21mux:inst17|5~4 7474:inst4|9 } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.415 ns" { 7474:inst|10 {} NextStates:inst6|81MUXPZ:inst14|21mux:inst17|5~0 {} NextStates:inst6|81MUXPZ:inst14|21mux:inst17|5~1 {} NextStates:inst6|81MUXPZ:inst14|21mux:inst17|5~4 {} 7474:inst4|9 {} } { 0.000ns 0.412ns 0.334ns 0.340ns 0.358ns } { 0.000ns 0.340ns 0.088ns 0.454ns 0.089ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "FastCLK destination 2.099 ns + Shortest register " "Info: + Shortest clock path from clock \"FastCLK\" to destination register is 2.099 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns FastCLK 1 CLK PIN_10 3 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_10; Fanout = 3; CLK Node = 'FastCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { FastCLK } "NODE_NAME" } } { "ProjectQuartus.bdf" "" { Schematic "C:/Users/User/OneDrive/Desktop/LogicDesignProjectNew/ProjectQuartus.bdf" { { 520 -8 160 536 "FastCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.422 ns) + CELL(0.547 ns) 2.099 ns 7474:inst4\|9 2 REG LC_X2_Y2_N0 11 " "Info: 2: + IC(0.422 ns) + CELL(0.547 ns) = 2.099 ns; Loc. = LC_X2_Y2_N0; Fanout = 11; REG Node = '7474:inst4\|9'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.969 ns" { FastCLK 7474:inst4|9 } "NODE_NAME" } } { "7474.bdf" "" { Schematic "d:/altera/quartus/libraries/others/maxplus2/7474.bdf" { { 64 256 320 144 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.677 ns ( 79.90 % ) " "Info: Total cell delay = 1.677 ns ( 79.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.422 ns ( 20.10 % ) " "Info: Total interconnect delay = 0.422 ns ( 20.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.099 ns" { FastCLK 7474:inst4|9 } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.099 ns" { FastCLK {} FastCLK~out0 {} 7474:inst4|9 {} } { 0.000ns 0.000ns 0.422ns } { 0.000ns 1.130ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "FastCLK source 2.099 ns - Longest register " "Info: - Longest clock path from clock \"FastCLK\" to source register is 2.099 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns FastCLK 1 CLK PIN_10 3 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_10; Fanout = 3; CLK Node = 'FastCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { FastCLK } "NODE_NAME" } } { "ProjectQuartus.bdf" "" { Schematic "C:/Users/User/OneDrive/Desktop/LogicDesignProjectNew/ProjectQuartus.bdf" { { 520 -8 160 536 "FastCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.422 ns) + CELL(0.547 ns) 2.099 ns 7474:inst\|10 2 REG LC_X2_Y2_N4 13 " "Info: 2: + IC(0.422 ns) + CELL(0.547 ns) = 2.099 ns; Loc. = LC_X2_Y2_N4; Fanout = 13; REG Node = '7474:inst\|10'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.969 ns" { FastCLK 7474:inst|10 } "NODE_NAME" } } { "7474.bdf" "" { Schematic "d:/altera/quartus/libraries/others/maxplus2/7474.bdf" { { 304 256 320 384 "10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.677 ns ( 79.90 % ) " "Info: Total cell delay = 1.677 ns ( 79.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.422 ns ( 20.10 % ) " "Info: Total interconnect delay = 0.422 ns ( 20.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.099 ns" { FastCLK 7474:inst|10 } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.099 ns" { FastCLK {} FastCLK~out0 {} 7474:inst|10 {} } { 0.000ns 0.000ns 0.422ns } { 0.000ns 1.130ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.099 ns" { FastCLK 7474:inst4|9 } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.099 ns" { FastCLK {} FastCLK~out0 {} 7474:inst4|9 {} } { 0.000ns 0.000ns 0.422ns } { 0.000ns 1.130ns 0.547ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.099 ns" { FastCLK 7474:inst|10 } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.099 ns" { FastCLK {} FastCLK~out0 {} 7474:inst|10 {} } { 0.000ns 0.000ns 0.422ns } { 0.000ns 1.130ns 0.547ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.173 ns + " "Info: + Micro clock to output delay of source is 0.173 ns" {  } { { "7474.bdf" "" { Schematic "d:/altera/quartus/libraries/others/maxplus2/7474.bdf" { { 304 256 320 384 "10" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.029 ns + " "Info: + Micro setup delay of destination is 0.029 ns" {  } { { "7474.bdf" "" { Schematic "d:/altera/quartus/libraries/others/maxplus2/7474.bdf" { { 64 256 320 144 "9" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.415 ns" { 7474:inst|10 NextStates:inst6|81MUXPZ:inst14|21mux:inst17|5~0 NextStates:inst6|81MUXPZ:inst14|21mux:inst17|5~1 NextStates:inst6|81MUXPZ:inst14|21mux:inst17|5~4 7474:inst4|9 } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.415 ns" { 7474:inst|10 {} NextStates:inst6|81MUXPZ:inst14|21mux:inst17|5~0 {} NextStates:inst6|81MUXPZ:inst14|21mux:inst17|5~1 {} NextStates:inst6|81MUXPZ:inst14|21mux:inst17|5~4 {} 7474:inst4|9 {} } { 0.000ns 0.412ns 0.334ns 0.340ns 0.358ns } { 0.000ns 0.340ns 0.088ns 0.454ns 0.089ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.099 ns" { FastCLK 7474:inst4|9 } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.099 ns" { FastCLK {} FastCLK~out0 {} 7474:inst4|9 {} } { 0.000ns 0.000ns 0.422ns } { 0.000ns 1.130ns 0.547ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.099 ns" { FastCLK 7474:inst|10 } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.099 ns" { FastCLK {} FastCLK~out0 {} 7474:inst|10 {} } { 0.000ns 0.000ns 0.422ns } { 0.000ns 1.130ns 0.547ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "7474:inst\|10 Switch2 FastCLK 9.146 ns register " "Info: tsu for register \"7474:inst\|10\" (data pin = \"Switch2\", clock pin = \"FastCLK\") is 9.146 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.216 ns + Longest pin register " "Info: + Longest pin to register delay is 11.216 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.135 ns) 1.135 ns Switch2 1 PIN PIN_77 10 " "Info: 1: + IC(0.000 ns) + CELL(1.135 ns) = 1.135 ns; Loc. = PIN_77; Fanout = 10; PIN Node = 'Switch2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Switch2 } "NODE_NAME" } } { "ProjectQuartus.bdf" "" { Schematic "C:/Users/User/OneDrive/Desktop/LogicDesignProjectNew/ProjectQuartus.bdf" { { 304 -8 160 320 "Switch2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.306 ns) + CELL(0.225 ns) 7.666 ns NextStates:inst6\|81MUXPZ:inst1\|21mux:inst17\|5~0 2 COMB LC_X6_Y13_N8 3 " "Info: 2: + IC(6.306 ns) + CELL(0.225 ns) = 7.666 ns; Loc. = LC_X6_Y13_N8; Fanout = 3; COMB Node = 'NextStates:inst6\|81MUXPZ:inst1\|21mux:inst17\|5~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.531 ns" { Switch2 NextStates:inst6|81MUXPZ:inst1|21mux:inst17|5~0 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "d:/altera/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.021 ns) + CELL(0.340 ns) 10.027 ns NextStates:inst6\|81MUXPZ:inst1\|21mux:inst17\|5~1 3 COMB LC_X2_Y2_N0 1 " "Info: 3: + IC(2.021 ns) + CELL(0.340 ns) = 10.027 ns; Loc. = LC_X2_Y2_N0; Fanout = 1; COMB Node = 'NextStates:inst6\|81MUXPZ:inst1\|21mux:inst17\|5~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.361 ns" { NextStates:inst6|81MUXPZ:inst1|21mux:inst17|5~0 NextStates:inst6|81MUXPZ:inst1|21mux:inst17|5~1 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "d:/altera/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.325 ns) + CELL(0.088 ns) 10.440 ns NextStates:inst6\|81MUXPZ:inst1\|21mux:inst17\|5~4 4 COMB LC_X2_Y2_N3 2 " "Info: 4: + IC(0.325 ns) + CELL(0.088 ns) = 10.440 ns; Loc. = LC_X2_Y2_N3; Fanout = 2; COMB Node = 'NextStates:inst6\|81MUXPZ:inst1\|21mux:inst17\|5~4'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.413 ns" { NextStates:inst6|81MUXPZ:inst1|21mux:inst17|5~1 NextStates:inst6|81MUXPZ:inst1|21mux:inst17|5~4 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "d:/altera/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.309 ns) + CELL(0.467 ns) 11.216 ns 7474:inst\|10 5 REG LC_X2_Y2_N4 13 " "Info: 5: + IC(0.309 ns) + CELL(0.467 ns) = 11.216 ns; Loc. = LC_X2_Y2_N4; Fanout = 13; REG Node = '7474:inst\|10'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.776 ns" { NextStates:inst6|81MUXPZ:inst1|21mux:inst17|5~4 7474:inst|10 } "NODE_NAME" } } { "7474.bdf" "" { Schematic "d:/altera/quartus/libraries/others/maxplus2/7474.bdf" { { 304 256 320 384 "10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.255 ns ( 20.11 % ) " "Info: Total cell delay = 2.255 ns ( 20.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.961 ns ( 79.89 % ) " "Info: Total interconnect delay = 8.961 ns ( 79.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.216 ns" { Switch2 NextStates:inst6|81MUXPZ:inst1|21mux:inst17|5~0 NextStates:inst6|81MUXPZ:inst1|21mux:inst17|5~1 NextStates:inst6|81MUXPZ:inst1|21mux:inst17|5~4 7474:inst|10 } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "11.216 ns" { Switch2 {} Switch2~out0 {} NextStates:inst6|81MUXPZ:inst1|21mux:inst17|5~0 {} NextStates:inst6|81MUXPZ:inst1|21mux:inst17|5~1 {} NextStates:inst6|81MUXPZ:inst1|21mux:inst17|5~4 {} 7474:inst|10 {} } { 0.000ns 0.000ns 6.306ns 2.021ns 0.325ns 0.309ns } { 0.000ns 1.135ns 0.225ns 0.340ns 0.088ns 0.467ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.029 ns + " "Info: + Micro setup delay of destination is 0.029 ns" {  } { { "7474.bdf" "" { Schematic "d:/altera/quartus/libraries/others/maxplus2/7474.bdf" { { 304 256 320 384 "10" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "FastCLK destination 2.099 ns - Shortest register " "Info: - Shortest clock path from clock \"FastCLK\" to destination register is 2.099 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns FastCLK 1 CLK PIN_10 3 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_10; Fanout = 3; CLK Node = 'FastCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { FastCLK } "NODE_NAME" } } { "ProjectQuartus.bdf" "" { Schematic "C:/Users/User/OneDrive/Desktop/LogicDesignProjectNew/ProjectQuartus.bdf" { { 520 -8 160 536 "FastCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.422 ns) + CELL(0.547 ns) 2.099 ns 7474:inst\|10 2 REG LC_X2_Y2_N4 13 " "Info: 2: + IC(0.422 ns) + CELL(0.547 ns) = 2.099 ns; Loc. = LC_X2_Y2_N4; Fanout = 13; REG Node = '7474:inst\|10'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.969 ns" { FastCLK 7474:inst|10 } "NODE_NAME" } } { "7474.bdf" "" { Schematic "d:/altera/quartus/libraries/others/maxplus2/7474.bdf" { { 304 256 320 384 "10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.677 ns ( 79.90 % ) " "Info: Total cell delay = 1.677 ns ( 79.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.422 ns ( 20.10 % ) " "Info: Total interconnect delay = 0.422 ns ( 20.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.099 ns" { FastCLK 7474:inst|10 } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.099 ns" { FastCLK {} FastCLK~out0 {} 7474:inst|10 {} } { 0.000ns 0.000ns 0.422ns } { 0.000ns 1.130ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.216 ns" { Switch2 NextStates:inst6|81MUXPZ:inst1|21mux:inst17|5~0 NextStates:inst6|81MUXPZ:inst1|21mux:inst17|5~1 NextStates:inst6|81MUXPZ:inst1|21mux:inst17|5~4 7474:inst|10 } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "11.216 ns" { Switch2 {} Switch2~out0 {} NextStates:inst6|81MUXPZ:inst1|21mux:inst17|5~0 {} NextStates:inst6|81MUXPZ:inst1|21mux:inst17|5~1 {} NextStates:inst6|81MUXPZ:inst1|21mux:inst17|5~4 {} 7474:inst|10 {} } { 0.000ns 0.000ns 6.306ns 2.021ns 0.325ns 0.309ns } { 0.000ns 1.135ns 0.225ns 0.340ns 0.088ns 0.467ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.099 ns" { FastCLK 7474:inst|10 } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.099 ns" { FastCLK {} FastCLK~out0 {} 7474:inst|10 {} } { 0.000ns 0.000ns 0.422ns } { 0.000ns 1.130ns 0.547ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "FastCLK LED3 7474:inst\|9 9.117 ns register " "Info: tco from clock \"FastCLK\" to destination pin \"LED3\" through register \"7474:inst\|9\" is 9.117 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "FastCLK source 2.099 ns + Longest register " "Info: + Longest clock path from clock \"FastCLK\" to source register is 2.099 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns FastCLK 1 CLK PIN_10 3 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_10; Fanout = 3; CLK Node = 'FastCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { FastCLK } "NODE_NAME" } } { "ProjectQuartus.bdf" "" { Schematic "C:/Users/User/OneDrive/Desktop/LogicDesignProjectNew/ProjectQuartus.bdf" { { 520 -8 160 536 "FastCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.422 ns) + CELL(0.547 ns) 2.099 ns 7474:inst\|9 2 REG LC_X2_Y2_N9 15 " "Info: 2: + IC(0.422 ns) + CELL(0.547 ns) = 2.099 ns; Loc. = LC_X2_Y2_N9; Fanout = 15; REG Node = '7474:inst\|9'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.969 ns" { FastCLK 7474:inst|9 } "NODE_NAME" } } { "7474.bdf" "" { Schematic "d:/altera/quartus/libraries/others/maxplus2/7474.bdf" { { 64 256 320 144 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.677 ns ( 79.90 % ) " "Info: Total cell delay = 1.677 ns ( 79.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.422 ns ( 20.10 % ) " "Info: Total interconnect delay = 0.422 ns ( 20.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.099 ns" { FastCLK 7474:inst|9 } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.099 ns" { FastCLK {} FastCLK~out0 {} 7474:inst|9 {} } { 0.000ns 0.000ns 0.422ns } { 0.000ns 1.130ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.173 ns + " "Info: + Micro clock to output delay of source is 0.173 ns" {  } { { "7474.bdf" "" { Schematic "d:/altera/quartus/libraries/others/maxplus2/7474.bdf" { { 64 256 320 144 "9" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.845 ns + Longest register pin " "Info: + Longest register to pin delay is 6.845 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 7474:inst\|9 1 REG LC_X2_Y2_N9 15 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X2_Y2_N9; Fanout = 15; REG Node = '7474:inst\|9'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { 7474:inst|9 } "NODE_NAME" } } { "7474.bdf" "" { Schematic "d:/altera/quartus/libraries/others/maxplus2/7474.bdf" { { 64 256 320 144 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.858 ns) + CELL(0.340 ns) 2.198 ns LEDOutput:inst3\|81MUXPZ:inst3\|21mux:inst17\|5~0 2 COMB LC_X6_Y13_N7 1 " "Info: 2: + IC(1.858 ns) + CELL(0.340 ns) = 2.198 ns; Loc. = LC_X6_Y13_N7; Fanout = 1; COMB Node = 'LEDOutput:inst3\|81MUXPZ:inst3\|21mux:inst17\|5~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.198 ns" { 7474:inst|9 LEDOutput:inst3|81MUXPZ:inst3|21mux:inst17|5~0 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "d:/altera/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.326 ns) + CELL(0.454 ns) 2.978 ns LEDOutput:inst3\|81MUXPZ:inst3\|21mux:inst17\|5~1 3 COMB LC_X6_Y13_N2 1 " "Info: 3: + IC(0.326 ns) + CELL(0.454 ns) = 2.978 ns; Loc. = LC_X6_Y13_N2; Fanout = 1; COMB Node = 'LEDOutput:inst3\|81MUXPZ:inst3\|21mux:inst17\|5~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.780 ns" { LEDOutput:inst3|81MUXPZ:inst3|21mux:inst17|5~0 LEDOutput:inst3|81MUXPZ:inst3|21mux:inst17|5~1 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "d:/altera/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.233 ns) + CELL(1.634 ns) 6.845 ns LED3 4 PIN PIN_21 0 " "Info: 4: + IC(2.233 ns) + CELL(1.634 ns) = 6.845 ns; Loc. = PIN_21; Fanout = 0; PIN Node = 'LED3'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.867 ns" { LEDOutput:inst3|81MUXPZ:inst3|21mux:inst17|5~1 LED3 } "NODE_NAME" } } { "ProjectQuartus.bdf" "" { Schematic "C:/Users/User/OneDrive/Desktop/LogicDesignProjectNew/ProjectQuartus.bdf" { { 56 1648 1824 72 "LED3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.428 ns ( 35.47 % ) " "Info: Total cell delay = 2.428 ns ( 35.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.417 ns ( 64.53 % ) " "Info: Total interconnect delay = 4.417 ns ( 64.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.845 ns" { 7474:inst|9 LEDOutput:inst3|81MUXPZ:inst3|21mux:inst17|5~0 LEDOutput:inst3|81MUXPZ:inst3|21mux:inst17|5~1 LED3 } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "6.845 ns" { 7474:inst|9 {} LEDOutput:inst3|81MUXPZ:inst3|21mux:inst17|5~0 {} LEDOutput:inst3|81MUXPZ:inst3|21mux:inst17|5~1 {} LED3 {} } { 0.000ns 1.858ns 0.326ns 2.233ns } { 0.000ns 0.340ns 0.454ns 1.634ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.099 ns" { FastCLK 7474:inst|9 } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.099 ns" { FastCLK {} FastCLK~out0 {} 7474:inst|9 {} } { 0.000ns 0.000ns 0.422ns } { 0.000ns 1.130ns 0.547ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.845 ns" { 7474:inst|9 LEDOutput:inst3|81MUXPZ:inst3|21mux:inst17|5~0 LEDOutput:inst3|81MUXPZ:inst3|21mux:inst17|5~1 LED3 } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "6.845 ns" { 7474:inst|9 {} LEDOutput:inst3|81MUXPZ:inst3|21mux:inst17|5~0 {} LEDOutput:inst3|81MUXPZ:inst3|21mux:inst17|5~1 {} LED3 {} } { 0.000ns 1.858ns 0.326ns 2.233ns } { 0.000ns 0.340ns 0.454ns 1.634ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "Switch2 A2 14.379 ns Longest " "Info: Longest tpd from source pin \"Switch2\" to destination pin \"A2\" is 14.379 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.135 ns) 1.135 ns Switch2 1 PIN PIN_77 10 " "Info: 1: + IC(0.000 ns) + CELL(1.135 ns) = 1.135 ns; Loc. = PIN_77; Fanout = 10; PIN Node = 'Switch2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Switch2 } "NODE_NAME" } } { "ProjectQuartus.bdf" "" { Schematic "C:/Users/User/OneDrive/Desktop/LogicDesignProjectNew/ProjectQuartus.bdf" { { 304 -8 160 320 "Switch2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.306 ns) + CELL(0.225 ns) 7.666 ns NextStates:inst6\|81MUXPZ:inst1\|21mux:inst17\|5~0 2 COMB LC_X6_Y13_N8 3 " "Info: 2: + IC(6.306 ns) + CELL(0.225 ns) = 7.666 ns; Loc. = LC_X6_Y13_N8; Fanout = 3; COMB Node = 'NextStates:inst6\|81MUXPZ:inst1\|21mux:inst17\|5~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.531 ns" { Switch2 NextStates:inst6|81MUXPZ:inst1|21mux:inst17|5~0 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "d:/altera/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.021 ns) + CELL(0.340 ns) 10.027 ns NextStates:inst6\|81MUXPZ:inst1\|21mux:inst17\|5~1 3 COMB LC_X2_Y2_N0 1 " "Info: 3: + IC(2.021 ns) + CELL(0.340 ns) = 10.027 ns; Loc. = LC_X2_Y2_N0; Fanout = 1; COMB Node = 'NextStates:inst6\|81MUXPZ:inst1\|21mux:inst17\|5~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.361 ns" { NextStates:inst6|81MUXPZ:inst1|21mux:inst17|5~0 NextStates:inst6|81MUXPZ:inst1|21mux:inst17|5~1 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "d:/altera/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.325 ns) + CELL(0.088 ns) 10.440 ns NextStates:inst6\|81MUXPZ:inst1\|21mux:inst17\|5~4 4 COMB LC_X2_Y2_N3 2 " "Info: 4: + IC(0.325 ns) + CELL(0.088 ns) = 10.440 ns; Loc. = LC_X2_Y2_N3; Fanout = 2; COMB Node = 'NextStates:inst6\|81MUXPZ:inst1\|21mux:inst17\|5~4'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.413 ns" { NextStates:inst6|81MUXPZ:inst1|21mux:inst17|5~1 NextStates:inst6|81MUXPZ:inst1|21mux:inst17|5~4 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "d:/altera/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.309 ns) + CELL(0.340 ns) 11.089 ns NextStates:inst6\|81MUXPZ:inst1\|21mux:inst17\|5~7 5 COMB LC_X2_Y2_N4 1 " "Info: 5: + IC(0.309 ns) + CELL(0.340 ns) = 11.089 ns; Loc. = LC_X2_Y2_N4; Fanout = 1; COMB Node = 'NextStates:inst6\|81MUXPZ:inst1\|21mux:inst17\|5~7'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.649 ns" { NextStates:inst6|81MUXPZ:inst1|21mux:inst17|5~4 NextStates:inst6|81MUXPZ:inst1|21mux:inst17|5~7 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "d:/altera/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.656 ns) + CELL(1.634 ns) 14.379 ns A2 6 PIN PIN_5 0 " "Info: 6: + IC(1.656 ns) + CELL(1.634 ns) = 14.379 ns; Loc. = PIN_5; Fanout = 0; PIN Node = 'A2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.290 ns" { NextStates:inst6|81MUXPZ:inst1|21mux:inst17|5~7 A2 } "NODE_NAME" } } { "ProjectQuartus.bdf" "" { Schematic "C:/Users/User/OneDrive/Desktop/LogicDesignProjectNew/ProjectQuartus.bdf" { { 368 1584 1760 384 "A2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.762 ns ( 26.16 % ) " "Info: Total cell delay = 3.762 ns ( 26.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.617 ns ( 73.84 % ) " "Info: Total interconnect delay = 10.617 ns ( 73.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "14.379 ns" { Switch2 NextStates:inst6|81MUXPZ:inst1|21mux:inst17|5~0 NextStates:inst6|81MUXPZ:inst1|21mux:inst17|5~1 NextStates:inst6|81MUXPZ:inst1|21mux:inst17|5~4 NextStates:inst6|81MUXPZ:inst1|21mux:inst17|5~7 A2 } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "14.379 ns" { Switch2 {} Switch2~out0 {} NextStates:inst6|81MUXPZ:inst1|21mux:inst17|5~0 {} NextStates:inst6|81MUXPZ:inst1|21mux:inst17|5~1 {} NextStates:inst6|81MUXPZ:inst1|21mux:inst17|5~4 {} NextStates:inst6|81MUXPZ:inst1|21mux:inst17|5~7 {} A2 {} } { 0.000ns 0.000ns 6.306ns 2.021ns 0.325ns 0.309ns 1.656ns } { 0.000ns 1.135ns 0.225ns 0.340ns 0.088ns 0.340ns 1.634ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "7474:inst\|9 Switch4 FastCLK -3.836 ns register " "Info: th for register \"7474:inst\|9\" (data pin = \"Switch4\", clock pin = \"FastCLK\") is -3.836 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "FastCLK destination 2.099 ns + Longest register " "Info: + Longest clock path from clock \"FastCLK\" to destination register is 2.099 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns FastCLK 1 CLK PIN_10 3 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_10; Fanout = 3; CLK Node = 'FastCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { FastCLK } "NODE_NAME" } } { "ProjectQuartus.bdf" "" { Schematic "C:/Users/User/OneDrive/Desktop/LogicDesignProjectNew/ProjectQuartus.bdf" { { 520 -8 160 536 "FastCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.422 ns) + CELL(0.547 ns) 2.099 ns 7474:inst\|9 2 REG LC_X2_Y2_N9 15 " "Info: 2: + IC(0.422 ns) + CELL(0.547 ns) = 2.099 ns; Loc. = LC_X2_Y2_N9; Fanout = 15; REG Node = '7474:inst\|9'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.969 ns" { FastCLK 7474:inst|9 } "NODE_NAME" } } { "7474.bdf" "" { Schematic "d:/altera/quartus/libraries/others/maxplus2/7474.bdf" { { 64 256 320 144 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.677 ns ( 79.90 % ) " "Info: Total cell delay = 1.677 ns ( 79.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.422 ns ( 20.10 % ) " "Info: Total interconnect delay = 0.422 ns ( 20.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.099 ns" { FastCLK 7474:inst|9 } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.099 ns" { FastCLK {} FastCLK~out0 {} 7474:inst|9 {} } { 0.000ns 0.000ns 0.422ns } { 0.000ns 1.130ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.012 ns + " "Info: + Micro hold delay of destination is 0.012 ns" {  } { { "7474.bdf" "" { Schematic "d:/altera/quartus/libraries/others/maxplus2/7474.bdf" { { 64 256 320 144 "9" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.947 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.947 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.135 ns) 1.135 ns Switch4 1 PIN PIN_26 9 " "Info: 1: + IC(0.000 ns) + CELL(1.135 ns) = 1.135 ns; Loc. = PIN_26; Fanout = 9; PIN Node = 'Switch4'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Switch4 } "NODE_NAME" } } { "ProjectQuartus.bdf" "" { Schematic "C:/Users/User/OneDrive/Desktop/LogicDesignProjectNew/ProjectQuartus.bdf" { { 336 -8 160 352 "Switch4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.901 ns) + CELL(0.340 ns) 5.376 ns NextStates:inst6\|inst4~1 2 COMB LC_X2_Y2_N6 2 " "Info: 2: + IC(3.901 ns) + CELL(0.340 ns) = 5.376 ns; Loc. = LC_X2_Y2_N6; Fanout = 2; COMB Node = 'NextStates:inst6\|inst4~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.241 ns" { Switch4 NextStates:inst6|inst4~1 } "NODE_NAME" } } { "NextStates.bdf" "" { Schematic "C:/Users/User/OneDrive/Desktop/LogicDesignProjectNew/NextStates.bdf" { { 304 1080 1144 352 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.238 ns) 5.947 ns 7474:inst\|9 3 REG LC_X2_Y2_N9 15 " "Info: 3: + IC(0.333 ns) + CELL(0.238 ns) = 5.947 ns; Loc. = LC_X2_Y2_N9; Fanout = 15; REG Node = '7474:inst\|9'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.571 ns" { NextStates:inst6|inst4~1 7474:inst|9 } "NODE_NAME" } } { "7474.bdf" "" { Schematic "d:/altera/quartus/libraries/others/maxplus2/7474.bdf" { { 64 256 320 144 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.713 ns ( 28.80 % ) " "Info: Total cell delay = 1.713 ns ( 28.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.234 ns ( 71.20 % ) " "Info: Total interconnect delay = 4.234 ns ( 71.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.947 ns" { Switch4 NextStates:inst6|inst4~1 7474:inst|9 } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.947 ns" { Switch4 {} Switch4~out0 {} NextStates:inst6|inst4~1 {} 7474:inst|9 {} } { 0.000ns 0.000ns 3.901ns 0.333ns } { 0.000ns 1.135ns 0.340ns 0.238ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.099 ns" { FastCLK 7474:inst|9 } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.099 ns" { FastCLK {} FastCLK~out0 {} 7474:inst|9 {} } { 0.000ns 0.000ns 0.422ns } { 0.000ns 1.130ns 0.547ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.947 ns" { Switch4 NextStates:inst6|inst4~1 7474:inst|9 } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.947 ns" { Switch4 {} Switch4~out0 {} NextStates:inst6|inst4~1 {} 7474:inst|9 {} } { 0.000ns 0.000ns 3.901ns 0.333ns } { 0.000ns 1.135ns 0.340ns 0.238ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "171 " "Info: Peak virtual memory: 171 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 11 20:15:29 2025 " "Info: Processing ended: Sun May 11 20:15:29 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
