{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1606419134324 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606419134329 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2020  Intel Corporation. All rights reserved. " "Copyright (C) 2020  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606419134329 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606419134329 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606419134329 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606419134329 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606419134329 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606419134329 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606419134329 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606419134329 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606419134329 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606419134329 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606419134329 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606419134329 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606419134329 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606419134329 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 26 13:32:14 2020 " "Processing started: Thu Nov 26 13:32:14 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606419134329 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606419134329 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off toolflow -c toolflow " "Command: quartus_map --read_settings_files=on --write_settings_files=off toolflow -c toolflow" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606419134334 ""}
{ "Info" "IACF_REVISION_DEFAULT_FILE_CREATED" "toolflow 18.0.0 Standard Edition U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/QuartusWork/toolflow_assignment_defaults.qdf II " "Revision \"toolflow\" was previously opened in Quartus II software version 18.0.0 Standard Edition. Created Quartus Prime Default Settings File U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/QuartusWork/toolflow_assignment_defaults.qdf, which contains the default assignment setting information from Quartus II software version 18.0.0 Standard Edition." {  } {  } 0 125068 "Revision \"%1!s!\" was previously opened in Quartus %4!s! software version %2!s!. Created Quartus Prime Default Settings File %3!s!, which contains the default assignment setting information from Quartus %4!s! software version %2!s!." 0 0 "Analysis & Synthesis" 0 -1 1606419134564 ""}
{ "Info" "IACF_WHERE_TO_VIEW_DEFAULT_CHANGES" "c:/intelfpga/20.1/quartus/bin64/assignment_defaults.qdf " "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file c:/intelfpga/20.1/quartus/bin64/assignment_defaults.qdf" {  } {  } 0 125069 "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606419134614 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1606419134869 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1606419134869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/cisbell_mgh_381/proj-c/cpre381-toolflow-release/modelsimwork/src/alu1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/cisbell_mgh_381/proj-c/cpre381-toolflow-release/modelsimwork/src/alu1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU1bit-structural " "Found design unit 1: ALU1bit-structural" {  } { { "../ModelSimWork/src/ALU1bit.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/ALU1bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606419145521 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU1bit " "Found entity 1: ALU1bit" {  } { { "../ModelSimWork/src/ALU1bit.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/ALU1bit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606419145521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606419145521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/cisbell_mgh_381/proj-c/cpre381-toolflow-release/modelsimwork/src/alu_32b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/cisbell_mgh_381/proj-c/cpre381-toolflow-release/modelsimwork/src/alu_32b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_32b-structure " "Found design unit 1: ALU_32b-structure" {  } { { "../ModelSimWork/src/ALU_32b.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/ALU_32b.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606419145581 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_32b " "Found entity 1: ALU_32b" {  } { { "../ModelSimWork/src/ALU_32b.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/ALU_32b.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606419145581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606419145581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/cisbell_mgh_381/proj-c/cpre381-toolflow-release/modelsimwork/src/alu_32b_shift.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/cisbell_mgh_381/proj-c/cpre381-toolflow-release/modelsimwork/src/alu_32b_shift.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_32b_shift-structure " "Found design unit 1: ALU_32b_shift-structure" {  } { { "../ModelSimWork/src/ALU_32b_shift.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/ALU_32b_shift.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606419145641 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_32b_shift " "Found entity 1: ALU_32b_shift" {  } { { "../ModelSimWork/src/ALU_32b_shift.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/ALU_32b_shift.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606419145641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606419145641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/cisbell_mgh_381/proj-c/cpre381-toolflow-release/modelsimwork/src/alu_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/cisbell_mgh_381/proj-c/cpre381-toolflow-release/modelsimwork/src/alu_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_Control-dataflow " "Found design unit 1: ALU_Control-dataflow" {  } { { "../ModelSimWork/src/ALU_Control.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/ALU_Control.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606419145701 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_Control " "Found entity 1: ALU_Control" {  } { { "../ModelSimWork/src/ALU_Control.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/ALU_Control.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606419145701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606419145701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/cisbell_mgh_381/proj-c/cpre381-toolflow-release/modelsimwork/src/alu_overflow.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/cisbell_mgh_381/proj-c/cpre381-toolflow-release/modelsimwork/src/alu_overflow.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_overflow-structure " "Found design unit 1: ALU_overflow-structure" {  } { { "../ModelSimWork/src/ALU_overflow.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/ALU_overflow.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606419145761 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_overflow " "Found entity 1: ALU_overflow" {  } { { "../ModelSimWork/src/ALU_overflow.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/ALU_overflow.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606419145761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606419145761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/cisbell_mgh_381/proj-c/cpre381-toolflow-release/modelsimwork/src/ex_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/cisbell_mgh_381/proj-c/cpre381-toolflow-release/modelsimwork/src/ex_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EX_MEM-structure " "Found design unit 1: EX_MEM-structure" {  } { { "../ModelSimWork/src/EX_MEM.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/EX_MEM.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606419145811 ""} { "Info" "ISGN_ENTITY_NAME" "1 EX_MEM " "Found entity 1: EX_MEM" {  } { { "../ModelSimWork/src/EX_MEM.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/EX_MEM.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606419145811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606419145811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/cisbell_mgh_381/proj-c/cpre381-toolflow-release/modelsimwork/src/id_ex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/cisbell_mgh_381/proj-c/cpre381-toolflow-release/modelsimwork/src/id_ex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ID_EX-structure " "Found design unit 1: ID_EX-structure" {  } { { "../ModelSimWork/src/ID_EX.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/ID_EX.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606419145876 ""} { "Info" "ISGN_ENTITY_NAME" "1 ID_EX " "Found entity 1: ID_EX" {  } { { "../ModelSimWork/src/ID_EX.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/ID_EX.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606419145876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606419145876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/cisbell_mgh_381/proj-c/cpre381-toolflow-release/modelsimwork/src/if_id.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/cisbell_mgh_381/proj-c/cpre381-toolflow-release/modelsimwork/src/if_id.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IF_ID-structure " "Found design unit 1: IF_ID-structure" {  } { { "../ModelSimWork/src/IF_ID.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/IF_ID.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606419145931 ""} { "Info" "ISGN_ENTITY_NAME" "1 IF_ID " "Found entity 1: IF_ID" {  } { { "../ModelSimWork/src/IF_ID.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/IF_ID.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606419145931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606419145931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/cisbell_mgh_381/proj-c/cpre381-toolflow-release/modelsimwork/src/mem_wb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/cisbell_mgh_381/proj-c/cpre381-toolflow-release/modelsimwork/src/mem_wb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MEM_WB-structure " "Found design unit 1: MEM_WB-structure" {  } { { "../ModelSimWork/src/MEM_WB.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/MEM_WB.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606419145991 ""} { "Info" "ISGN_ENTITY_NAME" "1 MEM_WB " "Found entity 1: MEM_WB" {  } { { "../ModelSimWork/src/MEM_WB.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/MEM_WB.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606419145991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606419145991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/cisbell_mgh_381/proj-c/cpre381-toolflow-release/modelsimwork/src/mips_processor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/cisbell_mgh_381/proj-c/cpre381-toolflow-release/modelsimwork/src/mips_processor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_Processor-structure " "Found design unit 1: MIPS_Processor-structure" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606419146116 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPS_Processor " "Found entity 1: MIPS_Processor" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606419146116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606419146116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/cisbell_mgh_381/proj-c/cpre381-toolflow-release/modelsimwork/src/mux32to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/cisbell_mgh_381/proj-c/cpre381-toolflow-release/modelsimwork/src/mux32to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux32to1-dataflow " "Found design unit 1: Mux32to1-dataflow" {  } { { "../ModelSimWork/src/Mux32to1.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/Mux32to1.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606419146171 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux32to1 " "Found entity 1: Mux32to1" {  } { { "../ModelSimWork/src/Mux32to1.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/Mux32to1.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606419146171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606419146171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/cisbell_mgh_381/proj-c/cpre381-toolflow-release/modelsimwork/src/nmux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/cisbell_mgh_381/proj-c/cpre381-toolflow-release/modelsimwork/src/nmux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NMux-structural " "Found design unit 1: NMux-structural" {  } { { "../ModelSimWork/src/NMux.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/NMux.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606419146236 ""} { "Info" "ISGN_ENTITY_NAME" "1 NMux " "Found entity 1: NMux" {  } { { "../ModelSimWork/src/NMux.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/NMux.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606419146236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606419146236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/cisbell_mgh_381/proj-c/cpre381-toolflow-release/modelsimwork/src/singlecycleprocessor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/cisbell_mgh_381/proj-c/cpre381-toolflow-release/modelsimwork/src/singlecycleprocessor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SingleCycleProcessor-structure " "Found design unit 1: SingleCycleProcessor-structure" {  } { { "../ModelSimWork/src/SingleCycleProcessor.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/SingleCycleProcessor.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606419146348 ""} { "Info" "ISGN_ENTITY_NAME" "1 SingleCycleProcessor " "Found entity 1: SingleCycleProcessor" {  } { { "../ModelSimWork/src/SingleCycleProcessor.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/SingleCycleProcessor.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606419146348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606419146348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/cisbell_mgh_381/proj-c/cpre381-toolflow-release/modelsimwork/src/structural2mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/cisbell_mgh_381/proj-c/cpre381-toolflow-release/modelsimwork/src/structural2mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Structural2Mux-structure " "Found design unit 1: Structural2Mux-structure" {  } { { "../ModelSimWork/src/Structural2Mux.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/Structural2Mux.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606419146413 ""} { "Info" "ISGN_ENTITY_NAME" "1 Structural2Mux " "Found entity 1: Structural2Mux" {  } { { "../ModelSimWork/src/Structural2Mux.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/Structural2Mux.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606419146413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606419146413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/cisbell_mgh_381/proj-c/cpre381-toolflow-release/modelsimwork/src/add_sub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/cisbell_mgh_381/proj-c/cpre381-toolflow-release/modelsimwork/src/add_sub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add_sub-structure " "Found design unit 1: add_sub-structure" {  } { { "../ModelSimWork/src/add_sub.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/add_sub.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606419146473 ""} { "Info" "ISGN_ENTITY_NAME" "1 add_sub " "Found entity 1: add_sub" {  } { { "../ModelSimWork/src/add_sub.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/add_sub.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606419146473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606419146473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/cisbell_mgh_381/proj-c/cpre381-toolflow-release/modelsimwork/src/add_sub_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/cisbell_mgh_381/proj-c/cpre381-toolflow-release/modelsimwork/src/add_sub_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add_sub_1bit-structure " "Found design unit 1: add_sub_1bit-structure" {  } { { "../ModelSimWork/src/add_sub_1bit.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/add_sub_1bit.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606419146533 ""} { "Info" "ISGN_ENTITY_NAME" "1 add_sub_1bit " "Found entity 1: add_sub_1bit" {  } { { "../ModelSimWork/src/add_sub_1bit.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/add_sub_1bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606419146533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606419146533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/cisbell_mgh_381/proj-c/cpre381-toolflow-release/modelsimwork/src/andg2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/cisbell_mgh_381/proj-c/cpre381-toolflow-release/modelsimwork/src/andg2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 andg2-dataflow " "Found design unit 1: andg2-dataflow" {  } { { "../ModelSimWork/src/andg2.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/andg2.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606419146598 ""} { "Info" "ISGN_ENTITY_NAME" "1 andg2 " "Found entity 1: andg2" {  } { { "../ModelSimWork/src/andg2.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/andg2.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606419146598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606419146598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/cisbell_mgh_381/proj-c/cpre381-toolflow-release/modelsimwork/src/barrel_shift.vhd 3 1 " "Found 3 design units, including 1 entities, in source file /cpre381/cisbell_mgh_381/proj-c/cpre381-toolflow-release/modelsimwork/src/barrel_shift.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vectorArray " "Found design unit 1: vectorArray" {  } { { "../ModelSimWork/src/barrel_shift.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/barrel_shift.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606419146663 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 barrel_shift-structure " "Found design unit 2: barrel_shift-structure" {  } { { "../ModelSimWork/src/barrel_shift.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/barrel_shift.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606419146663 ""} { "Info" "ISGN_ENTITY_NAME" "1 barrel_shift " "Found entity 1: barrel_shift" {  } { { "../ModelSimWork/src/barrel_shift.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/barrel_shift.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606419146663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606419146663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/cisbell_mgh_381/proj-c/cpre381-toolflow-release/modelsimwork/src/check_equivalent.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/cisbell_mgh_381/proj-c/cpre381-toolflow-release/modelsimwork/src/check_equivalent.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 check_equivalent-dataflow " "Found design unit 1: check_equivalent-dataflow" {  } { { "../ModelSimWork/src/check_equivalent.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/check_equivalent.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606419146728 ""} { "Info" "ISGN_ENTITY_NAME" "1 check_equivalent " "Found entity 1: check_equivalent" {  } { { "../ModelSimWork/src/check_equivalent.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/check_equivalent.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606419146728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606419146728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/cisbell_mgh_381/proj-c/cpre381-toolflow-release/modelsimwork/src/control_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/cisbell_mgh_381/proj-c/cpre381-toolflow-release/modelsimwork/src/control_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_Unit-dataflow " "Found design unit 1: control_Unit-dataflow" {  } { { "../ModelSimWork/src/control_Unit.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/control_Unit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606419146788 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_Unit " "Found entity 1: control_Unit" {  } { { "../ModelSimWork/src/control_Unit.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/control_Unit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606419146788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606419146788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/cisbell_mgh_381/proj-c/cpre381-toolflow-release/modelsimwork/src/decoder_5to32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/cisbell_mgh_381/proj-c/cpre381-toolflow-release/modelsimwork/src/decoder_5to32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder_5to32-structure " "Found design unit 1: decoder_5to32-structure" {  } { { "../ModelSimWork/src/decoder_5to32.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/decoder_5to32.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606419146853 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder_5to32 " "Found entity 1: decoder_5to32" {  } { { "../ModelSimWork/src/decoder_5to32.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/decoder_5to32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606419146853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606419146853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/cisbell_mgh_381/proj-c/cpre381-toolflow-release/modelsimwork/src/dfftrue.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/cisbell_mgh_381/proj-c/cpre381-toolflow-release/modelsimwork/src/dfftrue.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dffTrue-mixed " "Found design unit 1: dffTrue-mixed" {  } { { "../ModelSimWork/src/dffTrue.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/dffTrue.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606419146913 ""} { "Info" "ISGN_ENTITY_NAME" "1 dffTrue " "Found entity 1: dffTrue" {  } { { "../ModelSimWork/src/dffTrue.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/dffTrue.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606419146913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606419146913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/cisbell_mgh_381/proj-c/cpre381-toolflow-release/modelsimwork/src/full_adder_struct_nbit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/cisbell_mgh_381/proj-c/cpre381-toolflow-release/modelsimwork/src/full_adder_struct_nbit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder_struct_nbit-structure " "Found design unit 1: full_adder_struct_nbit-structure" {  } { { "../ModelSimWork/src/full_adder_struct_nbit.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/full_adder_struct_nbit.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606419146973 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder_struct_nbit " "Found entity 1: full_adder_struct_nbit" {  } { { "../ModelSimWork/src/full_adder_struct_nbit.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/full_adder_struct_nbit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606419146973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606419146973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/cisbell_mgh_381/proj-c/cpre381-toolflow-release/modelsimwork/src/funct_decrypt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/cisbell_mgh_381/proj-c/cpre381-toolflow-release/modelsimwork/src/funct_decrypt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 funct_decrypt-dataflow " "Found design unit 1: funct_decrypt-dataflow" {  } { { "../ModelSimWork/src/funct_decrypt.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/funct_decrypt.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606419147033 ""} { "Info" "ISGN_ENTITY_NAME" "1 funct_decrypt " "Found entity 1: funct_decrypt" {  } { { "../ModelSimWork/src/funct_decrypt.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/funct_decrypt.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606419147033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606419147033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/cisbell_mgh_381/proj-c/cpre381-toolflow-release/modelsimwork/src/instruction_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/cisbell_mgh_381/proj-c/cpre381-toolflow-release/modelsimwork/src/instruction_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_decoder-structure " "Found design unit 1: instruction_decoder-structure" {  } { { "../ModelSimWork/src/instruction_decoder.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/instruction_decoder.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606419147093 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_decoder " "Found entity 1: instruction_decoder" {  } { { "../ModelSimWork/src/instruction_decoder.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/instruction_decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606419147093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606419147093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/cisbell_mgh_381/proj-c/cpre381-toolflow-release/modelsimwork/src/invg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/cisbell_mgh_381/proj-c/cpre381-toolflow-release/modelsimwork/src/invg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 invg-dataflow " "Found design unit 1: invg-dataflow" {  } { { "../ModelSimWork/src/invg.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/invg.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606419147148 ""} { "Info" "ISGN_ENTITY_NAME" "1 invg " "Found entity 1: invg" {  } { { "../ModelSimWork/src/invg.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/invg.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606419147148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606419147148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/cisbell_mgh_381/proj-c/cpre381-toolflow-release/modelsimwork/src/mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/cisbell_mgh_381/proj-c/cpre381-toolflow-release/modelsimwork/src/mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem-rtl " "Found design unit 1: mem-rtl" {  } { { "../ModelSimWork/src/mem.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/mem.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606419147213 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "../ModelSimWork/src/mem.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/mem.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606419147213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606419147213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/cisbell_mgh_381/proj-c/cpre381-toolflow-release/modelsimwork/src/mux2_dataflow.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/cisbell_mgh_381/proj-c/cpre381-toolflow-release/modelsimwork/src/mux2_dataflow.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2_dataflow-dataflow " "Found design unit 1: mux2_dataflow-dataflow" {  } { { "../ModelSimWork/src/mux2_dataflow.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/mux2_dataflow.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606419147273 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2_dataflow " "Found entity 1: mux2_dataflow" {  } { { "../ModelSimWork/src/mux2_dataflow.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/mux2_dataflow.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606419147273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606419147273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/cisbell_mgh_381/proj-c/cpre381-toolflow-release/modelsimwork/src/mux2_struct.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/cisbell_mgh_381/proj-c/cpre381-toolflow-release/modelsimwork/src/mux2_struct.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2_struct-structure " "Found design unit 1: mux2_struct-structure" {  } { { "../ModelSimWork/src/mux2_struct.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/mux2_struct.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606419147333 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2_struct " "Found entity 1: mux2_struct" {  } { { "../ModelSimWork/src/mux2_struct.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/mux2_struct.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606419147333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606419147333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/cisbell_mgh_381/proj-c/cpre381-toolflow-release/modelsimwork/src/mux8to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/cisbell_mgh_381/proj-c/cpre381-toolflow-release/modelsimwork/src/mux8to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux8to1-structural " "Found design unit 1: mux8to1-structural" {  } { { "../ModelSimWork/src/mux8to1.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/mux8to1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606419147388 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux8to1 " "Found entity 1: mux8to1" {  } { { "../ModelSimWork/src/mux8to1.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/mux8to1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606419147388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606419147388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/cisbell_mgh_381/proj-c/cpre381-toolflow-release/modelsimwork/src/nandg2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/cisbell_mgh_381/proj-c/cpre381-toolflow-release/modelsimwork/src/nandg2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nandg2-dataflow " "Found design unit 1: nandg2-dataflow" {  } { { "../ModelSimWork/src/nandg2.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/nandg2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606419147458 ""} { "Info" "ISGN_ENTITY_NAME" "1 nandg2 " "Found entity 1: nandg2" {  } { { "../ModelSimWork/src/nandg2.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/nandg2.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606419147458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606419147458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/cisbell_mgh_381/proj-c/cpre381-toolflow-release/modelsimwork/src/norg2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/cisbell_mgh_381/proj-c/cpre381-toolflow-release/modelsimwork/src/norg2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 norg2-dataflow " "Found design unit 1: norg2-dataflow" {  } { { "../ModelSimWork/src/norg2.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/norg2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606419147528 ""} { "Info" "ISGN_ENTITY_NAME" "1 norg2 " "Found entity 1: norg2" {  } { { "../ModelSimWork/src/norg2.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/norg2.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606419147528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606419147528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/cisbell_mgh_381/proj-c/cpre381-toolflow-release/modelsimwork/src/ones_comp_p2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/cisbell_mgh_381/proj-c/cpre381-toolflow-release/modelsimwork/src/ones_comp_p2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ones_comp_p2-behavior " "Found design unit 1: ones_comp_p2-behavior" {  } { { "../ModelSimWork/src/ones_comp_p2.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/ones_comp_p2.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606419147583 ""} { "Info" "ISGN_ENTITY_NAME" "1 ones_comp_p2 " "Found entity 1: ones_comp_p2" {  } { { "../ModelSimWork/src/ones_comp_p2.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/ones_comp_p2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606419147583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606419147583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/cisbell_mgh_381/proj-c/cpre381-toolflow-release/modelsimwork/src/opcode_decrypt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/cisbell_mgh_381/proj-c/cpre381-toolflow-release/modelsimwork/src/opcode_decrypt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 opcode_decrypt-dataflow " "Found design unit 1: opcode_decrypt-dataflow" {  } { { "../ModelSimWork/src/opcode_decrypt.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/opcode_decrypt.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606419147708 ""} { "Info" "ISGN_ENTITY_NAME" "1 opcode_decrypt " "Found entity 1: opcode_decrypt" {  } { { "../ModelSimWork/src/opcode_decrypt.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/opcode_decrypt.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606419147708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606419147708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/cisbell_mgh_381/proj-c/cpre381-toolflow-release/modelsimwork/src/or_32b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/cisbell_mgh_381/proj-c/cpre381-toolflow-release/modelsimwork/src/or_32b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 or_32b-structure " "Found design unit 1: or_32b-structure" {  } { { "../ModelSimWork/src/or_32b.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/or_32b.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606419147778 ""} { "Info" "ISGN_ENTITY_NAME" "1 or_32b " "Found entity 1: or_32b" {  } { { "../ModelSimWork/src/or_32b.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/or_32b.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606419147778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606419147778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/cisbell_mgh_381/proj-c/cpre381-toolflow-release/modelsimwork/src/org2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/cisbell_mgh_381/proj-c/cpre381-toolflow-release/modelsimwork/src/org2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 org2-dataflow " "Found design unit 1: org2-dataflow" {  } { { "../ModelSimWork/src/org2.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/org2.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606419147848 ""} { "Info" "ISGN_ENTITY_NAME" "1 org2 " "Found entity 1: org2" {  } { { "../ModelSimWork/src/org2.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/org2.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606419147848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606419147848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/cisbell_mgh_381/proj-c/cpre381-toolflow-release/modelsimwork/src/pipeline_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/cisbell_mgh_381/proj-c/cpre381-toolflow-release/modelsimwork/src/pipeline_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipeline_reg-structure " "Found design unit 1: pipeline_reg-structure" {  } { { "../ModelSimWork/src/pipeline_reg.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/pipeline_reg.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606419147903 ""} { "Info" "ISGN_ENTITY_NAME" "1 pipeline_reg " "Found entity 1: pipeline_reg" {  } { { "../ModelSimWork/src/pipeline_reg.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/pipeline_reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606419147903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606419147903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/cisbell_mgh_381/proj-c/cpre381-toolflow-release/modelsimwork/src/reg_file_2out.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/cisbell_mgh_381/proj-c/cpre381-toolflow-release/modelsimwork/src/reg_file_2out.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_file_2out-structure " "Found design unit 1: reg_file_2out-structure" {  } { { "../ModelSimWork/src/reg_file_2out.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/reg_file_2out.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606419147963 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_file_2out " "Found entity 1: reg_file_2out" {  } { { "../ModelSimWork/src/reg_file_2out.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/reg_file_2out.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606419147963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606419147963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/cisbell_mgh_381/proj-c/cpre381-toolflow-release/modelsimwork/src/reg_nbit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/cisbell_mgh_381/proj-c/cpre381-toolflow-release/modelsimwork/src/reg_nbit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_nbit-structure " "Found design unit 1: reg_nbit-structure" {  } { { "../ModelSimWork/src/reg_nbit.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/reg_nbit.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606419148033 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_nbit " "Found entity 1: reg_nbit" {  } { { "../ModelSimWork/src/reg_nbit.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/reg_nbit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606419148033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606419148033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/cisbell_mgh_381/proj-c/cpre381-toolflow-release/modelsimwork/src/set_less_than.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/cisbell_mgh_381/proj-c/cpre381-toolflow-release/modelsimwork/src/set_less_than.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 set_less_than-structure " "Found design unit 1: set_less_than-structure" {  } { { "../ModelSimWork/src/set_less_than.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/set_less_than.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606419148103 ""} { "Info" "ISGN_ENTITY_NAME" "1 set_less_than " "Found entity 1: set_less_than" {  } { { "../ModelSimWork/src/set_less_than.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/set_less_than.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606419148103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606419148103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/cisbell_mgh_381/proj-c/cpre381-toolflow-release/modelsimwork/src/shift1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/cisbell_mgh_381/proj-c/cpre381-toolflow-release/modelsimwork/src/shift1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift1-dataflow " "Found design unit 1: shift1-dataflow" {  } { { "../ModelSimWork/src/shift1.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/shift1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606419148168 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift1 " "Found entity 1: shift1" {  } { { "../ModelSimWork/src/shift1.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/shift1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606419148168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606419148168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/cisbell_mgh_381/proj-c/cpre381-toolflow-release/modelsimwork/src/sign_extender_16to32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/cisbell_mgh_381/proj-c/cpre381-toolflow-release/modelsimwork/src/sign_extender_16to32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sign_extender_16to32-dataflow " "Found design unit 1: sign_extender_16to32-dataflow" {  } { { "../ModelSimWork/src/sign_extender_16to32.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/sign_extender_16to32.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606419148228 ""} { "Info" "ISGN_ENTITY_NAME" "1 sign_extender_16to32 " "Found entity 1: sign_extender_16to32" {  } { { "../ModelSimWork/src/sign_extender_16to32.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/sign_extender_16to32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606419148228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606419148228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/cisbell_mgh_381/proj-c/cpre381-toolflow-release/modelsimwork/src/tb_singlecycleprocessor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/cisbell_mgh_381/proj-c/cpre381-toolflow-release/modelsimwork/src/tb_singlecycleprocessor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_SingleCycleProcessor-testbench " "Found design unit 1: tb_SingleCycleProcessor-testbench" {  } { { "../ModelSimWork/src/tb_SingleCycleProcessor.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/tb_SingleCycleProcessor.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606419148288 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_SingleCycleProcessor " "Found entity 1: tb_SingleCycleProcessor" {  } { { "../ModelSimWork/src/tb_SingleCycleProcessor.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/tb_SingleCycleProcessor.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606419148288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606419148288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/cisbell_mgh_381/proj-c/cpre381-toolflow-release/modelsimwork/src/tb_instructiondecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/cisbell_mgh_381/proj-c/cpre381-toolflow-release/modelsimwork/src/tb_instructiondecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_instructionDecoder-behavior " "Found design unit 1: tb_instructionDecoder-behavior" {  } { { "../ModelSimWork/src/tb_instructionDecoder.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/tb_instructionDecoder.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606419148363 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_instructionDecoder " "Found entity 1: tb_instructionDecoder" {  } { { "../ModelSimWork/src/tb_instructionDecoder.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/tb_instructionDecoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606419148363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606419148363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/cisbell_mgh_381/proj-c/cpre381-toolflow-release/modelsimwork/src/tb_instructiondecoderadvanced.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/cisbell_mgh_381/proj-c/cpre381-toolflow-release/modelsimwork/src/tb_instructiondecoderadvanced.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_instructionDecoderAdvanced-behavior " "Found design unit 1: tb_instructionDecoderAdvanced-behavior" {  } { { "../ModelSimWork/src/tb_instructionDecoderAdvanced.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/tb_instructionDecoderAdvanced.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606419148428 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_instructionDecoderAdvanced " "Found entity 1: tb_instructionDecoderAdvanced" {  } { { "../ModelSimWork/src/tb_instructionDecoderAdvanced.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/tb_instructionDecoderAdvanced.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606419148428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606419148428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/cisbell_mgh_381/proj-c/cpre381-toolflow-release/modelsimwork/src/xorg2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/cisbell_mgh_381/proj-c/cpre381-toolflow-release/modelsimwork/src/xorg2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xorg2-dataflow " "Found design unit 1: xorg2-dataflow" {  } { { "../ModelSimWork/src/xorg2.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/xorg2.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606419148488 ""} { "Info" "ISGN_ENTITY_NAME" "1 xorg2 " "Found entity 1: xorg2" {  } { { "../ModelSimWork/src/xorg2.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/xorg2.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606419148488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606419148488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/cisbell_mgh_381/proj-c/cpre381-toolflow-release/modelsimwork/src/zero_extender_16to32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/cisbell_mgh_381/proj-c/cpre381-toolflow-release/modelsimwork/src/zero_extender_16to32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zero_extender_16to32-dataflow " "Found design unit 1: zero_extender_16to32-dataflow" {  } { { "../ModelSimWork/src/zero_extender_16to32.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/zero_extender_16to32.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606419148549 ""} { "Info" "ISGN_ENTITY_NAME" "1 zero_extender_16to32 " "Found entity 1: zero_extender_16to32" {  } { { "../ModelSimWork/src/zero_extender_16to32.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/zero_extender_16to32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606419148549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606419148549 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS_Processor " "Elaborating entity \"MIPS_Processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1606419148609 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_Halt MIPS_Processor.vhd(236) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(236): object \"s_Halt\" assigned a value but never read" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 236 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1606419148609 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ra MIPS_Processor.vhd(240) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(240): object \"ra\" assigned a value but never read" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 240 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1606419148614 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_zero MIPS_Processor.vhd(245) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(245): object \"s_zero\" assigned a value but never read" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 245 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1606419148614 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_overflow MIPS_Processor.vhd(249) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(249): object \"s_overflow\" assigned a value but never read" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 249 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1606419148619 "|MIPS_Processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NMux NMux:muxPCIn " "Elaborating entity \"NMux\" for hierarchy \"NMux:muxPCIn\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "muxPCIn" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606419148759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Structural2Mux NMux:muxPCIn\|Structural2Mux:\\G1:0:newMux " "Elaborating entity \"Structural2Mux\" for hierarchy \"NMux:muxPCIn\|Structural2Mux:\\G1:0:newMux\"" {  } { { "../ModelSimWork/src/NMux.vhd" "\\G1:0:newMux" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/NMux.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606419148829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "invg NMux:muxPCIn\|Structural2Mux:\\G1:0:newMux\|invg:NotS " "Elaborating entity \"invg\" for hierarchy \"NMux:muxPCIn\|Structural2Mux:\\G1:0:newMux\|invg:NotS\"" {  } { { "../ModelSimWork/src/Structural2Mux.vhd" "NotS" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/Structural2Mux.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606419148894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "andg2 NMux:muxPCIn\|Structural2Mux:\\G1:0:newMux\|andg2:And1 " "Elaborating entity \"andg2\" for hierarchy \"NMux:muxPCIn\|Structural2Mux:\\G1:0:newMux\|andg2:And1\"" {  } { { "../ModelSimWork/src/Structural2Mux.vhd" "And1" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/Structural2Mux.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606419148954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "org2 NMux:muxPCIn\|Structural2Mux:\\G1:0:newMux\|org2:Or1 " "Elaborating entity \"org2\" for hierarchy \"NMux:muxPCIn\|Structural2Mux:\\G1:0:newMux\|org2:Or1\"" {  } { { "../ModelSimWork/src/Structural2Mux.vhd" "Or1" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/Structural2Mux.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606419149024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_nbit reg_nbit:PC " "Elaborating entity \"reg_nbit\" for hierarchy \"reg_nbit:PC\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "PC" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606419149314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_struct reg_nbit:PC\|mux2_struct:\\G1:0:mux_in " "Elaborating entity \"mux2_struct\" for hierarchy \"reg_nbit:PC\|mux2_struct:\\G1:0:mux_in\"" {  } { { "../ModelSimWork/src/reg_nbit.vhd" "\\G1:0:mux_in" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/reg_nbit.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606419149389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffTrue reg_nbit:PC\|dffTrue:\\G1:0:reg_n " "Elaborating entity \"dffTrue\" for hierarchy \"reg_nbit:PC\|dffTrue:\\G1:0:reg_n\"" {  } { { "../ModelSimWork/src/reg_nbit.vhd" "\\G1:0:reg_n" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/reg_nbit.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606419149454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem mem:IMem " "Elaborating entity \"mem\" for hierarchy \"mem:IMem\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "IMem" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606419149789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub add_sub:incrPC " "Elaborating entity \"add_sub\" for hierarchy \"add_sub:incrPC\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "incrPC" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606419150084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ones_comp_p2 add_sub:incrPC\|ones_comp_p2:negate_b " "Elaborating entity \"ones_comp_p2\" for hierarchy \"add_sub:incrPC\|ones_comp_p2:negate_b\"" {  } { { "../ModelSimWork/src/add_sub.vhd" "negate_b" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/add_sub.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606419150160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_dataflow add_sub:incrPC\|mux2_dataflow:mux_b " "Elaborating entity \"mux2_dataflow\" for hierarchy \"add_sub:incrPC\|mux2_dataflow:mux_b\"" {  } { { "../ModelSimWork/src/add_sub.vhd" "mux_b" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/add_sub.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606419150225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_struct_nbit add_sub:incrPC\|full_adder_struct_nbit:get_result " "Elaborating entity \"full_adder_struct_nbit\" for hierarchy \"add_sub:incrPC\|full_adder_struct_nbit:get_result\"" {  } { { "../ModelSimWork/src/add_sub.vhd" "get_result" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/add_sub.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606419150300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xorg2 add_sub:incrPC\|full_adder_struct_nbit:get_result\|xorg2:\\G1:0:AxB " "Elaborating entity \"xorg2\" for hierarchy \"add_sub:incrPC\|full_adder_struct_nbit:get_result\|xorg2:\\G1:0:AxB\"" {  } { { "../ModelSimWork/src/full_adder_struct_nbit.vhd" "\\G1:0:AxB" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/full_adder_struct_nbit.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606419150390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_ID IF_ID:IFID_instReg " "Elaborating entity \"IF_ID\" for hierarchy \"IF_ID:IFID_instReg\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "IFID_instReg" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 361 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606419150700 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_wr IF_ID.vhd(37) " "Verilog HDL or VHDL warning at IF_ID.vhd(37): object \"s_wr\" assigned a value but never read" {  } { { "../ModelSimWork/src/IF_ID.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/IF_ID.vhd" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1606419150700 "|MIPS_Processor|IF_ID:IFID_instReg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_decoder instruction_decoder:instrDecode " "Elaborating entity \"instruction_decoder\" for hierarchy \"instruction_decoder:instrDecode\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "instrDecode" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 381 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606419151581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "opcode_decrypt instruction_decoder:instrDecode\|opcode_decrypt:opcode_setup " "Elaborating entity \"opcode_decrypt\" for hierarchy \"instruction_decoder:instrDecode\|opcode_decrypt:opcode_setup\"" {  } { { "../ModelSimWork/src/instruction_decoder.vhd" "opcode_setup" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/instruction_decoder.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606419151653 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_funct opcode_decrypt.vhd(28) " "VHDL Process Statement warning at opcode_decrypt.vhd(28): inferring latch(es) for signal or variable \"o_funct\", which holds its previous value in one or more paths through the process" {  } { { "../ModelSimWork/src/opcode_decrypt.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/opcode_decrypt.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1606419151658 "|MIPS_Processor|instruction_decoder:instrDecode|opcode_decrypt:opcode_setup"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_beq opcode_decrypt.vhd(28) " "VHDL Process Statement warning at opcode_decrypt.vhd(28): inferring latch(es) for signal or variable \"o_beq\", which holds its previous value in one or more paths through the process" {  } { { "../ModelSimWork/src/opcode_decrypt.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/opcode_decrypt.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1606419151658 "|MIPS_Processor|instruction_decoder:instrDecode|opcode_decrypt:opcode_setup"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_bne opcode_decrypt.vhd(28) " "VHDL Process Statement warning at opcode_decrypt.vhd(28): inferring latch(es) for signal or variable \"o_bne\", which holds its previous value in one or more paths through the process" {  } { { "../ModelSimWork/src/opcode_decrypt.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/opcode_decrypt.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1606419151663 "|MIPS_Processor|instruction_decoder:instrDecode|opcode_decrypt:opcode_setup"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_signExtend opcode_decrypt.vhd(28) " "VHDL Process Statement warning at opcode_decrypt.vhd(28): inferring latch(es) for signal or variable \"o_signExtend\", which holds its previous value in one or more paths through the process" {  } { { "../ModelSimWork/src/opcode_decrypt.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/opcode_decrypt.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1606419151663 "|MIPS_Processor|instruction_decoder:instrDecode|opcode_decrypt:opcode_setup"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_ALUCtrl opcode_decrypt.vhd(28) " "VHDL Process Statement warning at opcode_decrypt.vhd(28): inferring latch(es) for signal or variable \"o_ALUCtrl\", which holds its previous value in one or more paths through the process" {  } { { "../ModelSimWork/src/opcode_decrypt.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/opcode_decrypt.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1606419151663 "|MIPS_Processor|instruction_decoder:instrDecode|opcode_decrypt:opcode_setup"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ALUCtrl\[0\] opcode_decrypt.vhd(28) " "Inferred latch for \"o_ALUCtrl\[0\]\" at opcode_decrypt.vhd(28)" {  } { { "../ModelSimWork/src/opcode_decrypt.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/opcode_decrypt.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606419151668 "|MIPS_Processor|instruction_decoder:instrDecode|opcode_decrypt:opcode_setup"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ALUCtrl\[1\] opcode_decrypt.vhd(28) " "Inferred latch for \"o_ALUCtrl\[1\]\" at opcode_decrypt.vhd(28)" {  } { { "../ModelSimWork/src/opcode_decrypt.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/opcode_decrypt.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606419151673 "|MIPS_Processor|instruction_decoder:instrDecode|opcode_decrypt:opcode_setup"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ALUCtrl\[2\] opcode_decrypt.vhd(28) " "Inferred latch for \"o_ALUCtrl\[2\]\" at opcode_decrypt.vhd(28)" {  } { { "../ModelSimWork/src/opcode_decrypt.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/opcode_decrypt.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606419151673 "|MIPS_Processor|instruction_decoder:instrDecode|opcode_decrypt:opcode_setup"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_signExtend opcode_decrypt.vhd(28) " "Inferred latch for \"o_signExtend\" at opcode_decrypt.vhd(28)" {  } { { "../ModelSimWork/src/opcode_decrypt.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/opcode_decrypt.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606419151673 "|MIPS_Processor|instruction_decoder:instrDecode|opcode_decrypt:opcode_setup"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_bne opcode_decrypt.vhd(28) " "Inferred latch for \"o_bne\" at opcode_decrypt.vhd(28)" {  } { { "../ModelSimWork/src/opcode_decrypt.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/opcode_decrypt.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606419151673 "|MIPS_Processor|instruction_decoder:instrDecode|opcode_decrypt:opcode_setup"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_beq opcode_decrypt.vhd(28) " "Inferred latch for \"o_beq\" at opcode_decrypt.vhd(28)" {  } { { "../ModelSimWork/src/opcode_decrypt.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/opcode_decrypt.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606419151678 "|MIPS_Processor|instruction_decoder:instrDecode|opcode_decrypt:opcode_setup"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_funct opcode_decrypt.vhd(28) " "Inferred latch for \"o_funct\" at opcode_decrypt.vhd(28)" {  } { { "../ModelSimWork/src/opcode_decrypt.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/opcode_decrypt.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606419151678 "|MIPS_Processor|instruction_decoder:instrDecode|opcode_decrypt:opcode_setup"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "funct_decrypt instruction_decoder:instrDecode\|funct_decrypt:function_setup " "Elaborating entity \"funct_decrypt\" for hierarchy \"instruction_decoder:instrDecode\|funct_decrypt:function_setup\"" {  } { { "../ModelSimWork/src/instruction_decoder.vhd" "function_setup" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/instruction_decoder.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606419151768 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_shift funct_decrypt.vhd(21) " "VHDL Process Statement warning at funct_decrypt.vhd(21): inferring latch(es) for signal or variable \"o_shift\", which holds its previous value in one or more paths through the process" {  } { { "../ModelSimWork/src/funct_decrypt.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/funct_decrypt.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1606419151773 "|MIPS_Processor|instruction_decoder:instrDecode|funct_decrypt:function_setup"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_shiftRight funct_decrypt.vhd(21) " "VHDL Process Statement warning at funct_decrypt.vhd(21): inferring latch(es) for signal or variable \"o_shiftRight\", which holds its previous value in one or more paths through the process" {  } { { "../ModelSimWork/src/funct_decrypt.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/funct_decrypt.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1606419151773 "|MIPS_Processor|instruction_decoder:instrDecode|funct_decrypt:function_setup"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_vectorShift funct_decrypt.vhd(21) " "VHDL Process Statement warning at funct_decrypt.vhd(21): inferring latch(es) for signal or variable \"o_vectorShift\", which holds its previous value in one or more paths through the process" {  } { { "../ModelSimWork/src/funct_decrypt.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/funct_decrypt.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1606419151778 "|MIPS_Processor|instruction_decoder:instrDecode|funct_decrypt:function_setup"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_shiftLogical funct_decrypt.vhd(21) " "VHDL Process Statement warning at funct_decrypt.vhd(21): inferring latch(es) for signal or variable \"o_shiftLogical\", which holds its previous value in one or more paths through the process" {  } { { "../ModelSimWork/src/funct_decrypt.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/funct_decrypt.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1606419151778 "|MIPS_Processor|instruction_decoder:instrDecode|funct_decrypt:function_setup"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_shiftLogical funct_decrypt.vhd(21) " "Inferred latch for \"o_shiftLogical\" at funct_decrypt.vhd(21)" {  } { { "../ModelSimWork/src/funct_decrypt.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/funct_decrypt.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606419151778 "|MIPS_Processor|instruction_decoder:instrDecode|funct_decrypt:function_setup"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_vectorShift funct_decrypt.vhd(21) " "Inferred latch for \"o_vectorShift\" at funct_decrypt.vhd(21)" {  } { { "../ModelSimWork/src/funct_decrypt.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/funct_decrypt.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606419151778 "|MIPS_Processor|instruction_decoder:instrDecode|funct_decrypt:function_setup"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_shiftRight funct_decrypt.vhd(21) " "Inferred latch for \"o_shiftRight\" at funct_decrypt.vhd(21)" {  } { { "../ModelSimWork/src/funct_decrypt.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/funct_decrypt.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606419151783 "|MIPS_Processor|instruction_decoder:instrDecode|funct_decrypt:function_setup"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_shift funct_decrypt.vhd(21) " "Inferred latch for \"o_shift\" at funct_decrypt.vhd(21)" {  } { { "../ModelSimWork/src/funct_decrypt.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/funct_decrypt.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606419151783 "|MIPS_Processor|instruction_decoder:instrDecode|funct_decrypt:function_setup"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NMux instruction_decoder:instrDecode\|NMux:RegDst_Mux " "Elaborating entity \"NMux\" for hierarchy \"instruction_decoder:instrDecode\|NMux:RegDst_Mux\"" {  } { { "../ModelSimWork/src/instruction_decoder.vhd" "RegDst_Mux" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/instruction_decoder.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606419151853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NMux instruction_decoder:instrDecode\|NMux:ALU_C " "Elaborating entity \"NMux\" for hierarchy \"instruction_decoder:instrDecode\|NMux:ALU_C\"" {  } { { "../ModelSimWork/src/instruction_decoder.vhd" "ALU_C" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/instruction_decoder.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606419151933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NMux instruction_decoder:instrDecode\|NMux:muxShift " "Elaborating entity \"NMux\" for hierarchy \"instruction_decoder:instrDecode\|NMux:muxShift\"" {  } { { "../ModelSimWork/src/instruction_decoder.vhd" "muxShift" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/instruction_decoder.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606419152003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zero_extender_16to32 zero_extender_16to32:zeroExtIMem " "Elaborating entity \"zero_extender_16to32\" for hierarchy \"zero_extender_16to32:zeroExtIMem\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "zeroExtIMem" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606419152058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barrel_shift barrel_shift:sll2_jumpAddr " "Elaborating entity \"barrel_shift\" for hierarchy \"barrel_shift:sll2_jumpAddr\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "sll2_jumpAddr" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 417 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606419152123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift1 barrel_shift:sll2_jumpAddr\|shift1:\\G2:0:sBy1 " "Elaborating entity \"shift1\" for hierarchy \"barrel_shift:sll2_jumpAddr\|shift1:\\G2:0:sBy1\"" {  } { { "../ModelSimWork/src/barrel_shift.vhd" "\\G2:0:sBy1" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/barrel_shift.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606419152498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux32to1 barrel_shift:sll2_jumpAddr\|Mux32to1:muxOut " "Elaborating entity \"Mux32to1\" for hierarchy \"barrel_shift:sll2_jumpAddr\|Mux32to1:muxOut\"" {  } { { "../ModelSimWork/src/barrel_shift.vhd" "muxOut" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/barrel_shift.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606419152608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "check_equivalent check_equivalent:findEq " "Elaborating entity \"check_equivalent\" for hierarchy \"check_equivalent:findEq\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "findEq" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606419152918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file_2out reg_file_2out:rFile " "Elaborating entity \"reg_file_2out\" for hierarchy \"reg_file_2out:rFile\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "rFile" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606419154213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_5to32 reg_file_2out:rFile\|decoder_5to32:decode_select " "Elaborating entity \"decoder_5to32\" for hierarchy \"reg_file_2out:rFile\|decoder_5to32:decode_select\"" {  } { { "../ModelSimWork/src/reg_file_2out.vhd" "decode_select" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/reg_file_2out.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606419154378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_nbit reg_nbit:\\genIDEXmiscVals:0:ID_EX_miscVals " "Elaborating entity \"reg_nbit\" for hierarchy \"reg_nbit:\\genIDEXmiscVals:0:ID_EX_miscVals\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "\\genIDEXmiscVals:0:ID_EX_miscVals" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 521 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606419163683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_nbit reg_nbit:IDEX_signExtReg " "Elaborating entity \"reg_nbit\" for hierarchy \"reg_nbit:IDEX_signExtReg\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "IDEX_signExtReg" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 542 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606419164148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_nbit reg_nbit:IDEX_writeAddrReg " "Elaborating entity \"reg_nbit\" for hierarchy \"reg_nbit:IDEX_writeAddrReg\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "IDEX_writeAddrReg" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606419164338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_nbit reg_nbit:IDEX_ALUCtrlReg " "Elaborating entity \"reg_nbit\" for hierarchy \"reg_nbit:IDEX_ALUCtrlReg\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "IDEX_ALUCtrlReg" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 562 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606419164438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extender_16to32 sign_extender_16to32:sExtend " "Elaborating entity \"sign_extender_16to32\" for hierarchy \"sign_extender_16to32:sExtend\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "sExtend" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606419165103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_32b_shift ALU_32b_shift:ALU_rFileOut " "Elaborating entity \"ALU_32b_shift\" for hierarchy \"ALU_32b_shift:ALU_rFileOut\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "ALU_rFileOut" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606419165473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_32b ALU_32b_shift:ALU_rFileOut\|ALU_32b:alu " "Elaborating entity \"ALU_32b\" for hierarchy \"ALU_32b_shift:ALU_rFileOut\|ALU_32b:alu\"" {  } { { "../ModelSimWork/src/ALU_32b_shift.vhd" "alu" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/ALU_32b_shift.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606419165543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU1bit ALU_32b_shift:ALU_rFileOut\|ALU_32b:alu\|ALU1bit:ALU0 " "Elaborating entity \"ALU1bit\" for hierarchy \"ALU_32b_shift:ALU_rFileOut\|ALU_32b:alu\|ALU1bit:ALU0\"" {  } { { "../ModelSimWork/src/ALU_32b.vhd" "ALU0" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/ALU_32b.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606419165623 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_slt ALU1bit.vhd(82) " "Verilog HDL or VHDL warning at ALU1bit.vhd(82): object \"s_slt\" assigned a value but never read" {  } { { "../ModelSimWork/src/ALU1bit.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/ALU1bit.vhd" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1606419165623 "|MIPS_Processor|ALU_32b_shift:ALU_rFileOut|ALU_32b:alu|ALU1bit:ALU0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_1bit ALU_32b_shift:ALU_rFileOut\|ALU_32b:alu\|ALU1bit:ALU0\|add_sub_1bit:addR " "Elaborating entity \"add_sub_1bit\" for hierarchy \"ALU_32b_shift:ALU_rFileOut\|ALU_32b:alu\|ALU1bit:ALU0\|add_sub_1bit:addR\"" {  } { { "../ModelSimWork/src/ALU1bit.vhd" "addR" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/ALU1bit.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606419165687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_struct_nbit ALU_32b_shift:ALU_rFileOut\|ALU_32b:alu\|ALU1bit:ALU0\|add_sub_1bit:addR\|full_adder_struct_nbit:perfOp " "Elaborating entity \"full_adder_struct_nbit\" for hierarchy \"ALU_32b_shift:ALU_rFileOut\|ALU_32b:alu\|ALU1bit:ALU0\|add_sub_1bit:addR\|full_adder_struct_nbit:perfOp\"" {  } { { "../ModelSimWork/src/add_sub_1bit.vhd" "perfOp" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/add_sub_1bit.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606419165752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "norg2 ALU_32b_shift:ALU_rFileOut\|ALU_32b:alu\|ALU1bit:ALU0\|norg2:norR " "Elaborating entity \"norg2\" for hierarchy \"ALU_32b_shift:ALU_rFileOut\|ALU_32b:alu\|ALU1bit:ALU0\|norg2:norR\"" {  } { { "../ModelSimWork/src/ALU1bit.vhd" "norR" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/ALU1bit.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606419165812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "set_less_than ALU_32b_shift:ALU_rFileOut\|ALU_32b:alu\|ALU1bit:ALU0\|set_less_than:sltR " "Elaborating entity \"set_less_than\" for hierarchy \"ALU_32b_shift:ALU_rFileOut\|ALU_32b:alu\|ALU1bit:ALU0\|set_less_than:sltR\"" {  } { { "../ModelSimWork/src/ALU1bit.vhd" "sltR" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/ALU1bit.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606419165877 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "o_F set_less_than.vhd(11) " "VHDL Signal Declaration warning at set_less_than.vhd(11): used implicit default value for signal \"o_F\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../ModelSimWork/src/set_less_than.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/set_less_than.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1606419165882 "|MIPS_Processor|ALU_32b_shift:ALU_rFileOut|ALU_32b:alu|ALU1bit:ALU0|set_less_than:sltR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nandg2 ALU_32b_shift:ALU_rFileOut\|ALU_32b:alu\|ALU1bit:ALU0\|nandg2:nandR " "Elaborating entity \"nandg2\" for hierarchy \"ALU_32b_shift:ALU_rFileOut\|ALU_32b:alu\|ALU1bit:ALU0\|nandg2:nandR\"" {  } { { "../ModelSimWork/src/ALU1bit.vhd" "nandR" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/ALU1bit.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606419165967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8to1 ALU_32b_shift:ALU_rFileOut\|ALU_32b:alu\|ALU1bit:ALU0\|mux8to1:muxR " "Elaborating entity \"mux8to1\" for hierarchy \"ALU_32b_shift:ALU_rFileOut\|ALU_32b:alu\|ALU1bit:ALU0\|mux8to1:muxR\"" {  } { { "../ModelSimWork/src/ALU1bit.vhd" "muxR" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/ALU1bit.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606419166053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_overflow ALU_32b_shift:ALU_rFileOut\|ALU_32b:alu\|ALU_overflow:ALU31 " "Elaborating entity \"ALU_overflow\" for hierarchy \"ALU_32b_shift:ALU_rFileOut\|ALU_32b:alu\|ALU_overflow:ALU31\"" {  } { { "../ModelSimWork/src/ALU_32b.vhd" "ALU31" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/ALU_32b.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606419170608 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s_tempOut ALU_overflow.vhd(33) " "VHDL Signal Declaration warning at ALU_overflow.vhd(33): used implicit default value for signal \"s_tempOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../ModelSimWork/src/ALU_overflow.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/ALU_overflow.vhd" 33 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1606419170613 "|MIPS_Processor|ALU_32b_shift:ALU_rFileOut|ALU_32b:alu|ALU_overflow:ALU31"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_32b ALU_32b_shift:ALU_rFileOut\|ALU_32b:alu\|or_32b:orZero " "Elaborating entity \"or_32b\" for hierarchy \"ALU_32b_shift:ALU_rFileOut\|ALU_32b:alu\|or_32b:orZero\"" {  } { { "../ModelSimWork/src/ALU_32b.vhd" "orZero" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/ALU_32b.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606419170833 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mem:IMem\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mem:IMem\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606419182381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606419182381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606419182381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606419182381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606419182381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606419182381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606419182381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606419182381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606419182381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606419182381 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1606419182381 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mem:DMem\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mem:DMem\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606419182381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606419182381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606419182381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606419182381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606419182381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606419182381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606419182381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606419182381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606419182381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606419182381 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1606419182381 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1606419182381 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mem:IMem\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"mem:IMem\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606419182576 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem:IMem\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"mem:IMem\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606419182581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606419182581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606419182581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606419182581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606419182581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606419182581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606419182581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606419182581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606419182581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606419182581 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606419182581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_eg81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_eg81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_eg81 " "Found entity 1: altsyncram_eg81" {  } { { "db/altsyncram_eg81.tdf" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/QuartusWork/db/altsyncram_eg81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606419182756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606419182756 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1606419183636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "instruction_decoder:instrDecode\|funct_decrypt:function_setup\|o_vectorShift " "Latch instruction_decoder:instrDecode\|funct_decrypt:function_setup\|o_vectorShift has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0 " "Ports D and ENA on the latch are fed by the same signal mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0" {  } { { "db/altsyncram_eg81.tdf" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/QuartusWork/db/altsyncram_eg81.tdf" 37 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606419183826 ""}  } { { "../ModelSimWork/src/funct_decrypt.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/funct_decrypt.vhd" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606419183826 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "instruction_decoder:instrDecode\|funct_decrypt:function_setup\|o_shiftRight " "Latch instruction_decoder:instrDecode\|funct_decrypt:function_setup\|o_shiftRight has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a1 " "Ports D and ENA on the latch are fed by the same signal mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a1" {  } { { "db/altsyncram_eg81.tdf" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/QuartusWork/db/altsyncram_eg81.tdf" 58 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606419183826 ""}  } { { "../ModelSimWork/src/funct_decrypt.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/funct_decrypt.vhd" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606419183826 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "instruction_decoder:instrDecode\|opcode_decrypt:opcode_setup\|o_funct " "Latch instruction_decoder:instrDecode\|opcode_decrypt:opcode_setup\|o_funct has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a26 " "Ports D and ENA on the latch are fed by the same signal mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_eg81.tdf" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/QuartusWork/db/altsyncram_eg81.tdf" 583 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606419183831 ""}  } { { "../ModelSimWork/src/opcode_decrypt.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/opcode_decrypt.vhd" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606419183831 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "instruction_decoder:instrDecode\|funct_decrypt:function_setup\|o_shift " "Latch instruction_decoder:instrDecode\|funct_decrypt:function_setup\|o_shift has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a3 " "Ports D and ENA on the latch are fed by the same signal mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a3" {  } { { "db/altsyncram_eg81.tdf" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/QuartusWork/db/altsyncram_eg81.tdf" 100 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606419183831 ""}  } { { "../ModelSimWork/src/funct_decrypt.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/funct_decrypt.vhd" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606419183831 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "instruction_decoder:instrDecode\|opcode_decrypt:opcode_setup\|o_ALUCtrl\[0\] " "Latch instruction_decoder:instrDecode\|opcode_decrypt:opcode_setup\|o_ALUCtrl\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a28 " "Ports D and ENA on the latch are fed by the same signal mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a28" {  } { { "db/altsyncram_eg81.tdf" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/QuartusWork/db/altsyncram_eg81.tdf" 625 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606419183836 ""}  } { { "../ModelSimWork/src/opcode_decrypt.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/opcode_decrypt.vhd" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606419183836 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "instruction_decoder:instrDecode\|opcode_decrypt:opcode_setup\|o_ALUCtrl\[2\] " "Latch instruction_decoder:instrDecode\|opcode_decrypt:opcode_setup\|o_ALUCtrl\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a31 " "Ports D and ENA on the latch are fed by the same signal mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a31" {  } { { "db/altsyncram_eg81.tdf" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/QuartusWork/db/altsyncram_eg81.tdf" 688 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606419183841 ""}  } { { "../ModelSimWork/src/opcode_decrypt.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/opcode_decrypt.vhd" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606419183841 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "instruction_decoder:instrDecode\|opcode_decrypt:opcode_setup\|o_ALUCtrl\[1\] " "Latch instruction_decoder:instrDecode\|opcode_decrypt:opcode_setup\|o_ALUCtrl\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a26 " "Ports D and ENA on the latch are fed by the same signal mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_eg81.tdf" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/QuartusWork/db/altsyncram_eg81.tdf" 583 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606419183841 ""}  } { { "../ModelSimWork/src/opcode_decrypt.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/opcode_decrypt.vhd" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606419183841 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "instruction_decoder:instrDecode\|opcode_decrypt:opcode_setup\|o_beq " "Latch instruction_decoder:instrDecode\|opcode_decrypt:opcode_setup\|o_beq has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a26 " "Ports D and ENA on the latch are fed by the same signal mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_eg81.tdf" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/QuartusWork/db/altsyncram_eg81.tdf" 583 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606419183846 ""}  } { { "../ModelSimWork/src/opcode_decrypt.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/opcode_decrypt.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606419183846 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "instruction_decoder:instrDecode\|opcode_decrypt:opcode_setup\|o_bne " "Latch instruction_decoder:instrDecode\|opcode_decrypt:opcode_setup\|o_bne has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a26 " "Ports D and ENA on the latch are fed by the same signal mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_eg81.tdf" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/QuartusWork/db/altsyncram_eg81.tdf" 583 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606419183851 ""}  } { { "../ModelSimWork/src/opcode_decrypt.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/opcode_decrypt.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606419183851 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1606419185946 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "110 " "110 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1606419190931 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1606419193434 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606419193434 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "22 " "Design contains 22 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[0\] " "No output dependent on input pin \"iInstAddr\[0\]\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606419194229 "|MIPS_Processor|iInstAddr[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[1\] " "No output dependent on input pin \"iInstAddr\[1\]\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606419194229 "|MIPS_Processor|iInstAddr[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[12\] " "No output dependent on input pin \"iInstAddr\[12\]\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606419194229 "|MIPS_Processor|iInstAddr[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[13\] " "No output dependent on input pin \"iInstAddr\[13\]\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606419194229 "|MIPS_Processor|iInstAddr[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[14\] " "No output dependent on input pin \"iInstAddr\[14\]\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606419194229 "|MIPS_Processor|iInstAddr[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[15\] " "No output dependent on input pin \"iInstAddr\[15\]\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606419194229 "|MIPS_Processor|iInstAddr[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[16\] " "No output dependent on input pin \"iInstAddr\[16\]\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606419194229 "|MIPS_Processor|iInstAddr[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[17\] " "No output dependent on input pin \"iInstAddr\[17\]\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606419194229 "|MIPS_Processor|iInstAddr[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[18\] " "No output dependent on input pin \"iInstAddr\[18\]\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606419194229 "|MIPS_Processor|iInstAddr[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[19\] " "No output dependent on input pin \"iInstAddr\[19\]\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606419194229 "|MIPS_Processor|iInstAddr[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[20\] " "No output dependent on input pin \"iInstAddr\[20\]\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606419194229 "|MIPS_Processor|iInstAddr[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[21\] " "No output dependent on input pin \"iInstAddr\[21\]\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606419194229 "|MIPS_Processor|iInstAddr[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[22\] " "No output dependent on input pin \"iInstAddr\[22\]\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606419194229 "|MIPS_Processor|iInstAddr[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[23\] " "No output dependent on input pin \"iInstAddr\[23\]\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606419194229 "|MIPS_Processor|iInstAddr[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[24\] " "No output dependent on input pin \"iInstAddr\[24\]\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606419194229 "|MIPS_Processor|iInstAddr[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[25\] " "No output dependent on input pin \"iInstAddr\[25\]\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606419194229 "|MIPS_Processor|iInstAddr[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[26\] " "No output dependent on input pin \"iInstAddr\[26\]\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606419194229 "|MIPS_Processor|iInstAddr[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[27\] " "No output dependent on input pin \"iInstAddr\[27\]\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606419194229 "|MIPS_Processor|iInstAddr[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[28\] " "No output dependent on input pin \"iInstAddr\[28\]\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606419194229 "|MIPS_Processor|iInstAddr[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[29\] " "No output dependent on input pin \"iInstAddr\[29\]\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606419194229 "|MIPS_Processor|iInstAddr[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[30\] " "No output dependent on input pin \"iInstAddr\[30\]\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606419194229 "|MIPS_Processor|iInstAddr[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[31\] " "No output dependent on input pin \"iInstAddr\[31\]\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606419194229 "|MIPS_Processor|iInstAddr[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1606419194229 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3593 " "Implemented 3593 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "67 " "Implemented 67 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1606419194264 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1606419194264 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3430 " "Implemented 3430 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1606419194264 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1606419194264 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1606419194264 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 60 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 60 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4929 " "Peak virtual memory: 4929 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606419194719 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 26 13:33:14 2020 " "Processing ended: Thu Nov 26 13:33:14 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606419194719 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:00 " "Elapsed time: 00:01:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606419194719 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606419194719 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1606419194719 ""}
