$date
	Fri Jun 06 15:05:16 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module full_adder_using_half_adder_tb $end
$scope module uut $end
$var wire 1 ! A $end
$var wire 1 " B $end
$var wire 1 # Cin $end
$var wire 1 $ cout $end
$var wire 1 % temp_sum $end
$var wire 1 & temp_carry_second $end
$var wire 1 ' temp_carry $end
$var wire 1 ( sum $end
$scope module test $end
$var wire 1 ! A $end
$var wire 1 " B $end
$var wire 1 ' c $end
$var wire 1 % s $end
$upscope $end
$scope module test_second $end
$var wire 1 % A $end
$var wire 1 # B $end
$var wire 1 & c $end
$var wire 1 ( s $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0(
0'
0&
0%
0$
0#
0"
0!
$end
#100000
1(
1%
1"
#200000
0"
1!
#300000
0(
1$
0%
1'
1"
#400000
0$
1(
0'
1#
0"
0!
#500000
1$
0(
1&
1%
1"
#600000
0"
1!
#700000
1(
0&
0%
1'
1"
#800000
