{\rtf1\ansi\ansicpg1252
{\fonttbl\f0\fnil\fcharset0 Helvetica;}
{\colortbl;\red255\green255\blue255;}
{\stylesheet }
{\*\listtable {\list\listtemplateid1\listhybrid{\listlevel\levelstartat1\levelnfc0\leveljc0\levelold0\levelprev0\levelprevspace0\levelindent0\levelspace0{\*\levelmarker \{decimal\}.}{\leveltext\leveltemplateid10 \'04	\'00.	;}{\levelnumbers \'02;}\levelfollow0\levellegal0\levelnorestart0}{\listlevel\levelstartat3\levelnfc2\leveljc0\levelold0\levelprev0\levelprevspace0\levelindent0\levelspace0{\*\levelmarker \{lower-roman\}.}\levelprepend{\leveltext\leveltemplateid11 \'06	\'00.\'01.	;}{\levelnumbers \'02\'04;}\levelfollow0\levellegal0\levelnorestart0}{\listlevel\levelstartat1\levelnfc4\leveljc0\levelold0\levelprev0\levelprevspace0\levelindent0\levelspace0{\*\levelmarker \{lower-alpha\}.}\levelprepend{\leveltext\leveltemplateid12 \'08	\'00.\'01.\'02.	;}{\levelnumbers \'02\'04\'06;}\levelfollow0\levellegal0\levelnorestart0}\listid1{\listname list1}}}

{\*\listoverridetable{\listoverride\listid1\listoverridecount0\ls1}}

{\info}
\facingp\fet2\aenddoc\ftnbj\aftnbj\ftnnar\aftnnar\saftnnar\ftnrstpg\aftnrstcont\paperw11900\paperh16840\margt1800\margl1440\margr1440\margb1800\uc0 


\titlepg\cols1\pgndec


\pard \fi-3000\li3000\pardeftab0\tx2000\tx3000\tx3360\tx3920\tx4480\tx5040\tx5600\tx6160\tx6720 \ls1\ilvl0 {\cb1 \cf0 \strikec0 \strokec0 \f0 \fs24\fsmilli12000 \listtext	1.	}\cb1 \cf0 \strikec0 \strokec0 \f0 \fs24\fsmilli12000 A\line
B\par
\pard \fi-3200\li3200\pardeftab0\tx2200\tx3200\tx3360\tx3920\tx4480\tx5040\tx5600\tx6160\tx6720 \ls1\ilvl1 {\cb1 \cf0 \strikec0 \strokec0 \f0 \fs24\fsmilli12000 \listtext	1.iii.	}\cb1 \cf0 \strikec0 \strokec0 \f0 \fs24\fsmilli12000 AA\par
\pard \fi-3400\li3400\pardeftab0\tx2400\tx3400\tx3920\tx4480\tx5040\tx5600\tx6160\tx6720 \ls1\ilvl2 {\cb1 \cf0 \strikec0 \strokec0 \f0 \fs24\fsmilli12000 \listtext	1.iii.a.	}\cb1 \cf0 \strikec0 \strokec0 \f0 \fs24\fsmilli12000 AAA\par
\pard \fi-3400\li3400\pardeftab0\tx2400\tx3400\tx3920\tx4480\tx5040\tx5600\tx6160\tx6720 \ls1\ilvl2 {\cb1 \cf0 \strikec0 \strokec0 \f0 \fs24\fsmilli12000 \listtext	1.iii.b.	}\cb1 \cf0 \strikec0 \strokec0 \f0 \fs24\fsmilli12000 AAB\par
\pard \fi-3400\li3400\pardeftab0\tx2400\tx3400\tx3920\tx4480\tx5040\tx5600\tx6160\tx6720 \ls1\ilvl2 {\cb1 \cf0 \strikec0 \strokec0 \f0 \fs24\fsmilli12000 \listtext	1.iii.c.	}\cb1 \cf0 \strikec0 \strokec0 \f0 \fs24\fsmilli12000 AAC\par
\pard \fi-3200\li3200\pardeftab0\tx2200\tx3200\tx3360\tx3920\tx4480\tx5040\tx5600\tx6160\tx6720 \ls1\ilvl1 {\cb1 \cf0 \strikec0 \strokec0 \f0 \fs24\fsmilli12000 \listtext	1.iv.	}\cb1 \cf0 \strikec0 \strokec0 \f0 \fs24\fsmilli12000 AB\par
\pard \fi-3400\li3400\pardeftab0\tx2400\tx3400\tx3920\tx4480\tx5040\tx5600\tx6160\tx6720 \ls1\ilvl2 {\cb1 \cf0 \strikec0 \strokec0 \f0 \fs24\fsmilli12000 \listtext	1.iv.a.	}\cb1 \cf0 \strikec0 \strokec0 \f0 \fs24\fsmilli12000 ABA\par
\pard \fi-3400\li3400\pardeftab0\tx2400\tx3400\tx3920\tx4480\tx5040\tx5600\tx6160\tx6720 \ls1\ilvl2 {\cb1 \cf0 \strikec0 \strokec0 \f0 \fs24\fsmilli12000 \listtext	1.iv.b.	}\cb1 \cf0 \strikec0 \strokec0 \f0 \fs24\fsmilli12000 ABB\par
\pard \fi-3400\li3400\pardeftab0\tx2400\tx3400\tx3920\tx4480\tx5040\tx5600\tx6160\tx6720 \ls1\ilvl2 {\cb1 \cf0 \strikec0 \strokec0 \f0 \fs24\fsmilli12000 \listtext	1.iv.c.	}\cb1 \cf0 \strikec0 \strokec0 \f0 \fs24\fsmilli12000 ABC\par
\pard \fi-3200\li3200\pardeftab0\tx2200\tx3200\tx3360\tx3920\tx4480\tx5040\tx5600\tx6160\tx6720 \ls1\ilvl1 {\cb1 \cf0 \strikec0 \strokec0 \f0 \fs24\fsmilli12000 \listtext	1.v.	}\cb1 \cf0 \strikec0 \strokec0 \f0 \fs24\fsmilli12000 AC\par
\pard \fi-3400\li3400\pardeftab0\tx2400\tx3400\tx3920\tx4480\tx5040\tx5600\tx6160\tx6720 \ls1\ilvl2 {\cb1 \cf0 \strikec0 \strokec0 \f0 \fs24\fsmilli12000 \listtext	1.v.a.	}\cb1 \cf0 \strikec0 \strokec0 \f0 \fs24\fsmilli12000 ACA\par
\pard \fi-3400\li3400\pardeftab0\tx2400\tx3400\tx3920\tx4480\tx5040\tx5600\tx6160\tx6720 \ls1\ilvl2 {\cb1 \cf0 \strikec0 \strokec0 \f0 \fs24\fsmilli12000 \listtext	1.v.b.	}\cb1 \cf0 \strikec0 \strokec0 \f0 \fs24\fsmilli12000 ACB\par
\pard \fi-3400\li3400\pardeftab0\tx2400\tx3400\tx3920\tx4480\tx5040\tx5600\tx6160\tx6720 \ls1\ilvl2 {\cb1 \cf0 \strikec0 \strokec0 \f0 \fs24\fsmilli12000 \listtext	1.v.c.	}\cb1 \cf0 \strikec0 \strokec0 \f0 \fs24\fsmilli12000 ACC\par
\pard \fi-3000\li3000\pardeftab0\tx2000\tx3000\tx3360\tx3920\tx4480\tx5040\tx5600\tx6160\tx6720 \ls1\ilvl0 {\cb1 \cf0 \strikec0 \strokec0 \f0 \fs24\fsmilli12000 \listtext	2.	}\cb1 \cf0 \strikec0 \strokec0 \f0 \fs24\fsmilli12000 B\par
\pard \fi-3200\li3200\pardeftab0\tx2200\tx3200\tx3360\tx3920\tx4480\tx5040\tx5600\tx6160\tx6720 \ls1\ilvl1 {\cb1 \cf0 \strikec0 \strokec0 \f0 \fs24\fsmilli12000 \listtext	2.iii.	}\cb1 \cf0 \strikec0 \strokec0 \f0 \fs24\fsmilli12000 BA\par
\pard \fi-3400\li3400\pardeftab0\tx2400\tx3400\tx3920\tx4480\tx5040\tx5600\tx6160\tx6720 \ls1\ilvl2 {\cb1 \cf0 \strikec0 \strokec0 \f0 \fs24\fsmilli12000 \listtext	2.iii.a.	}\cb1 \cf0 \strikec0 \strokec0 \f0 \fs24\fsmilli12000 BAA\par
\pard \fi-3400\li3400\pardeftab0\tx2400\tx3400\tx3920\tx4480\tx5040\tx5600\tx6160\tx6720 \ls1\ilvl2 {\cb1 \cf0 \strikec0 \strokec0 \f0 \fs24\fsmilli12000 \listtext	2.iii.b.	}\cb1 \cf0 \strikec0 \strokec0 \f0 \fs24\fsmilli12000 BAB\par
\pard \fi-3400\li3400\pardeftab0\tx2400\tx3400\tx3920\tx4480\tx5040\tx5600\tx6160\tx6720 \ls1\ilvl2 {\cb1 \cf0 \strikec0 \strokec0 \f0 \fs24\fsmilli12000 \listtext	2.iii.c.	}\cb1 \cf0 \strikec0 \strokec0 \f0 \fs24\fsmilli12000 BAC\par
\pard \fi-3200\li3200\pardeftab0\tx2200\tx3200\tx3360\tx3920\tx4480\tx5040\tx5600\tx6160\tx6720 \ls1\ilvl1 {\cb1 \cf0 \strikec0 \strokec0 \f0 \fs24\fsmilli12000 \listtext	2.iv.	}\cb1 \cf0 \strikec0 \strokec0 \f0 \fs24\fsmilli12000 BB\par
\pard \fi-3400\li3400\pardeftab0\tx2400\tx3400\tx3920\tx4480\tx5040\tx5600\tx6160\tx6720 \ls1\ilvl2 {\cb1 \cf0 \strikec0 \strokec0 \f0 \fs24\fsmilli12000 \listtext	2.iv.a.	}\cb1 \cf0 \strikec0 \strokec0 \f0 \fs24\fsmilli12000 BBA\par
\pard \fi-3400\li3400\pardeftab0\tx2400\tx3400\tx3920\tx4480\tx5040\tx5600\tx6160\tx6720 \ls1\ilvl2 {\cb1 \cf0 \strikec0 \strokec0 \f0 \fs24\fsmilli12000 \listtext	2.iv.b.	}\cb1 \cf0 \strikec0 \strokec0 \f0 \fs24\fsmilli12000 BBB\par
\pard \fi-3400\li3400\pardeftab0\tx2400\tx3400\tx3920\tx4480\tx5040\tx5600\tx6160\tx6720 \ls1\ilvl2 {\cb1 \cf0 \strikec0 \strokec0 \f0 \fs24\fsmilli12000 \listtext	2.iv.c.	}\cb1 \cf0 \strikec0 \strokec0 \f0 \fs24\fsmilli12000 BBC\par
\pard \fi-3200\li3200\pardeftab0\tx2200\tx3200\tx3360\tx3920\tx4480\tx5040\tx5600\tx6160\tx6720 \ls1\ilvl1 {\cb1 \cf0 \strikec0 \strokec0 \f0 \fs24\fsmilli12000 \listtext	2.v.	}\cb1 \cf0 \strikec0 \strokec0 \f0 \fs24\fsmilli12000 BC\par
\pard \fi-3400\li3400\pardeftab0\tx2400\tx3400\tx3920\tx4480\tx5040\tx5600\tx6160\tx6720 \ls1\ilvl2 {\cb1 \cf0 \strikec0 \strokec0 \f0 \fs24\fsmilli12000 \listtext	2.v.a.	}\cb1 \cf0 \strikec0 \strokec0 \f0 \fs24\fsmilli12000 BCA\par
\pard \fi-3400\li3400\pardeftab0\tx2400\tx3400\tx3920\tx4480\tx5040\tx5600\tx6160\tx6720 \ls1\ilvl2 {\cb1 \cf0 \strikec0 \strokec0 \f0 \fs24\fsmilli12000 \listtext	2.v.b.	}\cb1 \cf0 \strikec0 \strokec0 \f0 \fs24\fsmilli12000 BCB\par
\pard \fi-3400\li3400\pardeftab0\tx2400\tx3400\tx3920\tx4480\tx5040\tx5600\tx6160\tx6720 \ls1\ilvl2 {\cb1 \cf0 \strikec0 \strokec0 \f0 \fs24\fsmilli12000 \listtext	2.v.c.	}\cb1 \cf0 \strikec0 \strokec0 \f0 \fs24\fsmilli12000 BCC\par
\pard \fi-3000\li3000\pardeftab0\tx2000\tx3000\tx3360\tx3920\tx4480\tx5040\tx5600\tx6160\tx6720 \ls1\ilvl0 {\cb1 \cf0 \strikec0 \strokec0 \f0 \fs24\fsmilli12000 \listtext	3.	}\cb1 \cf0 \strikec0 \strokec0 \f0 \fs24\fsmilli12000 C\par

}
