// Seed: 4146548691
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  initial {id_3} += 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_4;
  module_0(
      id_4, id_1
  );
endmodule
module module_2 (
    output wire id_0,
    input  tri  id_1,
    input  wire id_2,
    output tri0 id_3
);
  wire id_5;
  wire id_6;
endmodule
module module_3 (
    output uwire   id_0,
    output supply0 id_1,
    output supply1 id_2,
    input  supply0 id_3,
    output supply1 id_4,
    input  supply0 id_5
);
  assign id_2 = 1;
  module_2(
      id_2, id_5, id_3, id_1
  );
  assign id_0 = id_5;
endmodule
