entity byte_ctl is
  port (
    sb,sh,sw : in std_logic;
    a1a0 : in std_logic_vector(1 downto 0);
    byteena : out STD_LOGIC_VECTOR (3 DOWNTO 0)
  ) ;
end byte_ctl ;

architecture rtl of byte_ctl is

begin
    process( a1a0 )
    begin
        case( sb ) is
        
            when a1a0 = "00" => byteena <= "0001";
            when a1a0 = "01" => byteena <= "0010";
            when a1a0 = "10" => byteena <= "0100";
            when a1a0 = "11" => byteena <= "1000";
            when others => byteena <= "1111"
    
        end case ;
        case( sh ) is
        
            when a1a0 = "00" | a1a0 = "01" => byteena <= "0011"
            when a1a0 = "10" | a1a0 = "11" => byteena <= "1100"
            when others => byteena <= "1111"
    
        end case ;
        
        if sw = '1' then
            byteena <= "1111";
        end if ;

    end process ; -- 

end architecture ; -- rtl