[2025-09-17 07:21:38] START suite=qualcomm_srv trace=srv178_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv178_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000003 cycles: 2643762 heartbeat IPC: 3.782 cumulative IPC: 3.782 (Simulation time: 00 hr 00 min 40 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 5068466 heartbeat IPC: 4.124 cumulative IPC: 3.946 (Simulation time: 00 hr 01 min 17 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 5068466 cumulative IPC: 3.946 (Simulation time: 00 hr 01 min 17 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 5068466 cumulative IPC: 3.946 (Simulation time: 00 hr 01 min 17 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 14014105 heartbeat IPC: 1.118 cumulative IPC: 1.118 (Simulation time: 00 hr 02 min 27 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 22981730 heartbeat IPC: 1.115 cumulative IPC: 1.116 (Simulation time: 00 hr 03 min 35 sec)
Heartbeat CPU 0 instructions: 50000005 cycles: 31892669 heartbeat IPC: 1.122 cumulative IPC: 1.118 (Simulation time: 00 hr 04 min 44 sec)
Heartbeat CPU 0 instructions: 60000008 cycles: 41028116 heartbeat IPC: 1.095 cumulative IPC: 1.112 (Simulation time: 00 hr 05 min 56 sec)
Heartbeat CPU 0 instructions: 70000009 cycles: 49986499 heartbeat IPC: 1.116 cumulative IPC: 1.113 (Simulation time: 00 hr 07 min 00 sec)
Heartbeat CPU 0 instructions: 80000010 cycles: 58965298 heartbeat IPC: 1.114 cumulative IPC: 1.113 (Simulation time: 00 hr 08 min 03 sec)
Heartbeat CPU 0 instructions: 90000011 cycles: 67864625 heartbeat IPC: 1.124 cumulative IPC: 1.115 (Simulation time: 00 hr 09 min 12 sec)
Heartbeat CPU 0 instructions: 100000011 cycles: 76809180 heartbeat IPC: 1.118 cumulative IPC: 1.115 (Simulation time: 00 hr 10 min 19 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv178_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000011 cycles: 85759029 heartbeat IPC: 1.117 cumulative IPC: 1.115 (Simulation time: 00 hr 11 min 25 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 89772511 cumulative IPC: 1.114 (Simulation time: 00 hr 12 min 38 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 89772511 cumulative IPC: 1.114 (Simulation time: 00 hr 12 min 38 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv178_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.114 instructions: 100000000 cycles: 89772511
CPU 0 Branch Prediction Accuracy: 90.9% MPKI: 16 Average ROB Occupancy at Mispredict: 26.42
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.3851
BRANCH_INDIRECT: 0.4184
BRANCH_CONDITIONAL: 13.03
BRANCH_DIRECT_CALL: 0.9314
BRANCH_INDIRECT_CALL: 0.6066
BRANCH_RETURN: 0.6228


====Backend Stall Breakdown====
ROB_STALL: 108242
LQ_STALL: 0
SQ_STALL: 528634


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 112.5102
REPLAY_LOAD: 92.02817
NON_REPLAY_LOAD: 30.402971

== Total ==
ADDR_TRANS: 5513
REPLAY_LOAD: 6534
NON_REPLAY_LOAD: 96195

== Counts ==
ADDR_TRANS: 49
REPLAY_LOAD: 71
NON_REPLAY_LOAD: 3164

cpu0->cpu0_STLB TOTAL        ACCESS:    1870730 HIT:    1865759 MISS:       4971 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1870730 HIT:    1865759 MISS:       4971 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 199.6 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    8312936 HIT:    7272902 MISS:    1040034 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    6755654 HIT:    5909604 MISS:     846050 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     557941 HIT:     393197 MISS:     164744 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     990395 HIT:     969036 MISS:      21359 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       8946 HIT:       1065 MISS:       7881 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 35.52 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15031539 HIT:    8040898 MISS:    6990641 MSHR_MERGE:    1660683
cpu0->cpu0_L1I LOAD         ACCESS:   15031539 HIT:    8040898 MISS:    6990641 MSHR_MERGE:    1660683
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.66 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30435081 HIT:   26943227 MISS:    3491854 MSHR_MERGE:    1499262
cpu0->cpu0_L1D LOAD         ACCESS:   17073684 HIT:   15268487 MISS:    1805197 MSHR_MERGE:     379500
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13351200 HIT:   11673601 MISS:    1677599 MSHR_MERGE:    1119650
cpu0->cpu0_L1D TRANSLATION  ACCESS:      10197 HIT:       1139 MISS:       9058 MSHR_MERGE:        112
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 21.63 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12470082 HIT:   10556191 MISS:    1913891 MSHR_MERGE:     960579
cpu0->cpu0_ITLB LOAD         ACCESS:   12470082 HIT:   10556191 MISS:    1913891 MSHR_MERGE:     960579
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.108 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28846804 HIT:   27615109 MISS:    1231695 MSHR_MERGE:     314277
cpu0->cpu0_DTLB LOAD         ACCESS:   28846804 HIT:   27615109 MISS:    1231695 MSHR_MERGE:     314277
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.971 cycles
cpu0->LLC TOTAL        ACCESS:    1268310 HIT:    1213916 MISS:      54394 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     846050 HIT:     825077 MISS:      20973 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     164744 HIT:     135795 MISS:      28949 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     249635 HIT:     249406 MISS:        229 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       7881 HIT:       3638 MISS:       4243 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 119.6 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       3575
  ROW_BUFFER_MISS:      50590
  AVG DBUS CONGESTED CYCLE: 3.547
Channel 0 WQ ROW_BUFFER_HIT:       1061
  ROW_BUFFER_MISS:      22048
  FULL:          0
Channel 0 REFRESHES ISSUED:       7481

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       527179       435556        74165         2640
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            4          137          494          293
  STLB miss resolved @ L2C                0          188          162          362           61
  STLB miss resolved @ LLC                0          109          287         1677          696
  STLB miss resolved @ MEM                0            1          328         2270         2321

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             163460        49567      1283985       121081          445
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            2          135          185           42
  STLB miss resolved @ L2C                0          181          261          285            9
  STLB miss resolved @ LLC                0           50          375          668           82
  STLB miss resolved @ MEM                0            0           91          277          122
[2025-09-17 07:34:16] END   suite=qualcomm_srv trace=srv178_ap (rc=0)
