
105_MOSFET_Test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003490  080001d8  080001d8  000011d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000814  08003668  08003668  00004668  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003e7c  08003e7c  00005014  2**0
                  CONTENTS
  4 .ARM          00000000  08003e7c  08003e7c  00005014  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003e7c  08003e7c  00005014  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003e7c  08003e7c  00004e7c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003e80  08003e80  00004e80  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000014  20000000  08003e84  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000190  20000014  08003e98  00005014  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200001a4  08003e98  000051a4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00005014  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f815  00000000  00000000  00005044  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000253a  00000000  00000000  00014859  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001088  00000000  00000000  00016d98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000cb9  00000000  00000000  00017e20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002619e  00000000  00000000  00018ad9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000121a3  00000000  00000000  0003ec77  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f74a5  00000000  00000000  00050e1a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001482bf  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004540  00000000  00000000  00148304  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000076  00000000  00000000  0014c844  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	20000014 	.word	0x20000014
 80001f4:	00000000 	.word	0x00000000
 80001f8:	08003650 	.word	0x08003650

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000018 	.word	0x20000018
 8000214:	08003650 	.word	0x08003650

08000218 <fillRect>:
{
	ST7735_DrawPixel(x, y, color);
}

void fillRect(int16_t x, int16_t y, int16_t w, int16_t h, uint16_t color)
{
 8000218:	b590      	push	{r4, r7, lr}
 800021a:	b085      	sub	sp, #20
 800021c:	af02      	add	r7, sp, #8
 800021e:	4604      	mov	r4, r0
 8000220:	4608      	mov	r0, r1
 8000222:	4611      	mov	r1, r2
 8000224:	461a      	mov	r2, r3
 8000226:	4623      	mov	r3, r4
 8000228:	80fb      	strh	r3, [r7, #6]
 800022a:	4603      	mov	r3, r0
 800022c:	80bb      	strh	r3, [r7, #4]
 800022e:	460b      	mov	r3, r1
 8000230:	807b      	strh	r3, [r7, #2]
 8000232:	4613      	mov	r3, r2
 8000234:	803b      	strh	r3, [r7, #0]
	ST7735_FillRectangle(x, y, w, h, color);
 8000236:	88f8      	ldrh	r0, [r7, #6]
 8000238:	88b9      	ldrh	r1, [r7, #4]
 800023a:	887a      	ldrh	r2, [r7, #2]
 800023c:	883c      	ldrh	r4, [r7, #0]
 800023e:	8b3b      	ldrh	r3, [r7, #24]
 8000240:	9300      	str	r3, [sp, #0]
 8000242:	4623      	mov	r3, r4
 8000244:	f000 fa88 	bl	8000758 <ST7735_FillRectangle>
}
 8000248:	bf00      	nop
 800024a:	370c      	adds	r7, #12
 800024c:	46bd      	mov	sp, r7
 800024e:	bd90      	pop	{r4, r7, pc}

08000250 <fillScreen>:
        if(a > b) _swap_int16_t(a,b);
        drawFastHLine(a, y, b-a+1, color);
    }
}

void fillScreen(uint16_t color) {
 8000250:	b580      	push	{r7, lr}
 8000252:	b084      	sub	sp, #16
 8000254:	af02      	add	r7, sp, #8
 8000256:	4603      	mov	r3, r0
 8000258:	80fb      	strh	r3, [r7, #6]
    fillRect(0, 0, _width, _height, color);
 800025a:	4b08      	ldr	r3, [pc, #32]	@ (800027c <fillScreen+0x2c>)
 800025c:	f9b3 2000 	ldrsh.w	r2, [r3]
 8000260:	4b07      	ldr	r3, [pc, #28]	@ (8000280 <fillScreen+0x30>)
 8000262:	f9b3 1000 	ldrsh.w	r1, [r3]
 8000266:	88fb      	ldrh	r3, [r7, #6]
 8000268:	9300      	str	r3, [sp, #0]
 800026a:	460b      	mov	r3, r1
 800026c:	2100      	movs	r1, #0
 800026e:	2000      	movs	r0, #0
 8000270:	f7ff ffd2 	bl	8000218 <fillRect>
}
 8000274:	bf00      	nop
 8000276:	3708      	adds	r7, #8
 8000278:	46bd      	mov	sp, r7
 800027a:	bd80      	pop	{r7, pc}
 800027c:	20000030 	.word	0x20000030
 8000280:	20000032 	.word	0x20000032

08000284 <ST7735_Select>:
      10,                     //     10 ms delay
    ST7735_DISPON ,    DELAY, //  4: Main screen turn on, no args w/delay
      100 };                  //     100 ms delay

void ST7735_Select()
{
 8000284:	b580      	push	{r7, lr}
 8000286:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(CS_PORT, CS_PIN, GPIO_PIN_RESET);
 8000288:	2200      	movs	r2, #0
 800028a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800028e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000292:	f001 fcc9 	bl	8001c28 <HAL_GPIO_WritePin>
}
 8000296:	bf00      	nop
 8000298:	bd80      	pop	{r7, pc}

0800029a <ST7735_Unselect>:

void ST7735_Unselect()
{
 800029a:	b580      	push	{r7, lr}
 800029c:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(CS_PORT, CS_PIN, GPIO_PIN_SET);
 800029e:	2201      	movs	r2, #1
 80002a0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80002a4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80002a8:	f001 fcbe 	bl	8001c28 <HAL_GPIO_WritePin>
}
 80002ac:	bf00      	nop
 80002ae:	bd80      	pop	{r7, pc}

080002b0 <ST7735_Reset>:

void ST7735_Reset()
{
 80002b0:	b580      	push	{r7, lr}
 80002b2:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(RST_PORT, RST_PIN, GPIO_PIN_RESET);
 80002b4:	2200      	movs	r2, #0
 80002b6:	2140      	movs	r1, #64	@ 0x40
 80002b8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80002bc:	f001 fcb4 	bl	8001c28 <HAL_GPIO_WritePin>
    HAL_Delay(5);
 80002c0:	2005      	movs	r0, #5
 80002c2:	f001 f82b 	bl	800131c <HAL_Delay>
    HAL_GPIO_WritePin(RST_PORT, RST_PIN, GPIO_PIN_SET);
 80002c6:	2201      	movs	r2, #1
 80002c8:	2140      	movs	r1, #64	@ 0x40
 80002ca:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80002ce:	f001 fcab 	bl	8001c28 <HAL_GPIO_WritePin>
}
 80002d2:	bf00      	nop
 80002d4:	bd80      	pop	{r7, pc}
	...

080002d8 <ST7735_WriteCommand>:

  void ST7735_WriteCommand(uint8_t cmd)
  {
 80002d8:	b580      	push	{r7, lr}
 80002da:	b082      	sub	sp, #8
 80002dc:	af00      	add	r7, sp, #0
 80002de:	4603      	mov	r3, r0
 80002e0:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(DC_PORT, DC_PIN, GPIO_PIN_RESET);
 80002e2:	2200      	movs	r2, #0
 80002e4:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80002e8:	4806      	ldr	r0, [pc, #24]	@ (8000304 <ST7735_WriteCommand+0x2c>)
 80002ea:	f001 fc9d 	bl	8001c28 <HAL_GPIO_WritePin>
		{

		}
	#endif
	#ifdef WITHOUT_DMA
		HAL_SPI_Transmit(&ST7735_SPI_PORT, &cmd, sizeof(cmd), HAL_MAX_DELAY);
 80002ee:	1df9      	adds	r1, r7, #7
 80002f0:	f04f 33ff 	mov.w	r3, #4294967295
 80002f4:	2201      	movs	r2, #1
 80002f6:	4804      	ldr	r0, [pc, #16]	@ (8000308 <ST7735_WriteCommand+0x30>)
 80002f8:	f002 fb35 	bl	8002966 <HAL_SPI_Transmit>
	#endif
}
 80002fc:	bf00      	nop
 80002fe:	3708      	adds	r7, #8
 8000300:	46bd      	mov	sp, r7
 8000302:	bd80      	pop	{r7, pc}
 8000304:	48000400 	.word	0x48000400
 8000308:	2000003c 	.word	0x2000003c

0800030c <ST7735_WriteData>:

void ST7735_WriteData(uint8_t* buff, size_t buff_size)
{
 800030c:	b580      	push	{r7, lr}
 800030e:	b082      	sub	sp, #8
 8000310:	af00      	add	r7, sp, #0
 8000312:	6078      	str	r0, [r7, #4]
 8000314:	6039      	str	r1, [r7, #0]
    HAL_GPIO_WritePin(DC_PORT, DC_PIN, GPIO_PIN_SET);
 8000316:	2201      	movs	r2, #1
 8000318:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800031c:	4807      	ldr	r0, [pc, #28]	@ (800033c <ST7735_WriteData+0x30>)
 800031e:	f001 fc83 	bl	8001c28 <HAL_GPIO_WritePin>
    	{

    	}
	#endif
	#ifdef WITHOUT_DMA
    	HAL_SPI_Transmit(&ST7735_SPI_PORT, buff, buff_size, HAL_MAX_DELAY);
 8000322:	683b      	ldr	r3, [r7, #0]
 8000324:	b29a      	uxth	r2, r3
 8000326:	f04f 33ff 	mov.w	r3, #4294967295
 800032a:	6879      	ldr	r1, [r7, #4]
 800032c:	4804      	ldr	r0, [pc, #16]	@ (8000340 <ST7735_WriteData+0x34>)
 800032e:	f002 fb1a 	bl	8002966 <HAL_SPI_Transmit>
	#endif
}
 8000332:	bf00      	nop
 8000334:	3708      	adds	r7, #8
 8000336:	46bd      	mov	sp, r7
 8000338:	bd80      	pop	{r7, pc}
 800033a:	bf00      	nop
 800033c:	48000400 	.word	0x48000400
 8000340:	2000003c 	.word	0x2000003c

08000344 <DisplayInit>:

void DisplayInit(const uint8_t *addr)
{
 8000344:	b580      	push	{r7, lr}
 8000346:	b084      	sub	sp, #16
 8000348:	af00      	add	r7, sp, #0
 800034a:	6078      	str	r0, [r7, #4]
    uint8_t numCommands, numArgs;
    uint16_t ms;

    numCommands = *addr++;
 800034c:	687b      	ldr	r3, [r7, #4]
 800034e:	1c5a      	adds	r2, r3, #1
 8000350:	607a      	str	r2, [r7, #4]
 8000352:	781b      	ldrb	r3, [r3, #0]
 8000354:	73fb      	strb	r3, [r7, #15]
    while(numCommands--) {
 8000356:	e034      	b.n	80003c2 <DisplayInit+0x7e>
        uint8_t cmd = *addr++;
 8000358:	687b      	ldr	r3, [r7, #4]
 800035a:	1c5a      	adds	r2, r3, #1
 800035c:	607a      	str	r2, [r7, #4]
 800035e:	781b      	ldrb	r3, [r3, #0]
 8000360:	72fb      	strb	r3, [r7, #11]
        ST7735_WriteCommand(cmd);
 8000362:	7afb      	ldrb	r3, [r7, #11]
 8000364:	4618      	mov	r0, r3
 8000366:	f7ff ffb7 	bl	80002d8 <ST7735_WriteCommand>

        numArgs = *addr++;
 800036a:	687b      	ldr	r3, [r7, #4]
 800036c:	1c5a      	adds	r2, r3, #1
 800036e:	607a      	str	r2, [r7, #4]
 8000370:	781b      	ldrb	r3, [r3, #0]
 8000372:	72bb      	strb	r3, [r7, #10]
        // If high bit set, delay follows args
        ms = numArgs & DELAY;
 8000374:	7abb      	ldrb	r3, [r7, #10]
 8000376:	b29b      	uxth	r3, r3
 8000378:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800037c:	81bb      	strh	r3, [r7, #12]
        numArgs &= ~DELAY;
 800037e:	7abb      	ldrb	r3, [r7, #10]
 8000380:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8000384:	72bb      	strb	r3, [r7, #10]
        if(numArgs) {
 8000386:	7abb      	ldrb	r3, [r7, #10]
 8000388:	2b00      	cmp	r3, #0
 800038a:	d008      	beq.n	800039e <DisplayInit+0x5a>
            ST7735_WriteData((uint8_t*)addr, numArgs);
 800038c:	7abb      	ldrb	r3, [r7, #10]
 800038e:	4619      	mov	r1, r3
 8000390:	6878      	ldr	r0, [r7, #4]
 8000392:	f7ff ffbb 	bl	800030c <ST7735_WriteData>
            addr += numArgs;
 8000396:	7abb      	ldrb	r3, [r7, #10]
 8000398:	687a      	ldr	r2, [r7, #4]
 800039a:	4413      	add	r3, r2
 800039c:	607b      	str	r3, [r7, #4]
        }

        if(ms) {
 800039e:	89bb      	ldrh	r3, [r7, #12]
 80003a0:	2b00      	cmp	r3, #0
 80003a2:	d00e      	beq.n	80003c2 <DisplayInit+0x7e>
            ms = *addr++;
 80003a4:	687b      	ldr	r3, [r7, #4]
 80003a6:	1c5a      	adds	r2, r3, #1
 80003a8:	607a      	str	r2, [r7, #4]
 80003aa:	781b      	ldrb	r3, [r3, #0]
 80003ac:	81bb      	strh	r3, [r7, #12]
            if(ms == 255) ms = 500;
 80003ae:	89bb      	ldrh	r3, [r7, #12]
 80003b0:	2bff      	cmp	r3, #255	@ 0xff
 80003b2:	d102      	bne.n	80003ba <DisplayInit+0x76>
 80003b4:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 80003b8:	81bb      	strh	r3, [r7, #12]
            HAL_Delay(ms);
 80003ba:	89bb      	ldrh	r3, [r7, #12]
 80003bc:	4618      	mov	r0, r3
 80003be:	f000 ffad 	bl	800131c <HAL_Delay>
    while(numCommands--) {
 80003c2:	7bfb      	ldrb	r3, [r7, #15]
 80003c4:	1e5a      	subs	r2, r3, #1
 80003c6:	73fa      	strb	r2, [r7, #15]
 80003c8:	2b00      	cmp	r3, #0
 80003ca:	d1c5      	bne.n	8000358 <DisplayInit+0x14>
        }
    }
}
 80003cc:	bf00      	nop
 80003ce:	bf00      	nop
 80003d0:	3710      	adds	r7, #16
 80003d2:	46bd      	mov	sp, r7
 80003d4:	bd80      	pop	{r7, pc}
	...

080003d8 <ST7735_SetAddressWindow>:

void ST7735_SetAddressWindow(uint8_t x0, uint8_t y0, uint8_t x1, uint8_t y1)
{
 80003d8:	b590      	push	{r4, r7, lr}
 80003da:	b085      	sub	sp, #20
 80003dc:	af00      	add	r7, sp, #0
 80003de:	4604      	mov	r4, r0
 80003e0:	4608      	mov	r0, r1
 80003e2:	4611      	mov	r1, r2
 80003e4:	461a      	mov	r2, r3
 80003e6:	4623      	mov	r3, r4
 80003e8:	71fb      	strb	r3, [r7, #7]
 80003ea:	4603      	mov	r3, r0
 80003ec:	71bb      	strb	r3, [r7, #6]
 80003ee:	460b      	mov	r3, r1
 80003f0:	717b      	strb	r3, [r7, #5]
 80003f2:	4613      	mov	r3, r2
 80003f4:	713b      	strb	r3, [r7, #4]
    // column address set
    ST7735_WriteCommand(ST7735_CASET);
 80003f6:	202a      	movs	r0, #42	@ 0x2a
 80003f8:	f7ff ff6e 	bl	80002d8 <ST7735_WriteCommand>
    uint8_t data[] = { 0x00, x0 + _xstart, 0x00, x1 + _xstart };
 80003fc:	2300      	movs	r3, #0
 80003fe:	733b      	strb	r3, [r7, #12]
 8000400:	4b17      	ldr	r3, [pc, #92]	@ (8000460 <ST7735_SetAddressWindow+0x88>)
 8000402:	781a      	ldrb	r2, [r3, #0]
 8000404:	79fb      	ldrb	r3, [r7, #7]
 8000406:	4413      	add	r3, r2
 8000408:	b2db      	uxtb	r3, r3
 800040a:	737b      	strb	r3, [r7, #13]
 800040c:	2300      	movs	r3, #0
 800040e:	73bb      	strb	r3, [r7, #14]
 8000410:	4b13      	ldr	r3, [pc, #76]	@ (8000460 <ST7735_SetAddressWindow+0x88>)
 8000412:	781a      	ldrb	r2, [r3, #0]
 8000414:	797b      	ldrb	r3, [r7, #5]
 8000416:	4413      	add	r3, r2
 8000418:	b2db      	uxtb	r3, r3
 800041a:	73fb      	strb	r3, [r7, #15]
    ST7735_WriteData(data, sizeof(data));
 800041c:	f107 030c 	add.w	r3, r7, #12
 8000420:	2104      	movs	r1, #4
 8000422:	4618      	mov	r0, r3
 8000424:	f7ff ff72 	bl	800030c <ST7735_WriteData>

    // row address set
    ST7735_WriteCommand(ST7735_RASET);
 8000428:	202b      	movs	r0, #43	@ 0x2b
 800042a:	f7ff ff55 	bl	80002d8 <ST7735_WriteCommand>
    data[1] = y0 + _ystart;
 800042e:	4b0d      	ldr	r3, [pc, #52]	@ (8000464 <ST7735_SetAddressWindow+0x8c>)
 8000430:	781a      	ldrb	r2, [r3, #0]
 8000432:	79bb      	ldrb	r3, [r7, #6]
 8000434:	4413      	add	r3, r2
 8000436:	b2db      	uxtb	r3, r3
 8000438:	737b      	strb	r3, [r7, #13]
    data[3] = y1 + _ystart;
 800043a:	4b0a      	ldr	r3, [pc, #40]	@ (8000464 <ST7735_SetAddressWindow+0x8c>)
 800043c:	781a      	ldrb	r2, [r3, #0]
 800043e:	793b      	ldrb	r3, [r7, #4]
 8000440:	4413      	add	r3, r2
 8000442:	b2db      	uxtb	r3, r3
 8000444:	73fb      	strb	r3, [r7, #15]
    ST7735_WriteData(data, sizeof(data));
 8000446:	f107 030c 	add.w	r3, r7, #12
 800044a:	2104      	movs	r1, #4
 800044c:	4618      	mov	r0, r3
 800044e:	f7ff ff5d 	bl	800030c <ST7735_WriteData>

    // write to RAM
    ST7735_WriteCommand(ST7735_RAMWR);
 8000452:	202c      	movs	r0, #44	@ 0x2c
 8000454:	f7ff ff40 	bl	80002d8 <ST7735_WriteCommand>
}
 8000458:	bf00      	nop
 800045a:	3714      	adds	r7, #20
 800045c:	46bd      	mov	sp, r7
 800045e:	bd90      	pop	{r4, r7, pc}
 8000460:	20000037 	.word	0x20000037
 8000464:	20000038 	.word	0x20000038

08000468 <ST7735_Init>:

void ST7735_Init(uint8_t rotation)
{
 8000468:	b580      	push	{r7, lr}
 800046a:	b082      	sub	sp, #8
 800046c:	af00      	add	r7, sp, #0
 800046e:	4603      	mov	r3, r0
 8000470:	71fb      	strb	r3, [r7, #7]
    ST7735_Select();
 8000472:	f7ff ff07 	bl	8000284 <ST7735_Select>
    ST7735_Reset();
 8000476:	f7ff ff1b 	bl	80002b0 <ST7735_Reset>
    DisplayInit(init_cmds1);
 800047a:	480c      	ldr	r0, [pc, #48]	@ (80004ac <ST7735_Init+0x44>)
 800047c:	f7ff ff62 	bl	8000344 <DisplayInit>
    DisplayInit(init_cmds2);
 8000480:	480b      	ldr	r0, [pc, #44]	@ (80004b0 <ST7735_Init+0x48>)
 8000482:	f7ff ff5f 	bl	8000344 <DisplayInit>
    DisplayInit(init_cmds3);
 8000486:	480b      	ldr	r0, [pc, #44]	@ (80004b4 <ST7735_Init+0x4c>)
 8000488:	f7ff ff5c 	bl	8000344 <DisplayInit>
    ST7735_WriteCommand(ST7735_MADCTL);
    ST7735_WriteData(&data,1);
    ST7735_Unselect();

#elif ST7735_IS_128X128
    _colstart = 2;
 800048c:	4b0a      	ldr	r3, [pc, #40]	@ (80004b8 <ST7735_Init+0x50>)
 800048e:	2202      	movs	r2, #2
 8000490:	701a      	strb	r2, [r3, #0]
    _rowstart = 3;
 8000492:	4b0a      	ldr	r3, [pc, #40]	@ (80004bc <ST7735_Init+0x54>)
 8000494:	2203      	movs	r2, #3
 8000496:	701a      	strb	r2, [r3, #0]
#else
    _colstart = 0;
    _rowstart = 0;
#endif
    ST7735_SetRotation (rotation);
 8000498:	79fb      	ldrb	r3, [r7, #7]
 800049a:	4618      	mov	r0, r3
 800049c:	f000 f810 	bl	80004c0 <ST7735_SetRotation>
    ST7735_Unselect();
 80004a0:	f7ff fefb 	bl	800029a <ST7735_Unselect>

}
 80004a4:	bf00      	nop
 80004a6:	3708      	adds	r7, #8
 80004a8:	46bd      	mov	sp, r7
 80004aa:	bd80      	pop	{r7, pc}
 80004ac:	0800368c 	.word	0x0800368c
 80004b0:	080036c4 	.word	0x080036c4
 80004b4:	080036d4 	.word	0x080036d4
 80004b8:	20000035 	.word	0x20000035
 80004bc:	20000036 	.word	0x20000036

080004c0 <ST7735_SetRotation>:

void ST7735_SetRotation(uint8_t m)
{
 80004c0:	b580      	push	{r7, lr}
 80004c2:	b084      	sub	sp, #16
 80004c4:	af00      	add	r7, sp, #0
 80004c6:	4603      	mov	r3, r0
 80004c8:	71fb      	strb	r3, [r7, #7]

  uint8_t madctl = 0;
 80004ca:	2300      	movs	r3, #0
 80004cc:	73fb      	strb	r3, [r7, #15]

  rotation = m % 4; // can't be higher than 3
 80004ce:	79fb      	ldrb	r3, [r7, #7]
 80004d0:	f003 0303 	and.w	r3, r3, #3
 80004d4:	b2da      	uxtb	r2, r3
 80004d6:	4b33      	ldr	r3, [pc, #204]	@ (80005a4 <ST7735_SetRotation+0xe4>)
 80004d8:	701a      	strb	r2, [r3, #0]

  switch (rotation)
 80004da:	4b32      	ldr	r3, [pc, #200]	@ (80005a4 <ST7735_SetRotation+0xe4>)
 80004dc:	781b      	ldrb	r3, [r3, #0]
 80004de:	2b03      	cmp	r3, #3
 80004e0:	d84e      	bhi.n	8000580 <ST7735_SetRotation+0xc0>
 80004e2:	a201      	add	r2, pc, #4	@ (adr r2, 80004e8 <ST7735_SetRotation+0x28>)
 80004e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80004e8:	080004f9 	.word	0x080004f9
 80004ec:	0800051b 	.word	0x0800051b
 80004f0:	0800053d 	.word	0x0800053d
 80004f4:	0800055f 	.word	0x0800055f
  {
  case 0:
#if ST7735_IS_160X80
	  madctl = ST7735_MADCTL_MX | ST7735_MADCTL_MY | ST7735_MADCTL_BGR;
#else
      madctl = ST7735_MADCTL_MX | ST7735_MADCTL_MY | ST7735_MADCTL_RGB;
 80004f8:	23c0      	movs	r3, #192	@ 0xc0
 80004fa:	73fb      	strb	r3, [r7, #15]
      _height = ST7735_HEIGHT;
 80004fc:	4b2a      	ldr	r3, [pc, #168]	@ (80005a8 <ST7735_SetRotation+0xe8>)
 80004fe:	2280      	movs	r2, #128	@ 0x80
 8000500:	801a      	strh	r2, [r3, #0]
      _width = ST7735_WIDTH;
 8000502:	4b2a      	ldr	r3, [pc, #168]	@ (80005ac <ST7735_SetRotation+0xec>)
 8000504:	2280      	movs	r2, #128	@ 0x80
 8000506:	801a      	strh	r2, [r3, #0]
      _xstart = _colstart;
 8000508:	4b29      	ldr	r3, [pc, #164]	@ (80005b0 <ST7735_SetRotation+0xf0>)
 800050a:	781a      	ldrb	r2, [r3, #0]
 800050c:	4b29      	ldr	r3, [pc, #164]	@ (80005b4 <ST7735_SetRotation+0xf4>)
 800050e:	701a      	strb	r2, [r3, #0]
      _ystart = _rowstart;
 8000510:	4b29      	ldr	r3, [pc, #164]	@ (80005b8 <ST7735_SetRotation+0xf8>)
 8000512:	781a      	ldrb	r2, [r3, #0]
 8000514:	4b29      	ldr	r3, [pc, #164]	@ (80005bc <ST7735_SetRotation+0xfc>)
 8000516:	701a      	strb	r2, [r3, #0]
#endif
    break;
 8000518:	e032      	b.n	8000580 <ST7735_SetRotation+0xc0>
  case 1:
#if ST7735_IS_160X80
	  madctl = ST7735_MADCTL_MY | ST7735_MADCTL_MV | ST7735_MADCTL_BGR;
#else
      madctl = ST7735_MADCTL_MY | ST7735_MADCTL_MV | ST7735_MADCTL_RGB;
 800051a:	23a0      	movs	r3, #160	@ 0xa0
 800051c:	73fb      	strb	r3, [r7, #15]
      _width = ST7735_HEIGHT;
 800051e:	4b23      	ldr	r3, [pc, #140]	@ (80005ac <ST7735_SetRotation+0xec>)
 8000520:	2280      	movs	r2, #128	@ 0x80
 8000522:	801a      	strh	r2, [r3, #0]
      _height = ST7735_WIDTH;
 8000524:	4b20      	ldr	r3, [pc, #128]	@ (80005a8 <ST7735_SetRotation+0xe8>)
 8000526:	2280      	movs	r2, #128	@ 0x80
 8000528:	801a      	strh	r2, [r3, #0]
    _ystart = _colstart;
 800052a:	4b21      	ldr	r3, [pc, #132]	@ (80005b0 <ST7735_SetRotation+0xf0>)
 800052c:	781a      	ldrb	r2, [r3, #0]
 800052e:	4b23      	ldr	r3, [pc, #140]	@ (80005bc <ST7735_SetRotation+0xfc>)
 8000530:	701a      	strb	r2, [r3, #0]
    _xstart = _rowstart;
 8000532:	4b21      	ldr	r3, [pc, #132]	@ (80005b8 <ST7735_SetRotation+0xf8>)
 8000534:	781a      	ldrb	r2, [r3, #0]
 8000536:	4b1f      	ldr	r3, [pc, #124]	@ (80005b4 <ST7735_SetRotation+0xf4>)
 8000538:	701a      	strb	r2, [r3, #0]
#endif
    break;
 800053a:	e021      	b.n	8000580 <ST7735_SetRotation+0xc0>
  case 2:
#if ST7735_IS_160X80
	  madctl = ST7735_MADCTL_BGR;
#else
      madctl = ST7735_MADCTL_RGB;
 800053c:	2300      	movs	r3, #0
 800053e:	73fb      	strb	r3, [r7, #15]
      _height = ST7735_HEIGHT;
 8000540:	4b19      	ldr	r3, [pc, #100]	@ (80005a8 <ST7735_SetRotation+0xe8>)
 8000542:	2280      	movs	r2, #128	@ 0x80
 8000544:	801a      	strh	r2, [r3, #0]
      _width = ST7735_WIDTH;
 8000546:	4b19      	ldr	r3, [pc, #100]	@ (80005ac <ST7735_SetRotation+0xec>)
 8000548:	2280      	movs	r2, #128	@ 0x80
 800054a:	801a      	strh	r2, [r3, #0]
    _xstart = _colstart;
 800054c:	4b18      	ldr	r3, [pc, #96]	@ (80005b0 <ST7735_SetRotation+0xf0>)
 800054e:	781a      	ldrb	r2, [r3, #0]
 8000550:	4b18      	ldr	r3, [pc, #96]	@ (80005b4 <ST7735_SetRotation+0xf4>)
 8000552:	701a      	strb	r2, [r3, #0]
    _ystart = _rowstart;
 8000554:	4b18      	ldr	r3, [pc, #96]	@ (80005b8 <ST7735_SetRotation+0xf8>)
 8000556:	781a      	ldrb	r2, [r3, #0]
 8000558:	4b18      	ldr	r3, [pc, #96]	@ (80005bc <ST7735_SetRotation+0xfc>)
 800055a:	701a      	strb	r2, [r3, #0]
#endif
    break;
 800055c:	e010      	b.n	8000580 <ST7735_SetRotation+0xc0>
  case 3:
#if ST7735_IS_160X80
	  madctl = ST7735_MADCTL_MX | ST7735_MADCTL_MV | ST7735_MADCTL_BGR;
#else
      madctl = ST7735_MADCTL_MX | ST7735_MADCTL_MV | ST7735_MADCTL_RGB;
 800055e:	2360      	movs	r3, #96	@ 0x60
 8000560:	73fb      	strb	r3, [r7, #15]
      _width = ST7735_HEIGHT;
 8000562:	4b12      	ldr	r3, [pc, #72]	@ (80005ac <ST7735_SetRotation+0xec>)
 8000564:	2280      	movs	r2, #128	@ 0x80
 8000566:	801a      	strh	r2, [r3, #0]
      _height = ST7735_WIDTH;
 8000568:	4b0f      	ldr	r3, [pc, #60]	@ (80005a8 <ST7735_SetRotation+0xe8>)
 800056a:	2280      	movs	r2, #128	@ 0x80
 800056c:	801a      	strh	r2, [r3, #0]
    _ystart = _colstart;
 800056e:	4b10      	ldr	r3, [pc, #64]	@ (80005b0 <ST7735_SetRotation+0xf0>)
 8000570:	781a      	ldrb	r2, [r3, #0]
 8000572:	4b12      	ldr	r3, [pc, #72]	@ (80005bc <ST7735_SetRotation+0xfc>)
 8000574:	701a      	strb	r2, [r3, #0]
    _xstart = _rowstart;
 8000576:	4b10      	ldr	r3, [pc, #64]	@ (80005b8 <ST7735_SetRotation+0xf8>)
 8000578:	781a      	ldrb	r2, [r3, #0]
 800057a:	4b0e      	ldr	r3, [pc, #56]	@ (80005b4 <ST7735_SetRotation+0xf4>)
 800057c:	701a      	strb	r2, [r3, #0]
#endif
    break;
 800057e:	bf00      	nop
  }
  ST7735_Select();
 8000580:	f7ff fe80 	bl	8000284 <ST7735_Select>
  ST7735_WriteCommand(ST7735_MADCTL);
 8000584:	2036      	movs	r0, #54	@ 0x36
 8000586:	f7ff fea7 	bl	80002d8 <ST7735_WriteCommand>
  ST7735_WriteData(&madctl,1);
 800058a:	f107 030f 	add.w	r3, r7, #15
 800058e:	2101      	movs	r1, #1
 8000590:	4618      	mov	r0, r3
 8000592:	f7ff febb 	bl	800030c <ST7735_WriteData>
  ST7735_Unselect();
 8000596:	f7ff fe80 	bl	800029a <ST7735_Unselect>
}
 800059a:	bf00      	nop
 800059c:	3710      	adds	r7, #16
 800059e:	46bd      	mov	sp, r7
 80005a0:	bd80      	pop	{r7, pc}
 80005a2:	bf00      	nop
 80005a4:	20000034 	.word	0x20000034
 80005a8:	20000032 	.word	0x20000032
 80005ac:	20000030 	.word	0x20000030
 80005b0:	20000035 	.word	0x20000035
 80005b4:	20000037 	.word	0x20000037
 80005b8:	20000036 	.word	0x20000036
 80005bc:	20000038 	.word	0x20000038

080005c0 <ST7735_WriteChar>:
    ST7735_WriteData(data, sizeof(data));

    ST7735_Unselect();
}

void ST7735_WriteChar(uint16_t x, uint16_t y, char ch, FontDef font, uint16_t color, uint16_t bgcolor) {
 80005c0:	b082      	sub	sp, #8
 80005c2:	b590      	push	{r4, r7, lr}
 80005c4:	b089      	sub	sp, #36	@ 0x24
 80005c6:	af00      	add	r7, sp, #0
 80005c8:	637b      	str	r3, [r7, #52]	@ 0x34
 80005ca:	4603      	mov	r3, r0
 80005cc:	80fb      	strh	r3, [r7, #6]
 80005ce:	460b      	mov	r3, r1
 80005d0:	80bb      	strh	r3, [r7, #4]
 80005d2:	4613      	mov	r3, r2
 80005d4:	70fb      	strb	r3, [r7, #3]
    uint32_t i, b, j;

    ST7735_SetAddressWindow(x, y, x+font.width-1, y+font.height-1);
 80005d6:	88fb      	ldrh	r3, [r7, #6]
 80005d8:	b2d8      	uxtb	r0, r3
 80005da:	88bb      	ldrh	r3, [r7, #4]
 80005dc:	b2d9      	uxtb	r1, r3
 80005de:	88fb      	ldrh	r3, [r7, #6]
 80005e0:	b2da      	uxtb	r2, r3
 80005e2:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 80005e6:	4413      	add	r3, r2
 80005e8:	b2db      	uxtb	r3, r3
 80005ea:	3b01      	subs	r3, #1
 80005ec:	b2dc      	uxtb	r4, r3
 80005ee:	88bb      	ldrh	r3, [r7, #4]
 80005f0:	b2da      	uxtb	r2, r3
 80005f2:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 80005f6:	4413      	add	r3, r2
 80005f8:	b2db      	uxtb	r3, r3
 80005fa:	3b01      	subs	r3, #1
 80005fc:	b2db      	uxtb	r3, r3
 80005fe:	4622      	mov	r2, r4
 8000600:	f7ff feea 	bl	80003d8 <ST7735_SetAddressWindow>

    for(i = 0; i < font.height; i++) {
 8000604:	2300      	movs	r3, #0
 8000606:	61fb      	str	r3, [r7, #28]
 8000608:	e043      	b.n	8000692 <ST7735_WriteChar+0xd2>
        b = font.data[(ch - 32) * font.height + i];
 800060a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800060c:	78fb      	ldrb	r3, [r7, #3]
 800060e:	3b20      	subs	r3, #32
 8000610:	f897 1035 	ldrb.w	r1, [r7, #53]	@ 0x35
 8000614:	fb01 f303 	mul.w	r3, r1, r3
 8000618:	4619      	mov	r1, r3
 800061a:	69fb      	ldr	r3, [r7, #28]
 800061c:	440b      	add	r3, r1
 800061e:	005b      	lsls	r3, r3, #1
 8000620:	4413      	add	r3, r2
 8000622:	881b      	ldrh	r3, [r3, #0]
 8000624:	617b      	str	r3, [r7, #20]
        for(j = 0; j < font.width; j++) {
 8000626:	2300      	movs	r3, #0
 8000628:	61bb      	str	r3, [r7, #24]
 800062a:	e029      	b.n	8000680 <ST7735_WriteChar+0xc0>
            if((b << j) & 0x8000)  {
 800062c:	697a      	ldr	r2, [r7, #20]
 800062e:	69bb      	ldr	r3, [r7, #24]
 8000630:	fa02 f303 	lsl.w	r3, r2, r3
 8000634:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000638:	2b00      	cmp	r3, #0
 800063a:	d00e      	beq.n	800065a <ST7735_WriteChar+0x9a>
                uint8_t data[] = { color >> 8, color & 0xFF };
 800063c:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800063e:	0a1b      	lsrs	r3, r3, #8
 8000640:	b29b      	uxth	r3, r3
 8000642:	b2db      	uxtb	r3, r3
 8000644:	743b      	strb	r3, [r7, #16]
 8000646:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8000648:	b2db      	uxtb	r3, r3
 800064a:	747b      	strb	r3, [r7, #17]
                ST7735_WriteData(data, sizeof(data));
 800064c:	f107 0310 	add.w	r3, r7, #16
 8000650:	2102      	movs	r1, #2
 8000652:	4618      	mov	r0, r3
 8000654:	f7ff fe5a 	bl	800030c <ST7735_WriteData>
 8000658:	e00f      	b.n	800067a <ST7735_WriteChar+0xba>
            } else {
                uint8_t data[] = { bgcolor >> 8, bgcolor & 0xFF };
 800065a:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 800065e:	0a1b      	lsrs	r3, r3, #8
 8000660:	b29b      	uxth	r3, r3
 8000662:	b2db      	uxtb	r3, r3
 8000664:	733b      	strb	r3, [r7, #12]
 8000666:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 800066a:	b2db      	uxtb	r3, r3
 800066c:	737b      	strb	r3, [r7, #13]
                ST7735_WriteData(data, sizeof(data));
 800066e:	f107 030c 	add.w	r3, r7, #12
 8000672:	2102      	movs	r1, #2
 8000674:	4618      	mov	r0, r3
 8000676:	f7ff fe49 	bl	800030c <ST7735_WriteData>
        for(j = 0; j < font.width; j++) {
 800067a:	69bb      	ldr	r3, [r7, #24]
 800067c:	3301      	adds	r3, #1
 800067e:	61bb      	str	r3, [r7, #24]
 8000680:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8000684:	461a      	mov	r2, r3
 8000686:	69bb      	ldr	r3, [r7, #24]
 8000688:	4293      	cmp	r3, r2
 800068a:	d3cf      	bcc.n	800062c <ST7735_WriteChar+0x6c>
    for(i = 0; i < font.height; i++) {
 800068c:	69fb      	ldr	r3, [r7, #28]
 800068e:	3301      	adds	r3, #1
 8000690:	61fb      	str	r3, [r7, #28]
 8000692:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8000696:	461a      	mov	r2, r3
 8000698:	69fb      	ldr	r3, [r7, #28]
 800069a:	4293      	cmp	r3, r2
 800069c:	d3b5      	bcc.n	800060a <ST7735_WriteChar+0x4a>
            }
        }
    }
}
 800069e:	bf00      	nop
 80006a0:	bf00      	nop
 80006a2:	3724      	adds	r7, #36	@ 0x24
 80006a4:	46bd      	mov	sp, r7
 80006a6:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 80006aa:	b002      	add	sp, #8
 80006ac:	4770      	bx	lr
	...

080006b0 <ST7735_WriteString>:

void ST7735_WriteString(uint16_t x, uint16_t y, const char* str, FontDef font, uint16_t color, uint16_t bgcolor) {
 80006b0:	b082      	sub	sp, #8
 80006b2:	b580      	push	{r7, lr}
 80006b4:	b086      	sub	sp, #24
 80006b6:	af04      	add	r7, sp, #16
 80006b8:	603a      	str	r2, [r7, #0]
 80006ba:	617b      	str	r3, [r7, #20]
 80006bc:	4603      	mov	r3, r0
 80006be:	80fb      	strh	r3, [r7, #6]
 80006c0:	460b      	mov	r3, r1
 80006c2:	80bb      	strh	r3, [r7, #4]
    ST7735_Select();
 80006c4:	f7ff fdde 	bl	8000284 <ST7735_Select>

    while(*str) {
 80006c8:	e033      	b.n	8000732 <ST7735_WriteString+0x82>
        if(x + font.width >= _width) {
 80006ca:	88fb      	ldrh	r3, [r7, #6]
 80006cc:	7d3a      	ldrb	r2, [r7, #20]
 80006ce:	4413      	add	r3, r2
 80006d0:	4a1f      	ldr	r2, [pc, #124]	@ (8000750 <ST7735_WriteString+0xa0>)
 80006d2:	f9b2 2000 	ldrsh.w	r2, [r2]
 80006d6:	4293      	cmp	r3, r2
 80006d8:	db16      	blt.n	8000708 <ST7735_WriteString+0x58>
            x = 0;
 80006da:	2300      	movs	r3, #0
 80006dc:	80fb      	strh	r3, [r7, #6]
            y += font.height;
 80006de:	7d7b      	ldrb	r3, [r7, #21]
 80006e0:	461a      	mov	r2, r3
 80006e2:	88bb      	ldrh	r3, [r7, #4]
 80006e4:	4413      	add	r3, r2
 80006e6:	80bb      	strh	r3, [r7, #4]
            if(y + font.height >= _height) {
 80006e8:	88bb      	ldrh	r3, [r7, #4]
 80006ea:	7d7a      	ldrb	r2, [r7, #21]
 80006ec:	4413      	add	r3, r2
 80006ee:	4a19      	ldr	r2, [pc, #100]	@ (8000754 <ST7735_WriteString+0xa4>)
 80006f0:	f9b2 2000 	ldrsh.w	r2, [r2]
 80006f4:	4293      	cmp	r3, r2
 80006f6:	da21      	bge.n	800073c <ST7735_WriteString+0x8c>
                break;
            }

            if(*str == ' ') {
 80006f8:	683b      	ldr	r3, [r7, #0]
 80006fa:	781b      	ldrb	r3, [r3, #0]
 80006fc:	2b20      	cmp	r3, #32
 80006fe:	d103      	bne.n	8000708 <ST7735_WriteString+0x58>
                // skip spaces in the beginning of the new line
                str++;
 8000700:	683b      	ldr	r3, [r7, #0]
 8000702:	3301      	adds	r3, #1
 8000704:	603b      	str	r3, [r7, #0]
                continue;
 8000706:	e014      	b.n	8000732 <ST7735_WriteString+0x82>
            }
        }

        ST7735_WriteChar(x, y, *str, font, color, bgcolor);
 8000708:	683b      	ldr	r3, [r7, #0]
 800070a:	781a      	ldrb	r2, [r3, #0]
 800070c:	88b9      	ldrh	r1, [r7, #4]
 800070e:	88f8      	ldrh	r0, [r7, #6]
 8000710:	8c3b      	ldrh	r3, [r7, #32]
 8000712:	9302      	str	r3, [sp, #8]
 8000714:	8bbb      	ldrh	r3, [r7, #28]
 8000716:	9301      	str	r3, [sp, #4]
 8000718:	69bb      	ldr	r3, [r7, #24]
 800071a:	9300      	str	r3, [sp, #0]
 800071c:	697b      	ldr	r3, [r7, #20]
 800071e:	f7ff ff4f 	bl	80005c0 <ST7735_WriteChar>
        x += font.width;
 8000722:	7d3b      	ldrb	r3, [r7, #20]
 8000724:	461a      	mov	r2, r3
 8000726:	88fb      	ldrh	r3, [r7, #6]
 8000728:	4413      	add	r3, r2
 800072a:	80fb      	strh	r3, [r7, #6]
        str++;
 800072c:	683b      	ldr	r3, [r7, #0]
 800072e:	3301      	adds	r3, #1
 8000730:	603b      	str	r3, [r7, #0]
    while(*str) {
 8000732:	683b      	ldr	r3, [r7, #0]
 8000734:	781b      	ldrb	r3, [r3, #0]
 8000736:	2b00      	cmp	r3, #0
 8000738:	d1c7      	bne.n	80006ca <ST7735_WriteString+0x1a>
 800073a:	e000      	b.n	800073e <ST7735_WriteString+0x8e>
                break;
 800073c:	bf00      	nop
    }

    ST7735_Unselect();
 800073e:	f7ff fdac 	bl	800029a <ST7735_Unselect>
}
 8000742:	bf00      	nop
 8000744:	3708      	adds	r7, #8
 8000746:	46bd      	mov	sp, r7
 8000748:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800074c:	b002      	add	sp, #8
 800074e:	4770      	bx	lr
 8000750:	20000030 	.word	0x20000030
 8000754:	20000032 	.word	0x20000032

08000758 <ST7735_FillRectangle>:

void ST7735_FillRectangle(uint16_t x, uint16_t y, uint16_t w, uint16_t h, uint16_t color)
{
 8000758:	b590      	push	{r4, r7, lr}
 800075a:	b085      	sub	sp, #20
 800075c:	af00      	add	r7, sp, #0
 800075e:	4604      	mov	r4, r0
 8000760:	4608      	mov	r0, r1
 8000762:	4611      	mov	r1, r2
 8000764:	461a      	mov	r2, r3
 8000766:	4623      	mov	r3, r4
 8000768:	80fb      	strh	r3, [r7, #6]
 800076a:	4603      	mov	r3, r0
 800076c:	80bb      	strh	r3, [r7, #4]
 800076e:	460b      	mov	r3, r1
 8000770:	807b      	strh	r3, [r7, #2]
 8000772:	4613      	mov	r3, r2
 8000774:	803b      	strh	r3, [r7, #0]
    if((x >= _width) || (y >= _height)) return;
 8000776:	88fb      	ldrh	r3, [r7, #6]
 8000778:	4a38      	ldr	r2, [pc, #224]	@ (800085c <ST7735_FillRectangle+0x104>)
 800077a:	f9b2 2000 	ldrsh.w	r2, [r2]
 800077e:	4293      	cmp	r3, r2
 8000780:	da67      	bge.n	8000852 <ST7735_FillRectangle+0xfa>
 8000782:	88bb      	ldrh	r3, [r7, #4]
 8000784:	4a36      	ldr	r2, [pc, #216]	@ (8000860 <ST7735_FillRectangle+0x108>)
 8000786:	f9b2 2000 	ldrsh.w	r2, [r2]
 800078a:	4293      	cmp	r3, r2
 800078c:	da61      	bge.n	8000852 <ST7735_FillRectangle+0xfa>
    if((x + w - 1) >= _width) w = _width - x;
 800078e:	88fa      	ldrh	r2, [r7, #6]
 8000790:	887b      	ldrh	r3, [r7, #2]
 8000792:	4413      	add	r3, r2
 8000794:	4a31      	ldr	r2, [pc, #196]	@ (800085c <ST7735_FillRectangle+0x104>)
 8000796:	f9b2 2000 	ldrsh.w	r2, [r2]
 800079a:	4293      	cmp	r3, r2
 800079c:	dd06      	ble.n	80007ac <ST7735_FillRectangle+0x54>
 800079e:	4b2f      	ldr	r3, [pc, #188]	@ (800085c <ST7735_FillRectangle+0x104>)
 80007a0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80007a4:	b29a      	uxth	r2, r3
 80007a6:	88fb      	ldrh	r3, [r7, #6]
 80007a8:	1ad3      	subs	r3, r2, r3
 80007aa:	807b      	strh	r3, [r7, #2]
    if((y + h - 1) >= _height) h = _height - y;
 80007ac:	88ba      	ldrh	r2, [r7, #4]
 80007ae:	883b      	ldrh	r3, [r7, #0]
 80007b0:	4413      	add	r3, r2
 80007b2:	4a2b      	ldr	r2, [pc, #172]	@ (8000860 <ST7735_FillRectangle+0x108>)
 80007b4:	f9b2 2000 	ldrsh.w	r2, [r2]
 80007b8:	4293      	cmp	r3, r2
 80007ba:	dd06      	ble.n	80007ca <ST7735_FillRectangle+0x72>
 80007bc:	4b28      	ldr	r3, [pc, #160]	@ (8000860 <ST7735_FillRectangle+0x108>)
 80007be:	f9b3 3000 	ldrsh.w	r3, [r3]
 80007c2:	b29a      	uxth	r2, r3
 80007c4:	88bb      	ldrh	r3, [r7, #4]
 80007c6:	1ad3      	subs	r3, r2, r3
 80007c8:	803b      	strh	r3, [r7, #0]

    ST7735_Select();
 80007ca:	f7ff fd5b 	bl	8000284 <ST7735_Select>
    ST7735_SetAddressWindow(x, y, x+w-1, y+h-1);
 80007ce:	88fb      	ldrh	r3, [r7, #6]
 80007d0:	b2d8      	uxtb	r0, r3
 80007d2:	88bb      	ldrh	r3, [r7, #4]
 80007d4:	b2d9      	uxtb	r1, r3
 80007d6:	88fb      	ldrh	r3, [r7, #6]
 80007d8:	b2da      	uxtb	r2, r3
 80007da:	887b      	ldrh	r3, [r7, #2]
 80007dc:	b2db      	uxtb	r3, r3
 80007de:	4413      	add	r3, r2
 80007e0:	b2db      	uxtb	r3, r3
 80007e2:	3b01      	subs	r3, #1
 80007e4:	b2dc      	uxtb	r4, r3
 80007e6:	88bb      	ldrh	r3, [r7, #4]
 80007e8:	b2da      	uxtb	r2, r3
 80007ea:	883b      	ldrh	r3, [r7, #0]
 80007ec:	b2db      	uxtb	r3, r3
 80007ee:	4413      	add	r3, r2
 80007f0:	b2db      	uxtb	r3, r3
 80007f2:	3b01      	subs	r3, #1
 80007f4:	b2db      	uxtb	r3, r3
 80007f6:	4622      	mov	r2, r4
 80007f8:	f7ff fdee 	bl	80003d8 <ST7735_SetAddressWindow>

    uint8_t data[] = { color >> 8, color & 0xFF };
 80007fc:	8c3b      	ldrh	r3, [r7, #32]
 80007fe:	0a1b      	lsrs	r3, r3, #8
 8000800:	b29b      	uxth	r3, r3
 8000802:	b2db      	uxtb	r3, r3
 8000804:	733b      	strb	r3, [r7, #12]
 8000806:	8c3b      	ldrh	r3, [r7, #32]
 8000808:	b2db      	uxtb	r3, r3
 800080a:	737b      	strb	r3, [r7, #13]
    HAL_GPIO_WritePin(DC_PORT, DC_PIN, GPIO_PIN_SET);
 800080c:	2201      	movs	r2, #1
 800080e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000812:	4814      	ldr	r0, [pc, #80]	@ (8000864 <ST7735_FillRectangle+0x10c>)
 8000814:	f001 fa08 	bl	8001c28 <HAL_GPIO_WritePin>
    for(y = h; y > 0; y--) {
 8000818:	883b      	ldrh	r3, [r7, #0]
 800081a:	80bb      	strh	r3, [r7, #4]
 800081c:	e013      	b.n	8000846 <ST7735_FillRectangle+0xee>
        for(x = w; x > 0; x--) {
 800081e:	887b      	ldrh	r3, [r7, #2]
 8000820:	80fb      	strh	r3, [r7, #6]
 8000822:	e00a      	b.n	800083a <ST7735_FillRectangle+0xe2>
				{

				}
			#endif
			#ifdef WITHOUT_DMA
				HAL_SPI_Transmit(&ST7735_SPI_PORT, data, sizeof(data), HAL_MAX_DELAY);
 8000824:	f107 010c 	add.w	r1, r7, #12
 8000828:	f04f 33ff 	mov.w	r3, #4294967295
 800082c:	2202      	movs	r2, #2
 800082e:	480e      	ldr	r0, [pc, #56]	@ (8000868 <ST7735_FillRectangle+0x110>)
 8000830:	f002 f899 	bl	8002966 <HAL_SPI_Transmit>
        for(x = w; x > 0; x--) {
 8000834:	88fb      	ldrh	r3, [r7, #6]
 8000836:	3b01      	subs	r3, #1
 8000838:	80fb      	strh	r3, [r7, #6]
 800083a:	88fb      	ldrh	r3, [r7, #6]
 800083c:	2b00      	cmp	r3, #0
 800083e:	d1f1      	bne.n	8000824 <ST7735_FillRectangle+0xcc>
    for(y = h; y > 0; y--) {
 8000840:	88bb      	ldrh	r3, [r7, #4]
 8000842:	3b01      	subs	r3, #1
 8000844:	80bb      	strh	r3, [r7, #4]
 8000846:	88bb      	ldrh	r3, [r7, #4]
 8000848:	2b00      	cmp	r3, #0
 800084a:	d1e8      	bne.n	800081e <ST7735_FillRectangle+0xc6>
			#endif
        }
    }

    ST7735_Unselect();
 800084c:	f7ff fd25 	bl	800029a <ST7735_Unselect>
 8000850:	e000      	b.n	8000854 <ST7735_FillRectangle+0xfc>
    if((x >= _width) || (y >= _height)) return;
 8000852:	bf00      	nop
}
 8000854:	3714      	adds	r7, #20
 8000856:	46bd      	mov	sp, r7
 8000858:	bd90      	pop	{r4, r7, pc}
 800085a:	bf00      	nop
 800085c:	20000030 	.word	0x20000030
 8000860:	20000032 	.word	0x20000032
 8000864:	48000400 	.word	0x48000400
 8000868:	2000003c 	.word	0x2000003c

0800086c <HAL_GPIO_EXTI_Callback>:
/* USER CODE BEGIN 0 */

/* Interrupts *****************************************************************/
// GPIO Callback
// Diese Callback Funktion wird beim drücken des Taster B1 aufgerufen
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 800086c:	b580      	push	{r7, lr}
 800086e:	b082      	sub	sp, #8
 8000870:	af00      	add	r7, sp, #0
 8000872:	4603      	mov	r3, r0
 8000874:	80fb      	strh	r3, [r7, #6]
	if (handler_state == IDLE && button_flag == 0) {
 8000876:	4b17      	ldr	r3, [pc, #92]	@ (80008d4 <HAL_GPIO_EXTI_Callback+0x68>)
 8000878:	781b      	ldrb	r3, [r3, #0]
 800087a:	2b00      	cmp	r3, #0
 800087c:	d10a      	bne.n	8000894 <HAL_GPIO_EXTI_Callback+0x28>
 800087e:	4b16      	ldr	r3, [pc, #88]	@ (80008d8 <HAL_GPIO_EXTI_Callback+0x6c>)
 8000880:	781b      	ldrb	r3, [r3, #0]
 8000882:	2b00      	cmp	r3, #0
 8000884:	d106      	bne.n	8000894 <HAL_GPIO_EXTI_Callback+0x28>
		set_handler_state(ON1);
 8000886:	2001      	movs	r0, #1
 8000888:	f000 fc7c 	bl	8001184 <set_handler_state>
		// Start Timer 17
		HAL_TIM_Base_Start_IT(&htim17);
 800088c:	4813      	ldr	r0, [pc, #76]	@ (80008dc <HAL_GPIO_EXTI_Callback+0x70>)
 800088e:	f002 fb9b 	bl	8002fc8 <HAL_TIM_Base_Start_IT>
		HAL_TIM_Base_Start_IT(&htim17);
	} else {
		set_handler_state(IDLE);
		button_flag = 0;
	}
}
 8000892:	e01b      	b.n	80008cc <HAL_GPIO_EXTI_Callback+0x60>
	} else if (handler_state == ON1) {
 8000894:	4b0f      	ldr	r3, [pc, #60]	@ (80008d4 <HAL_GPIO_EXTI_Callback+0x68>)
 8000896:	781b      	ldrb	r3, [r3, #0]
 8000898:	2b01      	cmp	r3, #1
 800089a:	d106      	bne.n	80008aa <HAL_GPIO_EXTI_Callback+0x3e>
		set_handler_state(ON2);
 800089c:	2002      	movs	r0, #2
 800089e:	f000 fc71 	bl	8001184 <set_handler_state>
		HAL_TIM_Base_Start_IT(&htim17);
 80008a2:	480e      	ldr	r0, [pc, #56]	@ (80008dc <HAL_GPIO_EXTI_Callback+0x70>)
 80008a4:	f002 fb90 	bl	8002fc8 <HAL_TIM_Base_Start_IT>
}
 80008a8:	e010      	b.n	80008cc <HAL_GPIO_EXTI_Callback+0x60>
	} else if (handler_state == ON2) {
 80008aa:	4b0a      	ldr	r3, [pc, #40]	@ (80008d4 <HAL_GPIO_EXTI_Callback+0x68>)
 80008ac:	781b      	ldrb	r3, [r3, #0]
 80008ae:	2b02      	cmp	r3, #2
 80008b0:	d106      	bne.n	80008c0 <HAL_GPIO_EXTI_Callback+0x54>
		set_handler_state(ON1);
 80008b2:	2001      	movs	r0, #1
 80008b4:	f000 fc66 	bl	8001184 <set_handler_state>
		HAL_TIM_Base_Start_IT(&htim17);
 80008b8:	4808      	ldr	r0, [pc, #32]	@ (80008dc <HAL_GPIO_EXTI_Callback+0x70>)
 80008ba:	f002 fb85 	bl	8002fc8 <HAL_TIM_Base_Start_IT>
}
 80008be:	e005      	b.n	80008cc <HAL_GPIO_EXTI_Callback+0x60>
		set_handler_state(IDLE);
 80008c0:	2000      	movs	r0, #0
 80008c2:	f000 fc5f 	bl	8001184 <set_handler_state>
		button_flag = 0;
 80008c6:	4b04      	ldr	r3, [pc, #16]	@ (80008d8 <HAL_GPIO_EXTI_Callback+0x6c>)
 80008c8:	2200      	movs	r2, #0
 80008ca:	701a      	strb	r2, [r3, #0]
}
 80008cc:	bf00      	nop
 80008ce:	3708      	adds	r7, #8
 80008d0:	46bd      	mov	sp, r7
 80008d2:	bd80      	pop	{r7, pc}
 80008d4:	20000199 	.word	0x20000199
 80008d8:	20000198 	.word	0x20000198
 80008dc:	2000014c 	.word	0x2000014c

080008e0 <HAL_TIM_PeriodElapsedCallback>:

// Timer Callback
// Diese Callback Funktion wird immer nach erreichen des Timer maximums aufgerufen
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 80008e0:	b580      	push	{r7, lr}
 80008e2:	b082      	sub	sp, #8
 80008e4:	af00      	add	r7, sp, #0
 80008e6:	6078      	str	r0, [r7, #4]
	// Überprüfe welcher Timer diese callback Funktion aufruft
	if (htim == &htim16) {
 80008e8:	687b      	ldr	r3, [r7, #4]
 80008ea:	4a16      	ldr	r2, [pc, #88]	@ (8000944 <HAL_TIM_PeriodElapsedCallback+0x64>)
 80008ec:	4293      	cmp	r3, r2
 80008ee:	d10b      	bne.n	8000908 <HAL_TIM_PeriodElapsedCallback+0x28>
		// Toggle PC3 alle 100ms
		HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_3);
 80008f0:	2108      	movs	r1, #8
 80008f2:	4815      	ldr	r0, [pc, #84]	@ (8000948 <HAL_TIM_PeriodElapsedCallback+0x68>)
 80008f4:	f001 f9b0 	bl	8001c58 <HAL_GPIO_TogglePin>
		// Handler Zeit um 100ms erhöhen
		if (handler_state == ON2) {
 80008f8:	4b14      	ldr	r3, [pc, #80]	@ (800094c <HAL_TIM_PeriodElapsedCallback+0x6c>)
 80008fa:	781b      	ldrb	r3, [r3, #0]
 80008fc:	2b02      	cmp	r3, #2
 80008fe:	d11c      	bne.n	800093a <HAL_TIM_PeriodElapsedCallback+0x5a>
			inc_handler_currentTime(100);
 8000900:	2064      	movs	r0, #100	@ 0x64
 8000902:	f000 fc5d 	bl	80011c0 <inc_handler_currentTime>
			button_flag = 1;
		}
		// Toggle PC4 alle 1s
		HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_4);
	}
}
 8000906:	e018      	b.n	800093a <HAL_TIM_PeriodElapsedCallback+0x5a>
	} else if (htim == &htim17) {
 8000908:	687b      	ldr	r3, [r7, #4]
 800090a:	4a11      	ldr	r2, [pc, #68]	@ (8000950 <HAL_TIM_PeriodElapsedCallback+0x70>)
 800090c:	4293      	cmp	r3, r2
 800090e:	d114      	bne.n	800093a <HAL_TIM_PeriodElapsedCallback+0x5a>
		if (HAL_GPIO_ReadPin(B1, B1_PIN)) {
 8000910:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000914:	480c      	ldr	r0, [pc, #48]	@ (8000948 <HAL_TIM_PeriodElapsedCallback+0x68>)
 8000916:	f001 f96f 	bl	8001bf8 <HAL_GPIO_ReadPin>
 800091a:	4603      	mov	r3, r0
 800091c:	2b00      	cmp	r3, #0
 800091e:	d008      	beq.n	8000932 <HAL_TIM_PeriodElapsedCallback+0x52>
			set_handler_state(IDLE);
 8000920:	2000      	movs	r0, #0
 8000922:	f000 fc2f 	bl	8001184 <set_handler_state>
			HAL_TIM_Base_Stop_IT(&htim17);
 8000926:	480a      	ldr	r0, [pc, #40]	@ (8000950 <HAL_TIM_PeriodElapsedCallback+0x70>)
 8000928:	f002 fbc6 	bl	80030b8 <HAL_TIM_Base_Stop_IT>
			button_flag = 1;
 800092c:	4b09      	ldr	r3, [pc, #36]	@ (8000954 <HAL_TIM_PeriodElapsedCallback+0x74>)
 800092e:	2201      	movs	r2, #1
 8000930:	701a      	strb	r2, [r3, #0]
		HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_4);
 8000932:	2110      	movs	r1, #16
 8000934:	4804      	ldr	r0, [pc, #16]	@ (8000948 <HAL_TIM_PeriodElapsedCallback+0x68>)
 8000936:	f001 f98f 	bl	8001c58 <HAL_GPIO_TogglePin>
}
 800093a:	bf00      	nop
 800093c:	3708      	adds	r7, #8
 800093e:	46bd      	mov	sp, r7
 8000940:	bd80      	pop	{r7, pc}
 8000942:	bf00      	nop
 8000944:	20000100 	.word	0x20000100
 8000948:	48000800 	.word	0x48000800
 800094c:	20000199 	.word	0x20000199
 8000950:	2000014c 	.word	0x2000014c
 8000954:	20000198 	.word	0x20000198

08000958 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000958:	b580      	push	{r7, lr}
 800095a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800095c:	f000 fc6d 	bl	800123a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000960:	f000 f81c 	bl	800099c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000964:	f000 f91e 	bl	8000ba4 <MX_GPIO_Init>
  MX_DMA_Init();
 8000968:	f000 f8f2 	bl	8000b50 <MX_DMA_Init>
  MX_SPI1_Init();
 800096c:	f000 f862 	bl	8000a34 <MX_SPI1_Init>
  MX_TIM16_Init();
 8000970:	f000 f89e 	bl	8000ab0 <MX_TIM16_Init>
  MX_TIM17_Init();
 8000974:	f000 f8c4 	bl	8000b00 <MX_TIM17_Init>
  /* USER CODE BEGIN 2 */

	// Display Init
	ST7735_Init(1);
 8000978:	2001      	movs	r0, #1
 800097a:	f7ff fd75 	bl	8000468 <ST7735_Init>
	fillScreen(BLACK);
 800097e:	2000      	movs	r0, #0
 8000980:	f7ff fc66 	bl	8000250 <fillScreen>

	// Start Timer 16
	HAL_TIM_Base_Start_IT(&htim16); // Starte Timer 16 im Interrupt Modus
 8000984:	4804      	ldr	r0, [pc, #16]	@ (8000998 <main+0x40>)
 8000986:	f002 fb1f 	bl	8002fc8 <HAL_TIM_Base_Start_IT>

	// Set first State
	set_handler_state(IDLE);
 800098a:	2000      	movs	r0, #0
 800098c:	f000 fbfa 	bl	8001184 <set_handler_state>
	while (1) {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
		// Run StateMachine
		handler_task();
 8000990:	f000 fbec 	bl	800116c <handler_task>
 8000994:	e7fc      	b.n	8000990 <main+0x38>
 8000996:	bf00      	nop
 8000998:	20000100 	.word	0x20000100

0800099c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800099c:	b580      	push	{r7, lr}
 800099e:	b094      	sub	sp, #80	@ 0x50
 80009a0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80009a2:	f107 0318 	add.w	r3, r7, #24
 80009a6:	2238      	movs	r2, #56	@ 0x38
 80009a8:	2100      	movs	r1, #0
 80009aa:	4618      	mov	r0, r3
 80009ac:	f002 fe24 	bl	80035f8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80009b0:	1d3b      	adds	r3, r7, #4
 80009b2:	2200      	movs	r2, #0
 80009b4:	601a      	str	r2, [r3, #0]
 80009b6:	605a      	str	r2, [r3, #4]
 80009b8:	609a      	str	r2, [r3, #8]
 80009ba:	60da      	str	r2, [r3, #12]
 80009bc:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80009be:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80009c2:	f001 f97b 	bl	8001cbc <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80009c6:	2302      	movs	r3, #2
 80009c8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80009ca:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80009ce:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80009d0:	2340      	movs	r3, #64	@ 0x40
 80009d2:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80009d4:	2302      	movs	r3, #2
 80009d6:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80009d8:	2302      	movs	r3, #2
 80009da:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 80009dc:	2304      	movs	r3, #4
 80009de:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 75;
 80009e0:	234b      	movs	r3, #75	@ 0x4b
 80009e2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80009e4:	2302      	movs	r3, #2
 80009e6:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80009e8:	2302      	movs	r3, #2
 80009ea:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80009ec:	2302      	movs	r3, #2
 80009ee:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80009f0:	f107 0318 	add.w	r3, r7, #24
 80009f4:	4618      	mov	r0, r3
 80009f6:	f001 fa15 	bl	8001e24 <HAL_RCC_OscConfig>
 80009fa:	4603      	mov	r3, r0
 80009fc:	2b00      	cmp	r3, #0
 80009fe:	d001      	beq.n	8000a04 <SystemClock_Config+0x68>
  {
    Error_Handler();
 8000a00:	f000 f96a 	bl	8000cd8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a04:	230f      	movs	r3, #15
 8000a06:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000a08:	2303      	movs	r3, #3
 8000a0a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000a0c:	2300      	movs	r3, #0
 8000a0e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000a10:	2300      	movs	r3, #0
 8000a12:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000a14:	2300      	movs	r3, #0
 8000a16:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000a18:	1d3b      	adds	r3, r7, #4
 8000a1a:	2104      	movs	r1, #4
 8000a1c:	4618      	mov	r0, r3
 8000a1e:	f001 fd13 	bl	8002448 <HAL_RCC_ClockConfig>
 8000a22:	4603      	mov	r3, r0
 8000a24:	2b00      	cmp	r3, #0
 8000a26:	d001      	beq.n	8000a2c <SystemClock_Config+0x90>
  {
    Error_Handler();
 8000a28:	f000 f956 	bl	8000cd8 <Error_Handler>
  }
}
 8000a2c:	bf00      	nop
 8000a2e:	3750      	adds	r7, #80	@ 0x50
 8000a30:	46bd      	mov	sp, r7
 8000a32:	bd80      	pop	{r7, pc}

08000a34 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000a34:	b580      	push	{r7, lr}
 8000a36:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000a38:	4b1b      	ldr	r3, [pc, #108]	@ (8000aa8 <MX_SPI1_Init+0x74>)
 8000a3a:	4a1c      	ldr	r2, [pc, #112]	@ (8000aac <MX_SPI1_Init+0x78>)
 8000a3c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000a3e:	4b1a      	ldr	r3, [pc, #104]	@ (8000aa8 <MX_SPI1_Init+0x74>)
 8000a40:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000a44:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_1LINE;
 8000a46:	4b18      	ldr	r3, [pc, #96]	@ (8000aa8 <MX_SPI1_Init+0x74>)
 8000a48:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8000a4c:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000a4e:	4b16      	ldr	r3, [pc, #88]	@ (8000aa8 <MX_SPI1_Init+0x74>)
 8000a50:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8000a54:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000a56:	4b14      	ldr	r3, [pc, #80]	@ (8000aa8 <MX_SPI1_Init+0x74>)
 8000a58:	2200      	movs	r2, #0
 8000a5a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000a5c:	4b12      	ldr	r3, [pc, #72]	@ (8000aa8 <MX_SPI1_Init+0x74>)
 8000a5e:	2200      	movs	r2, #0
 8000a60:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000a62:	4b11      	ldr	r3, [pc, #68]	@ (8000aa8 <MX_SPI1_Init+0x74>)
 8000a64:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000a68:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8000a6a:	4b0f      	ldr	r3, [pc, #60]	@ (8000aa8 <MX_SPI1_Init+0x74>)
 8000a6c:	2210      	movs	r2, #16
 8000a6e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000a70:	4b0d      	ldr	r3, [pc, #52]	@ (8000aa8 <MX_SPI1_Init+0x74>)
 8000a72:	2200      	movs	r2, #0
 8000a74:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000a76:	4b0c      	ldr	r3, [pc, #48]	@ (8000aa8 <MX_SPI1_Init+0x74>)
 8000a78:	2200      	movs	r2, #0
 8000a7a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000a7c:	4b0a      	ldr	r3, [pc, #40]	@ (8000aa8 <MX_SPI1_Init+0x74>)
 8000a7e:	2200      	movs	r2, #0
 8000a80:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000a82:	4b09      	ldr	r3, [pc, #36]	@ (8000aa8 <MX_SPI1_Init+0x74>)
 8000a84:	2207      	movs	r2, #7
 8000a86:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000a88:	4b07      	ldr	r3, [pc, #28]	@ (8000aa8 <MX_SPI1_Init+0x74>)
 8000a8a:	2200      	movs	r2, #0
 8000a8c:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000a8e:	4b06      	ldr	r3, [pc, #24]	@ (8000aa8 <MX_SPI1_Init+0x74>)
 8000a90:	2208      	movs	r2, #8
 8000a92:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000a94:	4804      	ldr	r0, [pc, #16]	@ (8000aa8 <MX_SPI1_Init+0x74>)
 8000a96:	f001 febb 	bl	8002810 <HAL_SPI_Init>
 8000a9a:	4603      	mov	r3, r0
 8000a9c:	2b00      	cmp	r3, #0
 8000a9e:	d001      	beq.n	8000aa4 <MX_SPI1_Init+0x70>
  {
    Error_Handler();
 8000aa0:	f000 f91a 	bl	8000cd8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000aa4:	bf00      	nop
 8000aa6:	bd80      	pop	{r7, pc}
 8000aa8:	2000003c 	.word	0x2000003c
 8000aac:	40013000 	.word	0x40013000

08000ab0 <MX_TIM16_Init>:
  * @brief TIM16 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM16_Init(void)
{
 8000ab0:	b580      	push	{r7, lr}
 8000ab2:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 8000ab4:	4b10      	ldr	r3, [pc, #64]	@ (8000af8 <MX_TIM16_Init+0x48>)
 8000ab6:	4a11      	ldr	r2, [pc, #68]	@ (8000afc <MX_TIM16_Init+0x4c>)
 8000ab8:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 15000 - 1;
 8000aba:	4b0f      	ldr	r3, [pc, #60]	@ (8000af8 <MX_TIM16_Init+0x48>)
 8000abc:	f643 2297 	movw	r2, #14999	@ 0x3a97
 8000ac0:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ac2:	4b0d      	ldr	r3, [pc, #52]	@ (8000af8 <MX_TIM16_Init+0x48>)
 8000ac4:	2200      	movs	r2, #0
 8000ac6:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 1000;
 8000ac8:	4b0b      	ldr	r3, [pc, #44]	@ (8000af8 <MX_TIM16_Init+0x48>)
 8000aca:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000ace:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000ad0:	4b09      	ldr	r3, [pc, #36]	@ (8000af8 <MX_TIM16_Init+0x48>)
 8000ad2:	2200      	movs	r2, #0
 8000ad4:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 8000ad6:	4b08      	ldr	r3, [pc, #32]	@ (8000af8 <MX_TIM16_Init+0x48>)
 8000ad8:	2200      	movs	r2, #0
 8000ada:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000adc:	4b06      	ldr	r3, [pc, #24]	@ (8000af8 <MX_TIM16_Init+0x48>)
 8000ade:	2200      	movs	r2, #0
 8000ae0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8000ae2:	4805      	ldr	r0, [pc, #20]	@ (8000af8 <MX_TIM16_Init+0x48>)
 8000ae4:	f002 fa18 	bl	8002f18 <HAL_TIM_Base_Init>
 8000ae8:	4603      	mov	r3, r0
 8000aea:	2b00      	cmp	r3, #0
 8000aec:	d001      	beq.n	8000af2 <MX_TIM16_Init+0x42>
  {
    Error_Handler();
 8000aee:	f000 f8f3 	bl	8000cd8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 8000af2:	bf00      	nop
 8000af4:	bd80      	pop	{r7, pc}
 8000af6:	bf00      	nop
 8000af8:	20000100 	.word	0x20000100
 8000afc:	40014400 	.word	0x40014400

08000b00 <MX_TIM17_Init>:
  * @brief TIM17 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM17_Init(void)
{
 8000b00:	b580      	push	{r7, lr}
 8000b02:	af00      	add	r7, sp, #0
  /* USER CODE END TIM17_Init 0 */

  /* USER CODE BEGIN TIM17_Init 1 */

  /* USER CODE END TIM17_Init 1 */
  htim17.Instance = TIM17;
 8000b04:	4b10      	ldr	r3, [pc, #64]	@ (8000b48 <MX_TIM17_Init+0x48>)
 8000b06:	4a11      	ldr	r2, [pc, #68]	@ (8000b4c <MX_TIM17_Init+0x4c>)
 8000b08:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 15000 - 1;
 8000b0a:	4b0f      	ldr	r3, [pc, #60]	@ (8000b48 <MX_TIM17_Init+0x48>)
 8000b0c:	f643 2297 	movw	r2, #14999	@ 0x3a97
 8000b10:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b12:	4b0d      	ldr	r3, [pc, #52]	@ (8000b48 <MX_TIM17_Init+0x48>)
 8000b14:	2200      	movs	r2, #0
 8000b16:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 20000;
 8000b18:	4b0b      	ldr	r3, [pc, #44]	@ (8000b48 <MX_TIM17_Init+0x48>)
 8000b1a:	f644 6220 	movw	r2, #20000	@ 0x4e20
 8000b1e:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000b20:	4b09      	ldr	r3, [pc, #36]	@ (8000b48 <MX_TIM17_Init+0x48>)
 8000b22:	2200      	movs	r2, #0
 8000b24:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 8000b26:	4b08      	ldr	r3, [pc, #32]	@ (8000b48 <MX_TIM17_Init+0x48>)
 8000b28:	2200      	movs	r2, #0
 8000b2a:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000b2c:	4b06      	ldr	r3, [pc, #24]	@ (8000b48 <MX_TIM17_Init+0x48>)
 8000b2e:	2200      	movs	r2, #0
 8000b30:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 8000b32:	4805      	ldr	r0, [pc, #20]	@ (8000b48 <MX_TIM17_Init+0x48>)
 8000b34:	f002 f9f0 	bl	8002f18 <HAL_TIM_Base_Init>
 8000b38:	4603      	mov	r3, r0
 8000b3a:	2b00      	cmp	r3, #0
 8000b3c:	d001      	beq.n	8000b42 <MX_TIM17_Init+0x42>
  {
    Error_Handler();
 8000b3e:	f000 f8cb 	bl	8000cd8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM17_Init 2 */

  /* USER CODE END TIM17_Init 2 */

}
 8000b42:	bf00      	nop
 8000b44:	bd80      	pop	{r7, pc}
 8000b46:	bf00      	nop
 8000b48:	2000014c 	.word	0x2000014c
 8000b4c:	40014800 	.word	0x40014800

08000b50 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000b50:	b580      	push	{r7, lr}
 8000b52:	b082      	sub	sp, #8
 8000b54:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8000b56:	4b12      	ldr	r3, [pc, #72]	@ (8000ba0 <MX_DMA_Init+0x50>)
 8000b58:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000b5a:	4a11      	ldr	r2, [pc, #68]	@ (8000ba0 <MX_DMA_Init+0x50>)
 8000b5c:	f043 0304 	orr.w	r3, r3, #4
 8000b60:	6493      	str	r3, [r2, #72]	@ 0x48
 8000b62:	4b0f      	ldr	r3, [pc, #60]	@ (8000ba0 <MX_DMA_Init+0x50>)
 8000b64:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000b66:	f003 0304 	and.w	r3, r3, #4
 8000b6a:	607b      	str	r3, [r7, #4]
 8000b6c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000b6e:	4b0c      	ldr	r3, [pc, #48]	@ (8000ba0 <MX_DMA_Init+0x50>)
 8000b70:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000b72:	4a0b      	ldr	r2, [pc, #44]	@ (8000ba0 <MX_DMA_Init+0x50>)
 8000b74:	f043 0301 	orr.w	r3, r3, #1
 8000b78:	6493      	str	r3, [r2, #72]	@ 0x48
 8000b7a:	4b09      	ldr	r3, [pc, #36]	@ (8000ba0 <MX_DMA_Init+0x50>)
 8000b7c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000b7e:	f003 0301 	and.w	r3, r3, #1
 8000b82:	603b      	str	r3, [r7, #0]
 8000b84:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000b86:	2200      	movs	r2, #0
 8000b88:	2100      	movs	r1, #0
 8000b8a:	200b      	movs	r0, #11
 8000b8c:	f000 fcc3 	bl	8001516 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000b90:	200b      	movs	r0, #11
 8000b92:	f000 fcda 	bl	800154a <HAL_NVIC_EnableIRQ>

}
 8000b96:	bf00      	nop
 8000b98:	3708      	adds	r7, #8
 8000b9a:	46bd      	mov	sp, r7
 8000b9c:	bd80      	pop	{r7, pc}
 8000b9e:	bf00      	nop
 8000ba0:	40021000 	.word	0x40021000

08000ba4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000ba4:	b580      	push	{r7, lr}
 8000ba6:	b08a      	sub	sp, #40	@ 0x28
 8000ba8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000baa:	f107 0314 	add.w	r3, r7, #20
 8000bae:	2200      	movs	r2, #0
 8000bb0:	601a      	str	r2, [r3, #0]
 8000bb2:	605a      	str	r2, [r3, #4]
 8000bb4:	609a      	str	r2, [r3, #8]
 8000bb6:	60da      	str	r2, [r3, #12]
 8000bb8:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000bba:	4b44      	ldr	r3, [pc, #272]	@ (8000ccc <MX_GPIO_Init+0x128>)
 8000bbc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000bbe:	4a43      	ldr	r2, [pc, #268]	@ (8000ccc <MX_GPIO_Init+0x128>)
 8000bc0:	f043 0304 	orr.w	r3, r3, #4
 8000bc4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000bc6:	4b41      	ldr	r3, [pc, #260]	@ (8000ccc <MX_GPIO_Init+0x128>)
 8000bc8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000bca:	f003 0304 	and.w	r3, r3, #4
 8000bce:	613b      	str	r3, [r7, #16]
 8000bd0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000bd2:	4b3e      	ldr	r3, [pc, #248]	@ (8000ccc <MX_GPIO_Init+0x128>)
 8000bd4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000bd6:	4a3d      	ldr	r2, [pc, #244]	@ (8000ccc <MX_GPIO_Init+0x128>)
 8000bd8:	f043 0320 	orr.w	r3, r3, #32
 8000bdc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000bde:	4b3b      	ldr	r3, [pc, #236]	@ (8000ccc <MX_GPIO_Init+0x128>)
 8000be0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000be2:	f003 0320 	and.w	r3, r3, #32
 8000be6:	60fb      	str	r3, [r7, #12]
 8000be8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bea:	4b38      	ldr	r3, [pc, #224]	@ (8000ccc <MX_GPIO_Init+0x128>)
 8000bec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000bee:	4a37      	ldr	r2, [pc, #220]	@ (8000ccc <MX_GPIO_Init+0x128>)
 8000bf0:	f043 0301 	orr.w	r3, r3, #1
 8000bf4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000bf6:	4b35      	ldr	r3, [pc, #212]	@ (8000ccc <MX_GPIO_Init+0x128>)
 8000bf8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000bfa:	f003 0301 	and.w	r3, r3, #1
 8000bfe:	60bb      	str	r3, [r7, #8]
 8000c00:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c02:	4b32      	ldr	r3, [pc, #200]	@ (8000ccc <MX_GPIO_Init+0x128>)
 8000c04:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c06:	4a31      	ldr	r2, [pc, #196]	@ (8000ccc <MX_GPIO_Init+0x128>)
 8000c08:	f043 0302 	orr.w	r3, r3, #2
 8000c0c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000c0e:	4b2f      	ldr	r3, [pc, #188]	@ (8000ccc <MX_GPIO_Init+0x128>)
 8000c10:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c12:	f003 0302 	and.w	r3, r3, #2
 8000c16:	607b      	str	r3, [r7, #4]
 8000c18:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3|GPIO_PIN_4, GPIO_PIN_RESET);
 8000c1a:	2200      	movs	r2, #0
 8000c1c:	2118      	movs	r1, #24
 8000c1e:	482c      	ldr	r0, [pc, #176]	@ (8000cd0 <MX_GPIO_Init+0x12c>)
 8000c20:	f001 f802 	bl	8001c28 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5|GPIO_PIN_6|NMOS2_Pin|NMOS1_Pin
 8000c24:	2200      	movs	r2, #0
 8000c26:	f248 31e0 	movw	r1, #33760	@ 0x83e0
 8000c2a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000c2e:	f000 fffb 	bl	8001c28 <HAL_GPIO_WritePin>
                          |NMOS3_Pin|GPIO_PIN_15, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10|NMOS4_Pin, GPIO_PIN_RESET);
 8000c32:	2200      	movs	r2, #0
 8000c34:	f44f 4188 	mov.w	r1, #17408	@ 0x4400
 8000c38:	4826      	ldr	r0, [pc, #152]	@ (8000cd4 <MX_GPIO_Init+0x130>)
 8000c3a:	f000 fff5 	bl	8001c28 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000c3e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000c42:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000c44:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000c48:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c4a:	2300      	movs	r3, #0
 8000c4c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c4e:	f107 0314 	add.w	r3, r7, #20
 8000c52:	4619      	mov	r1, r3
 8000c54:	481e      	ldr	r0, [pc, #120]	@ (8000cd0 <MX_GPIO_Init+0x12c>)
 8000c56:	f000 fe4d 	bl	80018f4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC3 PC4 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 8000c5a:	2318      	movs	r3, #24
 8000c5c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c5e:	2301      	movs	r3, #1
 8000c60:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c62:	2300      	movs	r3, #0
 8000c64:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c66:	2300      	movs	r3, #0
 8000c68:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c6a:	f107 0314 	add.w	r3, r7, #20
 8000c6e:	4619      	mov	r1, r3
 8000c70:	4817      	ldr	r0, [pc, #92]	@ (8000cd0 <MX_GPIO_Init+0x12c>)
 8000c72:	f000 fe3f 	bl	80018f4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA5 PA6 NMOS2_Pin NMOS1_Pin
                           NMOS3_Pin PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|NMOS2_Pin|NMOS1_Pin
 8000c76:	f248 33e0 	movw	r3, #33760	@ 0x83e0
 8000c7a:	617b      	str	r3, [r7, #20]
                          |NMOS3_Pin|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c7c:	2301      	movs	r3, #1
 8000c7e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c80:	2300      	movs	r3, #0
 8000c82:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c84:	2300      	movs	r3, #0
 8000c86:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c88:	f107 0314 	add.w	r3, r7, #20
 8000c8c:	4619      	mov	r1, r3
 8000c8e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000c92:	f000 fe2f 	bl	80018f4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB10 NMOS4_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_10|NMOS4_Pin;
 8000c96:	f44f 4388 	mov.w	r3, #17408	@ 0x4400
 8000c9a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c9c:	2301      	movs	r3, #1
 8000c9e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ca0:	2300      	movs	r3, #0
 8000ca2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ca4:	2300      	movs	r3, #0
 8000ca6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ca8:	f107 0314 	add.w	r3, r7, #20
 8000cac:	4619      	mov	r1, r3
 8000cae:	4809      	ldr	r0, [pc, #36]	@ (8000cd4 <MX_GPIO_Init+0x130>)
 8000cb0:	f000 fe20 	bl	80018f4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	2100      	movs	r1, #0
 8000cb8:	2028      	movs	r0, #40	@ 0x28
 8000cba:	f000 fc2c 	bl	8001516 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000cbe:	2028      	movs	r0, #40	@ 0x28
 8000cc0:	f000 fc43 	bl	800154a <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000cc4:	bf00      	nop
 8000cc6:	3728      	adds	r7, #40	@ 0x28
 8000cc8:	46bd      	mov	sp, r7
 8000cca:	bd80      	pop	{r7, pc}
 8000ccc:	40021000 	.word	0x40021000
 8000cd0:	48000800 	.word	0x48000800
 8000cd4:	48000400 	.word	0x48000400

08000cd8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000cd8:	b480      	push	{r7}
 8000cda:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000cdc:	b672      	cpsid	i
}
 8000cde:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8000ce0:	bf00      	nop
 8000ce2:	e7fd      	b.n	8000ce0 <Error_Handler+0x8>

08000ce4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ce4:	b580      	push	{r7, lr}
 8000ce6:	b082      	sub	sp, #8
 8000ce8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000cea:	4b0f      	ldr	r3, [pc, #60]	@ (8000d28 <HAL_MspInit+0x44>)
 8000cec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000cee:	4a0e      	ldr	r2, [pc, #56]	@ (8000d28 <HAL_MspInit+0x44>)
 8000cf0:	f043 0301 	orr.w	r3, r3, #1
 8000cf4:	6613      	str	r3, [r2, #96]	@ 0x60
 8000cf6:	4b0c      	ldr	r3, [pc, #48]	@ (8000d28 <HAL_MspInit+0x44>)
 8000cf8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000cfa:	f003 0301 	and.w	r3, r3, #1
 8000cfe:	607b      	str	r3, [r7, #4]
 8000d00:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d02:	4b09      	ldr	r3, [pc, #36]	@ (8000d28 <HAL_MspInit+0x44>)
 8000d04:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000d06:	4a08      	ldr	r2, [pc, #32]	@ (8000d28 <HAL_MspInit+0x44>)
 8000d08:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000d0c:	6593      	str	r3, [r2, #88]	@ 0x58
 8000d0e:	4b06      	ldr	r3, [pc, #24]	@ (8000d28 <HAL_MspInit+0x44>)
 8000d10:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000d12:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000d16:	603b      	str	r3, [r7, #0]
 8000d18:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8000d1a:	f001 f873 	bl	8001e04 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d1e:	bf00      	nop
 8000d20:	3708      	adds	r7, #8
 8000d22:	46bd      	mov	sp, r7
 8000d24:	bd80      	pop	{r7, pc}
 8000d26:	bf00      	nop
 8000d28:	40021000 	.word	0x40021000

08000d2c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000d2c:	b580      	push	{r7, lr}
 8000d2e:	b08a      	sub	sp, #40	@ 0x28
 8000d30:	af00      	add	r7, sp, #0
 8000d32:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d34:	f107 0314 	add.w	r3, r7, #20
 8000d38:	2200      	movs	r2, #0
 8000d3a:	601a      	str	r2, [r3, #0]
 8000d3c:	605a      	str	r2, [r3, #4]
 8000d3e:	609a      	str	r2, [r3, #8]
 8000d40:	60da      	str	r2, [r3, #12]
 8000d42:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	681b      	ldr	r3, [r3, #0]
 8000d48:	4a2b      	ldr	r2, [pc, #172]	@ (8000df8 <HAL_SPI_MspInit+0xcc>)
 8000d4a:	4293      	cmp	r3, r2
 8000d4c:	d150      	bne.n	8000df0 <HAL_SPI_MspInit+0xc4>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000d4e:	4b2b      	ldr	r3, [pc, #172]	@ (8000dfc <HAL_SPI_MspInit+0xd0>)
 8000d50:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000d52:	4a2a      	ldr	r2, [pc, #168]	@ (8000dfc <HAL_SPI_MspInit+0xd0>)
 8000d54:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000d58:	6613      	str	r3, [r2, #96]	@ 0x60
 8000d5a:	4b28      	ldr	r3, [pc, #160]	@ (8000dfc <HAL_SPI_MspInit+0xd0>)
 8000d5c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000d5e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000d62:	613b      	str	r3, [r7, #16]
 8000d64:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d66:	4b25      	ldr	r3, [pc, #148]	@ (8000dfc <HAL_SPI_MspInit+0xd0>)
 8000d68:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d6a:	4a24      	ldr	r2, [pc, #144]	@ (8000dfc <HAL_SPI_MspInit+0xd0>)
 8000d6c:	f043 0302 	orr.w	r3, r3, #2
 8000d70:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000d72:	4b22      	ldr	r3, [pc, #136]	@ (8000dfc <HAL_SPI_MspInit+0xd0>)
 8000d74:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d76:	f003 0302 	and.w	r3, r3, #2
 8000d7a:	60fb      	str	r3, [r7, #12]
 8000d7c:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_5;
 8000d7e:	2328      	movs	r3, #40	@ 0x28
 8000d80:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d82:	2302      	movs	r3, #2
 8000d84:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d86:	2300      	movs	r3, #0
 8000d88:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d8a:	2300      	movs	r3, #0
 8000d8c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000d8e:	2305      	movs	r3, #5
 8000d90:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d92:	f107 0314 	add.w	r3, r7, #20
 8000d96:	4619      	mov	r1, r3
 8000d98:	4819      	ldr	r0, [pc, #100]	@ (8000e00 <HAL_SPI_MspInit+0xd4>)
 8000d9a:	f000 fdab 	bl	80018f4 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Channel1;
 8000d9e:	4b19      	ldr	r3, [pc, #100]	@ (8000e04 <HAL_SPI_MspInit+0xd8>)
 8000da0:	4a19      	ldr	r2, [pc, #100]	@ (8000e08 <HAL_SPI_MspInit+0xdc>)
 8000da2:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Request = DMA_REQUEST_SPI1_TX;
 8000da4:	4b17      	ldr	r3, [pc, #92]	@ (8000e04 <HAL_SPI_MspInit+0xd8>)
 8000da6:	220b      	movs	r2, #11
 8000da8:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000daa:	4b16      	ldr	r3, [pc, #88]	@ (8000e04 <HAL_SPI_MspInit+0xd8>)
 8000dac:	2210      	movs	r2, #16
 8000dae:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000db0:	4b14      	ldr	r3, [pc, #80]	@ (8000e04 <HAL_SPI_MspInit+0xd8>)
 8000db2:	2200      	movs	r2, #0
 8000db4:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000db6:	4b13      	ldr	r3, [pc, #76]	@ (8000e04 <HAL_SPI_MspInit+0xd8>)
 8000db8:	2280      	movs	r2, #128	@ 0x80
 8000dba:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000dbc:	4b11      	ldr	r3, [pc, #68]	@ (8000e04 <HAL_SPI_MspInit+0xd8>)
 8000dbe:	2200      	movs	r2, #0
 8000dc0:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000dc2:	4b10      	ldr	r3, [pc, #64]	@ (8000e04 <HAL_SPI_MspInit+0xd8>)
 8000dc4:	2200      	movs	r2, #0
 8000dc6:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8000dc8:	4b0e      	ldr	r3, [pc, #56]	@ (8000e04 <HAL_SPI_MspInit+0xd8>)
 8000dca:	2200      	movs	r2, #0
 8000dcc:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8000dce:	4b0d      	ldr	r3, [pc, #52]	@ (8000e04 <HAL_SPI_MspInit+0xd8>)
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8000dd4:	480b      	ldr	r0, [pc, #44]	@ (8000e04 <HAL_SPI_MspInit+0xd8>)
 8000dd6:	f000 fbd3 	bl	8001580 <HAL_DMA_Init>
 8000dda:	4603      	mov	r3, r0
 8000ddc:	2b00      	cmp	r3, #0
 8000dde:	d001      	beq.n	8000de4 <HAL_SPI_MspInit+0xb8>
    {
      Error_Handler();
 8000de0:	f7ff ff7a 	bl	8000cd8 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 8000de4:	687b      	ldr	r3, [r7, #4]
 8000de6:	4a07      	ldr	r2, [pc, #28]	@ (8000e04 <HAL_SPI_MspInit+0xd8>)
 8000de8:	655a      	str	r2, [r3, #84]	@ 0x54
 8000dea:	4a06      	ldr	r2, [pc, #24]	@ (8000e04 <HAL_SPI_MspInit+0xd8>)
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	6293      	str	r3, [r2, #40]	@ 0x28
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8000df0:	bf00      	nop
 8000df2:	3728      	adds	r7, #40	@ 0x28
 8000df4:	46bd      	mov	sp, r7
 8000df6:	bd80      	pop	{r7, pc}
 8000df8:	40013000 	.word	0x40013000
 8000dfc:	40021000 	.word	0x40021000
 8000e00:	48000400 	.word	0x48000400
 8000e04:	200000a0 	.word	0x200000a0
 8000e08:	40020008 	.word	0x40020008

08000e0c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000e0c:	b580      	push	{r7, lr}
 8000e0e:	b084      	sub	sp, #16
 8000e10:	af00      	add	r7, sp, #0
 8000e12:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM16)
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	681b      	ldr	r3, [r3, #0]
 8000e18:	4a1a      	ldr	r2, [pc, #104]	@ (8000e84 <HAL_TIM_Base_MspInit+0x78>)
 8000e1a:	4293      	cmp	r3, r2
 8000e1c:	d114      	bne.n	8000e48 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM16_MspInit 0 */

  /* USER CODE END TIM16_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM16_CLK_ENABLE();
 8000e1e:	4b1a      	ldr	r3, [pc, #104]	@ (8000e88 <HAL_TIM_Base_MspInit+0x7c>)
 8000e20:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000e22:	4a19      	ldr	r2, [pc, #100]	@ (8000e88 <HAL_TIM_Base_MspInit+0x7c>)
 8000e24:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000e28:	6613      	str	r3, [r2, #96]	@ 0x60
 8000e2a:	4b17      	ldr	r3, [pc, #92]	@ (8000e88 <HAL_TIM_Base_MspInit+0x7c>)
 8000e2c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000e2e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000e32:	60fb      	str	r3, [r7, #12]
 8000e34:	68fb      	ldr	r3, [r7, #12]
    /* TIM16 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 8000e36:	2200      	movs	r2, #0
 8000e38:	2100      	movs	r1, #0
 8000e3a:	2019      	movs	r0, #25
 8000e3c:	f000 fb6b 	bl	8001516 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8000e40:	2019      	movs	r0, #25
 8000e42:	f000 fb82 	bl	800154a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM17_MspInit 1 */

  /* USER CODE END TIM17_MspInit 1 */
  }

}
 8000e46:	e018      	b.n	8000e7a <HAL_TIM_Base_MspInit+0x6e>
  else if(htim_base->Instance==TIM17)
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	681b      	ldr	r3, [r3, #0]
 8000e4c:	4a0f      	ldr	r2, [pc, #60]	@ (8000e8c <HAL_TIM_Base_MspInit+0x80>)
 8000e4e:	4293      	cmp	r3, r2
 8000e50:	d113      	bne.n	8000e7a <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM17_CLK_ENABLE();
 8000e52:	4b0d      	ldr	r3, [pc, #52]	@ (8000e88 <HAL_TIM_Base_MspInit+0x7c>)
 8000e54:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000e56:	4a0c      	ldr	r2, [pc, #48]	@ (8000e88 <HAL_TIM_Base_MspInit+0x7c>)
 8000e58:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000e5c:	6613      	str	r3, [r2, #96]	@ 0x60
 8000e5e:	4b0a      	ldr	r3, [pc, #40]	@ (8000e88 <HAL_TIM_Base_MspInit+0x7c>)
 8000e60:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000e62:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000e66:	60bb      	str	r3, [r7, #8]
 8000e68:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, 0, 0);
 8000e6a:	2200      	movs	r2, #0
 8000e6c:	2100      	movs	r1, #0
 8000e6e:	201a      	movs	r0, #26
 8000e70:	f000 fb51 	bl	8001516 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 8000e74:	201a      	movs	r0, #26
 8000e76:	f000 fb68 	bl	800154a <HAL_NVIC_EnableIRQ>
}
 8000e7a:	bf00      	nop
 8000e7c:	3710      	adds	r7, #16
 8000e7e:	46bd      	mov	sp, r7
 8000e80:	bd80      	pop	{r7, pc}
 8000e82:	bf00      	nop
 8000e84:	40014400 	.word	0x40014400
 8000e88:	40021000 	.word	0x40021000
 8000e8c:	40014800 	.word	0x40014800

08000e90 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e90:	b480      	push	{r7}
 8000e92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000e94:	bf00      	nop
 8000e96:	e7fd      	b.n	8000e94 <NMI_Handler+0x4>

08000e98 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e98:	b480      	push	{r7}
 8000e9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e9c:	bf00      	nop
 8000e9e:	e7fd      	b.n	8000e9c <HardFault_Handler+0x4>

08000ea0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000ea0:	b480      	push	{r7}
 8000ea2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ea4:	bf00      	nop
 8000ea6:	e7fd      	b.n	8000ea4 <MemManage_Handler+0x4>

08000ea8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000ea8:	b480      	push	{r7}
 8000eaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000eac:	bf00      	nop
 8000eae:	e7fd      	b.n	8000eac <BusFault_Handler+0x4>

08000eb0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000eb0:	b480      	push	{r7}
 8000eb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000eb4:	bf00      	nop
 8000eb6:	e7fd      	b.n	8000eb4 <UsageFault_Handler+0x4>

08000eb8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000eb8:	b480      	push	{r7}
 8000eba:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000ebc:	bf00      	nop
 8000ebe:	46bd      	mov	sp, r7
 8000ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec4:	4770      	bx	lr

08000ec6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000ec6:	b480      	push	{r7}
 8000ec8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000eca:	bf00      	nop
 8000ecc:	46bd      	mov	sp, r7
 8000ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed2:	4770      	bx	lr

08000ed4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000ed4:	b480      	push	{r7}
 8000ed6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000ed8:	bf00      	nop
 8000eda:	46bd      	mov	sp, r7
 8000edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ee0:	4770      	bx	lr

08000ee2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000ee2:	b580      	push	{r7, lr}
 8000ee4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000ee6:	f000 f9fb 	bl	80012e0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000eea:	bf00      	nop
 8000eec:	bd80      	pop	{r7, pc}
	...

08000ef0 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8000ef4:	4802      	ldr	r0, [pc, #8]	@ (8000f00 <DMA1_Channel1_IRQHandler+0x10>)
 8000ef6:	f000 fbeb 	bl	80016d0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8000efa:	bf00      	nop
 8000efc:	bd80      	pop	{r7, pc}
 8000efe:	bf00      	nop
 8000f00:	200000a0 	.word	0x200000a0

08000f04 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8000f04:	b580      	push	{r7, lr}
 8000f06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim16);
 8000f08:	4802      	ldr	r0, [pc, #8]	@ (8000f14 <TIM1_UP_TIM16_IRQHandler+0x10>)
 8000f0a:	f002 f904 	bl	8003116 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8000f0e:	bf00      	nop
 8000f10:	bd80      	pop	{r7, pc}
 8000f12:	bf00      	nop
 8000f14:	20000100 	.word	0x20000100

08000f18 <TIM1_TRG_COM_TIM17_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM17 global interrupt.
  */
void TIM1_TRG_COM_TIM17_IRQHandler(void)
{
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim17);
 8000f1c:	4802      	ldr	r0, [pc, #8]	@ (8000f28 <TIM1_TRG_COM_TIM17_IRQHandler+0x10>)
 8000f1e:	f002 f8fa 	bl	8003116 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 1 */
}
 8000f22:	bf00      	nop
 8000f24:	bd80      	pop	{r7, pc}
 8000f26:	bf00      	nop
 8000f28:	2000014c 	.word	0x2000014c

08000f2c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8000f30:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8000f34:	f000 feaa 	bl	8001c8c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000f38:	bf00      	nop
 8000f3a:	bd80      	pop	{r7, pc}

08000f3c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000f3c:	b480      	push	{r7}
 8000f3e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000f40:	4b06      	ldr	r3, [pc, #24]	@ (8000f5c <SystemInit+0x20>)
 8000f42:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000f46:	4a05      	ldr	r2, [pc, #20]	@ (8000f5c <SystemInit+0x20>)
 8000f48:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000f4c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000f50:	bf00      	nop
 8000f52:	46bd      	mov	sp, r7
 8000f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f58:	4770      	bx	lr
 8000f5a:	bf00      	nop
 8000f5c:	e000ed00 	.word	0xe000ed00

08000f60 <enter_handler_state>:
/* VARIABLES ***********************************************************************************************************/
uint8_t handler_state;
uint8_t prev_handler_state;
uint16_t time_val = 0;

void enter_handler_state(int state) {
 8000f60:	b580      	push	{r7, lr}
 8000f62:	b086      	sub	sp, #24
 8000f64:	af04      	add	r7, sp, #16
 8000f66:	6078      	str	r0, [r7, #4]
	switch (state) {
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	2b02      	cmp	r3, #2
 8000f6c:	d071      	beq.n	8001052 <enter_handler_state+0xf2>
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	2b02      	cmp	r3, #2
 8000f72:	f300 809d 	bgt.w	80010b0 <enter_handler_state+0x150>
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	2b00      	cmp	r3, #0
 8000f7a:	d003      	beq.n	8000f84 <enter_handler_state+0x24>
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	2b01      	cmp	r3, #1
 8000f80:	d035      	beq.n	8000fee <enter_handler_state+0x8e>
		HAL_GPIO_WritePin(NMOS2, NMOS2_PIN, GPIO_PIN_SET);
		HAL_GPIO_WritePin(NMOS3, NMOS3_PIN, GPIO_PIN_SET);
		break;
		//--------------------------------------------------------------------------------------
	default:
		break;
 8000f82:	e095      	b.n	80010b0 <enter_handler_state+0x150>
		HAL_GPIO_WritePin(LD2, LD2_PIN, GPIO_PIN_RESET);
 8000f84:	2200      	movs	r2, #0
 8000f86:	2120      	movs	r1, #32
 8000f88:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f8c:	f000 fe4c 	bl	8001c28 <HAL_GPIO_WritePin>
		handler_state = IDLE;
 8000f90:	4b4a      	ldr	r3, [pc, #296]	@ (80010bc <enter_handler_state+0x15c>)
 8000f92:	2200      	movs	r2, #0
 8000f94:	701a      	strb	r2, [r3, #0]
		fillScreen(BLACK);
 8000f96:	2000      	movs	r0, #0
 8000f98:	f7ff f95a 	bl	8000250 <fillScreen>
		ST7735_WriteString(0, 0, "State: IDLE", Font_7x10, GREEN, BLACK);
 8000f9c:	4b48      	ldr	r3, [pc, #288]	@ (80010c0 <enter_handler_state+0x160>)
 8000f9e:	2200      	movs	r2, #0
 8000fa0:	9202      	str	r2, [sp, #8]
 8000fa2:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 8000fa6:	9201      	str	r2, [sp, #4]
 8000fa8:	685a      	ldr	r2, [r3, #4]
 8000faa:	9200      	str	r2, [sp, #0]
 8000fac:	681b      	ldr	r3, [r3, #0]
 8000fae:	4a45      	ldr	r2, [pc, #276]	@ (80010c4 <enter_handler_state+0x164>)
 8000fb0:	2100      	movs	r1, #0
 8000fb2:	2000      	movs	r0, #0
 8000fb4:	f7ff fb7c 	bl	80006b0 <ST7735_WriteString>
		HAL_GPIO_WritePin(NMOS1, NMOS1_PIN, GPIO_PIN_RESET);
 8000fb8:	2200      	movs	r2, #0
 8000fba:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000fbe:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000fc2:	f000 fe31 	bl	8001c28 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(NMOS2, NMOS2_PIN, GPIO_PIN_RESET);
 8000fc6:	2200      	movs	r2, #0
 8000fc8:	2180      	movs	r1, #128	@ 0x80
 8000fca:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000fce:	f000 fe2b 	bl	8001c28 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(NMOS3, NMOS3_PIN, GPIO_PIN_RESET);
 8000fd2:	2200      	movs	r2, #0
 8000fd4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000fd8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000fdc:	f000 fe24 	bl	8001c28 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(NMOS4, NMOS4_PIN, GPIO_PIN_RESET);
 8000fe0:	2200      	movs	r2, #0
 8000fe2:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000fe6:	4838      	ldr	r0, [pc, #224]	@ (80010c8 <enter_handler_state+0x168>)
 8000fe8:	f000 fe1e 	bl	8001c28 <HAL_GPIO_WritePin>
		break;
 8000fec:	e061      	b.n	80010b2 <enter_handler_state+0x152>
		HAL_GPIO_WritePin(LD2, LD2_PIN, GPIO_PIN_SET);
 8000fee:	2201      	movs	r2, #1
 8000ff0:	2120      	movs	r1, #32
 8000ff2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000ff6:	f000 fe17 	bl	8001c28 <HAL_GPIO_WritePin>
		fillScreen(BLACK);
 8000ffa:	2000      	movs	r0, #0
 8000ffc:	f7ff f928 	bl	8000250 <fillScreen>
		ST7735_WriteString(0, 0, "State: ON1", Font_7x10, GREEN, BLACK);
 8001000:	4b2f      	ldr	r3, [pc, #188]	@ (80010c0 <enter_handler_state+0x160>)
 8001002:	2200      	movs	r2, #0
 8001004:	9202      	str	r2, [sp, #8]
 8001006:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 800100a:	9201      	str	r2, [sp, #4]
 800100c:	685a      	ldr	r2, [r3, #4]
 800100e:	9200      	str	r2, [sp, #0]
 8001010:	681b      	ldr	r3, [r3, #0]
 8001012:	4a2e      	ldr	r2, [pc, #184]	@ (80010cc <enter_handler_state+0x16c>)
 8001014:	2100      	movs	r1, #0
 8001016:	2000      	movs	r0, #0
 8001018:	f7ff fb4a 	bl	80006b0 <ST7735_WriteString>
		HAL_GPIO_WritePin(NMOS1, NMOS1_PIN, GPIO_PIN_SET);
 800101c:	2201      	movs	r2, #1
 800101e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001022:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001026:	f000 fdff 	bl	8001c28 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(NMOS4, NMOS4_PIN, GPIO_PIN_SET);
 800102a:	2201      	movs	r2, #1
 800102c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001030:	4825      	ldr	r0, [pc, #148]	@ (80010c8 <enter_handler_state+0x168>)
 8001032:	f000 fdf9 	bl	8001c28 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(NMOS2, NMOS2_PIN, GPIO_PIN_RESET);
 8001036:	2200      	movs	r2, #0
 8001038:	2180      	movs	r1, #128	@ 0x80
 800103a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800103e:	f000 fdf3 	bl	8001c28 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(NMOS3, NMOS3_PIN, GPIO_PIN_RESET);
 8001042:	2200      	movs	r2, #0
 8001044:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001048:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800104c:	f000 fdec 	bl	8001c28 <HAL_GPIO_WritePin>
		break;
 8001050:	e02f      	b.n	80010b2 <enter_handler_state+0x152>
		time_val = 0;
 8001052:	4b1f      	ldr	r3, [pc, #124]	@ (80010d0 <enter_handler_state+0x170>)
 8001054:	2200      	movs	r2, #0
 8001056:	801a      	strh	r2, [r3, #0]
		fillScreen(BLACK);
 8001058:	2000      	movs	r0, #0
 800105a:	f7ff f8f9 	bl	8000250 <fillScreen>
		ST7735_WriteString(0, 0, "State: ON2", Font_7x10, GREEN, BLACK);
 800105e:	4b18      	ldr	r3, [pc, #96]	@ (80010c0 <enter_handler_state+0x160>)
 8001060:	2200      	movs	r2, #0
 8001062:	9202      	str	r2, [sp, #8]
 8001064:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 8001068:	9201      	str	r2, [sp, #4]
 800106a:	685a      	ldr	r2, [r3, #4]
 800106c:	9200      	str	r2, [sp, #0]
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	4a18      	ldr	r2, [pc, #96]	@ (80010d4 <enter_handler_state+0x174>)
 8001072:	2100      	movs	r1, #0
 8001074:	2000      	movs	r0, #0
 8001076:	f7ff fb1b 	bl	80006b0 <ST7735_WriteString>
		HAL_GPIO_WritePin(NMOS1, NMOS1_PIN, GPIO_PIN_RESET);
 800107a:	2200      	movs	r2, #0
 800107c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001080:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001084:	f000 fdd0 	bl	8001c28 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(NMOS4, NMOS4_PIN, GPIO_PIN_RESET);
 8001088:	2200      	movs	r2, #0
 800108a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800108e:	480e      	ldr	r0, [pc, #56]	@ (80010c8 <enter_handler_state+0x168>)
 8001090:	f000 fdca 	bl	8001c28 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(NMOS2, NMOS2_PIN, GPIO_PIN_SET);
 8001094:	2201      	movs	r2, #1
 8001096:	2180      	movs	r1, #128	@ 0x80
 8001098:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800109c:	f000 fdc4 	bl	8001c28 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(NMOS3, NMOS3_PIN, GPIO_PIN_SET);
 80010a0:	2201      	movs	r2, #1
 80010a2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80010a6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80010aa:	f000 fdbd 	bl	8001c28 <HAL_GPIO_WritePin>
		break;
 80010ae:	e000      	b.n	80010b2 <enter_handler_state+0x152>
		break;
 80010b0:	bf00      	nop
		//--------------------------------------------------------------------------------------
	}
}
 80010b2:	bf00      	nop
 80010b4:	3708      	adds	r7, #8
 80010b6:	46bd      	mov	sp, r7
 80010b8:	bd80      	pop	{r7, pc}
 80010ba:	bf00      	nop
 80010bc:	20000199 	.word	0x20000199
 80010c0:	20000000 	.word	0x20000000
 80010c4:	08003668 	.word	0x08003668
 80010c8:	48000400 	.word	0x48000400
 80010cc:	08003674 	.word	0x08003674
 80010d0:	2000019c 	.word	0x2000019c
 80010d4:	08003680 	.word	0x08003680

080010d8 <exec_handler_state>:

//-----------------------------------------------------------------------------------------------------------------------

void exec_handler_state(int state) {
 80010d8:	b580      	push	{r7, lr}
 80010da:	b082      	sub	sp, #8
 80010dc:	af00      	add	r7, sp, #0
 80010de:	6078      	str	r0, [r7, #4]
	switch (state) {
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	2b02      	cmp	r3, #2
 80010e4:	d009      	beq.n	80010fa <exec_handler_state+0x22>
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	2b02      	cmp	r3, #2
 80010ea:	dc13      	bgt.n	8001114 <exec_handler_state+0x3c>
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	2b00      	cmp	r3, #0
 80010f0:	d012      	beq.n	8001118 <exec_handler_state+0x40>
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	2b01      	cmp	r3, #1
 80010f6:	d011      	beq.n	800111c <exec_handler_state+0x44>
			time_val = 0;
		}
		break;
		//--------------------------------------------------------------------------------------
	default:
		break;
 80010f8:	e00c      	b.n	8001114 <exec_handler_state+0x3c>
		if (time_val > 250) {
 80010fa:	4b0c      	ldr	r3, [pc, #48]	@ (800112c <exec_handler_state+0x54>)
 80010fc:	881b      	ldrh	r3, [r3, #0]
 80010fe:	2bfa      	cmp	r3, #250	@ 0xfa
 8001100:	d90e      	bls.n	8001120 <exec_handler_state+0x48>
			HAL_GPIO_TogglePin(LD2, LD2_PIN);
 8001102:	2120      	movs	r1, #32
 8001104:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001108:	f000 fda6 	bl	8001c58 <HAL_GPIO_TogglePin>
			time_val = 0;
 800110c:	4b07      	ldr	r3, [pc, #28]	@ (800112c <exec_handler_state+0x54>)
 800110e:	2200      	movs	r2, #0
 8001110:	801a      	strh	r2, [r3, #0]
		break;
 8001112:	e005      	b.n	8001120 <exec_handler_state+0x48>
		break;
 8001114:	bf00      	nop
 8001116:	e004      	b.n	8001122 <exec_handler_state+0x4a>
		break;
 8001118:	bf00      	nop
 800111a:	e002      	b.n	8001122 <exec_handler_state+0x4a>
		break;
 800111c:	bf00      	nop
 800111e:	e000      	b.n	8001122 <exec_handler_state+0x4a>
		break;
 8001120:	bf00      	nop
		//--------------------------------------------------------------------------------------
	}
}
 8001122:	bf00      	nop
 8001124:	3708      	adds	r7, #8
 8001126:	46bd      	mov	sp, r7
 8001128:	bd80      	pop	{r7, pc}
 800112a:	bf00      	nop
 800112c:	2000019c 	.word	0x2000019c

08001130 <leave_handler_state>:

//-----------------------------------------------------------------------------------------------------------------------

void leave_handler_state(int state) {
 8001130:	b480      	push	{r7}
 8001132:	b083      	sub	sp, #12
 8001134:	af00      	add	r7, sp, #0
 8001136:	6078      	str	r0, [r7, #4]
	switch (state) {
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	2b02      	cmp	r3, #2
 800113c:	d009      	beq.n	8001152 <leave_handler_state+0x22>
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	2b02      	cmp	r3, #2
 8001142:	dc08      	bgt.n	8001156 <leave_handler_state+0x26>
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	2b00      	cmp	r3, #0
 8001148:	d007      	beq.n	800115a <leave_handler_state+0x2a>
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	2b01      	cmp	r3, #1
 800114e:	d006      	beq.n	800115e <leave_handler_state+0x2e>
		//--------------------------------------------------------------------------------------
	case ON2:
		break;
		//--------------------------------------------------------------------------------------
	default:
		break;
 8001150:	e001      	b.n	8001156 <leave_handler_state+0x26>
		break;
 8001152:	bf00      	nop
 8001154:	e004      	b.n	8001160 <leave_handler_state+0x30>
		break;
 8001156:	bf00      	nop
 8001158:	e002      	b.n	8001160 <leave_handler_state+0x30>
		break;
 800115a:	bf00      	nop
 800115c:	e000      	b.n	8001160 <leave_handler_state+0x30>
		break;
 800115e:	bf00      	nop
		//--------------------------------------------------------------------------------------
	}
}
 8001160:	bf00      	nop
 8001162:	370c      	adds	r7, #12
 8001164:	46bd      	mov	sp, r7
 8001166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800116a:	4770      	bx	lr

0800116c <handler_task>:

//-----------------------------------------------------------------------------------------------------------------------

void handler_task(void) {
 800116c:	b580      	push	{r7, lr}
 800116e:	af00      	add	r7, sp, #0
	exec_handler_state(handler_state);
 8001170:	4b03      	ldr	r3, [pc, #12]	@ (8001180 <handler_task+0x14>)
 8001172:	781b      	ldrb	r3, [r3, #0]
 8001174:	4618      	mov	r0, r3
 8001176:	f7ff ffaf 	bl	80010d8 <exec_handler_state>
}
 800117a:	bf00      	nop
 800117c:	bd80      	pop	{r7, pc}
 800117e:	bf00      	nop
 8001180:	20000199 	.word	0x20000199

08001184 <set_handler_state>:

void set_handler_state(uint8_t state) {
 8001184:	b580      	push	{r7, lr}
 8001186:	b082      	sub	sp, #8
 8001188:	af00      	add	r7, sp, #0
 800118a:	4603      	mov	r3, r0
 800118c:	71fb      	strb	r3, [r7, #7]
	prev_handler_state = handler_state;
 800118e:	4b0a      	ldr	r3, [pc, #40]	@ (80011b8 <set_handler_state+0x34>)
 8001190:	781a      	ldrb	r2, [r3, #0]
 8001192:	4b0a      	ldr	r3, [pc, #40]	@ (80011bc <set_handler_state+0x38>)
 8001194:	701a      	strb	r2, [r3, #0]
	handler_state = state;
 8001196:	4a08      	ldr	r2, [pc, #32]	@ (80011b8 <set_handler_state+0x34>)
 8001198:	79fb      	ldrb	r3, [r7, #7]
 800119a:	7013      	strb	r3, [r2, #0]
	leave_handler_state(prev_handler_state);
 800119c:	4b07      	ldr	r3, [pc, #28]	@ (80011bc <set_handler_state+0x38>)
 800119e:	781b      	ldrb	r3, [r3, #0]
 80011a0:	4618      	mov	r0, r3
 80011a2:	f7ff ffc5 	bl	8001130 <leave_handler_state>
	enter_handler_state(state);
 80011a6:	79fb      	ldrb	r3, [r7, #7]
 80011a8:	4618      	mov	r0, r3
 80011aa:	f7ff fed9 	bl	8000f60 <enter_handler_state>
}
 80011ae:	bf00      	nop
 80011b0:	3708      	adds	r7, #8
 80011b2:	46bd      	mov	sp, r7
 80011b4:	bd80      	pop	{r7, pc}
 80011b6:	bf00      	nop
 80011b8:	20000199 	.word	0x20000199
 80011bc:	2000019a 	.word	0x2000019a

080011c0 <inc_handler_currentTime>:

uint8_t get_handler_state(void) {
	return handler_state;
}

void inc_handler_currentTime(uint16_t dT) {
 80011c0:	b480      	push	{r7}
 80011c2:	b083      	sub	sp, #12
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	4603      	mov	r3, r0
 80011c8:	80fb      	strh	r3, [r7, #6]
	time_val = time_val + dT;
 80011ca:	4b06      	ldr	r3, [pc, #24]	@ (80011e4 <inc_handler_currentTime+0x24>)
 80011cc:	881a      	ldrh	r2, [r3, #0]
 80011ce:	88fb      	ldrh	r3, [r7, #6]
 80011d0:	4413      	add	r3, r2
 80011d2:	b29a      	uxth	r2, r3
 80011d4:	4b03      	ldr	r3, [pc, #12]	@ (80011e4 <inc_handler_currentTime+0x24>)
 80011d6:	801a      	strh	r2, [r3, #0]
}
 80011d8:	bf00      	nop
 80011da:	370c      	adds	r7, #12
 80011dc:	46bd      	mov	sp, r7
 80011de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e2:	4770      	bx	lr
 80011e4:	2000019c 	.word	0x2000019c

080011e8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80011e8:	480d      	ldr	r0, [pc, #52]	@ (8001220 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80011ea:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 80011ec:	f7ff fea6 	bl	8000f3c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80011f0:	480c      	ldr	r0, [pc, #48]	@ (8001224 <LoopForever+0x6>)
  ldr r1, =_edata
 80011f2:	490d      	ldr	r1, [pc, #52]	@ (8001228 <LoopForever+0xa>)
  ldr r2, =_sidata
 80011f4:	4a0d      	ldr	r2, [pc, #52]	@ (800122c <LoopForever+0xe>)
  movs r3, #0
 80011f6:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 80011f8:	e002      	b.n	8001200 <LoopCopyDataInit>

080011fa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80011fa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80011fc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80011fe:	3304      	adds	r3, #4

08001200 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001200:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001202:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001204:	d3f9      	bcc.n	80011fa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001206:	4a0a      	ldr	r2, [pc, #40]	@ (8001230 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001208:	4c0a      	ldr	r4, [pc, #40]	@ (8001234 <LoopForever+0x16>)
  movs r3, #0
 800120a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800120c:	e001      	b.n	8001212 <LoopFillZerobss>

0800120e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800120e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001210:	3204      	adds	r2, #4

08001212 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001212:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001214:	d3fb      	bcc.n	800120e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001216:	f002 f9f7 	bl	8003608 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800121a:	f7ff fb9d 	bl	8000958 <main>

0800121e <LoopForever>:

LoopForever:
    b LoopForever
 800121e:	e7fe      	b.n	800121e <LoopForever>
  ldr   r0, =_estack
 8001220:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001224:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001228:	20000014 	.word	0x20000014
  ldr r2, =_sidata
 800122c:	08003e84 	.word	0x08003e84
  ldr r2, =_sbss
 8001230:	20000014 	.word	0x20000014
  ldr r4, =_ebss
 8001234:	200001a4 	.word	0x200001a4

08001238 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001238:	e7fe      	b.n	8001238 <ADC1_2_IRQHandler>

0800123a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800123a:	b580      	push	{r7, lr}
 800123c:	b082      	sub	sp, #8
 800123e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001240:	2300      	movs	r3, #0
 8001242:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001244:	2003      	movs	r0, #3
 8001246:	f000 f95b 	bl	8001500 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800124a:	200f      	movs	r0, #15
 800124c:	f000 f80e 	bl	800126c <HAL_InitTick>
 8001250:	4603      	mov	r3, r0
 8001252:	2b00      	cmp	r3, #0
 8001254:	d002      	beq.n	800125c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001256:	2301      	movs	r3, #1
 8001258:	71fb      	strb	r3, [r7, #7]
 800125a:	e001      	b.n	8001260 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800125c:	f7ff fd42 	bl	8000ce4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001260:	79fb      	ldrb	r3, [r7, #7]

}
 8001262:	4618      	mov	r0, r3
 8001264:	3708      	adds	r7, #8
 8001266:	46bd      	mov	sp, r7
 8001268:	bd80      	pop	{r7, pc}
	...

0800126c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800126c:	b580      	push	{r7, lr}
 800126e:	b084      	sub	sp, #16
 8001270:	af00      	add	r7, sp, #0
 8001272:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001274:	2300      	movs	r3, #0
 8001276:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8001278:	4b16      	ldr	r3, [pc, #88]	@ (80012d4 <HAL_InitTick+0x68>)
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	2b00      	cmp	r3, #0
 800127e:	d022      	beq.n	80012c6 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8001280:	4b15      	ldr	r3, [pc, #84]	@ (80012d8 <HAL_InitTick+0x6c>)
 8001282:	681a      	ldr	r2, [r3, #0]
 8001284:	4b13      	ldr	r3, [pc, #76]	@ (80012d4 <HAL_InitTick+0x68>)
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800128c:	fbb1 f3f3 	udiv	r3, r1, r3
 8001290:	fbb2 f3f3 	udiv	r3, r2, r3
 8001294:	4618      	mov	r0, r3
 8001296:	f000 f966 	bl	8001566 <HAL_SYSTICK_Config>
 800129a:	4603      	mov	r3, r0
 800129c:	2b00      	cmp	r3, #0
 800129e:	d10f      	bne.n	80012c0 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	2b0f      	cmp	r3, #15
 80012a4:	d809      	bhi.n	80012ba <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80012a6:	2200      	movs	r2, #0
 80012a8:	6879      	ldr	r1, [r7, #4]
 80012aa:	f04f 30ff 	mov.w	r0, #4294967295
 80012ae:	f000 f932 	bl	8001516 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80012b2:	4a0a      	ldr	r2, [pc, #40]	@ (80012dc <HAL_InitTick+0x70>)
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	6013      	str	r3, [r2, #0]
 80012b8:	e007      	b.n	80012ca <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80012ba:	2301      	movs	r3, #1
 80012bc:	73fb      	strb	r3, [r7, #15]
 80012be:	e004      	b.n	80012ca <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80012c0:	2301      	movs	r3, #1
 80012c2:	73fb      	strb	r3, [r7, #15]
 80012c4:	e001      	b.n	80012ca <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80012c6:	2301      	movs	r3, #1
 80012c8:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80012ca:	7bfb      	ldrb	r3, [r7, #15]
}
 80012cc:	4618      	mov	r0, r3
 80012ce:	3710      	adds	r7, #16
 80012d0:	46bd      	mov	sp, r7
 80012d2:	bd80      	pop	{r7, pc}
 80012d4:	20000010 	.word	0x20000010
 80012d8:	20000008 	.word	0x20000008
 80012dc:	2000000c 	.word	0x2000000c

080012e0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80012e0:	b480      	push	{r7}
 80012e2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80012e4:	4b05      	ldr	r3, [pc, #20]	@ (80012fc <HAL_IncTick+0x1c>)
 80012e6:	681a      	ldr	r2, [r3, #0]
 80012e8:	4b05      	ldr	r3, [pc, #20]	@ (8001300 <HAL_IncTick+0x20>)
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	4413      	add	r3, r2
 80012ee:	4a03      	ldr	r2, [pc, #12]	@ (80012fc <HAL_IncTick+0x1c>)
 80012f0:	6013      	str	r3, [r2, #0]
}
 80012f2:	bf00      	nop
 80012f4:	46bd      	mov	sp, r7
 80012f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012fa:	4770      	bx	lr
 80012fc:	200001a0 	.word	0x200001a0
 8001300:	20000010 	.word	0x20000010

08001304 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001304:	b480      	push	{r7}
 8001306:	af00      	add	r7, sp, #0
  return uwTick;
 8001308:	4b03      	ldr	r3, [pc, #12]	@ (8001318 <HAL_GetTick+0x14>)
 800130a:	681b      	ldr	r3, [r3, #0]
}
 800130c:	4618      	mov	r0, r3
 800130e:	46bd      	mov	sp, r7
 8001310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001314:	4770      	bx	lr
 8001316:	bf00      	nop
 8001318:	200001a0 	.word	0x200001a0

0800131c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800131c:	b580      	push	{r7, lr}
 800131e:	b084      	sub	sp, #16
 8001320:	af00      	add	r7, sp, #0
 8001322:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001324:	f7ff ffee 	bl	8001304 <HAL_GetTick>
 8001328:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800132e:	68fb      	ldr	r3, [r7, #12]
 8001330:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001334:	d004      	beq.n	8001340 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8001336:	4b09      	ldr	r3, [pc, #36]	@ (800135c <HAL_Delay+0x40>)
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	68fa      	ldr	r2, [r7, #12]
 800133c:	4413      	add	r3, r2
 800133e:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001340:	bf00      	nop
 8001342:	f7ff ffdf 	bl	8001304 <HAL_GetTick>
 8001346:	4602      	mov	r2, r0
 8001348:	68bb      	ldr	r3, [r7, #8]
 800134a:	1ad3      	subs	r3, r2, r3
 800134c:	68fa      	ldr	r2, [r7, #12]
 800134e:	429a      	cmp	r2, r3
 8001350:	d8f7      	bhi.n	8001342 <HAL_Delay+0x26>
  {
  }
}
 8001352:	bf00      	nop
 8001354:	bf00      	nop
 8001356:	3710      	adds	r7, #16
 8001358:	46bd      	mov	sp, r7
 800135a:	bd80      	pop	{r7, pc}
 800135c:	20000010 	.word	0x20000010

08001360 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001360:	b480      	push	{r7}
 8001362:	b085      	sub	sp, #20
 8001364:	af00      	add	r7, sp, #0
 8001366:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	f003 0307 	and.w	r3, r3, #7
 800136e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001370:	4b0c      	ldr	r3, [pc, #48]	@ (80013a4 <__NVIC_SetPriorityGrouping+0x44>)
 8001372:	68db      	ldr	r3, [r3, #12]
 8001374:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001376:	68ba      	ldr	r2, [r7, #8]
 8001378:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800137c:	4013      	ands	r3, r2
 800137e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001380:	68fb      	ldr	r3, [r7, #12]
 8001382:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001384:	68bb      	ldr	r3, [r7, #8]
 8001386:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001388:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800138c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001390:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001392:	4a04      	ldr	r2, [pc, #16]	@ (80013a4 <__NVIC_SetPriorityGrouping+0x44>)
 8001394:	68bb      	ldr	r3, [r7, #8]
 8001396:	60d3      	str	r3, [r2, #12]
}
 8001398:	bf00      	nop
 800139a:	3714      	adds	r7, #20
 800139c:	46bd      	mov	sp, r7
 800139e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a2:	4770      	bx	lr
 80013a4:	e000ed00 	.word	0xe000ed00

080013a8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80013a8:	b480      	push	{r7}
 80013aa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80013ac:	4b04      	ldr	r3, [pc, #16]	@ (80013c0 <__NVIC_GetPriorityGrouping+0x18>)
 80013ae:	68db      	ldr	r3, [r3, #12]
 80013b0:	0a1b      	lsrs	r3, r3, #8
 80013b2:	f003 0307 	and.w	r3, r3, #7
}
 80013b6:	4618      	mov	r0, r3
 80013b8:	46bd      	mov	sp, r7
 80013ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013be:	4770      	bx	lr
 80013c0:	e000ed00 	.word	0xe000ed00

080013c4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80013c4:	b480      	push	{r7}
 80013c6:	b083      	sub	sp, #12
 80013c8:	af00      	add	r7, sp, #0
 80013ca:	4603      	mov	r3, r0
 80013cc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80013ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	db0b      	blt.n	80013ee <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80013d6:	79fb      	ldrb	r3, [r7, #7]
 80013d8:	f003 021f 	and.w	r2, r3, #31
 80013dc:	4907      	ldr	r1, [pc, #28]	@ (80013fc <__NVIC_EnableIRQ+0x38>)
 80013de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013e2:	095b      	lsrs	r3, r3, #5
 80013e4:	2001      	movs	r0, #1
 80013e6:	fa00 f202 	lsl.w	r2, r0, r2
 80013ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80013ee:	bf00      	nop
 80013f0:	370c      	adds	r7, #12
 80013f2:	46bd      	mov	sp, r7
 80013f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f8:	4770      	bx	lr
 80013fa:	bf00      	nop
 80013fc:	e000e100 	.word	0xe000e100

08001400 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001400:	b480      	push	{r7}
 8001402:	b083      	sub	sp, #12
 8001404:	af00      	add	r7, sp, #0
 8001406:	4603      	mov	r3, r0
 8001408:	6039      	str	r1, [r7, #0]
 800140a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800140c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001410:	2b00      	cmp	r3, #0
 8001412:	db0a      	blt.n	800142a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001414:	683b      	ldr	r3, [r7, #0]
 8001416:	b2da      	uxtb	r2, r3
 8001418:	490c      	ldr	r1, [pc, #48]	@ (800144c <__NVIC_SetPriority+0x4c>)
 800141a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800141e:	0112      	lsls	r2, r2, #4
 8001420:	b2d2      	uxtb	r2, r2
 8001422:	440b      	add	r3, r1
 8001424:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001428:	e00a      	b.n	8001440 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800142a:	683b      	ldr	r3, [r7, #0]
 800142c:	b2da      	uxtb	r2, r3
 800142e:	4908      	ldr	r1, [pc, #32]	@ (8001450 <__NVIC_SetPriority+0x50>)
 8001430:	79fb      	ldrb	r3, [r7, #7]
 8001432:	f003 030f 	and.w	r3, r3, #15
 8001436:	3b04      	subs	r3, #4
 8001438:	0112      	lsls	r2, r2, #4
 800143a:	b2d2      	uxtb	r2, r2
 800143c:	440b      	add	r3, r1
 800143e:	761a      	strb	r2, [r3, #24]
}
 8001440:	bf00      	nop
 8001442:	370c      	adds	r7, #12
 8001444:	46bd      	mov	sp, r7
 8001446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800144a:	4770      	bx	lr
 800144c:	e000e100 	.word	0xe000e100
 8001450:	e000ed00 	.word	0xe000ed00

08001454 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001454:	b480      	push	{r7}
 8001456:	b089      	sub	sp, #36	@ 0x24
 8001458:	af00      	add	r7, sp, #0
 800145a:	60f8      	str	r0, [r7, #12]
 800145c:	60b9      	str	r1, [r7, #8]
 800145e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001460:	68fb      	ldr	r3, [r7, #12]
 8001462:	f003 0307 	and.w	r3, r3, #7
 8001466:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001468:	69fb      	ldr	r3, [r7, #28]
 800146a:	f1c3 0307 	rsb	r3, r3, #7
 800146e:	2b04      	cmp	r3, #4
 8001470:	bf28      	it	cs
 8001472:	2304      	movcs	r3, #4
 8001474:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001476:	69fb      	ldr	r3, [r7, #28]
 8001478:	3304      	adds	r3, #4
 800147a:	2b06      	cmp	r3, #6
 800147c:	d902      	bls.n	8001484 <NVIC_EncodePriority+0x30>
 800147e:	69fb      	ldr	r3, [r7, #28]
 8001480:	3b03      	subs	r3, #3
 8001482:	e000      	b.n	8001486 <NVIC_EncodePriority+0x32>
 8001484:	2300      	movs	r3, #0
 8001486:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001488:	f04f 32ff 	mov.w	r2, #4294967295
 800148c:	69bb      	ldr	r3, [r7, #24]
 800148e:	fa02 f303 	lsl.w	r3, r2, r3
 8001492:	43da      	mvns	r2, r3
 8001494:	68bb      	ldr	r3, [r7, #8]
 8001496:	401a      	ands	r2, r3
 8001498:	697b      	ldr	r3, [r7, #20]
 800149a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800149c:	f04f 31ff 	mov.w	r1, #4294967295
 80014a0:	697b      	ldr	r3, [r7, #20]
 80014a2:	fa01 f303 	lsl.w	r3, r1, r3
 80014a6:	43d9      	mvns	r1, r3
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80014ac:	4313      	orrs	r3, r2
         );
}
 80014ae:	4618      	mov	r0, r3
 80014b0:	3724      	adds	r7, #36	@ 0x24
 80014b2:	46bd      	mov	sp, r7
 80014b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b8:	4770      	bx	lr
	...

080014bc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80014bc:	b580      	push	{r7, lr}
 80014be:	b082      	sub	sp, #8
 80014c0:	af00      	add	r7, sp, #0
 80014c2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	3b01      	subs	r3, #1
 80014c8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80014cc:	d301      	bcc.n	80014d2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80014ce:	2301      	movs	r3, #1
 80014d0:	e00f      	b.n	80014f2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80014d2:	4a0a      	ldr	r2, [pc, #40]	@ (80014fc <SysTick_Config+0x40>)
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	3b01      	subs	r3, #1
 80014d8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80014da:	210f      	movs	r1, #15
 80014dc:	f04f 30ff 	mov.w	r0, #4294967295
 80014e0:	f7ff ff8e 	bl	8001400 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80014e4:	4b05      	ldr	r3, [pc, #20]	@ (80014fc <SysTick_Config+0x40>)
 80014e6:	2200      	movs	r2, #0
 80014e8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80014ea:	4b04      	ldr	r3, [pc, #16]	@ (80014fc <SysTick_Config+0x40>)
 80014ec:	2207      	movs	r2, #7
 80014ee:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80014f0:	2300      	movs	r3, #0
}
 80014f2:	4618      	mov	r0, r3
 80014f4:	3708      	adds	r7, #8
 80014f6:	46bd      	mov	sp, r7
 80014f8:	bd80      	pop	{r7, pc}
 80014fa:	bf00      	nop
 80014fc:	e000e010 	.word	0xe000e010

08001500 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001500:	b580      	push	{r7, lr}
 8001502:	b082      	sub	sp, #8
 8001504:	af00      	add	r7, sp, #0
 8001506:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001508:	6878      	ldr	r0, [r7, #4]
 800150a:	f7ff ff29 	bl	8001360 <__NVIC_SetPriorityGrouping>
}
 800150e:	bf00      	nop
 8001510:	3708      	adds	r7, #8
 8001512:	46bd      	mov	sp, r7
 8001514:	bd80      	pop	{r7, pc}

08001516 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001516:	b580      	push	{r7, lr}
 8001518:	b086      	sub	sp, #24
 800151a:	af00      	add	r7, sp, #0
 800151c:	4603      	mov	r3, r0
 800151e:	60b9      	str	r1, [r7, #8]
 8001520:	607a      	str	r2, [r7, #4]
 8001522:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001524:	f7ff ff40 	bl	80013a8 <__NVIC_GetPriorityGrouping>
 8001528:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800152a:	687a      	ldr	r2, [r7, #4]
 800152c:	68b9      	ldr	r1, [r7, #8]
 800152e:	6978      	ldr	r0, [r7, #20]
 8001530:	f7ff ff90 	bl	8001454 <NVIC_EncodePriority>
 8001534:	4602      	mov	r2, r0
 8001536:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800153a:	4611      	mov	r1, r2
 800153c:	4618      	mov	r0, r3
 800153e:	f7ff ff5f 	bl	8001400 <__NVIC_SetPriority>
}
 8001542:	bf00      	nop
 8001544:	3718      	adds	r7, #24
 8001546:	46bd      	mov	sp, r7
 8001548:	bd80      	pop	{r7, pc}

0800154a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800154a:	b580      	push	{r7, lr}
 800154c:	b082      	sub	sp, #8
 800154e:	af00      	add	r7, sp, #0
 8001550:	4603      	mov	r3, r0
 8001552:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001554:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001558:	4618      	mov	r0, r3
 800155a:	f7ff ff33 	bl	80013c4 <__NVIC_EnableIRQ>
}
 800155e:	bf00      	nop
 8001560:	3708      	adds	r7, #8
 8001562:	46bd      	mov	sp, r7
 8001564:	bd80      	pop	{r7, pc}

08001566 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001566:	b580      	push	{r7, lr}
 8001568:	b082      	sub	sp, #8
 800156a:	af00      	add	r7, sp, #0
 800156c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800156e:	6878      	ldr	r0, [r7, #4]
 8001570:	f7ff ffa4 	bl	80014bc <SysTick_Config>
 8001574:	4603      	mov	r3, r0
}
 8001576:	4618      	mov	r0, r3
 8001578:	3708      	adds	r7, #8
 800157a:	46bd      	mov	sp, r7
 800157c:	bd80      	pop	{r7, pc}
	...

08001580 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001580:	b580      	push	{r7, lr}
 8001582:	b084      	sub	sp, #16
 8001584:	af00      	add	r7, sp, #0
 8001586:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	2b00      	cmp	r3, #0
 800158c:	d101      	bne.n	8001592 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800158e:	2301      	movs	r3, #1
 8001590:	e08d      	b.n	80016ae <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	461a      	mov	r2, r3
 8001598:	4b47      	ldr	r3, [pc, #284]	@ (80016b8 <HAL_DMA_Init+0x138>)
 800159a:	429a      	cmp	r2, r3
 800159c:	d80f      	bhi.n	80015be <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	461a      	mov	r2, r3
 80015a4:	4b45      	ldr	r3, [pc, #276]	@ (80016bc <HAL_DMA_Init+0x13c>)
 80015a6:	4413      	add	r3, r2
 80015a8:	4a45      	ldr	r2, [pc, #276]	@ (80016c0 <HAL_DMA_Init+0x140>)
 80015aa:	fba2 2303 	umull	r2, r3, r2, r3
 80015ae:	091b      	lsrs	r3, r3, #4
 80015b0:	009a      	lsls	r2, r3, #2
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	4a42      	ldr	r2, [pc, #264]	@ (80016c4 <HAL_DMA_Init+0x144>)
 80015ba:	641a      	str	r2, [r3, #64]	@ 0x40
 80015bc:	e00e      	b.n	80015dc <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	461a      	mov	r2, r3
 80015c4:	4b40      	ldr	r3, [pc, #256]	@ (80016c8 <HAL_DMA_Init+0x148>)
 80015c6:	4413      	add	r3, r2
 80015c8:	4a3d      	ldr	r2, [pc, #244]	@ (80016c0 <HAL_DMA_Init+0x140>)
 80015ca:	fba2 2303 	umull	r2, r3, r2, r3
 80015ce:	091b      	lsrs	r3, r3, #4
 80015d0:	009a      	lsls	r2, r3, #2
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	4a3c      	ldr	r2, [pc, #240]	@ (80016cc <HAL_DMA_Init+0x14c>)
 80015da:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	2202      	movs	r2, #2
 80015e0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80015ec:	68fb      	ldr	r3, [r7, #12]
 80015ee:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 80015f2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80015f6:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8001600:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	691b      	ldr	r3, [r3, #16]
 8001606:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800160c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	699b      	ldr	r3, [r3, #24]
 8001612:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001618:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	6a1b      	ldr	r3, [r3, #32]
 800161e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001620:	68fa      	ldr	r2, [r7, #12]
 8001622:	4313      	orrs	r3, r2
 8001624:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	68fa      	ldr	r2, [r7, #12]
 800162c:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800162e:	6878      	ldr	r0, [r7, #4]
 8001630:	f000 f8fe 	bl	8001830 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	689b      	ldr	r3, [r3, #8]
 8001638:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800163c:	d102      	bne.n	8001644 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	2200      	movs	r2, #0
 8001642:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	685a      	ldr	r2, [r3, #4]
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800164c:	b2d2      	uxtb	r2, r2
 800164e:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001654:	687a      	ldr	r2, [r7, #4]
 8001656:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001658:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	685b      	ldr	r3, [r3, #4]
 800165e:	2b00      	cmp	r3, #0
 8001660:	d010      	beq.n	8001684 <HAL_DMA_Init+0x104>
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	685b      	ldr	r3, [r3, #4]
 8001666:	2b04      	cmp	r3, #4
 8001668:	d80c      	bhi.n	8001684 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800166a:	6878      	ldr	r0, [r7, #4]
 800166c:	f000 f91e 	bl	80018ac <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001674:	2200      	movs	r2, #0
 8001676:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800167c:	687a      	ldr	r2, [r7, #4]
 800167e:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8001680:	605a      	str	r2, [r3, #4]
 8001682:	e008      	b.n	8001696 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	2200      	movs	r2, #0
 8001688:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	2200      	movs	r2, #0
 800168e:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	2200      	movs	r2, #0
 8001694:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	2200      	movs	r2, #0
 800169a:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	2201      	movs	r2, #1
 80016a0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	2200      	movs	r2, #0
 80016a8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80016ac:	2300      	movs	r3, #0
}
 80016ae:	4618      	mov	r0, r3
 80016b0:	3710      	adds	r7, #16
 80016b2:	46bd      	mov	sp, r7
 80016b4:	bd80      	pop	{r7, pc}
 80016b6:	bf00      	nop
 80016b8:	40020407 	.word	0x40020407
 80016bc:	bffdfff8 	.word	0xbffdfff8
 80016c0:	cccccccd 	.word	0xcccccccd
 80016c4:	40020000 	.word	0x40020000
 80016c8:	bffdfbf8 	.word	0xbffdfbf8
 80016cc:	40020400 	.word	0x40020400

080016d0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80016d0:	b580      	push	{r7, lr}
 80016d2:	b084      	sub	sp, #16
 80016d4:	af00      	add	r7, sp, #0
 80016d6:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016ec:	f003 031f 	and.w	r3, r3, #31
 80016f0:	2204      	movs	r2, #4
 80016f2:	409a      	lsls	r2, r3
 80016f4:	68fb      	ldr	r3, [r7, #12]
 80016f6:	4013      	ands	r3, r2
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	d026      	beq.n	800174a <HAL_DMA_IRQHandler+0x7a>
 80016fc:	68bb      	ldr	r3, [r7, #8]
 80016fe:	f003 0304 	and.w	r3, r3, #4
 8001702:	2b00      	cmp	r3, #0
 8001704:	d021      	beq.n	800174a <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	f003 0320 	and.w	r3, r3, #32
 8001710:	2b00      	cmp	r3, #0
 8001712:	d107      	bne.n	8001724 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	681a      	ldr	r2, [r3, #0]
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	f022 0204 	bic.w	r2, r2, #4
 8001722:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001728:	f003 021f 	and.w	r2, r3, #31
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001730:	2104      	movs	r1, #4
 8001732:	fa01 f202 	lsl.w	r2, r1, r2
 8001736:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800173c:	2b00      	cmp	r3, #0
 800173e:	d071      	beq.n	8001824 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001744:	6878      	ldr	r0, [r7, #4]
 8001746:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8001748:	e06c      	b.n	8001824 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800174e:	f003 031f 	and.w	r3, r3, #31
 8001752:	2202      	movs	r2, #2
 8001754:	409a      	lsls	r2, r3
 8001756:	68fb      	ldr	r3, [r7, #12]
 8001758:	4013      	ands	r3, r2
 800175a:	2b00      	cmp	r3, #0
 800175c:	d02e      	beq.n	80017bc <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 800175e:	68bb      	ldr	r3, [r7, #8]
 8001760:	f003 0302 	and.w	r3, r3, #2
 8001764:	2b00      	cmp	r3, #0
 8001766:	d029      	beq.n	80017bc <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	f003 0320 	and.w	r3, r3, #32
 8001772:	2b00      	cmp	r3, #0
 8001774:	d10b      	bne.n	800178e <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	681a      	ldr	r2, [r3, #0]
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	f022 020a 	bic.w	r2, r2, #10
 8001784:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	2201      	movs	r2, #1
 800178a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001792:	f003 021f 	and.w	r2, r3, #31
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800179a:	2102      	movs	r1, #2
 800179c:	fa01 f202 	lsl.w	r2, r1, r2
 80017a0:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	2200      	movs	r2, #0
 80017a6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d038      	beq.n	8001824 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80017b6:	6878      	ldr	r0, [r7, #4]
 80017b8:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 80017ba:	e033      	b.n	8001824 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80017c0:	f003 031f 	and.w	r3, r3, #31
 80017c4:	2208      	movs	r2, #8
 80017c6:	409a      	lsls	r2, r3
 80017c8:	68fb      	ldr	r3, [r7, #12]
 80017ca:	4013      	ands	r3, r2
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	d02a      	beq.n	8001826 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 80017d0:	68bb      	ldr	r3, [r7, #8]
 80017d2:	f003 0308 	and.w	r3, r3, #8
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	d025      	beq.n	8001826 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	681a      	ldr	r2, [r3, #0]
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	f022 020e 	bic.w	r2, r2, #14
 80017e8:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80017ee:	f003 021f 	and.w	r2, r3, #31
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017f6:	2101      	movs	r1, #1
 80017f8:	fa01 f202 	lsl.w	r2, r1, r2
 80017fc:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	2201      	movs	r2, #1
 8001802:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	2201      	movs	r2, #1
 8001808:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	2200      	movs	r2, #0
 8001810:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001818:	2b00      	cmp	r3, #0
 800181a:	d004      	beq.n	8001826 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001820:	6878      	ldr	r0, [r7, #4]
 8001822:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8001824:	bf00      	nop
 8001826:	bf00      	nop
}
 8001828:	3710      	adds	r7, #16
 800182a:	46bd      	mov	sp, r7
 800182c:	bd80      	pop	{r7, pc}
	...

08001830 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8001830:	b480      	push	{r7}
 8001832:	b087      	sub	sp, #28
 8001834:	af00      	add	r7, sp, #0
 8001836:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	461a      	mov	r2, r3
 800183e:	4b16      	ldr	r3, [pc, #88]	@ (8001898 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8001840:	429a      	cmp	r2, r3
 8001842:	d802      	bhi.n	800184a <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8001844:	4b15      	ldr	r3, [pc, #84]	@ (800189c <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8001846:	617b      	str	r3, [r7, #20]
 8001848:	e001      	b.n	800184e <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 800184a:	4b15      	ldr	r3, [pc, #84]	@ (80018a0 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 800184c:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 800184e:	697b      	ldr	r3, [r7, #20]
 8001850:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	b2db      	uxtb	r3, r3
 8001858:	3b08      	subs	r3, #8
 800185a:	4a12      	ldr	r2, [pc, #72]	@ (80018a4 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 800185c:	fba2 2303 	umull	r2, r3, r2, r3
 8001860:	091b      	lsrs	r3, r3, #4
 8001862:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001868:	089b      	lsrs	r3, r3, #2
 800186a:	009a      	lsls	r2, r3, #2
 800186c:	693b      	ldr	r3, [r7, #16]
 800186e:	4413      	add	r3, r2
 8001870:	461a      	mov	r2, r3
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	4a0b      	ldr	r2, [pc, #44]	@ (80018a8 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 800187a:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800187c:	68fb      	ldr	r3, [r7, #12]
 800187e:	f003 031f 	and.w	r3, r3, #31
 8001882:	2201      	movs	r2, #1
 8001884:	409a      	lsls	r2, r3
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800188a:	bf00      	nop
 800188c:	371c      	adds	r7, #28
 800188e:	46bd      	mov	sp, r7
 8001890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001894:	4770      	bx	lr
 8001896:	bf00      	nop
 8001898:	40020407 	.word	0x40020407
 800189c:	40020800 	.word	0x40020800
 80018a0:	40020820 	.word	0x40020820
 80018a4:	cccccccd 	.word	0xcccccccd
 80018a8:	40020880 	.word	0x40020880

080018ac <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80018ac:	b480      	push	{r7}
 80018ae:	b085      	sub	sp, #20
 80018b0:	af00      	add	r7, sp, #0
 80018b2:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	685b      	ldr	r3, [r3, #4]
 80018b8:	b2db      	uxtb	r3, r3
 80018ba:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80018bc:	68fa      	ldr	r2, [r7, #12]
 80018be:	4b0b      	ldr	r3, [pc, #44]	@ (80018ec <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 80018c0:	4413      	add	r3, r2
 80018c2:	009b      	lsls	r3, r3, #2
 80018c4:	461a      	mov	r2, r3
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	4a08      	ldr	r2, [pc, #32]	@ (80018f0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 80018ce:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 80018d0:	68fb      	ldr	r3, [r7, #12]
 80018d2:	3b01      	subs	r3, #1
 80018d4:	f003 031f 	and.w	r3, r3, #31
 80018d8:	2201      	movs	r2, #1
 80018da:	409a      	lsls	r2, r3
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 80018e0:	bf00      	nop
 80018e2:	3714      	adds	r7, #20
 80018e4:	46bd      	mov	sp, r7
 80018e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ea:	4770      	bx	lr
 80018ec:	1000823f 	.word	0x1000823f
 80018f0:	40020940 	.word	0x40020940

080018f4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80018f4:	b480      	push	{r7}
 80018f6:	b087      	sub	sp, #28
 80018f8:	af00      	add	r7, sp, #0
 80018fa:	6078      	str	r0, [r7, #4]
 80018fc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80018fe:	2300      	movs	r3, #0
 8001900:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8001902:	e15a      	b.n	8001bba <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001904:	683b      	ldr	r3, [r7, #0]
 8001906:	681a      	ldr	r2, [r3, #0]
 8001908:	2101      	movs	r1, #1
 800190a:	697b      	ldr	r3, [r7, #20]
 800190c:	fa01 f303 	lsl.w	r3, r1, r3
 8001910:	4013      	ands	r3, r2
 8001912:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001914:	68fb      	ldr	r3, [r7, #12]
 8001916:	2b00      	cmp	r3, #0
 8001918:	f000 814c 	beq.w	8001bb4 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800191c:	683b      	ldr	r3, [r7, #0]
 800191e:	685b      	ldr	r3, [r3, #4]
 8001920:	f003 0303 	and.w	r3, r3, #3
 8001924:	2b01      	cmp	r3, #1
 8001926:	d005      	beq.n	8001934 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001928:	683b      	ldr	r3, [r7, #0]
 800192a:	685b      	ldr	r3, [r3, #4]
 800192c:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001930:	2b02      	cmp	r3, #2
 8001932:	d130      	bne.n	8001996 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	689b      	ldr	r3, [r3, #8]
 8001938:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800193a:	697b      	ldr	r3, [r7, #20]
 800193c:	005b      	lsls	r3, r3, #1
 800193e:	2203      	movs	r2, #3
 8001940:	fa02 f303 	lsl.w	r3, r2, r3
 8001944:	43db      	mvns	r3, r3
 8001946:	693a      	ldr	r2, [r7, #16]
 8001948:	4013      	ands	r3, r2
 800194a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800194c:	683b      	ldr	r3, [r7, #0]
 800194e:	68da      	ldr	r2, [r3, #12]
 8001950:	697b      	ldr	r3, [r7, #20]
 8001952:	005b      	lsls	r3, r3, #1
 8001954:	fa02 f303 	lsl.w	r3, r2, r3
 8001958:	693a      	ldr	r2, [r7, #16]
 800195a:	4313      	orrs	r3, r2
 800195c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	693a      	ldr	r2, [r7, #16]
 8001962:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	685b      	ldr	r3, [r3, #4]
 8001968:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800196a:	2201      	movs	r2, #1
 800196c:	697b      	ldr	r3, [r7, #20]
 800196e:	fa02 f303 	lsl.w	r3, r2, r3
 8001972:	43db      	mvns	r3, r3
 8001974:	693a      	ldr	r2, [r7, #16]
 8001976:	4013      	ands	r3, r2
 8001978:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800197a:	683b      	ldr	r3, [r7, #0]
 800197c:	685b      	ldr	r3, [r3, #4]
 800197e:	091b      	lsrs	r3, r3, #4
 8001980:	f003 0201 	and.w	r2, r3, #1
 8001984:	697b      	ldr	r3, [r7, #20]
 8001986:	fa02 f303 	lsl.w	r3, r2, r3
 800198a:	693a      	ldr	r2, [r7, #16]
 800198c:	4313      	orrs	r3, r2
 800198e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	693a      	ldr	r2, [r7, #16]
 8001994:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001996:	683b      	ldr	r3, [r7, #0]
 8001998:	685b      	ldr	r3, [r3, #4]
 800199a:	f003 0303 	and.w	r3, r3, #3
 800199e:	2b03      	cmp	r3, #3
 80019a0:	d017      	beq.n	80019d2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	68db      	ldr	r3, [r3, #12]
 80019a6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80019a8:	697b      	ldr	r3, [r7, #20]
 80019aa:	005b      	lsls	r3, r3, #1
 80019ac:	2203      	movs	r2, #3
 80019ae:	fa02 f303 	lsl.w	r3, r2, r3
 80019b2:	43db      	mvns	r3, r3
 80019b4:	693a      	ldr	r2, [r7, #16]
 80019b6:	4013      	ands	r3, r2
 80019b8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80019ba:	683b      	ldr	r3, [r7, #0]
 80019bc:	689a      	ldr	r2, [r3, #8]
 80019be:	697b      	ldr	r3, [r7, #20]
 80019c0:	005b      	lsls	r3, r3, #1
 80019c2:	fa02 f303 	lsl.w	r3, r2, r3
 80019c6:	693a      	ldr	r2, [r7, #16]
 80019c8:	4313      	orrs	r3, r2
 80019ca:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	693a      	ldr	r2, [r7, #16]
 80019d0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80019d2:	683b      	ldr	r3, [r7, #0]
 80019d4:	685b      	ldr	r3, [r3, #4]
 80019d6:	f003 0303 	and.w	r3, r3, #3
 80019da:	2b02      	cmp	r3, #2
 80019dc:	d123      	bne.n	8001a26 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80019de:	697b      	ldr	r3, [r7, #20]
 80019e0:	08da      	lsrs	r2, r3, #3
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	3208      	adds	r2, #8
 80019e6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80019ea:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80019ec:	697b      	ldr	r3, [r7, #20]
 80019ee:	f003 0307 	and.w	r3, r3, #7
 80019f2:	009b      	lsls	r3, r3, #2
 80019f4:	220f      	movs	r2, #15
 80019f6:	fa02 f303 	lsl.w	r3, r2, r3
 80019fa:	43db      	mvns	r3, r3
 80019fc:	693a      	ldr	r2, [r7, #16]
 80019fe:	4013      	ands	r3, r2
 8001a00:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8001a02:	683b      	ldr	r3, [r7, #0]
 8001a04:	691a      	ldr	r2, [r3, #16]
 8001a06:	697b      	ldr	r3, [r7, #20]
 8001a08:	f003 0307 	and.w	r3, r3, #7
 8001a0c:	009b      	lsls	r3, r3, #2
 8001a0e:	fa02 f303 	lsl.w	r3, r2, r3
 8001a12:	693a      	ldr	r2, [r7, #16]
 8001a14:	4313      	orrs	r3, r2
 8001a16:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8001a18:	697b      	ldr	r3, [r7, #20]
 8001a1a:	08da      	lsrs	r2, r3, #3
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	3208      	adds	r2, #8
 8001a20:	6939      	ldr	r1, [r7, #16]
 8001a22:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001a2c:	697b      	ldr	r3, [r7, #20]
 8001a2e:	005b      	lsls	r3, r3, #1
 8001a30:	2203      	movs	r2, #3
 8001a32:	fa02 f303 	lsl.w	r3, r2, r3
 8001a36:	43db      	mvns	r3, r3
 8001a38:	693a      	ldr	r2, [r7, #16]
 8001a3a:	4013      	ands	r3, r2
 8001a3c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001a3e:	683b      	ldr	r3, [r7, #0]
 8001a40:	685b      	ldr	r3, [r3, #4]
 8001a42:	f003 0203 	and.w	r2, r3, #3
 8001a46:	697b      	ldr	r3, [r7, #20]
 8001a48:	005b      	lsls	r3, r3, #1
 8001a4a:	fa02 f303 	lsl.w	r3, r2, r3
 8001a4e:	693a      	ldr	r2, [r7, #16]
 8001a50:	4313      	orrs	r3, r2
 8001a52:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	693a      	ldr	r2, [r7, #16]
 8001a58:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001a5a:	683b      	ldr	r3, [r7, #0]
 8001a5c:	685b      	ldr	r3, [r3, #4]
 8001a5e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	f000 80a6 	beq.w	8001bb4 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a68:	4b5b      	ldr	r3, [pc, #364]	@ (8001bd8 <HAL_GPIO_Init+0x2e4>)
 8001a6a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001a6c:	4a5a      	ldr	r2, [pc, #360]	@ (8001bd8 <HAL_GPIO_Init+0x2e4>)
 8001a6e:	f043 0301 	orr.w	r3, r3, #1
 8001a72:	6613      	str	r3, [r2, #96]	@ 0x60
 8001a74:	4b58      	ldr	r3, [pc, #352]	@ (8001bd8 <HAL_GPIO_Init+0x2e4>)
 8001a76:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001a78:	f003 0301 	and.w	r3, r3, #1
 8001a7c:	60bb      	str	r3, [r7, #8]
 8001a7e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001a80:	4a56      	ldr	r2, [pc, #344]	@ (8001bdc <HAL_GPIO_Init+0x2e8>)
 8001a82:	697b      	ldr	r3, [r7, #20]
 8001a84:	089b      	lsrs	r3, r3, #2
 8001a86:	3302      	adds	r3, #2
 8001a88:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a8c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8001a8e:	697b      	ldr	r3, [r7, #20]
 8001a90:	f003 0303 	and.w	r3, r3, #3
 8001a94:	009b      	lsls	r3, r3, #2
 8001a96:	220f      	movs	r2, #15
 8001a98:	fa02 f303 	lsl.w	r3, r2, r3
 8001a9c:	43db      	mvns	r3, r3
 8001a9e:	693a      	ldr	r2, [r7, #16]
 8001aa0:	4013      	ands	r3, r2
 8001aa2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001aaa:	d01f      	beq.n	8001aec <HAL_GPIO_Init+0x1f8>
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	4a4c      	ldr	r2, [pc, #304]	@ (8001be0 <HAL_GPIO_Init+0x2ec>)
 8001ab0:	4293      	cmp	r3, r2
 8001ab2:	d019      	beq.n	8001ae8 <HAL_GPIO_Init+0x1f4>
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	4a4b      	ldr	r2, [pc, #300]	@ (8001be4 <HAL_GPIO_Init+0x2f0>)
 8001ab8:	4293      	cmp	r3, r2
 8001aba:	d013      	beq.n	8001ae4 <HAL_GPIO_Init+0x1f0>
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	4a4a      	ldr	r2, [pc, #296]	@ (8001be8 <HAL_GPIO_Init+0x2f4>)
 8001ac0:	4293      	cmp	r3, r2
 8001ac2:	d00d      	beq.n	8001ae0 <HAL_GPIO_Init+0x1ec>
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	4a49      	ldr	r2, [pc, #292]	@ (8001bec <HAL_GPIO_Init+0x2f8>)
 8001ac8:	4293      	cmp	r3, r2
 8001aca:	d007      	beq.n	8001adc <HAL_GPIO_Init+0x1e8>
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	4a48      	ldr	r2, [pc, #288]	@ (8001bf0 <HAL_GPIO_Init+0x2fc>)
 8001ad0:	4293      	cmp	r3, r2
 8001ad2:	d101      	bne.n	8001ad8 <HAL_GPIO_Init+0x1e4>
 8001ad4:	2305      	movs	r3, #5
 8001ad6:	e00a      	b.n	8001aee <HAL_GPIO_Init+0x1fa>
 8001ad8:	2306      	movs	r3, #6
 8001ada:	e008      	b.n	8001aee <HAL_GPIO_Init+0x1fa>
 8001adc:	2304      	movs	r3, #4
 8001ade:	e006      	b.n	8001aee <HAL_GPIO_Init+0x1fa>
 8001ae0:	2303      	movs	r3, #3
 8001ae2:	e004      	b.n	8001aee <HAL_GPIO_Init+0x1fa>
 8001ae4:	2302      	movs	r3, #2
 8001ae6:	e002      	b.n	8001aee <HAL_GPIO_Init+0x1fa>
 8001ae8:	2301      	movs	r3, #1
 8001aea:	e000      	b.n	8001aee <HAL_GPIO_Init+0x1fa>
 8001aec:	2300      	movs	r3, #0
 8001aee:	697a      	ldr	r2, [r7, #20]
 8001af0:	f002 0203 	and.w	r2, r2, #3
 8001af4:	0092      	lsls	r2, r2, #2
 8001af6:	4093      	lsls	r3, r2
 8001af8:	693a      	ldr	r2, [r7, #16]
 8001afa:	4313      	orrs	r3, r2
 8001afc:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001afe:	4937      	ldr	r1, [pc, #220]	@ (8001bdc <HAL_GPIO_Init+0x2e8>)
 8001b00:	697b      	ldr	r3, [r7, #20]
 8001b02:	089b      	lsrs	r3, r3, #2
 8001b04:	3302      	adds	r3, #2
 8001b06:	693a      	ldr	r2, [r7, #16]
 8001b08:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001b0c:	4b39      	ldr	r3, [pc, #228]	@ (8001bf4 <HAL_GPIO_Init+0x300>)
 8001b0e:	689b      	ldr	r3, [r3, #8]
 8001b10:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001b12:	68fb      	ldr	r3, [r7, #12]
 8001b14:	43db      	mvns	r3, r3
 8001b16:	693a      	ldr	r2, [r7, #16]
 8001b18:	4013      	ands	r3, r2
 8001b1a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001b1c:	683b      	ldr	r3, [r7, #0]
 8001b1e:	685b      	ldr	r3, [r3, #4]
 8001b20:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	d003      	beq.n	8001b30 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8001b28:	693a      	ldr	r2, [r7, #16]
 8001b2a:	68fb      	ldr	r3, [r7, #12]
 8001b2c:	4313      	orrs	r3, r2
 8001b2e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001b30:	4a30      	ldr	r2, [pc, #192]	@ (8001bf4 <HAL_GPIO_Init+0x300>)
 8001b32:	693b      	ldr	r3, [r7, #16]
 8001b34:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001b36:	4b2f      	ldr	r3, [pc, #188]	@ (8001bf4 <HAL_GPIO_Init+0x300>)
 8001b38:	68db      	ldr	r3, [r3, #12]
 8001b3a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001b3c:	68fb      	ldr	r3, [r7, #12]
 8001b3e:	43db      	mvns	r3, r3
 8001b40:	693a      	ldr	r2, [r7, #16]
 8001b42:	4013      	ands	r3, r2
 8001b44:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001b46:	683b      	ldr	r3, [r7, #0]
 8001b48:	685b      	ldr	r3, [r3, #4]
 8001b4a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d003      	beq.n	8001b5a <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8001b52:	693a      	ldr	r2, [r7, #16]
 8001b54:	68fb      	ldr	r3, [r7, #12]
 8001b56:	4313      	orrs	r3, r2
 8001b58:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001b5a:	4a26      	ldr	r2, [pc, #152]	@ (8001bf4 <HAL_GPIO_Init+0x300>)
 8001b5c:	693b      	ldr	r3, [r7, #16]
 8001b5e:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8001b60:	4b24      	ldr	r3, [pc, #144]	@ (8001bf4 <HAL_GPIO_Init+0x300>)
 8001b62:	685b      	ldr	r3, [r3, #4]
 8001b64:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001b66:	68fb      	ldr	r3, [r7, #12]
 8001b68:	43db      	mvns	r3, r3
 8001b6a:	693a      	ldr	r2, [r7, #16]
 8001b6c:	4013      	ands	r3, r2
 8001b6e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001b70:	683b      	ldr	r3, [r7, #0]
 8001b72:	685b      	ldr	r3, [r3, #4]
 8001b74:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d003      	beq.n	8001b84 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8001b7c:	693a      	ldr	r2, [r7, #16]
 8001b7e:	68fb      	ldr	r3, [r7, #12]
 8001b80:	4313      	orrs	r3, r2
 8001b82:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001b84:	4a1b      	ldr	r2, [pc, #108]	@ (8001bf4 <HAL_GPIO_Init+0x300>)
 8001b86:	693b      	ldr	r3, [r7, #16]
 8001b88:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8001b8a:	4b1a      	ldr	r3, [pc, #104]	@ (8001bf4 <HAL_GPIO_Init+0x300>)
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001b90:	68fb      	ldr	r3, [r7, #12]
 8001b92:	43db      	mvns	r3, r3
 8001b94:	693a      	ldr	r2, [r7, #16]
 8001b96:	4013      	ands	r3, r2
 8001b98:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001b9a:	683b      	ldr	r3, [r7, #0]
 8001b9c:	685b      	ldr	r3, [r3, #4]
 8001b9e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d003      	beq.n	8001bae <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8001ba6:	693a      	ldr	r2, [r7, #16]
 8001ba8:	68fb      	ldr	r3, [r7, #12]
 8001baa:	4313      	orrs	r3, r2
 8001bac:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001bae:	4a11      	ldr	r2, [pc, #68]	@ (8001bf4 <HAL_GPIO_Init+0x300>)
 8001bb0:	693b      	ldr	r3, [r7, #16]
 8001bb2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001bb4:	697b      	ldr	r3, [r7, #20]
 8001bb6:	3301      	adds	r3, #1
 8001bb8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8001bba:	683b      	ldr	r3, [r7, #0]
 8001bbc:	681a      	ldr	r2, [r3, #0]
 8001bbe:	697b      	ldr	r3, [r7, #20]
 8001bc0:	fa22 f303 	lsr.w	r3, r2, r3
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	f47f ae9d 	bne.w	8001904 <HAL_GPIO_Init+0x10>
  }
}
 8001bca:	bf00      	nop
 8001bcc:	bf00      	nop
 8001bce:	371c      	adds	r7, #28
 8001bd0:	46bd      	mov	sp, r7
 8001bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd6:	4770      	bx	lr
 8001bd8:	40021000 	.word	0x40021000
 8001bdc:	40010000 	.word	0x40010000
 8001be0:	48000400 	.word	0x48000400
 8001be4:	48000800 	.word	0x48000800
 8001be8:	48000c00 	.word	0x48000c00
 8001bec:	48001000 	.word	0x48001000
 8001bf0:	48001400 	.word	0x48001400
 8001bf4:	40010400 	.word	0x40010400

08001bf8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001bf8:	b480      	push	{r7}
 8001bfa:	b085      	sub	sp, #20
 8001bfc:	af00      	add	r7, sp, #0
 8001bfe:	6078      	str	r0, [r7, #4]
 8001c00:	460b      	mov	r3, r1
 8001c02:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	691a      	ldr	r2, [r3, #16]
 8001c08:	887b      	ldrh	r3, [r7, #2]
 8001c0a:	4013      	ands	r3, r2
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	d002      	beq.n	8001c16 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001c10:	2301      	movs	r3, #1
 8001c12:	73fb      	strb	r3, [r7, #15]
 8001c14:	e001      	b.n	8001c1a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001c16:	2300      	movs	r3, #0
 8001c18:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001c1a:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c1c:	4618      	mov	r0, r3
 8001c1e:	3714      	adds	r7, #20
 8001c20:	46bd      	mov	sp, r7
 8001c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c26:	4770      	bx	lr

08001c28 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001c28:	b480      	push	{r7}
 8001c2a:	b083      	sub	sp, #12
 8001c2c:	af00      	add	r7, sp, #0
 8001c2e:	6078      	str	r0, [r7, #4]
 8001c30:	460b      	mov	r3, r1
 8001c32:	807b      	strh	r3, [r7, #2]
 8001c34:	4613      	mov	r3, r2
 8001c36:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001c38:	787b      	ldrb	r3, [r7, #1]
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d003      	beq.n	8001c46 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001c3e:	887a      	ldrh	r2, [r7, #2]
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001c44:	e002      	b.n	8001c4c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001c46:	887a      	ldrh	r2, [r7, #2]
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001c4c:	bf00      	nop
 8001c4e:	370c      	adds	r7, #12
 8001c50:	46bd      	mov	sp, r7
 8001c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c56:	4770      	bx	lr

08001c58 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001c58:	b480      	push	{r7}
 8001c5a:	b085      	sub	sp, #20
 8001c5c:	af00      	add	r7, sp, #0
 8001c5e:	6078      	str	r0, [r7, #4]
 8001c60:	460b      	mov	r3, r1
 8001c62:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	695b      	ldr	r3, [r3, #20]
 8001c68:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001c6a:	887a      	ldrh	r2, [r7, #2]
 8001c6c:	68fb      	ldr	r3, [r7, #12]
 8001c6e:	4013      	ands	r3, r2
 8001c70:	041a      	lsls	r2, r3, #16
 8001c72:	68fb      	ldr	r3, [r7, #12]
 8001c74:	43d9      	mvns	r1, r3
 8001c76:	887b      	ldrh	r3, [r7, #2]
 8001c78:	400b      	ands	r3, r1
 8001c7a:	431a      	orrs	r2, r3
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	619a      	str	r2, [r3, #24]
}
 8001c80:	bf00      	nop
 8001c82:	3714      	adds	r7, #20
 8001c84:	46bd      	mov	sp, r7
 8001c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c8a:	4770      	bx	lr

08001c8c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001c8c:	b580      	push	{r7, lr}
 8001c8e:	b082      	sub	sp, #8
 8001c90:	af00      	add	r7, sp, #0
 8001c92:	4603      	mov	r3, r0
 8001c94:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8001c96:	4b08      	ldr	r3, [pc, #32]	@ (8001cb8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001c98:	695a      	ldr	r2, [r3, #20]
 8001c9a:	88fb      	ldrh	r3, [r7, #6]
 8001c9c:	4013      	ands	r3, r2
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d006      	beq.n	8001cb0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001ca2:	4a05      	ldr	r2, [pc, #20]	@ (8001cb8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001ca4:	88fb      	ldrh	r3, [r7, #6]
 8001ca6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001ca8:	88fb      	ldrh	r3, [r7, #6]
 8001caa:	4618      	mov	r0, r3
 8001cac:	f7fe fdde 	bl	800086c <HAL_GPIO_EXTI_Callback>
  }
}
 8001cb0:	bf00      	nop
 8001cb2:	3708      	adds	r7, #8
 8001cb4:	46bd      	mov	sp, r7
 8001cb6:	bd80      	pop	{r7, pc}
 8001cb8:	40010400 	.word	0x40010400

08001cbc <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001cbc:	b480      	push	{r7}
 8001cbe:	b085      	sub	sp, #20
 8001cc0:	af00      	add	r7, sp, #0
 8001cc2:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d141      	bne.n	8001d4e <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001cca:	4b4b      	ldr	r3, [pc, #300]	@ (8001df8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001cd2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001cd6:	d131      	bne.n	8001d3c <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001cd8:	4b47      	ldr	r3, [pc, #284]	@ (8001df8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001cda:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001cde:	4a46      	ldr	r2, [pc, #280]	@ (8001df8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001ce0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001ce4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001ce8:	4b43      	ldr	r3, [pc, #268]	@ (8001df8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001cf0:	4a41      	ldr	r2, [pc, #260]	@ (8001df8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001cf2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001cf6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001cf8:	4b40      	ldr	r3, [pc, #256]	@ (8001dfc <HAL_PWREx_ControlVoltageScaling+0x140>)
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	2232      	movs	r2, #50	@ 0x32
 8001cfe:	fb02 f303 	mul.w	r3, r2, r3
 8001d02:	4a3f      	ldr	r2, [pc, #252]	@ (8001e00 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8001d04:	fba2 2303 	umull	r2, r3, r2, r3
 8001d08:	0c9b      	lsrs	r3, r3, #18
 8001d0a:	3301      	adds	r3, #1
 8001d0c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001d0e:	e002      	b.n	8001d16 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8001d10:	68fb      	ldr	r3, [r7, #12]
 8001d12:	3b01      	subs	r3, #1
 8001d14:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001d16:	4b38      	ldr	r3, [pc, #224]	@ (8001df8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001d18:	695b      	ldr	r3, [r3, #20]
 8001d1a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001d1e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001d22:	d102      	bne.n	8001d2a <HAL_PWREx_ControlVoltageScaling+0x6e>
 8001d24:	68fb      	ldr	r3, [r7, #12]
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d1f2      	bne.n	8001d10 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001d2a:	4b33      	ldr	r3, [pc, #204]	@ (8001df8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001d2c:	695b      	ldr	r3, [r3, #20]
 8001d2e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001d32:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001d36:	d158      	bne.n	8001dea <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8001d38:	2303      	movs	r3, #3
 8001d3a:	e057      	b.n	8001dec <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001d3c:	4b2e      	ldr	r3, [pc, #184]	@ (8001df8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001d3e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001d42:	4a2d      	ldr	r2, [pc, #180]	@ (8001df8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001d44:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001d48:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8001d4c:	e04d      	b.n	8001dea <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001d54:	d141      	bne.n	8001dda <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001d56:	4b28      	ldr	r3, [pc, #160]	@ (8001df8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001d5e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001d62:	d131      	bne.n	8001dc8 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001d64:	4b24      	ldr	r3, [pc, #144]	@ (8001df8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001d66:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001d6a:	4a23      	ldr	r2, [pc, #140]	@ (8001df8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001d6c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001d70:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001d74:	4b20      	ldr	r3, [pc, #128]	@ (8001df8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001d7c:	4a1e      	ldr	r2, [pc, #120]	@ (8001df8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001d7e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001d82:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001d84:	4b1d      	ldr	r3, [pc, #116]	@ (8001dfc <HAL_PWREx_ControlVoltageScaling+0x140>)
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	2232      	movs	r2, #50	@ 0x32
 8001d8a:	fb02 f303 	mul.w	r3, r2, r3
 8001d8e:	4a1c      	ldr	r2, [pc, #112]	@ (8001e00 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8001d90:	fba2 2303 	umull	r2, r3, r2, r3
 8001d94:	0c9b      	lsrs	r3, r3, #18
 8001d96:	3301      	adds	r3, #1
 8001d98:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001d9a:	e002      	b.n	8001da2 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8001d9c:	68fb      	ldr	r3, [r7, #12]
 8001d9e:	3b01      	subs	r3, #1
 8001da0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001da2:	4b15      	ldr	r3, [pc, #84]	@ (8001df8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001da4:	695b      	ldr	r3, [r3, #20]
 8001da6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001daa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001dae:	d102      	bne.n	8001db6 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8001db0:	68fb      	ldr	r3, [r7, #12]
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d1f2      	bne.n	8001d9c <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001db6:	4b10      	ldr	r3, [pc, #64]	@ (8001df8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001db8:	695b      	ldr	r3, [r3, #20]
 8001dba:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001dbe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001dc2:	d112      	bne.n	8001dea <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8001dc4:	2303      	movs	r3, #3
 8001dc6:	e011      	b.n	8001dec <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001dc8:	4b0b      	ldr	r3, [pc, #44]	@ (8001df8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001dca:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001dce:	4a0a      	ldr	r2, [pc, #40]	@ (8001df8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001dd0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001dd4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8001dd8:	e007      	b.n	8001dea <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001dda:	4b07      	ldr	r3, [pc, #28]	@ (8001df8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001de2:	4a05      	ldr	r2, [pc, #20]	@ (8001df8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001de4:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001de8:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8001dea:	2300      	movs	r3, #0
}
 8001dec:	4618      	mov	r0, r3
 8001dee:	3714      	adds	r7, #20
 8001df0:	46bd      	mov	sp, r7
 8001df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df6:	4770      	bx	lr
 8001df8:	40007000 	.word	0x40007000
 8001dfc:	20000008 	.word	0x20000008
 8001e00:	431bde83 	.word	0x431bde83

08001e04 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8001e04:	b480      	push	{r7}
 8001e06:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8001e08:	4b05      	ldr	r3, [pc, #20]	@ (8001e20 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8001e0a:	689b      	ldr	r3, [r3, #8]
 8001e0c:	4a04      	ldr	r2, [pc, #16]	@ (8001e20 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8001e0e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001e12:	6093      	str	r3, [r2, #8]
}
 8001e14:	bf00      	nop
 8001e16:	46bd      	mov	sp, r7
 8001e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e1c:	4770      	bx	lr
 8001e1e:	bf00      	nop
 8001e20:	40007000 	.word	0x40007000

08001e24 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001e24:	b580      	push	{r7, lr}
 8001e26:	b088      	sub	sp, #32
 8001e28:	af00      	add	r7, sp, #0
 8001e2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	d101      	bne.n	8001e36 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001e32:	2301      	movs	r3, #1
 8001e34:	e2fe      	b.n	8002434 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	f003 0301 	and.w	r3, r3, #1
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d075      	beq.n	8001f2e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001e42:	4b97      	ldr	r3, [pc, #604]	@ (80020a0 <HAL_RCC_OscConfig+0x27c>)
 8001e44:	689b      	ldr	r3, [r3, #8]
 8001e46:	f003 030c 	and.w	r3, r3, #12
 8001e4a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001e4c:	4b94      	ldr	r3, [pc, #592]	@ (80020a0 <HAL_RCC_OscConfig+0x27c>)
 8001e4e:	68db      	ldr	r3, [r3, #12]
 8001e50:	f003 0303 	and.w	r3, r3, #3
 8001e54:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8001e56:	69bb      	ldr	r3, [r7, #24]
 8001e58:	2b0c      	cmp	r3, #12
 8001e5a:	d102      	bne.n	8001e62 <HAL_RCC_OscConfig+0x3e>
 8001e5c:	697b      	ldr	r3, [r7, #20]
 8001e5e:	2b03      	cmp	r3, #3
 8001e60:	d002      	beq.n	8001e68 <HAL_RCC_OscConfig+0x44>
 8001e62:	69bb      	ldr	r3, [r7, #24]
 8001e64:	2b08      	cmp	r3, #8
 8001e66:	d10b      	bne.n	8001e80 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e68:	4b8d      	ldr	r3, [pc, #564]	@ (80020a0 <HAL_RCC_OscConfig+0x27c>)
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	d05b      	beq.n	8001f2c <HAL_RCC_OscConfig+0x108>
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	685b      	ldr	r3, [r3, #4]
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	d157      	bne.n	8001f2c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001e7c:	2301      	movs	r3, #1
 8001e7e:	e2d9      	b.n	8002434 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	685b      	ldr	r3, [r3, #4]
 8001e84:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001e88:	d106      	bne.n	8001e98 <HAL_RCC_OscConfig+0x74>
 8001e8a:	4b85      	ldr	r3, [pc, #532]	@ (80020a0 <HAL_RCC_OscConfig+0x27c>)
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	4a84      	ldr	r2, [pc, #528]	@ (80020a0 <HAL_RCC_OscConfig+0x27c>)
 8001e90:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001e94:	6013      	str	r3, [r2, #0]
 8001e96:	e01d      	b.n	8001ed4 <HAL_RCC_OscConfig+0xb0>
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	685b      	ldr	r3, [r3, #4]
 8001e9c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001ea0:	d10c      	bne.n	8001ebc <HAL_RCC_OscConfig+0x98>
 8001ea2:	4b7f      	ldr	r3, [pc, #508]	@ (80020a0 <HAL_RCC_OscConfig+0x27c>)
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	4a7e      	ldr	r2, [pc, #504]	@ (80020a0 <HAL_RCC_OscConfig+0x27c>)
 8001ea8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001eac:	6013      	str	r3, [r2, #0]
 8001eae:	4b7c      	ldr	r3, [pc, #496]	@ (80020a0 <HAL_RCC_OscConfig+0x27c>)
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	4a7b      	ldr	r2, [pc, #492]	@ (80020a0 <HAL_RCC_OscConfig+0x27c>)
 8001eb4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001eb8:	6013      	str	r3, [r2, #0]
 8001eba:	e00b      	b.n	8001ed4 <HAL_RCC_OscConfig+0xb0>
 8001ebc:	4b78      	ldr	r3, [pc, #480]	@ (80020a0 <HAL_RCC_OscConfig+0x27c>)
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	4a77      	ldr	r2, [pc, #476]	@ (80020a0 <HAL_RCC_OscConfig+0x27c>)
 8001ec2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001ec6:	6013      	str	r3, [r2, #0]
 8001ec8:	4b75      	ldr	r3, [pc, #468]	@ (80020a0 <HAL_RCC_OscConfig+0x27c>)
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	4a74      	ldr	r2, [pc, #464]	@ (80020a0 <HAL_RCC_OscConfig+0x27c>)
 8001ece:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001ed2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	685b      	ldr	r3, [r3, #4]
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d013      	beq.n	8001f04 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001edc:	f7ff fa12 	bl	8001304 <HAL_GetTick>
 8001ee0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001ee2:	e008      	b.n	8001ef6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001ee4:	f7ff fa0e 	bl	8001304 <HAL_GetTick>
 8001ee8:	4602      	mov	r2, r0
 8001eea:	693b      	ldr	r3, [r7, #16]
 8001eec:	1ad3      	subs	r3, r2, r3
 8001eee:	2b64      	cmp	r3, #100	@ 0x64
 8001ef0:	d901      	bls.n	8001ef6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001ef2:	2303      	movs	r3, #3
 8001ef4:	e29e      	b.n	8002434 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001ef6:	4b6a      	ldr	r3, [pc, #424]	@ (80020a0 <HAL_RCC_OscConfig+0x27c>)
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d0f0      	beq.n	8001ee4 <HAL_RCC_OscConfig+0xc0>
 8001f02:	e014      	b.n	8001f2e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f04:	f7ff f9fe 	bl	8001304 <HAL_GetTick>
 8001f08:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001f0a:	e008      	b.n	8001f1e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001f0c:	f7ff f9fa 	bl	8001304 <HAL_GetTick>
 8001f10:	4602      	mov	r2, r0
 8001f12:	693b      	ldr	r3, [r7, #16]
 8001f14:	1ad3      	subs	r3, r2, r3
 8001f16:	2b64      	cmp	r3, #100	@ 0x64
 8001f18:	d901      	bls.n	8001f1e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001f1a:	2303      	movs	r3, #3
 8001f1c:	e28a      	b.n	8002434 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001f1e:	4b60      	ldr	r3, [pc, #384]	@ (80020a0 <HAL_RCC_OscConfig+0x27c>)
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d1f0      	bne.n	8001f0c <HAL_RCC_OscConfig+0xe8>
 8001f2a:	e000      	b.n	8001f2e <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f2c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	f003 0302 	and.w	r3, r3, #2
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d075      	beq.n	8002026 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001f3a:	4b59      	ldr	r3, [pc, #356]	@ (80020a0 <HAL_RCC_OscConfig+0x27c>)
 8001f3c:	689b      	ldr	r3, [r3, #8]
 8001f3e:	f003 030c 	and.w	r3, r3, #12
 8001f42:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001f44:	4b56      	ldr	r3, [pc, #344]	@ (80020a0 <HAL_RCC_OscConfig+0x27c>)
 8001f46:	68db      	ldr	r3, [r3, #12]
 8001f48:	f003 0303 	and.w	r3, r3, #3
 8001f4c:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8001f4e:	69bb      	ldr	r3, [r7, #24]
 8001f50:	2b0c      	cmp	r3, #12
 8001f52:	d102      	bne.n	8001f5a <HAL_RCC_OscConfig+0x136>
 8001f54:	697b      	ldr	r3, [r7, #20]
 8001f56:	2b02      	cmp	r3, #2
 8001f58:	d002      	beq.n	8001f60 <HAL_RCC_OscConfig+0x13c>
 8001f5a:	69bb      	ldr	r3, [r7, #24]
 8001f5c:	2b04      	cmp	r3, #4
 8001f5e:	d11f      	bne.n	8001fa0 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001f60:	4b4f      	ldr	r3, [pc, #316]	@ (80020a0 <HAL_RCC_OscConfig+0x27c>)
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d005      	beq.n	8001f78 <HAL_RCC_OscConfig+0x154>
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	68db      	ldr	r3, [r3, #12]
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d101      	bne.n	8001f78 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8001f74:	2301      	movs	r3, #1
 8001f76:	e25d      	b.n	8002434 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f78:	4b49      	ldr	r3, [pc, #292]	@ (80020a0 <HAL_RCC_OscConfig+0x27c>)
 8001f7a:	685b      	ldr	r3, [r3, #4]
 8001f7c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	691b      	ldr	r3, [r3, #16]
 8001f84:	061b      	lsls	r3, r3, #24
 8001f86:	4946      	ldr	r1, [pc, #280]	@ (80020a0 <HAL_RCC_OscConfig+0x27c>)
 8001f88:	4313      	orrs	r3, r2
 8001f8a:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001f8c:	4b45      	ldr	r3, [pc, #276]	@ (80020a4 <HAL_RCC_OscConfig+0x280>)
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	4618      	mov	r0, r3
 8001f92:	f7ff f96b 	bl	800126c <HAL_InitTick>
 8001f96:	4603      	mov	r3, r0
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d043      	beq.n	8002024 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8001f9c:	2301      	movs	r3, #1
 8001f9e:	e249      	b.n	8002434 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	68db      	ldr	r3, [r3, #12]
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	d023      	beq.n	8001ff0 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001fa8:	4b3d      	ldr	r3, [pc, #244]	@ (80020a0 <HAL_RCC_OscConfig+0x27c>)
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	4a3c      	ldr	r2, [pc, #240]	@ (80020a0 <HAL_RCC_OscConfig+0x27c>)
 8001fae:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001fb2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001fb4:	f7ff f9a6 	bl	8001304 <HAL_GetTick>
 8001fb8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001fba:	e008      	b.n	8001fce <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001fbc:	f7ff f9a2 	bl	8001304 <HAL_GetTick>
 8001fc0:	4602      	mov	r2, r0
 8001fc2:	693b      	ldr	r3, [r7, #16]
 8001fc4:	1ad3      	subs	r3, r2, r3
 8001fc6:	2b02      	cmp	r3, #2
 8001fc8:	d901      	bls.n	8001fce <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8001fca:	2303      	movs	r3, #3
 8001fcc:	e232      	b.n	8002434 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001fce:	4b34      	ldr	r3, [pc, #208]	@ (80020a0 <HAL_RCC_OscConfig+0x27c>)
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d0f0      	beq.n	8001fbc <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001fda:	4b31      	ldr	r3, [pc, #196]	@ (80020a0 <HAL_RCC_OscConfig+0x27c>)
 8001fdc:	685b      	ldr	r3, [r3, #4]
 8001fde:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	691b      	ldr	r3, [r3, #16]
 8001fe6:	061b      	lsls	r3, r3, #24
 8001fe8:	492d      	ldr	r1, [pc, #180]	@ (80020a0 <HAL_RCC_OscConfig+0x27c>)
 8001fea:	4313      	orrs	r3, r2
 8001fec:	604b      	str	r3, [r1, #4]
 8001fee:	e01a      	b.n	8002026 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001ff0:	4b2b      	ldr	r3, [pc, #172]	@ (80020a0 <HAL_RCC_OscConfig+0x27c>)
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	4a2a      	ldr	r2, [pc, #168]	@ (80020a0 <HAL_RCC_OscConfig+0x27c>)
 8001ff6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001ffa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ffc:	f7ff f982 	bl	8001304 <HAL_GetTick>
 8002000:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002002:	e008      	b.n	8002016 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002004:	f7ff f97e 	bl	8001304 <HAL_GetTick>
 8002008:	4602      	mov	r2, r0
 800200a:	693b      	ldr	r3, [r7, #16]
 800200c:	1ad3      	subs	r3, r2, r3
 800200e:	2b02      	cmp	r3, #2
 8002010:	d901      	bls.n	8002016 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8002012:	2303      	movs	r3, #3
 8002014:	e20e      	b.n	8002434 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002016:	4b22      	ldr	r3, [pc, #136]	@ (80020a0 <HAL_RCC_OscConfig+0x27c>)
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800201e:	2b00      	cmp	r3, #0
 8002020:	d1f0      	bne.n	8002004 <HAL_RCC_OscConfig+0x1e0>
 8002022:	e000      	b.n	8002026 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002024:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	f003 0308 	and.w	r3, r3, #8
 800202e:	2b00      	cmp	r3, #0
 8002030:	d041      	beq.n	80020b6 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	695b      	ldr	r3, [r3, #20]
 8002036:	2b00      	cmp	r3, #0
 8002038:	d01c      	beq.n	8002074 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800203a:	4b19      	ldr	r3, [pc, #100]	@ (80020a0 <HAL_RCC_OscConfig+0x27c>)
 800203c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002040:	4a17      	ldr	r2, [pc, #92]	@ (80020a0 <HAL_RCC_OscConfig+0x27c>)
 8002042:	f043 0301 	orr.w	r3, r3, #1
 8002046:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800204a:	f7ff f95b 	bl	8001304 <HAL_GetTick>
 800204e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002050:	e008      	b.n	8002064 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002052:	f7ff f957 	bl	8001304 <HAL_GetTick>
 8002056:	4602      	mov	r2, r0
 8002058:	693b      	ldr	r3, [r7, #16]
 800205a:	1ad3      	subs	r3, r2, r3
 800205c:	2b02      	cmp	r3, #2
 800205e:	d901      	bls.n	8002064 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8002060:	2303      	movs	r3, #3
 8002062:	e1e7      	b.n	8002434 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002064:	4b0e      	ldr	r3, [pc, #56]	@ (80020a0 <HAL_RCC_OscConfig+0x27c>)
 8002066:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800206a:	f003 0302 	and.w	r3, r3, #2
 800206e:	2b00      	cmp	r3, #0
 8002070:	d0ef      	beq.n	8002052 <HAL_RCC_OscConfig+0x22e>
 8002072:	e020      	b.n	80020b6 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002074:	4b0a      	ldr	r3, [pc, #40]	@ (80020a0 <HAL_RCC_OscConfig+0x27c>)
 8002076:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800207a:	4a09      	ldr	r2, [pc, #36]	@ (80020a0 <HAL_RCC_OscConfig+0x27c>)
 800207c:	f023 0301 	bic.w	r3, r3, #1
 8002080:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002084:	f7ff f93e 	bl	8001304 <HAL_GetTick>
 8002088:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800208a:	e00d      	b.n	80020a8 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800208c:	f7ff f93a 	bl	8001304 <HAL_GetTick>
 8002090:	4602      	mov	r2, r0
 8002092:	693b      	ldr	r3, [r7, #16]
 8002094:	1ad3      	subs	r3, r2, r3
 8002096:	2b02      	cmp	r3, #2
 8002098:	d906      	bls.n	80020a8 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800209a:	2303      	movs	r3, #3
 800209c:	e1ca      	b.n	8002434 <HAL_RCC_OscConfig+0x610>
 800209e:	bf00      	nop
 80020a0:	40021000 	.word	0x40021000
 80020a4:	2000000c 	.word	0x2000000c
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80020a8:	4b8c      	ldr	r3, [pc, #560]	@ (80022dc <HAL_RCC_OscConfig+0x4b8>)
 80020aa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80020ae:	f003 0302 	and.w	r3, r3, #2
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d1ea      	bne.n	800208c <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	f003 0304 	and.w	r3, r3, #4
 80020be:	2b00      	cmp	r3, #0
 80020c0:	f000 80a6 	beq.w	8002210 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 80020c4:	2300      	movs	r3, #0
 80020c6:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80020c8:	4b84      	ldr	r3, [pc, #528]	@ (80022dc <HAL_RCC_OscConfig+0x4b8>)
 80020ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020cc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	d101      	bne.n	80020d8 <HAL_RCC_OscConfig+0x2b4>
 80020d4:	2301      	movs	r3, #1
 80020d6:	e000      	b.n	80020da <HAL_RCC_OscConfig+0x2b6>
 80020d8:	2300      	movs	r3, #0
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d00d      	beq.n	80020fa <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80020de:	4b7f      	ldr	r3, [pc, #508]	@ (80022dc <HAL_RCC_OscConfig+0x4b8>)
 80020e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020e2:	4a7e      	ldr	r2, [pc, #504]	@ (80022dc <HAL_RCC_OscConfig+0x4b8>)
 80020e4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80020e8:	6593      	str	r3, [r2, #88]	@ 0x58
 80020ea:	4b7c      	ldr	r3, [pc, #496]	@ (80022dc <HAL_RCC_OscConfig+0x4b8>)
 80020ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020ee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80020f2:	60fb      	str	r3, [r7, #12]
 80020f4:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80020f6:	2301      	movs	r3, #1
 80020f8:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80020fa:	4b79      	ldr	r3, [pc, #484]	@ (80022e0 <HAL_RCC_OscConfig+0x4bc>)
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002102:	2b00      	cmp	r3, #0
 8002104:	d118      	bne.n	8002138 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002106:	4b76      	ldr	r3, [pc, #472]	@ (80022e0 <HAL_RCC_OscConfig+0x4bc>)
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	4a75      	ldr	r2, [pc, #468]	@ (80022e0 <HAL_RCC_OscConfig+0x4bc>)
 800210c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002110:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002112:	f7ff f8f7 	bl	8001304 <HAL_GetTick>
 8002116:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002118:	e008      	b.n	800212c <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800211a:	f7ff f8f3 	bl	8001304 <HAL_GetTick>
 800211e:	4602      	mov	r2, r0
 8002120:	693b      	ldr	r3, [r7, #16]
 8002122:	1ad3      	subs	r3, r2, r3
 8002124:	2b02      	cmp	r3, #2
 8002126:	d901      	bls.n	800212c <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8002128:	2303      	movs	r3, #3
 800212a:	e183      	b.n	8002434 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800212c:	4b6c      	ldr	r3, [pc, #432]	@ (80022e0 <HAL_RCC_OscConfig+0x4bc>)
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002134:	2b00      	cmp	r3, #0
 8002136:	d0f0      	beq.n	800211a <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	689b      	ldr	r3, [r3, #8]
 800213c:	2b01      	cmp	r3, #1
 800213e:	d108      	bne.n	8002152 <HAL_RCC_OscConfig+0x32e>
 8002140:	4b66      	ldr	r3, [pc, #408]	@ (80022dc <HAL_RCC_OscConfig+0x4b8>)
 8002142:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002146:	4a65      	ldr	r2, [pc, #404]	@ (80022dc <HAL_RCC_OscConfig+0x4b8>)
 8002148:	f043 0301 	orr.w	r3, r3, #1
 800214c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002150:	e024      	b.n	800219c <HAL_RCC_OscConfig+0x378>
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	689b      	ldr	r3, [r3, #8]
 8002156:	2b05      	cmp	r3, #5
 8002158:	d110      	bne.n	800217c <HAL_RCC_OscConfig+0x358>
 800215a:	4b60      	ldr	r3, [pc, #384]	@ (80022dc <HAL_RCC_OscConfig+0x4b8>)
 800215c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002160:	4a5e      	ldr	r2, [pc, #376]	@ (80022dc <HAL_RCC_OscConfig+0x4b8>)
 8002162:	f043 0304 	orr.w	r3, r3, #4
 8002166:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800216a:	4b5c      	ldr	r3, [pc, #368]	@ (80022dc <HAL_RCC_OscConfig+0x4b8>)
 800216c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002170:	4a5a      	ldr	r2, [pc, #360]	@ (80022dc <HAL_RCC_OscConfig+0x4b8>)
 8002172:	f043 0301 	orr.w	r3, r3, #1
 8002176:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800217a:	e00f      	b.n	800219c <HAL_RCC_OscConfig+0x378>
 800217c:	4b57      	ldr	r3, [pc, #348]	@ (80022dc <HAL_RCC_OscConfig+0x4b8>)
 800217e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002182:	4a56      	ldr	r2, [pc, #344]	@ (80022dc <HAL_RCC_OscConfig+0x4b8>)
 8002184:	f023 0301 	bic.w	r3, r3, #1
 8002188:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800218c:	4b53      	ldr	r3, [pc, #332]	@ (80022dc <HAL_RCC_OscConfig+0x4b8>)
 800218e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002192:	4a52      	ldr	r2, [pc, #328]	@ (80022dc <HAL_RCC_OscConfig+0x4b8>)
 8002194:	f023 0304 	bic.w	r3, r3, #4
 8002198:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	689b      	ldr	r3, [r3, #8]
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d016      	beq.n	80021d2 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80021a4:	f7ff f8ae 	bl	8001304 <HAL_GetTick>
 80021a8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80021aa:	e00a      	b.n	80021c2 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80021ac:	f7ff f8aa 	bl	8001304 <HAL_GetTick>
 80021b0:	4602      	mov	r2, r0
 80021b2:	693b      	ldr	r3, [r7, #16]
 80021b4:	1ad3      	subs	r3, r2, r3
 80021b6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80021ba:	4293      	cmp	r3, r2
 80021bc:	d901      	bls.n	80021c2 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 80021be:	2303      	movs	r3, #3
 80021c0:	e138      	b.n	8002434 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80021c2:	4b46      	ldr	r3, [pc, #280]	@ (80022dc <HAL_RCC_OscConfig+0x4b8>)
 80021c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80021c8:	f003 0302 	and.w	r3, r3, #2
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d0ed      	beq.n	80021ac <HAL_RCC_OscConfig+0x388>
 80021d0:	e015      	b.n	80021fe <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80021d2:	f7ff f897 	bl	8001304 <HAL_GetTick>
 80021d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80021d8:	e00a      	b.n	80021f0 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80021da:	f7ff f893 	bl	8001304 <HAL_GetTick>
 80021de:	4602      	mov	r2, r0
 80021e0:	693b      	ldr	r3, [r7, #16]
 80021e2:	1ad3      	subs	r3, r2, r3
 80021e4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80021e8:	4293      	cmp	r3, r2
 80021ea:	d901      	bls.n	80021f0 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 80021ec:	2303      	movs	r3, #3
 80021ee:	e121      	b.n	8002434 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80021f0:	4b3a      	ldr	r3, [pc, #232]	@ (80022dc <HAL_RCC_OscConfig+0x4b8>)
 80021f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80021f6:	f003 0302 	and.w	r3, r3, #2
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d1ed      	bne.n	80021da <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80021fe:	7ffb      	ldrb	r3, [r7, #31]
 8002200:	2b01      	cmp	r3, #1
 8002202:	d105      	bne.n	8002210 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002204:	4b35      	ldr	r3, [pc, #212]	@ (80022dc <HAL_RCC_OscConfig+0x4b8>)
 8002206:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002208:	4a34      	ldr	r2, [pc, #208]	@ (80022dc <HAL_RCC_OscConfig+0x4b8>)
 800220a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800220e:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	f003 0320 	and.w	r3, r3, #32
 8002218:	2b00      	cmp	r3, #0
 800221a:	d03c      	beq.n	8002296 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	699b      	ldr	r3, [r3, #24]
 8002220:	2b00      	cmp	r3, #0
 8002222:	d01c      	beq.n	800225e <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002224:	4b2d      	ldr	r3, [pc, #180]	@ (80022dc <HAL_RCC_OscConfig+0x4b8>)
 8002226:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800222a:	4a2c      	ldr	r2, [pc, #176]	@ (80022dc <HAL_RCC_OscConfig+0x4b8>)
 800222c:	f043 0301 	orr.w	r3, r3, #1
 8002230:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002234:	f7ff f866 	bl	8001304 <HAL_GetTick>
 8002238:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800223a:	e008      	b.n	800224e <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800223c:	f7ff f862 	bl	8001304 <HAL_GetTick>
 8002240:	4602      	mov	r2, r0
 8002242:	693b      	ldr	r3, [r7, #16]
 8002244:	1ad3      	subs	r3, r2, r3
 8002246:	2b02      	cmp	r3, #2
 8002248:	d901      	bls.n	800224e <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800224a:	2303      	movs	r3, #3
 800224c:	e0f2      	b.n	8002434 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800224e:	4b23      	ldr	r3, [pc, #140]	@ (80022dc <HAL_RCC_OscConfig+0x4b8>)
 8002250:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002254:	f003 0302 	and.w	r3, r3, #2
 8002258:	2b00      	cmp	r3, #0
 800225a:	d0ef      	beq.n	800223c <HAL_RCC_OscConfig+0x418>
 800225c:	e01b      	b.n	8002296 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800225e:	4b1f      	ldr	r3, [pc, #124]	@ (80022dc <HAL_RCC_OscConfig+0x4b8>)
 8002260:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002264:	4a1d      	ldr	r2, [pc, #116]	@ (80022dc <HAL_RCC_OscConfig+0x4b8>)
 8002266:	f023 0301 	bic.w	r3, r3, #1
 800226a:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800226e:	f7ff f849 	bl	8001304 <HAL_GetTick>
 8002272:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002274:	e008      	b.n	8002288 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002276:	f7ff f845 	bl	8001304 <HAL_GetTick>
 800227a:	4602      	mov	r2, r0
 800227c:	693b      	ldr	r3, [r7, #16]
 800227e:	1ad3      	subs	r3, r2, r3
 8002280:	2b02      	cmp	r3, #2
 8002282:	d901      	bls.n	8002288 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8002284:	2303      	movs	r3, #3
 8002286:	e0d5      	b.n	8002434 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002288:	4b14      	ldr	r3, [pc, #80]	@ (80022dc <HAL_RCC_OscConfig+0x4b8>)
 800228a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800228e:	f003 0302 	and.w	r3, r3, #2
 8002292:	2b00      	cmp	r3, #0
 8002294:	d1ef      	bne.n	8002276 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	69db      	ldr	r3, [r3, #28]
 800229a:	2b00      	cmp	r3, #0
 800229c:	f000 80c9 	beq.w	8002432 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80022a0:	4b0e      	ldr	r3, [pc, #56]	@ (80022dc <HAL_RCC_OscConfig+0x4b8>)
 80022a2:	689b      	ldr	r3, [r3, #8]
 80022a4:	f003 030c 	and.w	r3, r3, #12
 80022a8:	2b0c      	cmp	r3, #12
 80022aa:	f000 8083 	beq.w	80023b4 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	69db      	ldr	r3, [r3, #28]
 80022b2:	2b02      	cmp	r3, #2
 80022b4:	d15e      	bne.n	8002374 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80022b6:	4b09      	ldr	r3, [pc, #36]	@ (80022dc <HAL_RCC_OscConfig+0x4b8>)
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	4a08      	ldr	r2, [pc, #32]	@ (80022dc <HAL_RCC_OscConfig+0x4b8>)
 80022bc:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80022c0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022c2:	f7ff f81f 	bl	8001304 <HAL_GetTick>
 80022c6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80022c8:	e00c      	b.n	80022e4 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80022ca:	f7ff f81b 	bl	8001304 <HAL_GetTick>
 80022ce:	4602      	mov	r2, r0
 80022d0:	693b      	ldr	r3, [r7, #16]
 80022d2:	1ad3      	subs	r3, r2, r3
 80022d4:	2b02      	cmp	r3, #2
 80022d6:	d905      	bls.n	80022e4 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 80022d8:	2303      	movs	r3, #3
 80022da:	e0ab      	b.n	8002434 <HAL_RCC_OscConfig+0x610>
 80022dc:	40021000 	.word	0x40021000
 80022e0:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80022e4:	4b55      	ldr	r3, [pc, #340]	@ (800243c <HAL_RCC_OscConfig+0x618>)
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d1ec      	bne.n	80022ca <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80022f0:	4b52      	ldr	r3, [pc, #328]	@ (800243c <HAL_RCC_OscConfig+0x618>)
 80022f2:	68da      	ldr	r2, [r3, #12]
 80022f4:	4b52      	ldr	r3, [pc, #328]	@ (8002440 <HAL_RCC_OscConfig+0x61c>)
 80022f6:	4013      	ands	r3, r2
 80022f8:	687a      	ldr	r2, [r7, #4]
 80022fa:	6a11      	ldr	r1, [r2, #32]
 80022fc:	687a      	ldr	r2, [r7, #4]
 80022fe:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002300:	3a01      	subs	r2, #1
 8002302:	0112      	lsls	r2, r2, #4
 8002304:	4311      	orrs	r1, r2
 8002306:	687a      	ldr	r2, [r7, #4]
 8002308:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800230a:	0212      	lsls	r2, r2, #8
 800230c:	4311      	orrs	r1, r2
 800230e:	687a      	ldr	r2, [r7, #4]
 8002310:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8002312:	0852      	lsrs	r2, r2, #1
 8002314:	3a01      	subs	r2, #1
 8002316:	0552      	lsls	r2, r2, #21
 8002318:	4311      	orrs	r1, r2
 800231a:	687a      	ldr	r2, [r7, #4]
 800231c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800231e:	0852      	lsrs	r2, r2, #1
 8002320:	3a01      	subs	r2, #1
 8002322:	0652      	lsls	r2, r2, #25
 8002324:	4311      	orrs	r1, r2
 8002326:	687a      	ldr	r2, [r7, #4]
 8002328:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800232a:	06d2      	lsls	r2, r2, #27
 800232c:	430a      	orrs	r2, r1
 800232e:	4943      	ldr	r1, [pc, #268]	@ (800243c <HAL_RCC_OscConfig+0x618>)
 8002330:	4313      	orrs	r3, r2
 8002332:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002334:	4b41      	ldr	r3, [pc, #260]	@ (800243c <HAL_RCC_OscConfig+0x618>)
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	4a40      	ldr	r2, [pc, #256]	@ (800243c <HAL_RCC_OscConfig+0x618>)
 800233a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800233e:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002340:	4b3e      	ldr	r3, [pc, #248]	@ (800243c <HAL_RCC_OscConfig+0x618>)
 8002342:	68db      	ldr	r3, [r3, #12]
 8002344:	4a3d      	ldr	r2, [pc, #244]	@ (800243c <HAL_RCC_OscConfig+0x618>)
 8002346:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800234a:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800234c:	f7fe ffda 	bl	8001304 <HAL_GetTick>
 8002350:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002352:	e008      	b.n	8002366 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002354:	f7fe ffd6 	bl	8001304 <HAL_GetTick>
 8002358:	4602      	mov	r2, r0
 800235a:	693b      	ldr	r3, [r7, #16]
 800235c:	1ad3      	subs	r3, r2, r3
 800235e:	2b02      	cmp	r3, #2
 8002360:	d901      	bls.n	8002366 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8002362:	2303      	movs	r3, #3
 8002364:	e066      	b.n	8002434 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002366:	4b35      	ldr	r3, [pc, #212]	@ (800243c <HAL_RCC_OscConfig+0x618>)
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800236e:	2b00      	cmp	r3, #0
 8002370:	d0f0      	beq.n	8002354 <HAL_RCC_OscConfig+0x530>
 8002372:	e05e      	b.n	8002432 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002374:	4b31      	ldr	r3, [pc, #196]	@ (800243c <HAL_RCC_OscConfig+0x618>)
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	4a30      	ldr	r2, [pc, #192]	@ (800243c <HAL_RCC_OscConfig+0x618>)
 800237a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800237e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002380:	f7fe ffc0 	bl	8001304 <HAL_GetTick>
 8002384:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002386:	e008      	b.n	800239a <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002388:	f7fe ffbc 	bl	8001304 <HAL_GetTick>
 800238c:	4602      	mov	r2, r0
 800238e:	693b      	ldr	r3, [r7, #16]
 8002390:	1ad3      	subs	r3, r2, r3
 8002392:	2b02      	cmp	r3, #2
 8002394:	d901      	bls.n	800239a <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8002396:	2303      	movs	r3, #3
 8002398:	e04c      	b.n	8002434 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800239a:	4b28      	ldr	r3, [pc, #160]	@ (800243c <HAL_RCC_OscConfig+0x618>)
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d1f0      	bne.n	8002388 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 80023a6:	4b25      	ldr	r3, [pc, #148]	@ (800243c <HAL_RCC_OscConfig+0x618>)
 80023a8:	68da      	ldr	r2, [r3, #12]
 80023aa:	4924      	ldr	r1, [pc, #144]	@ (800243c <HAL_RCC_OscConfig+0x618>)
 80023ac:	4b25      	ldr	r3, [pc, #148]	@ (8002444 <HAL_RCC_OscConfig+0x620>)
 80023ae:	4013      	ands	r3, r2
 80023b0:	60cb      	str	r3, [r1, #12]
 80023b2:	e03e      	b.n	8002432 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	69db      	ldr	r3, [r3, #28]
 80023b8:	2b01      	cmp	r3, #1
 80023ba:	d101      	bne.n	80023c0 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 80023bc:	2301      	movs	r3, #1
 80023be:	e039      	b.n	8002434 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 80023c0:	4b1e      	ldr	r3, [pc, #120]	@ (800243c <HAL_RCC_OscConfig+0x618>)
 80023c2:	68db      	ldr	r3, [r3, #12]
 80023c4:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80023c6:	697b      	ldr	r3, [r7, #20]
 80023c8:	f003 0203 	and.w	r2, r3, #3
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	6a1b      	ldr	r3, [r3, #32]
 80023d0:	429a      	cmp	r2, r3
 80023d2:	d12c      	bne.n	800242e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80023d4:	697b      	ldr	r3, [r7, #20]
 80023d6:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023de:	3b01      	subs	r3, #1
 80023e0:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80023e2:	429a      	cmp	r2, r3
 80023e4:	d123      	bne.n	800242e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80023e6:	697b      	ldr	r3, [r7, #20]
 80023e8:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023f0:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80023f2:	429a      	cmp	r2, r3
 80023f4:	d11b      	bne.n	800242e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80023f6:	697b      	ldr	r3, [r7, #20]
 80023f8:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002400:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8002402:	429a      	cmp	r2, r3
 8002404:	d113      	bne.n	800242e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002406:	697b      	ldr	r3, [r7, #20]
 8002408:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002410:	085b      	lsrs	r3, r3, #1
 8002412:	3b01      	subs	r3, #1
 8002414:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002416:	429a      	cmp	r2, r3
 8002418:	d109      	bne.n	800242e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800241a:	697b      	ldr	r3, [r7, #20]
 800241c:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002424:	085b      	lsrs	r3, r3, #1
 8002426:	3b01      	subs	r3, #1
 8002428:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800242a:	429a      	cmp	r2, r3
 800242c:	d001      	beq.n	8002432 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 800242e:	2301      	movs	r3, #1
 8002430:	e000      	b.n	8002434 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8002432:	2300      	movs	r3, #0
}
 8002434:	4618      	mov	r0, r3
 8002436:	3720      	adds	r7, #32
 8002438:	46bd      	mov	sp, r7
 800243a:	bd80      	pop	{r7, pc}
 800243c:	40021000 	.word	0x40021000
 8002440:	019f800c 	.word	0x019f800c
 8002444:	feeefffc 	.word	0xfeeefffc

08002448 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002448:	b580      	push	{r7, lr}
 800244a:	b086      	sub	sp, #24
 800244c:	af00      	add	r7, sp, #0
 800244e:	6078      	str	r0, [r7, #4]
 8002450:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8002452:	2300      	movs	r3, #0
 8002454:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	2b00      	cmp	r3, #0
 800245a:	d101      	bne.n	8002460 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800245c:	2301      	movs	r3, #1
 800245e:	e11e      	b.n	800269e <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002460:	4b91      	ldr	r3, [pc, #580]	@ (80026a8 <HAL_RCC_ClockConfig+0x260>)
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	f003 030f 	and.w	r3, r3, #15
 8002468:	683a      	ldr	r2, [r7, #0]
 800246a:	429a      	cmp	r2, r3
 800246c:	d910      	bls.n	8002490 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800246e:	4b8e      	ldr	r3, [pc, #568]	@ (80026a8 <HAL_RCC_ClockConfig+0x260>)
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	f023 020f 	bic.w	r2, r3, #15
 8002476:	498c      	ldr	r1, [pc, #560]	@ (80026a8 <HAL_RCC_ClockConfig+0x260>)
 8002478:	683b      	ldr	r3, [r7, #0]
 800247a:	4313      	orrs	r3, r2
 800247c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800247e:	4b8a      	ldr	r3, [pc, #552]	@ (80026a8 <HAL_RCC_ClockConfig+0x260>)
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	f003 030f 	and.w	r3, r3, #15
 8002486:	683a      	ldr	r2, [r7, #0]
 8002488:	429a      	cmp	r2, r3
 800248a:	d001      	beq.n	8002490 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800248c:	2301      	movs	r3, #1
 800248e:	e106      	b.n	800269e <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	f003 0301 	and.w	r3, r3, #1
 8002498:	2b00      	cmp	r3, #0
 800249a:	d073      	beq.n	8002584 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	685b      	ldr	r3, [r3, #4]
 80024a0:	2b03      	cmp	r3, #3
 80024a2:	d129      	bne.n	80024f8 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80024a4:	4b81      	ldr	r3, [pc, #516]	@ (80026ac <HAL_RCC_ClockConfig+0x264>)
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d101      	bne.n	80024b4 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 80024b0:	2301      	movs	r3, #1
 80024b2:	e0f4      	b.n	800269e <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 80024b4:	f000 f966 	bl	8002784 <RCC_GetSysClockFreqFromPLLSource>
 80024b8:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 80024ba:	693b      	ldr	r3, [r7, #16]
 80024bc:	4a7c      	ldr	r2, [pc, #496]	@ (80026b0 <HAL_RCC_ClockConfig+0x268>)
 80024be:	4293      	cmp	r3, r2
 80024c0:	d93f      	bls.n	8002542 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80024c2:	4b7a      	ldr	r3, [pc, #488]	@ (80026ac <HAL_RCC_ClockConfig+0x264>)
 80024c4:	689b      	ldr	r3, [r3, #8]
 80024c6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d009      	beq.n	80024e2 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d033      	beq.n	8002542 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d12f      	bne.n	8002542 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80024e2:	4b72      	ldr	r3, [pc, #456]	@ (80026ac <HAL_RCC_ClockConfig+0x264>)
 80024e4:	689b      	ldr	r3, [r3, #8]
 80024e6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80024ea:	4a70      	ldr	r2, [pc, #448]	@ (80026ac <HAL_RCC_ClockConfig+0x264>)
 80024ec:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80024f0:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80024f2:	2380      	movs	r3, #128	@ 0x80
 80024f4:	617b      	str	r3, [r7, #20]
 80024f6:	e024      	b.n	8002542 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	685b      	ldr	r3, [r3, #4]
 80024fc:	2b02      	cmp	r3, #2
 80024fe:	d107      	bne.n	8002510 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002500:	4b6a      	ldr	r3, [pc, #424]	@ (80026ac <HAL_RCC_ClockConfig+0x264>)
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002508:	2b00      	cmp	r3, #0
 800250a:	d109      	bne.n	8002520 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800250c:	2301      	movs	r3, #1
 800250e:	e0c6      	b.n	800269e <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002510:	4b66      	ldr	r3, [pc, #408]	@ (80026ac <HAL_RCC_ClockConfig+0x264>)
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002518:	2b00      	cmp	r3, #0
 800251a:	d101      	bne.n	8002520 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800251c:	2301      	movs	r3, #1
 800251e:	e0be      	b.n	800269e <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8002520:	f000 f8ce 	bl	80026c0 <HAL_RCC_GetSysClockFreq>
 8002524:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8002526:	693b      	ldr	r3, [r7, #16]
 8002528:	4a61      	ldr	r2, [pc, #388]	@ (80026b0 <HAL_RCC_ClockConfig+0x268>)
 800252a:	4293      	cmp	r3, r2
 800252c:	d909      	bls.n	8002542 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800252e:	4b5f      	ldr	r3, [pc, #380]	@ (80026ac <HAL_RCC_ClockConfig+0x264>)
 8002530:	689b      	ldr	r3, [r3, #8]
 8002532:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002536:	4a5d      	ldr	r2, [pc, #372]	@ (80026ac <HAL_RCC_ClockConfig+0x264>)
 8002538:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800253c:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800253e:	2380      	movs	r3, #128	@ 0x80
 8002540:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002542:	4b5a      	ldr	r3, [pc, #360]	@ (80026ac <HAL_RCC_ClockConfig+0x264>)
 8002544:	689b      	ldr	r3, [r3, #8]
 8002546:	f023 0203 	bic.w	r2, r3, #3
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	685b      	ldr	r3, [r3, #4]
 800254e:	4957      	ldr	r1, [pc, #348]	@ (80026ac <HAL_RCC_ClockConfig+0x264>)
 8002550:	4313      	orrs	r3, r2
 8002552:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002554:	f7fe fed6 	bl	8001304 <HAL_GetTick>
 8002558:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800255a:	e00a      	b.n	8002572 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800255c:	f7fe fed2 	bl	8001304 <HAL_GetTick>
 8002560:	4602      	mov	r2, r0
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	1ad3      	subs	r3, r2, r3
 8002566:	f241 3288 	movw	r2, #5000	@ 0x1388
 800256a:	4293      	cmp	r3, r2
 800256c:	d901      	bls.n	8002572 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800256e:	2303      	movs	r3, #3
 8002570:	e095      	b.n	800269e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002572:	4b4e      	ldr	r3, [pc, #312]	@ (80026ac <HAL_RCC_ClockConfig+0x264>)
 8002574:	689b      	ldr	r3, [r3, #8]
 8002576:	f003 020c 	and.w	r2, r3, #12
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	685b      	ldr	r3, [r3, #4]
 800257e:	009b      	lsls	r3, r3, #2
 8002580:	429a      	cmp	r2, r3
 8002582:	d1eb      	bne.n	800255c <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	f003 0302 	and.w	r3, r3, #2
 800258c:	2b00      	cmp	r3, #0
 800258e:	d023      	beq.n	80025d8 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	f003 0304 	and.w	r3, r3, #4
 8002598:	2b00      	cmp	r3, #0
 800259a:	d005      	beq.n	80025a8 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800259c:	4b43      	ldr	r3, [pc, #268]	@ (80026ac <HAL_RCC_ClockConfig+0x264>)
 800259e:	689b      	ldr	r3, [r3, #8]
 80025a0:	4a42      	ldr	r2, [pc, #264]	@ (80026ac <HAL_RCC_ClockConfig+0x264>)
 80025a2:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80025a6:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	f003 0308 	and.w	r3, r3, #8
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d007      	beq.n	80025c4 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 80025b4:	4b3d      	ldr	r3, [pc, #244]	@ (80026ac <HAL_RCC_ClockConfig+0x264>)
 80025b6:	689b      	ldr	r3, [r3, #8]
 80025b8:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80025bc:	4a3b      	ldr	r2, [pc, #236]	@ (80026ac <HAL_RCC_ClockConfig+0x264>)
 80025be:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80025c2:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80025c4:	4b39      	ldr	r3, [pc, #228]	@ (80026ac <HAL_RCC_ClockConfig+0x264>)
 80025c6:	689b      	ldr	r3, [r3, #8]
 80025c8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	689b      	ldr	r3, [r3, #8]
 80025d0:	4936      	ldr	r1, [pc, #216]	@ (80026ac <HAL_RCC_ClockConfig+0x264>)
 80025d2:	4313      	orrs	r3, r2
 80025d4:	608b      	str	r3, [r1, #8]
 80025d6:	e008      	b.n	80025ea <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 80025d8:	697b      	ldr	r3, [r7, #20]
 80025da:	2b80      	cmp	r3, #128	@ 0x80
 80025dc:	d105      	bne.n	80025ea <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80025de:	4b33      	ldr	r3, [pc, #204]	@ (80026ac <HAL_RCC_ClockConfig+0x264>)
 80025e0:	689b      	ldr	r3, [r3, #8]
 80025e2:	4a32      	ldr	r2, [pc, #200]	@ (80026ac <HAL_RCC_ClockConfig+0x264>)
 80025e4:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80025e8:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80025ea:	4b2f      	ldr	r3, [pc, #188]	@ (80026a8 <HAL_RCC_ClockConfig+0x260>)
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	f003 030f 	and.w	r3, r3, #15
 80025f2:	683a      	ldr	r2, [r7, #0]
 80025f4:	429a      	cmp	r2, r3
 80025f6:	d21d      	bcs.n	8002634 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80025f8:	4b2b      	ldr	r3, [pc, #172]	@ (80026a8 <HAL_RCC_ClockConfig+0x260>)
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	f023 020f 	bic.w	r2, r3, #15
 8002600:	4929      	ldr	r1, [pc, #164]	@ (80026a8 <HAL_RCC_ClockConfig+0x260>)
 8002602:	683b      	ldr	r3, [r7, #0]
 8002604:	4313      	orrs	r3, r2
 8002606:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002608:	f7fe fe7c 	bl	8001304 <HAL_GetTick>
 800260c:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800260e:	e00a      	b.n	8002626 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002610:	f7fe fe78 	bl	8001304 <HAL_GetTick>
 8002614:	4602      	mov	r2, r0
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	1ad3      	subs	r3, r2, r3
 800261a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800261e:	4293      	cmp	r3, r2
 8002620:	d901      	bls.n	8002626 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8002622:	2303      	movs	r3, #3
 8002624:	e03b      	b.n	800269e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002626:	4b20      	ldr	r3, [pc, #128]	@ (80026a8 <HAL_RCC_ClockConfig+0x260>)
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	f003 030f 	and.w	r3, r3, #15
 800262e:	683a      	ldr	r2, [r7, #0]
 8002630:	429a      	cmp	r2, r3
 8002632:	d1ed      	bne.n	8002610 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	f003 0304 	and.w	r3, r3, #4
 800263c:	2b00      	cmp	r3, #0
 800263e:	d008      	beq.n	8002652 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002640:	4b1a      	ldr	r3, [pc, #104]	@ (80026ac <HAL_RCC_ClockConfig+0x264>)
 8002642:	689b      	ldr	r3, [r3, #8]
 8002644:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	68db      	ldr	r3, [r3, #12]
 800264c:	4917      	ldr	r1, [pc, #92]	@ (80026ac <HAL_RCC_ClockConfig+0x264>)
 800264e:	4313      	orrs	r3, r2
 8002650:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	f003 0308 	and.w	r3, r3, #8
 800265a:	2b00      	cmp	r3, #0
 800265c:	d009      	beq.n	8002672 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800265e:	4b13      	ldr	r3, [pc, #76]	@ (80026ac <HAL_RCC_ClockConfig+0x264>)
 8002660:	689b      	ldr	r3, [r3, #8]
 8002662:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	691b      	ldr	r3, [r3, #16]
 800266a:	00db      	lsls	r3, r3, #3
 800266c:	490f      	ldr	r1, [pc, #60]	@ (80026ac <HAL_RCC_ClockConfig+0x264>)
 800266e:	4313      	orrs	r3, r2
 8002670:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002672:	f000 f825 	bl	80026c0 <HAL_RCC_GetSysClockFreq>
 8002676:	4602      	mov	r2, r0
 8002678:	4b0c      	ldr	r3, [pc, #48]	@ (80026ac <HAL_RCC_ClockConfig+0x264>)
 800267a:	689b      	ldr	r3, [r3, #8]
 800267c:	091b      	lsrs	r3, r3, #4
 800267e:	f003 030f 	and.w	r3, r3, #15
 8002682:	490c      	ldr	r1, [pc, #48]	@ (80026b4 <HAL_RCC_ClockConfig+0x26c>)
 8002684:	5ccb      	ldrb	r3, [r1, r3]
 8002686:	f003 031f 	and.w	r3, r3, #31
 800268a:	fa22 f303 	lsr.w	r3, r2, r3
 800268e:	4a0a      	ldr	r2, [pc, #40]	@ (80026b8 <HAL_RCC_ClockConfig+0x270>)
 8002690:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8002692:	4b0a      	ldr	r3, [pc, #40]	@ (80026bc <HAL_RCC_ClockConfig+0x274>)
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	4618      	mov	r0, r3
 8002698:	f7fe fde8 	bl	800126c <HAL_InitTick>
 800269c:	4603      	mov	r3, r0
}
 800269e:	4618      	mov	r0, r3
 80026a0:	3718      	adds	r7, #24
 80026a2:	46bd      	mov	sp, r7
 80026a4:	bd80      	pop	{r7, pc}
 80026a6:	bf00      	nop
 80026a8:	40022000 	.word	0x40022000
 80026ac:	40021000 	.word	0x40021000
 80026b0:	04c4b400 	.word	0x04c4b400
 80026b4:	08003e6c 	.word	0x08003e6c
 80026b8:	20000008 	.word	0x20000008
 80026bc:	2000000c 	.word	0x2000000c

080026c0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80026c0:	b480      	push	{r7}
 80026c2:	b087      	sub	sp, #28
 80026c4:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80026c6:	4b2c      	ldr	r3, [pc, #176]	@ (8002778 <HAL_RCC_GetSysClockFreq+0xb8>)
 80026c8:	689b      	ldr	r3, [r3, #8]
 80026ca:	f003 030c 	and.w	r3, r3, #12
 80026ce:	2b04      	cmp	r3, #4
 80026d0:	d102      	bne.n	80026d8 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80026d2:	4b2a      	ldr	r3, [pc, #168]	@ (800277c <HAL_RCC_GetSysClockFreq+0xbc>)
 80026d4:	613b      	str	r3, [r7, #16]
 80026d6:	e047      	b.n	8002768 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80026d8:	4b27      	ldr	r3, [pc, #156]	@ (8002778 <HAL_RCC_GetSysClockFreq+0xb8>)
 80026da:	689b      	ldr	r3, [r3, #8]
 80026dc:	f003 030c 	and.w	r3, r3, #12
 80026e0:	2b08      	cmp	r3, #8
 80026e2:	d102      	bne.n	80026ea <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80026e4:	4b26      	ldr	r3, [pc, #152]	@ (8002780 <HAL_RCC_GetSysClockFreq+0xc0>)
 80026e6:	613b      	str	r3, [r7, #16]
 80026e8:	e03e      	b.n	8002768 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 80026ea:	4b23      	ldr	r3, [pc, #140]	@ (8002778 <HAL_RCC_GetSysClockFreq+0xb8>)
 80026ec:	689b      	ldr	r3, [r3, #8]
 80026ee:	f003 030c 	and.w	r3, r3, #12
 80026f2:	2b0c      	cmp	r3, #12
 80026f4:	d136      	bne.n	8002764 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80026f6:	4b20      	ldr	r3, [pc, #128]	@ (8002778 <HAL_RCC_GetSysClockFreq+0xb8>)
 80026f8:	68db      	ldr	r3, [r3, #12]
 80026fa:	f003 0303 	and.w	r3, r3, #3
 80026fe:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002700:	4b1d      	ldr	r3, [pc, #116]	@ (8002778 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002702:	68db      	ldr	r3, [r3, #12]
 8002704:	091b      	lsrs	r3, r3, #4
 8002706:	f003 030f 	and.w	r3, r3, #15
 800270a:	3301      	adds	r3, #1
 800270c:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800270e:	68fb      	ldr	r3, [r7, #12]
 8002710:	2b03      	cmp	r3, #3
 8002712:	d10c      	bne.n	800272e <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002714:	4a1a      	ldr	r2, [pc, #104]	@ (8002780 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002716:	68bb      	ldr	r3, [r7, #8]
 8002718:	fbb2 f3f3 	udiv	r3, r2, r3
 800271c:	4a16      	ldr	r2, [pc, #88]	@ (8002778 <HAL_RCC_GetSysClockFreq+0xb8>)
 800271e:	68d2      	ldr	r2, [r2, #12]
 8002720:	0a12      	lsrs	r2, r2, #8
 8002722:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002726:	fb02 f303 	mul.w	r3, r2, r3
 800272a:	617b      	str	r3, [r7, #20]
      break;
 800272c:	e00c      	b.n	8002748 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800272e:	4a13      	ldr	r2, [pc, #76]	@ (800277c <HAL_RCC_GetSysClockFreq+0xbc>)
 8002730:	68bb      	ldr	r3, [r7, #8]
 8002732:	fbb2 f3f3 	udiv	r3, r2, r3
 8002736:	4a10      	ldr	r2, [pc, #64]	@ (8002778 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002738:	68d2      	ldr	r2, [r2, #12]
 800273a:	0a12      	lsrs	r2, r2, #8
 800273c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002740:	fb02 f303 	mul.w	r3, r2, r3
 8002744:	617b      	str	r3, [r7, #20]
      break;
 8002746:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002748:	4b0b      	ldr	r3, [pc, #44]	@ (8002778 <HAL_RCC_GetSysClockFreq+0xb8>)
 800274a:	68db      	ldr	r3, [r3, #12]
 800274c:	0e5b      	lsrs	r3, r3, #25
 800274e:	f003 0303 	and.w	r3, r3, #3
 8002752:	3301      	adds	r3, #1
 8002754:	005b      	lsls	r3, r3, #1
 8002756:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8002758:	697a      	ldr	r2, [r7, #20]
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002760:	613b      	str	r3, [r7, #16]
 8002762:	e001      	b.n	8002768 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8002764:	2300      	movs	r3, #0
 8002766:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8002768:	693b      	ldr	r3, [r7, #16]
}
 800276a:	4618      	mov	r0, r3
 800276c:	371c      	adds	r7, #28
 800276e:	46bd      	mov	sp, r7
 8002770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002774:	4770      	bx	lr
 8002776:	bf00      	nop
 8002778:	40021000 	.word	0x40021000
 800277c:	00f42400 	.word	0x00f42400
 8002780:	02dc6c00 	.word	0x02dc6c00

08002784 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8002784:	b480      	push	{r7}
 8002786:	b087      	sub	sp, #28
 8002788:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800278a:	4b1e      	ldr	r3, [pc, #120]	@ (8002804 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800278c:	68db      	ldr	r3, [r3, #12]
 800278e:	f003 0303 	and.w	r3, r3, #3
 8002792:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002794:	4b1b      	ldr	r3, [pc, #108]	@ (8002804 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002796:	68db      	ldr	r3, [r3, #12]
 8002798:	091b      	lsrs	r3, r3, #4
 800279a:	f003 030f 	and.w	r3, r3, #15
 800279e:	3301      	adds	r3, #1
 80027a0:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80027a2:	693b      	ldr	r3, [r7, #16]
 80027a4:	2b03      	cmp	r3, #3
 80027a6:	d10c      	bne.n	80027c2 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80027a8:	4a17      	ldr	r2, [pc, #92]	@ (8002808 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80027b0:	4a14      	ldr	r2, [pc, #80]	@ (8002804 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80027b2:	68d2      	ldr	r2, [r2, #12]
 80027b4:	0a12      	lsrs	r2, r2, #8
 80027b6:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80027ba:	fb02 f303 	mul.w	r3, r2, r3
 80027be:	617b      	str	r3, [r7, #20]
    break;
 80027c0:	e00c      	b.n	80027dc <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80027c2:	4a12      	ldr	r2, [pc, #72]	@ (800280c <RCC_GetSysClockFreqFromPLLSource+0x88>)
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80027ca:	4a0e      	ldr	r2, [pc, #56]	@ (8002804 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80027cc:	68d2      	ldr	r2, [r2, #12]
 80027ce:	0a12      	lsrs	r2, r2, #8
 80027d0:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80027d4:	fb02 f303 	mul.w	r3, r2, r3
 80027d8:	617b      	str	r3, [r7, #20]
    break;
 80027da:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80027dc:	4b09      	ldr	r3, [pc, #36]	@ (8002804 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80027de:	68db      	ldr	r3, [r3, #12]
 80027e0:	0e5b      	lsrs	r3, r3, #25
 80027e2:	f003 0303 	and.w	r3, r3, #3
 80027e6:	3301      	adds	r3, #1
 80027e8:	005b      	lsls	r3, r3, #1
 80027ea:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 80027ec:	697a      	ldr	r2, [r7, #20]
 80027ee:	68bb      	ldr	r3, [r7, #8]
 80027f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80027f4:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 80027f6:	687b      	ldr	r3, [r7, #4]
}
 80027f8:	4618      	mov	r0, r3
 80027fa:	371c      	adds	r7, #28
 80027fc:	46bd      	mov	sp, r7
 80027fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002802:	4770      	bx	lr
 8002804:	40021000 	.word	0x40021000
 8002808:	02dc6c00 	.word	0x02dc6c00
 800280c:	00f42400 	.word	0x00f42400

08002810 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002810:	b580      	push	{r7, lr}
 8002812:	b084      	sub	sp, #16
 8002814:	af00      	add	r7, sp, #0
 8002816:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	2b00      	cmp	r3, #0
 800281c:	d101      	bne.n	8002822 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800281e:	2301      	movs	r3, #1
 8002820:	e09d      	b.n	800295e <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002826:	2b00      	cmp	r3, #0
 8002828:	d108      	bne.n	800283c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	685b      	ldr	r3, [r3, #4]
 800282e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002832:	d009      	beq.n	8002848 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	2200      	movs	r2, #0
 8002838:	61da      	str	r2, [r3, #28]
 800283a:	e005      	b.n	8002848 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	2200      	movs	r2, #0
 8002840:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	2200      	movs	r2, #0
 8002846:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	2200      	movs	r2, #0
 800284c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8002854:	b2db      	uxtb	r3, r3
 8002856:	2b00      	cmp	r3, #0
 8002858:	d106      	bne.n	8002868 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	2200      	movs	r2, #0
 800285e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002862:	6878      	ldr	r0, [r7, #4]
 8002864:	f7fe fa62 	bl	8000d2c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	2202      	movs	r2, #2
 800286c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	681a      	ldr	r2, [r3, #0]
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800287e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	68db      	ldr	r3, [r3, #12]
 8002884:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8002888:	d902      	bls.n	8002890 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800288a:	2300      	movs	r3, #0
 800288c:	60fb      	str	r3, [r7, #12]
 800288e:	e002      	b.n	8002896 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8002890:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002894:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	68db      	ldr	r3, [r3, #12]
 800289a:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800289e:	d007      	beq.n	80028b0 <HAL_SPI_Init+0xa0>
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	68db      	ldr	r3, [r3, #12]
 80028a4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80028a8:	d002      	beq.n	80028b0 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	2200      	movs	r2, #0
 80028ae:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	685b      	ldr	r3, [r3, #4]
 80028b4:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	689b      	ldr	r3, [r3, #8]
 80028bc:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80028c0:	431a      	orrs	r2, r3
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	691b      	ldr	r3, [r3, #16]
 80028c6:	f003 0302 	and.w	r3, r3, #2
 80028ca:	431a      	orrs	r2, r3
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	695b      	ldr	r3, [r3, #20]
 80028d0:	f003 0301 	and.w	r3, r3, #1
 80028d4:	431a      	orrs	r2, r3
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	699b      	ldr	r3, [r3, #24]
 80028da:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80028de:	431a      	orrs	r2, r3
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	69db      	ldr	r3, [r3, #28]
 80028e4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80028e8:	431a      	orrs	r2, r3
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	6a1b      	ldr	r3, [r3, #32]
 80028ee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80028f2:	ea42 0103 	orr.w	r1, r2, r3
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028fa:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	430a      	orrs	r2, r1
 8002904:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	699b      	ldr	r3, [r3, #24]
 800290a:	0c1b      	lsrs	r3, r3, #16
 800290c:	f003 0204 	and.w	r2, r3, #4
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002914:	f003 0310 	and.w	r3, r3, #16
 8002918:	431a      	orrs	r2, r3
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800291e:	f003 0308 	and.w	r3, r3, #8
 8002922:	431a      	orrs	r2, r3
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	68db      	ldr	r3, [r3, #12]
 8002928:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800292c:	ea42 0103 	orr.w	r1, r2, r3
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	430a      	orrs	r2, r1
 800293c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	69da      	ldr	r2, [r3, #28]
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800294c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	2200      	movs	r2, #0
 8002952:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	2201      	movs	r2, #1
 8002958:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800295c:	2300      	movs	r3, #0
}
 800295e:	4618      	mov	r0, r3
 8002960:	3710      	adds	r7, #16
 8002962:	46bd      	mov	sp, r7
 8002964:	bd80      	pop	{r7, pc}

08002966 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002966:	b580      	push	{r7, lr}
 8002968:	b088      	sub	sp, #32
 800296a:	af00      	add	r7, sp, #0
 800296c:	60f8      	str	r0, [r7, #12]
 800296e:	60b9      	str	r1, [r7, #8]
 8002970:	603b      	str	r3, [r7, #0]
 8002972:	4613      	mov	r3, r2
 8002974:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8002976:	2300      	movs	r3, #0
 8002978:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8002980:	2b01      	cmp	r3, #1
 8002982:	d101      	bne.n	8002988 <HAL_SPI_Transmit+0x22>
 8002984:	2302      	movs	r3, #2
 8002986:	e15f      	b.n	8002c48 <HAL_SPI_Transmit+0x2e2>
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	2201      	movs	r2, #1
 800298c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002990:	f7fe fcb8 	bl	8001304 <HAL_GetTick>
 8002994:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8002996:	88fb      	ldrh	r3, [r7, #6]
 8002998:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80029a0:	b2db      	uxtb	r3, r3
 80029a2:	2b01      	cmp	r3, #1
 80029a4:	d002      	beq.n	80029ac <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80029a6:	2302      	movs	r3, #2
 80029a8:	77fb      	strb	r3, [r7, #31]
    goto error;
 80029aa:	e148      	b.n	8002c3e <HAL_SPI_Transmit+0x2d8>
  }

  if ((pData == NULL) || (Size == 0U))
 80029ac:	68bb      	ldr	r3, [r7, #8]
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d002      	beq.n	80029b8 <HAL_SPI_Transmit+0x52>
 80029b2:	88fb      	ldrh	r3, [r7, #6]
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d102      	bne.n	80029be <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80029b8:	2301      	movs	r3, #1
 80029ba:	77fb      	strb	r3, [r7, #31]
    goto error;
 80029bc:	e13f      	b.n	8002c3e <HAL_SPI_Transmit+0x2d8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	2203      	movs	r2, #3
 80029c2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	2200      	movs	r2, #0
 80029ca:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	68ba      	ldr	r2, [r7, #8]
 80029d0:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	88fa      	ldrh	r2, [r7, #6]
 80029d6:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	88fa      	ldrh	r2, [r7, #6]
 80029dc:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	2200      	movs	r2, #0
 80029e2:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	2200      	movs	r2, #0
 80029e8:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	2200      	movs	r2, #0
 80029f0:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	2200      	movs	r2, #0
 80029f8:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	2200      	movs	r2, #0
 80029fe:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	689b      	ldr	r3, [r3, #8]
 8002a04:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002a08:	d10f      	bne.n	8002a2a <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	681a      	ldr	r2, [r3, #0]
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002a18:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	681a      	ldr	r2, [r3, #0]
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002a28:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002a34:	2b40      	cmp	r3, #64	@ 0x40
 8002a36:	d007      	beq.n	8002a48 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	681a      	ldr	r2, [r3, #0]
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002a46:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	68db      	ldr	r3, [r3, #12]
 8002a4c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8002a50:	d94f      	bls.n	8002af2 <HAL_SPI_Transmit+0x18c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	685b      	ldr	r3, [r3, #4]
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d002      	beq.n	8002a60 <HAL_SPI_Transmit+0xfa>
 8002a5a:	8afb      	ldrh	r3, [r7, #22]
 8002a5c:	2b01      	cmp	r3, #1
 8002a5e:	d142      	bne.n	8002ae6 <HAL_SPI_Transmit+0x180>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002a64:	881a      	ldrh	r2, [r3, #0]
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002a70:	1c9a      	adds	r2, r3, #2
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002a7a:	b29b      	uxth	r3, r3
 8002a7c:	3b01      	subs	r3, #1
 8002a7e:	b29a      	uxth	r2, r3
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8002a84:	e02f      	b.n	8002ae6 <HAL_SPI_Transmit+0x180>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	689b      	ldr	r3, [r3, #8]
 8002a8c:	f003 0302 	and.w	r3, r3, #2
 8002a90:	2b02      	cmp	r3, #2
 8002a92:	d112      	bne.n	8002aba <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002a98:	881a      	ldrh	r2, [r3, #0]
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002aa4:	1c9a      	adds	r2, r3, #2
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002aae:	b29b      	uxth	r3, r3
 8002ab0:	3b01      	subs	r3, #1
 8002ab2:	b29a      	uxth	r2, r3
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8002ab8:	e015      	b.n	8002ae6 <HAL_SPI_Transmit+0x180>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002aba:	f7fe fc23 	bl	8001304 <HAL_GetTick>
 8002abe:	4602      	mov	r2, r0
 8002ac0:	69bb      	ldr	r3, [r7, #24]
 8002ac2:	1ad3      	subs	r3, r2, r3
 8002ac4:	683a      	ldr	r2, [r7, #0]
 8002ac6:	429a      	cmp	r2, r3
 8002ac8:	d803      	bhi.n	8002ad2 <HAL_SPI_Transmit+0x16c>
 8002aca:	683b      	ldr	r3, [r7, #0]
 8002acc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ad0:	d102      	bne.n	8002ad8 <HAL_SPI_Transmit+0x172>
 8002ad2:	683b      	ldr	r3, [r7, #0]
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d106      	bne.n	8002ae6 <HAL_SPI_Transmit+0x180>
        {
          errorcode = HAL_TIMEOUT;
 8002ad8:	2303      	movs	r3, #3
 8002ada:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	2201      	movs	r2, #1
 8002ae0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 8002ae4:	e0ab      	b.n	8002c3e <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002aea:	b29b      	uxth	r3, r3
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d1ca      	bne.n	8002a86 <HAL_SPI_Transmit+0x120>
 8002af0:	e080      	b.n	8002bf4 <HAL_SPI_Transmit+0x28e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	685b      	ldr	r3, [r3, #4]
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d002      	beq.n	8002b00 <HAL_SPI_Transmit+0x19a>
 8002afa:	8afb      	ldrh	r3, [r7, #22]
 8002afc:	2b01      	cmp	r3, #1
 8002afe:	d174      	bne.n	8002bea <HAL_SPI_Transmit+0x284>
    {
      if (hspi->TxXferCount > 1U)
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002b04:	b29b      	uxth	r3, r3
 8002b06:	2b01      	cmp	r3, #1
 8002b08:	d912      	bls.n	8002b30 <HAL_SPI_Transmit+0x1ca>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002b0e:	881a      	ldrh	r2, [r3, #0]
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002b1a:	1c9a      	adds	r2, r3, #2
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002b24:	b29b      	uxth	r3, r3
 8002b26:	3b02      	subs	r3, #2
 8002b28:	b29a      	uxth	r2, r3
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8002b2e:	e05c      	b.n	8002bea <HAL_SPI_Transmit+0x284>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	330c      	adds	r3, #12
 8002b3a:	7812      	ldrb	r2, [r2, #0]
 8002b3c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002b42:	1c5a      	adds	r2, r3, #1
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002b4c:	b29b      	uxth	r3, r3
 8002b4e:	3b01      	subs	r3, #1
 8002b50:	b29a      	uxth	r2, r3
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8002b56:	e048      	b.n	8002bea <HAL_SPI_Transmit+0x284>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	689b      	ldr	r3, [r3, #8]
 8002b5e:	f003 0302 	and.w	r3, r3, #2
 8002b62:	2b02      	cmp	r3, #2
 8002b64:	d12b      	bne.n	8002bbe <HAL_SPI_Transmit+0x258>
      {
        if (hspi->TxXferCount > 1U)
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002b6a:	b29b      	uxth	r3, r3
 8002b6c:	2b01      	cmp	r3, #1
 8002b6e:	d912      	bls.n	8002b96 <HAL_SPI_Transmit+0x230>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002b74:	881a      	ldrh	r2, [r3, #0]
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002b80:	1c9a      	adds	r2, r3, #2
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002b8a:	b29b      	uxth	r3, r3
 8002b8c:	3b02      	subs	r3, #2
 8002b8e:	b29a      	uxth	r2, r3
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8002b94:	e029      	b.n	8002bea <HAL_SPI_Transmit+0x284>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	330c      	adds	r3, #12
 8002ba0:	7812      	ldrb	r2, [r2, #0]
 8002ba2:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002ba8:	1c5a      	adds	r2, r3, #1
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002bb2:	b29b      	uxth	r3, r3
 8002bb4:	3b01      	subs	r3, #1
 8002bb6:	b29a      	uxth	r2, r3
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8002bbc:	e015      	b.n	8002bea <HAL_SPI_Transmit+0x284>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002bbe:	f7fe fba1 	bl	8001304 <HAL_GetTick>
 8002bc2:	4602      	mov	r2, r0
 8002bc4:	69bb      	ldr	r3, [r7, #24]
 8002bc6:	1ad3      	subs	r3, r2, r3
 8002bc8:	683a      	ldr	r2, [r7, #0]
 8002bca:	429a      	cmp	r2, r3
 8002bcc:	d803      	bhi.n	8002bd6 <HAL_SPI_Transmit+0x270>
 8002bce:	683b      	ldr	r3, [r7, #0]
 8002bd0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002bd4:	d102      	bne.n	8002bdc <HAL_SPI_Transmit+0x276>
 8002bd6:	683b      	ldr	r3, [r7, #0]
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d106      	bne.n	8002bea <HAL_SPI_Transmit+0x284>
        {
          errorcode = HAL_TIMEOUT;
 8002bdc:	2303      	movs	r3, #3
 8002bde:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	2201      	movs	r2, #1
 8002be4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 8002be8:	e029      	b.n	8002c3e <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002bee:	b29b      	uxth	r3, r3
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	d1b1      	bne.n	8002b58 <HAL_SPI_Transmit+0x1f2>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002bf4:	69ba      	ldr	r2, [r7, #24]
 8002bf6:	6839      	ldr	r1, [r7, #0]
 8002bf8:	68f8      	ldr	r0, [r7, #12]
 8002bfa:	f000 f947 	bl	8002e8c <SPI_EndRxTxTransaction>
 8002bfe:	4603      	mov	r3, r0
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d002      	beq.n	8002c0a <HAL_SPI_Transmit+0x2a4>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	2220      	movs	r2, #32
 8002c08:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	689b      	ldr	r3, [r3, #8]
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d10a      	bne.n	8002c28 <HAL_SPI_Transmit+0x2c2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002c12:	2300      	movs	r3, #0
 8002c14:	613b      	str	r3, [r7, #16]
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	68db      	ldr	r3, [r3, #12]
 8002c1c:	613b      	str	r3, [r7, #16]
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	689b      	ldr	r3, [r3, #8]
 8002c24:	613b      	str	r3, [r7, #16]
 8002c26:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d002      	beq.n	8002c36 <HAL_SPI_Transmit+0x2d0>
  {
    errorcode = HAL_ERROR;
 8002c30:	2301      	movs	r3, #1
 8002c32:	77fb      	strb	r3, [r7, #31]
 8002c34:	e003      	b.n	8002c3e <HAL_SPI_Transmit+0x2d8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	2201      	movs	r2, #1
 8002c3a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	2200      	movs	r2, #0
 8002c42:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 8002c46:	7ffb      	ldrb	r3, [r7, #31]
}
 8002c48:	4618      	mov	r0, r3
 8002c4a:	3720      	adds	r7, #32
 8002c4c:	46bd      	mov	sp, r7
 8002c4e:	bd80      	pop	{r7, pc}

08002c50 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002c50:	b580      	push	{r7, lr}
 8002c52:	b088      	sub	sp, #32
 8002c54:	af00      	add	r7, sp, #0
 8002c56:	60f8      	str	r0, [r7, #12]
 8002c58:	60b9      	str	r1, [r7, #8]
 8002c5a:	603b      	str	r3, [r7, #0]
 8002c5c:	4613      	mov	r3, r2
 8002c5e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8002c60:	f7fe fb50 	bl	8001304 <HAL_GetTick>
 8002c64:	4602      	mov	r2, r0
 8002c66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c68:	1a9b      	subs	r3, r3, r2
 8002c6a:	683a      	ldr	r2, [r7, #0]
 8002c6c:	4413      	add	r3, r2
 8002c6e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8002c70:	f7fe fb48 	bl	8001304 <HAL_GetTick>
 8002c74:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8002c76:	4b39      	ldr	r3, [pc, #228]	@ (8002d5c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	015b      	lsls	r3, r3, #5
 8002c7c:	0d1b      	lsrs	r3, r3, #20
 8002c7e:	69fa      	ldr	r2, [r7, #28]
 8002c80:	fb02 f303 	mul.w	r3, r2, r3
 8002c84:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002c86:	e054      	b.n	8002d32 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002c88:	683b      	ldr	r3, [r7, #0]
 8002c8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c8e:	d050      	beq.n	8002d32 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8002c90:	f7fe fb38 	bl	8001304 <HAL_GetTick>
 8002c94:	4602      	mov	r2, r0
 8002c96:	69bb      	ldr	r3, [r7, #24]
 8002c98:	1ad3      	subs	r3, r2, r3
 8002c9a:	69fa      	ldr	r2, [r7, #28]
 8002c9c:	429a      	cmp	r2, r3
 8002c9e:	d902      	bls.n	8002ca6 <SPI_WaitFlagStateUntilTimeout+0x56>
 8002ca0:	69fb      	ldr	r3, [r7, #28]
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d13d      	bne.n	8002d22 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	685a      	ldr	r2, [r3, #4]
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8002cb4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	685b      	ldr	r3, [r3, #4]
 8002cba:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002cbe:	d111      	bne.n	8002ce4 <SPI_WaitFlagStateUntilTimeout+0x94>
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	689b      	ldr	r3, [r3, #8]
 8002cc4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002cc8:	d004      	beq.n	8002cd4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	689b      	ldr	r3, [r3, #8]
 8002cce:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002cd2:	d107      	bne.n	8002ce4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	681a      	ldr	r2, [r3, #0]
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002ce2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ce8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002cec:	d10f      	bne.n	8002d0e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	681a      	ldr	r2, [r3, #0]
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002cfc:	601a      	str	r2, [r3, #0]
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	681a      	ldr	r2, [r3, #0]
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002d0c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	2201      	movs	r2, #1
 8002d12:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	2200      	movs	r2, #0
 8002d1a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8002d1e:	2303      	movs	r3, #3
 8002d20:	e017      	b.n	8002d52 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8002d22:	697b      	ldr	r3, [r7, #20]
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d101      	bne.n	8002d2c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8002d28:	2300      	movs	r3, #0
 8002d2a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8002d2c:	697b      	ldr	r3, [r7, #20]
 8002d2e:	3b01      	subs	r3, #1
 8002d30:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	689a      	ldr	r2, [r3, #8]
 8002d38:	68bb      	ldr	r3, [r7, #8]
 8002d3a:	4013      	ands	r3, r2
 8002d3c:	68ba      	ldr	r2, [r7, #8]
 8002d3e:	429a      	cmp	r2, r3
 8002d40:	bf0c      	ite	eq
 8002d42:	2301      	moveq	r3, #1
 8002d44:	2300      	movne	r3, #0
 8002d46:	b2db      	uxtb	r3, r3
 8002d48:	461a      	mov	r2, r3
 8002d4a:	79fb      	ldrb	r3, [r7, #7]
 8002d4c:	429a      	cmp	r2, r3
 8002d4e:	d19b      	bne.n	8002c88 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8002d50:	2300      	movs	r3, #0
}
 8002d52:	4618      	mov	r0, r3
 8002d54:	3720      	adds	r7, #32
 8002d56:	46bd      	mov	sp, r7
 8002d58:	bd80      	pop	{r7, pc}
 8002d5a:	bf00      	nop
 8002d5c:	20000008 	.word	0x20000008

08002d60 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002d60:	b580      	push	{r7, lr}
 8002d62:	b08a      	sub	sp, #40	@ 0x28
 8002d64:	af00      	add	r7, sp, #0
 8002d66:	60f8      	str	r0, [r7, #12]
 8002d68:	60b9      	str	r1, [r7, #8]
 8002d6a:	607a      	str	r2, [r7, #4]
 8002d6c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8002d6e:	2300      	movs	r3, #0
 8002d70:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8002d72:	f7fe fac7 	bl	8001304 <HAL_GetTick>
 8002d76:	4602      	mov	r2, r0
 8002d78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d7a:	1a9b      	subs	r3, r3, r2
 8002d7c:	683a      	ldr	r2, [r7, #0]
 8002d7e:	4413      	add	r3, r2
 8002d80:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8002d82:	f7fe fabf 	bl	8001304 <HAL_GetTick>
 8002d86:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	330c      	adds	r3, #12
 8002d8e:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8002d90:	4b3d      	ldr	r3, [pc, #244]	@ (8002e88 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8002d92:	681a      	ldr	r2, [r3, #0]
 8002d94:	4613      	mov	r3, r2
 8002d96:	009b      	lsls	r3, r3, #2
 8002d98:	4413      	add	r3, r2
 8002d9a:	00da      	lsls	r2, r3, #3
 8002d9c:	1ad3      	subs	r3, r2, r3
 8002d9e:	0d1b      	lsrs	r3, r3, #20
 8002da0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002da2:	fb02 f303 	mul.w	r3, r2, r3
 8002da6:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8002da8:	e060      	b.n	8002e6c <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8002daa:	68bb      	ldr	r3, [r7, #8]
 8002dac:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8002db0:	d107      	bne.n	8002dc2 <SPI_WaitFifoStateUntilTimeout+0x62>
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d104      	bne.n	8002dc2 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8002db8:	69fb      	ldr	r3, [r7, #28]
 8002dba:	781b      	ldrb	r3, [r3, #0]
 8002dbc:	b2db      	uxtb	r3, r3
 8002dbe:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8002dc0:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8002dc2:	683b      	ldr	r3, [r7, #0]
 8002dc4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002dc8:	d050      	beq.n	8002e6c <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8002dca:	f7fe fa9b 	bl	8001304 <HAL_GetTick>
 8002dce:	4602      	mov	r2, r0
 8002dd0:	6a3b      	ldr	r3, [r7, #32]
 8002dd2:	1ad3      	subs	r3, r2, r3
 8002dd4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002dd6:	429a      	cmp	r2, r3
 8002dd8:	d902      	bls.n	8002de0 <SPI_WaitFifoStateUntilTimeout+0x80>
 8002dda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d13d      	bne.n	8002e5c <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	685a      	ldr	r2, [r3, #4]
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8002dee:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	685b      	ldr	r3, [r3, #4]
 8002df4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002df8:	d111      	bne.n	8002e1e <SPI_WaitFifoStateUntilTimeout+0xbe>
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	689b      	ldr	r3, [r3, #8]
 8002dfe:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002e02:	d004      	beq.n	8002e0e <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	689b      	ldr	r3, [r3, #8]
 8002e08:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002e0c:	d107      	bne.n	8002e1e <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	681a      	ldr	r2, [r3, #0]
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002e1c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e22:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002e26:	d10f      	bne.n	8002e48 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	681a      	ldr	r2, [r3, #0]
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002e36:	601a      	str	r2, [r3, #0]
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	681a      	ldr	r2, [r3, #0]
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002e46:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	2201      	movs	r2, #1
 8002e4c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	2200      	movs	r2, #0
 8002e54:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8002e58:	2303      	movs	r3, #3
 8002e5a:	e010      	b.n	8002e7e <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8002e5c:	69bb      	ldr	r3, [r7, #24]
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d101      	bne.n	8002e66 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8002e62:	2300      	movs	r3, #0
 8002e64:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8002e66:	69bb      	ldr	r3, [r7, #24]
 8002e68:	3b01      	subs	r3, #1
 8002e6a:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	689a      	ldr	r2, [r3, #8]
 8002e72:	68bb      	ldr	r3, [r7, #8]
 8002e74:	4013      	ands	r3, r2
 8002e76:	687a      	ldr	r2, [r7, #4]
 8002e78:	429a      	cmp	r2, r3
 8002e7a:	d196      	bne.n	8002daa <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8002e7c:	2300      	movs	r3, #0
}
 8002e7e:	4618      	mov	r0, r3
 8002e80:	3728      	adds	r7, #40	@ 0x28
 8002e82:	46bd      	mov	sp, r7
 8002e84:	bd80      	pop	{r7, pc}
 8002e86:	bf00      	nop
 8002e88:	20000008 	.word	0x20000008

08002e8c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8002e8c:	b580      	push	{r7, lr}
 8002e8e:	b086      	sub	sp, #24
 8002e90:	af02      	add	r7, sp, #8
 8002e92:	60f8      	str	r0, [r7, #12]
 8002e94:	60b9      	str	r1, [r7, #8]
 8002e96:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	9300      	str	r3, [sp, #0]
 8002e9c:	68bb      	ldr	r3, [r7, #8]
 8002e9e:	2200      	movs	r2, #0
 8002ea0:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8002ea4:	68f8      	ldr	r0, [r7, #12]
 8002ea6:	f7ff ff5b 	bl	8002d60 <SPI_WaitFifoStateUntilTimeout>
 8002eaa:	4603      	mov	r3, r0
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d007      	beq.n	8002ec0 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002eb4:	f043 0220 	orr.w	r2, r3, #32
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8002ebc:	2303      	movs	r3, #3
 8002ebe:	e027      	b.n	8002f10 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	9300      	str	r3, [sp, #0]
 8002ec4:	68bb      	ldr	r3, [r7, #8]
 8002ec6:	2200      	movs	r2, #0
 8002ec8:	2180      	movs	r1, #128	@ 0x80
 8002eca:	68f8      	ldr	r0, [r7, #12]
 8002ecc:	f7ff fec0 	bl	8002c50 <SPI_WaitFlagStateUntilTimeout>
 8002ed0:	4603      	mov	r3, r0
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d007      	beq.n	8002ee6 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002eda:	f043 0220 	orr.w	r2, r3, #32
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8002ee2:	2303      	movs	r3, #3
 8002ee4:	e014      	b.n	8002f10 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	9300      	str	r3, [sp, #0]
 8002eea:	68bb      	ldr	r3, [r7, #8]
 8002eec:	2200      	movs	r2, #0
 8002eee:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8002ef2:	68f8      	ldr	r0, [r7, #12]
 8002ef4:	f7ff ff34 	bl	8002d60 <SPI_WaitFifoStateUntilTimeout>
 8002ef8:	4603      	mov	r3, r0
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d007      	beq.n	8002f0e <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002f02:	f043 0220 	orr.w	r2, r3, #32
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8002f0a:	2303      	movs	r3, #3
 8002f0c:	e000      	b.n	8002f10 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8002f0e:	2300      	movs	r3, #0
}
 8002f10:	4618      	mov	r0, r3
 8002f12:	3710      	adds	r7, #16
 8002f14:	46bd      	mov	sp, r7
 8002f16:	bd80      	pop	{r7, pc}

08002f18 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002f18:	b580      	push	{r7, lr}
 8002f1a:	b082      	sub	sp, #8
 8002f1c:	af00      	add	r7, sp, #0
 8002f1e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d101      	bne.n	8002f2a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002f26:	2301      	movs	r3, #1
 8002f28:	e049      	b.n	8002fbe <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002f30:	b2db      	uxtb	r3, r3
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d106      	bne.n	8002f44 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	2200      	movs	r2, #0
 8002f3a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002f3e:	6878      	ldr	r0, [r7, #4]
 8002f40:	f7fd ff64 	bl	8000e0c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	2202      	movs	r2, #2
 8002f48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681a      	ldr	r2, [r3, #0]
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	3304      	adds	r3, #4
 8002f54:	4619      	mov	r1, r3
 8002f56:	4610      	mov	r0, r2
 8002f58:	f000 fa54 	bl	8003404 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	2201      	movs	r2, #1
 8002f60:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	2201      	movs	r2, #1
 8002f68:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	2201      	movs	r2, #1
 8002f70:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	2201      	movs	r2, #1
 8002f78:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	2201      	movs	r2, #1
 8002f80:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	2201      	movs	r2, #1
 8002f88:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	2201      	movs	r2, #1
 8002f90:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	2201      	movs	r2, #1
 8002f98:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	2201      	movs	r2, #1
 8002fa0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	2201      	movs	r2, #1
 8002fa8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	2201      	movs	r2, #1
 8002fb0:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	2201      	movs	r2, #1
 8002fb8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002fbc:	2300      	movs	r3, #0
}
 8002fbe:	4618      	mov	r0, r3
 8002fc0:	3708      	adds	r7, #8
 8002fc2:	46bd      	mov	sp, r7
 8002fc4:	bd80      	pop	{r7, pc}
	...

08002fc8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002fc8:	b480      	push	{r7}
 8002fca:	b085      	sub	sp, #20
 8002fcc:	af00      	add	r7, sp, #0
 8002fce:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002fd6:	b2db      	uxtb	r3, r3
 8002fd8:	2b01      	cmp	r3, #1
 8002fda:	d001      	beq.n	8002fe0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002fdc:	2301      	movs	r3, #1
 8002fde:	e054      	b.n	800308a <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	2202      	movs	r2, #2
 8002fe4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	68da      	ldr	r2, [r3, #12]
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	f042 0201 	orr.w	r2, r2, #1
 8002ff6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	4a26      	ldr	r2, [pc, #152]	@ (8003098 <HAL_TIM_Base_Start_IT+0xd0>)
 8002ffe:	4293      	cmp	r3, r2
 8003000:	d022      	beq.n	8003048 <HAL_TIM_Base_Start_IT+0x80>
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800300a:	d01d      	beq.n	8003048 <HAL_TIM_Base_Start_IT+0x80>
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	4a22      	ldr	r2, [pc, #136]	@ (800309c <HAL_TIM_Base_Start_IT+0xd4>)
 8003012:	4293      	cmp	r3, r2
 8003014:	d018      	beq.n	8003048 <HAL_TIM_Base_Start_IT+0x80>
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	4a21      	ldr	r2, [pc, #132]	@ (80030a0 <HAL_TIM_Base_Start_IT+0xd8>)
 800301c:	4293      	cmp	r3, r2
 800301e:	d013      	beq.n	8003048 <HAL_TIM_Base_Start_IT+0x80>
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	4a1f      	ldr	r2, [pc, #124]	@ (80030a4 <HAL_TIM_Base_Start_IT+0xdc>)
 8003026:	4293      	cmp	r3, r2
 8003028:	d00e      	beq.n	8003048 <HAL_TIM_Base_Start_IT+0x80>
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	4a1e      	ldr	r2, [pc, #120]	@ (80030a8 <HAL_TIM_Base_Start_IT+0xe0>)
 8003030:	4293      	cmp	r3, r2
 8003032:	d009      	beq.n	8003048 <HAL_TIM_Base_Start_IT+0x80>
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	4a1c      	ldr	r2, [pc, #112]	@ (80030ac <HAL_TIM_Base_Start_IT+0xe4>)
 800303a:	4293      	cmp	r3, r2
 800303c:	d004      	beq.n	8003048 <HAL_TIM_Base_Start_IT+0x80>
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	4a1b      	ldr	r2, [pc, #108]	@ (80030b0 <HAL_TIM_Base_Start_IT+0xe8>)
 8003044:	4293      	cmp	r3, r2
 8003046:	d115      	bne.n	8003074 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	689a      	ldr	r2, [r3, #8]
 800304e:	4b19      	ldr	r3, [pc, #100]	@ (80030b4 <HAL_TIM_Base_Start_IT+0xec>)
 8003050:	4013      	ands	r3, r2
 8003052:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	2b06      	cmp	r3, #6
 8003058:	d015      	beq.n	8003086 <HAL_TIM_Base_Start_IT+0xbe>
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003060:	d011      	beq.n	8003086 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	681a      	ldr	r2, [r3, #0]
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	f042 0201 	orr.w	r2, r2, #1
 8003070:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003072:	e008      	b.n	8003086 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	681a      	ldr	r2, [r3, #0]
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	f042 0201 	orr.w	r2, r2, #1
 8003082:	601a      	str	r2, [r3, #0]
 8003084:	e000      	b.n	8003088 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003086:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003088:	2300      	movs	r3, #0
}
 800308a:	4618      	mov	r0, r3
 800308c:	3714      	adds	r7, #20
 800308e:	46bd      	mov	sp, r7
 8003090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003094:	4770      	bx	lr
 8003096:	bf00      	nop
 8003098:	40012c00 	.word	0x40012c00
 800309c:	40000400 	.word	0x40000400
 80030a0:	40000800 	.word	0x40000800
 80030a4:	40000c00 	.word	0x40000c00
 80030a8:	40013400 	.word	0x40013400
 80030ac:	40014000 	.word	0x40014000
 80030b0:	40015000 	.word	0x40015000
 80030b4:	00010007 	.word	0x00010007

080030b8 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 80030b8:	b480      	push	{r7}
 80030ba:	b083      	sub	sp, #12
 80030bc:	af00      	add	r7, sp, #0
 80030be:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	68da      	ldr	r2, [r3, #12]
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	f022 0201 	bic.w	r2, r2, #1
 80030ce:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	6a1a      	ldr	r2, [r3, #32]
 80030d6:	f241 1311 	movw	r3, #4369	@ 0x1111
 80030da:	4013      	ands	r3, r2
 80030dc:	2b00      	cmp	r3, #0
 80030de:	d10f      	bne.n	8003100 <HAL_TIM_Base_Stop_IT+0x48>
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	6a1a      	ldr	r2, [r3, #32]
 80030e6:	f244 4344 	movw	r3, #17476	@ 0x4444
 80030ea:	4013      	ands	r3, r2
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d107      	bne.n	8003100 <HAL_TIM_Base_Stop_IT+0x48>
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	681a      	ldr	r2, [r3, #0]
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	f022 0201 	bic.w	r2, r2, #1
 80030fe:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	2201      	movs	r2, #1
 8003104:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 8003108:	2300      	movs	r3, #0
}
 800310a:	4618      	mov	r0, r3
 800310c:	370c      	adds	r7, #12
 800310e:	46bd      	mov	sp, r7
 8003110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003114:	4770      	bx	lr

08003116 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003116:	b580      	push	{r7, lr}
 8003118:	b084      	sub	sp, #16
 800311a:	af00      	add	r7, sp, #0
 800311c:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	68db      	ldr	r3, [r3, #12]
 8003124:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	691b      	ldr	r3, [r3, #16]
 800312c:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800312e:	68bb      	ldr	r3, [r7, #8]
 8003130:	f003 0302 	and.w	r3, r3, #2
 8003134:	2b00      	cmp	r3, #0
 8003136:	d020      	beq.n	800317a <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	f003 0302 	and.w	r3, r3, #2
 800313e:	2b00      	cmp	r3, #0
 8003140:	d01b      	beq.n	800317a <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	f06f 0202 	mvn.w	r2, #2
 800314a:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	2201      	movs	r2, #1
 8003150:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	699b      	ldr	r3, [r3, #24]
 8003158:	f003 0303 	and.w	r3, r3, #3
 800315c:	2b00      	cmp	r3, #0
 800315e:	d003      	beq.n	8003168 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003160:	6878      	ldr	r0, [r7, #4]
 8003162:	f000 f931 	bl	80033c8 <HAL_TIM_IC_CaptureCallback>
 8003166:	e005      	b.n	8003174 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003168:	6878      	ldr	r0, [r7, #4]
 800316a:	f000 f923 	bl	80033b4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800316e:	6878      	ldr	r0, [r7, #4]
 8003170:	f000 f934 	bl	80033dc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	2200      	movs	r2, #0
 8003178:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800317a:	68bb      	ldr	r3, [r7, #8]
 800317c:	f003 0304 	and.w	r3, r3, #4
 8003180:	2b00      	cmp	r3, #0
 8003182:	d020      	beq.n	80031c6 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	f003 0304 	and.w	r3, r3, #4
 800318a:	2b00      	cmp	r3, #0
 800318c:	d01b      	beq.n	80031c6 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	f06f 0204 	mvn.w	r2, #4
 8003196:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	2202      	movs	r2, #2
 800319c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	699b      	ldr	r3, [r3, #24]
 80031a4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d003      	beq.n	80031b4 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80031ac:	6878      	ldr	r0, [r7, #4]
 80031ae:	f000 f90b 	bl	80033c8 <HAL_TIM_IC_CaptureCallback>
 80031b2:	e005      	b.n	80031c0 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80031b4:	6878      	ldr	r0, [r7, #4]
 80031b6:	f000 f8fd 	bl	80033b4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80031ba:	6878      	ldr	r0, [r7, #4]
 80031bc:	f000 f90e 	bl	80033dc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	2200      	movs	r2, #0
 80031c4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80031c6:	68bb      	ldr	r3, [r7, #8]
 80031c8:	f003 0308 	and.w	r3, r3, #8
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d020      	beq.n	8003212 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	f003 0308 	and.w	r3, r3, #8
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d01b      	beq.n	8003212 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	f06f 0208 	mvn.w	r2, #8
 80031e2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	2204      	movs	r2, #4
 80031e8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	69db      	ldr	r3, [r3, #28]
 80031f0:	f003 0303 	and.w	r3, r3, #3
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d003      	beq.n	8003200 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80031f8:	6878      	ldr	r0, [r7, #4]
 80031fa:	f000 f8e5 	bl	80033c8 <HAL_TIM_IC_CaptureCallback>
 80031fe:	e005      	b.n	800320c <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003200:	6878      	ldr	r0, [r7, #4]
 8003202:	f000 f8d7 	bl	80033b4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003206:	6878      	ldr	r0, [r7, #4]
 8003208:	f000 f8e8 	bl	80033dc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	2200      	movs	r2, #0
 8003210:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003212:	68bb      	ldr	r3, [r7, #8]
 8003214:	f003 0310 	and.w	r3, r3, #16
 8003218:	2b00      	cmp	r3, #0
 800321a:	d020      	beq.n	800325e <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	f003 0310 	and.w	r3, r3, #16
 8003222:	2b00      	cmp	r3, #0
 8003224:	d01b      	beq.n	800325e <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	f06f 0210 	mvn.w	r2, #16
 800322e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	2208      	movs	r2, #8
 8003234:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	69db      	ldr	r3, [r3, #28]
 800323c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003240:	2b00      	cmp	r3, #0
 8003242:	d003      	beq.n	800324c <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003244:	6878      	ldr	r0, [r7, #4]
 8003246:	f000 f8bf 	bl	80033c8 <HAL_TIM_IC_CaptureCallback>
 800324a:	e005      	b.n	8003258 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800324c:	6878      	ldr	r0, [r7, #4]
 800324e:	f000 f8b1 	bl	80033b4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003252:	6878      	ldr	r0, [r7, #4]
 8003254:	f000 f8c2 	bl	80033dc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	2200      	movs	r2, #0
 800325c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800325e:	68bb      	ldr	r3, [r7, #8]
 8003260:	f003 0301 	and.w	r3, r3, #1
 8003264:	2b00      	cmp	r3, #0
 8003266:	d00c      	beq.n	8003282 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	f003 0301 	and.w	r3, r3, #1
 800326e:	2b00      	cmp	r3, #0
 8003270:	d007      	beq.n	8003282 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	f06f 0201 	mvn.w	r2, #1
 800327a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800327c:	6878      	ldr	r0, [r7, #4]
 800327e:	f7fd fb2f 	bl	80008e0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8003282:	68bb      	ldr	r3, [r7, #8]
 8003284:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003288:	2b00      	cmp	r3, #0
 800328a:	d104      	bne.n	8003296 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800328c:	68bb      	ldr	r3, [r7, #8]
 800328e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8003292:	2b00      	cmp	r3, #0
 8003294:	d00c      	beq.n	80032b0 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800329c:	2b00      	cmp	r3, #0
 800329e:	d007      	beq.n	80032b0 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 80032a8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80032aa:	6878      	ldr	r0, [r7, #4]
 80032ac:	f000 f968 	bl	8003580 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80032b0:	68bb      	ldr	r3, [r7, #8]
 80032b2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d00c      	beq.n	80032d4 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d007      	beq.n	80032d4 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80032cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80032ce:	6878      	ldr	r0, [r7, #4]
 80032d0:	f000 f960 	bl	8003594 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80032d4:	68bb      	ldr	r3, [r7, #8]
 80032d6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d00c      	beq.n	80032f8 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d007      	beq.n	80032f8 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80032f0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80032f2:	6878      	ldr	r0, [r7, #4]
 80032f4:	f000 f87c 	bl	80033f0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80032f8:	68bb      	ldr	r3, [r7, #8]
 80032fa:	f003 0320 	and.w	r3, r3, #32
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d00c      	beq.n	800331c <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	f003 0320 	and.w	r3, r3, #32
 8003308:	2b00      	cmp	r3, #0
 800330a:	d007      	beq.n	800331c <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	f06f 0220 	mvn.w	r2, #32
 8003314:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003316:	6878      	ldr	r0, [r7, #4]
 8003318:	f000 f928 	bl	800356c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 800331c:	68bb      	ldr	r3, [r7, #8]
 800331e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003322:	2b00      	cmp	r3, #0
 8003324:	d00c      	beq.n	8003340 <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800332c:	2b00      	cmp	r3, #0
 800332e:	d007      	beq.n	8003340 <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 8003338:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 800333a:	6878      	ldr	r0, [r7, #4]
 800333c:	f000 f934 	bl	80035a8 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 8003340:	68bb      	ldr	r3, [r7, #8]
 8003342:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003346:	2b00      	cmp	r3, #0
 8003348:	d00c      	beq.n	8003364 <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003350:	2b00      	cmp	r3, #0
 8003352:	d007      	beq.n	8003364 <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 800335c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 800335e:	6878      	ldr	r0, [r7, #4]
 8003360:	f000 f92c 	bl	80035bc <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 8003364:	68bb      	ldr	r3, [r7, #8]
 8003366:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800336a:	2b00      	cmp	r3, #0
 800336c:	d00c      	beq.n	8003388 <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003374:	2b00      	cmp	r3, #0
 8003376:	d007      	beq.n	8003388 <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 8003380:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8003382:	6878      	ldr	r0, [r7, #4]
 8003384:	f000 f924 	bl	80035d0 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 8003388:	68bb      	ldr	r3, [r7, #8]
 800338a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800338e:	2b00      	cmp	r3, #0
 8003390:	d00c      	beq.n	80033ac <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003398:	2b00      	cmp	r3, #0
 800339a:	d007      	beq.n	80033ac <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 80033a4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 80033a6:	6878      	ldr	r0, [r7, #4]
 80033a8:	f000 f91c 	bl	80035e4 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80033ac:	bf00      	nop
 80033ae:	3710      	adds	r7, #16
 80033b0:	46bd      	mov	sp, r7
 80033b2:	bd80      	pop	{r7, pc}

080033b4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80033b4:	b480      	push	{r7}
 80033b6:	b083      	sub	sp, #12
 80033b8:	af00      	add	r7, sp, #0
 80033ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80033bc:	bf00      	nop
 80033be:	370c      	adds	r7, #12
 80033c0:	46bd      	mov	sp, r7
 80033c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033c6:	4770      	bx	lr

080033c8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80033c8:	b480      	push	{r7}
 80033ca:	b083      	sub	sp, #12
 80033cc:	af00      	add	r7, sp, #0
 80033ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80033d0:	bf00      	nop
 80033d2:	370c      	adds	r7, #12
 80033d4:	46bd      	mov	sp, r7
 80033d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033da:	4770      	bx	lr

080033dc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80033dc:	b480      	push	{r7}
 80033de:	b083      	sub	sp, #12
 80033e0:	af00      	add	r7, sp, #0
 80033e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80033e4:	bf00      	nop
 80033e6:	370c      	adds	r7, #12
 80033e8:	46bd      	mov	sp, r7
 80033ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ee:	4770      	bx	lr

080033f0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80033f0:	b480      	push	{r7}
 80033f2:	b083      	sub	sp, #12
 80033f4:	af00      	add	r7, sp, #0
 80033f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80033f8:	bf00      	nop
 80033fa:	370c      	adds	r7, #12
 80033fc:	46bd      	mov	sp, r7
 80033fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003402:	4770      	bx	lr

08003404 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003404:	b480      	push	{r7}
 8003406:	b085      	sub	sp, #20
 8003408:	af00      	add	r7, sp, #0
 800340a:	6078      	str	r0, [r7, #4]
 800340c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	4a4c      	ldr	r2, [pc, #304]	@ (8003548 <TIM_Base_SetConfig+0x144>)
 8003418:	4293      	cmp	r3, r2
 800341a:	d017      	beq.n	800344c <TIM_Base_SetConfig+0x48>
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003422:	d013      	beq.n	800344c <TIM_Base_SetConfig+0x48>
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	4a49      	ldr	r2, [pc, #292]	@ (800354c <TIM_Base_SetConfig+0x148>)
 8003428:	4293      	cmp	r3, r2
 800342a:	d00f      	beq.n	800344c <TIM_Base_SetConfig+0x48>
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	4a48      	ldr	r2, [pc, #288]	@ (8003550 <TIM_Base_SetConfig+0x14c>)
 8003430:	4293      	cmp	r3, r2
 8003432:	d00b      	beq.n	800344c <TIM_Base_SetConfig+0x48>
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	4a47      	ldr	r2, [pc, #284]	@ (8003554 <TIM_Base_SetConfig+0x150>)
 8003438:	4293      	cmp	r3, r2
 800343a:	d007      	beq.n	800344c <TIM_Base_SetConfig+0x48>
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	4a46      	ldr	r2, [pc, #280]	@ (8003558 <TIM_Base_SetConfig+0x154>)
 8003440:	4293      	cmp	r3, r2
 8003442:	d003      	beq.n	800344c <TIM_Base_SetConfig+0x48>
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	4a45      	ldr	r2, [pc, #276]	@ (800355c <TIM_Base_SetConfig+0x158>)
 8003448:	4293      	cmp	r3, r2
 800344a:	d108      	bne.n	800345e <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003452:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003454:	683b      	ldr	r3, [r7, #0]
 8003456:	685b      	ldr	r3, [r3, #4]
 8003458:	68fa      	ldr	r2, [r7, #12]
 800345a:	4313      	orrs	r3, r2
 800345c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	4a39      	ldr	r2, [pc, #228]	@ (8003548 <TIM_Base_SetConfig+0x144>)
 8003462:	4293      	cmp	r3, r2
 8003464:	d023      	beq.n	80034ae <TIM_Base_SetConfig+0xaa>
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800346c:	d01f      	beq.n	80034ae <TIM_Base_SetConfig+0xaa>
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	4a36      	ldr	r2, [pc, #216]	@ (800354c <TIM_Base_SetConfig+0x148>)
 8003472:	4293      	cmp	r3, r2
 8003474:	d01b      	beq.n	80034ae <TIM_Base_SetConfig+0xaa>
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	4a35      	ldr	r2, [pc, #212]	@ (8003550 <TIM_Base_SetConfig+0x14c>)
 800347a:	4293      	cmp	r3, r2
 800347c:	d017      	beq.n	80034ae <TIM_Base_SetConfig+0xaa>
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	4a34      	ldr	r2, [pc, #208]	@ (8003554 <TIM_Base_SetConfig+0x150>)
 8003482:	4293      	cmp	r3, r2
 8003484:	d013      	beq.n	80034ae <TIM_Base_SetConfig+0xaa>
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	4a33      	ldr	r2, [pc, #204]	@ (8003558 <TIM_Base_SetConfig+0x154>)
 800348a:	4293      	cmp	r3, r2
 800348c:	d00f      	beq.n	80034ae <TIM_Base_SetConfig+0xaa>
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	4a33      	ldr	r2, [pc, #204]	@ (8003560 <TIM_Base_SetConfig+0x15c>)
 8003492:	4293      	cmp	r3, r2
 8003494:	d00b      	beq.n	80034ae <TIM_Base_SetConfig+0xaa>
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	4a32      	ldr	r2, [pc, #200]	@ (8003564 <TIM_Base_SetConfig+0x160>)
 800349a:	4293      	cmp	r3, r2
 800349c:	d007      	beq.n	80034ae <TIM_Base_SetConfig+0xaa>
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	4a31      	ldr	r2, [pc, #196]	@ (8003568 <TIM_Base_SetConfig+0x164>)
 80034a2:	4293      	cmp	r3, r2
 80034a4:	d003      	beq.n	80034ae <TIM_Base_SetConfig+0xaa>
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	4a2c      	ldr	r2, [pc, #176]	@ (800355c <TIM_Base_SetConfig+0x158>)
 80034aa:	4293      	cmp	r3, r2
 80034ac:	d108      	bne.n	80034c0 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80034b4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80034b6:	683b      	ldr	r3, [r7, #0]
 80034b8:	68db      	ldr	r3, [r3, #12]
 80034ba:	68fa      	ldr	r2, [r7, #12]
 80034bc:	4313      	orrs	r3, r2
 80034be:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80034c6:	683b      	ldr	r3, [r7, #0]
 80034c8:	695b      	ldr	r3, [r3, #20]
 80034ca:	4313      	orrs	r3, r2
 80034cc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	68fa      	ldr	r2, [r7, #12]
 80034d2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80034d4:	683b      	ldr	r3, [r7, #0]
 80034d6:	689a      	ldr	r2, [r3, #8]
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80034dc:	683b      	ldr	r3, [r7, #0]
 80034de:	681a      	ldr	r2, [r3, #0]
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	4a18      	ldr	r2, [pc, #96]	@ (8003548 <TIM_Base_SetConfig+0x144>)
 80034e8:	4293      	cmp	r3, r2
 80034ea:	d013      	beq.n	8003514 <TIM_Base_SetConfig+0x110>
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	4a1a      	ldr	r2, [pc, #104]	@ (8003558 <TIM_Base_SetConfig+0x154>)
 80034f0:	4293      	cmp	r3, r2
 80034f2:	d00f      	beq.n	8003514 <TIM_Base_SetConfig+0x110>
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	4a1a      	ldr	r2, [pc, #104]	@ (8003560 <TIM_Base_SetConfig+0x15c>)
 80034f8:	4293      	cmp	r3, r2
 80034fa:	d00b      	beq.n	8003514 <TIM_Base_SetConfig+0x110>
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	4a19      	ldr	r2, [pc, #100]	@ (8003564 <TIM_Base_SetConfig+0x160>)
 8003500:	4293      	cmp	r3, r2
 8003502:	d007      	beq.n	8003514 <TIM_Base_SetConfig+0x110>
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	4a18      	ldr	r2, [pc, #96]	@ (8003568 <TIM_Base_SetConfig+0x164>)
 8003508:	4293      	cmp	r3, r2
 800350a:	d003      	beq.n	8003514 <TIM_Base_SetConfig+0x110>
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	4a13      	ldr	r2, [pc, #76]	@ (800355c <TIM_Base_SetConfig+0x158>)
 8003510:	4293      	cmp	r3, r2
 8003512:	d103      	bne.n	800351c <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003514:	683b      	ldr	r3, [r7, #0]
 8003516:	691a      	ldr	r2, [r3, #16]
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	2201      	movs	r2, #1
 8003520:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	691b      	ldr	r3, [r3, #16]
 8003526:	f003 0301 	and.w	r3, r3, #1
 800352a:	2b01      	cmp	r3, #1
 800352c:	d105      	bne.n	800353a <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	691b      	ldr	r3, [r3, #16]
 8003532:	f023 0201 	bic.w	r2, r3, #1
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	611a      	str	r2, [r3, #16]
  }
}
 800353a:	bf00      	nop
 800353c:	3714      	adds	r7, #20
 800353e:	46bd      	mov	sp, r7
 8003540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003544:	4770      	bx	lr
 8003546:	bf00      	nop
 8003548:	40012c00 	.word	0x40012c00
 800354c:	40000400 	.word	0x40000400
 8003550:	40000800 	.word	0x40000800
 8003554:	40000c00 	.word	0x40000c00
 8003558:	40013400 	.word	0x40013400
 800355c:	40015000 	.word	0x40015000
 8003560:	40014000 	.word	0x40014000
 8003564:	40014400 	.word	0x40014400
 8003568:	40014800 	.word	0x40014800

0800356c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800356c:	b480      	push	{r7}
 800356e:	b083      	sub	sp, #12
 8003570:	af00      	add	r7, sp, #0
 8003572:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003574:	bf00      	nop
 8003576:	370c      	adds	r7, #12
 8003578:	46bd      	mov	sp, r7
 800357a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800357e:	4770      	bx	lr

08003580 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003580:	b480      	push	{r7}
 8003582:	b083      	sub	sp, #12
 8003584:	af00      	add	r7, sp, #0
 8003586:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003588:	bf00      	nop
 800358a:	370c      	adds	r7, #12
 800358c:	46bd      	mov	sp, r7
 800358e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003592:	4770      	bx	lr

08003594 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8003594:	b480      	push	{r7}
 8003596:	b083      	sub	sp, #12
 8003598:	af00      	add	r7, sp, #0
 800359a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800359c:	bf00      	nop
 800359e:	370c      	adds	r7, #12
 80035a0:	46bd      	mov	sp, r7
 80035a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035a6:	4770      	bx	lr

080035a8 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 80035a8:	b480      	push	{r7}
 80035aa:	b083      	sub	sp, #12
 80035ac:	af00      	add	r7, sp, #0
 80035ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 80035b0:	bf00      	nop
 80035b2:	370c      	adds	r7, #12
 80035b4:	46bd      	mov	sp, r7
 80035b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ba:	4770      	bx	lr

080035bc <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 80035bc:	b480      	push	{r7}
 80035be:	b083      	sub	sp, #12
 80035c0:	af00      	add	r7, sp, #0
 80035c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 80035c4:	bf00      	nop
 80035c6:	370c      	adds	r7, #12
 80035c8:	46bd      	mov	sp, r7
 80035ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ce:	4770      	bx	lr

080035d0 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 80035d0:	b480      	push	{r7}
 80035d2:	b083      	sub	sp, #12
 80035d4:	af00      	add	r7, sp, #0
 80035d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 80035d8:	bf00      	nop
 80035da:	370c      	adds	r7, #12
 80035dc:	46bd      	mov	sp, r7
 80035de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035e2:	4770      	bx	lr

080035e4 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 80035e4:	b480      	push	{r7}
 80035e6:	b083      	sub	sp, #12
 80035e8:	af00      	add	r7, sp, #0
 80035ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 80035ec:	bf00      	nop
 80035ee:	370c      	adds	r7, #12
 80035f0:	46bd      	mov	sp, r7
 80035f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035f6:	4770      	bx	lr

080035f8 <memset>:
 80035f8:	4402      	add	r2, r0
 80035fa:	4603      	mov	r3, r0
 80035fc:	4293      	cmp	r3, r2
 80035fe:	d100      	bne.n	8003602 <memset+0xa>
 8003600:	4770      	bx	lr
 8003602:	f803 1b01 	strb.w	r1, [r3], #1
 8003606:	e7f9      	b.n	80035fc <memset+0x4>

08003608 <__libc_init_array>:
 8003608:	b570      	push	{r4, r5, r6, lr}
 800360a:	4d0d      	ldr	r5, [pc, #52]	@ (8003640 <__libc_init_array+0x38>)
 800360c:	4c0d      	ldr	r4, [pc, #52]	@ (8003644 <__libc_init_array+0x3c>)
 800360e:	1b64      	subs	r4, r4, r5
 8003610:	10a4      	asrs	r4, r4, #2
 8003612:	2600      	movs	r6, #0
 8003614:	42a6      	cmp	r6, r4
 8003616:	d109      	bne.n	800362c <__libc_init_array+0x24>
 8003618:	4d0b      	ldr	r5, [pc, #44]	@ (8003648 <__libc_init_array+0x40>)
 800361a:	4c0c      	ldr	r4, [pc, #48]	@ (800364c <__libc_init_array+0x44>)
 800361c:	f000 f818 	bl	8003650 <_init>
 8003620:	1b64      	subs	r4, r4, r5
 8003622:	10a4      	asrs	r4, r4, #2
 8003624:	2600      	movs	r6, #0
 8003626:	42a6      	cmp	r6, r4
 8003628:	d105      	bne.n	8003636 <__libc_init_array+0x2e>
 800362a:	bd70      	pop	{r4, r5, r6, pc}
 800362c:	f855 3b04 	ldr.w	r3, [r5], #4
 8003630:	4798      	blx	r3
 8003632:	3601      	adds	r6, #1
 8003634:	e7ee      	b.n	8003614 <__libc_init_array+0xc>
 8003636:	f855 3b04 	ldr.w	r3, [r5], #4
 800363a:	4798      	blx	r3
 800363c:	3601      	adds	r6, #1
 800363e:	e7f2      	b.n	8003626 <__libc_init_array+0x1e>
 8003640:	08003e7c 	.word	0x08003e7c
 8003644:	08003e7c 	.word	0x08003e7c
 8003648:	08003e7c 	.word	0x08003e7c
 800364c:	08003e80 	.word	0x08003e80

08003650 <_init>:
 8003650:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003652:	bf00      	nop
 8003654:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003656:	bc08      	pop	{r3}
 8003658:	469e      	mov	lr, r3
 800365a:	4770      	bx	lr

0800365c <_fini>:
 800365c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800365e:	bf00      	nop
 8003660:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003662:	bc08      	pop	{r3}
 8003664:	469e      	mov	lr, r3
 8003666:	4770      	bx	lr
