# -------------------------------------------------------------------------- #
#
# Copyright (C) 2018  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
# Date created = 21:32:41  June 15, 2020
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		VectEqualizer_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone V"
set_global_assignment -name DEVICE 5CSEMA5F31C6
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 18.1.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "21:32:41  JUNE 15, 2020"
set_global_assignment -name LAST_QUARTUS_VERSION "18.1.0 Lite Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 256
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (SystemVerilog)"
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT "SYSTEMVERILOG HDL" -section_id eda_simulation
set_global_assignment -name TOP_LEVEL_ENTITY main_tb
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top
set_global_assignment -name SYSTEMVERILOG_FILE Clk/clkDivide.sv
set_global_assignment -name SYSTEMVERILOG_FILE Mems/preImem.sv
set_global_assignment -name SYSTEMVERILOG_FILE FPU/multiplier.sv
set_global_assignment -name SYSTEMVERILOG_FILE FPU/mul_norm.sv
set_global_assignment -name SYSTEMVERILOG_FILE FPU/FPU_tb.sv
set_global_assignment -name SYSTEMVERILOG_FILE FPU/FPU.sv
set_global_assignment -name VERILOG_FILE FPU/div_ip_bb.v
set_global_assignment -name QIP_FILE FPU/div_ip.qip
set_global_assignment -name SYSTEMVERILOG_FILE FPU/adder_tb.sv
set_global_assignment -name SYSTEMVERILOG_FILE FPU/adder.sv
set_global_assignment -name SYSTEMVERILOG_FILE FPU/add_norm.sv
set_global_assignment -name SYSTEMVERILOG_FILE Filter/filterGPU.sv
set_global_assignment -name SYSTEMVERILOG_FILE Datapath/DataPath.sv
set_global_assignment -name SYSTEMVERILOG_FILE main.sv
set_global_assignment -name SYSTEMVERILOG_FILE TestBenchs/vectorMemoryTB.sv
set_global_assignment -name SYSTEMVERILOG_FILE TestBenchs/ramTB.sv
set_global_assignment -name SYSTEMVERILOG_FILE TestBenchs/main_tb.sv
set_global_assignment -name SYSTEMVERILOG_FILE TestBenchs/instructionLoaderTB.sv
set_global_assignment -name SYSTEMVERILOG_FILE TestBenchs/imemTB.sv
set_global_assignment -name SYSTEMVERILOG_FILE TestBenchs/hazardUnitTB.sv
set_global_assignment -name SYSTEMVERILOG_FILE TestBenchs/FilterGPUTB.sv
set_global_assignment -name SYSTEMVERILOG_FILE TestBenchs/FetchTB.sv
set_global_assignment -name SYSTEMVERILOG_FILE TestBenchs/extendUnitTB.sv
set_global_assignment -name SYSTEMVERILOG_FILE TestBenchs/DecodeTB.sv
set_global_assignment -name SYSTEMVERILOG_FILE TestBenchs/dataMemoryTB.sv
set_global_assignment -name SYSTEMVERILOG_FILE TestBenchs/Control_UnitTB.sv
set_global_assignment -name SYSTEMVERILOG_FILE TestBenchs/aluVectorial_tb.sv
set_global_assignment -name SYSTEMVERILOG_FILE TestBenchs/aluMain_tb.sv
set_global_assignment -name SYSTEMVERILOG_FILE "VGA-Controller/VGA_Controller.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "VGA-Controller/vga_contollerTest.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "VGA-Controller/system.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "VGA-Controller/imageDrawer.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "VGA-Controller/draw.sv"
set_global_assignment -name SYSTEMVERILOG_FILE Pipeline/hazard_unit.sv
set_global_assignment -name SYSTEMVERILOG_FILE Mems/vectorMemory.sv
set_global_assignment -name SYSTEMVERILOG_FILE Mems/imem.sv
set_global_assignment -name SYSTEMVERILOG_FILE Mems/dataMemory.sv
set_global_assignment -name SYSTEMVERILOG_FILE instructionLoader/instructionLoader.sv
set_global_assignment -name SYSTEMVERILOG_FILE "CPU-Steps/WriteBack.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "CPU-Steps/Fetch.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "CPU-Steps/Execute.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "CPU-Steps/Decode.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "CPU-Components/regfileVec.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "CPU-Components/n_bit_register.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "CPU-Components/n_bit_mux.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "CPU-Components/mux_3to1.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "CPU-Components/mux_2to1_esc.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "CPU-Components/mux_2to1.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "CPU-Components/extendUnit.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "Control-Unit/main_decoder.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "Control-Unit/decoder.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "Control-Unit/control_unit.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "Control-Unit/alu_decoder.sv"
set_global_assignment -name SYSTEMVERILOG_FILE Buffers/writebackBuffer.sv
set_global_assignment -name SYSTEMVERILOG_FILE Buffers/registersBuffer.sv
set_global_assignment -name SYSTEMVERILOG_FILE Buffers/instructionBuffer.sv
set_global_assignment -name SYSTEMVERILOG_FILE Buffers/ALUBuffer.sv
set_global_assignment -name SYSTEMVERILOG_FILE "ALU-Vectorial/aluVectorial.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "ALU-Vectorial/aluScalar.sv"
set_global_assignment -name SYSTEMVERILOG_FILE "ALU-Vectorial/aluMain.sv"
set_global_assignment -name QIP_FILE div_ip.qip
set_global_assignment -name SYSTEMVERILOG_FILE TestBenchs/ramTB2.sv
set_global_assignment -name QIP_FILE Mems/ramHistogram.qip
set_global_assignment -name QIP_FILE Mems/ramImage1.qip
set_global_assignment -name QIP_FILE Mems/ramImage2.qip
set_global_assignment -name QIP_FILE Mems/ramImage3.qip
set_global_assignment -name QIP_FILE Mems/ramImage4.qip
set_global_assignment -name QIP_FILE Mems/ramImage5.qip
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity main -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity main -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -entity main -section_id Top
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity main -section_id Top
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity main_tb -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity main_tb -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -entity main_tb -section_id Top
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity main_tb -section_id Top