/*
	SIC LABORATORY, LG ELECTRONICS INC., SEOUL, KOREA
	Copyright(c) 2010 by LG Electronics Inc.

	This program is free software; you can redistribute it and/or 
	modify it under the terms of the GNU General Public License
	version 2 as published by the Free Software Foundation.

	This program is distributed in the hope that it will be useful,
	but WITHOUT ANY WARRANTY; without even the implied warranty of 
	MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the 
	GNU General Public License for more details.
*/ 

/*-----------------------------------------------------------------------------
	0x0000 cha_info ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_CHA_INFO[] = {                         /* 0x0000 */
	{ REG_XS_N_RW,  0, 0,  0, 0, 10, 0, "cha_hsize"                       },
	{ REG_XS_N_RW,  0, 0,  0, 0, 13,13, "cha_csample"                     },
	{ REG_XS_N_RW,  0, 0,  0, 0, 14,14, "cha_aspect"                      },
	{ REG_XS_N_RW,  0, 0,  0, 0, 27,16, "cha_vsize"                       },
	{ REG_XS_N_RW,  0, 0,  0, 0, 29,29, "cha_frame_lr"                    },
	{ REG_XS_N_RW,  0, 0,  0, 0, 30,30, "cha_field_id"                    },
	{ REG_XS_N_RW,  0, 0,  0, 0, 31,31, "cha_pr_sq"                       },
};

/*-----------------------------------------------------------------------------
	0x0004 chb_info ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_CHB_INFO[] = {                         /* 0x0004 */
	{ REG_XS_N_RW,  0, 0,  0, 0, 10, 0, "chb_hsize"                       },
	{ REG_XS_N_RW,  0, 0,  0, 0, 13,13, "chb_csample"                     },
	{ REG_XS_N_RW,  0, 0,  0, 0, 14,14, "chb_aspect"                      },
	{ REG_XS_N_RW,  0, 0,  0, 0, 27,16, "chb_vsize"                       },
	{ REG_XS_N_RW,  0, 0,  0, 0, 29,29, "chb_frame_lr"                    },
	{ REG_XS_N_RW,  0, 0,  0, 0, 30,30, "chb_field_id"                    },
	{ REG_XS_N_RW,  0, 0,  0, 0, 31,31, "chb_pr_sq"                       },
};

/*-----------------------------------------------------------------------------
	0x0008 pic_init ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_DE0A_PIC_INIT[] = {                         /* 0x0008 */
	{ REG_XS_N_RW,  0, 0,  0, 0,  0, 0, "pic_init_g0"                     },
	{ REG_XS_N_RW,  0, 0,  0, 0,  1, 1, "pic_init_g1"                     },
	{ REG_XS_N_RW,  0, 0,  0, 0,  2, 2, "pic_init_g2"                     },
	{ REG_XS_N_RW,  0, 0,  0, 0,  3, 3, "pic_init_g3"                     },
};

/*-----------------------------------------------------------------------------
	0x000c pic_start ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_DE0A_PIC_START[] = {                        /* 0x000c */
	{ REG_XS_N_RW,  0, 0,  0, 0,  0, 0, "pic_start_g0"                    },
	{ REG_XS_N_RW,  0, 0,  0, 0,  1, 1, "pic_start_g1"                    },
	{ REG_XS_N_RW,  0, 0,  0, 0,  2, 2, "pic_start_g2"                    },
	{ REG_XS_N_RW,  0, 0,  0, 0,  3, 3, "pic_start_g3"                    },
};

/*-----------------------------------------------------------------------------
	0x0010 field_check_pt ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_FIELD_CHECK_PT[] = {                   /* 0x0010 */
	{ REG_XS_N_RW,  0, 0,  0, 0, 11, 0, "chb_field_pt"                    },
	{ REG_XS_N_RW,  0, 0,  0, 0, 27,16, "cha_field_pt"                    },
};

/*-----------------------------------------------------------------------------
	0x0014 src_mux_ctrl ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_SRC_MUX_CTRL[] = {                     /* 0x0014 */
	{ REG_XS_N_RW,  0, 0,  0, 0,  6, 4, "sub_i_c_fmt"                     },
	{ REG_XS_N_RW,  0, 0,  0, 0, 10, 8, "main_o_c_fmt"                    },
	{ REG_XS_N_RW,  0, 0,  0, 0, 14,12, "main_i_c_fmt"                    },
	{ REG_XS_N_RW,  0, 0,  0, 0, 16,16, "enb_aa"                          },
	{ REG_XS_N_RW,  0, 0,  0, 0, 17,17, "conv10to8"                       },
	{ REG_XS_N_RW,  0, 0,  0, 0, 21,20, "main_out_ctrl"                   },
	{ REG_XS_N_RW,  0, 0,  0, 0, 22,22, "msc_ddr_update_mode"             },
	{ REG_XS_N_RW,  0, 0,  0, 0, 23,23, "enb_3d_in_mode"                  },
	{ REG_XS_N_RW,  0, 0,  0, 0, 25,24, "mif_wr_ctrl"                     },
	{ REG_XS_N_RW,  0, 0,  0, 0, 26,26, "ch_sel3d"                        },
	{ REG_XS_N_RW,  0, 0,  0, 0, 28,27, "enb_3d_mode"                     },
	{ REG_XS_N_RW,  0, 0,  0, 0, 29,29, "enb_3d"                          },
	{ REG_XS_N_RW,  0, 0,  0, 0, 30,30, "fieldid"                         },
	{ REG_XS_N_RW,  0, 0,  0, 0, 31,31, "pr_sq"                           },
};

/*-----------------------------------------------------------------------------
	0x0018 src_mux_size ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_SRC_MUX_SIZE[] = {                     /* 0x0018 */
	{ REG_XS_N_RW,  0, 0,  0, 0, 10, 0, "hsize"                           },
	{ REG_XS_N_RW,  0, 0,  0, 0, 27,16, "vsize"                           },
};

/*-----------------------------------------------------------------------------
	0x001c msrc_sync_ctrl ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_MSRC_SYNC_CTRL[] = {                   /* 0x001c */
	{ REG_XS_N_RW,  0, 0,  0, 0, 27, 0, "sync_pos"                        },
	{ REG_XS_N_RW,  0, 0,  0, 0, 29,29, "cvi_select"                      },
	{ REG_XS_N_RW,  0, 0,  0, 0, 30,30, "mvi_select"                      },
	{ REG_XS_N_RW,  0, 0,  0, 0, 31,31, "mvi_cvi_select"                  },
};

/*-----------------------------------------------------------------------------
	0x0020 dco_mfc ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_DCO_MFC[] = {                          /* 0x0020 */
	{ REG_XS_N_RW,  0, 0,  0, 0, 27, 0, "dco_mfc"                         },
};

/*-----------------------------------------------------------------------------
	0x0024 dco_dfc ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_DCO_DFC[] = {                          /* 0x0024 */
	{ REG_XS_N_RW,  0, 0,  0, 0, 27, 0, "dco_dfc"                         },
};

/*-----------------------------------------------------------------------------
	0x0028 dco_dflc ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_DCO_DFLC[] = {                         /* 0x0028 */
	{ REG_XS_N_RW,  0, 0,  0, 0, 11, 0, "dco_dflc"                        },
};

/*-----------------------------------------------------------------------------
	0x002c dco_fcw ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_DCO_FCW[] = {                          /* 0x002c */
	{ REG_XS_N_RW,  0, 0,  0, 0, 21, 0, "dco_fcw"                         },
};

/*-----------------------------------------------------------------------------
	0x0030 smux_ro_lcnt ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_SMUX_RO_LCNT[] = {                     /* 0x0030 */
	{ REG_XS_N_RW,  0, 0,  0, 0, 11, 0, "smux_ro_lcnt"                    },
};

/*-----------------------------------------------------------------------------
	0x0034 gmau_ctrl ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_DE0A_GMAU_CTRL[] = {                        /* 0x0034 */
	{ REG_XS_N_RW,  0, 0,  0, 0,  7, 0, "ask_cmd_dly_cnt"                 },
	{ REG_XS_N_RW,  0, 0,  0, 0, 25,16, "ask_to_cnt"                      },
};

/*-----------------------------------------------------------------------------
	0x0038 pic_init_g0_timer ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_DE0A_PIC_INIT_G0_TIMER[] = {                /* 0x0038 */
	{ REG_XS_N_RW,  0, 0,  0, 0, 27, 0, "pic_init_g0_timer"               },
	{ REG_XS_N_RW,  0, 0,  0, 0, 28,28, "mif_end_g0"                      },
};

/*-----------------------------------------------------------------------------
	0x003c pic_init_g1_timer ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_DE0A_PIC_INIT_G1_TIMER[] = {                /* 0x003c */
	{ REG_XS_N_RW,  0, 0,  0, 0, 27, 0, "pic_init_g1_timer"               },
	{ REG_XS_N_RW,  0, 0,  0, 0, 28,28, "mif_end_g1_wd"                   },
	{ REG_XS_N_RW,  0, 0,  0, 0, 29,29, "mif_end_g1_rd"                   },
};

/*-----------------------------------------------------------------------------
	0x0040 pic_init_g2_timer ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_DE0A_PIC_INIT_G2_TIMER[] = {                /* 0x0040 */
	{ REG_XS_N_RW,  0, 0,  0, 0, 27, 0, "pic_init_g2_timer"               },
	{ REG_XS_N_RW,  0, 0,  0, 0, 28,28, "mif_end_tnr_c"                   },
	{ REG_XS_N_RW,  0, 0,  0, 0, 29,29, "mif_end_tnr_y"                   },
};

/*-----------------------------------------------------------------------------
	0x0044 pic_init_g3_timer ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_DE0A_PIC_INIT_G3_TIMER[] = {                /* 0x0044 */
	{ REG_XS_N_RW,  0, 0,  0, 0, 27, 0, "pic_init_g3_timer"               },
};

/*-----------------------------------------------------------------------------
	0x0048 pic_end_info ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_PIC_END_INFO[] = {                     /* 0x0048 */
	{ REG_XS_N_RW,  0, 0,  0, 0,  3, 0, "pic_end_g0"                      },
	{ REG_XS_N_RW,  0, 0,  0, 0,  9, 4, "pic_end_g1"                      },
	{ REG_XS_N_RW,  0, 0,  0, 0, 18,10, "pic_end_g2"                      },
	{ REG_XS_N_RW,  0, 0,  0, 0, 21,19, "pic_end_g3"                      },
};

/*-----------------------------------------------------------------------------
	0x004c de0a_intr_reg ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_DE0A_INTR_REG[] = {                    /* 0x004c */
	{ REG_XS_N_RW,  0, 0,  0, 0,  0, 0, "intr_end_g0"                     },
	{ REG_XS_N_RW,  0, 0,  0, 0,  4, 4, "intr_end_g1"                     },
	{ REG_XS_N_RW,  0, 0,  0, 0,  8, 8, "intr_end_g2"                     },
	{ REG_XS_N_RW,  0, 0,  0, 0, 12,12, "intr_end_g3"                     },
	{ REG_XS_N_RW,  0, 0,  0, 0, 16,16, "cha_input_intr"                  },
	{ REG_XS_N_RW,  0, 0,  0, 0, 20,20, "chb_input_intr"                  },
	{ REG_XS_N_RW,  0, 0,  0, 0, 21,21, "pe0_intr"                        },
	{ REG_XS_N_RW,  0, 0,  0, 0, 22,22, "smux_ow_intr"                    },
	{ REG_XS_N_RW,  0, 0,  0, 0, 23,23, "msrc_intr"                       },
	{ REG_XS_N_RW,  0, 0,  0, 0, 24,24, "cha_field_intr"                  },
	{ REG_XS_N_RW,  0, 0,  0, 0, 25,25, "cha_frame_lr_intr"               },
	{ REG_XS_N_RW,  0, 0,  0, 0, 26,26, "chb_field_intr"                  },
	{ REG_XS_N_RW,  0, 0,  0, 0, 27,27, "chb_frame_lr_intr"               },
};

/*-----------------------------------------------------------------------------
	0x0050 de0a_intr_mask ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_DE0A_INTR_MASK[] = {                   /* 0x0050 */
	{ REG_XS_N_RW,  0, 0,  0, 0, 27, 0, "de0a_intr_mask"                  },
};

/*-----------------------------------------------------------------------------
	0x0054 de0a_intr_mux ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_DE0A_INTR_MUX[] = {                    /* 0x0054 */
	{ REG_XS_N_RW,  0, 0,  0, 0, 27, 0, "de0a_intr_mux"                   },
};

/*-----------------------------------------------------------------------------
	0x0058 msrc_intr_time_stp ''
------------------------------------------------------------------------------*/
/*	no field */

/*-----------------------------------------------------------------------------
	0x005c de_gpio_mux ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_DE_GPIO_MUX[] = {                      /* 0x005c */
	{ REG_XS_N_RW,  0, 0,  0, 0,  0, 0, "de_gpio_mux"                     },
};

/*-----------------------------------------------------------------------------
	0x0060 de_version ''
------------------------------------------------------------------------------*/
/*	no field */

/*-----------------------------------------------------------------------------
	0x0000 pic_init ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_DE0B_PIC_INIT[] = {                         /* 0x0000 */
	{ REG_XS_N_RW,  0, 0,  0, 0,  0, 0, "pic_init_g0"                     },
	{ REG_XS_N_RW,  0, 0,  0, 0,  1, 1, "pic_init_g1"                     },
	{ REG_XS_N_RW,  0, 0,  0, 0,  2, 2, "pic_init_g2"                     },
};

/*-----------------------------------------------------------------------------
	0x0004 pic_start ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_DE0B_PIC_START[] = {                        /* 0x0004 */
	{ REG_XS_N_RW,  0, 0,  0, 0,  0, 0, "pic_start_g0"                    },
	{ REG_XS_N_RW,  0, 0,  0, 0,  1, 1, "pic_start_g1"                    },
	{ REG_XS_N_RW,  0, 0,  0, 0,  2, 2, "pic_start_g2"                    },
};

/*-----------------------------------------------------------------------------
	0x0008 cvm_isize ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_CVM_ISIZE[] = {                        /* 0x0008 */
	{ REG_XS_N_RW,  0, 0,  0, 0, 10, 0, "cvm_ihsize"                      },
	{ REG_XS_N_RW,  0, 0,  0, 0, 26,16, "cvm_ivsize"                      },
};

/*-----------------------------------------------------------------------------
	0x000c cvm_ctrl ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_CVM_CTRL[] = {                         /* 0x000c */
	{ REG_XS_N_RW,  0, 0,  0, 0, 10, 0, "cvm_ohsize"                      },
	{ REG_XS_N_RW,  0, 0,  0, 0, 17,17, "en_anti"                         },
	{ REG_XS_N_RW,  0, 0,  0, 0, 20,18, "o_c_fmt"                         },
	{ REG_XS_N_RW,  0, 0,  0, 0, 23,21, "i_c_fmt"                         },
	{ REG_XS_N_RW,  0, 0,  0, 0, 24,24, "ecanvas"                         },
};

/*-----------------------------------------------------------------------------
	0x0010 cvm_hdn_ctrl ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_CVM_HDN_CTRL[] = {                     /* 0x0010 */
	{ REG_XS_N_RW,  0, 0,  0, 0, 11, 0, "c_phase_off"                     },
	{ REG_XS_N_RW,  0, 0,  0, 0, 12,12, "c_bnd_mode"                      },
	{ REG_XS_N_RW,  0, 0,  0, 0, 27,16, "y_phase_off"                     },
	{ REG_XS_N_RW,  0, 0,  0, 0, 28,28, "y_bnd_mode"                      },
};

/*-----------------------------------------------------------------------------
	0x0014 cvm_hdn_coeff ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_CVM_HDN_COEFF[] = {                    /* 0x0014 */
	{ REG_XS_N_RW,  0, 0,  0, 0,  9, 0, "coeff1"                          },
	{ REG_XS_N_RW,  0, 0,  0, 0, 19,10, "coeff0"                          },
	{ REG_XS_N_RW,  0, 0,  0, 0, 20,20, "rw"                              },
	{ REG_XS_N_RW,  0, 0,  0, 0, 29,24, "coeff_index"                     },
};

/*-----------------------------------------------------------------------------
	0x0018 mdm_isize ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_MDM_ISIZE[] = {                        /* 0x0018 */
	{ REG_XS_N_RW,  0, 0,  0, 0, 10, 0, "mdm_ihsize"                      },
	{ REG_XS_N_RW,  0, 0,  0, 0, 26,16, "mdm_ivsize"                      },
};

/*-----------------------------------------------------------------------------
	0x001c mdm_ctrl ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_MDM_CTRL[] = {                         /* 0x001c */
	{ REG_XS_N_RW,  0, 0,  0, 0, 10, 0, "mdm_ohsize"                      },
	{ REG_XS_N_RW,  0, 0,  0, 0, 17,17, "en_anti"                         },
	{ REG_XS_N_RW,  0, 0,  0, 0, 20,18, "o_c_fmt"                         },
	{ REG_XS_N_RW,  0, 0,  0, 0, 23,21, "i_c_fmt"                         },
	{ REG_XS_N_RW,  0, 0,  0, 0, 24,24, "csc_en"                          },
};

/*-----------------------------------------------------------------------------
	0x0020 mdm_csc_coef0 ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_MDM_CSC_COEF0[] = {                    /* 0x0020 */
	{ REG_XS_N_RW,  0, 0,  0, 0, 14, 0, "mdm_csc_coef1"                   },
	{ REG_XS_N_RW,  0, 0,  0, 0, 30,16, "mdm_csc_coef0"                   },
};

/*-----------------------------------------------------------------------------
	0x0024 mdm_csc_coef1 ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_MDM_CSC_COEF1[] = {                    /* 0x0024 */
	{ REG_XS_N_RW,  0, 0,  0, 0, 14, 0, "mdm_csc_coef3"                   },
	{ REG_XS_N_RW,  0, 0,  0, 0, 30,16, "mdm_csc_coef2"                   },
};

/*-----------------------------------------------------------------------------
	0x0028 mdm_csc_coef2 ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_MDM_CSC_COEF2[] = {                    /* 0x0028 */
	{ REG_XS_N_RW,  0, 0,  0, 0, 14, 0, "mdm_csc_coef5"                   },
	{ REG_XS_N_RW,  0, 0,  0, 0, 30,16, "mdm_csc_coef4"                   },
};

/*-----------------------------------------------------------------------------
	0x002c mdm_csc_coef3 ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_MDM_CSC_COEF3[] = {                    /* 0x002c */
	{ REG_XS_N_RW,  0, 0,  0, 0, 14, 0, "mdm_csc_coef7"                   },
	{ REG_XS_N_RW,  0, 0,  0, 0, 30,16, "mdm_csc_coef6"                   },
};

/*-----------------------------------------------------------------------------
	0x0030 mdm_csc_coef4 ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_MDM_CSC_COEF4[] = {                    /* 0x0030 */
	{ REG_XS_N_RW,  0, 0,  0, 0, 30,16, "mdm_csc_coef4"                   },
};

/*-----------------------------------------------------------------------------
	0x0034 mdm_csc_offset0 ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_MDM_CSC_OFFSET0[] = {                  /* 0x0034 */
	{ REG_XS_N_RW,  0, 0,  0, 0, 10, 0, "mdm_csc_ofst1"                   },
	{ REG_XS_N_RW,  0, 0,  0, 0, 26,16, "mdm_csc_ofst0"                   },
};

/*-----------------------------------------------------------------------------
	0x0038 mdm_csc_offset1 ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_MDM_CSC_OFFSET1[] = {                  /* 0x0038 */
	{ REG_XS_N_RW,  0, 0,  0, 0, 10, 0, "mdm_csc_ofst3"                   },
	{ REG_XS_N_RW,  0, 0,  0, 0, 26,16, "mdm_csc_ofst2"                   },
};

/*-----------------------------------------------------------------------------
	0x003c mdm_csc_offset2 ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_MDM_CSC_OFFSET2[] = {                  /* 0x003c */
	{ REG_XS_N_RW,  0, 0,  0, 0, 10, 0, "mdm_csc_ofst5"                   },
	{ REG_XS_N_RW,  0, 0,  0, 0, 26,16, "mdm_csc_ofst4"                   },
};

/*-----------------------------------------------------------------------------
	0x0040 mdm_hdn_ctrl ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_MDM_HDN_CTRL[] = {                     /* 0x0040 */
	{ REG_XS_N_RW,  0, 0,  0, 0, 11, 0, "c_phase_off"                     },
	{ REG_XS_N_RW,  0, 0,  0, 0, 12,12, "c_bnd_mode"                      },
	{ REG_XS_N_RW,  0, 0,  0, 0, 27,16, "y_phase_off"                     },
	{ REG_XS_N_RW,  0, 0,  0, 0, 28,28, "y_bnd_mode"                      },
};

/*-----------------------------------------------------------------------------
	0x0044 mdm_hdn_coeff ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_MDM_HDN_COEFF[] = {                    /* 0x0044 */
	{ REG_XS_N_RW,  0, 0,  0, 0,  9, 0, "coeff1"                          },
	{ REG_XS_N_RW,  0, 0,  0, 0, 19,10, "coeff0"                          },
	{ REG_XS_N_RW,  0, 0,  0, 0, 20,20, "rw"                              },
	{ REG_XS_N_RW,  0, 0,  0, 0, 29,24, "coeff_index"                     },
};

/*-----------------------------------------------------------------------------
	0x0048 cvmd_status ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_CVMD_STATUS[] = {                      /* 0x0048 */
	{ REG_XS_N_RW,  0, 0,  0, 0, 10, 0, "mdm_ro_lcnt"                     },
	{ REG_XS_N_RW,  0, 0,  0, 0, 26,16, "cvm_ro_lcnt"                     },
};

/*-----------------------------------------------------------------------------
	0x004c ssrc0_sync_pos ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_SSRC0_SYNC_POS[] = {                   /* 0x004c */
	{ REG_XS_N_RW,  0, 0,  0, 0, 27, 0, "ssrc0_sync_pos"                  },
};

/*-----------------------------------------------------------------------------
	0x0050 ssrc1_sync_pos ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_SSRC1_SYNC_POS[] = {                   /* 0x0050 */
	{ REG_XS_N_RW,  0, 0,  0, 0, 27, 0, "ssrc1_sync_pos"                  },
};

/*-----------------------------------------------------------------------------
	0x0054 sync_mux_ctrl ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_SYNC_MUX_CTRL[] = {                    /* 0x0054 */
	{ REG_XS_N_RW,  0, 0,  0, 0,  0, 0, "vdec_sync_gen_mode"              },
	{ REG_XS_N_RW,  0, 0,  0, 0,  1, 1, "vdec_sync_gen_pr_sq"             },
	{ REG_XS_N_RW,  0, 0,  0, 0,  2, 2, "cvi_pulse_mux"                   },
	{ REG_XS_N_RW,  0, 0,  0, 0,  4, 3, "ssrc1_sync_mux"                  },
	{ REG_XS_N_RW,  0, 0,  0, 0,  6, 5, "ssrc0_sync_mux"                  },
};

/*-----------------------------------------------------------------------------
	0x0058 vdec_sync_field0 ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_VDEC_SYNC_FIELD0[] = {                 /* 0x0058 */
	{ REG_XS_N_RW,  0, 0,  0, 0, 27, 0, "vdec_sync_field0"                },
	{ REG_XS_N_RW,  0, 0,  0, 0, 28,28, "update_mode"                     },
};

/*-----------------------------------------------------------------------------
	0x005c vdec_sync_field1 ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_VDEC_SYNC_FIELD1[] = {                 /* 0x005c */
	{ REG_XS_N_RW,  0, 0,  0, 0, 27, 0, "vdec_sync_field1"                },
	{ REG_XS_N_RW,  0, 0,  0, 0, 28,28, "update_mode"                     },
};

/*-----------------------------------------------------------------------------
	0x0060 cpu_sync_frame ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_CPU_SYNC_FRAME[] = {                   /* 0x0060 */
	{ REG_XS_N_RW,  0, 0,  0, 0, 27, 0, "cpu_sync_frame"                  },
	{ REG_XS_N_RW,  0, 0,  0, 0, 28,28, "update_mode"                     },
};

/*-----------------------------------------------------------------------------
	0x0064 gmau_ctrl ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_DE0B_GMAU_CTRL[] = {                        /* 0x0064 */
	{ REG_XS_N_RW,  0, 0,  0, 0,  7, 0, "ask_cmd_dly_cnt"                 },
	{ REG_XS_N_RW,  0, 0,  0, 0, 25,16, "ask_to_cnt"                      },
};

/*-----------------------------------------------------------------------------
	0x0068 pic_init_g0_timer ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_DE0B_PIC_INIT_G0_TIMER[] = {                /* 0x0068 */
	{ REG_XS_N_RW,  0, 0,  0, 0, 27, 0, "pic_init_g0_timer"               },
};

/*-----------------------------------------------------------------------------
	0x006c pic_init_g1_timer ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_DE0B_PIC_INIT_G1_TIMER[] = {                /* 0x006c */
	{ REG_XS_N_RW,  0, 0,  0, 0, 27, 0, "pic_init_g1_timer"               },
};

/*-----------------------------------------------------------------------------
	0x0070 pic_init_g2_timer ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_DE0B_PIC_INIT_G2_TIMER[] = {                /* 0x0070 */
	{ REG_XS_N_RW,  0, 0,  0, 0, 27, 0, "pic_init_g2_timer"               },
};

/*-----------------------------------------------------------------------------
	0x0074 pic_end_info ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_DE0B_PIC_END_INFO[] = {                     /* 0x0074 */
	{ REG_XS_N_RW,  0, 0,  0, 0,  2, 0, "pic_end_g0_info"                 },
	{ REG_XS_N_RW,  0, 0,  0, 0,  5, 3, "pic_end_g1_info"                 },
	{ REG_XS_N_RW,  0, 0,  0, 0, 10, 6, "pic_end_g2_info"                 },
};

/*-----------------------------------------------------------------------------
	0x0078 de0b_intr_reg ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_DE0B_INTR_REG[] = {                    /* 0x0078 */
	{ REG_XS_N_RW,  0, 0,  0, 0,  0, 0, "intr_end_g0"                     },
	{ REG_XS_N_RW,  0, 0,  0, 0,  4, 4, "intr_end_g1"                     },
	{ REG_XS_N_RW,  0, 0,  0, 0,  8, 8, "intr_end_g2"                     },
	{ REG_XS_N_RW,  0, 0,  0, 0, 11,11, "cvm_if_ow_intr"                  },
	{ REG_XS_N_RW,  0, 0,  0, 0, 12,12, "mdm_if_ow_intr"                  },
	{ REG_XS_N_RW,  0, 0,  0, 0, 13,13, "ssrc0_intr"                      },
	{ REG_XS_N_RW,  0, 0,  0, 0, 14,14, "ssrc1_intr"                      },
};

/*-----------------------------------------------------------------------------
	0x007c de0b_intr_mask ''
------------------------------------------------------------------------------*/
/*	no field */

/*-----------------------------------------------------------------------------
	0x0080 de0b_intr_mux ''
------------------------------------------------------------------------------*/
/*	no field */

/*-----------------------------------------------------------------------------
	0x0084 ssrc_intr_time_stp0 ''
------------------------------------------------------------------------------*/
/*	no field */

/*-----------------------------------------------------------------------------
	0x0088 ssrc_intr_time_stp1 ''
------------------------------------------------------------------------------*/
/*	no field */

/*-----------------------------------------------------------------------------
	0x008c de_func_intr ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_DE_FUNC_INTR[] = {                     /* 0x008c */
	{ REG_XS_N_RW,  0, 0,  0, 0,  0, 0, "de0a_intr_mcu"                   },
	{ REG_XS_N_RW,  0, 0,  0, 0,  1, 1, "de0b_intr_mcu"                   },
	{ REG_XS_N_RW,  0, 0,  0, 0,  2, 2, "de1a_intr_mcu"                   },
	{ REG_XS_N_RW,  0, 0,  0, 0,  3, 3, "de1b_intr_mcu"                   },
	{ REG_XS_N_RW,  0, 0,  0, 0,  4, 4, "de0a_intr_cpu"                   },
	{ REG_XS_N_RW,  0, 0,  0, 0,  5, 5, "de0b_intr_cpu"                   },
	{ REG_XS_N_RW,  0, 0,  0, 0,  6, 6, "de1a_intr_cpu"                   },
	{ REG_XS_N_RW,  0, 0,  0, 0,  7, 7, "de1b_intr_cpu"                   },
};

/*-----------------------------------------------------------------------------
	0x0090 de_vdec_if ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_DE_VDEC_IF[] = {                       /* 0x0090 */
	{ REG_XS_N_RW,  0, 0,  0, 0,  0, 0, "vsync_vdec"                      },
	{ REG_XS_N_RW,  0, 0,  0, 0,  4, 4, "vdec_sel"                        },
};

/*-----------------------------------------------------------------------------
	0x0000 pic_init ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_DE1A_PIC_INIT[] = {                         /* 0x0000 */
	{ REG_XS_N_RW,  0, 0,  0, 0,  0, 0, "pic_init_g0"                     },
	{ REG_XS_N_RW,  0, 0,  0, 0,  1, 1, "pic_init_g1"                     },
	{ REG_XS_N_RW,  0, 0,  0, 0, 16,16, "auto_pic_init"                   },
};

/*-----------------------------------------------------------------------------
	0x0004 pic_start ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_DE1A_PIC_START[] = {                        /* 0x0004 */
	{ REG_XS_N_RW,  0, 0,  0, 0,  0, 0, "pic_start_g0"                    },
	{ REG_XS_N_RW,  0, 0,  0, 0,  1, 1, "pic_start_g1"                    },
};

/*-----------------------------------------------------------------------------
	0x0008 disp_param0 ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_DISP_PARAM0[] = {                      /* 0x0008 */
	{ REG_XS_N_RW,  0, 0,  0, 0,  7, 0, "vsync_bp"                        },
	{ REG_XS_N_RW,  0, 0,  0, 0, 15, 8, "vsync"                           },
	{ REG_XS_N_RW,  0, 0,  0, 0, 23,16, "vsync_fp"                        },
	{ REG_XS_N_RW,  0, 0,  0, 0, 24,24, "sync_polarity"                   },
	{ REG_XS_N_RW,  0, 0,  0, 0, 27,27, "update_mode"                     },
};

/*-----------------------------------------------------------------------------
	0x000c disp_param1 ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_DISP_PARAM1[] = {                      /* 0x000c */
	{ REG_XS_N_RW,  0, 0,  0, 0,  7, 0, "hsync_bp"                        },
	{ REG_XS_N_RW,  0, 0,  0, 0, 15, 8, "hsync"                           },
	{ REG_XS_N_RW,  0, 0,  0, 0, 25,16, "hsync_fp"                        },
	{ REG_XS_N_RW,  0, 0,  0, 0, 26,26, "sync_polarity"                   },
	{ REG_XS_N_RW,  0, 0,  0, 0, 27,27, "update_mode"                     },
};

/*-----------------------------------------------------------------------------
	0x0010 disp_param2 ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_DISP_PARAM2[] = {                      /* 0x0010 */
	{ REG_XS_N_RW,  0, 0,  0, 0, 11, 0, "hofst0"                          },
	{ REG_XS_N_RW,  0, 0,  0, 0, 23,12, "hofst1"                          },
	{ REG_XS_N_RW,  0, 0,  0, 0, 30,24, "vofst1"                          },
	{ REG_XS_N_RW,  0, 0,  0, 0, 31,31, "update_mode"                     },
};

/*-----------------------------------------------------------------------------
	0x0014 disp_param3 ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_DISP_PARAM3[] = {                      /* 0x0014 */
	{ REG_XS_N_RW,  0, 0,  0, 0, 10, 0, "disp_sync_ha"                    },
	{ REG_XS_N_RW,  0, 0,  0, 0, 27,16, "disp_sync_va"                    },
	{ REG_XS_N_RW,  0, 0,  0, 0, 28,28, "disp_frame_lr_3d_tv"             },
	{ REG_XS_N_RW,  0, 0,  0, 0, 29,29, "update_mode"                     },
};

/*-----------------------------------------------------------------------------
	0x0018 disp_intr_pos ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_DISP_INTR_POS[] = {                    /* 0x0018 */
	{ REG_XS_N_RW,  0, 0,  0, 0, 27, 0, "disp_intr_pos"                   },
};

/*-----------------------------------------------------------------------------
	0x001c gmau_ctrl ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_DE1A_GMAU_CTRL[] = {                        /* 0x001c */
	{ REG_XS_N_RW,  0, 0,  0, 0,  7, 0, "ask_cmd_dly_cnt"                 },
	{ REG_XS_N_RW,  0, 0,  0, 0, 25,16, "ask_to_cnt"                      },
};

/*-----------------------------------------------------------------------------
	0x0020 pic_init_g0_timer ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_DE1A_PIC_INIT_G0_TIMER[] = {                /* 0x0020 */
	{ REG_XS_N_RW,  0, 0,  0, 0, 27, 0, "pic_init_g0_timer"               },
};

/*-----------------------------------------------------------------------------
	0x0024 pic_init_g1_timer ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_DE1A_PIC_INIT_G1_TIMER[] = {                /* 0x0024 */
	{ REG_XS_N_RW,  0, 0,  0, 0, 27, 0, "pic_init_g1_timer"               },
};

/*-----------------------------------------------------------------------------
	0x0028 pic_end_info ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_DE1A_PIC_END_INFO[] = {                     /* 0x0028 */
	{ REG_XS_N_RW,  0, 0,  0, 0,  4, 0, "pic_end_g0"                      },
	{ REG_XS_N_RW,  0, 0,  0, 0,  5, 5, "pic_end_g1"                      },
};

/*-----------------------------------------------------------------------------
	0x002c de1a_intr_reg ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_DE1A_INTR_REG[] = {                    /* 0x002c */
	{ REG_XS_N_RW,  0, 0,  0, 0,  0, 0, "intr_end_g0"                     },
	{ REG_XS_N_RW,  0, 0,  0, 0,  2, 2, "disp_intr_for_cpu"               },
	{ REG_XS_N_RW,  0, 0,  0, 0,  4, 4, "intr_end_g1"                     },
	{ REG_XS_N_RW,  0, 0,  0, 0,  6, 6, "disp_intr_for_mcu"               },
	{ REG_XS_N_RW,  0, 0,  0, 0,  7, 7, "ov_underflow"                    },
};

/*-----------------------------------------------------------------------------
	0x0030 de1a_intr_mask ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_DE1A_INTR_MASK[] = {                   /* 0x0030 */
	{ REG_XS_N_RW,  0, 0,  0, 0,  7, 0, "de1a_intr_mask"                  },
};

/*-----------------------------------------------------------------------------
	0x0034 de1a_intr_mux ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_DE1A_INTR_MUX[] = {                    /* 0x0034 */
	{ REG_XS_N_RW,  0, 0,  0, 0,  7, 0, "de1a_intr_mux"                   },
};

/*-----------------------------------------------------------------------------
	0x0038 disp_intr_time_stp ''
------------------------------------------------------------------------------*/
/*	no field */

/*-----------------------------------------------------------------------------
	0x003c de_pwm_r0 ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_DE_PWM_R0[] = {                        /* 0x003c */
	{ REG_XS_N_RW,  0, 0,  0, 0, 10, 0, "pwm0_r_h"                        },
	{ REG_XS_N_RW,  0, 0,  0, 0, 26,16, "pwm0_r_v"                        },
};

/*-----------------------------------------------------------------------------
	0x0040 de_pwm_f0 ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_DE_PWM_F0[] = {                        /* 0x0040 */
	{ REG_XS_N_RW,  0, 0,  0, 0, 10, 0, "pwm0_r_h"                        },
	{ REG_XS_N_RW,  0, 0,  0, 0, 26,16, "pwm0_f_v"                        },
};

/*-----------------------------------------------------------------------------
	0x0044 de_pwm_r1 ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_DE_PWM_R1[] = {                        /* 0x0044 */
	{ REG_XS_N_RW,  0, 0,  0, 0, 10, 0, "pwm1_r_h"                        },
	{ REG_XS_N_RW,  0, 0,  0, 0, 26,16, "pwm1_r_v"                        },
};

/*-----------------------------------------------------------------------------
	0x0048 de_pwm_f1 ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_DE_PWM_F1[] = {                        /* 0x0048 */
	{ REG_XS_N_RW,  0, 0,  0, 0, 10, 0, "pwm1_r_h"                        },
	{ REG_XS_N_RW,  0, 0,  0, 0, 26,16, "pwm1_f_v"                        },
};

/*-----------------------------------------------------------------------------
	0x004c de_pwm_r2 ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_DE_PWM_R2[] = {                        /* 0x004c */
	{ REG_XS_N_RW,  0, 0,  0, 0, 10, 0, "pwm2_r_h"                        },
	{ REG_XS_N_RW,  0, 0,  0, 0, 26,16, "pwm2_r_v"                        },
};

/*-----------------------------------------------------------------------------
	0x0050 de_pwm_f2 ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_DE_PWM_F2[] = {                        /* 0x0050 */
	{ REG_XS_N_RW,  0, 0,  0, 0, 10, 0, "pwm2_r_h"                        },
	{ REG_XS_N_RW,  0, 0,  0, 0, 26,16, "pwm2_f_v"                        },
};

/*-----------------------------------------------------------------------------
	0x0054 de_pwm_r3 ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_DE_PWM_R3[] = {                        /* 0x0054 */
	{ REG_XS_N_RW,  0, 0,  0, 0, 10, 0, "pwm3_r_h"                        },
	{ REG_XS_N_RW,  0, 0,  0, 0, 26,16, "pwm3_r_v"                        },
};

/*-----------------------------------------------------------------------------
	0x0058 de_pwm_f3 ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_DE_PWM_F3[] = {                        /* 0x0058 */
	{ REG_XS_N_RW,  0, 0,  0, 0, 10, 0, "pwm3_f_h"                        },
	{ REG_XS_N_RW,  0, 0,  0, 0, 26,16, "pwm3_f_v"                        },
};

/*-----------------------------------------------------------------------------
	0x005c de_pwm_r4 ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_DE_PWM_R4[] = {                        /* 0x005c */
	{ REG_XS_N_RW,  0, 0,  0, 0, 10, 0, "pwm4_r_h"                        },
	{ REG_XS_N_RW,  0, 0,  0, 0, 26,16, "pwm4_r_v"                        },
};

/*-----------------------------------------------------------------------------
	0x0060 de_pwm_f4 ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_DE_PWM_F4[] = {                        /* 0x0060 */
	{ REG_XS_N_RW,  0, 0,  0, 0, 10, 0, "pwm4_f_h"                        },
	{ REG_XS_N_RW,  0, 0,  0, 0, 26,16, "pwm4_f_v"                        },
};

/*-----------------------------------------------------------------------------
	0x0064 de_pwm_sub_r0 ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_DE_PWM_SUB_R0[] = {                    /* 0x0064 */
	{ REG_XS_N_RW,  0, 0,  0, 0, 10, 0, "de_pwm_sub_r0"                   },
};

/*-----------------------------------------------------------------------------
	0x0068 de_pwm_sub_r1 ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_DE_PWM_SUB_R1[] = {                    /* 0x0068 */
	{ REG_XS_N_RW,  0, 0,  0, 0, 10, 0, "de_pwm_sub_r1"                   },
};

/*-----------------------------------------------------------------------------
	0x006c de_pwm_sub_r2 ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_DE_PWM_SUB_R2[] = {                    /* 0x006c */
	{ REG_XS_N_RW,  0, 0,  0, 0, 10, 0, "de_pwm_sub_r2"                   },
};

/*-----------------------------------------------------------------------------
	0x0070 de_pwm_sub_r3 ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_DE_PWM_SUB_R3[] = {                    /* 0x0070 */
	{ REG_XS_N_RW,  0, 0,  0, 0, 10, 0, "de_pwm_sub_r3"                   },
};

/*-----------------------------------------------------------------------------
	0x0074 de_pwm_sub_r4 ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_DE_PWM_SUB_R4[] = {                    /* 0x0074 */
	{ REG_XS_N_RW,  0, 0,  0, 0, 10, 0, "de_pwm_sub_r4"                   },
};

/*-----------------------------------------------------------------------------
	0x0078 de_pwm_ctrl ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_DE_PWM_CTRL[] = {                      /* 0x0078 */
	{ REG_XS_N_RW,  0, 0,  0, 0,  4, 0, "pwm_inv"                         },
	{ REG_XS_N_RW,  0, 0,  0, 0,  9, 5, "pwm_fc_l"                        },
	{ REG_XS_N_RW,  0, 0,  0, 0, 14,10, "pwm_fc_h"                        },
};

/*-----------------------------------------------------------------------------
	0x007c de_pwm_sel ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_DE_PWM_SEL[] = {                       /* 0x007c */
	{ REG_XS_N_RW,  0, 0,  0, 0,  4, 0, "de_pwm_sel"                      },
};

/*-----------------------------------------------------------------------------
	0x0000 pic_init ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_DE1B_PIC_INIT[] = {                         /* 0x0000 */
	{ REG_XS_N_RW,  0, 0,  0, 0,  0, 0, "pic_init_g0"                     },
	{ REG_XS_N_RW,  0, 0,  0, 0,  1, 1, "pic_init_g1"                     },
	{ REG_XS_N_RW,  0, 0,  0, 0, 16,16, "auto_pic_init_osd"               },
	{ REG_XS_N_RW,  0, 0,  0, 0, 24,24, "auto_pic_init_cve"               },
};

/*-----------------------------------------------------------------------------
	0x0004 pic_start ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_DE1B_PIC_START[] = {                        /* 0x0004 */
	{ REG_XS_N_RW,  0, 0,  0, 0,  0, 0, "pic_start_g0"                    },
	{ REG_XS_N_RW,  0, 0,  0, 0,  1, 1, "pic_start_g1"                    },
};

/*-----------------------------------------------------------------------------
	0x0008 fb_ctrl ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_FB_CTRL[] = {                          /* 0x0008 */
	{ REG_XS_N_RW,  0, 0,  0, 0,  1, 0, "fb_ctrl"                         },
};

/*-----------------------------------------------------------------------------
	0x000c cve_param0 ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_CVE_PARAM0[] = {                       /* 0x000c */
	{ REG_XS_N_RW,  0, 0,  0, 0,  7, 0, "vertical_back_porch"             },
	{ REG_XS_N_RW,  0, 0,  0, 0, 15, 8, "vertical_sync"                   },
	{ REG_XS_N_RW,  0, 0,  0, 0, 23,16, "vertical_front_porch"            },
	{ REG_XS_N_RW,  0, 0,  0, 0, 24,24, "sync_polarity"                   },
};

/*-----------------------------------------------------------------------------
	0x0010 cve_param1 ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_CVE_PARAM1[] = {                       /* 0x0010 */
	{ REG_XS_N_RW,  0, 0,  0, 0,  7, 0, "horizontal_back_porch"           },
	{ REG_XS_N_RW,  0, 0,  0, 0, 15, 8, "horizontal_sync"                 },
	{ REG_XS_N_RW,  0, 0,  0, 0, 23,16, "horizontal_front_porch"          },
	{ REG_XS_N_RW,  0, 0,  0, 0, 24,24, "sync_polarity"                   },
};

/*-----------------------------------------------------------------------------
	0x0014 cve_param2 ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_CVE_PARAM2[] = {                       /* 0x0014 */
	{ REG_XS_N_RW,  0, 0,  0, 0, 10, 0, "v_hoffset1"                      },
	{ REG_XS_N_RW,  0, 0,  0, 0, 21,11, "v_hoffset0"                      },
	{ REG_XS_N_RW,  0, 0,  0, 0, 24,24, "field_id_polarity"               },
};

/*-----------------------------------------------------------------------------
	0x0018 cve_param3 ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_CVE_PARAM3[] = {                       /* 0x0018 */
	{ REG_XS_N_RW,  0, 0,  0, 0, 10, 0, "cve_sync_ha"                     },
	{ REG_XS_N_RW,  0, 0,  0, 0, 26,16, "cve_sync_va"                     },
};

/*-----------------------------------------------------------------------------
	0x001c cve_intr_pos ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_CVE_INTR_POS[] = {                     /* 0x001c */
	{ REG_XS_N_RW,  0, 0,  0, 0, 27, 0, "cve_intr_pos"                    },
};

/*-----------------------------------------------------------------------------
	0x0020 gmau_ctrl ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_DE1B_GMAU_CTRL[] = {                        /* 0x0020 */
	{ REG_XS_N_RW,  0, 0,  0, 0,  7, 0, "ask_cmd_dly_cnt"                 },
	{ REG_XS_N_RW,  0, 0,  0, 0, 25,16, "ask_to_cnt"                      },
};

/*-----------------------------------------------------------------------------
	0x0024 pic_init_g0_timer ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_DE1B_PIC_INIT_G0_TIMER[] = {                /* 0x0024 */
	{ REG_XS_N_RW,  0, 0,  0, 0, 27, 0, "pic_init_g0_timer"               },
};

/*-----------------------------------------------------------------------------
	0x0028 pic_init_g1_timer ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_DE1B_PIC_INIT_G1_TIMER[] = {                /* 0x0028 */
	{ REG_XS_N_RW,  0, 0,  0, 0, 27, 0, "pic_init_g1_timer"               },
};

/*-----------------------------------------------------------------------------
	0x002c pic_end_info ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_DE1B_PIC_END_INFO[] = {                     /* 0x002c */
	{ REG_XS_N_RW,  0, 0,  0, 0,  2, 0, "pic_end_g0"                      },
	{ REG_XS_N_RW,  0, 0,  0, 0,  7, 3, "pic_end_g1"                      },
};

/*-----------------------------------------------------------------------------
	0x0030 de1b_intr_reg ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_DE1B_INTR_REG[] = {                    /* 0x0030 */
	{ REG_XS_N_RW,  0, 0,  0, 0,  0, 0, "intr_end_g0"                     },
	{ REG_XS_N_RW,  0, 0,  0, 0,  4, 4, "intr_end_g1"                     },
	{ REG_XS_N_RW,  0, 0,  0, 0,  6, 6, "cve_va_intr"                     },
	{ REG_XS_N_RW,  0, 0,  0, 0,  8, 8, "cve_intr"                        },
};

/*-----------------------------------------------------------------------------
	0x0034 de1b_intr_mask ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_DE1B_INTR_MASK[] = {                   /* 0x0034 */
	{ REG_XS_N_RW,  0, 0,  0, 0,  8, 0, "de1b_intr_mask"                  },
};

/*-----------------------------------------------------------------------------
	0x0038 de1b_intr_mux ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_DE1B_INTR_MUX[] = {                    /* 0x0038 */
	{ REG_XS_N_RW,  0, 0,  0, 0,  8, 0, "de1b_intr_mux"                   },
};

/*-----------------------------------------------------------------------------
	0x003c cve_intr_time_stp ''
------------------------------------------------------------------------------*/
/*	no field */

/*-----------------------------------------------------------------------------
	0x0040 de_venc_if ''
------------------------------------------------------------------------------*/
const DBG_REG_FIELD_T dbg_DE_VENC_IF[] = {                       /* 0x0040 */
	{ REG_XS_N_RW,  0, 0,  0, 0,  0, 0, "vsync_venc"                      },
	{ REG_XS_N_RW,  0, 0,  0, 0,  4, 4, "venc_sel"                        },
};

DBG_REG_T gDbgRegTOP[] = {
	{0x0000,N_FLD(dbg_CHA_INFO),                        "CHA_INFO"                        ,dbg_CHA_INFO                        }, //
	{0x0004,N_FLD(dbg_CHB_INFO),						"CHB_INFO"						  ,dbg_CHB_INFO						   }, //
	{0x0008,N_FLD(dbg_DE0A_PIC_INIT),					"DE0A_PIC_INIT"					  ,dbg_DE0A_PIC_INIT				   }, //
	{0x000c,N_FLD(dbg_DE0A_PIC_START),					"DE0A_PIC_START"				  ,dbg_DE0A_PIC_START				   }, //
	{0x0010,N_FLD(dbg_FIELD_CHECK_PT),					"FIELD_CHECK_PT"				  ,dbg_FIELD_CHECK_PT				   }, //
	{0x0014,N_FLD(dbg_SRC_MUX_CTRL),                    "SRC_MUX_CTRL"                    ,dbg_SRC_MUX_CTRL                    }, //
	{0x0018,N_FLD(dbg_SRC_MUX_SIZE),                    "SRC_MUX_SIZE"                    ,dbg_SRC_MUX_SIZE                    }, //
	{0x001c,N_FLD(dbg_MSRC_SYNC_CTRL),                  "MSRC_SYNC_CTRL"                  ,dbg_MSRC_SYNC_CTRL                  }, //
	{0x0020,N_FLD(dbg_DCO_MFC),                         "DCO_MFC"                         ,dbg_DCO_MFC                         }, //
	{0x0024,N_FLD(dbg_DCO_DFC),                         "DCO_DFC"                         ,dbg_DCO_DFC                         }, //
	{0x0028,N_FLD(dbg_DCO_DFLC),                        "DCO_DFLC"                        ,dbg_DCO_DFLC                        }, //
	{0x002c,N_FLD(dbg_DCO_FCW),                         "DCO_FCW"                         ,dbg_DCO_FCW                         }, //
	{0x0030,N_FLD(dbg_SMUX_RO_LCNT),					"SMUX_RO_LCNT"					  ,dbg_SMUX_RO_LCNT					   }, //
	{0x0034,N_FLD(dbg_DE0A_GMAU_CTRL),					"DE0A_GMAU_CTRL"				  ,dbg_DE0A_GMAU_CTRL				   }, //
	{0x0038,N_FLD(dbg_DE0A_PIC_INIT_G0_TIMER),			"DE0A_PIC_INIT_G0_TIMER"		  ,dbg_DE0A_PIC_INIT_G0_TIMER		   }, //
	{0x003c,N_FLD(dbg_DE0A_PIC_INIT_G1_TIMER),			"DE0A_PIC_INIT_G1_TIMER"		  ,dbg_DE0A_PIC_INIT_G1_TIMER		   }, //
	{0x0040,N_FLD(dbg_DE0A_PIC_INIT_G2_TIMER),			"DE0A_PIC_INIT_G2_TIMER"		  ,dbg_DE0A_PIC_INIT_G2_TIMER		   }, //
	{0x0044,N_FLD(dbg_DE0A_PIC_INIT_G3_TIMER),			"DE0A_PIC_INIT_G3_TIMER"		  ,dbg_DE0A_PIC_INIT_G3_TIMER		   }, //
	{0x0048,N_FLD(dbg_PIC_END_INFO),                    "PIC_END_INFO"                    ,dbg_PIC_END_INFO                    }, //
	{0x004c,N_FLD(dbg_DE0A_INTR_REG),                   "DE0A_INTR_REG"                   ,dbg_DE0A_INTR_REG                   }, //
	{0x0050,N_FLD(dbg_DE0A_INTR_MASK),                  "DE0A_INTR_MASK"                  ,dbg_DE0A_INTR_MASK                  }, //
	{0x0054,N_FLD(dbg_DE0A_INTR_MUX),					"DE0A_INTR_MUX"					  ,dbg_DE0A_INTR_MUX				   }, //
	{0x0058,0,											"MSRC_INTR_TIME_STP"			  ,NULL								   }, //
	{0x005c,N_FLD(dbg_DE_GPIO_MUX),						"DE_GPIO_MUX"					  ,dbg_DE_GPIO_MUX					   }, //
	{0x0060,0,											"DE_VERSION"					  ,NULL								   }, //
	{0x0800,N_FLD(dbg_DE0B_PIC_INIT),					"DE0B_PIC_INIT"					  ,dbg_DE0B_PIC_INIT				   }, //
	{0x0804,N_FLD(dbg_DE0B_PIC_START),					"DE0B_PIC_START"				  ,dbg_DE0B_PIC_START				   }, //
	{0x0808,N_FLD(dbg_CVM_ISIZE),						"CVM_ISIZE"						  ,dbg_CVM_ISIZE					   }, //
	{0x080c,N_FLD(dbg_CVM_CTRL),                        "CVM_CTRL"                        ,dbg_CVM_CTRL                        }, //
	{0x0810,N_FLD(dbg_CVM_HDN_CTRL),                    "CVM_HDN_CTRL"                    ,dbg_CVM_HDN_CTRL                    }, //
	{0x0814,N_FLD(dbg_CVM_HDN_COEFF),                   "CVM_HDN_COEFF"                   ,dbg_CVM_HDN_COEFF                   }, //
	{0x0818,N_FLD(dbg_MDM_ISIZE),                       "MDM_ISIZE"                       ,dbg_MDM_ISIZE                       }, //
	{0x081c,N_FLD(dbg_MDM_CTRL),                        "MDM_CTRL"                        ,dbg_MDM_CTRL                        }, //
	{0x0820,N_FLD(dbg_MDM_CSC_COEF0),                   "MDM_CSC_COEF0"                   ,dbg_MDM_CSC_COEF0                   }, //
	{0x0824,N_FLD(dbg_MDM_CSC_COEF1),                   "MDM_CSC_COEF1"                   ,dbg_MDM_CSC_COEF1                   }, //
	{0x0828,N_FLD(dbg_MDM_CSC_COEF2),                   "MDM_CSC_COEF2"                   ,dbg_MDM_CSC_COEF2                   }, //
	{0x082c,N_FLD(dbg_MDM_CSC_COEF3),                   "MDM_CSC_COEF3"                   ,dbg_MDM_CSC_COEF3                   }, //
	{0x0830,N_FLD(dbg_MDM_CSC_COEF4),                   "MDM_CSC_COEF4"                   ,dbg_MDM_CSC_COEF4                   }, //
	{0x0834,N_FLD(dbg_MDM_CSC_OFFSET0),                 "MDM_CSC_OFFSET0"                 ,dbg_MDM_CSC_OFFSET0                 }, //
	{0x0838,N_FLD(dbg_MDM_CSC_OFFSET1),                 "MDM_CSC_OFFSET1"                 ,dbg_MDM_CSC_OFFSET1                 }, //
	{0x083c,N_FLD(dbg_MDM_CSC_OFFSET2),                 "MDM_CSC_OFFSET2"                 ,dbg_MDM_CSC_OFFSET2                 }, //
	{0x0840,N_FLD(dbg_MDM_HDN_CTRL),                    "MDM_HDN_CTRL"                    ,dbg_MDM_HDN_CTRL                    }, //
	{0x0844,N_FLD(dbg_MDM_HDN_COEFF),                   "MDM_HDN_COEFF"                   ,dbg_MDM_HDN_COEFF                   }, //
	{0x0848,N_FLD(dbg_CVMD_STATUS),                     "CVMD_STATUS"                     ,dbg_CVMD_STATUS                     }, //
	{0x084c,N_FLD(dbg_SSRC0_SYNC_POS),                  "SSRC0_SYNC_POS"                  ,dbg_SSRC0_SYNC_POS                  }, //
	{0x0850,N_FLD(dbg_SSRC1_SYNC_POS),                  "SSRC1_SYNC_POS"                  ,dbg_SSRC1_SYNC_POS                  }, //
	{0x0854,N_FLD(dbg_SYNC_MUX_CTRL),                   "SYNC_MUX_CTRL"                   ,dbg_SYNC_MUX_CTRL                   }, //
	{0x0858,N_FLD(dbg_VDEC_SYNC_FIELD0),                "VDEC_SYNC_FIELD0"                ,dbg_VDEC_SYNC_FIELD0                }, //
	{0x085c,N_FLD(dbg_VDEC_SYNC_FIELD1),				"VDEC_SYNC_FIELD1"				  ,dbg_VDEC_SYNC_FIELD1				   }, //
	{0x0860,N_FLD(dbg_CPU_SYNC_FRAME),					"CPU_SYNC_FRAME"				  ,dbg_CPU_SYNC_FRAME				   }, //
	{0x0864,N_FLD(dbg_DE0B_GMAU_CTRL),					"DE0B_GMAU_CTRL"				  ,dbg_DE0B_GMAU_CTRL				   }, //
	{0x0868,N_FLD(dbg_DE0B_PIC_INIT_G0_TIMER),			"DE0B_PIC_INIT_G0_TIMER"		  ,dbg_DE0B_PIC_INIT_G0_TIMER		   }, //
	{0x086c,N_FLD(dbg_DE0B_PIC_INIT_G1_TIMER),			"DE0B_PIC_INIT_G1_TIMER"		  ,dbg_DE0B_PIC_INIT_G1_TIMER		   }, //
	{0x0870,N_FLD(dbg_DE0B_PIC_INIT_G2_TIMER),			"DE0B_PIC_INIT_G2_TIMER"		  ,dbg_DE0B_PIC_INIT_G2_TIMER		   }, //
	{0x0874,N_FLD(dbg_PIC_END_INFO),					"PIC_END_INFO"					  ,dbg_PIC_END_INFO					   }, //
	{0x0878,N_FLD(dbg_DE0B_INTR_REG),					"DE0B_INTR_REG"					  ,dbg_DE0B_INTR_REG				   }, //
	{0x087c,0,											"DE0B_INTR_MASK"				  ,NULL								   }, //
	{0x0880,0,											"DE0B_INTR_MUX"					  ,NULL								   }, //
	{0x0884,0,											"SSRC_INTR_TIME_STP0"			  ,NULL								   }, //
	{0x0888,0,											"SSRC_INTR_TIME_STP1"			  ,NULL								   }, //
	{0x088c,N_FLD(dbg_DE_FUNC_INTR),					"DE_FUNC_INTR"					  ,dbg_DE_FUNC_INTR					   }, //
	{0x0890,N_FLD(dbg_DE_VDEC_IF),						"DE_VDEC_IF"					  ,dbg_DE_VDEC_IF					   }, //
	{0x1000,N_FLD(dbg_DE1A_PIC_INIT),					"DE1A_PIC_INIT"					  ,dbg_DE1A_PIC_INIT				   }, //
	{0x1004,N_FLD(dbg_DE1A_PIC_START),					"DE1A_PIC_START"				  ,dbg_DE1A_PIC_START				   }, //
	{0x1008,N_FLD(dbg_DISP_PARAM0),						"DISP_PARAM0"					  ,dbg_DISP_PARAM0					   }, //
	{0x100c,N_FLD(dbg_DISP_PARAM1),						"DISP_PARAM1"					  ,dbg_DISP_PARAM1					   }, //
	{0x1010,N_FLD(dbg_DISP_PARAM2),						"DISP_PARAM2"					  ,dbg_DISP_PARAM2					   }, //
	{0x1014,N_FLD(dbg_DISP_PARAM3),						"DISP_PARAM3"					  ,dbg_DISP_PARAM3					   }, //
	{0x1018,N_FLD(dbg_DISP_INTR_POS),					"DISP_INTR_POS"					  ,dbg_DISP_INTR_POS				   }, //
	{0x101c,N_FLD(dbg_DE1A_GMAU_CTRL),					"DE1A_GMAU_CTRL"				  ,dbg_DE1A_GMAU_CTRL				   }, //
	{0x1020,N_FLD(dbg_DE1A_PIC_INIT_G0_TIMER),			"DE1A_PIC_INIT_G0_TIMER"		  ,dbg_DE1A_PIC_INIT_G0_TIMER		   }, //
	{0x1024,N_FLD(dbg_DE1A_PIC_INIT_G1_TIMER),			"DE1A_PIC_INIT_G1_TIMER"		  ,dbg_DE1A_PIC_INIT_G1_TIMER		   }, //
	{0x1028,N_FLD(dbg_PIC_END_INFO),					"PIC_END_INFO"					  ,dbg_PIC_END_INFO					   }, //
	{0x102c,N_FLD(dbg_DE1A_INTR_REG),					"DE1A_INTR_REG"					  ,dbg_DE1A_INTR_REG				   }, //
	{0x1030,N_FLD(dbg_DE1A_INTR_MASK),					"DE1A_INTR_MASK"				  ,dbg_DE1A_INTR_MASK				   }, //
	{0x1034,N_FLD(dbg_DE1A_INTR_MUX),					"DE1A_INTR_MUX"					  ,dbg_DE1A_INTR_MUX				   }, //
	{0x1038,0,											"DISP_INTR_TIME_STP"			  ,NULL								   }, //
	{0x103c,N_FLD(dbg_DE_PWM_R0),						"DE_PWM_R0"						  ,dbg_DE_PWM_R0					   }, //
	{0x1040,N_FLD(dbg_DE_PWM_F0),                       "DE_PWM_F0"                       ,dbg_DE_PWM_F0                       }, //
	{0x1044,N_FLD(dbg_DE_PWM_R1),                       "DE_PWM_R1"                       ,dbg_DE_PWM_R1                       }, //
	{0x1048,N_FLD(dbg_DE_PWM_F1),                       "DE_PWM_F1"                       ,dbg_DE_PWM_F1                       }, //
	{0x104c,N_FLD(dbg_DE_PWM_R2),                       "DE_PWM_R2"                       ,dbg_DE_PWM_R2                       }, //
	{0x1050,N_FLD(dbg_DE_PWM_F2),                       "DE_PWM_F2"                       ,dbg_DE_PWM_F2                       }, //
	{0x1054,N_FLD(dbg_DE_PWM_R3),                       "DE_PWM_R3"                       ,dbg_DE_PWM_R3                       }, //
	{0x1058,N_FLD(dbg_DE_PWM_F3),                       "DE_PWM_F3"                       ,dbg_DE_PWM_F3                       }, //
	{0x105c,N_FLD(dbg_DE_PWM_R4),                       "DE_PWM_R4"                       ,dbg_DE_PWM_R4                       }, //
	{0x1060,N_FLD(dbg_DE_PWM_F4),                       "DE_PWM_F4"                       ,dbg_DE_PWM_F4                       }, //
	{0x1064,N_FLD(dbg_DE_PWM_SUB_R0),                   "DE_PWM_SUB_R0"                   ,dbg_DE_PWM_SUB_R0                   }, //
	{0x1068,N_FLD(dbg_DE_PWM_SUB_R1),                   "DE_PWM_SUB_R1"                   ,dbg_DE_PWM_SUB_R1                   }, //
	{0x106c,N_FLD(dbg_DE_PWM_SUB_R2),                   "DE_PWM_SUB_R2"                   ,dbg_DE_PWM_SUB_R2                   }, //
	{0x1070,N_FLD(dbg_DE_PWM_SUB_R3),                   "DE_PWM_SUB_R3"                   ,dbg_DE_PWM_SUB_R3                   }, //
	{0x1074,N_FLD(dbg_DE_PWM_SUB_R4),                   "DE_PWM_SUB_R4"                   ,dbg_DE_PWM_SUB_R4                   }, //
	{0x1078,N_FLD(dbg_DE_PWM_CTRL),						"DE_PWM_CTRL"					  ,dbg_DE_PWM_CTRL					   }, //
	{0x107c,N_FLD(dbg_DE_PWM_SEL),						"DE_PWM_SEL"					  ,dbg_DE_PWM_SEL					   }, //
	{0x1800,N_FLD(dbg_DE1B_PIC_INIT),					"DE1B_PIC_INIT"					  ,dbg_DE1B_PIC_INIT				   }, //
	{0x1804,N_FLD(dbg_DE1B_PIC_START),					"PDE1B_IC_START"				  ,dbg_DE1B_PIC_START				   }, //
	{0x1808,N_FLD(dbg_FB_CTRL),							"FB_CTRL"						  ,dbg_FB_CTRL						   }, //
	{0x180c,N_FLD(dbg_CVE_PARAM0),						"CVE_PARAM0"					  ,dbg_CVE_PARAM0					   }, //
	{0x1810,N_FLD(dbg_CVE_PARAM1),						"CVE_PARAM1"					  ,dbg_CVE_PARAM1					   }, //
	{0x1814,N_FLD(dbg_CVE_PARAM2),						"CVE_PARAM2"					  ,dbg_CVE_PARAM2					   }, //
	{0x1818,N_FLD(dbg_CVE_PARAM3),						"CVE_PARAM3"					  ,dbg_CVE_PARAM3					   }, //
	{0x181c,N_FLD(dbg_CVE_INTR_POS),					"CVE_INTR_POS"					  ,dbg_CVE_INTR_POS					   }, //
	{0x1820,N_FLD(dbg_DE1B_GMAU_CTRL),					"DE1B_GMAU_CTRL"				  ,dbg_DE1B_GMAU_CTRL				   }, //
	{0x1824,N_FLD(dbg_DE1B_PIC_INIT_G0_TIMER),			"DE1B_PIC_INIT_G0_TIMER"		  ,dbg_DE1B_PIC_INIT_G0_TIMER		   }, //
	{0x1828,N_FLD(dbg_DE1B_PIC_INIT_G1_TIMER),			"DE1B_PIC_INIT_G1_TIMER"		  ,dbg_DE1B_PIC_INIT_G1_TIMER		   }, //
	{0x182c,N_FLD(dbg_PIC_END_INFO),					"PIC_END_INFO"					  ,dbg_PIC_END_INFO					   }, //
	{0x1830,N_FLD(dbg_DE1B_INTR_REG),					"DE1B_INTR_REG"					  ,dbg_DE1B_INTR_REG				   }, //
	{0x1834,N_FLD(dbg_DE1B_INTR_MASK),					"DE1B_INTR_MASK"				  ,dbg_DE1B_INTR_MASK				   }, //
	{0x1838,N_FLD(dbg_DE1B_INTR_MUX),					"DE1B_INTR_MUX"					  ,dbg_DE1B_INTR_MUX				   }, //
	{0x183c,0,											"CVE_INTR_TIME_STP"				  ,NULL								   }, //
	{0x1840,N_FLD(dbg_DE_VENC_IF),						"DE_VENC_IF"					  ,dbg_DE_VENC_IF					   }, //
};

/* 111 regs, 111 types in Total*/

/* from 'LGDT1150_DE_MAN-01 v0.5 (Top Control Register Description-100309).csv' 20100311 00:54:21     by getregs v2.3 */
