# Cache Tests

cache init l1 32768 64 4
cache init l2 262144 64 8
cache access 128
cache access 128
cache stats

Expected:
L1 cache initialized
L2 cache initialized

L1 Cache:
  Hits: 0
  Misses: 1
L2 Cache:
  Hits: 0
  Misses: 1

L1 Cache:
  Hits: 1
  Misses: 1
L2 Cache:
  Hits: 0
  Misses: 1
