$date
	Sun Nov 23 11:32:32 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module demux_3x8_tb $end
$var wire 8 ! out [7:0] $end
$var parameter 32 " DELAY $end
$var reg 3 # in [2:0] $end
$scope module U1 $end
$var wire 3 $ in [2:0] $end
$var reg 8 % out [7:0] $end
$scope task demux $end
$var reg 3 & in_data [2:0] $end
$var reg 8 ' out_data [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1010 "
$end
#0
$dumpvars
b1 '
b0 &
b1 %
b0 $
b0 #
b1 !
$end
#10000
b10 !
b10 %
b10 '
b1 &
b1 #
b1 $
#20000
b100 !
b100 %
b100 '
b10 &
b10 #
b10 $
#30000
b1000 !
b1000 %
b1000 '
b11 &
b11 #
b11 $
#40000
b10000 !
b10000 %
b10000 '
b100 &
b100 #
b100 $
#50000
b100000 !
b100000 %
b100000 '
b101 &
b101 #
b101 $
#60000
b1000000 !
b1000000 %
b1000000 '
b110 &
b110 #
b110 $
#70000
b10000000 !
b10000000 %
b10000000 '
b111 &
b111 #
b111 $
#90000
