
*** Running vivado
    with args -log tb_processador_6_instrucoes.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source tb_processador_6_instrucoes.tcl



****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source tb_processador_6_instrucoes.tcl -notrace
Command: synth_design -top tb_processador_6_instrucoes -part xc7a12ticsg325-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a12ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a12ti'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 16956
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1154.586 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'tb_processador_6_instrucoes' [C:/Users/User/Documents/GitHub/Processador_6_instrucoes/Processador_6_instrucoes_V2/Processador_6_instrucoes/Processador_6_instrucoes.srcs/sources_1/imports/Processador_6_instrucoes/PC2/synth_files/rtl/tb_processador_6_instrucoes.vhd:38]
INFO: [Synth 8-3491] module 'processador_6_instrucoes' declared at 'C:/Users/User/Documents/GitHub/Processador_6_instrucoes/Processador_6_instrucoes_V2/Processador_6_instrucoes/Processador_6_instrucoes.srcs/sources_1/imports/Processador_6_instrucoes/PC2/synth_files/rtl/processador_6_instrucoes.vhd:34' bound to instance 'processador' of component 'processador_6_instrucoes' [C:/Users/User/Documents/GitHub/Processador_6_instrucoes/Processador_6_instrucoes_V2/Processador_6_instrucoes/Processador_6_instrucoes.srcs/sources_1/imports/Processador_6_instrucoes/PC2/synth_files/rtl/tb_processador_6_instrucoes.vhd:62]
INFO: [Synth 8-638] synthesizing module 'processador_6_instrucoes' [C:/Users/User/Documents/GitHub/Processador_6_instrucoes/Processador_6_instrucoes_V2/Processador_6_instrucoes/Processador_6_instrucoes.srcs/sources_1/imports/Processador_6_instrucoes/PC2/synth_files/rtl/processador_6_instrucoes.vhd:43]
INFO: [Synth 8-3491] module 'unidade_de_controle' declared at 'C:/Users/User/Documents/GitHub/Processador_6_instrucoes/Processador_6_instrucoes_V2/Processador_6_instrucoes/Processador_6_instrucoes.srcs/sources_1/imports/Processador_6_instrucoes/PC2/synth_files/rtl/unidade_de_controle.vhd:5' bound to instance 'bloco_controle' of component 'unidade_de_controle' [C:/Users/User/Documents/GitHub/Processador_6_instrucoes/Processador_6_instrucoes_V2/Processador_6_instrucoes/Processador_6_instrucoes.srcs/sources_1/imports/Processador_6_instrucoes/PC2/synth_files/rtl/processador_6_instrucoes.vhd:91]
INFO: [Synth 8-638] synthesizing module 'unidade_de_controle' [C:/Users/User/Documents/GitHub/Processador_6_instrucoes/Processador_6_instrucoes_V2/Processador_6_instrucoes/Processador_6_instrucoes.srcs/sources_1/imports/Processador_6_instrucoes/PC2/synth_files/rtl/unidade_de_controle.vhd:16]
INFO: [Synth 8-3491] module 'bloco_controle' declared at 'C:/Users/User/Documents/GitHub/Processador_6_instrucoes/Processador_6_instrucoes_V2/Processador_6_instrucoes/Processador_6_instrucoes.srcs/sources_1/imports/Processador_6_instrucoes/PC2/synth_files/rtl/bloco_controle.vhd:4' bound to instance 'U0' of component 'bloco_controle' [C:/Users/User/Documents/GitHub/Processador_6_instrucoes/Processador_6_instrucoes_V2/Processador_6_instrucoes/Processador_6_instrucoes.srcs/sources_1/imports/Processador_6_instrucoes/PC2/synth_files/rtl/unidade_de_controle.vhd:63]
INFO: [Synth 8-638] synthesizing module 'bloco_controle' [C:/Users/User/Documents/GitHub/Processador_6_instrucoes/Processador_6_instrucoes_V2/Processador_6_instrucoes/Processador_6_instrucoes.srcs/sources_1/imports/Processador_6_instrucoes/PC2/synth_files/rtl/bloco_controle.vhd:17]
INFO: [Synth 8-226] default block is never used [C:/Users/User/Documents/GitHub/Processador_6_instrucoes/Processador_6_instrucoes_V2/Processador_6_instrucoes/Processador_6_instrucoes.srcs/sources_1/imports/Processador_6_instrucoes/PC2/synth_files/rtl/bloco_controle.vhd:65]
WARNING: [Synth 8-614] signal 'd' is read in the process but is not in the sensitivity list [C:/Users/User/Documents/GitHub/Processador_6_instrucoes/Processador_6_instrucoes_V2/Processador_6_instrucoes/Processador_6_instrucoes.srcs/sources_1/imports/Processador_6_instrucoes/PC2/synth_files/rtl/bloco_controle.vhd:83]
WARNING: [Synth 8-614] signal 'ra' is read in the process but is not in the sensitivity list [C:/Users/User/Documents/GitHub/Processador_6_instrucoes/Processador_6_instrucoes_V2/Processador_6_instrucoes/Processador_6_instrucoes.srcs/sources_1/imports/Processador_6_instrucoes/PC2/synth_files/rtl/bloco_controle.vhd:83]
WARNING: [Synth 8-614] signal 'rb' is read in the process but is not in the sensitivity list [C:/Users/User/Documents/GitHub/Processador_6_instrucoes/Processador_6_instrucoes_V2/Processador_6_instrucoes/Processador_6_instrucoes.srcs/sources_1/imports/Processador_6_instrucoes/PC2/synth_files/rtl/bloco_controle.vhd:83]
WARNING: [Synth 8-614] signal 'rc' is read in the process but is not in the sensitivity list [C:/Users/User/Documents/GitHub/Processador_6_instrucoes/Processador_6_instrucoes_V2/Processador_6_instrucoes/Processador_6_instrucoes.srcs/sources_1/imports/Processador_6_instrucoes/PC2/synth_files/rtl/bloco_controle.vhd:83]
WARNING: [Synth 8-614] signal 'c' is read in the process but is not in the sensitivity list [C:/Users/User/Documents/GitHub/Processador_6_instrucoes/Processador_6_instrucoes_V2/Processador_6_instrucoes/Processador_6_instrucoes.srcs/sources_1/imports/Processador_6_instrucoes/PC2/synth_files/rtl/bloco_controle.vhd:83]
INFO: [Synth 8-256] done synthesizing module 'bloco_controle' (1#1) [C:/Users/User/Documents/GitHub/Processador_6_instrucoes/Processador_6_instrucoes_V2/Processador_6_instrucoes/Processador_6_instrucoes.srcs/sources_1/imports/Processador_6_instrucoes/PC2/synth_files/rtl/bloco_controle.vhd:17]
INFO: [Synth 8-3491] module 'programCounter' declared at 'C:/Users/User/Documents/GitHub/Processador_6_instrucoes/Processador_6_instrucoes_V2/Processador_6_instrucoes/Processador_6_instrucoes.srcs/sources_1/imports/Processador_6_instrucoes/PC2/synth_files/rtl/pc.vhd:6' bound to instance 'U1' of component 'programCounter' [C:/Users/User/Documents/GitHub/Processador_6_instrucoes/Processador_6_instrucoes_V2/Processador_6_instrucoes/Processador_6_instrucoes.srcs/sources_1/imports/Processador_6_instrucoes/PC2/synth_files/rtl/unidade_de_controle.vhd:87]
INFO: [Synth 8-638] synthesizing module 'programCounter' [C:/Users/User/Documents/GitHub/Processador_6_instrucoes/Processador_6_instrucoes_V2/Processador_6_instrucoes/Processador_6_instrucoes.srcs/sources_1/imports/Processador_6_instrucoes/PC2/synth_files/rtl/pc.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'programCounter' (2#1) [C:/Users/User/Documents/GitHub/Processador_6_instrucoes/Processador_6_instrucoes_V2/Processador_6_instrucoes/Processador_6_instrucoes.srcs/sources_1/imports/Processador_6_instrucoes/PC2/synth_files/rtl/pc.vhd:15]
INFO: [Synth 8-3491] module 'InstructionRegister' declared at 'C:/Users/User/Documents/GitHub/Processador_6_instrucoes/Processador_6_instrucoes_V2/Processador_6_instrucoes/Processador_6_instrucoes.srcs/sources_1/imports/Processador_6_instrucoes/PC2/synth_files/rtl/InstructionRegister.vhd:4' bound to instance 'U2' of component 'InstructionRegister' [C:/Users/User/Documents/GitHub/Processador_6_instrucoes/Processador_6_instrucoes_V2/Processador_6_instrucoes/Processador_6_instrucoes.srcs/sources_1/imports/Processador_6_instrucoes/PC2/synth_files/rtl/unidade_de_controle.vhd:94]
INFO: [Synth 8-638] synthesizing module 'InstructionRegister' [C:/Users/User/Documents/GitHub/Processador_6_instrucoes/Processador_6_instrucoes_V2/Processador_6_instrucoes/Processador_6_instrucoes.srcs/sources_1/imports/Processador_6_instrucoes/PC2/synth_files/rtl/InstructionRegister.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'InstructionRegister' (3#1) [C:/Users/User/Documents/GitHub/Processador_6_instrucoes/Processador_6_instrucoes_V2/Processador_6_instrucoes/Processador_6_instrucoes.srcs/sources_1/imports/Processador_6_instrucoes/PC2/synth_files/rtl/InstructionRegister.vhd:11]
INFO: [Synth 8-3491] module 'somador' declared at 'C:/Users/User/Documents/GitHub/Processador_6_instrucoes/Processador_6_instrucoes_V2/Processador_6_instrucoes/Processador_6_instrucoes.srcs/sources_1/imports/Processador_6_instrucoes/PC2/synth_files/rtl/somador.vhd:5' bound to instance 'U3' of component 'somador' [C:/Users/User/Documents/GitHub/Processador_6_instrucoes/Processador_6_instrucoes_V2/Processador_6_instrucoes/Processador_6_instrucoes.srcs/sources_1/imports/Processador_6_instrucoes/PC2/synth_files/rtl/unidade_de_controle.vhd:99]
INFO: [Synth 8-638] synthesizing module 'somador' [C:/Users/User/Documents/GitHub/Processador_6_instrucoes/Processador_6_instrucoes_V2/Processador_6_instrucoes/Processador_6_instrucoes.srcs/sources_1/imports/Processador_6_instrucoes/PC2/synth_files/rtl/somador.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'somador' (4#1) [C:/Users/User/Documents/GitHub/Processador_6_instrucoes/Processador_6_instrucoes_V2/Processador_6_instrucoes/Processador_6_instrucoes.srcs/sources_1/imports/Processador_6_instrucoes/PC2/synth_files/rtl/somador.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'unidade_de_controle' (5#1) [C:/Users/User/Documents/GitHub/Processador_6_instrucoes/Processador_6_instrucoes_V2/Processador_6_instrucoes/Processador_6_instrucoes.srcs/sources_1/imports/Processador_6_instrucoes/PC2/synth_files/rtl/unidade_de_controle.vhd:16]
INFO: [Synth 8-3491] module 'bloco_operacional' declared at 'C:/Users/User/Documents/GitHub/Processador_6_instrucoes/Processador_6_instrucoes_V2/Processador_6_instrucoes/Processador_6_instrucoes.srcs/sources_1/imports/Processador_6_instrucoes/PC2/synth_files/rtl/bloco_operacional.vhd:5' bound to instance 'my_bloco_operacional' of component 'bloco_operacional' [C:/Users/User/Documents/GitHub/Processador_6_instrucoes/Processador_6_instrucoes_V2/Processador_6_instrucoes/Processador_6_instrucoes.srcs/sources_1/imports/Processador_6_instrucoes/PC2/synth_files/rtl/processador_6_instrucoes.vhd:113]
INFO: [Synth 8-638] synthesizing module 'bloco_operacional' [C:/Users/User/Documents/GitHub/Processador_6_instrucoes/Processador_6_instrucoes_V2/Processador_6_instrucoes/Processador_6_instrucoes.srcs/sources_1/imports/Processador_6_instrucoes/PC2/synth_files/rtl/bloco_operacional.vhd:23]
INFO: [Synth 8-3491] module 'MUX3x1' declared at 'C:/Users/User/Documents/GitHub/Processador_6_instrucoes/Processador_6_instrucoes_V2/Processador_6_instrucoes/Processador_6_instrucoes.srcs/sources_1/imports/Processador_6_instrucoes/PC2/synth_files/rtl/MUX3x1.vhd:5' bound to instance 'MUX_3x1' of component 'MUX3x1' [C:/Users/User/Documents/GitHub/Processador_6_instrucoes/Processador_6_instrucoes_V2/Processador_6_instrucoes/Processador_6_instrucoes.srcs/sources_1/imports/Processador_6_instrucoes/PC2/synth_files/rtl/bloco_operacional.vhd:64]
INFO: [Synth 8-638] synthesizing module 'MUX3x1' [C:/Users/User/Documents/GitHub/Processador_6_instrucoes/Processador_6_instrucoes_V2/Processador_6_instrucoes/Processador_6_instrucoes.srcs/sources_1/imports/Processador_6_instrucoes/PC2/synth_files/rtl/MUX3x1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'MUX3x1' (6#1) [C:/Users/User/Documents/GitHub/Processador_6_instrucoes/Processador_6_instrucoes_V2/Processador_6_instrucoes/Processador_6_instrucoes.srcs/sources_1/imports/Processador_6_instrucoes/PC2/synth_files/rtl/MUX3x1.vhd:14]
INFO: [Synth 8-3491] module 'RegisterFile' declared at 'C:/Users/User/Documents/GitHub/Processador_6_instrucoes/Processador_6_instrucoes_V2/Processador_6_instrucoes/Processador_6_instrucoes.srcs/sources_1/imports/Processador_6_instrucoes/PC2/synth_files/rtl/RegisterFile.vhd:5' bound to instance 'RF' of component 'RegisterFile' [C:/Users/User/Documents/GitHub/Processador_6_instrucoes/Processador_6_instrucoes_V2/Processador_6_instrucoes/Processador_6_instrucoes.srcs/sources_1/imports/Processador_6_instrucoes/PC2/synth_files/rtl/bloco_operacional.vhd:73]
INFO: [Synth 8-638] synthesizing module 'RegisterFile' [C:/Users/User/Documents/GitHub/Processador_6_instrucoes/Processador_6_instrucoes_V2/Processador_6_instrucoes/Processador_6_instrucoes.srcs/sources_1/imports/Processador_6_instrucoes/PC2/synth_files/rtl/RegisterFile.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'RegisterFile' (7#1) [C:/Users/User/Documents/GitHub/Processador_6_instrucoes/Processador_6_instrucoes_V2/Processador_6_instrucoes/Processador_6_instrucoes.srcs/sources_1/imports/Processador_6_instrucoes/PC2/synth_files/rtl/RegisterFile.vhd:18]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/User/Documents/GitHub/Processador_6_instrucoes/Processador_6_instrucoes_V2/Processador_6_instrucoes/Processador_6_instrucoes.srcs/sources_1/imports/Processador_6_instrucoes/PC2/synth_files/rtl/ALU.vhd:5' bound to instance 'myalu' of component 'ALU' [C:/Users/User/Documents/GitHub/Processador_6_instrucoes/Processador_6_instrucoes_V2/Processador_6_instrucoes/Processador_6_instrucoes.srcs/sources_1/imports/Processador_6_instrucoes/PC2/synth_files/rtl/bloco_operacional.vhd:87]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/User/Documents/GitHub/Processador_6_instrucoes/Processador_6_instrucoes_V2/Processador_6_instrucoes/Processador_6_instrucoes.srcs/sources_1/imports/Processador_6_instrucoes/PC2/synth_files/rtl/ALU.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'ALU' (8#1) [C:/Users/User/Documents/GitHub/Processador_6_instrucoes/Processador_6_instrucoes_V2/Processador_6_instrucoes/Processador_6_instrucoes.srcs/sources_1/imports/Processador_6_instrucoes/PC2/synth_files/rtl/ALU.vhd:13]
INFO: [Synth 8-3491] module 'flag0' declared at 'C:/Users/User/Documents/GitHub/Processador_6_instrucoes/Processador_6_instrucoes_V2/Processador_6_instrucoes/Processador_6_instrucoes.srcs/sources_1/imports/Processador_6_instrucoes/PC2/synth_files/rtl/flag0.vhd:4' bound to instance 'zerp_flag' of component 'flag0' [C:/Users/User/Documents/GitHub/Processador_6_instrucoes/Processador_6_instrucoes_V2/Processador_6_instrucoes/Processador_6_instrucoes.srcs/sources_1/imports/Processador_6_instrucoes/PC2/synth_files/rtl/bloco_operacional.vhd:95]
INFO: [Synth 8-638] synthesizing module 'flag0' [C:/Users/User/Documents/GitHub/Processador_6_instrucoes/Processador_6_instrucoes_V2/Processador_6_instrucoes/Processador_6_instrucoes.srcs/sources_1/imports/Processador_6_instrucoes/PC2/synth_files/rtl/flag0.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'flag0' (9#1) [C:/Users/User/Documents/GitHub/Processador_6_instrucoes/Processador_6_instrucoes_V2/Processador_6_instrucoes/Processador_6_instrucoes.srcs/sources_1/imports/Processador_6_instrucoes/PC2/synth_files/rtl/flag0.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'bloco_operacional' (10#1) [C:/Users/User/Documents/GitHub/Processador_6_instrucoes/Processador_6_instrucoes_V2/Processador_6_instrucoes/Processador_6_instrucoes.srcs/sources_1/imports/Processador_6_instrucoes/PC2/synth_files/rtl/bloco_operacional.vhd:23]
INFO: [Synth 8-3491] module 'memD' declared at 'C:/Users/User/Documents/GitHub/Processador_6_instrucoes/Processador_6_instrucoes_V2/Processador_6_instrucoes/Processador_6_instrucoes.srcs/sources_1/imports/Processador_6_instrucoes/PC2/synth_files/rtl/memD.vhd:35' bound to instance 'memoria_D' of component 'memD' [C:/Users/User/Documents/GitHub/Processador_6_instrucoes/Processador_6_instrucoes_V2/Processador_6_instrucoes/Processador_6_instrucoes.srcs/sources_1/imports/Processador_6_instrucoes/PC2/synth_files/rtl/processador_6_instrucoes.vhd:130]
INFO: [Synth 8-638] synthesizing module 'memD' [C:/Users/User/Documents/GitHub/Processador_6_instrucoes/Processador_6_instrucoes_V2/Processador_6_instrucoes/Processador_6_instrucoes.srcs/sources_1/imports/Processador_6_instrucoes/PC2/synth_files/rtl/memD.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'memD' (11#1) [C:/Users/User/Documents/GitHub/Processador_6_instrucoes/Processador_6_instrucoes_V2/Processador_6_instrucoes/Processador_6_instrucoes.srcs/sources_1/imports/Processador_6_instrucoes/PC2/synth_files/rtl/memD.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'processador_6_instrucoes' (12#1) [C:/Users/User/Documents/GitHub/Processador_6_instrucoes/Processador_6_instrucoes_V2/Processador_6_instrucoes/Processador_6_instrucoes.srcs/sources_1/imports/Processador_6_instrucoes/PC2/synth_files/rtl/processador_6_instrucoes.vhd:43]
INFO: [Synth 8-3491] module 'memoryI' declared at 'C:/Users/User/Documents/GitHub/Processador_6_instrucoes/Processador_6_instrucoes_V2/Processador_6_instrucoes/Processador_6_instrucoes.srcs/sources_1/imports/Processador_6_instrucoes/PC2/synth_files/rtl/memI.vhd:7' bound to instance 'memoria_I' of component 'memoryI' [C:/Users/User/Documents/GitHub/Processador_6_instrucoes/Processador_6_instrucoes_V2/Processador_6_instrucoes/Processador_6_instrucoes.srcs/sources_1/imports/Processador_6_instrucoes/PC2/synth_files/rtl/tb_processador_6_instrucoes.vhd:68]
INFO: [Synth 8-638] synthesizing module 'memoryI' [C:/Users/User/Documents/GitHub/Processador_6_instrucoes/Processador_6_instrucoes_V2/Processador_6_instrucoes/Processador_6_instrucoes.srcs/sources_1/imports/Processador_6_instrucoes/PC2/synth_files/rtl/memI.vhd:13]
ERROR: [Synth 8-3302] unable to open file 'hexFile.mem' in 'r' mode [C:/Users/User/Documents/GitHub/Processador_6_instrucoes/Processador_6_instrucoes_V2/Processador_6_instrucoes/Processador_6_instrucoes.srcs/sources_1/imports/Processador_6_instrucoes/PC2/synth_files/rtl/memI.vhd:23]
ERROR: [Synth 8-285] failed synthesizing module 'memoryI' [C:/Users/User/Documents/GitHub/Processador_6_instrucoes/Processador_6_instrucoes_V2/Processador_6_instrucoes/Processador_6_instrucoes.srcs/sources_1/imports/Processador_6_instrucoes/PC2/synth_files/rtl/memI.vhd:13]
ERROR: [Synth 8-285] failed synthesizing module 'tb_processador_6_instrucoes' [C:/Users/User/Documents/GitHub/Processador_6_instrucoes/Processador_6_instrucoes_V2/Processador_6_instrucoes/Processador_6_instrucoes.srcs/sources_1/imports/Processador_6_instrucoes/PC2/synth_files/rtl/tb_processador_6_instrucoes.vhd:38]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1154.586 ; gain = 0.000
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
45 Infos, 5 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Tue May  3 10:03:31 2022...
