// Seed: 3141357199
module module_0;
  tri0  id_1;
  wire  id_2;
  uwire id_3;
  assign id_1 = -1'd0;
  assign module_1.id_10 = 0;
  for (id_4 = 1; -1; id_1 = |1) always id_1 = id_3;
  wand id_5;
  parameter id_6 = -1;
  wire id_7, id_8;
  wor id_9, id_10, id_11;
  supply1 id_12 = -1;
  generate
    assign id_10 = id_3;
    assign id_5  = -1'b0;
  endgenerate
  wire id_13;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  output wire id_14;
  output wire id_13;
  input wire id_12;
  inout wire id_11;
  inout wire id_10;
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_15;
  bit id_16, id_17;
  wire id_18;
  module_0 modCall_1 ();
  always @(posedge id_6) id_14 <= {{(id_1 - -1) {-1}} {id_6 ? id_10 : id_11}};
  integer id_19 (1);
  id_20 :
  assert property (@(posedge -1) id_4[1'b0]) id_16 <= id_11;
  wire id_21;
endmodule
