##################
Memory map summary
##################

a single register

version: 1.0.0

+------------+------+------+----------+
| HW address | Type | Name | HDL name |
+------------+------+------+----------+
| 0x0        | REG  | r1   | r1       |
+------------+------+------+----------+

Registers description
=====================
r1
--


* HDL name:  r1
* address:  0x0
* block offset:  0x0
* access mode:  rw


+--+--+--+--+--+--+--+--+
|31|30|29|28|27|26|25|24|
+--+--+--+--+--+--+--+--+
|              r1[31:24]|
+--+--+--+--+--+--+--+--+
|23|22|21|20|19|18|17|16|
+--+--+--+--+--+--+--+--+
|              r1[23:16]|
+--+--+--+--+--+--+--+--+
|15|14|13|12|11|10| 9| 8|
+--+--+--+--+--+--+--+--+
|               r1[15:8]|
+--+--+--+--+--+--+--+--+
| 7| 6| 5| 4| 3| 2| 1| 0|
+--+--+--+--+--+--+--+--+
|                r1[7:0]|
+--+--+--+--+--+--+--+--+

