{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1426185094629 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1426185094629 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 12 12:31:34 2015 " "Processing started: Thu Mar 12 12:31:34 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1426185094629 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1426185094629 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part3 -c part3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off part3 -c part3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1426185094629 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1426185096207 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "part3.v(17) " "Verilog HDL information at part3.v(17): always construct contains both blocking and non-blocking assignments" {  } { { "part3.v" "" { Text "C:/Users/Suhas/Documents/altera/lab5/part3/part3.v" 17 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1426185096442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part3.v 2 2 " "Found 2 design units, including 2 entities, in source file part3.v" { { "Info" "ISGN_ENTITY_NAME" "1 part3 " "Found entity 1: part3" {  } { { "part3.v" "" { Text "C:/Users/Suhas/Documents/altera/lab5/part3/part3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426185096457 ""} { "Info" "ISGN_ENTITY_NAME" "2 seg71 " "Found entity 2: seg71" {  } { { "part3.v" "" { Text "C:/Users/Suhas/Documents/altera/lab5/part3/part3.v" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426185096457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426185096457 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "part3 " "Elaborating entity \"part3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1426185096598 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 part3.v(36) " "Verilog HDL assignment warning at part3.v(36): truncated value with size 32 to match size of target (4)" {  } { { "part3.v" "" { Text "C:/Users/Suhas/Documents/altera/lab5/part3/part3.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1426185096598 "|part3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 part3.v(42) " "Verilog HDL assignment warning at part3.v(42): truncated value with size 32 to match size of target (8)" {  } { { "part3.v" "" { Text "C:/Users/Suhas/Documents/altera/lab5/part3/part3.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1426185096598 "|part3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 part3.v(45) " "Verilog HDL assignment warning at part3.v(45): truncated value with size 32 to match size of target (4)" {  } { { "part3.v" "" { Text "C:/Users/Suhas/Documents/altera/lab5/part3/part3.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1426185096598 "|part3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 part3.v(57) " "Verilog HDL assignment warning at part3.v(57): truncated value with size 32 to match size of target (27)" {  } { { "part3.v" "" { Text "C:/Users/Suhas/Documents/altera/lab5/part3/part3.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1426185096598 "|part3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg71 seg71:seg1 " "Elaborating entity \"seg71\" for hierarchy \"seg71:seg1\"" {  } { { "part3.v" "seg1" { Text "C:/Users/Suhas/Documents/altera/lab5/part3/part3.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426185096863 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "minutes\[0\] minutes\[0\]~_emulated minutes\[0\]~1 " "Register \"minutes\[0\]\" is converted into an equivalent circuit using register \"minutes\[0\]~_emulated\" and latch \"minutes\[0\]~1\"" {  } { { "part3.v" "" { Text "C:/Users/Suhas/Documents/altera/lab5/part3/part3.v" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1426185100441 "|part3|minutes[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "minutes\[3\] minutes\[3\]~_emulated minutes\[3\]~5 " "Register \"minutes\[3\]\" is converted into an equivalent circuit using register \"minutes\[3\]~_emulated\" and latch \"minutes\[3\]~5\"" {  } { { "part3.v" "" { Text "C:/Users/Suhas/Documents/altera/lab5/part3/part3.v" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1426185100441 "|part3|minutes[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "minutes\[2\] minutes\[2\]~_emulated minutes\[2\]~9 " "Register \"minutes\[2\]\" is converted into an equivalent circuit using register \"minutes\[2\]~_emulated\" and latch \"minutes\[2\]~9\"" {  } { { "part3.v" "" { Text "C:/Users/Suhas/Documents/altera/lab5/part3/part3.v" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1426185100441 "|part3|minutes[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "minutes\[1\] minutes\[1\]~_emulated minutes\[1\]~13 " "Register \"minutes\[1\]\" is converted into an equivalent circuit using register \"minutes\[1\]~_emulated\" and latch \"minutes\[1\]~13\"" {  } { { "part3.v" "" { Text "C:/Users/Suhas/Documents/altera/lab5/part3/part3.v" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1426185100441 "|part3|minutes[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "minutes\[4\] minutes\[4\]~_emulated minutes\[4\]~17 " "Register \"minutes\[4\]\" is converted into an equivalent circuit using register \"minutes\[4\]~_emulated\" and latch \"minutes\[4\]~17\"" {  } { { "part3.v" "" { Text "C:/Users/Suhas/Documents/altera/lab5/part3/part3.v" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1426185100441 "|part3|minutes[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "minutes\[7\] minutes\[7\]~_emulated minutes\[7\]~21 " "Register \"minutes\[7\]\" is converted into an equivalent circuit using register \"minutes\[7\]~_emulated\" and latch \"minutes\[7\]~21\"" {  } { { "part3.v" "" { Text "C:/Users/Suhas/Documents/altera/lab5/part3/part3.v" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1426185100441 "|part3|minutes[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "minutes\[6\] minutes\[6\]~_emulated minutes\[6\]~25 " "Register \"minutes\[6\]\" is converted into an equivalent circuit using register \"minutes\[6\]~_emulated\" and latch \"minutes\[6\]~25\"" {  } { { "part3.v" "" { Text "C:/Users/Suhas/Documents/altera/lab5/part3/part3.v" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1426185100441 "|part3|minutes[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "minutes\[5\] minutes\[5\]~_emulated minutes\[5\]~29 " "Register \"minutes\[5\]\" is converted into an equivalent circuit using register \"minutes\[5\]~_emulated\" and latch \"minutes\[5\]~29\"" {  } { { "part3.v" "" { Text "C:/Users/Suhas/Documents/altera/lab5/part3/part3.v" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1426185100441 "|part3|minutes[5]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1426185100441 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1426185101336 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Suhas/Documents/altera/lab5/part3/output_files/part3.map.smsg " "Generated suppressed messages file C:/Users/Suhas/Documents/altera/lab5/part3/output_files/part3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1426185102211 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1426185102867 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426185102867 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "169 " "Implemented 169 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1426185103336 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1426185103336 ""} { "Info" "ICUT_CUT_TM_LCELLS" "130 " "Implemented 130 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1426185103336 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1426185103336 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "461 " "Peak virtual memory: 461 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1426185103477 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 12 12:31:43 2015 " "Processing ended: Thu Mar 12 12:31:43 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1426185103477 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1426185103477 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1426185103477 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1426185103477 ""}
