// Seed: 1343289094
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  input wire id_12;
  output wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_13;
  assign id_7 = id_12 / -"";
  wire id_14;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_3 = 1;
  module_0 modCall_1 (
      id_5,
      id_6,
      id_5,
      id_6,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_6,
      id_5,
      id_6
  );
  always @(posedge id_4 == id_5 - id_4) id_2 <= id_4;
  wire id_7;
endmodule
