{
  "Top": "matrix_mult",
  "RtlTop": "matrix_mult",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu9eg",
    "Package": "-ffvb1156",
    "Speed": "-2-i"
  },
  "HlsSolution": {"Config": [
      "config_compile -no_signed_zeros=0",
      "config_compile -unsafe_math_optimizations=0",
      "config_sdx -optimization_level=none",
      "config_sdx -target=none",
      "config_schedule -effort=medium",
      "config_schedule -relax_ii_for_timing=0",
      "config_bind -effort=medium"
    ]},
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "4099",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "matrix_mult",
    "Version": "1.0",
    "DisplayName": "Matrix_mult",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": [
      "..\/sa.cpp",
      "..\/instr.cpp"
    ],
    "Vhdl": ["impl\/vhdl\/matrix_mult.vhd"],
    "Verilog": ["impl\/verilog\/matrix_mult.v"],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "C:\/Users\/Gavin\/AppData\/Roaming\/Xilinx\/Vivado\/testTPU\/solution1\/.autopilot\/db\/matrix_mult.design.xml"
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "A_address0": {
      "type": "data",
      "dir": "out",
      "width": "6",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "6"
        }}
    },
    "A_q0": {
      "type": "data",
      "dir": "in",
      "width": "2048",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32",
          "Bits": "2048"
        }}
    },
    "B_address0": {
      "type": "data",
      "dir": "out",
      "width": "6",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "6"
        }}
    },
    "B_q0": {
      "type": "data",
      "dir": "in",
      "width": "2048",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32",
          "Bits": "2048"
        }}
    },
    "C_address0": {
      "type": "data",
      "dir": "out",
      "width": "12",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "12"
        }}
    },
    "C_d0": {
      "type": "data",
      "dir": "out",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }}
    },
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "reset": "ap_rst"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_idle ap_ready",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "idle": {"Type": "bool"},
        "ready": {"Type": "bool"}
      }
    },
    "ap_rst": {
      "type": "reset",
      "polarity": "ACTIVE_HIGH",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "relu": {
      "type": "data",
      "dir": "in",
      "width": "1",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "1"
        }}
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "A_address0": {
      "dir": "out",
      "width": "6"
    },
    "A_ce0": {
      "dir": "out",
      "width": "1"
    },
    "A_q0": {
      "dir": "in",
      "width": "2048"
    },
    "B_address0": {
      "dir": "out",
      "width": "6"
    },
    "B_ce0": {
      "dir": "out",
      "width": "1"
    },
    "B_q0": {
      "dir": "in",
      "width": "2048"
    },
    "C_address0": {
      "dir": "out",
      "width": "12"
    },
    "C_ce0": {
      "dir": "out",
      "width": "1"
    },
    "C_we0": {
      "dir": "out",
      "width": "1"
    },
    "C_d0": {
      "dir": "out",
      "width": "32"
    },
    "relu": {
      "dir": "in",
      "width": "1"
    }
  },
  "CPorts": {
    "ap_ctrl": {
      "interfaceRef": "ap_ctrl",
      "dir": "out"
    },
    "A_q0": {
      "interfaceRef": "A_q0",
      "dir": "in",
      "dataWidth": "2048",
      "busTypeRef": "ap_memory",
      "arraySize": "64",
      "handshakeRef": "ap_none"
    },
    "B_q0": {
      "interfaceRef": "B_q0",
      "dir": "in",
      "dataWidth": "2048",
      "busTypeRef": "ap_memory",
      "arraySize": "64",
      "handshakeRef": "ap_none"
    },
    "C_d0": {
      "interfaceRef": "C_d0",
      "dir": "out",
      "dataWidth": "32",
      "busTypeRef": "ap_memory",
      "arraySize": "4096",
      "handshakeRef": "ap_none"
    },
    "relu": {
      "interfaceRef": "relu",
      "dir": "in",
      "dataWidth": "1",
      "handshakeRef": "ap_none"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "matrix_mult"},
    "Metrics": {"matrix_mult": {
        "Latency": {
          "LatencyBest": "4099",
          "LatencyAvg": "4099",
          "LatencyWorst": "4099",
          "PipelineII": "4100",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.151"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "4096",
            "Latency": "4097",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "DSP48E": "192",
          "FF": "376",
          "LUT": "4871",
          "BRAM_18K": "0",
          "URAM": "0"
        }
      }}
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "matrix_mult",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2022-11-01 16:12:39 +0800",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.3"
  }
}
