

##### START OF TIMING REPORT #####[
# Timing Report written on Fri Jan 06 16:02:42 2017
#


Top view:               sparse_mult_
Requested Frequency:    292.6 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary
*******************


Worst slack in design: 0.679

                         Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock           Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------------
sparse_mult_|i_clock     292.6 MHz     248.7 MHz     3.418         4.021         -0.603     inferred     Autoconstr_clkgroup_0
==============================================================================================================================



Clock Relationships
*******************

Clocks                                      |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------------------------------
Starting              Ending                |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------------------------------
sparse_mult_|i_clock  sparse_mult_|i_clock  |  0.000       0.679  |  No paths    -      |  No paths    -      |  No paths    -    
==================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: sparse_mult_|i_clock
====================================



Starting Points with Worst Slack
********************************

                        Starting                                                             Arrival          
Instance                Reference                Type        Pin     Net                     Time        Slack
                        Clock                                                                                 
--------------------------------------------------------------------------------------------------------------
input_count[7]          sparse_mult_|i_clock     FD1S3IX     Q       input_count[7]          0.587       0.679
input_count_fast[0]     sparse_mult_|i_clock     FD1S3IX     Q       input_count_fast[0]     0.587       0.679
output_count[3]         sparse_mult_|i_clock     FD1S3IX     Q       output_count[3]         0.587       0.679
input_count[3]          sparse_mult_|i_clock     FD1S3IX     Q       input_count[3]          0.604       0.697
input_count[6]          sparse_mult_|i_clock     FD1S3IX     Q       input_count[6]          0.604       0.697
output_count[2]         sparse_mult_|i_clock     FD1S3IX     Q       output_count[2]         0.604       0.697
input_count[0]          sparse_mult_|i_clock     FD1S3IX     Q       input_count[0]          0.618       0.711
input_count[2]          sparse_mult_|i_clock     FD1S3IX     Q       input_count[2]          0.618       0.711
input_count[5]          sparse_mult_|i_clock     FD1S3IX     Q       input_count[5]          0.618       0.711
output_count[0]         sparse_mult_|i_clock     FD1S3IX     Q       output_count[0]         0.618       0.711
==============================================================================================================


Ending Points with Worst Slack
******************************

                        Starting                                                                   Required          
Instance                Reference                Type        Pin     Net                           Time         Slack
                        Clock                                                                                        
---------------------------------------------------------------------------------------------------------------------
input_count[7]          sparse_mult_|i_clock     FD1S3IX     D       un1_input_count_4[7]          0.148        0.679
input_count_fast[0]     sparse_mult_|i_clock     FD1S3IX     D       un1_input_count_4_fast[0]     0.148        0.679
output_count[3]         sparse_mult_|i_clock     FD1S3IX     D       un1_output_count_3[3]         0.148        0.679
input_count[3]          sparse_mult_|i_clock     FD1S3IX     D       un1_input_count_4[3]          0.148        0.697
input_count[6]          sparse_mult_|i_clock     FD1S3IX     D       un1_input_count_4[6]          0.148        0.697
output_count[2]         sparse_mult_|i_clock     FD1S3IX     D       un1_output_count_3[2]         0.148        0.697
input_count[0]          sparse_mult_|i_clock     FD1S3IX     D       un1_input_count_4[0]          0.148        0.711
input_count[2]          sparse_mult_|i_clock     FD1S3IX     D       un1_input_count_4[2]          0.148        0.711
input_count[5]          sparse_mult_|i_clock     FD1S3IX     D       un1_input_count_4[5]          0.148        0.711
output_count[0]         sparse_mult_|i_clock     FD1S3IX     D       un1_output_count_3[0]         0.148        0.711
=====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
    Propagation time:                        0.827
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             0.148
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (critical) :                     0.679

    Number of logic level(s):                1
    Starting point:                          input_count[7] / Q
    Ending point:                            input_count[7] / D
    The start point is clocked by            sparse_mult_|i_clock [rising] on pin CK
    The end   point is clocked by            sparse_mult_|i_clock [rising] on pin CK

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
input_count[7]                  FD1S3IX      Q        Out     0.587     0.587       -         
input_count[7]                  Net          -        -       -         -           3         
un1_input_count_4_axbxc7_m6     ORCALUT4     C        In      0.000     0.587       -         
un1_input_count_4_axbxc7_m6     ORCALUT4     Z        Out     0.240     0.827       -         
un1_input_count_4[7]            Net          -        -       -         -           1         
input_count[7]                  FD1S3IX      D        In      0.000     0.827       -         
==============================================================================================



##### END OF TIMING REPORT #####]

Constraints that could not be applied
None
