##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for SCLK_1(0)_PAD
		4.2::Critical Path Report for SPIS_2_IntClock
		4.3::Critical Path Report for clock_1
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (SPIS_2_IntClock:R vs. SPIS_2_IntClock:R)
		5.2::Critical Path Report for (clock_1:R vs. clock_1:R)
		5.3::Critical Path Report for (SCLK_1(0)_PAD:R vs. SCLK_1(0)_PAD:F)
		5.4::Critical Path Report for (SCLK_1(0)_PAD:F vs. SCLK_1(0)_PAD:F)
		5.5::Critical Path Report for (SCLK_1(0)_PAD:F vs. SCLK_1(0)_PAD:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 10
Clock: ADC_SAR_1_theACLK                  | N/A                   | Target: 1.85 MHz    | 
Clock: ADC_SAR_1_theACLK(fixed-function)  | N/A                   | Target: 1.85 MHz    | 
Clock: CyBUS_CLK                          | N/A                   | Target: 24.00 MHz   | 
Clock: CyILO                              | N/A                   | Target: 0.00 MHz    | 
Clock: CyIMO                              | N/A                   | Target: 3.00 MHz    | 
Clock: CyMASTER_CLK                       | N/A                   | Target: 24.00 MHz   | 
Clock: CyPLL_OUT                          | N/A                   | Target: 24.00 MHz   | 
Clock: SCLK_1(0)_PAD                      | Frequency: 46.12 MHz  | Target: 100.00 MHz  | 
Clock: SPIS_2_IntClock                    | Frequency: 77.39 MHz  | Target: 2.00 MHz    | 
Clock: clock_1                            | Frequency: 37.64 MHz  | Target: 0.10 MHz    | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock     Capture Clock    Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
---------------  ---------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
SCLK_1(0)_PAD    SCLK_1(0)_PAD    N/A              N/A         5000             -5840       10000            -4081       5000             -4601       
SPIS_2_IntClock  SPIS_2_IntClock  500000           487078      N/A              N/A         N/A              N/A         N/A              N/A         
clock_1          clock_1          1e+007           9973429     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name      Setup to Clk  Clock Name:Phase  
-------------  ------------  ----------------  
MOSI_1(0)_PAD  6257          SCLK_1(0)_PAD:F   
MOSI_1(0)_PAD  2465          SCLK_1(0)_PAD:R   
SS_1(0)_PAD    11040         SCLK_1(0)_PAD:F   


                       3.2::Clock to Out
                       -----------------

Port Name        Clock to Out  Clock Name:Phase  
---------------  ------------  ----------------  
MISO_1(0)_PAD    51444         SCLK_1(0)_PAD:F   
ledGreen(0)_PAD  22806         clock_1:R         
ledRed(0)_PAD    22346         clock_1:R         


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  
SS_1(0)_PAD         MISO_1(0)_PAD            38674  

 =====================================================================
                    End of Datasheet Report
 #####################################################################
 #####################################################################
                    4::Path Details for Clock Frequency Summary
 =====================================================================
4.1::Critical Path Report for SCLK_1(0)_PAD
*******************************************
Clock: SCLK_1(0)_PAD
Frequency: 46.12 MHz | Target: 100.00 MHz

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin     : \SPIS_2:BSPIS:mosi_tmp\/q
Path End       : \SPIS_2:BSPIS:sR8:Dp:u0\/route_si
Capture Clock  : \SPIS_2:BSPIS:sR8:Dp:u0\/clock
Path slack     : -5840p

Capture Clock Arrival Time                                  5000
+ Clock path delay                                         14790
+ Cycle adjust (SCLK_1(0)_PAD:R#1 vs. SCLK_1(0)_PAD:F#1)       0
- Setup time                                               -1970
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             17820

Launch Clock Arrival Time                       0
+ Clock path delay                      13863
+ Data path delay                        9797
-------------------------------------   ----- 
End-of-path arrival time (ps)           23660
 
Launch Clock Path
pin name                                           model name   delay     AT  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ----  ------
SCLK_1(0)_PAD                                      Design01         0      0  RISE       1
SCLK_1(0)/pad_in                                   iocell2          0      0  RISE       1
SCLK_1(0)/fb                                       iocell2       7061   7061  RISE       1
\SPIS_2:BSPIS:mosi_tmp\/clock_0                    macrocell14   6802  13863  RISE       1

Data path
pin name                           model name     delay     AT  slack  edge  Fanout
---------------------------------  -------------  -----  -----  -----  ----  ------
\SPIS_2:BSPIS:mosi_tmp\/q          macrocell14     1250  15113  -5840  RISE       1
\SPIS_2:BSPIS:mosi_to_dp\/main_5   macrocell9      2288  17400  -5840  RISE       1
\SPIS_2:BSPIS:mosi_to_dp\/q        macrocell9      3350  20750  -5840  RISE       1
\SPIS_2:BSPIS:sR8:Dp:u0\/route_si  datapathcell1   2910  23660  -5840  RISE       1

Capture Clock Path
pin name                                           model name     delay     AT  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ----  ------
SCLK_1(0)_PAD                                      Design01           0   5000  FALL       1
SCLK_1(0)/pad_in                                   iocell2            0   5000  FALL       1
SCLK_1(0)/fb                                       iocell2         7061  12061  FALL       1
\SPIS_2:BSPIS:sR8:Dp:u0\/clock                     datapathcell1   7729  19790  FALL       1


===================================================================== 
4.2::Critical Path Report for SPIS_2_IntClock
*********************************************
Clock: SPIS_2_IntClock
Frequency: 77.39 MHz | Target: 2.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS_2:BSPIS:sync_2\/out
Path End       : \SPIS_2:BSPIS:TxStsReg\/status_0
Capture Clock  : \SPIS_2:BSPIS:TxStsReg\/clock
Path slack     : 487078p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIS_2_IntClock:R#1 vs. SPIS_2_IntClock:R#2)   500000
- Setup time                                                     -500
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12422
-------------------------------------   ----- 
End-of-path arrival time (ps)           12422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIS_2:BSPIS:sync_2\/clock                                synccell            0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\SPIS_2:BSPIS:sync_2\/out          synccell       1020   1020  487078  RISE       1
\SPIS_2:BSPIS:tx_status_0\/main_2  macrocell7     3863   4883  487078  RISE       1
\SPIS_2:BSPIS:tx_status_0\/q       macrocell7     3350   8233  487078  RISE       1
\SPIS_2:BSPIS:TxStsReg\/status_0   statusicell1   4190  12422  487078  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIS_2:BSPIS:TxStsReg\/clock                              statusicell1        0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for clock_1
*************************************
Clock: clock_1
Frequency: 37.64 MHz | Target: 0.10 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer_1:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \Timer_1:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 9973429p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (clock_1:R#1 vs. clock_1:R#2)   10000000
- Setup time                                      -4230
--------------------------------------------   -------- 
End-of-path required time (ps)                  9995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22341
-------------------------------------   ----- 
End-of-path arrival time (ps)           22341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u0\/clock                   datapathcell2       0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\Timer_1:TimerUDB:sT32:timerdp:u0\/z0         datapathcell2    760    760  9973429  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell3      0    760  9973429  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/z0         datapathcell3   1210   1970  9973429  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell4      0   1970  9973429  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u2\/z0         datapathcell4   1210   3180  9973429  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell5      0   3180  9973429  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell5   2740   5920  9973429  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell2   4691  10611  9973429  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell2   5130  15741  9973429  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/ci         datapathcell3      0  15741  9973429  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell3   3300  19041  9973429  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u2\/ci         datapathcell4      0  19041  9973429  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell4   3300  22341  9973429  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u3\/ci         datapathcell5      0  22341  9973429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u3\/clock                   datapathcell5       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (SPIS_2_IntClock:R vs. SPIS_2_IntClock:R)
***********************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS_2:BSPIS:sync_2\/out
Path End       : \SPIS_2:BSPIS:TxStsReg\/status_0
Capture Clock  : \SPIS_2:BSPIS:TxStsReg\/clock
Path slack     : 487078p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIS_2_IntClock:R#1 vs. SPIS_2_IntClock:R#2)   500000
- Setup time                                                     -500
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12422
-------------------------------------   ----- 
End-of-path arrival time (ps)           12422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIS_2:BSPIS:sync_2\/clock                                synccell            0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\SPIS_2:BSPIS:sync_2\/out          synccell       1020   1020  487078  RISE       1
\SPIS_2:BSPIS:tx_status_0\/main_2  macrocell7     3863   4883  487078  RISE       1
\SPIS_2:BSPIS:tx_status_0\/q       macrocell7     3350   8233  487078  RISE       1
\SPIS_2:BSPIS:TxStsReg\/status_0   statusicell1   4190  12422  487078  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIS_2:BSPIS:TxStsReg\/clock                              statusicell1        0      0  RISE       1


5.2::Critical Path Report for (clock_1:R vs. clock_1:R)
*******************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer_1:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \Timer_1:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 9973429p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (clock_1:R#1 vs. clock_1:R#2)   10000000
- Setup time                                      -4230
--------------------------------------------   -------- 
End-of-path required time (ps)                  9995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22341
-------------------------------------   ----- 
End-of-path arrival time (ps)           22341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u0\/clock                   datapathcell2       0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\Timer_1:TimerUDB:sT32:timerdp:u0\/z0         datapathcell2    760    760  9973429  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell3      0    760  9973429  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/z0         datapathcell3   1210   1970  9973429  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell4      0   1970  9973429  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u2\/z0         datapathcell4   1210   3180  9973429  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell5      0   3180  9973429  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell5   2740   5920  9973429  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell2   4691  10611  9973429  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell2   5130  15741  9973429  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/ci         datapathcell3      0  15741  9973429  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell3   3300  19041  9973429  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u2\/ci         datapathcell4      0  19041  9973429  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell4   3300  22341  9973429  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u3\/ci         datapathcell5      0  22341  9973429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u3\/clock                   datapathcell5       0      0  RISE       1


5.3::Critical Path Report for (SCLK_1(0)_PAD:R vs. SCLK_1(0)_PAD:F)
*******************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS_2:BSPIS:mosi_tmp\/q
Path End       : \SPIS_2:BSPIS:sR8:Dp:u0\/route_si
Capture Clock  : \SPIS_2:BSPIS:sR8:Dp:u0\/clock
Path slack     : -5840p

Capture Clock Arrival Time                                  5000
+ Clock path delay                                         14790
+ Cycle adjust (SCLK_1(0)_PAD:R#1 vs. SCLK_1(0)_PAD:F#1)       0
- Setup time                                               -1970
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             17820

Launch Clock Arrival Time                       0
+ Clock path delay                      13863
+ Data path delay                        9797
-------------------------------------   ----- 
End-of-path arrival time (ps)           23660
 
Launch Clock Path
pin name                                           model name   delay     AT  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ----  ------
SCLK_1(0)_PAD                                      Design01         0      0  RISE       1
SCLK_1(0)/pad_in                                   iocell2          0      0  RISE       1
SCLK_1(0)/fb                                       iocell2       7061   7061  RISE       1
\SPIS_2:BSPIS:mosi_tmp\/clock_0                    macrocell14   6802  13863  RISE       1

Data path
pin name                           model name     delay     AT  slack  edge  Fanout
---------------------------------  -------------  -----  -----  -----  ----  ------
\SPIS_2:BSPIS:mosi_tmp\/q          macrocell14     1250  15113  -5840  RISE       1
\SPIS_2:BSPIS:mosi_to_dp\/main_5   macrocell9      2288  17400  -5840  RISE       1
\SPIS_2:BSPIS:mosi_to_dp\/q        macrocell9      3350  20750  -5840  RISE       1
\SPIS_2:BSPIS:sR8:Dp:u0\/route_si  datapathcell1   2910  23660  -5840  RISE       1

Capture Clock Path
pin name                                           model name     delay     AT  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ----  ------
SCLK_1(0)_PAD                                      Design01           0   5000  FALL       1
SCLK_1(0)/pad_in                                   iocell2            0   5000  FALL       1
SCLK_1(0)/fb                                       iocell2         7061  12061  FALL       1
\SPIS_2:BSPIS:sR8:Dp:u0\/clock                     datapathcell1   7729  19790  FALL       1


5.4::Critical Path Report for (SCLK_1(0)_PAD:F vs. SCLK_1(0)_PAD:F)
*******************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS_2:BSPIS:BitCounter\/count_0
Path End       : \SPIS_2:BSPIS:sR8:Dp:u0\/cs_addr_0
Capture Clock  : \SPIS_2:BSPIS:sR8:Dp:u0\/clock
Path slack     : -4081p

Capture Clock Arrival Time                                  5000
+ Clock path delay                                         14790
+ Cycle adjust (SCLK_1(0)_PAD:F#1 vs. SCLK_1(0)_PAD:F#2)   10000
- Setup time                                               -4480
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             25310

Launch Clock Arrival Time                    5000
+ Clock path delay                      13863
+ Data path delay                       10528
-------------------------------------   ----- 
End-of-path arrival time (ps)           29391
 
Launch Clock Path
pin name                                           model name   delay     AT  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ----  ------
SCLK_1(0)_PAD                                      Design01         0   5000  FALL       1
SCLK_1(0)/pad_in                                   iocell2          0   5000  FALL       1
SCLK_1(0)/fb                                       iocell2       7061  12061  FALL       1
\SPIS_2:BSPIS:BitCounter\/clock_n                  count7cell    6802  18863  FALL       1

Data path
pin name                            model name     delay     AT  slack  edge  Fanout
----------------------------------  -------------  -----  -----  -----  ----  ------
\SPIS_2:BSPIS:BitCounter\/count_0   count7cell      1940  20803  -4081  RISE       1
\SPIS_2:BSPIS:tx_load\/main_3       macrocell2      2325  23128  -4081  RISE       1
\SPIS_2:BSPIS:tx_load\/q            macrocell2      3350  26478  -4081  RISE       1
\SPIS_2:BSPIS:sR8:Dp:u0\/cs_addr_0  datapathcell1   2913  29391  -4081  RISE       1

Capture Clock Path
pin name                                           model name     delay     AT  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ----  ------
SCLK_1(0)_PAD                                      Design01           0   5000  FALL       1
SCLK_1(0)/pad_in                                   iocell2            0   5000  FALL       1
SCLK_1(0)/fb                                       iocell2         7061  12061  FALL       1
\SPIS_2:BSPIS:sR8:Dp:u0\/clock                     datapathcell1   7729  19790  FALL       1


5.5::Critical Path Report for (SCLK_1(0)_PAD:F vs. SCLK_1(0)_PAD:R)
*******************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS_2:BSPIS:BitCounter\/count_0
Path End       : \SPIS_2:BSPIS:sR8:Dp:u0\/f1_load
Capture Clock  : \SPIS_2:BSPIS:sR8:Dp:u0\/clock
Path slack     : -4601p

Capture Clock Arrival Time                                     0
+ Clock path delay                                         14790
+ Cycle adjust (SCLK_1(0)_PAD:F#1 vs. SCLK_1(0)_PAD:R#2)   10000
- Setup time                                                   0
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             24790

Launch Clock Arrival Time                    5000
+ Clock path delay                      13863
+ Data path delay                       10528
-------------------------------------   ----- 
End-of-path arrival time (ps)           29391
 
Launch Clock Path
pin name                                           model name   delay     AT  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ----  ------
SCLK_1(0)_PAD                                      Design01         0   5000  FALL       1
SCLK_1(0)/pad_in                                   iocell2          0   5000  FALL       1
SCLK_1(0)/fb                                       iocell2       7061  12061  FALL       1
\SPIS_2:BSPIS:BitCounter\/clock_n                  count7cell    6802  18863  FALL       1

Data path
pin name                           model name     delay     AT  slack  edge  Fanout
---------------------------------  -------------  -----  -----  -----  ----  ------
\SPIS_2:BSPIS:BitCounter\/count_0  count7cell      1940  20803  -4601  RISE       1
\SPIS_2:BSPIS:tx_load\/main_3      macrocell2      2325  23128  -4601  RISE       1
\SPIS_2:BSPIS:tx_load\/q           macrocell2      3350  26478  -4601  RISE       1
\SPIS_2:BSPIS:sR8:Dp:u0\/f1_load   datapathcell1   2913  29391  -4601  RISE       1

Capture Clock Path
pin name                                           model name     delay     AT  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ----  ------
SCLK_1(0)_PAD                                      Design01           0      0  RISE       1
SCLK_1(0)/pad_in                                   iocell2            0      0  RISE       1
SCLK_1(0)/fb                                       iocell2         7061   7061  RISE       1
\SPIS_2:BSPIS:sR8:Dp:u0\/clock                     datapathcell1   7729  14790  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS_2:BSPIS:mosi_tmp\/q
Path End       : \SPIS_2:BSPIS:sR8:Dp:u0\/route_si
Capture Clock  : \SPIS_2:BSPIS:sR8:Dp:u0\/clock
Path slack     : -5840p

Capture Clock Arrival Time                                  5000
+ Clock path delay                                         14790
+ Cycle adjust (SCLK_1(0)_PAD:R#1 vs. SCLK_1(0)_PAD:F#1)       0
- Setup time                                               -1970
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             17820

Launch Clock Arrival Time                       0
+ Clock path delay                      13863
+ Data path delay                        9797
-------------------------------------   ----- 
End-of-path arrival time (ps)           23660
 
Launch Clock Path
pin name                                           model name   delay     AT  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ----  ------
SCLK_1(0)_PAD                                      Design01         0      0  RISE       1
SCLK_1(0)/pad_in                                   iocell2          0      0  RISE       1
SCLK_1(0)/fb                                       iocell2       7061   7061  RISE       1
\SPIS_2:BSPIS:mosi_tmp\/clock_0                    macrocell14   6802  13863  RISE       1

Data path
pin name                           model name     delay     AT  slack  edge  Fanout
---------------------------------  -------------  -----  -----  -----  ----  ------
\SPIS_2:BSPIS:mosi_tmp\/q          macrocell14     1250  15113  -5840  RISE       1
\SPIS_2:BSPIS:mosi_to_dp\/main_5   macrocell9      2288  17400  -5840  RISE       1
\SPIS_2:BSPIS:mosi_to_dp\/q        macrocell9      3350  20750  -5840  RISE       1
\SPIS_2:BSPIS:sR8:Dp:u0\/route_si  datapathcell1   2910  23660  -5840  RISE       1

Capture Clock Path
pin name                                           model name     delay     AT  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ----  ------
SCLK_1(0)_PAD                                      Design01           0   5000  FALL       1
SCLK_1(0)/pad_in                                   iocell2            0   5000  FALL       1
SCLK_1(0)/fb                                       iocell2         7061  12061  FALL       1
\SPIS_2:BSPIS:sR8:Dp:u0\/clock                     datapathcell1   7729  19790  FALL       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS_2:BSPIS:BitCounter\/count_0
Path End       : \SPIS_2:BSPIS:sR8:Dp:u0\/f1_load
Capture Clock  : \SPIS_2:BSPIS:sR8:Dp:u0\/clock
Path slack     : -4601p

Capture Clock Arrival Time                                     0
+ Clock path delay                                         14790
+ Cycle adjust (SCLK_1(0)_PAD:F#1 vs. SCLK_1(0)_PAD:R#2)   10000
- Setup time                                                   0
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             24790

Launch Clock Arrival Time                    5000
+ Clock path delay                      13863
+ Data path delay                       10528
-------------------------------------   ----- 
End-of-path arrival time (ps)           29391
 
Launch Clock Path
pin name                                           model name   delay     AT  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ----  ------
SCLK_1(0)_PAD                                      Design01         0   5000  FALL       1
SCLK_1(0)/pad_in                                   iocell2          0   5000  FALL       1
SCLK_1(0)/fb                                       iocell2       7061  12061  FALL       1
\SPIS_2:BSPIS:BitCounter\/clock_n                  count7cell    6802  18863  FALL       1

Data path
pin name                           model name     delay     AT  slack  edge  Fanout
---------------------------------  -------------  -----  -----  -----  ----  ------
\SPIS_2:BSPIS:BitCounter\/count_0  count7cell      1940  20803  -4601  RISE       1
\SPIS_2:BSPIS:tx_load\/main_3      macrocell2      2325  23128  -4601  RISE       1
\SPIS_2:BSPIS:tx_load\/q           macrocell2      3350  26478  -4601  RISE       1
\SPIS_2:BSPIS:sR8:Dp:u0\/f1_load   datapathcell1   2913  29391  -4601  RISE       1

Capture Clock Path
pin name                                           model name     delay     AT  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ----  ------
SCLK_1(0)_PAD                                      Design01           0      0  RISE       1
SCLK_1(0)/pad_in                                   iocell2            0      0  RISE       1
SCLK_1(0)/fb                                       iocell2         7061   7061  RISE       1
\SPIS_2:BSPIS:sR8:Dp:u0\/clock                     datapathcell1   7729  14790  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS_2:BSPIS:BitCounter\/count_0
Path End       : \SPIS_2:BSPIS:sR8:Dp:u0\/cs_addr_0
Capture Clock  : \SPIS_2:BSPIS:sR8:Dp:u0\/clock
Path slack     : -4081p

Capture Clock Arrival Time                                  5000
+ Clock path delay                                         14790
+ Cycle adjust (SCLK_1(0)_PAD:F#1 vs. SCLK_1(0)_PAD:F#2)   10000
- Setup time                                               -4480
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             25310

Launch Clock Arrival Time                    5000
+ Clock path delay                      13863
+ Data path delay                       10528
-------------------------------------   ----- 
End-of-path arrival time (ps)           29391
 
Launch Clock Path
pin name                                           model name   delay     AT  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ----  ------
SCLK_1(0)_PAD                                      Design01         0   5000  FALL       1
SCLK_1(0)/pad_in                                   iocell2          0   5000  FALL       1
SCLK_1(0)/fb                                       iocell2       7061  12061  FALL       1
\SPIS_2:BSPIS:BitCounter\/clock_n                  count7cell    6802  18863  FALL       1

Data path
pin name                            model name     delay     AT  slack  edge  Fanout
----------------------------------  -------------  -----  -----  -----  ----  ------
\SPIS_2:BSPIS:BitCounter\/count_0   count7cell      1940  20803  -4081  RISE       1
\SPIS_2:BSPIS:tx_load\/main_3       macrocell2      2325  23128  -4081  RISE       1
\SPIS_2:BSPIS:tx_load\/q            macrocell2      3350  26478  -4081  RISE       1
\SPIS_2:BSPIS:sR8:Dp:u0\/cs_addr_0  datapathcell1   2913  29391  -4081  RISE       1

Capture Clock Path
pin name                                           model name     delay     AT  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ----  ------
SCLK_1(0)_PAD                                      Design01           0   5000  FALL       1
SCLK_1(0)/pad_in                                   iocell2            0   5000  FALL       1
SCLK_1(0)/fb                                       iocell2         7061  12061  FALL       1
\SPIS_2:BSPIS:sR8:Dp:u0\/clock                     datapathcell1   7729  19790  FALL       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS_2:BSPIS:sync_2\/out
Path End       : \SPIS_2:BSPIS:TxStsReg\/status_0
Capture Clock  : \SPIS_2:BSPIS:TxStsReg\/clock
Path slack     : 487078p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIS_2_IntClock:R#1 vs. SPIS_2_IntClock:R#2)   500000
- Setup time                                                     -500
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12422
-------------------------------------   ----- 
End-of-path arrival time (ps)           12422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIS_2:BSPIS:sync_2\/clock                                synccell            0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\SPIS_2:BSPIS:sync_2\/out          synccell       1020   1020  487078  RISE       1
\SPIS_2:BSPIS:tx_status_0\/main_2  macrocell7     3863   4883  487078  RISE       1
\SPIS_2:BSPIS:tx_status_0\/q       macrocell7     3350   8233  487078  RISE       1
\SPIS_2:BSPIS:TxStsReg\/status_0   statusicell1   4190  12422  487078  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIS_2:BSPIS:TxStsReg\/clock                              statusicell1        0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS_2:BSPIS:mosi_buf_overrun_fin\/q
Path End       : \SPIS_2:BSPIS:RxStsReg\/status_5
Capture Clock  : \SPIS_2:BSPIS:RxStsReg\/clock
Path slack     : 488385p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIS_2_IntClock:R#1 vs. SPIS_2_IntClock:R#2)   500000
- Setup time                                                     -500
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11115
-------------------------------------   ----- 
End-of-path arrival time (ps)           11115
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIS_2:BSPIS:mosi_buf_overrun_fin\/clock_0                macrocell13         0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\SPIS_2:BSPIS:mosi_buf_overrun_fin\/q  macrocell13    1250   1250  488385  RISE       1
\SPIS_2:BSPIS:rx_buf_overrun\/main_1   macrocell4     2307   3557  488385  RISE       1
\SPIS_2:BSPIS:rx_buf_overrun\/q        macrocell4     3350   6907  488385  RISE       1
\SPIS_2:BSPIS:RxStsReg\/status_5       statusicell2   4209  11115  488385  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIS_2:BSPIS:RxStsReg\/clock                              statusicell2        0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS_2:BSPIS:sync_1\/out
Path End       : \SPIS_2:BSPIS:TxStsReg\/status_6
Capture Clock  : \SPIS_2:BSPIS:TxStsReg\/clock
Path slack     : 489971p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIS_2_IntClock:R#1 vs. SPIS_2_IntClock:R#2)   500000
- Setup time                                                     -500
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 499500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9529
-------------------------------------   ---- 
End-of-path arrival time (ps)           9529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIS_2:BSPIS:sync_1\/clock                                synccell            0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\SPIS_2:BSPIS:sync_1\/out            synccell       1020   1020  488109  RISE       1
\SPIS_2:BSPIS:byte_complete\/main_0  macrocell3     2831   3851  489971  RISE       1
\SPIS_2:BSPIS:byte_complete\/q       macrocell3     3350   7201  489971  RISE       1
\SPIS_2:BSPIS:TxStsReg\/status_6     statusicell1   2328   9529  489971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIS_2:BSPIS:TxStsReg\/clock                              statusicell1        0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS_2:BSPIS:sync_1\/out
Path End       : \SPIS_2:BSPIS:dpcounter_one_reg\/main_0
Capture Clock  : \SPIS_2:BSPIS:dpcounter_one_reg\/clock_0
Path slack     : 492639p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIS_2_IntClock:R#1 vs. SPIS_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3851
-------------------------------------   ---- 
End-of-path arrival time (ps)           3851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIS_2:BSPIS:sync_1\/clock                                synccell            0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIS_2:BSPIS:sync_1\/out                synccell      1020   1020  488109  RISE       1
\SPIS_2:BSPIS:dpcounter_one_reg\/main_0  macrocell12   2831   3851  492639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIS_2:BSPIS:dpcounter_one_reg\/clock_0                   macrocell12         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS_2:BSPIS:sync_3\/out
Path End       : \SPIS_2:BSPIS:mosi_buf_overrun_fin\/main_0
Capture Clock  : \SPIS_2:BSPIS:mosi_buf_overrun_fin\/clock_0
Path slack     : 493160p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIS_2_IntClock:R#1 vs. SPIS_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3330
-------------------------------------   ---- 
End-of-path arrival time (ps)           3330
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIS_2:BSPIS:sync_3\/clock                                synccell            0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIS_2:BSPIS:sync_3\/out                   synccell      1020   1020  488612  RISE       1
\SPIS_2:BSPIS:mosi_buf_overrun_fin\/main_0  macrocell13   2310   3330  493160  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIS_2:BSPIS:mosi_buf_overrun_fin\/clock_0                macrocell13         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer_1:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \Timer_1:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 9973429p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (clock_1:R#1 vs. clock_1:R#2)   10000000
- Setup time                                      -4230
--------------------------------------------   -------- 
End-of-path required time (ps)                  9995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22341
-------------------------------------   ----- 
End-of-path arrival time (ps)           22341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u0\/clock                   datapathcell2       0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\Timer_1:TimerUDB:sT32:timerdp:u0\/z0         datapathcell2    760    760  9973429  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell3      0    760  9973429  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/z0         datapathcell3   1210   1970  9973429  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell4      0   1970  9973429  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u2\/z0         datapathcell4   1210   3180  9973429  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell5      0   3180  9973429  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell5   2740   5920  9973429  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell2   4691  10611  9973429  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell2   5130  15741  9973429  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/ci         datapathcell3      0  15741  9973429  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell3   3300  19041  9973429  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u2\/ci         datapathcell4      0  19041  9973429  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell4   3300  22341  9973429  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u3\/ci         datapathcell5      0  22341  9973429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u3\/clock                   datapathcell5       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer_1:TimerUDB:sT32:timerdp:u2\/ci
Capture Clock  : \Timer_1:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 9976729p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (clock_1:R#1 vs. clock_1:R#2)   10000000
- Setup time                                      -4230
--------------------------------------------   -------- 
End-of-path required time (ps)                  9995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19041
-------------------------------------   ----- 
End-of-path arrival time (ps)           19041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u0\/clock                   datapathcell2       0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\Timer_1:TimerUDB:sT32:timerdp:u0\/z0         datapathcell2    760    760  9973429  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell3      0    760  9973429  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/z0         datapathcell3   1210   1970  9973429  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell4      0   1970  9973429  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u2\/z0         datapathcell4   1210   3180  9973429  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell5      0   3180  9973429  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell5   2740   5920  9973429  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell2   4691  10611  9973429  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell2   5130  15741  9973429  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/ci         datapathcell3      0  15741  9973429  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell3   3300  19041  9973429  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u2\/ci         datapathcell4      0  19041  9976729  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u2\/clock                   datapathcell4       0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer_1:TimerUDB:sT32:timerdp:u1\/ci
Capture Clock  : \Timer_1:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 9980029p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (clock_1:R#1 vs. clock_1:R#2)   10000000
- Setup time                                      -4230
--------------------------------------------   -------- 
End-of-path required time (ps)                  9995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15741
-------------------------------------   ----- 
End-of-path arrival time (ps)           15741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u0\/clock                   datapathcell2       0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\Timer_1:TimerUDB:sT32:timerdp:u0\/z0         datapathcell2    760    760  9973429  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell3      0    760  9973429  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/z0         datapathcell3   1210   1970  9973429  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell4      0   1970  9973429  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u2\/z0         datapathcell4   1210   3180  9973429  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell5      0   3180  9973429  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell5   2740   5920  9973429  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell2   4691  10611  9973429  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell2   5130  15741  9973429  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/ci         datapathcell3      0  15741  9980029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/clock                   datapathcell3       0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer_1:TimerUDB:sT32:timerdp:u1\/cs_addr_0
Capture Clock  : \Timer_1:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 9982776p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (clock_1:R#1 vs. clock_1:R#2)   10000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                  9993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11164
-------------------------------------   ----- 
End-of-path arrival time (ps)           11164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u0\/clock                   datapathcell2       0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\Timer_1:TimerUDB:sT32:timerdp:u0\/z0         datapathcell2    760    760  9973429  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell3      0    760  9973429  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/z0         datapathcell3   1210   1970  9973429  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell4      0   1970  9973429  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u2\/z0         datapathcell4   1210   3180  9973429  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell5      0   3180  9973429  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell5   2740   5920  9973429  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/cs_addr_0  datapathcell3   5244  11164  9982776  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/clock                   datapathcell3       0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer_1:TimerUDB:sT32:timerdp:u0\/cs_addr_0
Capture Clock  : \Timer_1:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 9983329p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (clock_1:R#1 vs. clock_1:R#2)   10000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                  9993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10611
-------------------------------------   ----- 
End-of-path arrival time (ps)           10611
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u0\/clock                   datapathcell2       0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\Timer_1:TimerUDB:sT32:timerdp:u0\/z0         datapathcell2    760    760  9973429  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell3      0    760  9973429  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/z0         datapathcell3   1210   1970  9973429  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell4      0   1970  9973429  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u2\/z0         datapathcell4   1210   3180  9973429  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell5      0   3180  9973429  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell5   2740   5920  9973429  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell2   4691  10611  9983329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u0\/clock                   datapathcell2       0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer_1:TimerUDB:sT32:timerdp:u3\/cs_addr_0
Capture Clock  : \Timer_1:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 9985022p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (clock_1:R#1 vs. clock_1:R#2)   10000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                  9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8918
-------------------------------------   ---- 
End-of-path arrival time (ps)           8918
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u0\/clock                   datapathcell2       0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\Timer_1:TimerUDB:sT32:timerdp:u0\/z0         datapathcell2    760    760  9973429  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell3      0    760  9973429  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/z0         datapathcell3   1210   1970  9973429  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell4      0   1970  9973429  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u2\/z0         datapathcell4   1210   3180  9973429  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell5      0   3180  9973429  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell5   2740   5920  9973429  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u3\/cs_addr_0  datapathcell5   2998   8918  9985022  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u3\/clock                   datapathcell5       0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer_1:TimerUDB:sT32:timerdp:u2\/cs_addr_0
Capture Clock  : \Timer_1:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 9985022p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (clock_1:R#1 vs. clock_1:R#2)   10000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                  9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8918
-------------------------------------   ---- 
End-of-path arrival time (ps)           8918
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u0\/clock                   datapathcell2       0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\Timer_1:TimerUDB:sT32:timerdp:u0\/z0         datapathcell2    760    760  9973429  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell3      0    760  9973429  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/z0         datapathcell3   1210   1970  9973429  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell4      0   1970  9973429  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u2\/z0         datapathcell4   1210   3180  9973429  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell5      0   3180  9973429  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell5   2740   5920  9973429  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u2\/cs_addr_0  datapathcell4   2998   8918  9985022  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u2\/clock                   datapathcell4       0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer_1:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Timer_1:TimerUDB:rstSts:stsreg\/clock
Path slack     : 9985112p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (clock_1:R#1 vs. clock_1:R#2)   10000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                  9999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14388
-------------------------------------   ----- 
End-of-path arrival time (ps)           14388
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u0\/clock                   datapathcell2       0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\Timer_1:TimerUDB:sT32:timerdp:u0\/z0       datapathcell2    760    760  9973429  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/z0i      datapathcell3      0    760  9973429  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/z0       datapathcell3   1210   1970  9973429  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u2\/z0i      datapathcell4      0   1970  9973429  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u2\/z0       datapathcell4   1210   3180  9973429  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u3\/z0i      datapathcell5      0   3180  9973429  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u3\/z0_comb  datapathcell5   2740   5920  9973429  RISE       1
\Timer_1:TimerUDB:status_tc\/main_1         macrocell10     2867   8787  9985112  RISE       1
\Timer_1:TimerUDB:status_tc\/q              macrocell10     3350  12137  9985112  RISE       1
\Timer_1:TimerUDB:rstSts:stsreg\/status_0   statusicell3    2251  14388  9985112  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:rstSts:stsreg\/clock                     statusicell3        0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_1:TimerUDB:sT32:timerdp:u1\/cs_addr_1
Capture Clock  : \Timer_1:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 9988837p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (clock_1:R#1 vs. clock_1:R#2)   10000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                  9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5103
-------------------------------------   ---- 
End-of-path arrival time (ps)           5103
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell1        0      0  RISE       1

Data path
pin name                                               model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  9978941  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/cs_addr_1           datapathcell3   3893   5103  9988837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/clock                   datapathcell3       0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_1:TimerUDB:sT32:timerdp:u0\/cs_addr_1
Capture Clock  : \Timer_1:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 9988841p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (clock_1:R#1 vs. clock_1:R#2)   10000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                  9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5099
-------------------------------------   ---- 
End-of-path arrival time (ps)           5099
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell1        0      0  RISE       1

Data path
pin name                                               model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  9978941  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u0\/cs_addr_1           datapathcell2   3889   5099  9988841  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u0\/clock                   datapathcell2       0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_1:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_1:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9989069p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (clock_1:R#1 vs. clock_1:R#2)   10000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                  9999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10431
-------------------------------------   ----- 
End-of-path arrival time (ps)           10431
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell6       0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_1:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell6   2290   2290  9989069  RISE       1
\PWM_1:PWMUDB:status_2\/main_1          macrocell11     2536   4826  9989069  RISE       1
\PWM_1:PWMUDB:status_2\/q               macrocell11     3350   8176  9989069  RISE       1
\PWM_1:PWMUDB:genblk8:stsreg\/status_2  statusicell4    2255  10431  9989069  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:genblk8:stsreg\/clock                        statusicell4        0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_1:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_1:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 9989130p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (clock_1:R#1 vs. clock_1:R#2)   10000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                  9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4810
-------------------------------------   ---- 
End-of-path arrival time (ps)           4810
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell6       0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_1:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell6   2290   2290  9989069  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell6   2520   4810  9989130  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell6       0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:runmode_enable\/q
Path End       : \PWM_1:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_1:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 9989810p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (clock_1:R#1 vs. clock_1:R#2)   10000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                  9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4130
-------------------------------------   ---- 
End-of-path arrival time (ps)           4130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:runmode_enable\/clock_0                      macrocell15         0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_1:PWMUDB:runmode_enable\/q        macrocell15     1250   1250  9989639  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell6   2880   4130  9989810  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell6       0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_1:TimerUDB:sT32:timerdp:u2\/cs_addr_1
Capture Clock  : \Timer_1:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 9989881p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (clock_1:R#1 vs. clock_1:R#2)   10000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                  9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4059
-------------------------------------   ---- 
End-of-path arrival time (ps)           4059
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell1        0      0  RISE       1

Data path
pin name                                               model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  9978941  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u2\/cs_addr_1           datapathcell4   2849   4059  9989881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u2\/clock                   datapathcell4       0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_1:TimerUDB:sT32:timerdp:u3\/cs_addr_1
Capture Clock  : \Timer_1:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 9989886p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (clock_1:R#1 vs. clock_1:R#2)   10000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                  9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4054
-------------------------------------   ---- 
End-of-path arrival time (ps)           4054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell1        0      0  RISE       1

Data path
pin name                                               model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  9978941  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u3\/cs_addr_1           datapathcell5   2844   4054  9989886  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u3\/clock                   datapathcell5       0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_1:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_1:PWMUDB:prevCompare1\/clock_0
Path slack     : 9991427p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (clock_1:R#1 vs. clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5063
-------------------------------------   ---- 
End-of-path arrival time (ps)           5063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell6       0      0  RISE       1

Data path
pin name                              model name     delay     AT    slack  edge  Fanout
------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_1:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell6   2510   2510  9991427  RISE       1
\PWM_1:PWMUDB:prevCompare1\/main_0    macrocell16     2553   5063  9991427  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:prevCompare1\/clock_0                        macrocell16         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_238/main_1
Capture Clock  : Net_238/clock_0
Path slack     : 9991427p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (clock_1:R#1 vs. clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5063
-------------------------------------   ---- 
End-of-path arrival time (ps)           5063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell6       0      0  RISE       1

Data path
pin name                              model name     delay     AT    slack  edge  Fanout
------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_1:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell6   2510   2510  9991427  RISE       1
Net_238/main_1                        macrocell20     2553   5063  9991427  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_238/clock_0                                            macrocell20         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_1:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_1:PWMUDB:status_0\/clock_0
Path slack     : 9991440p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (clock_1:R#1 vs. clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5050
-------------------------------------   ---- 
End-of-path arrival time (ps)           5050
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell6       0      0  RISE       1

Data path
pin name                              model name     delay     AT    slack  edge  Fanout
------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_1:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell6   2510   2510  9991427  RISE       1
\PWM_1:PWMUDB:status_0\/main_1        macrocell18     2540   5050  9991440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:status_0\/clock_0                            macrocell18         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:runmode_enable\/q
Path End       : Net_240/main_0
Capture Clock  : Net_240/clock_0
Path slack     : 9992228p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (clock_1:R#1 vs. clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4262
-------------------------------------   ---- 
End-of-path arrival time (ps)           4262
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:runmode_enable\/clock_0                      macrocell15         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\PWM_1:PWMUDB:runmode_enable\/q  macrocell15   1250   1250  9989639  RISE       1
Net_240/main_0                   macrocell21   3012   4262  9992228  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_240/clock_0                                            macrocell21         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:runmode_enable\/q
Path End       : Net_238/main_0
Capture Clock  : Net_238/clock_0
Path slack     : 9992234p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (clock_1:R#1 vs. clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4256
-------------------------------------   ---- 
End-of-path arrival time (ps)           4256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:runmode_enable\/clock_0                      macrocell15         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\PWM_1:PWMUDB:runmode_enable\/q  macrocell15   1250   1250  9989639  RISE       1
Net_238/main_0                   macrocell20   3006   4256  9992234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_238/clock_0                                            macrocell20         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:prevCompare1\/q
Path End       : \PWM_1:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_1:PWMUDB:status_0\/clock_0
Path slack     : 9993004p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (clock_1:R#1 vs. clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3486
-------------------------------------   ---- 
End-of-path arrival time (ps)           3486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:prevCompare1\/clock_0                        macrocell16         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\PWM_1:PWMUDB:prevCompare1\/q   macrocell16   1250   1250  9993004  RISE       1
\PWM_1:PWMUDB:status_0\/main_0  macrocell18   2236   3486  9993004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:status_0\/clock_0                            macrocell18         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:prevCompare2\/q
Path End       : \PWM_1:PWMUDB:status_1\/main_0
Capture Clock  : \PWM_1:PWMUDB:status_1\/clock_0
Path slack     : 9993005p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (clock_1:R#1 vs. clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3485
-------------------------------------   ---- 
End-of-path arrival time (ps)           3485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:prevCompare2\/clock_0                        macrocell17         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\PWM_1:PWMUDB:prevCompare2\/q   macrocell17   1250   1250  9993005  RISE       1
\PWM_1:PWMUDB:status_1\/main_0  macrocell19   2235   3485  9993005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:status_1\/clock_0                            macrocell19         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_1:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_1:PWMUDB:runmode_enable\/clock_0
Path slack     : 9993017p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (clock_1:R#1 vs. clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3473
-------------------------------------   ---- 
End-of-path arrival time (ps)           3473
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:genblk1:ctrlreg\/clock                       controlcell2        0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_1:PWMUDB:genblk1:ctrlreg\/control_7  controlcell2   1210   1210  9993017  RISE       1
\PWM_1:PWMUDB:runmode_enable\/main_0      macrocell15    2263   3473  9993017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:runmode_enable\/clock_0                      macrocell15         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:status_0\/q
Path End       : \PWM_1:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_1:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9995987p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (clock_1:R#1 vs. clock_1:R#2)   10000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                  9999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3513
-------------------------------------   ---- 
End-of-path arrival time (ps)           3513
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:status_0\/clock_0                            macrocell18         0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_1:PWMUDB:status_0\/q               macrocell18    1250   1250  9995987  RISE       1
\PWM_1:PWMUDB:genblk8:stsreg\/status_0  statusicell4   2263   3513  9995987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:genblk8:stsreg\/clock                        statusicell4        0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:status_1\/q
Path End       : \PWM_1:PWMUDB:genblk8:stsreg\/status_1
Capture Clock  : \PWM_1:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9996000p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (clock_1:R#1 vs. clock_1:R#2)   10000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                  9999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3500
-------------------------------------   ---- 
End-of-path arrival time (ps)           3500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:status_1\/clock_0                            macrocell19         0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_1:PWMUDB:status_1\/q               macrocell19    1250   1250  9996000  RISE       1
\PWM_1:PWMUDB:genblk8:stsreg\/status_1  statusicell4   2250   3500  9996000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:genblk8:stsreg\/clock                        statusicell4        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

