var a40984 =
[
    [ "ADC Peripheral Access Layer", "d2/d71/a40985.html", "d2/d71/a40985" ],
    [ "CMP Peripheral Access Layer", "d1/dc1/a40987.html", "d1/dc1/a40987" ],
    [ "DAC Peripheral Access Layer", "da/d85/a40989.html", "da/d85/a40989" ],
    [ "DMA Peripheral Access Layer", "d3/d7c/a40991.html", "d3/d7c/a40991" ],
    [ "DMAMUX Peripheral Access Layer", "d1/d4e/a40993.html", "d1/d4e/a40993" ],
    [ "FGPIO Peripheral Access Layer", "d2/d20/a40995.html", "d2/d20/a40995" ],
    [ "FTFA Peripheral Access Layer", "dc/dfc/a40997.html", "dc/dfc/a40997" ],
    [ "GPIO Peripheral Access Layer", "d6/d14/a40999.html", "d6/d14/a40999" ],
    [ "I2C Peripheral Access Layer", "d1/d4a/a41001.html", "d1/d4a/a41001" ],
    [ "I2S Peripheral Access Layer", "d3/db1/a41003.html", "d3/db1/a41003" ],
    [ "LLWU Peripheral Access Layer", "d8/d9d/a41005.html", "d8/d9d/a41005" ],
    [ "LPTMR Peripheral Access Layer", "dc/d8d/a41007.html", "dc/d8d/a41007" ],
    [ "MCG Peripheral Access Layer", "db/d7c/a41009.html", "db/d7c/a41009" ],
    [ "MCM Peripheral Access Layer", "de/dc7/a41011.html", "de/dc7/a41011" ],
    [ "MTB Peripheral Access Layer", "df/d7b/a41013.html", "df/d7b/a41013" ],
    [ "MTBDWT Peripheral Access Layer", "de/dc3/a41015.html", "de/dc3/a41015" ],
    [ "NV Peripheral Access Layer", "dc/db4/a41017.html", "dc/db4/a41017" ],
    [ "OSC Peripheral Access Layer", "d9/d38/a41019.html", "d9/d38/a41019" ],
    [ "PIT Peripheral Access Layer", "dc/d32/a41021.html", "dc/d32/a41021" ],
    [ "PMC Peripheral Access Layer", "df/d71/a41023.html", "df/d71/a41023" ],
    [ "PORT Peripheral Access Layer", "d5/d84/a41025.html", "d5/d84/a41025" ],
    [ "RCM Peripheral Access Layer", "dc/d53/a41027.html", "dc/d53/a41027" ],
    [ "ROM Peripheral Access Layer", "d5/d2f/a41029.html", "d5/d2f/a41029" ],
    [ "RTC Peripheral Access Layer", "d7/d77/a41031.html", "d7/d77/a41031" ],
    [ "SIM Peripheral Access Layer", "d7/d72/a41033.html", "d7/d72/a41033" ],
    [ "SMC Peripheral Access Layer", "d2/df3/a41035.html", "d2/df3/a41035" ],
    [ "SPI Peripheral Access Layer", "dc/df4/a41037.html", "dc/df4/a41037" ],
    [ "TPM Peripheral Access Layer", "d9/d05/a41039.html", "d9/d05/a41039" ],
    [ "TSI Peripheral Access Layer", "d2/d70/a41041.html", "d2/d70/a41041" ],
    [ "UART Peripheral Access Layer", "d7/d15/a41043.html", "d7/d15/a41043" ],
    [ "UART0 Peripheral Access Layer", "dd/d77/a41045.html", "dd/d77/a41045" ],
    [ "USB Peripheral Access Layer", "db/d17/a41047.html", "db/d17/a41047" ]
];