// Seed: 1150109349
module module_0 (
    output tri id_0,
    output supply1 id_1,
    output tri id_2,
    input wire id_3,
    input tri1 id_4,
    input uwire id_5,
    output tri0 id_6,
    input tri1 id_7,
    input tri id_8,
    output uwire id_9,
    input uwire id_10,
    output wor id_11,
    input uwire id_12,
    output wor id_13,
    input tri id_14,
    input tri id_15,
    input supply0 id_16,
    input uwire id_17,
    input tri1 id_18
);
endmodule
module module_1 #(
    parameter id_12 = 32'd53,
    parameter id_16 = 32'd33,
    parameter id_19 = 32'd7,
    parameter id_2  = 32'd59
) (
    input wor id_0,
    output uwire id_1,
    input wand _id_2,
    input wand id_3,
    input uwire id_4,
    input supply0 id_5,
    input tri1 id_6,
    input wor id_7,
    input tri0 id_8,
    input wor id_9,
    input wor id_10,
    output supply1 id_11,
    output wor _id_12,
    input wor id_13,
    input wire id_14,
    input tri id_15,
    input wor _id_16,
    output wor id_17
);
  tri1 _id_19 = -1 - !-1;
  tri1 id_20 = -1;
  parameter id_21 = 1;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_1,
      id_5,
      id_4,
      id_5,
      id_11,
      id_13,
      id_8,
      id_17,
      id_9,
      id_17,
      id_10,
      id_11,
      id_15,
      id_13,
      id_3,
      id_7,
      id_5
  );
  wand [id_19 : 1] id_22 = id_20, id_23 = 1;
  logic [id_12 : -1  *  id_19  *  id_16  *  -1] id_24;
  ;
  uwire [id_2 : 1] id_25 = -1;
  wire id_26 = |1;
  assign id_1  = -1'b0;
  assign id_17 = -1 - 1;
  assign id_17 = id_23;
  tri1 id_27 = (-1);
endmodule
