// Seed: 3936316387
module module_0;
  bit ["" : -1] id_1, id_2;
  parameter id_3 = 1;
  parameter id_4 = 1;
  always id_2 = 1;
  assign id_1 = id_4;
  always begin : LABEL_0
    id_1 <= id_2;
    id_2 = id_4;
  end
  assign id_2 = -1;
  assign id_2 = 1 - id_2 + -1;
  wire id_5;
  assign id_2 = 1;
  wire id_6;
  wire id_7;
  always id_1 <= this;
  assign id_1 = id_7;
  assign id_6 = id_1;
endmodule
module module_1 #(
    parameter id_7 = 32'd33
) (
    id_1[1'b0 : id_7==1],
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    _id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  output wire id_16;
  output wire id_15;
  input wire id_14;
  input wire id_13;
  output wire id_12;
  input wire id_11;
  output uwire id_10;
  output wire id_9;
  module_0 modCall_1 ();
  output wire id_8;
  input wire _id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  input logic [7:0] id_3;
  inout wire id_2;
  input logic [7:0] id_1;
  assign id_8  = id_3[-1];
  assign id_12 = id_6;
  logic id_17;
  assign id_10 = {id_2{!-1}};
  wire id_18;
  assign id_10 = 1;
endmodule
