// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1.3
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module StreamingFCLayer_Batch_2_Matrix_Vector_Activa (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        in_V_V_TDATA,
        in_V_V_TVALID,
        in_V_V_TREADY,
        out_V_V_TDATA,
        out_V_V_TVALID,
        out_V_V_TREADY,
        weight_V_V_TDATA,
        weight_V_V_TVALID,
        weight_V_V_TREADY
);

parameter    ap_ST_fsm_state1 = 3'd1;
parameter    ap_ST_fsm_pp0_stage0 = 3'd2;
parameter    ap_ST_fsm_state4 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [7:0] in_V_V_TDATA;
input   in_V_V_TVALID;
output   in_V_V_TREADY;
output  [7:0] out_V_V_TDATA;
output   out_V_V_TVALID;
input   out_V_V_TREADY;
input  [7:0] weight_V_V_TDATA;
input   weight_V_V_TVALID;
output   weight_V_V_TREADY;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg in_V_V_TREADY;
reg out_V_V_TVALID;
reg weight_V_V_TREADY;

(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    in_V_V_TDATA_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage0;
wire   [0:0] icmp_ln248_fu_581_p2;
wire   [0:0] icmp_ln252_fu_596_p2;
reg    out_V_V_TDATA_blk_n;
reg    ap_enable_reg_pp0_iter1;
reg   [0:0] icmp_ln289_reg_3270;
reg    weight_V_V_TDATA_blk_n;
reg   [5:0] i_0_reg_531;
reg    ap_predicate_op50_read_state2;
reg    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
reg    ap_block_state3_io;
reg    ap_block_pp0_stage0_11001;
wire   [5:0] i_fu_587_p2;
wire   [5:0] inElem_V_1_fu_642_p13;
wire   [5:0] inputBuf_0_V_fu_670_p1;
wire   [3:0] trunc_ln321_fu_674_p1;
wire   [5:0] tmp_V_3_fu_736_p1;
reg  signed [5:0] tmp_V_3_reg_3260;
wire   [0:0] icmp_ln271_fu_740_p2;
reg   [0:0] icmp_ln271_reg_3265;
wire   [0:0] icmp_ln289_fu_752_p2;
wire   [1:0] trunc_ln142_fu_766_p1;
reg   [1:0] trunc_ln142_reg_3274;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
wire   [5:0] ap_phi_reg_pp0_iter0_p_Val2_s_reg_542;
reg   [5:0] ap_phi_reg_pp0_iter1_p_Val2_s_reg_542;
reg   [15:0] accu_V_0_0_0_fu_456;
wire   [15:0] add_ln700_61_fu_822_p2;
reg   [31:0] sf_1_fu_460;
wire   [31:0] sf_fu_746_p2;
reg   [5:0] inputBuf_10_V_fu_464;
reg   [5:0] inputBuf_10_V_1_fu_468;
reg   [5:0] inputBuf_10_V_2_fu_472;
reg   [5:0] inputBuf_10_V_3_fu_476;
reg   [5:0] inputBuf_10_V_4_fu_480;
reg   [5:0] inputBuf_10_V_5_fu_484;
reg   [5:0] inputBuf_10_V_6_fu_488;
reg   [5:0] inputBuf_10_V_7_fu_492;
reg   [5:0] inputBuf_10_V_8_fu_496;
reg   [5:0] inputBuf_10_V_9_fu_500;
reg   [5:0] inputBuf_10_V_10_fu_504;
reg   [31:0] nf_assign_fu_508;
wire   [31:0] nf_1_fu_782_p3;
reg    ap_block_pp0_stage0_01001;
wire   [3:0] inElem_V_1_fu_642_p12;
wire   [31:0] nf_fu_770_p2;
wire   [0:0] icmp_ln301_fu_776_p2;
wire   [5:0] ret_V_fu_812_p0;
wire  signed [11:0] ret_V_fu_812_p2;
wire   [15:0] select_ln271_fu_798_p3;
wire  signed [15:0] sext_ln700_fu_818_p1;
wire   [15:0] p_x_V_read_assign_fu_833_p5;
wire   [0:0] icmp_ln899_fu_844_p2;
wire   [0:0] xor_ln899_fu_850_p2;
wire   [15:0] p_x_V_read_assign_1_fu_860_p5;
wire   [0:0] icmp_ln899_1_fu_871_p2;
wire   [0:0] xor_ln899_1_fu_877_p2;
wire   [15:0] p_x_V_read_assign_2_fu_887_p5;
wire   [0:0] icmp_ln899_2_fu_898_p2;
wire   [0:0] xor_ln899_2_fu_904_p2;
wire   [15:0] p_x_V_read_assign_3_fu_914_p5;
wire   [0:0] icmp_ln899_3_fu_925_p2;
wire   [0:0] xor_ln899_3_fu_931_p2;
wire   [15:0] p_x_V_read_assign_4_fu_941_p5;
wire   [0:0] icmp_ln899_4_fu_952_p2;
wire   [0:0] xor_ln899_4_fu_958_p2;
wire   [15:0] p_x_V_read_assign_5_fu_968_p5;
wire   [0:0] icmp_ln899_5_fu_979_p2;
wire   [0:0] xor_ln899_5_fu_985_p2;
wire   [15:0] p_x_V_read_assign_6_fu_995_p5;
wire   [0:0] icmp_ln899_6_fu_1006_p2;
wire   [0:0] xor_ln899_6_fu_1012_p2;
wire   [15:0] p_x_V_read_assign_7_fu_1022_p5;
wire   [0:0] icmp_ln899_7_fu_1033_p2;
wire   [0:0] xor_ln899_7_fu_1039_p2;
wire   [15:0] p_x_V_read_assign_8_fu_1049_p5;
wire   [0:0] icmp_ln899_8_fu_1060_p2;
wire   [0:0] xor_ln899_8_fu_1066_p2;
wire   [15:0] p_x_V_read_assign_9_fu_1076_p5;
wire   [0:0] icmp_ln899_9_fu_1087_p2;
wire   [0:0] xor_ln899_9_fu_1093_p2;
wire   [15:0] p_x_V_read_assign_s_fu_1103_p5;
wire   [0:0] icmp_ln899_10_fu_1114_p2;
wire   [0:0] xor_ln899_10_fu_1120_p2;
wire   [15:0] p_x_V_read_assign_10_fu_1130_p5;
wire   [0:0] icmp_ln899_11_fu_1141_p2;
wire   [0:0] xor_ln899_11_fu_1147_p2;
wire   [15:0] p_x_V_read_assign_11_fu_1157_p5;
wire   [0:0] icmp_ln899_12_fu_1168_p2;
wire   [0:0] xor_ln899_12_fu_1174_p2;
wire   [15:0] p_x_V_read_assign_12_fu_1184_p5;
wire   [0:0] icmp_ln899_13_fu_1195_p2;
wire   [0:0] xor_ln899_13_fu_1201_p2;
wire   [15:0] p_x_V_read_assign_13_fu_1211_p5;
wire   [0:0] icmp_ln899_14_fu_1222_p2;
wire   [0:0] xor_ln899_14_fu_1228_p2;
wire   [15:0] p_x_V_read_assign_14_fu_1238_p5;
wire   [0:0] icmp_ln899_15_fu_1249_p2;
wire   [0:0] xor_ln899_15_fu_1255_p2;
wire   [15:0] p_x_V_read_assign_15_fu_1265_p5;
wire   [0:0] icmp_ln899_16_fu_1276_p2;
wire   [0:0] xor_ln899_16_fu_1282_p2;
wire   [15:0] p_x_V_read_assign_16_fu_1292_p5;
wire   [0:0] icmp_ln899_17_fu_1303_p2;
wire   [0:0] xor_ln899_17_fu_1309_p2;
wire   [15:0] p_x_V_read_assign_17_fu_1319_p5;
wire   [0:0] icmp_ln899_18_fu_1330_p2;
wire   [0:0] xor_ln899_18_fu_1336_p2;
wire   [15:0] p_x_V_read_assign_18_fu_1346_p5;
wire   [0:0] icmp_ln899_19_fu_1357_p2;
wire   [0:0] xor_ln899_19_fu_1363_p2;
wire   [15:0] p_x_V_read_assign_19_fu_1373_p5;
wire   [0:0] icmp_ln899_20_fu_1384_p2;
wire   [0:0] xor_ln899_20_fu_1390_p2;
wire   [15:0] p_x_V_read_assign_20_fu_1400_p5;
wire   [0:0] icmp_ln899_21_fu_1411_p2;
wire   [0:0] xor_ln899_21_fu_1417_p2;
wire   [15:0] p_x_V_read_assign_21_fu_1427_p5;
wire   [0:0] icmp_ln899_22_fu_1438_p2;
wire   [0:0] xor_ln899_22_fu_1444_p2;
wire   [15:0] p_x_V_read_assign_22_fu_1454_p5;
wire   [0:0] icmp_ln899_23_fu_1465_p2;
wire   [0:0] xor_ln899_23_fu_1471_p2;
wire   [15:0] p_x_V_read_assign_23_fu_1481_p5;
wire   [0:0] icmp_ln899_24_fu_1492_p2;
wire   [0:0] xor_ln899_24_fu_1498_p2;
wire   [15:0] p_x_V_read_assign_24_fu_1508_p5;
wire   [0:0] icmp_ln899_25_fu_1519_p2;
wire   [0:0] xor_ln899_25_fu_1525_p2;
wire   [15:0] p_x_V_read_assign_25_fu_1535_p5;
wire   [0:0] icmp_ln899_26_fu_1546_p2;
wire   [0:0] xor_ln899_26_fu_1552_p2;
wire   [15:0] p_x_V_read_assign_26_fu_1562_p5;
wire   [0:0] icmp_ln899_27_fu_1573_p2;
wire   [0:0] xor_ln899_27_fu_1579_p2;
wire   [15:0] p_x_V_read_assign_27_fu_1589_p5;
wire   [0:0] icmp_ln899_28_fu_1600_p2;
wire   [0:0] xor_ln899_28_fu_1606_p2;
wire   [15:0] p_x_V_read_assign_28_fu_1616_p5;
wire   [0:0] icmp_ln899_29_fu_1627_p2;
wire   [0:0] xor_ln899_29_fu_1633_p2;
wire   [15:0] p_x_V_read_assign_29_fu_1643_p5;
wire   [0:0] icmp_ln899_30_fu_1654_p2;
wire   [0:0] xor_ln899_30_fu_1660_p2;
wire   [15:0] p_x_V_read_assign_30_fu_1670_p5;
wire   [0:0] icmp_ln899_31_fu_1681_p2;
wire   [0:0] xor_ln899_31_fu_1687_p2;
wire   [15:0] p_x_V_read_assign_31_fu_1697_p5;
wire   [0:0] icmp_ln899_32_fu_1708_p2;
wire   [0:0] xor_ln899_32_fu_1714_p2;
wire   [15:0] p_x_V_read_assign_32_fu_1724_p5;
wire   [0:0] icmp_ln899_33_fu_1735_p2;
wire   [0:0] xor_ln899_33_fu_1741_p2;
wire   [15:0] p_x_V_read_assign_33_fu_1751_p5;
wire   [0:0] icmp_ln899_34_fu_1762_p2;
wire   [0:0] xor_ln899_34_fu_1768_p2;
wire   [15:0] p_x_V_read_assign_34_fu_1778_p5;
wire   [0:0] icmp_ln899_35_fu_1789_p2;
wire   [0:0] xor_ln899_35_fu_1795_p2;
wire   [15:0] p_x_V_read_assign_35_fu_1805_p5;
wire   [0:0] icmp_ln899_36_fu_1816_p2;
wire   [0:0] xor_ln899_36_fu_1822_p2;
wire   [15:0] p_x_V_read_assign_36_fu_1832_p5;
wire   [0:0] icmp_ln899_37_fu_1843_p2;
wire   [0:0] xor_ln899_37_fu_1849_p2;
wire   [15:0] p_x_V_read_assign_37_fu_1859_p5;
wire   [0:0] icmp_ln899_38_fu_1870_p2;
wire   [0:0] xor_ln899_38_fu_1876_p2;
wire   [15:0] p_x_V_read_assign_38_fu_1886_p5;
wire   [0:0] icmp_ln899_39_fu_1897_p2;
wire   [0:0] xor_ln899_39_fu_1903_p2;
wire   [15:0] p_x_V_read_assign_39_fu_1913_p5;
wire   [0:0] icmp_ln899_40_fu_1924_p2;
wire   [0:0] xor_ln899_40_fu_1930_p2;
wire   [15:0] p_x_V_read_assign_40_fu_1940_p5;
wire   [0:0] icmp_ln899_41_fu_1951_p2;
wire   [0:0] xor_ln899_41_fu_1957_p2;
wire   [15:0] p_x_V_read_assign_41_fu_1967_p5;
wire   [0:0] icmp_ln899_42_fu_1978_p2;
wire   [0:0] xor_ln899_42_fu_1984_p2;
wire   [15:0] p_x_V_read_assign_42_fu_1994_p5;
wire   [0:0] icmp_ln899_43_fu_2005_p2;
wire   [0:0] xor_ln899_43_fu_2011_p2;
wire   [15:0] p_x_V_read_assign_43_fu_2021_p5;
wire   [0:0] icmp_ln899_44_fu_2032_p2;
wire   [0:0] xor_ln899_44_fu_2038_p2;
wire   [15:0] p_x_V_read_assign_44_fu_2048_p5;
wire   [0:0] icmp_ln899_45_fu_2059_p2;
wire   [0:0] xor_ln899_45_fu_2065_p2;
wire   [15:0] p_x_V_read_assign_45_fu_2075_p5;
wire   [0:0] icmp_ln899_46_fu_2086_p2;
wire   [0:0] xor_ln899_46_fu_2092_p2;
wire   [15:0] p_x_V_read_assign_46_fu_2102_p5;
wire   [0:0] icmp_ln899_47_fu_2113_p2;
wire   [0:0] xor_ln899_47_fu_2119_p2;
wire   [15:0] p_x_V_read_assign_47_fu_2129_p5;
wire   [0:0] icmp_ln899_48_fu_2140_p2;
wire   [0:0] xor_ln899_48_fu_2146_p2;
wire   [15:0] p_x_V_read_assign_48_fu_2156_p5;
wire   [0:0] icmp_ln899_49_fu_2167_p2;
wire   [0:0] xor_ln899_49_fu_2173_p2;
wire   [15:0] p_x_V_read_assign_49_fu_2183_p5;
wire   [0:0] icmp_ln899_50_fu_2194_p2;
wire   [0:0] xor_ln899_50_fu_2200_p2;
wire   [15:0] p_x_V_read_assign_50_fu_2210_p5;
wire   [0:0] icmp_ln899_51_fu_2221_p2;
wire   [0:0] xor_ln899_51_fu_2227_p2;
wire   [15:0] p_x_V_read_assign_51_fu_2237_p5;
wire   [0:0] icmp_ln899_52_fu_2248_p2;
wire   [0:0] xor_ln899_52_fu_2254_p2;
wire   [15:0] p_x_V_read_assign_52_fu_2264_p5;
wire   [0:0] icmp_ln899_53_fu_2275_p2;
wire   [0:0] xor_ln899_53_fu_2281_p2;
wire   [15:0] p_x_V_read_assign_53_fu_2291_p5;
wire   [0:0] icmp_ln899_54_fu_2302_p2;
wire   [0:0] xor_ln899_54_fu_2308_p2;
wire   [15:0] p_x_V_read_assign_54_fu_2318_p5;
wire   [0:0] icmp_ln899_55_fu_2329_p2;
wire   [0:0] xor_ln899_55_fu_2335_p2;
wire   [15:0] p_x_V_read_assign_55_fu_2345_p5;
wire   [0:0] icmp_ln899_56_fu_2356_p2;
wire   [0:0] xor_ln899_56_fu_2362_p2;
wire   [15:0] p_x_V_read_assign_56_fu_2372_p5;
wire   [0:0] icmp_ln899_57_fu_2383_p2;
wire   [0:0] xor_ln899_57_fu_2389_p2;
wire   [15:0] p_x_V_read_assign_57_fu_2399_p5;
wire   [0:0] icmp_ln899_58_fu_2410_p2;
wire   [0:0] xor_ln899_58_fu_2416_p2;
wire   [15:0] p_x_V_read_assign_58_fu_2426_p5;
wire   [0:0] icmp_ln899_59_fu_2437_p2;
wire   [0:0] xor_ln899_59_fu_2443_p2;
wire   [15:0] p_x_V_read_assign_59_fu_2453_p5;
wire   [0:0] icmp_ln899_60_fu_2464_p2;
wire   [0:0] xor_ln899_60_fu_2470_p2;
wire   [15:0] p_x_V_read_assign_60_fu_2480_p5;
wire   [0:0] icmp_ln899_61_fu_2491_p2;
wire   [0:0] xor_ln899_61_fu_2497_p2;
wire   [15:0] p_x_V_read_assign_61_fu_2507_p5;
wire   [0:0] icmp_ln899_62_fu_2518_p2;
wire   [0:0] xor_ln899_62_fu_2524_p2;
wire   [1:0] zext_ln142_1_fu_883_p1;
wire   [1:0] zext_ln142_2_fu_910_p1;
wire   [1:0] add_ln700_fu_2534_p2;
wire   [1:0] zext_ln142_fu_856_p1;
wire   [1:0] add_ln700_1_fu_2540_p2;
wire   [1:0] zext_ln142_3_fu_937_p1;
wire   [1:0] zext_ln142_4_fu_964_p1;
wire   [1:0] add_ln700_2_fu_2550_p2;
wire   [1:0] zext_ln142_5_fu_991_p1;
wire   [1:0] zext_ln142_6_fu_1018_p1;
wire   [1:0] add_ln700_3_fu_2560_p2;
wire   [2:0] zext_ln700_3_fu_2566_p1;
wire   [2:0] zext_ln700_2_fu_2556_p1;
wire   [2:0] add_ln700_4_fu_2570_p2;
wire   [2:0] zext_ln700_1_fu_2546_p1;
wire   [2:0] add_ln700_5_fu_2576_p2;
wire   [1:0] zext_ln142_7_fu_1045_p1;
wire   [1:0] zext_ln142_8_fu_1072_p1;
wire   [1:0] add_ln700_6_fu_2586_p2;
wire   [1:0] zext_ln142_9_fu_1099_p1;
wire   [1:0] zext_ln142_10_fu_1126_p1;
wire   [1:0] add_ln700_7_fu_2596_p2;
wire   [2:0] zext_ln700_6_fu_2602_p1;
wire   [2:0] zext_ln700_5_fu_2592_p1;
wire   [2:0] add_ln700_8_fu_2606_p2;
wire   [1:0] zext_ln142_11_fu_1153_p1;
wire   [1:0] zext_ln142_12_fu_1180_p1;
wire   [1:0] add_ln700_9_fu_2616_p2;
wire   [1:0] zext_ln142_13_fu_1207_p1;
wire   [1:0] zext_ln142_14_fu_1234_p1;
wire   [1:0] add_ln700_10_fu_2626_p2;
wire   [2:0] zext_ln700_9_fu_2632_p1;
wire   [2:0] zext_ln700_8_fu_2622_p1;
wire   [2:0] add_ln700_11_fu_2636_p2;
wire   [3:0] zext_ln700_10_fu_2642_p1;
wire   [3:0] zext_ln700_7_fu_2612_p1;
wire   [3:0] add_ln700_12_fu_2646_p2;
wire   [3:0] zext_ln700_4_fu_2582_p1;
wire   [3:0] add_ln700_13_fu_2652_p2;
wire   [1:0] zext_ln142_15_fu_1261_p1;
wire   [1:0] zext_ln142_16_fu_1288_p1;
wire   [1:0] add_ln700_14_fu_2662_p2;
wire   [1:0] zext_ln142_17_fu_1315_p1;
wire   [1:0] zext_ln142_18_fu_1342_p1;
wire   [1:0] add_ln700_15_fu_2672_p2;
wire   [2:0] zext_ln700_13_fu_2678_p1;
wire   [2:0] zext_ln700_12_fu_2668_p1;
wire   [2:0] add_ln700_16_fu_2682_p2;
wire   [1:0] zext_ln142_19_fu_1369_p1;
wire   [1:0] zext_ln142_20_fu_1396_p1;
wire   [1:0] add_ln700_17_fu_2692_p2;
wire   [1:0] zext_ln142_21_fu_1423_p1;
wire   [1:0] zext_ln142_22_fu_1450_p1;
wire   [1:0] add_ln700_18_fu_2702_p2;
wire   [2:0] zext_ln700_16_fu_2708_p1;
wire   [2:0] zext_ln700_15_fu_2698_p1;
wire   [2:0] add_ln700_19_fu_2712_p2;
wire   [3:0] zext_ln700_17_fu_2718_p1;
wire   [3:0] zext_ln700_14_fu_2688_p1;
wire   [3:0] add_ln700_20_fu_2722_p2;
wire   [1:0] zext_ln142_23_fu_1477_p1;
wire   [1:0] zext_ln142_24_fu_1504_p1;
wire   [1:0] add_ln700_21_fu_2732_p2;
wire   [1:0] zext_ln142_25_fu_1531_p1;
wire   [1:0] zext_ln142_26_fu_1558_p1;
wire   [1:0] add_ln700_22_fu_2742_p2;
wire   [2:0] zext_ln700_20_fu_2748_p1;
wire   [2:0] zext_ln700_19_fu_2738_p1;
wire   [2:0] add_ln700_23_fu_2752_p2;
wire   [1:0] zext_ln142_27_fu_1585_p1;
wire   [1:0] zext_ln142_28_fu_1612_p1;
wire   [1:0] add_ln700_24_fu_2762_p2;
wire   [1:0] zext_ln142_29_fu_1639_p1;
wire   [1:0] zext_ln142_30_fu_1666_p1;
wire   [1:0] add_ln700_25_fu_2772_p2;
wire   [2:0] zext_ln700_23_fu_2778_p1;
wire   [2:0] zext_ln700_22_fu_2768_p1;
wire   [2:0] add_ln700_26_fu_2782_p2;
wire   [3:0] zext_ln700_24_fu_2788_p1;
wire   [3:0] zext_ln700_21_fu_2758_p1;
wire   [3:0] add_ln700_27_fu_2792_p2;
wire   [4:0] zext_ln700_25_fu_2798_p1;
wire   [4:0] zext_ln700_18_fu_2728_p1;
wire   [4:0] add_ln700_28_fu_2802_p2;
wire   [4:0] zext_ln700_11_fu_2658_p1;
wire   [4:0] add_ln700_29_fu_2808_p2;
wire   [1:0] zext_ln142_31_fu_1693_p1;
wire   [1:0] zext_ln142_32_fu_1720_p1;
wire   [1:0] add_ln700_30_fu_2818_p2;
wire   [1:0] zext_ln142_33_fu_1747_p1;
wire   [1:0] zext_ln142_34_fu_1774_p1;
wire   [1:0] add_ln700_31_fu_2828_p2;
wire   [2:0] zext_ln700_28_fu_2834_p1;
wire   [2:0] zext_ln700_27_fu_2824_p1;
wire   [2:0] add_ln700_32_fu_2838_p2;
wire   [1:0] zext_ln142_35_fu_1801_p1;
wire   [1:0] zext_ln142_36_fu_1828_p1;
wire   [1:0] add_ln700_33_fu_2848_p2;
wire   [1:0] zext_ln142_37_fu_1855_p1;
wire   [1:0] zext_ln142_38_fu_1882_p1;
wire   [1:0] add_ln700_34_fu_2858_p2;
wire   [2:0] zext_ln700_31_fu_2864_p1;
wire   [2:0] zext_ln700_30_fu_2854_p1;
wire   [2:0] add_ln700_35_fu_2868_p2;
wire   [3:0] zext_ln700_32_fu_2874_p1;
wire   [3:0] zext_ln700_29_fu_2844_p1;
wire   [3:0] add_ln700_36_fu_2878_p2;
wire   [1:0] zext_ln142_39_fu_1909_p1;
wire   [1:0] zext_ln142_40_fu_1936_p1;
wire   [1:0] add_ln700_37_fu_2888_p2;
wire   [1:0] zext_ln142_41_fu_1963_p1;
wire   [1:0] zext_ln142_42_fu_1990_p1;
wire   [1:0] add_ln700_38_fu_2898_p2;
wire   [2:0] zext_ln700_35_fu_2904_p1;
wire   [2:0] zext_ln700_34_fu_2894_p1;
wire   [2:0] add_ln700_39_fu_2908_p2;
wire   [1:0] zext_ln142_43_fu_2017_p1;
wire   [1:0] zext_ln142_44_fu_2044_p1;
wire   [1:0] add_ln700_40_fu_2918_p2;
wire   [1:0] zext_ln142_45_fu_2071_p1;
wire   [1:0] zext_ln142_46_fu_2098_p1;
wire   [1:0] add_ln700_41_fu_2928_p2;
wire   [2:0] zext_ln700_38_fu_2934_p1;
wire   [2:0] zext_ln700_37_fu_2924_p1;
wire   [2:0] add_ln700_42_fu_2938_p2;
wire   [3:0] zext_ln700_39_fu_2944_p1;
wire   [3:0] zext_ln700_36_fu_2914_p1;
wire   [3:0] add_ln700_43_fu_2948_p2;
wire   [4:0] zext_ln700_40_fu_2954_p1;
wire   [4:0] zext_ln700_33_fu_2884_p1;
wire   [4:0] add_ln700_44_fu_2958_p2;
wire   [1:0] zext_ln142_47_fu_2125_p1;
wire   [1:0] zext_ln142_48_fu_2152_p1;
wire   [1:0] add_ln700_45_fu_2968_p2;
wire   [1:0] zext_ln142_49_fu_2179_p1;
wire   [1:0] zext_ln142_50_fu_2206_p1;
wire   [1:0] add_ln700_46_fu_2978_p2;
wire   [2:0] zext_ln700_43_fu_2984_p1;
wire   [2:0] zext_ln700_42_fu_2974_p1;
wire   [2:0] add_ln700_47_fu_2988_p2;
wire   [1:0] zext_ln142_51_fu_2233_p1;
wire   [1:0] zext_ln142_52_fu_2260_p1;
wire   [1:0] add_ln700_48_fu_2998_p2;
wire   [1:0] zext_ln142_53_fu_2287_p1;
wire   [1:0] zext_ln142_54_fu_2314_p1;
wire   [1:0] add_ln700_49_fu_3008_p2;
wire   [2:0] zext_ln700_46_fu_3014_p1;
wire   [2:0] zext_ln700_45_fu_3004_p1;
wire   [2:0] add_ln700_50_fu_3018_p2;
wire   [3:0] zext_ln700_47_fu_3024_p1;
wire   [3:0] zext_ln700_44_fu_2994_p1;
wire   [3:0] add_ln700_51_fu_3028_p2;
wire   [1:0] zext_ln142_55_fu_2341_p1;
wire   [1:0] zext_ln142_56_fu_2368_p1;
wire   [1:0] add_ln700_52_fu_3038_p2;
wire   [1:0] zext_ln142_57_fu_2395_p1;
wire   [1:0] zext_ln142_58_fu_2422_p1;
wire   [1:0] add_ln700_53_fu_3048_p2;
wire   [2:0] zext_ln700_50_fu_3054_p1;
wire   [2:0] zext_ln700_49_fu_3044_p1;
wire   [2:0] add_ln700_54_fu_3058_p2;
wire   [1:0] zext_ln142_59_fu_2449_p1;
wire   [1:0] zext_ln142_60_fu_2476_p1;
wire   [1:0] add_ln700_55_fu_3068_p2;
wire   [1:0] zext_ln142_61_fu_2503_p1;
wire   [1:0] zext_ln700_fu_2530_p1;
wire   [1:0] add_ln700_56_fu_3078_p2;
wire   [2:0] zext_ln700_53_fu_3084_p1;
wire   [2:0] zext_ln700_52_fu_3074_p1;
wire   [2:0] add_ln700_57_fu_3088_p2;
wire   [3:0] zext_ln700_54_fu_3094_p1;
wire   [3:0] zext_ln700_51_fu_3064_p1;
wire   [3:0] add_ln700_58_fu_3098_p2;
wire   [4:0] zext_ln700_55_fu_3104_p1;
wire   [4:0] zext_ln700_48_fu_3034_p1;
wire   [4:0] add_ln700_59_fu_3108_p2;
wire   [5:0] zext_ln700_56_fu_3114_p1;
wire   [5:0] zext_ln700_41_fu_2964_p1;
wire   [5:0] add_ln700_60_fu_3118_p2;
wire   [5:0] zext_ln700_26_fu_2814_p1;
wire   [5:0] tmp_V_fu_3124_p2;
wire    ap_CS_fsm_state4;
reg   [2:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire   [11:0] ret_V_fu_812_p00;

// power-on initialization
initial begin
#0 ap_CS_fsm = 3'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
end

StreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2_mux_114_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 6 ),
    .din3_WIDTH( 6 ),
    .din4_WIDTH( 6 ),
    .din5_WIDTH( 6 ),
    .din6_WIDTH( 6 ),
    .din7_WIDTH( 6 ),
    .din8_WIDTH( 6 ),
    .din9_WIDTH( 6 ),
    .din10_WIDTH( 6 ),
    .din11_WIDTH( 4 ),
    .dout_WIDTH( 6 ))
StreamingFCLayer_Batch_2_mux_114_6_1_1_U1(
    .din0(inputBuf_10_V_fu_464),
    .din1(inputBuf_10_V_1_fu_468),
    .din2(inputBuf_10_V_2_fu_472),
    .din3(inputBuf_10_V_3_fu_476),
    .din4(inputBuf_10_V_4_fu_480),
    .din5(inputBuf_10_V_5_fu_484),
    .din6(inputBuf_10_V_6_fu_488),
    .din7(inputBuf_10_V_7_fu_492),
    .din8(inputBuf_10_V_8_fu_496),
    .din9(inputBuf_10_V_9_fu_500),
    .din10(inputBuf_10_V_10_fu_504),
    .din11(inElem_V_1_fu_642_p12),
    .dout(inElem_V_1_fu_642_p13)
);

StreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2_mul_6ns_6s_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
StreamingFCLayer_Batch_2_mul_6ns_6s_12_1_1_U2(
    .din0(ret_V_fu_812_p0),
    .din1(tmp_V_3_reg_3260),
    .dout(ret_V_fu_812_p2)
);

StreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2_mux_32_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
StreamingFCLayer_Batch_2_mux_32_16_1_1_U3(
    .din0(16'd7283),
    .din1(16'd8171),
    .din2(16'd45683),
    .din3(trunc_ln142_reg_3274),
    .dout(p_x_V_read_assign_fu_833_p5)
);

StreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2_mux_32_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
StreamingFCLayer_Batch_2_mux_32_16_1_1_U4(
    .din0(16'd7325),
    .din1(16'd8216),
    .din2(16'd45716),
    .din3(trunc_ln142_reg_3274),
    .dout(p_x_V_read_assign_1_fu_860_p5)
);

StreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2_mux_32_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
StreamingFCLayer_Batch_2_mux_32_16_1_1_U5(
    .din0(16'd7366),
    .din1(16'd8261),
    .din2(16'd45749),
    .din3(trunc_ln142_reg_3274),
    .dout(p_x_V_read_assign_2_fu_887_p5)
);

StreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2_mux_32_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
StreamingFCLayer_Batch_2_mux_32_16_1_1_U6(
    .din0(16'd7407),
    .din1(16'd8306),
    .din2(16'd45782),
    .din3(trunc_ln142_reg_3274),
    .dout(p_x_V_read_assign_3_fu_914_p5)
);

StreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2_mux_32_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
StreamingFCLayer_Batch_2_mux_32_16_1_1_U7(
    .din0(16'd7448),
    .din1(16'd8351),
    .din2(16'd45816),
    .din3(trunc_ln142_reg_3274),
    .dout(p_x_V_read_assign_4_fu_941_p5)
);

StreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2_mux_32_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
StreamingFCLayer_Batch_2_mux_32_16_1_1_U8(
    .din0(16'd7489),
    .din1(16'd8396),
    .din2(16'd45849),
    .din3(trunc_ln142_reg_3274),
    .dout(p_x_V_read_assign_5_fu_968_p5)
);

StreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2_mux_32_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
StreamingFCLayer_Batch_2_mux_32_16_1_1_U9(
    .din0(16'd7530),
    .din1(16'd8440),
    .din2(16'd45882),
    .din3(trunc_ln142_reg_3274),
    .dout(p_x_V_read_assign_6_fu_995_p5)
);

StreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2_mux_32_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
StreamingFCLayer_Batch_2_mux_32_16_1_1_U10(
    .din0(16'd7571),
    .din1(16'd8485),
    .din2(16'd45915),
    .din3(trunc_ln142_reg_3274),
    .dout(p_x_V_read_assign_7_fu_1022_p5)
);

StreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2_mux_32_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
StreamingFCLayer_Batch_2_mux_32_16_1_1_U11(
    .din0(16'd7612),
    .din1(16'd8530),
    .din2(16'd45948),
    .din3(trunc_ln142_reg_3274),
    .dout(p_x_V_read_assign_8_fu_1049_p5)
);

StreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2_mux_32_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
StreamingFCLayer_Batch_2_mux_32_16_1_1_U12(
    .din0(16'd7653),
    .din1(16'd8575),
    .din2(16'd45981),
    .din3(trunc_ln142_reg_3274),
    .dout(p_x_V_read_assign_9_fu_1076_p5)
);

StreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2_mux_32_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
StreamingFCLayer_Batch_2_mux_32_16_1_1_U13(
    .din0(16'd7694),
    .din1(16'd8620),
    .din2(16'd46014),
    .din3(trunc_ln142_reg_3274),
    .dout(p_x_V_read_assign_s_fu_1103_p5)
);

StreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2_mux_32_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
StreamingFCLayer_Batch_2_mux_32_16_1_1_U14(
    .din0(16'd7735),
    .din1(16'd8665),
    .din2(16'd46047),
    .din3(trunc_ln142_reg_3274),
    .dout(p_x_V_read_assign_10_fu_1130_p5)
);

StreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2_mux_32_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
StreamingFCLayer_Batch_2_mux_32_16_1_1_U15(
    .din0(16'd7777),
    .din1(16'd8710),
    .din2(16'd46081),
    .din3(trunc_ln142_reg_3274),
    .dout(p_x_V_read_assign_11_fu_1157_p5)
);

StreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2_mux_32_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
StreamingFCLayer_Batch_2_mux_32_16_1_1_U16(
    .din0(16'd7818),
    .din1(16'd8755),
    .din2(16'd46114),
    .din3(trunc_ln142_reg_3274),
    .dout(p_x_V_read_assign_12_fu_1184_p5)
);

StreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2_mux_32_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
StreamingFCLayer_Batch_2_mux_32_16_1_1_U17(
    .din0(16'd7859),
    .din1(16'd8800),
    .din2(16'd46147),
    .din3(trunc_ln142_reg_3274),
    .dout(p_x_V_read_assign_13_fu_1211_p5)
);

StreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2_mux_32_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
StreamingFCLayer_Batch_2_mux_32_16_1_1_U18(
    .din0(16'd7900),
    .din1(16'd8845),
    .din2(16'd46180),
    .din3(trunc_ln142_reg_3274),
    .dout(p_x_V_read_assign_14_fu_1238_p5)
);

StreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2_mux_32_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
StreamingFCLayer_Batch_2_mux_32_16_1_1_U19(
    .din0(16'd7941),
    .din1(16'd8890),
    .din2(16'd46213),
    .din3(trunc_ln142_reg_3274),
    .dout(p_x_V_read_assign_15_fu_1265_p5)
);

StreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2_mux_32_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
StreamingFCLayer_Batch_2_mux_32_16_1_1_U20(
    .din0(16'd7982),
    .din1(16'd8934),
    .din2(16'd46246),
    .din3(trunc_ln142_reg_3274),
    .dout(p_x_V_read_assign_16_fu_1292_p5)
);

StreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2_mux_32_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
StreamingFCLayer_Batch_2_mux_32_16_1_1_U21(
    .din0(16'd8023),
    .din1(16'd8979),
    .din2(16'd46279),
    .din3(trunc_ln142_reg_3274),
    .dout(p_x_V_read_assign_17_fu_1319_p5)
);

StreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2_mux_32_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
StreamingFCLayer_Batch_2_mux_32_16_1_1_U22(
    .din0(16'd8064),
    .din1(16'd9024),
    .din2(16'd46313),
    .din3(trunc_ln142_reg_3274),
    .dout(p_x_V_read_assign_18_fu_1346_p5)
);

StreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2_mux_32_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
StreamingFCLayer_Batch_2_mux_32_16_1_1_U23(
    .din0(16'd8105),
    .din1(16'd9069),
    .din2(16'd46346),
    .din3(trunc_ln142_reg_3274),
    .dout(p_x_V_read_assign_19_fu_1373_p5)
);

StreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2_mux_32_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
StreamingFCLayer_Batch_2_mux_32_16_1_1_U24(
    .din0(16'd8146),
    .din1(16'd9114),
    .din2(16'd46379),
    .din3(trunc_ln142_reg_3274),
    .dout(p_x_V_read_assign_20_fu_1400_p5)
);

StreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2_mux_32_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
StreamingFCLayer_Batch_2_mux_32_16_1_1_U25(
    .din0(16'd8187),
    .din1(16'd9159),
    .din2(16'd46412),
    .din3(trunc_ln142_reg_3274),
    .dout(p_x_V_read_assign_21_fu_1427_p5)
);

StreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2_mux_32_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
StreamingFCLayer_Batch_2_mux_32_16_1_1_U26(
    .din0(16'd8228),
    .din1(16'd9204),
    .din2(16'd46445),
    .din3(trunc_ln142_reg_3274),
    .dout(p_x_V_read_assign_22_fu_1454_p5)
);

StreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2_mux_32_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
StreamingFCLayer_Batch_2_mux_32_16_1_1_U27(
    .din0(16'd8270),
    .din1(16'd9249),
    .din2(16'd46478),
    .din3(trunc_ln142_reg_3274),
    .dout(p_x_V_read_assign_23_fu_1481_p5)
);

StreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2_mux_32_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
StreamingFCLayer_Batch_2_mux_32_16_1_1_U28(
    .din0(16'd8311),
    .din1(16'd9294),
    .din2(16'd46511),
    .din3(trunc_ln142_reg_3274),
    .dout(p_x_V_read_assign_24_fu_1508_p5)
);

StreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2_mux_32_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
StreamingFCLayer_Batch_2_mux_32_16_1_1_U29(
    .din0(16'd8352),
    .din1(16'd9339),
    .din2(16'd46545),
    .din3(trunc_ln142_reg_3274),
    .dout(p_x_V_read_assign_25_fu_1535_p5)
);

StreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2_mux_32_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
StreamingFCLayer_Batch_2_mux_32_16_1_1_U30(
    .din0(16'd8393),
    .din1(16'd9384),
    .din2(16'd46578),
    .din3(trunc_ln142_reg_3274),
    .dout(p_x_V_read_assign_26_fu_1562_p5)
);

StreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2_mux_32_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
StreamingFCLayer_Batch_2_mux_32_16_1_1_U31(
    .din0(16'd8434),
    .din1(16'd9428),
    .din2(16'd46611),
    .din3(trunc_ln142_reg_3274),
    .dout(p_x_V_read_assign_27_fu_1589_p5)
);

StreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2_mux_32_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
StreamingFCLayer_Batch_2_mux_32_16_1_1_U32(
    .din0(16'd8475),
    .din1(16'd9473),
    .din2(16'd46644),
    .din3(trunc_ln142_reg_3274),
    .dout(p_x_V_read_assign_28_fu_1616_p5)
);

StreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2_mux_32_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
StreamingFCLayer_Batch_2_mux_32_16_1_1_U33(
    .din0(16'd8516),
    .din1(16'd9518),
    .din2(16'd46677),
    .din3(trunc_ln142_reg_3274),
    .dout(p_x_V_read_assign_29_fu_1643_p5)
);

StreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2_mux_32_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
StreamingFCLayer_Batch_2_mux_32_16_1_1_U34(
    .din0(16'd8557),
    .din1(16'd9563),
    .din2(16'd46710),
    .din3(trunc_ln142_reg_3274),
    .dout(p_x_V_read_assign_30_fu_1670_p5)
);

StreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2_mux_32_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
StreamingFCLayer_Batch_2_mux_32_16_1_1_U35(
    .din0(16'd8598),
    .din1(16'd9608),
    .din2(16'd46743),
    .din3(trunc_ln142_reg_3274),
    .dout(p_x_V_read_assign_31_fu_1697_p5)
);

StreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2_mux_32_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
StreamingFCLayer_Batch_2_mux_32_16_1_1_U36(
    .din0(16'd8639),
    .din1(16'd9653),
    .din2(16'd46776),
    .din3(trunc_ln142_reg_3274),
    .dout(p_x_V_read_assign_32_fu_1724_p5)
);

StreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2_mux_32_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
StreamingFCLayer_Batch_2_mux_32_16_1_1_U37(
    .din0(16'd8680),
    .din1(16'd9698),
    .din2(16'd46810),
    .din3(trunc_ln142_reg_3274),
    .dout(p_x_V_read_assign_33_fu_1751_p5)
);

StreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2_mux_32_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
StreamingFCLayer_Batch_2_mux_32_16_1_1_U38(
    .din0(16'd8722),
    .din1(16'd9743),
    .din2(16'd46843),
    .din3(trunc_ln142_reg_3274),
    .dout(p_x_V_read_assign_34_fu_1778_p5)
);

StreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2_mux_32_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
StreamingFCLayer_Batch_2_mux_32_16_1_1_U39(
    .din0(16'd8763),
    .din1(16'd9788),
    .din2(16'd46876),
    .din3(trunc_ln142_reg_3274),
    .dout(p_x_V_read_assign_35_fu_1805_p5)
);

StreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2_mux_32_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
StreamingFCLayer_Batch_2_mux_32_16_1_1_U40(
    .din0(16'd8804),
    .din1(16'd9833),
    .din2(16'd46909),
    .din3(trunc_ln142_reg_3274),
    .dout(p_x_V_read_assign_36_fu_1832_p5)
);

StreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2_mux_32_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
StreamingFCLayer_Batch_2_mux_32_16_1_1_U41(
    .din0(16'd8845),
    .din1(16'd9878),
    .din2(16'd46942),
    .din3(trunc_ln142_reg_3274),
    .dout(p_x_V_read_assign_37_fu_1859_p5)
);

StreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2_mux_32_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
StreamingFCLayer_Batch_2_mux_32_16_1_1_U42(
    .din0(16'd8886),
    .din1(16'd9922),
    .din2(16'd46975),
    .din3(trunc_ln142_reg_3274),
    .dout(p_x_V_read_assign_38_fu_1886_p5)
);

StreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2_mux_32_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
StreamingFCLayer_Batch_2_mux_32_16_1_1_U43(
    .din0(16'd8927),
    .din1(16'd9967),
    .din2(16'd47008),
    .din3(trunc_ln142_reg_3274),
    .dout(p_x_V_read_assign_39_fu_1913_p5)
);

StreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2_mux_32_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
StreamingFCLayer_Batch_2_mux_32_16_1_1_U44(
    .din0(16'd8968),
    .din1(16'd10012),
    .din2(16'd47042),
    .din3(trunc_ln142_reg_3274),
    .dout(p_x_V_read_assign_40_fu_1940_p5)
);

StreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2_mux_32_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
StreamingFCLayer_Batch_2_mux_32_16_1_1_U45(
    .din0(16'd9009),
    .din1(16'd10057),
    .din2(16'd47075),
    .din3(trunc_ln142_reg_3274),
    .dout(p_x_V_read_assign_41_fu_1967_p5)
);

StreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2_mux_32_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
StreamingFCLayer_Batch_2_mux_32_16_1_1_U46(
    .din0(16'd9050),
    .din1(16'd10102),
    .din2(16'd47108),
    .din3(trunc_ln142_reg_3274),
    .dout(p_x_V_read_assign_42_fu_1994_p5)
);

StreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2_mux_32_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
StreamingFCLayer_Batch_2_mux_32_16_1_1_U47(
    .din0(16'd9091),
    .din1(16'd10147),
    .din2(16'd47141),
    .din3(trunc_ln142_reg_3274),
    .dout(p_x_V_read_assign_43_fu_2021_p5)
);

StreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2_mux_32_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
StreamingFCLayer_Batch_2_mux_32_16_1_1_U48(
    .din0(16'd9132),
    .din1(16'd10192),
    .din2(16'd47174),
    .din3(trunc_ln142_reg_3274),
    .dout(p_x_V_read_assign_44_fu_2048_p5)
);

StreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2_mux_32_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
StreamingFCLayer_Batch_2_mux_32_16_1_1_U49(
    .din0(16'd9174),
    .din1(16'd10237),
    .din2(16'd47207),
    .din3(trunc_ln142_reg_3274),
    .dout(p_x_V_read_assign_45_fu_2075_p5)
);

StreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2_mux_32_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
StreamingFCLayer_Batch_2_mux_32_16_1_1_U50(
    .din0(16'd9215),
    .din1(16'd10282),
    .din2(16'd47240),
    .din3(trunc_ln142_reg_3274),
    .dout(p_x_V_read_assign_46_fu_2102_p5)
);

StreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2_mux_32_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
StreamingFCLayer_Batch_2_mux_32_16_1_1_U51(
    .din0(16'd9256),
    .din1(16'd10327),
    .din2(16'd47273),
    .din3(trunc_ln142_reg_3274),
    .dout(p_x_V_read_assign_47_fu_2129_p5)
);

StreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2_mux_32_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
StreamingFCLayer_Batch_2_mux_32_16_1_1_U52(
    .din0(16'd9297),
    .din1(16'd10372),
    .din2(16'd47307),
    .din3(trunc_ln142_reg_3274),
    .dout(p_x_V_read_assign_48_fu_2156_p5)
);

StreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2_mux_32_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
StreamingFCLayer_Batch_2_mux_32_16_1_1_U53(
    .din0(16'd9338),
    .din1(16'd10417),
    .din2(16'd47340),
    .din3(trunc_ln142_reg_3274),
    .dout(p_x_V_read_assign_49_fu_2183_p5)
);

StreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2_mux_32_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
StreamingFCLayer_Batch_2_mux_32_16_1_1_U54(
    .din0(16'd9379),
    .din1(16'd10461),
    .din2(16'd47373),
    .din3(trunc_ln142_reg_3274),
    .dout(p_x_V_read_assign_50_fu_2210_p5)
);

StreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2_mux_32_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
StreamingFCLayer_Batch_2_mux_32_16_1_1_U55(
    .din0(16'd9420),
    .din1(16'd10506),
    .din2(16'd47406),
    .din3(trunc_ln142_reg_3274),
    .dout(p_x_V_read_assign_51_fu_2237_p5)
);

StreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2_mux_32_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
StreamingFCLayer_Batch_2_mux_32_16_1_1_U56(
    .din0(16'd9461),
    .din1(16'd10551),
    .din2(16'd47439),
    .din3(trunc_ln142_reg_3274),
    .dout(p_x_V_read_assign_52_fu_2264_p5)
);

StreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2_mux_32_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
StreamingFCLayer_Batch_2_mux_32_16_1_1_U57(
    .din0(16'd9502),
    .din1(16'd10596),
    .din2(16'd47472),
    .din3(trunc_ln142_reg_3274),
    .dout(p_x_V_read_assign_53_fu_2291_p5)
);

StreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2_mux_32_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
StreamingFCLayer_Batch_2_mux_32_16_1_1_U58(
    .din0(16'd9543),
    .din1(16'd10641),
    .din2(16'd47505),
    .din3(trunc_ln142_reg_3274),
    .dout(p_x_V_read_assign_54_fu_2318_p5)
);

StreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2_mux_32_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
StreamingFCLayer_Batch_2_mux_32_16_1_1_U59(
    .din0(16'd9584),
    .din1(16'd10686),
    .din2(16'd47539),
    .din3(trunc_ln142_reg_3274),
    .dout(p_x_V_read_assign_55_fu_2345_p5)
);

StreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2_mux_32_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
StreamingFCLayer_Batch_2_mux_32_16_1_1_U60(
    .din0(16'd9626),
    .din1(16'd10731),
    .din2(16'd47572),
    .din3(trunc_ln142_reg_3274),
    .dout(p_x_V_read_assign_56_fu_2372_p5)
);

StreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2_mux_32_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
StreamingFCLayer_Batch_2_mux_32_16_1_1_U61(
    .din0(16'd9667),
    .din1(16'd10776),
    .din2(16'd47605),
    .din3(trunc_ln142_reg_3274),
    .dout(p_x_V_read_assign_57_fu_2399_p5)
);

StreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2_mux_32_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
StreamingFCLayer_Batch_2_mux_32_16_1_1_U62(
    .din0(16'd9708),
    .din1(16'd10821),
    .din2(16'd47638),
    .din3(trunc_ln142_reg_3274),
    .dout(p_x_V_read_assign_58_fu_2426_p5)
);

StreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2_mux_32_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
StreamingFCLayer_Batch_2_mux_32_16_1_1_U63(
    .din0(16'd9749),
    .din1(16'd10866),
    .din2(16'd47671),
    .din3(trunc_ln142_reg_3274),
    .dout(p_x_V_read_assign_59_fu_2453_p5)
);

StreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2_mux_32_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
StreamingFCLayer_Batch_2_mux_32_16_1_1_U64(
    .din0(16'd9790),
    .din1(16'd10911),
    .din2(16'd47704),
    .din3(trunc_ln142_reg_3274),
    .dout(p_x_V_read_assign_60_fu_2480_p5)
);

StreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2_mux_32_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
StreamingFCLayer_Batch_2_mux_32_16_1_1_U65(
    .din0(16'd9831),
    .din1(16'd10955),
    .din2(16'd47737),
    .din3(trunc_ln142_reg_3274),
    .dout(p_x_V_read_assign_61_fu_2507_p5)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state2) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_pp0_exit_iter0_state2) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state2);
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_596_p2 == 1'd0) & (icmp_ln248_fu_581_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_p_Val2_s_reg_542 <= inElem_V_1_fu_642_p13;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_596_p2 == 1'd1) & (icmp_ln248_fu_581_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_674_p1 == 4'd9)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_596_p2 == 1'd1) & (icmp_ln248_fu_581_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_674_p1 == 4'd8)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_596_p2 == 1'd1) & (icmp_ln248_fu_581_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_674_p1 == 4'd7)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_596_p2 == 1'd1) & (icmp_ln248_fu_581_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_674_p1 == 4'd6)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_596_p2 == 1'd1) & (icmp_ln248_fu_581_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_674_p1 == 4'd5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_596_p2 == 1'd1) & (icmp_ln248_fu_581_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_674_p1 == 4'd4)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_596_p2 == 1'd1) & (icmp_ln248_fu_581_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_674_p1 == 4'd3)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_596_p2 == 1'd1) & (icmp_ln248_fu_581_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_674_p1 == 4'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_596_p2 == 1'd1) & (icmp_ln248_fu_581_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_674_p1 == 4'd1)) | (~(trunc_ln321_fu_674_p1 == 4'd9) & ~(trunc_ln321_fu_674_p1 == 4'd8) & ~(trunc_ln321_fu_674_p1 == 4'd7) & ~(trunc_ln321_fu_674_p1 == 4'd6) & ~(trunc_ln321_fu_674_p1 == 4'd5) & ~(trunc_ln321_fu_674_p1 == 4'd4) & ~(trunc_ln321_fu_674_p1 == 4'd3) & ~(trunc_ln321_fu_674_p1 == 4'd2) & ~(trunc_ln321_fu_674_p1 == 4'd1) & ~(trunc_ln321_fu_674_p1 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_596_p2 == 1'd1) & (icmp_ln248_fu_581_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_596_p2 == 1'd1) & (icmp_ln248_fu_581_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_674_p1 == 4'd0)))) begin
        ap_phi_reg_pp0_iter1_p_Val2_s_reg_542 <= inputBuf_0_V_fu_670_p1;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_p_Val2_s_reg_542 <= ap_phi_reg_pp0_iter0_p_Val2_s_reg_542;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln248_fu_581_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_0_reg_531 <= i_fu_587_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        i_0_reg_531 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln289_fu_752_p2 == 1'd1) & (icmp_ln248_fu_581_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        nf_assign_fu_508 <= nf_1_fu_782_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        nf_assign_fu_508 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln289_fu_752_p2 == 1'd0) & (icmp_ln248_fu_581_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sf_1_fu_460 <= sf_fu_746_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln289_fu_752_p2 == 1'd1) & (icmp_ln248_fu_581_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        sf_1_fu_460 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        accu_V_0_0_0_fu_456 <= add_ln700_61_fu_822_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln248_fu_581_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln271_reg_3265 <= icmp_ln271_fu_740_p2;
        icmp_ln289_reg_3270 <= icmp_ln289_fu_752_p2;
        tmp_V_3_reg_3260 <= tmp_V_3_fu_736_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~(trunc_ln321_fu_674_p1 == 4'd9) & ~(trunc_ln321_fu_674_p1 == 4'd8) & ~(trunc_ln321_fu_674_p1 == 4'd7) & ~(trunc_ln321_fu_674_p1 == 4'd6) & ~(trunc_ln321_fu_674_p1 == 4'd5) & ~(trunc_ln321_fu_674_p1 == 4'd4) & ~(trunc_ln321_fu_674_p1 == 4'd3) & ~(trunc_ln321_fu_674_p1 == 4'd2) & ~(trunc_ln321_fu_674_p1 == 4'd1) & ~(trunc_ln321_fu_674_p1 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_596_p2 == 1'd1) & (icmp_ln248_fu_581_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inputBuf_10_V_10_fu_504 <= inputBuf_0_V_fu_670_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_596_p2 == 1'd1) & (icmp_ln248_fu_581_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_674_p1 == 4'd1))) begin
        inputBuf_10_V_1_fu_468 <= inputBuf_0_V_fu_670_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_596_p2 == 1'd1) & (icmp_ln248_fu_581_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_674_p1 == 4'd2))) begin
        inputBuf_10_V_2_fu_472 <= inputBuf_0_V_fu_670_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_596_p2 == 1'd1) & (icmp_ln248_fu_581_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_674_p1 == 4'd3))) begin
        inputBuf_10_V_3_fu_476 <= inputBuf_0_V_fu_670_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_596_p2 == 1'd1) & (icmp_ln248_fu_581_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_674_p1 == 4'd4))) begin
        inputBuf_10_V_4_fu_480 <= inputBuf_0_V_fu_670_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_596_p2 == 1'd1) & (icmp_ln248_fu_581_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_674_p1 == 4'd5))) begin
        inputBuf_10_V_5_fu_484 <= inputBuf_0_V_fu_670_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_596_p2 == 1'd1) & (icmp_ln248_fu_581_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_674_p1 == 4'd6))) begin
        inputBuf_10_V_6_fu_488 <= inputBuf_0_V_fu_670_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_596_p2 == 1'd1) & (icmp_ln248_fu_581_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_674_p1 == 4'd7))) begin
        inputBuf_10_V_7_fu_492 <= inputBuf_0_V_fu_670_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_596_p2 == 1'd1) & (icmp_ln248_fu_581_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_674_p1 == 4'd8))) begin
        inputBuf_10_V_8_fu_496 <= inputBuf_0_V_fu_670_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_596_p2 == 1'd1) & (icmp_ln248_fu_581_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_674_p1 == 4'd9))) begin
        inputBuf_10_V_9_fu_500 <= inputBuf_0_V_fu_670_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_596_p2 == 1'd1) & (icmp_ln248_fu_581_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_674_p1 == 4'd0))) begin
        inputBuf_10_V_fu_464 <= inputBuf_0_V_fu_670_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln289_fu_752_p2 == 1'd1) & (icmp_ln248_fu_581_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        trunc_ln142_reg_3274 <= trunc_ln142_fu_766_p1;
    end
end

always @ (*) begin
    if ((icmp_ln248_fu_581_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln252_fu_596_p2 == 1'd1) & (icmp_ln248_fu_581_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_V_V_TDATA_blk_n = in_V_V_TVALID;
    end else begin
        in_V_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op50_read_state2 == 1'b1))) begin
        in_V_V_TREADY = 1'b1;
    end else begin
        in_V_V_TREADY = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln289_reg_3270 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_V_V_TDATA_blk_n = out_V_V_TREADY;
    end else begin
        out_V_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln289_reg_3270 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_V_V_TVALID = 1'b1;
    end else begin
        out_V_V_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln248_fu_581_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        weight_V_V_TDATA_blk_n = weight_V_V_TVALID;
    end else begin
        weight_V_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln248_fu_581_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        weight_V_V_TREADY = 1'b1;
    end else begin
        weight_V_V_TREADY = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((icmp_ln248_fu_581_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((icmp_ln248_fu_581_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln700_10_fu_2626_p2 = (zext_ln142_13_fu_1207_p1 + zext_ln142_14_fu_1234_p1);

assign add_ln700_11_fu_2636_p2 = (zext_ln700_9_fu_2632_p1 + zext_ln700_8_fu_2622_p1);

assign add_ln700_12_fu_2646_p2 = (zext_ln700_10_fu_2642_p1 + zext_ln700_7_fu_2612_p1);

assign add_ln700_13_fu_2652_p2 = (add_ln700_12_fu_2646_p2 + zext_ln700_4_fu_2582_p1);

assign add_ln700_14_fu_2662_p2 = (zext_ln142_15_fu_1261_p1 + zext_ln142_16_fu_1288_p1);

assign add_ln700_15_fu_2672_p2 = (zext_ln142_17_fu_1315_p1 + zext_ln142_18_fu_1342_p1);

assign add_ln700_16_fu_2682_p2 = (zext_ln700_13_fu_2678_p1 + zext_ln700_12_fu_2668_p1);

assign add_ln700_17_fu_2692_p2 = (zext_ln142_19_fu_1369_p1 + zext_ln142_20_fu_1396_p1);

assign add_ln700_18_fu_2702_p2 = (zext_ln142_21_fu_1423_p1 + zext_ln142_22_fu_1450_p1);

assign add_ln700_19_fu_2712_p2 = (zext_ln700_16_fu_2708_p1 + zext_ln700_15_fu_2698_p1);

assign add_ln700_1_fu_2540_p2 = (add_ln700_fu_2534_p2 + zext_ln142_fu_856_p1);

assign add_ln700_20_fu_2722_p2 = (zext_ln700_17_fu_2718_p1 + zext_ln700_14_fu_2688_p1);

assign add_ln700_21_fu_2732_p2 = (zext_ln142_23_fu_1477_p1 + zext_ln142_24_fu_1504_p1);

assign add_ln700_22_fu_2742_p2 = (zext_ln142_25_fu_1531_p1 + zext_ln142_26_fu_1558_p1);

assign add_ln700_23_fu_2752_p2 = (zext_ln700_20_fu_2748_p1 + zext_ln700_19_fu_2738_p1);

assign add_ln700_24_fu_2762_p2 = (zext_ln142_27_fu_1585_p1 + zext_ln142_28_fu_1612_p1);

assign add_ln700_25_fu_2772_p2 = (zext_ln142_29_fu_1639_p1 + zext_ln142_30_fu_1666_p1);

assign add_ln700_26_fu_2782_p2 = (zext_ln700_23_fu_2778_p1 + zext_ln700_22_fu_2768_p1);

assign add_ln700_27_fu_2792_p2 = (zext_ln700_24_fu_2788_p1 + zext_ln700_21_fu_2758_p1);

assign add_ln700_28_fu_2802_p2 = (zext_ln700_25_fu_2798_p1 + zext_ln700_18_fu_2728_p1);

assign add_ln700_29_fu_2808_p2 = (add_ln700_28_fu_2802_p2 + zext_ln700_11_fu_2658_p1);

assign add_ln700_2_fu_2550_p2 = (zext_ln142_3_fu_937_p1 + zext_ln142_4_fu_964_p1);

assign add_ln700_30_fu_2818_p2 = (zext_ln142_31_fu_1693_p1 + zext_ln142_32_fu_1720_p1);

assign add_ln700_31_fu_2828_p2 = (zext_ln142_33_fu_1747_p1 + zext_ln142_34_fu_1774_p1);

assign add_ln700_32_fu_2838_p2 = (zext_ln700_28_fu_2834_p1 + zext_ln700_27_fu_2824_p1);

assign add_ln700_33_fu_2848_p2 = (zext_ln142_35_fu_1801_p1 + zext_ln142_36_fu_1828_p1);

assign add_ln700_34_fu_2858_p2 = (zext_ln142_37_fu_1855_p1 + zext_ln142_38_fu_1882_p1);

assign add_ln700_35_fu_2868_p2 = (zext_ln700_31_fu_2864_p1 + zext_ln700_30_fu_2854_p1);

assign add_ln700_36_fu_2878_p2 = (zext_ln700_32_fu_2874_p1 + zext_ln700_29_fu_2844_p1);

assign add_ln700_37_fu_2888_p2 = (zext_ln142_39_fu_1909_p1 + zext_ln142_40_fu_1936_p1);

assign add_ln700_38_fu_2898_p2 = (zext_ln142_41_fu_1963_p1 + zext_ln142_42_fu_1990_p1);

assign add_ln700_39_fu_2908_p2 = (zext_ln700_35_fu_2904_p1 + zext_ln700_34_fu_2894_p1);

assign add_ln700_3_fu_2560_p2 = (zext_ln142_5_fu_991_p1 + zext_ln142_6_fu_1018_p1);

assign add_ln700_40_fu_2918_p2 = (zext_ln142_43_fu_2017_p1 + zext_ln142_44_fu_2044_p1);

assign add_ln700_41_fu_2928_p2 = (zext_ln142_45_fu_2071_p1 + zext_ln142_46_fu_2098_p1);

assign add_ln700_42_fu_2938_p2 = (zext_ln700_38_fu_2934_p1 + zext_ln700_37_fu_2924_p1);

assign add_ln700_43_fu_2948_p2 = (zext_ln700_39_fu_2944_p1 + zext_ln700_36_fu_2914_p1);

assign add_ln700_44_fu_2958_p2 = (zext_ln700_40_fu_2954_p1 + zext_ln700_33_fu_2884_p1);

assign add_ln700_45_fu_2968_p2 = (zext_ln142_47_fu_2125_p1 + zext_ln142_48_fu_2152_p1);

assign add_ln700_46_fu_2978_p2 = (zext_ln142_49_fu_2179_p1 + zext_ln142_50_fu_2206_p1);

assign add_ln700_47_fu_2988_p2 = (zext_ln700_43_fu_2984_p1 + zext_ln700_42_fu_2974_p1);

assign add_ln700_48_fu_2998_p2 = (zext_ln142_51_fu_2233_p1 + zext_ln142_52_fu_2260_p1);

assign add_ln700_49_fu_3008_p2 = (zext_ln142_53_fu_2287_p1 + zext_ln142_54_fu_2314_p1);

assign add_ln700_4_fu_2570_p2 = (zext_ln700_3_fu_2566_p1 + zext_ln700_2_fu_2556_p1);

assign add_ln700_50_fu_3018_p2 = (zext_ln700_46_fu_3014_p1 + zext_ln700_45_fu_3004_p1);

assign add_ln700_51_fu_3028_p2 = (zext_ln700_47_fu_3024_p1 + zext_ln700_44_fu_2994_p1);

assign add_ln700_52_fu_3038_p2 = (zext_ln142_55_fu_2341_p1 + zext_ln142_56_fu_2368_p1);

assign add_ln700_53_fu_3048_p2 = (zext_ln142_57_fu_2395_p1 + zext_ln142_58_fu_2422_p1);

assign add_ln700_54_fu_3058_p2 = (zext_ln700_50_fu_3054_p1 + zext_ln700_49_fu_3044_p1);

assign add_ln700_55_fu_3068_p2 = (zext_ln142_59_fu_2449_p1 + zext_ln142_60_fu_2476_p1);

assign add_ln700_56_fu_3078_p2 = (zext_ln142_61_fu_2503_p1 + zext_ln700_fu_2530_p1);

assign add_ln700_57_fu_3088_p2 = (zext_ln700_53_fu_3084_p1 + zext_ln700_52_fu_3074_p1);

assign add_ln700_58_fu_3098_p2 = (zext_ln700_54_fu_3094_p1 + zext_ln700_51_fu_3064_p1);

assign add_ln700_59_fu_3108_p2 = (zext_ln700_55_fu_3104_p1 + zext_ln700_48_fu_3034_p1);

assign add_ln700_5_fu_2576_p2 = (add_ln700_4_fu_2570_p2 + zext_ln700_1_fu_2546_p1);

assign add_ln700_60_fu_3118_p2 = (zext_ln700_56_fu_3114_p1 + zext_ln700_41_fu_2964_p1);

assign add_ln700_61_fu_822_p2 = ($signed(select_ln271_fu_798_p3) + $signed(sext_ln700_fu_818_p1));

assign add_ln700_6_fu_2586_p2 = (zext_ln142_7_fu_1045_p1 + zext_ln142_8_fu_1072_p1);

assign add_ln700_7_fu_2596_p2 = (zext_ln142_9_fu_1099_p1 + zext_ln142_10_fu_1126_p1);

assign add_ln700_8_fu_2606_p2 = (zext_ln700_6_fu_2602_p1 + zext_ln700_5_fu_2592_p1);

assign add_ln700_9_fu_2616_p2 = (zext_ln142_11_fu_1153_p1 + zext_ln142_12_fu_1180_p1);

assign add_ln700_fu_2534_p2 = (zext_ln142_1_fu_883_p1 + zext_ln142_2_fu_910_p1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd2];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((in_V_V_TVALID == 1'b0) & (ap_predicate_op50_read_state2 == 1'b1)) | ((icmp_ln248_fu_581_p2 == 1'd0) & (weight_V_V_TVALID == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state3_io)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (((in_V_V_TVALID == 1'b0) & (ap_predicate_op50_read_state2 == 1'b1)) | ((icmp_ln248_fu_581_p2 == 1'd0) & (weight_V_V_TVALID == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state3_io)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (((in_V_V_TVALID == 1'b0) & (ap_predicate_op50_read_state2 == 1'b1)) | ((icmp_ln248_fu_581_p2 == 1'd0) & (weight_V_V_TVALID == 1'b0)))));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter0 = (((in_V_V_TVALID == 1'b0) & (ap_predicate_op50_read_state2 == 1'b1)) | ((icmp_ln248_fu_581_p2 == 1'd0) & (weight_V_V_TVALID == 1'b0)));
end

always @ (*) begin
    ap_block_state3_io = ((icmp_ln289_reg_3270 == 1'd1) & (out_V_V_TREADY == 1'b0));
end

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_reg_pp0_iter0_p_Val2_s_reg_542 = 'bx;

always @ (*) begin
    ap_predicate_op50_read_state2 = ((icmp_ln252_fu_596_p2 == 1'd1) & (icmp_ln248_fu_581_p2 == 1'd0));
end

assign i_fu_587_p2 = (i_0_reg_531 + 6'd1);

assign icmp_ln248_fu_581_p2 = ((i_0_reg_531 == 6'd33) ? 1'b1 : 1'b0);

assign icmp_ln252_fu_596_p2 = ((nf_assign_fu_508 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln271_fu_740_p2 = ((sf_1_fu_460 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln289_fu_752_p2 = ((sf_fu_746_p2 == 32'd11) ? 1'b1 : 1'b0);

assign icmp_ln301_fu_776_p2 = ((nf_fu_770_p2 == 32'd3) ? 1'b1 : 1'b0);

assign icmp_ln899_10_fu_1114_p2 = (($signed(add_ln700_61_fu_822_p2) < $signed(p_x_V_read_assign_s_fu_1103_p5)) ? 1'b1 : 1'b0);

assign icmp_ln899_11_fu_1141_p2 = (($signed(add_ln700_61_fu_822_p2) < $signed(p_x_V_read_assign_10_fu_1130_p5)) ? 1'b1 : 1'b0);

assign icmp_ln899_12_fu_1168_p2 = (($signed(add_ln700_61_fu_822_p2) < $signed(p_x_V_read_assign_11_fu_1157_p5)) ? 1'b1 : 1'b0);

assign icmp_ln899_13_fu_1195_p2 = (($signed(add_ln700_61_fu_822_p2) < $signed(p_x_V_read_assign_12_fu_1184_p5)) ? 1'b1 : 1'b0);

assign icmp_ln899_14_fu_1222_p2 = (($signed(add_ln700_61_fu_822_p2) < $signed(p_x_V_read_assign_13_fu_1211_p5)) ? 1'b1 : 1'b0);

assign icmp_ln899_15_fu_1249_p2 = (($signed(add_ln700_61_fu_822_p2) < $signed(p_x_V_read_assign_14_fu_1238_p5)) ? 1'b1 : 1'b0);

assign icmp_ln899_16_fu_1276_p2 = (($signed(add_ln700_61_fu_822_p2) < $signed(p_x_V_read_assign_15_fu_1265_p5)) ? 1'b1 : 1'b0);

assign icmp_ln899_17_fu_1303_p2 = (($signed(add_ln700_61_fu_822_p2) < $signed(p_x_V_read_assign_16_fu_1292_p5)) ? 1'b1 : 1'b0);

assign icmp_ln899_18_fu_1330_p2 = (($signed(add_ln700_61_fu_822_p2) < $signed(p_x_V_read_assign_17_fu_1319_p5)) ? 1'b1 : 1'b0);

assign icmp_ln899_19_fu_1357_p2 = (($signed(add_ln700_61_fu_822_p2) < $signed(p_x_V_read_assign_18_fu_1346_p5)) ? 1'b1 : 1'b0);

assign icmp_ln899_1_fu_871_p2 = (($signed(add_ln700_61_fu_822_p2) < $signed(p_x_V_read_assign_1_fu_860_p5)) ? 1'b1 : 1'b0);

assign icmp_ln899_20_fu_1384_p2 = (($signed(add_ln700_61_fu_822_p2) < $signed(p_x_V_read_assign_19_fu_1373_p5)) ? 1'b1 : 1'b0);

assign icmp_ln899_21_fu_1411_p2 = (($signed(add_ln700_61_fu_822_p2) < $signed(p_x_V_read_assign_20_fu_1400_p5)) ? 1'b1 : 1'b0);

assign icmp_ln899_22_fu_1438_p2 = (($signed(add_ln700_61_fu_822_p2) < $signed(p_x_V_read_assign_21_fu_1427_p5)) ? 1'b1 : 1'b0);

assign icmp_ln899_23_fu_1465_p2 = (($signed(add_ln700_61_fu_822_p2) < $signed(p_x_V_read_assign_22_fu_1454_p5)) ? 1'b1 : 1'b0);

assign icmp_ln899_24_fu_1492_p2 = (($signed(add_ln700_61_fu_822_p2) < $signed(p_x_V_read_assign_23_fu_1481_p5)) ? 1'b1 : 1'b0);

assign icmp_ln899_25_fu_1519_p2 = (($signed(add_ln700_61_fu_822_p2) < $signed(p_x_V_read_assign_24_fu_1508_p5)) ? 1'b1 : 1'b0);

assign icmp_ln899_26_fu_1546_p2 = (($signed(add_ln700_61_fu_822_p2) < $signed(p_x_V_read_assign_25_fu_1535_p5)) ? 1'b1 : 1'b0);

assign icmp_ln899_27_fu_1573_p2 = (($signed(add_ln700_61_fu_822_p2) < $signed(p_x_V_read_assign_26_fu_1562_p5)) ? 1'b1 : 1'b0);

assign icmp_ln899_28_fu_1600_p2 = (($signed(add_ln700_61_fu_822_p2) < $signed(p_x_V_read_assign_27_fu_1589_p5)) ? 1'b1 : 1'b0);

assign icmp_ln899_29_fu_1627_p2 = (($signed(add_ln700_61_fu_822_p2) < $signed(p_x_V_read_assign_28_fu_1616_p5)) ? 1'b1 : 1'b0);

assign icmp_ln899_2_fu_898_p2 = (($signed(add_ln700_61_fu_822_p2) < $signed(p_x_V_read_assign_2_fu_887_p5)) ? 1'b1 : 1'b0);

assign icmp_ln899_30_fu_1654_p2 = (($signed(add_ln700_61_fu_822_p2) < $signed(p_x_V_read_assign_29_fu_1643_p5)) ? 1'b1 : 1'b0);

assign icmp_ln899_31_fu_1681_p2 = (($signed(add_ln700_61_fu_822_p2) < $signed(p_x_V_read_assign_30_fu_1670_p5)) ? 1'b1 : 1'b0);

assign icmp_ln899_32_fu_1708_p2 = (($signed(add_ln700_61_fu_822_p2) < $signed(p_x_V_read_assign_31_fu_1697_p5)) ? 1'b1 : 1'b0);

assign icmp_ln899_33_fu_1735_p2 = (($signed(add_ln700_61_fu_822_p2) < $signed(p_x_V_read_assign_32_fu_1724_p5)) ? 1'b1 : 1'b0);

assign icmp_ln899_34_fu_1762_p2 = (($signed(add_ln700_61_fu_822_p2) < $signed(p_x_V_read_assign_33_fu_1751_p5)) ? 1'b1 : 1'b0);

assign icmp_ln899_35_fu_1789_p2 = (($signed(add_ln700_61_fu_822_p2) < $signed(p_x_V_read_assign_34_fu_1778_p5)) ? 1'b1 : 1'b0);

assign icmp_ln899_36_fu_1816_p2 = (($signed(add_ln700_61_fu_822_p2) < $signed(p_x_V_read_assign_35_fu_1805_p5)) ? 1'b1 : 1'b0);

assign icmp_ln899_37_fu_1843_p2 = (($signed(add_ln700_61_fu_822_p2) < $signed(p_x_V_read_assign_36_fu_1832_p5)) ? 1'b1 : 1'b0);

assign icmp_ln899_38_fu_1870_p2 = (($signed(add_ln700_61_fu_822_p2) < $signed(p_x_V_read_assign_37_fu_1859_p5)) ? 1'b1 : 1'b0);

assign icmp_ln899_39_fu_1897_p2 = (($signed(add_ln700_61_fu_822_p2) < $signed(p_x_V_read_assign_38_fu_1886_p5)) ? 1'b1 : 1'b0);

assign icmp_ln899_3_fu_925_p2 = (($signed(add_ln700_61_fu_822_p2) < $signed(p_x_V_read_assign_3_fu_914_p5)) ? 1'b1 : 1'b0);

assign icmp_ln899_40_fu_1924_p2 = (($signed(add_ln700_61_fu_822_p2) < $signed(p_x_V_read_assign_39_fu_1913_p5)) ? 1'b1 : 1'b0);

assign icmp_ln899_41_fu_1951_p2 = (($signed(add_ln700_61_fu_822_p2) < $signed(p_x_V_read_assign_40_fu_1940_p5)) ? 1'b1 : 1'b0);

assign icmp_ln899_42_fu_1978_p2 = (($signed(add_ln700_61_fu_822_p2) < $signed(p_x_V_read_assign_41_fu_1967_p5)) ? 1'b1 : 1'b0);

assign icmp_ln899_43_fu_2005_p2 = (($signed(add_ln700_61_fu_822_p2) < $signed(p_x_V_read_assign_42_fu_1994_p5)) ? 1'b1 : 1'b0);

assign icmp_ln899_44_fu_2032_p2 = (($signed(add_ln700_61_fu_822_p2) < $signed(p_x_V_read_assign_43_fu_2021_p5)) ? 1'b1 : 1'b0);

assign icmp_ln899_45_fu_2059_p2 = (($signed(add_ln700_61_fu_822_p2) < $signed(p_x_V_read_assign_44_fu_2048_p5)) ? 1'b1 : 1'b0);

assign icmp_ln899_46_fu_2086_p2 = (($signed(add_ln700_61_fu_822_p2) < $signed(p_x_V_read_assign_45_fu_2075_p5)) ? 1'b1 : 1'b0);

assign icmp_ln899_47_fu_2113_p2 = (($signed(add_ln700_61_fu_822_p2) < $signed(p_x_V_read_assign_46_fu_2102_p5)) ? 1'b1 : 1'b0);

assign icmp_ln899_48_fu_2140_p2 = (($signed(add_ln700_61_fu_822_p2) < $signed(p_x_V_read_assign_47_fu_2129_p5)) ? 1'b1 : 1'b0);

assign icmp_ln899_49_fu_2167_p2 = (($signed(add_ln700_61_fu_822_p2) < $signed(p_x_V_read_assign_48_fu_2156_p5)) ? 1'b1 : 1'b0);

assign icmp_ln899_4_fu_952_p2 = (($signed(add_ln700_61_fu_822_p2) < $signed(p_x_V_read_assign_4_fu_941_p5)) ? 1'b1 : 1'b0);

assign icmp_ln899_50_fu_2194_p2 = (($signed(add_ln700_61_fu_822_p2) < $signed(p_x_V_read_assign_49_fu_2183_p5)) ? 1'b1 : 1'b0);

assign icmp_ln899_51_fu_2221_p2 = (($signed(add_ln700_61_fu_822_p2) < $signed(p_x_V_read_assign_50_fu_2210_p5)) ? 1'b1 : 1'b0);

assign icmp_ln899_52_fu_2248_p2 = (($signed(add_ln700_61_fu_822_p2) < $signed(p_x_V_read_assign_51_fu_2237_p5)) ? 1'b1 : 1'b0);

assign icmp_ln899_53_fu_2275_p2 = (($signed(add_ln700_61_fu_822_p2) < $signed(p_x_V_read_assign_52_fu_2264_p5)) ? 1'b1 : 1'b0);

assign icmp_ln899_54_fu_2302_p2 = (($signed(add_ln700_61_fu_822_p2) < $signed(p_x_V_read_assign_53_fu_2291_p5)) ? 1'b1 : 1'b0);

assign icmp_ln899_55_fu_2329_p2 = (($signed(add_ln700_61_fu_822_p2) < $signed(p_x_V_read_assign_54_fu_2318_p5)) ? 1'b1 : 1'b0);

assign icmp_ln899_56_fu_2356_p2 = (($signed(add_ln700_61_fu_822_p2) < $signed(p_x_V_read_assign_55_fu_2345_p5)) ? 1'b1 : 1'b0);

assign icmp_ln899_57_fu_2383_p2 = (($signed(add_ln700_61_fu_822_p2) < $signed(p_x_V_read_assign_56_fu_2372_p5)) ? 1'b1 : 1'b0);

assign icmp_ln899_58_fu_2410_p2 = (($signed(add_ln700_61_fu_822_p2) < $signed(p_x_V_read_assign_57_fu_2399_p5)) ? 1'b1 : 1'b0);

assign icmp_ln899_59_fu_2437_p2 = (($signed(add_ln700_61_fu_822_p2) < $signed(p_x_V_read_assign_58_fu_2426_p5)) ? 1'b1 : 1'b0);

assign icmp_ln899_5_fu_979_p2 = (($signed(add_ln700_61_fu_822_p2) < $signed(p_x_V_read_assign_5_fu_968_p5)) ? 1'b1 : 1'b0);

assign icmp_ln899_60_fu_2464_p2 = (($signed(add_ln700_61_fu_822_p2) < $signed(p_x_V_read_assign_59_fu_2453_p5)) ? 1'b1 : 1'b0);

assign icmp_ln899_61_fu_2491_p2 = (($signed(add_ln700_61_fu_822_p2) < $signed(p_x_V_read_assign_60_fu_2480_p5)) ? 1'b1 : 1'b0);

assign icmp_ln899_62_fu_2518_p2 = (($signed(add_ln700_61_fu_822_p2) < $signed(p_x_V_read_assign_61_fu_2507_p5)) ? 1'b1 : 1'b0);

assign icmp_ln899_6_fu_1006_p2 = (($signed(add_ln700_61_fu_822_p2) < $signed(p_x_V_read_assign_6_fu_995_p5)) ? 1'b1 : 1'b0);

assign icmp_ln899_7_fu_1033_p2 = (($signed(add_ln700_61_fu_822_p2) < $signed(p_x_V_read_assign_7_fu_1022_p5)) ? 1'b1 : 1'b0);

assign icmp_ln899_8_fu_1060_p2 = (($signed(add_ln700_61_fu_822_p2) < $signed(p_x_V_read_assign_8_fu_1049_p5)) ? 1'b1 : 1'b0);

assign icmp_ln899_9_fu_1087_p2 = (($signed(add_ln700_61_fu_822_p2) < $signed(p_x_V_read_assign_9_fu_1076_p5)) ? 1'b1 : 1'b0);

assign icmp_ln899_fu_844_p2 = (($signed(add_ln700_61_fu_822_p2) < $signed(p_x_V_read_assign_fu_833_p5)) ? 1'b1 : 1'b0);

assign inElem_V_1_fu_642_p12 = sf_1_fu_460[3:0];

assign inputBuf_0_V_fu_670_p1 = in_V_V_TDATA[5:0];

assign nf_1_fu_782_p3 = ((icmp_ln301_fu_776_p2[0:0] === 1'b1) ? 32'd0 : nf_fu_770_p2);

assign nf_fu_770_p2 = (32'd1 + nf_assign_fu_508);

assign out_V_V_TDATA = tmp_V_fu_3124_p2;

assign ret_V_fu_812_p0 = ret_V_fu_812_p00;

assign ret_V_fu_812_p00 = ap_phi_reg_pp0_iter1_p_Val2_s_reg_542;

assign select_ln271_fu_798_p3 = ((icmp_ln271_reg_3265[0:0] === 1'b1) ? 16'd0 : accu_V_0_0_0_fu_456);

assign sext_ln700_fu_818_p1 = ret_V_fu_812_p2;

assign sf_fu_746_p2 = (32'd1 + sf_1_fu_460);

assign tmp_V_3_fu_736_p1 = weight_V_V_TDATA[5:0];

assign tmp_V_fu_3124_p2 = (add_ln700_60_fu_3118_p2 + zext_ln700_26_fu_2814_p1);

assign trunc_ln142_fu_766_p1 = nf_assign_fu_508[1:0];

assign trunc_ln321_fu_674_p1 = sf_1_fu_460[3:0];

assign xor_ln899_10_fu_1120_p2 = (icmp_ln899_10_fu_1114_p2 ^ 1'd1);

assign xor_ln899_11_fu_1147_p2 = (icmp_ln899_11_fu_1141_p2 ^ 1'd1);

assign xor_ln899_12_fu_1174_p2 = (icmp_ln899_12_fu_1168_p2 ^ 1'd1);

assign xor_ln899_13_fu_1201_p2 = (icmp_ln899_13_fu_1195_p2 ^ 1'd1);

assign xor_ln899_14_fu_1228_p2 = (icmp_ln899_14_fu_1222_p2 ^ 1'd1);

assign xor_ln899_15_fu_1255_p2 = (icmp_ln899_15_fu_1249_p2 ^ 1'd1);

assign xor_ln899_16_fu_1282_p2 = (icmp_ln899_16_fu_1276_p2 ^ 1'd1);

assign xor_ln899_17_fu_1309_p2 = (icmp_ln899_17_fu_1303_p2 ^ 1'd1);

assign xor_ln899_18_fu_1336_p2 = (icmp_ln899_18_fu_1330_p2 ^ 1'd1);

assign xor_ln899_19_fu_1363_p2 = (icmp_ln899_19_fu_1357_p2 ^ 1'd1);

assign xor_ln899_1_fu_877_p2 = (icmp_ln899_1_fu_871_p2 ^ 1'd1);

assign xor_ln899_20_fu_1390_p2 = (icmp_ln899_20_fu_1384_p2 ^ 1'd1);

assign xor_ln899_21_fu_1417_p2 = (icmp_ln899_21_fu_1411_p2 ^ 1'd1);

assign xor_ln899_22_fu_1444_p2 = (icmp_ln899_22_fu_1438_p2 ^ 1'd1);

assign xor_ln899_23_fu_1471_p2 = (icmp_ln899_23_fu_1465_p2 ^ 1'd1);

assign xor_ln899_24_fu_1498_p2 = (icmp_ln899_24_fu_1492_p2 ^ 1'd1);

assign xor_ln899_25_fu_1525_p2 = (icmp_ln899_25_fu_1519_p2 ^ 1'd1);

assign xor_ln899_26_fu_1552_p2 = (icmp_ln899_26_fu_1546_p2 ^ 1'd1);

assign xor_ln899_27_fu_1579_p2 = (icmp_ln899_27_fu_1573_p2 ^ 1'd1);

assign xor_ln899_28_fu_1606_p2 = (icmp_ln899_28_fu_1600_p2 ^ 1'd1);

assign xor_ln899_29_fu_1633_p2 = (icmp_ln899_29_fu_1627_p2 ^ 1'd1);

assign xor_ln899_2_fu_904_p2 = (icmp_ln899_2_fu_898_p2 ^ 1'd1);

assign xor_ln899_30_fu_1660_p2 = (icmp_ln899_30_fu_1654_p2 ^ 1'd1);

assign xor_ln899_31_fu_1687_p2 = (icmp_ln899_31_fu_1681_p2 ^ 1'd1);

assign xor_ln899_32_fu_1714_p2 = (icmp_ln899_32_fu_1708_p2 ^ 1'd1);

assign xor_ln899_33_fu_1741_p2 = (icmp_ln899_33_fu_1735_p2 ^ 1'd1);

assign xor_ln899_34_fu_1768_p2 = (icmp_ln899_34_fu_1762_p2 ^ 1'd1);

assign xor_ln899_35_fu_1795_p2 = (icmp_ln899_35_fu_1789_p2 ^ 1'd1);

assign xor_ln899_36_fu_1822_p2 = (icmp_ln899_36_fu_1816_p2 ^ 1'd1);

assign xor_ln899_37_fu_1849_p2 = (icmp_ln899_37_fu_1843_p2 ^ 1'd1);

assign xor_ln899_38_fu_1876_p2 = (icmp_ln899_38_fu_1870_p2 ^ 1'd1);

assign xor_ln899_39_fu_1903_p2 = (icmp_ln899_39_fu_1897_p2 ^ 1'd1);

assign xor_ln899_3_fu_931_p2 = (icmp_ln899_3_fu_925_p2 ^ 1'd1);

assign xor_ln899_40_fu_1930_p2 = (icmp_ln899_40_fu_1924_p2 ^ 1'd1);

assign xor_ln899_41_fu_1957_p2 = (icmp_ln899_41_fu_1951_p2 ^ 1'd1);

assign xor_ln899_42_fu_1984_p2 = (icmp_ln899_42_fu_1978_p2 ^ 1'd1);

assign xor_ln899_43_fu_2011_p2 = (icmp_ln899_43_fu_2005_p2 ^ 1'd1);

assign xor_ln899_44_fu_2038_p2 = (icmp_ln899_44_fu_2032_p2 ^ 1'd1);

assign xor_ln899_45_fu_2065_p2 = (icmp_ln899_45_fu_2059_p2 ^ 1'd1);

assign xor_ln899_46_fu_2092_p2 = (icmp_ln899_46_fu_2086_p2 ^ 1'd1);

assign xor_ln899_47_fu_2119_p2 = (icmp_ln899_47_fu_2113_p2 ^ 1'd1);

assign xor_ln899_48_fu_2146_p2 = (icmp_ln899_48_fu_2140_p2 ^ 1'd1);

assign xor_ln899_49_fu_2173_p2 = (icmp_ln899_49_fu_2167_p2 ^ 1'd1);

assign xor_ln899_4_fu_958_p2 = (icmp_ln899_4_fu_952_p2 ^ 1'd1);

assign xor_ln899_50_fu_2200_p2 = (icmp_ln899_50_fu_2194_p2 ^ 1'd1);

assign xor_ln899_51_fu_2227_p2 = (icmp_ln899_51_fu_2221_p2 ^ 1'd1);

assign xor_ln899_52_fu_2254_p2 = (icmp_ln899_52_fu_2248_p2 ^ 1'd1);

assign xor_ln899_53_fu_2281_p2 = (icmp_ln899_53_fu_2275_p2 ^ 1'd1);

assign xor_ln899_54_fu_2308_p2 = (icmp_ln899_54_fu_2302_p2 ^ 1'd1);

assign xor_ln899_55_fu_2335_p2 = (icmp_ln899_55_fu_2329_p2 ^ 1'd1);

assign xor_ln899_56_fu_2362_p2 = (icmp_ln899_56_fu_2356_p2 ^ 1'd1);

assign xor_ln899_57_fu_2389_p2 = (icmp_ln899_57_fu_2383_p2 ^ 1'd1);

assign xor_ln899_58_fu_2416_p2 = (icmp_ln899_58_fu_2410_p2 ^ 1'd1);

assign xor_ln899_59_fu_2443_p2 = (icmp_ln899_59_fu_2437_p2 ^ 1'd1);

assign xor_ln899_5_fu_985_p2 = (icmp_ln899_5_fu_979_p2 ^ 1'd1);

assign xor_ln899_60_fu_2470_p2 = (icmp_ln899_60_fu_2464_p2 ^ 1'd1);

assign xor_ln899_61_fu_2497_p2 = (icmp_ln899_61_fu_2491_p2 ^ 1'd1);

assign xor_ln899_62_fu_2524_p2 = (icmp_ln899_62_fu_2518_p2 ^ 1'd1);

assign xor_ln899_6_fu_1012_p2 = (icmp_ln899_6_fu_1006_p2 ^ 1'd1);

assign xor_ln899_7_fu_1039_p2 = (icmp_ln899_7_fu_1033_p2 ^ 1'd1);

assign xor_ln899_8_fu_1066_p2 = (icmp_ln899_8_fu_1060_p2 ^ 1'd1);

assign xor_ln899_9_fu_1093_p2 = (icmp_ln899_9_fu_1087_p2 ^ 1'd1);

assign xor_ln899_fu_850_p2 = (icmp_ln899_fu_844_p2 ^ 1'd1);

assign zext_ln142_10_fu_1126_p1 = xor_ln899_10_fu_1120_p2;

assign zext_ln142_11_fu_1153_p1 = xor_ln899_11_fu_1147_p2;

assign zext_ln142_12_fu_1180_p1 = xor_ln899_12_fu_1174_p2;

assign zext_ln142_13_fu_1207_p1 = xor_ln899_13_fu_1201_p2;

assign zext_ln142_14_fu_1234_p1 = xor_ln899_14_fu_1228_p2;

assign zext_ln142_15_fu_1261_p1 = xor_ln899_15_fu_1255_p2;

assign zext_ln142_16_fu_1288_p1 = xor_ln899_16_fu_1282_p2;

assign zext_ln142_17_fu_1315_p1 = xor_ln899_17_fu_1309_p2;

assign zext_ln142_18_fu_1342_p1 = xor_ln899_18_fu_1336_p2;

assign zext_ln142_19_fu_1369_p1 = xor_ln899_19_fu_1363_p2;

assign zext_ln142_1_fu_883_p1 = xor_ln899_1_fu_877_p2;

assign zext_ln142_20_fu_1396_p1 = xor_ln899_20_fu_1390_p2;

assign zext_ln142_21_fu_1423_p1 = xor_ln899_21_fu_1417_p2;

assign zext_ln142_22_fu_1450_p1 = xor_ln899_22_fu_1444_p2;

assign zext_ln142_23_fu_1477_p1 = xor_ln899_23_fu_1471_p2;

assign zext_ln142_24_fu_1504_p1 = xor_ln899_24_fu_1498_p2;

assign zext_ln142_25_fu_1531_p1 = xor_ln899_25_fu_1525_p2;

assign zext_ln142_26_fu_1558_p1 = xor_ln899_26_fu_1552_p2;

assign zext_ln142_27_fu_1585_p1 = xor_ln899_27_fu_1579_p2;

assign zext_ln142_28_fu_1612_p1 = xor_ln899_28_fu_1606_p2;

assign zext_ln142_29_fu_1639_p1 = xor_ln899_29_fu_1633_p2;

assign zext_ln142_2_fu_910_p1 = xor_ln899_2_fu_904_p2;

assign zext_ln142_30_fu_1666_p1 = xor_ln899_30_fu_1660_p2;

assign zext_ln142_31_fu_1693_p1 = xor_ln899_31_fu_1687_p2;

assign zext_ln142_32_fu_1720_p1 = xor_ln899_32_fu_1714_p2;

assign zext_ln142_33_fu_1747_p1 = xor_ln899_33_fu_1741_p2;

assign zext_ln142_34_fu_1774_p1 = xor_ln899_34_fu_1768_p2;

assign zext_ln142_35_fu_1801_p1 = xor_ln899_35_fu_1795_p2;

assign zext_ln142_36_fu_1828_p1 = xor_ln899_36_fu_1822_p2;

assign zext_ln142_37_fu_1855_p1 = xor_ln899_37_fu_1849_p2;

assign zext_ln142_38_fu_1882_p1 = xor_ln899_38_fu_1876_p2;

assign zext_ln142_39_fu_1909_p1 = xor_ln899_39_fu_1903_p2;

assign zext_ln142_3_fu_937_p1 = xor_ln899_3_fu_931_p2;

assign zext_ln142_40_fu_1936_p1 = xor_ln899_40_fu_1930_p2;

assign zext_ln142_41_fu_1963_p1 = xor_ln899_41_fu_1957_p2;

assign zext_ln142_42_fu_1990_p1 = xor_ln899_42_fu_1984_p2;

assign zext_ln142_43_fu_2017_p1 = xor_ln899_43_fu_2011_p2;

assign zext_ln142_44_fu_2044_p1 = xor_ln899_44_fu_2038_p2;

assign zext_ln142_45_fu_2071_p1 = xor_ln899_45_fu_2065_p2;

assign zext_ln142_46_fu_2098_p1 = xor_ln899_46_fu_2092_p2;

assign zext_ln142_47_fu_2125_p1 = xor_ln899_47_fu_2119_p2;

assign zext_ln142_48_fu_2152_p1 = xor_ln899_48_fu_2146_p2;

assign zext_ln142_49_fu_2179_p1 = xor_ln899_49_fu_2173_p2;

assign zext_ln142_4_fu_964_p1 = xor_ln899_4_fu_958_p2;

assign zext_ln142_50_fu_2206_p1 = xor_ln899_50_fu_2200_p2;

assign zext_ln142_51_fu_2233_p1 = xor_ln899_51_fu_2227_p2;

assign zext_ln142_52_fu_2260_p1 = xor_ln899_52_fu_2254_p2;

assign zext_ln142_53_fu_2287_p1 = xor_ln899_53_fu_2281_p2;

assign zext_ln142_54_fu_2314_p1 = xor_ln899_54_fu_2308_p2;

assign zext_ln142_55_fu_2341_p1 = xor_ln899_55_fu_2335_p2;

assign zext_ln142_56_fu_2368_p1 = xor_ln899_56_fu_2362_p2;

assign zext_ln142_57_fu_2395_p1 = xor_ln899_57_fu_2389_p2;

assign zext_ln142_58_fu_2422_p1 = xor_ln899_58_fu_2416_p2;

assign zext_ln142_59_fu_2449_p1 = xor_ln899_59_fu_2443_p2;

assign zext_ln142_5_fu_991_p1 = xor_ln899_5_fu_985_p2;

assign zext_ln142_60_fu_2476_p1 = xor_ln899_60_fu_2470_p2;

assign zext_ln142_61_fu_2503_p1 = xor_ln899_61_fu_2497_p2;

assign zext_ln142_6_fu_1018_p1 = xor_ln899_6_fu_1012_p2;

assign zext_ln142_7_fu_1045_p1 = xor_ln899_7_fu_1039_p2;

assign zext_ln142_8_fu_1072_p1 = xor_ln899_8_fu_1066_p2;

assign zext_ln142_9_fu_1099_p1 = xor_ln899_9_fu_1093_p2;

assign zext_ln142_fu_856_p1 = xor_ln899_fu_850_p2;

assign zext_ln700_10_fu_2642_p1 = add_ln700_11_fu_2636_p2;

assign zext_ln700_11_fu_2658_p1 = add_ln700_13_fu_2652_p2;

assign zext_ln700_12_fu_2668_p1 = add_ln700_14_fu_2662_p2;

assign zext_ln700_13_fu_2678_p1 = add_ln700_15_fu_2672_p2;

assign zext_ln700_14_fu_2688_p1 = add_ln700_16_fu_2682_p2;

assign zext_ln700_15_fu_2698_p1 = add_ln700_17_fu_2692_p2;

assign zext_ln700_16_fu_2708_p1 = add_ln700_18_fu_2702_p2;

assign zext_ln700_17_fu_2718_p1 = add_ln700_19_fu_2712_p2;

assign zext_ln700_18_fu_2728_p1 = add_ln700_20_fu_2722_p2;

assign zext_ln700_19_fu_2738_p1 = add_ln700_21_fu_2732_p2;

assign zext_ln700_1_fu_2546_p1 = add_ln700_1_fu_2540_p2;

assign zext_ln700_20_fu_2748_p1 = add_ln700_22_fu_2742_p2;

assign zext_ln700_21_fu_2758_p1 = add_ln700_23_fu_2752_p2;

assign zext_ln700_22_fu_2768_p1 = add_ln700_24_fu_2762_p2;

assign zext_ln700_23_fu_2778_p1 = add_ln700_25_fu_2772_p2;

assign zext_ln700_24_fu_2788_p1 = add_ln700_26_fu_2782_p2;

assign zext_ln700_25_fu_2798_p1 = add_ln700_27_fu_2792_p2;

assign zext_ln700_26_fu_2814_p1 = add_ln700_29_fu_2808_p2;

assign zext_ln700_27_fu_2824_p1 = add_ln700_30_fu_2818_p2;

assign zext_ln700_28_fu_2834_p1 = add_ln700_31_fu_2828_p2;

assign zext_ln700_29_fu_2844_p1 = add_ln700_32_fu_2838_p2;

assign zext_ln700_2_fu_2556_p1 = add_ln700_2_fu_2550_p2;

assign zext_ln700_30_fu_2854_p1 = add_ln700_33_fu_2848_p2;

assign zext_ln700_31_fu_2864_p1 = add_ln700_34_fu_2858_p2;

assign zext_ln700_32_fu_2874_p1 = add_ln700_35_fu_2868_p2;

assign zext_ln700_33_fu_2884_p1 = add_ln700_36_fu_2878_p2;

assign zext_ln700_34_fu_2894_p1 = add_ln700_37_fu_2888_p2;

assign zext_ln700_35_fu_2904_p1 = add_ln700_38_fu_2898_p2;

assign zext_ln700_36_fu_2914_p1 = add_ln700_39_fu_2908_p2;

assign zext_ln700_37_fu_2924_p1 = add_ln700_40_fu_2918_p2;

assign zext_ln700_38_fu_2934_p1 = add_ln700_41_fu_2928_p2;

assign zext_ln700_39_fu_2944_p1 = add_ln700_42_fu_2938_p2;

assign zext_ln700_3_fu_2566_p1 = add_ln700_3_fu_2560_p2;

assign zext_ln700_40_fu_2954_p1 = add_ln700_43_fu_2948_p2;

assign zext_ln700_41_fu_2964_p1 = add_ln700_44_fu_2958_p2;

assign zext_ln700_42_fu_2974_p1 = add_ln700_45_fu_2968_p2;

assign zext_ln700_43_fu_2984_p1 = add_ln700_46_fu_2978_p2;

assign zext_ln700_44_fu_2994_p1 = add_ln700_47_fu_2988_p2;

assign zext_ln700_45_fu_3004_p1 = add_ln700_48_fu_2998_p2;

assign zext_ln700_46_fu_3014_p1 = add_ln700_49_fu_3008_p2;

assign zext_ln700_47_fu_3024_p1 = add_ln700_50_fu_3018_p2;

assign zext_ln700_48_fu_3034_p1 = add_ln700_51_fu_3028_p2;

assign zext_ln700_49_fu_3044_p1 = add_ln700_52_fu_3038_p2;

assign zext_ln700_4_fu_2582_p1 = add_ln700_5_fu_2576_p2;

assign zext_ln700_50_fu_3054_p1 = add_ln700_53_fu_3048_p2;

assign zext_ln700_51_fu_3064_p1 = add_ln700_54_fu_3058_p2;

assign zext_ln700_52_fu_3074_p1 = add_ln700_55_fu_3068_p2;

assign zext_ln700_53_fu_3084_p1 = add_ln700_56_fu_3078_p2;

assign zext_ln700_54_fu_3094_p1 = add_ln700_57_fu_3088_p2;

assign zext_ln700_55_fu_3104_p1 = add_ln700_58_fu_3098_p2;

assign zext_ln700_56_fu_3114_p1 = add_ln700_59_fu_3108_p2;

assign zext_ln700_5_fu_2592_p1 = add_ln700_6_fu_2586_p2;

assign zext_ln700_6_fu_2602_p1 = add_ln700_7_fu_2596_p2;

assign zext_ln700_7_fu_2612_p1 = add_ln700_8_fu_2606_p2;

assign zext_ln700_8_fu_2622_p1 = add_ln700_9_fu_2616_p2;

assign zext_ln700_9_fu_2632_p1 = add_ln700_10_fu_2626_p2;

assign zext_ln700_fu_2530_p1 = xor_ln899_62_fu_2524_p2;

endmodule //StreamingFCLayer_Batch_2_Matrix_Vector_Activa
