\hypertarget{struct_r_n_g___type_def}{}\section{R\+N\+G\+\_\+\+Type\+Def Struct Reference}
\label{struct_r_n_g___type_def}\index{R\+N\+G\+\_\+\+Type\+Def@{R\+N\+G\+\_\+\+Type\+Def}}


R\+NG.  




{\ttfamily \#include $<$stm32f405xx.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_n_g___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_n_g___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_n_g___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
R\+NG. 

Definition at line 708 of file stm32f405xx.\+h.



\subsection{Field Documentation}
\index{R\+N\+G\+\_\+\+Type\+Def@{R\+N\+G\+\_\+\+Type\+Def}!CR@{CR}}
\index{CR@{CR}!R\+N\+G\+\_\+\+Type\+Def@{R\+N\+G\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{CR}{CR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t CR}\hypertarget{struct_r_n_g___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{}\label{struct_r_n_g___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}
R\+NG control register, Address offset\+: 0x00 

Definition at line 710 of file stm32f405xx.\+h.

\index{R\+N\+G\+\_\+\+Type\+Def@{R\+N\+G\+\_\+\+Type\+Def}!DR@{DR}}
\index{DR@{DR}!R\+N\+G\+\_\+\+Type\+Def@{R\+N\+G\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{DR}{DR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t DR}\hypertarget{struct_r_n_g___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{}\label{struct_r_n_g___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}
R\+NG data register, Address offset\+: 0x08 

Definition at line 712 of file stm32f405xx.\+h.

\index{R\+N\+G\+\_\+\+Type\+Def@{R\+N\+G\+\_\+\+Type\+Def}!SR@{SR}}
\index{SR@{SR}!R\+N\+G\+\_\+\+Type\+Def@{R\+N\+G\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{SR}{SR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t SR}\hypertarget{struct_r_n_g___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{}\label{struct_r_n_g___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}
R\+NG status register, Address offset\+: 0x04 

Definition at line 711 of file stm32f405xx.\+h.



The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
system/include/cmsis/device/\hyperlink{stm32f405xx_8h}{stm32f405xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f407xx_8h}{stm32f407xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f410cx_8h}{stm32f410cx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f410rx_8h}{stm32f410rx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f410tx_8h}{stm32f410tx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f415xx_8h}{stm32f415xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f417xx_8h}{stm32f417xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f427xx_8h}{stm32f427xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f429xx_8h}{stm32f429xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f437xx_8h}{stm32f437xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f439xx_8h}{stm32f439xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f469xx_8h}{stm32f469xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f479xx_8h}{stm32f479xx.\+h}\end{DoxyCompactItemize}
