{"vcs1":{"timestamp_begin":1683064905.556733944, "rt":0.55, "ut":0.28, "st":0.13}}
{"vcselab":{"timestamp_begin":1683064906.178271235, "rt":0.40, "ut":0.24, "st":0.09}}
{"link":{"timestamp_begin":1683064906.638390324, "rt":0.23, "ut":0.08, "st":0.12}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1683064905.187267827}
{"VCS_COMP_START_TIME": 1683064905.187267827}
{"VCS_COMP_END_TIME": 1683064906.941960109}
{"VCS_USER_OPTIONS": "+lint=all -sverilog -debug TuringMachine_test.sv TuringMachine.sv library.sv"}
{"vcs1": {"peak_mem": 341148}}
{"stitch_vcselab": {"peak_mem": 238992}}
