// Seed: 2249346000
module module_0 (
    output tri0 id_0,
    input supply0 id_1,
    input tri0 id_2,
    input uwire id_3,
    output tri0 id_4,
    output tri1 id_5,
    input tri id_6,
    input tri id_7,
    input uwire id_8,
    input tri id_9
    , id_12,
    input supply0 id_10
);
endmodule
module module_1 (
    output uwire id_0,
    output tri0  id_1,
    output tri1  id_2,
    input  tri1  id_3,
    input  tri0  id_4,
    input  wire  id_5,
    input  wire  id_6,
    output wand  id_7,
    output tri   id_8,
    output tri0  id_9
);
  assign id_7 = id_6;
  wire id_11;
  xor (id_1, id_4, id_5, id_6);
  module_0(
      id_2, id_3, id_5, id_3, id_7, id_1, id_6, id_6, id_3, id_6, id_3
  );
endmodule
