Analysis & Synthesis report for DE2_TOP
Thu May 07 09:23:48 2015
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. State Machine - |DE2_TOP|tile_select:ts|prev
 10. State Machine - |DE2_TOP|tile_select:ts|findMinLoop:fml|prev
 11. State Machine - |DE2_TOP|controller:comb_101|prev
 12. State Machine - |DE2_TOP|force_move:fm|prev
 13. State Machine - |DE2_TOP|read_write_tile:rwt|prev
 14. State Machine - |DE2_TOP|read_write_tile:rwt|my_sram_controller:msc|prev
 15. State Machine - |DE2_TOP|placer:pl|prev
 16. State Machine - |DE2_TOP|recieveOrder:comb_7|next
 17. State Machine - |DE2_TOP|recieveOrder:comb_7|prev
 18. State Machine - |DE2_TOP|serialArraySend:comb_6|state
 19. Registers Removed During Synthesis
 20. Removed Registers Triggering Further Register Optimizations
 21. General Register Statistics
 22. Inverted Register Statistics
 23. Multiplexer Restructuring Statistics (Restructuring Performed)
 24. Source assignments for pll_clock:comb_3|pll_clock_altpll_0:altpll_0
 25. Source assignments for pll_clock:comb_3|pll_clock_altpll_0:altpll_0|pll_clock_altpll_0_stdsync_sv6:stdsync2|pll_clock_altpll_0_dffpipe_l2c:dffpipe3
 26. Source assignments for pll_clock:comb_3|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 27. Parameter Settings for User Entity Instance: Top-level Entity: |DE2_TOP
 28. Parameter Settings for User Entity Instance: pll_clock:comb_3|pll_clock_altpll_0:altpll_0|altpll:sd1
 29. Parameter Settings for User Entity Instance: pll_clock:comb_3|altera_reset_controller:rst_controller
 30. Parameter Settings for User Entity Instance: pll_clock:comb_3|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 31. Parameter Settings for User Entity Instance: async_receiver:RX
 32. Parameter Settings for User Entity Instance: async_receiver:RX|BaudTickGen:tickgen
 33. Parameter Settings for User Entity Instance: async_transmitter:TX
 34. Parameter Settings for User Entity Instance: async_transmitter:TX|BaudTickGen:tickgen
 35. Parameter Settings for User Entity Instance: recieveOrder:comb_7
 36. Parameter Settings for User Entity Instance: placer:pl
 37. Parameter Settings for User Entity Instance: read_write_tile:rwt
 38. Parameter Settings for User Entity Instance: read_write_tile:rwt|my_sram_controller:msc
 39. Parameter Settings for User Entity Instance: force_move:fm
 40. Parameter Settings for User Entity Instance: force_move:fm|stack:sta
 41. Parameter Settings for User Entity Instance: tile_select:ts
 42. Parameter Settings for User Entity Instance: tile_select:ts|findMinLoop:fml
 43. Parameter Settings for User Entity Instance: tile_select:ts|findMinLoop:fml|best_tile:comb_1792
 44. Parameter Settings for User Entity Instance: out_adderss:comb_140
 45. Parameter Settings for Inferred Entity Instance: recieveOrder:comb_7|lpm_mult:Mult0
 46. Parameter Settings for Inferred Entity Instance: out_adderss:comb_140|lpm_divide:Mod1
 47. Parameter Settings for Inferred Entity Instance: out_adderss:comb_140|lpm_divide:Mod3
 48. Parameter Settings for Inferred Entity Instance: out_adderss:comb_140|lpm_divide:Div2
 49. Parameter Settings for Inferred Entity Instance: out_adderss:comb_140|lpm_divide:Mod5
 50. Parameter Settings for Inferred Entity Instance: out_adderss:comb_140|lpm_divide:Mod2
 51. Parameter Settings for Inferred Entity Instance: out_adderss:comb_140|lpm_divide:Mod0
 52. Parameter Settings for Inferred Entity Instance: out_adderss:comb_140|lpm_divide:Div0
 53. altpll Parameter Settings by Entity Instance
 54. lpm_mult Parameter Settings by Entity Instance
 55. Port Connectivity Checks: "out_adderss:comb_140"
 56. Port Connectivity Checks: "tile_select:ts"
 57. Port Connectivity Checks: "controller:comb_101"
 58. Port Connectivity Checks: "force_move:fm|stack:sta"
 59. Port Connectivity Checks: "force_move:fm"
 60. Port Connectivity Checks: "placer:pl"
 61. Port Connectivity Checks: "recieveOrder:comb_7"
 62. Port Connectivity Checks: "serialArraySend:comb_6"
 63. Port Connectivity Checks: "async_receiver:RX|BaudTickGen:tickgen"
 64. Port Connectivity Checks: "async_receiver:RX"
 65. Port Connectivity Checks: "pll_clock:comb_3|altera_reset_controller:rst_controller"
 66. Port Connectivity Checks: "pll_clock:comb_3|pll_clock_altpll_0:altpll_0"
 67. Port Connectivity Checks: "pll_clock:comb_3"
 68. Elapsed Time Per Partition
 69. Analysis & Synthesis Messages
 70. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu May 07 09:23:48 2015           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; DE2_TOP                                         ;
; Top-level Entity Name              ; DE2_TOP                                         ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 5,723                                           ;
;     Total combinational functions  ; 4,349                                           ;
;     Dedicated logic registers      ; 1,988                                           ;
; Total registers                    ; 1988                                            ;
; Total pins                         ; 429                                             ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0                                               ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 1                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; DE2_TOP            ; DE2_TOP            ;
; Family name                                                                ; Cyclone II         ; Stratix            ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; Off                ; Off                ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                ;
+------------------------------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------------------+-----------+
; File Name with User-Entered Path                           ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                ; Library   ;
+------------------------------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------------------+-----------+
; find_dir.v                                                 ; yes             ; User Verilog HDL File        ; C:/Users/vaio/Desktop/15.2.94 - DE2 random final/find_dir.v                                                 ;           ;
; best_tile.v                                                ; yes             ; User Verilog HDL File        ; C:/Users/vaio/Desktop/15.2.94 - DE2 random final/best_tile.v                                                ;           ;
; pll_clock/synthesis/pll_clock.v                            ; yes             ; User Verilog HDL File        ; C:/Users/vaio/Desktop/15.2.94 - DE2 random final/pll_clock/synthesis/pll_clock.v                            ; pll_clock ;
; pll_clock/synthesis/submodules/altera_reset_controller.v   ; yes             ; User Verilog HDL File        ; C:/Users/vaio/Desktop/15.2.94 - DE2 random final/pll_clock/synthesis/submodules/altera_reset_controller.v   ; pll_clock ;
; pll_clock/synthesis/submodules/altera_reset_synchronizer.v ; yes             ; User Verilog HDL File        ; C:/Users/vaio/Desktop/15.2.94 - DE2 random final/pll_clock/synthesis/submodules/altera_reset_synchronizer.v ; pll_clock ;
; pll_clock/synthesis/submodules/pll_clock_altpll_0.v        ; yes             ; User Verilog HDL File        ; C:/Users/vaio/Desktop/15.2.94 - DE2 random final/pll_clock/synthesis/submodules/pll_clock_altpll_0.v        ; pll_clock ;
; tile_select.v                                              ; yes             ; User Verilog HDL File        ; C:/Users/vaio/Desktop/15.2.94 - DE2 random final/tile_select.v                                              ;           ;
; stack.v                                                    ; yes             ; User Verilog HDL File        ; C:/Users/vaio/Desktop/15.2.94 - DE2 random final/stack.v                                                    ;           ;
; sram_controller.v                                          ; yes             ; User Verilog HDL File        ; C:/Users/vaio/Desktop/15.2.94 - DE2 random final/sram_controller.v                                          ;           ;
; set_tile_force_move.v                                      ; yes             ; User Verilog HDL File        ; C:/Users/vaio/Desktop/15.2.94 - DE2 random final/set_tile_force_move.v                                      ;           ;
; set_dir.v                                                  ; yes             ; User Verilog HDL File        ; C:/Users/vaio/Desktop/15.2.94 - DE2 random final/set_dir.v                                                  ;           ;
; SerialBaudGen.v                                            ; yes             ; User Verilog HDL File        ; C:/Users/vaio/Desktop/15.2.94 - DE2 random final/SerialBaudGen.v                                            ;           ;
; serialArraySend.v                                          ; yes             ; User Verilog HDL File        ; C:/Users/vaio/Desktop/15.2.94 - DE2 random final/serialArraySend.v                                          ;           ;
; recieveOrder.v                                             ; yes             ; User Verilog HDL File        ; C:/Users/vaio/Desktop/15.2.94 - DE2 random final/recieveOrder.v                                             ;           ;
; read_write_tile.v                                          ; yes             ; User Verilog HDL File        ; C:/Users/vaio/Desktop/15.2.94 - DE2 random final/read_write_tile.v                                          ;           ;
; placer.v                                                   ; yes             ; User Verilog HDL File        ; C:/Users/vaio/Desktop/15.2.94 - DE2 random final/placer.v                                                   ;           ;
; out_address.v                                              ; yes             ; User Verilog HDL File        ; C:/Users/vaio/Desktop/15.2.94 - DE2 random final/out_address.v                                              ;           ;
; force_move.v                                               ; yes             ; User Verilog HDL File        ; C:/Users/vaio/Desktop/15.2.94 - DE2 random final/force_move.v                                               ;           ;
; controller.v                                               ; yes             ; User Verilog HDL File        ; C:/Users/vaio/Desktop/15.2.94 - DE2 random final/controller.v                                               ;           ;
; findMinLoop.v                                              ; yes             ; User Verilog HDL File        ; C:/Users/vaio/Desktop/15.2.94 - DE2 random final/findMinLoop.v                                              ;           ;
; de2_top.v                                                  ; yes             ; Auto-Found Verilog HDL File  ; C:/Users/vaio/Desktop/15.2.94 - DE2 random final/de2_top.v                                                  ;           ;
; altpll.tdf                                                 ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf                                                ;           ;
; aglobal130.inc                                             ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc                                            ;           ;
; stratix_pll.inc                                            ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_pll.inc                                           ;           ;
; stratixii_pll.inc                                          ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratixii_pll.inc                                         ;           ;
; cycloneii_pll.inc                                          ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/cycloneii_pll.inc                                         ;           ;
; lpm_mult.tdf                                               ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf                                              ;           ;
; lpm_add_sub.inc                                            ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.inc                                           ;           ;
; multcore.inc                                               ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.inc                                              ;           ;
; bypassff.inc                                               ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/bypassff.inc                                              ;           ;
; altshift.inc                                               ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift.inc                                              ;           ;
; multcore.tdf                                               ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.tdf                                              ;           ;
; csa_add.inc                                                ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/csa_add.inc                                               ;           ;
; mpar_add.inc                                               ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.inc                                              ;           ;
; muleabz.inc                                                ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/muleabz.inc                                               ;           ;
; mul_lfrg.inc                                               ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/mul_lfrg.inc                                              ;           ;
; mul_boothc.inc                                             ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/mul_boothc.inc                                            ;           ;
; alt_ded_mult.inc                                           ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_ded_mult.inc                                          ;           ;
; alt_ded_mult_y.inc                                         ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_ded_mult_y.inc                                        ;           ;
; dffpipe.inc                                                ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/dffpipe.inc                                               ;           ;
; mpar_add.tdf                                               ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf                                              ;           ;
; lpm_add_sub.tdf                                            ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf                                           ;           ;
; addcore.inc                                                ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/addcore.inc                                               ;           ;
; look_add.inc                                               ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/look_add.inc                                              ;           ;
; alt_stratix_add_sub.inc                                    ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                   ;           ;
; db/add_sub_pah.tdf                                         ; yes             ; Auto-Generated Megafunction  ; C:/Users/vaio/Desktop/15.2.94 - DE2 random final/db/add_sub_pah.tdf                                         ;           ;
; db/add_sub_4ch.tdf                                         ; yes             ; Auto-Generated Megafunction  ; C:/Users/vaio/Desktop/15.2.94 - DE2 random final/db/add_sub_4ch.tdf                                         ;           ;
; altshift.tdf                                               ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift.tdf                                              ;           ;
; lpm_divide.tdf                                             ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_divide.tdf                                            ;           ;
; abs_divider.inc                                            ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/abs_divider.inc                                           ;           ;
; sign_div_unsign.inc                                        ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sign_div_unsign.inc                                       ;           ;
; db/lpm_divide_i6m.tdf                                      ; yes             ; Auto-Generated Megafunction  ; C:/Users/vaio/Desktop/15.2.94 - DE2 random final/db/lpm_divide_i6m.tdf                                      ;           ;
; db/sign_div_unsign_plh.tdf                                 ; yes             ; Auto-Generated Megafunction  ; C:/Users/vaio/Desktop/15.2.94 - DE2 random final/db/sign_div_unsign_plh.tdf                                 ;           ;
; db/alt_u_div_k2f.tdf                                       ; yes             ; Auto-Generated Megafunction  ; C:/Users/vaio/Desktop/15.2.94 - DE2 random final/db/alt_u_div_k2f.tdf                                       ;           ;
; db/add_sub_lkc.tdf                                         ; yes             ; Auto-Generated Megafunction  ; C:/Users/vaio/Desktop/15.2.94 - DE2 random final/db/add_sub_lkc.tdf                                         ;           ;
; db/add_sub_mkc.tdf                                         ; yes             ; Auto-Generated Megafunction  ; C:/Users/vaio/Desktop/15.2.94 - DE2 random final/db/add_sub_mkc.tdf                                         ;           ;
; db/lpm_divide_h6m.tdf                                      ; yes             ; Auto-Generated Megafunction  ; C:/Users/vaio/Desktop/15.2.94 - DE2 random final/db/lpm_divide_h6m.tdf                                      ;           ;
; db/sign_div_unsign_olh.tdf                                 ; yes             ; Auto-Generated Megafunction  ; C:/Users/vaio/Desktop/15.2.94 - DE2 random final/db/sign_div_unsign_olh.tdf                                 ;           ;
; db/alt_u_div_i2f.tdf                                       ; yes             ; Auto-Generated Megafunction  ; C:/Users/vaio/Desktop/15.2.94 - DE2 random final/db/alt_u_div_i2f.tdf                                       ;           ;
; db/lpm_divide_eem.tdf                                      ; yes             ; Auto-Generated Megafunction  ; C:/Users/vaio/Desktop/15.2.94 - DE2 random final/db/lpm_divide_eem.tdf                                      ;           ;
; db/lpm_divide_fem.tdf                                      ; yes             ; Auto-Generated Megafunction  ; C:/Users/vaio/Desktop/15.2.94 - DE2 random final/db/lpm_divide_fem.tdf                                      ;           ;
+------------------------------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------------------+-----------+


+-------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                 ;
+---------------------------------------------+---------------------------------------------------------------+
; Resource                                    ; Usage                                                         ;
+---------------------------------------------+---------------------------------------------------------------+
; Estimated Total logic elements              ; 5,723                                                         ;
;                                             ;                                                               ;
; Total combinational functions               ; 4349                                                          ;
; Logic element usage by number of LUT inputs ;                                                               ;
;     -- 4 input functions                    ; 1959                                                          ;
;     -- 3 input functions                    ; 1077                                                          ;
;     -- <=2 input functions                  ; 1313                                                          ;
;                                             ;                                                               ;
; Logic elements by mode                      ;                                                               ;
;     -- normal mode                          ; 3276                                                          ;
;     -- arithmetic mode                      ; 1073                                                          ;
;                                             ;                                                               ;
; Total registers                             ; 1988                                                          ;
;     -- Dedicated logic registers            ; 1988                                                          ;
;     -- I/O registers                        ; 0                                                             ;
;                                             ;                                                               ;
; I/O pins                                    ; 429                                                           ;
; Embedded Multiplier 9-bit elements          ; 0                                                             ;
; Total PLLs                                  ; 1                                                             ;
;     -- PLLs                                 ; 1                                                             ;
;                                             ;                                                               ;
; Maximum fan-out node                        ; pll_clock:comb_3|pll_clock_altpll_0:altpll_0|altpll:sd1|_clk0 ;
; Maximum fan-out                             ; 1988                                                          ;
; Total fan-out                               ; 19415                                                         ;
; Average fan-out                             ; 2.87                                                          ;
+---------------------------------------------+---------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                        ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                 ; Library Name ;
+---------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |DE2_TOP                                          ; 4349 (96)         ; 1988 (0)     ; 0           ; 0            ; 0       ; 0         ; 429  ; 0            ; |DE2_TOP                                                                                                                                            ; work         ;
;    |async_receiver:RX|                            ; 43 (21)           ; 42 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|async_receiver:RX                                                                                                                          ; work         ;
;       |BaudTickGen:tickgen|                       ; 22 (22)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|async_receiver:RX|BaudTickGen:tickgen                                                                                                      ; work         ;
;    |async_transmitter:TX|                         ; 43 (22)           ; 32 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|async_transmitter:TX                                                                                                                       ; work         ;
;       |BaudTickGen:tickgen|                       ; 21 (21)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|async_transmitter:TX|BaudTickGen:tickgen                                                                                                   ; work         ;
;    |controller:comb_101|                          ; 24 (24)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|controller:comb_101                                                                                                                        ; work         ;
;    |force_move:fm|                                ; 1125 (150)        ; 1362 (75)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|force_move:fm                                                                                                                              ; work         ;
;       |set_tile_force_move:comb_693|              ; 33 (33)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|force_move:fm|set_tile_force_move:comb_693                                                                                                 ; work         ;
;       |stack:sta|                                 ; 942 (942)         ; 1287 (1287)  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|force_move:fm|stack:sta                                                                                                                    ; work         ;
;    |out_adderss:comb_140|                         ; 1377 (78)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|out_adderss:comb_140                                                                                                                       ; work         ;
;       |lpm_divide:Div0|                           ; 159 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|out_adderss:comb_140|lpm_divide:Div0                                                                                                       ; work         ;
;          |lpm_divide_fem:auto_generated|          ; 159 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|out_adderss:comb_140|lpm_divide:Div0|lpm_divide_fem:auto_generated                                                                         ; work         ;
;             |sign_div_unsign_plh:divider|         ; 159 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|out_adderss:comb_140|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider                                             ; work         ;
;                |alt_u_div_k2f:divider|            ; 159 (159)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|out_adderss:comb_140|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider                       ; work         ;
;       |lpm_divide:Div2|                           ; 109 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|out_adderss:comb_140|lpm_divide:Div2                                                                                                       ; work         ;
;          |lpm_divide_eem:auto_generated|          ; 109 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|out_adderss:comb_140|lpm_divide:Div2|lpm_divide_eem:auto_generated                                                                         ; work         ;
;             |sign_div_unsign_olh:divider|         ; 109 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|out_adderss:comb_140|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider                                             ; work         ;
;                |alt_u_div_i2f:divider|            ; 109 (109)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|out_adderss:comb_140|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider                       ; work         ;
;       |lpm_divide:Mod0|                           ; 163 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|out_adderss:comb_140|lpm_divide:Mod0                                                                                                       ; work         ;
;          |lpm_divide_i6m:auto_generated|          ; 163 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|out_adderss:comb_140|lpm_divide:Mod0|lpm_divide_i6m:auto_generated                                                                         ; work         ;
;             |sign_div_unsign_plh:divider|         ; 163 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|out_adderss:comb_140|lpm_divide:Mod0|lpm_divide_i6m:auto_generated|sign_div_unsign_plh:divider                                             ; work         ;
;                |alt_u_div_k2f:divider|            ; 163 (163)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|out_adderss:comb_140|lpm_divide:Mod0|lpm_divide_i6m:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider                       ; work         ;
;       |lpm_divide:Mod1|                           ; 181 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|out_adderss:comb_140|lpm_divide:Mod1                                                                                                       ; work         ;
;          |lpm_divide_i6m:auto_generated|          ; 181 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|out_adderss:comb_140|lpm_divide:Mod1|lpm_divide_i6m:auto_generated                                                                         ; work         ;
;             |sign_div_unsign_plh:divider|         ; 181 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|out_adderss:comb_140|lpm_divide:Mod1|lpm_divide_i6m:auto_generated|sign_div_unsign_plh:divider                                             ; work         ;
;                |alt_u_div_k2f:divider|            ; 181 (181)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|out_adderss:comb_140|lpm_divide:Mod1|lpm_divide_i6m:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider                       ; work         ;
;       |lpm_divide:Mod2|                           ; 441 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|out_adderss:comb_140|lpm_divide:Mod2                                                                                                       ; work         ;
;          |lpm_divide_i6m:auto_generated|          ; 441 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|out_adderss:comb_140|lpm_divide:Mod2|lpm_divide_i6m:auto_generated                                                                         ; work         ;
;             |sign_div_unsign_plh:divider|         ; 441 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|out_adderss:comb_140|lpm_divide:Mod2|lpm_divide_i6m:auto_generated|sign_div_unsign_plh:divider                                             ; work         ;
;                |alt_u_div_k2f:divider|            ; 441 (441)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|out_adderss:comb_140|lpm_divide:Mod2|lpm_divide_i6m:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider                       ; work         ;
;       |lpm_divide:Mod3|                           ; 112 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|out_adderss:comb_140|lpm_divide:Mod3                                                                                                       ; work         ;
;          |lpm_divide_h6m:auto_generated|          ; 112 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|out_adderss:comb_140|lpm_divide:Mod3|lpm_divide_h6m:auto_generated                                                                         ; work         ;
;             |sign_div_unsign_olh:divider|         ; 112 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|out_adderss:comb_140|lpm_divide:Mod3|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider                                             ; work         ;
;                |alt_u_div_i2f:divider|            ; 112 (112)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|out_adderss:comb_140|lpm_divide:Mod3|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider                       ; work         ;
;       |lpm_divide:Mod5|                           ; 134 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|out_adderss:comb_140|lpm_divide:Mod5                                                                                                       ; work         ;
;          |lpm_divide_h6m:auto_generated|          ; 134 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|out_adderss:comb_140|lpm_divide:Mod5|lpm_divide_h6m:auto_generated                                                                         ; work         ;
;             |sign_div_unsign_olh:divider|         ; 134 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|out_adderss:comb_140|lpm_divide:Mod5|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider                                             ; work         ;
;                |alt_u_div_i2f:divider|            ; 134 (134)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|out_adderss:comb_140|lpm_divide:Mod5|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider                       ; work         ;
;    |placer:pl|                                    ; 231 (231)         ; 95 (95)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|placer:pl                                                                                                                                  ; work         ;
;    |pll_clock:comb_3|                             ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|pll_clock:comb_3                                                                                                                           ; pll_clock    ;
;       |pll_clock_altpll_0:altpll_0|               ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|pll_clock:comb_3|pll_clock_altpll_0:altpll_0                                                                                               ; pll_clock    ;
;          |altpll:sd1|                             ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|pll_clock:comb_3|pll_clock_altpll_0:altpll_0|altpll:sd1                                                                                    ; work         ;
;    |read_write_tile:rwt|                          ; 254 (33)          ; 47 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|read_write_tile:rwt                                                                                                                        ; work         ;
;       |my_sram_controller:msc|                    ; 221 (221)         ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|read_write_tile:rwt|my_sram_controller:msc                                                                                                 ; work         ;
;    |recieveOrder:comb_7|                          ; 122 (107)         ; 41 (41)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|recieveOrder:comb_7                                                                                                                        ; work         ;
;       |lpm_mult:Mult0|                            ; 15 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|recieveOrder:comb_7|lpm_mult:Mult0                                                                                                         ; work         ;
;          |multcore:mult_core|                     ; 15 (9)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|recieveOrder:comb_7|lpm_mult:Mult0|multcore:mult_core                                                                                      ; work         ;
;             |mpar_add:padder|                     ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|recieveOrder:comb_7|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                      ; work         ;
;                |lpm_add_sub:adder[0]|             ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|recieveOrder:comb_7|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                 ; work         ;
;                   |add_sub_pah:auto_generated|    ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|recieveOrder:comb_7|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_pah:auto_generated                      ; work         ;
;                |mpar_add:sub_par_add|             ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|recieveOrder:comb_7|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                 ; work         ;
;                   |lpm_add_sub:adder[0]|          ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|recieveOrder:comb_7|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                            ; work         ;
;                      |add_sub_4ch:auto_generated| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|recieveOrder:comb_7|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_4ch:auto_generated ; work         ;
;    |serialArraySend:comb_6|                       ; 70 (70)           ; 51 (51)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|serialArraySend:comb_6                                                                                                                     ; work         ;
;    |tile_select:ts|                               ; 964 (114)         ; 305 (127)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|tile_select:ts                                                                                                                             ; work         ;
;       |findMinLoop:fml|                           ; 850 (633)         ; 178 (178)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|tile_select:ts|findMinLoop:fml                                                                                                             ; work         ;
;          |best_tile:comb_1792|                    ; 184 (184)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|tile_select:ts|findMinLoop:fml|best_tile:comb_1792                                                                                         ; work         ;
;          |find_dir:find_dir_DR1|                  ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|tile_select:ts|findMinLoop:fml|find_dir:find_dir_DR1                                                                                       ; work         ;
;          |find_dir:find_dir_DR2|                  ; 13 (13)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|tile_select:ts|findMinLoop:fml|find_dir:find_dir_DR2                                                                                       ; work         ;
;          |set_dir:comb_221|                       ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|tile_select:ts|findMinLoop:fml|set_dir:comb_221                                                                                            ; work         ;
+---------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                             ;
+--------+-------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------+------------------------------------------+
; Vendor ; IP Core Name            ; Version ; Release Date ; License Type ; Entity Instance                                                                                             ; IP Include File                          ;
+--------+-------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------+------------------------------------------+
; Altera ; altpll                  ; 13.0    ; N/A          ; N/A          ; |DE2_TOP|pll_clock:comb_3|pll_clock_altpll_0:altpll_0                                                       ; pll_clock/synthesis/../../pll_clock.qsys ;
; Altera ; altera_reset_controller ; 13.0    ; N/A          ; N/A          ; |DE2_TOP|pll_clock:comb_3|altera_reset_controller:rst_controller                                            ; pll_clock/synthesis/../../pll_clock.qsys ;
; Altera ; altpll                  ; 13.0    ; N/A          ; N/A          ; |DE2_TOP|pll_clock:comb_3|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ; pll_clock/synthesis/../../pll_clock.qsys ;
+--------+-------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------+------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE2_TOP|tile_select:ts|prev                                                                                                                                                                                                                                                                                            ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Name         ; prev.0010100 ; prev.0010011 ; prev.0010010 ; prev.0010001 ; prev.0010000 ; prev.0001111 ; prev.0001110 ; prev.0001101 ; prev.0001100 ; prev.0001011 ; prev.0001010 ; prev.0001001 ; prev.0001000 ; prev.0000111 ; prev.0000110 ; prev.0000101 ; prev.0000100 ; prev.0000011 ; prev.0000010 ; prev.0000001 ; prev.0000000 ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; prev.0000000 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; prev.0000001 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 1            ;
; prev.0000010 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 1            ;
; prev.0000011 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 1            ;
; prev.0000100 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 1            ;
; prev.0000101 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; prev.0000110 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; prev.0000111 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; prev.0001000 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; prev.0001001 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; prev.0001010 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; prev.0001011 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; prev.0001100 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; prev.0001101 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; prev.0001110 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; prev.0001111 ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; prev.0010000 ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; prev.0010001 ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; prev.0010010 ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; prev.0010011 ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; prev.0010100 ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE2_TOP|tile_select:ts|findMinLoop:fml|prev                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+
; Name          ; prev.00110100 ; prev.00110011 ; prev.00110010 ; prev.00110001 ; prev.00110000 ; prev.00101111 ; prev.00101110 ; prev.00101101 ; prev.00101100 ; prev.00101011 ; prev.00101010 ; prev.00101001 ; prev.00101000 ; prev.00100111 ; prev.00100110 ; prev.00100101 ; prev.00100100 ; prev.00100011 ; prev.00100010 ; prev.00100001 ; prev.00100000 ; prev.00011111 ; prev.00011110 ; prev.00011101 ; prev.00011100 ; prev.00011011 ; prev.00011010 ; prev.00011001 ; prev.00011000 ; prev.00010111 ; prev.00010110 ; prev.00010101 ; prev.00010100 ; prev.00010011 ; prev.00010010 ; prev.00010001 ; prev.00010000 ; prev.00001111 ; prev.00001110 ; prev.00001101 ; prev.00001100 ; prev.00001011 ; prev.00001010 ; prev.00001001 ; prev.00001000 ; prev.00000111 ; prev.00000110 ; prev.00000101 ; prev.00000100 ; prev.00000011 ; prev.00000010 ; prev.00000001 ; prev.00000000 ;
+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+
; prev.00000000 ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ;
; prev.00000001 ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 1             ;
; prev.00000010 ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 1             ;
; prev.00000011 ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 1             ;
; prev.00000100 ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 1             ;
; prev.00000101 ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 1             ;
; prev.00000110 ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ;
; prev.00000111 ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ;
; prev.00001000 ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ;
; prev.00001001 ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ;
; prev.00001010 ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ;
; prev.00001011 ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ;
; prev.00001100 ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ;
; prev.00001101 ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ;
; prev.00001110 ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ;
; prev.00001111 ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ;
; prev.00010000 ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ;
; prev.00010001 ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ;
; prev.00010010 ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ;
; prev.00010011 ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ;
; prev.00010100 ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ;
; prev.00010101 ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ;
; prev.00010110 ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ;
; prev.00010111 ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ;
; prev.00011000 ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ;
; prev.00011001 ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ;
; prev.00011010 ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ;
; prev.00011011 ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ;
; prev.00011100 ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ;
; prev.00011101 ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ;
; prev.00011110 ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ;
; prev.00011111 ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ;
; prev.00100000 ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ;
; prev.00100001 ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ;
; prev.00100010 ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ;
; prev.00100011 ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ;
; prev.00100100 ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ;
; prev.00100101 ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ;
; prev.00100110 ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ;
; prev.00100111 ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ;
; prev.00101000 ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ;
; prev.00101001 ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ;
; prev.00101010 ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ;
; prev.00101011 ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ;
; prev.00101100 ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ;
; prev.00101101 ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ;
; prev.00101110 ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ;
; prev.00101111 ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ;
; prev.00110000 ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ;
; prev.00110001 ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ;
; prev.00110010 ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ;
; prev.00110011 ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ;
; prev.00110100 ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ;
+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE2_TOP|controller:comb_101|prev                                                                                                                                                               ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; prev.001101 ; prev.001100 ; prev.001011 ; prev.001010 ; prev.001001 ; prev.001000 ; prev.000111 ; prev.000110 ; prev.000101 ; prev.000100 ; prev.000011 ; prev.000010 ; prev.000000 ; prev.000001 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; prev.000001 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; prev.000000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; prev.000010 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; prev.000011 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; prev.000100 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; prev.000101 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; prev.000110 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; prev.000111 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; prev.001000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; prev.001001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; prev.001010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; prev.001011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; prev.001100 ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; prev.001101 ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE2_TOP|force_move:fm|prev                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Name         ; prev.0100010 ; prev.0100001 ; prev.0100000 ; prev.0011111 ; prev.0011110 ; prev.0011101 ; prev.0011100 ; prev.0011011 ; prev.0011010 ; prev.0011001 ; prev.0011000 ; prev.0010111 ; prev.0010110 ; prev.0010101 ; prev.0010100 ; prev.0010011 ; prev.0010010 ; prev.0010001 ; prev.0010000 ; prev.0001111 ; prev.0001110 ; prev.0001101 ; prev.0001100 ; prev.0001011 ; prev.0001010 ; prev.0001001 ; prev.0001000 ; prev.0000111 ; prev.0000110 ; prev.0000101 ; prev.0000100 ; prev.0000011 ; prev.0000010 ; prev.0000001 ; prev.0000000 ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; prev.0000000 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; prev.0000001 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 1            ;
; prev.0000010 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 1            ;
; prev.0000011 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 1            ;
; prev.0000100 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 1            ;
; prev.0000101 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; prev.0000110 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; prev.0000111 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; prev.0001000 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; prev.0001001 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; prev.0001010 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; prev.0001011 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; prev.0001100 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; prev.0001101 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; prev.0001110 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; prev.0001111 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; prev.0010000 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; prev.0010001 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; prev.0010010 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; prev.0010011 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; prev.0010100 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; prev.0010101 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; prev.0010110 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; prev.0010111 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; prev.0011000 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; prev.0011001 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; prev.0011010 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; prev.0011011 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; prev.0011100 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; prev.0011101 ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; prev.0011110 ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; prev.0011111 ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; prev.0100000 ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; prev.0100001 ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; prev.0100010 ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------+
; State Machine - |DE2_TOP|read_write_tile:rwt|prev               ;
+----------+----------+----------+----------+----------+----------+
; Name     ; prev.101 ; prev.100 ; prev.001 ; prev.000 ; prev.011 ;
+----------+----------+----------+----------+----------+----------+
; prev.000 ; 0        ; 0        ; 0        ; 0        ; 0        ;
; prev.001 ; 0        ; 0        ; 1        ; 1        ; 0        ;
; prev.011 ; 0        ; 0        ; 0        ; 1        ; 1        ;
; prev.100 ; 0        ; 1        ; 0        ; 1        ; 0        ;
; prev.101 ; 1        ; 0        ; 0        ; 1        ; 0        ;
+----------+----------+----------+----------+----------+----------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------+
; State Machine - |DE2_TOP|read_write_tile:rwt|my_sram_controller:msc|prev          ;
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
; Name      ; prev.0110 ; prev.0101 ; prev.0100 ; prev.0011 ; prev.0001 ; prev.0000 ;
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
; prev.0000 ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ;
; prev.0001 ; 0         ; 0         ; 0         ; 0         ; 1         ; 1         ;
; prev.0011 ; 0         ; 0         ; 0         ; 1         ; 0         ; 1         ;
; prev.0100 ; 0         ; 0         ; 1         ; 0         ; 0         ; 1         ;
; prev.0101 ; 0         ; 1         ; 0         ; 0         ; 0         ; 1         ;
; prev.0110 ; 1         ; 0         ; 0         ; 0         ; 0         ; 1         ;
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE2_TOP|placer:pl|prev                                                                                                                                                                   ;
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
; Name      ; prev.1111 ; prev.1110 ; prev.1101 ; prev.1100 ; prev.1011 ; prev.1010 ; prev.1001 ; prev.1000 ; prev.0111 ; prev.0110 ; prev.0101 ; prev.0100 ; prev.0011 ; prev.0010 ; prev.0001 ; prev.0000 ;
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
; prev.0000 ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ;
; prev.0001 ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 1         ;
; prev.0010 ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 1         ;
; prev.0011 ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 1         ;
; prev.0100 ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 1         ;
; prev.0101 ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 1         ;
; prev.0110 ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ;
; prev.0111 ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ;
; prev.1000 ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ;
; prev.1001 ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ;
; prev.1010 ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ;
; prev.1011 ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ;
; prev.1100 ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ;
; prev.1101 ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ;
; prev.1110 ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ;
; prev.1111 ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ;
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE2_TOP|recieveOrder:comb_7|next                                                                     ;
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
; Name      ; next.0111 ; next.0110 ; next.0101 ; next.0100 ; next.0011 ; next.0010 ; next.0001 ; next.0000 ; next.1000 ;
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
; next.0000 ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ;
; next.0001 ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 1         ; 0         ;
; next.0010 ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 1         ; 0         ;
; next.0011 ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 1         ; 0         ;
; next.0100 ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 1         ; 0         ;
; next.0101 ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ;
; next.0110 ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ;
; next.0111 ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ;
; next.1000 ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 1         ;
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE2_TOP|recieveOrder:comb_7|prev                                                                     ;
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
; Name      ; prev.0111 ; prev.0110 ; prev.0101 ; prev.0100 ; prev.0011 ; prev.0010 ; prev.0001 ; prev.0000 ; prev.1000 ;
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
; prev.0000 ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ;
; prev.0001 ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 1         ; 0         ;
; prev.0010 ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 1         ; 0         ;
; prev.0011 ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 1         ; 0         ;
; prev.0100 ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 1         ; 0         ;
; prev.0101 ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ;
; prev.0110 ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ;
; prev.0111 ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ;
; prev.1000 ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 1         ;
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+


Encoding Type:  One-Hot
+----------------------------------------------------------------+
; State Machine - |DE2_TOP|serialArraySend:comb_6|state          ;
+------------+------------+------------+------------+------------+
; Name       ; state.0011 ; state.0010 ; state.0001 ; state.0000 ;
+------------+------------+------------+------------+------------+
; state.0000 ; 0          ; 0          ; 0          ; 0          ;
; state.0001 ; 0          ; 0          ; 1          ; 1          ;
; state.0010 ; 0          ; 1          ; 0          ; 1          ;
; state.0011 ; 1          ; 0          ; 0          ; 1          ;
+------------+------------+------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+
; Register name                                                                                                                               ; Reason for Removal                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+
; tile_select:ts|enemy_t[3]                                                                                                                   ; Stuck at GND due to stuck port data_in        ;
; tile_select:ts|our_t[3]                                                                                                                     ; Stuck at GND due to stuck port data_in        ;
; placer:pl|tile[3]                                                                                                                           ; Stuck at GND due to stuck port data_in        ;
; serialArraySend:comb_6|data[7,15,23,31,39,40,42,44..224]                                                                                    ; Stuck at GND due to stuck port data_in        ;
; pll_clock:comb_3|pll_clock_altpll_0:altpll_0|prev_reset                                                                                     ; Stuck at GND due to stuck port data_in        ;
; pll_clock:comb_3|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out  ; Lost fanout                                   ;
; pll_clock:comb_3|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0,1] ; Lost fanout                                   ;
; recieveOrder:comb_7|rel_y[10]                                                                                                               ; Lost fanout                                   ;
; serialArraySend:comb_6|data[37]                                                                                                             ; Merged with serialArraySend:comb_6|data[32]   ;
; serialArraySend:comb_6|data[38]                                                                                                             ; Merged with serialArraySend:comb_6|data[36]   ;
; serialArraySend:comb_6|data[43]                                                                                                             ; Merged with serialArraySend:comb_6|data[41]   ;
; serialArraySend:comb_6|txdData[7]                                                                                                           ; Stuck at GND due to stuck port data_in        ;
; async_transmitter:TX|TxD_shift[7]                                                                                                           ; Stuck at GND due to stuck port data_in        ;
; serialArraySend:comb_6|data[6]                                                                                                              ; Stuck at VCC due to stuck port data_in        ;
; controller:comb_101|prev.000000                                                                                                             ; Lost fanout                                   ;
; tile_select:ts|prev~2                                                                                                                       ; Lost fanout                                   ;
; tile_select:ts|prev~3                                                                                                                       ; Lost fanout                                   ;
; tile_select:ts|prev~4                                                                                                                       ; Lost fanout                                   ;
; tile_select:ts|prev~5                                                                                                                       ; Lost fanout                                   ;
; tile_select:ts|prev~6                                                                                                                       ; Lost fanout                                   ;
; tile_select:ts|prev~7                                                                                                                       ; Lost fanout                                   ;
; tile_select:ts|prev~8                                                                                                                       ; Lost fanout                                   ;
; tile_select:ts|findMinLoop:fml|prev~2                                                                                                       ; Lost fanout                                   ;
; tile_select:ts|findMinLoop:fml|prev~3                                                                                                       ; Lost fanout                                   ;
; tile_select:ts|findMinLoop:fml|prev~4                                                                                                       ; Lost fanout                                   ;
; tile_select:ts|findMinLoop:fml|prev~5                                                                                                       ; Lost fanout                                   ;
; tile_select:ts|findMinLoop:fml|prev~6                                                                                                       ; Lost fanout                                   ;
; tile_select:ts|findMinLoop:fml|prev~7                                                                                                       ; Lost fanout                                   ;
; tile_select:ts|findMinLoop:fml|prev~8                                                                                                       ; Lost fanout                                   ;
; tile_select:ts|findMinLoop:fml|prev~9                                                                                                       ; Lost fanout                                   ;
; controller:comb_101|prev~2                                                                                                                  ; Lost fanout                                   ;
; controller:comb_101|prev~3                                                                                                                  ; Lost fanout                                   ;
; controller:comb_101|prev~4                                                                                                                  ; Lost fanout                                   ;
; controller:comb_101|prev~5                                                                                                                  ; Lost fanout                                   ;
; controller:comb_101|prev~6                                                                                                                  ; Lost fanout                                   ;
; controller:comb_101|prev~7                                                                                                                  ; Lost fanout                                   ;
; force_move:fm|prev~2                                                                                                                        ; Lost fanout                                   ;
; force_move:fm|prev~3                                                                                                                        ; Lost fanout                                   ;
; force_move:fm|prev~4                                                                                                                        ; Lost fanout                                   ;
; force_move:fm|prev~5                                                                                                                        ; Lost fanout                                   ;
; force_move:fm|prev~6                                                                                                                        ; Lost fanout                                   ;
; force_move:fm|prev~7                                                                                                                        ; Lost fanout                                   ;
; force_move:fm|prev~8                                                                                                                        ; Lost fanout                                   ;
; read_write_tile:rwt|prev~2                                                                                                                  ; Lost fanout                                   ;
; read_write_tile:rwt|prev~4                                                                                                                  ; Lost fanout                                   ;
; read_write_tile:rwt|my_sram_controller:msc|prev~2                                                                                           ; Lost fanout                                   ;
; read_write_tile:rwt|my_sram_controller:msc|prev~3                                                                                           ; Lost fanout                                   ;
; read_write_tile:rwt|my_sram_controller:msc|prev~4                                                                                           ; Lost fanout                                   ;
; read_write_tile:rwt|my_sram_controller:msc|prev~5                                                                                           ; Lost fanout                                   ;
; placer:pl|prev~2                                                                                                                            ; Lost fanout                                   ;
; placer:pl|prev~3                                                                                                                            ; Lost fanout                                   ;
; placer:pl|prev~4                                                                                                                            ; Lost fanout                                   ;
; placer:pl|prev~5                                                                                                                            ; Lost fanout                                   ;
; recieveOrder:comb_7|next~2                                                                                                                  ; Lost fanout                                   ;
; recieveOrder:comb_7|next~3                                                                                                                  ; Lost fanout                                   ;
; recieveOrder:comb_7|next~4                                                                                                                  ; Lost fanout                                   ;
; recieveOrder:comb_7|prev~11                                                                                                                 ; Lost fanout                                   ;
; recieveOrder:comb_7|prev~12                                                                                                                 ; Lost fanout                                   ;
; recieveOrder:comb_7|prev~13                                                                                                                 ; Lost fanout                                   ;
; serialArraySend:comb_6|state~5                                                                                                              ; Lost fanout                                   ;
; serialArraySend:comb_6|state~6                                                                                                              ; Lost fanout                                   ;
; serialArraySend:comb_6|state~7                                                                                                              ; Lost fanout                                   ;
; serialArraySend:comb_6|state~8                                                                                                              ; Lost fanout                                   ;
; serialArraySend:comb_6|txdWrite                                                                                                             ; Merged with serialArraySend:comb_6|state.0011 ;
; recieveOrder:comb_7|rel_x[10]                                                                                                               ; Lost fanout                                   ;
; Total Number of Removed Registers = 253                                                                                                     ;                                               ;
+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                       ;
+---------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                           ; Reason for Removal        ; Registers Removed due to This Register                                                                                                      ;
+---------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; pll_clock:comb_3|pll_clock_altpll_0:altpll_0|prev_reset ; Stuck at GND              ; pll_clock:comb_3|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, ;
;                                                         ; due to stuck port data_in ; pll_clock:comb_3|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0],  ;
;                                                         ;                           ; pll_clock:comb_3|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1],  ;
;                                                         ;                           ; async_transmitter:TX|TxD_shift[7], serialArraySend:comb_6|data[6]                                                                           ;
; serialArraySend:comb_6|data[7]                          ; Stuck at GND              ; serialArraySend:comb_6|txdData[7]                                                                                                           ;
;                                                         ; due to stuck port data_in ;                                                                                                                                             ;
+---------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1988  ;
; Number of registers using Synchronous Clear  ; 32    ;
; Number of registers using Synchronous Load   ; 127   ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1649  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; async_receiver:RX|RxD_bit              ; 4       ;
; async_receiver:RX|Filter_cnt[0]        ; 3       ;
; async_receiver:RX|Filter_cnt[1]        ; 3       ;
; async_receiver:RX|RxD_sync[1]          ; 2       ;
; async_receiver:RX|RxD_sync[0]          ; 1       ;
; Total number of inverted registers = 5 ;         ;
+----------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------+
; 3:1                ; 40 bits   ; 80 LEs        ; 40 LEs               ; 40 LEs                 ; Yes        ; |DE2_TOP|tile_select:ts|max_off_x[5]                                 ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |DE2_TOP|placer:pl|last_x[1]                                         ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE2_TOP|async_transmitter:TX|TxD_shift[5]                           ;
; 3:1                ; 40 bits   ; 80 LEs        ; 40 LEs               ; 40 LEs                 ; Yes        ; |DE2_TOP|tile_select:ts|findMinLoop:fml|min_x_1[2]                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE2_TOP|serialArraySend:comb_6|data[19]                             ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |DE2_TOP|serialArraySend:comb_6|data[8]                              ;
; 8:1                ; 8 bits    ; 40 LEs        ; 16 LEs               ; 24 LEs                 ; Yes        ; |DE2_TOP|tile_select:ts|findMinLoop:fml|DR2Y[4]                      ;
; 8:1                ; 8 bits    ; 40 LEs        ; 16 LEs               ; 24 LEs                 ; Yes        ; |DE2_TOP|tile_select:ts|findMinLoop:fml|DR1Y[3]                      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE2_TOP|read_write_tile:rwt|sram_data_in[3]                         ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |DE2_TOP|tile_select:ts|findMinLoop:fml|DR1Y[9]                      ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |DE2_TOP|tile_select:ts|findMinLoop:fml|DR2Y[9]                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE2_TOP|recieveOrder:comb_7|type[0]                                 ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |DE2_TOP|tile_select:ts|findMinLoop:fml|c_y[5]                       ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |DE2_TOP|tile_select:ts|findMinLoop:fml|c_x[4]                       ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE2_TOP|read_write_tile:rwt|sram_data_in[14]                        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE2_TOP|read_write_tile:rwt|sram_data_in[8]                         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE2_TOP|read_write_tile:rwt|sram_data_in[6]                         ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |DE2_TOP|tile_select:ts|findMinLoop:fml|DR1X[9]                      ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |DE2_TOP|tile_select:ts|findMinLoop:fml|DR2X[8]                      ;
; 6:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |DE2_TOP|force_move:fm|stack:sta|sp[5]                               ;
; 8:1                ; 3 bits    ; 15 LEs        ; 12 LEs               ; 3 LEs                  ; Yes        ; |DE2_TOP|serialArraySend:comb_6|txdData[0]                           ;
; 19:1               ; 2 bits    ; 24 LEs        ; 10 LEs               ; 14 LEs                 ; Yes        ; |DE2_TOP|serialArraySend:comb_6|txdData[3]                           ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; Yes        ; |DE2_TOP|placer:pl|tile[1]                                           ;
; 9:1                ; 9 bits    ; 54 LEs        ; 18 LEs               ; 36 LEs                 ; Yes        ; |DE2_TOP|recieveOrder:comb_7|rel_y[3]                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 0 LEs                ; 4 LEs                  ; Yes        ; |DE2_TOP|async_receiver:RX|Filter_cnt[0]                             ;
; 6:1                ; 10 bits   ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |DE2_TOP|recieveOrder:comb_7|rel_x[8]                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |DE2_TOP|tile_select:ts|prev                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |DE2_TOP|tile_select:ts|prev                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |DE2_TOP|tile_select:ts|findMinLoop:fml|prev                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |DE2_TOP|force_move:fm|prev                                          ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |DE2_TOP|tile_select:ts|out_t[0]                                     ;
; 3:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |DE2_TOP|tile_select:ts|out_y[6]                                     ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |DE2_TOP|placer:pl|tile_left[2]                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |DE2_TOP|serialArraySend:comb_6|Mux4                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE2_TOP|tile_select:ts|findMinLoop:fml|set_dir:comb_221|left        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE2_TOP|tile_select:ts|findMinLoop:fml|set_dir:comb_221|left        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |DE2_TOP|tile_select:ts|findMinLoop:fml|DR1_l.011                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |DE2_TOP|tile_select:ts|findMinLoop:fml|DR2_l.010                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |DE2_TOP|tile_select:ts|findMinLoop:fml|DR2_l.001                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |DE2_TOP|tile_select:ts|findMinLoop:fml|best_tile:comb_1792|best_t   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE2_TOP|read_write_tile:rwt|data_out[0]                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE2_TOP|data[10]                                                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |DE2_TOP|placer:pl|tile_down                                         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |DE2_TOP|placer:pl|tile_up                                           ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |DE2_TOP|placer:pl|tile_left                                         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |DE2_TOP|placer:pl|tile_right                                        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |DE2_TOP|sram_data_in[0]                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE2_TOP|placer:pl|tile_down                                         ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |DE2_TOP|tile_select:ts|findMinLoop:fml|DR2X                         ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |DE2_TOP|tile_select:ts|findMinLoop:fml|DR2Y                         ;
; 6:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |DE2_TOP|tile_select:ts|findMinLoop:fml|set_dir:comb_221|down        ;
; 5:1                ; 10 bits   ; 30 LEs        ; 20 LEs               ; 10 LEs                 ; No         ; |DE2_TOP|tile_select:ts|findMinLoop:fml|DR1X                         ;
; 5:1                ; 10 bits   ; 30 LEs        ; 20 LEs               ; 10 LEs                 ; No         ; |DE2_TOP|tile_select:ts|findMinLoop:fml|DR1Y                         ;
; 5:1                ; 10 bits   ; 30 LEs        ; 20 LEs               ; 10 LEs                 ; No         ; |DE2_TOP|force_move:fm|d_in[19]                                      ;
; 5:1                ; 10 bits   ; 30 LEs        ; 20 LEs               ; 10 LEs                 ; No         ; |DE2_TOP|force_move:fm|d_in[1]                                       ;
; 9:1                ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; No         ; |DE2_TOP|tile_select:ts|findMinLoop:fml|find_dir:find_dir_DR2|dir[0] ;
; 11:1               ; 2 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |DE2_TOP|force_move:fm|set_tile_force_move:comb_693|tile_out[0]      ;
; 13:1               ; 2 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE2_TOP|sram_main_addr[0]                                           ;
; 10:1               ; 5 bits    ; 30 LEs        ; 20 LEs               ; 10 LEs                 ; No         ; |DE2_TOP|recieveOrder:comb_7|Selector2                               ;
; 12:1               ; 2 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; No         ; |DE2_TOP|tile_select:ts|findMinLoop:fml|find_dir:find_dir_DR1|dir[1] ;
; 14:1               ; 8 bits    ; 72 LEs        ; 64 LEs               ; 8 LEs                  ; No         ; |DE2_TOP|read_write_tile:rwt|my_sram_controller:msc|sram_addr[6]     ;
; 14:1               ; 9 bits    ; 81 LEs        ; 72 LEs               ; 9 LEs                  ; No         ; |DE2_TOP|read_write_tile:rwt|my_sram_controller:msc|sram_addr[10]    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Source assignments for pll_clock:comb_3|pll_clock_altpll_0:altpll_0 ;
+----------------+-------+------+-------------------------------------+
; Assignment     ; Value ; From ; To                                  ;
+----------------+-------+------+-------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; pfdena_reg                          ;
+----------------+-------+------+-------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pll_clock:comb_3|pll_clock_altpll_0:altpll_0|pll_clock_altpll_0_stdsync_sv6:stdsync2|pll_clock_altpll_0_dffpipe_l2c:dffpipe3 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pll_clock:comb_3|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                     ;
+-------------------+-------+------+----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                 ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |DE2_TOP ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; depth          ; 17    ; Signed Integer                                 ;
; x_width        ; 9     ; Signed Integer                                 ;
; y_width        ; 9     ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_clock:comb_3|pll_clock_altpll_0:altpll_0|altpll:sd1 ;
+-------------------------------+-------------------+--------------------------------------------------+
; Parameter Name                ; Value             ; Type                                             ;
+-------------------------------+-------------------+--------------------------------------------------+
; OPERATION_MODE                ; normal            ; Untyped                                          ;
; PLL_TYPE                      ; AUTO              ; Untyped                                          ;
; LPM_HINT                      ; UNUSED            ; Untyped                                          ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                          ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                          ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                          ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                          ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                   ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                          ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                          ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                          ;
; LOCK_HIGH                     ; 1                 ; Untyped                                          ;
; LOCK_LOW                      ; 1                 ; Untyped                                          ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                          ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                          ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                          ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                          ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                          ;
; SKIP_VCO                      ; OFF               ; Untyped                                          ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                          ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                          ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                          ;
; BANDWIDTH                     ; 0                 ; Untyped                                          ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                          ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                          ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                          ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                          ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                          ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                          ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                          ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                          ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                          ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                          ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                          ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                          ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                          ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                                          ;
; CLK0_MULTIPLY_BY              ; 2                 ; Signed Integer                                   ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                          ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                          ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                          ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                          ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                          ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                          ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                          ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                          ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                                          ;
; CLK0_DIVIDE_BY                ; 5                 ; Signed Integer                                   ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                          ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                          ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                          ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                          ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                          ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                          ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                          ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                          ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                          ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                          ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                          ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                          ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                          ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                          ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                          ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                          ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                          ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                          ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                          ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                          ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                          ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                          ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                          ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                          ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                          ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                   ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                          ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                          ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                          ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                          ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                          ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                          ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                          ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                          ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                          ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                          ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                          ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                          ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                          ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                          ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                          ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                          ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                          ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                          ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                          ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                          ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                          ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                          ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                          ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                          ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                          ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                          ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                          ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                          ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                          ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                          ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                          ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                          ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                          ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                          ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                          ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                          ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                          ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                          ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                          ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                          ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                          ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                          ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                          ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                          ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                          ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                          ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                          ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                          ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                          ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                          ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                          ;
; VCO_MIN                       ; 0                 ; Untyped                                          ;
; VCO_MAX                       ; 0                 ; Untyped                                          ;
; VCO_CENTER                    ; 0                 ; Untyped                                          ;
; PFD_MIN                       ; 0                 ; Untyped                                          ;
; PFD_MAX                       ; 0                 ; Untyped                                          ;
; M_INITIAL                     ; 0                 ; Untyped                                          ;
; M                             ; 0                 ; Untyped                                          ;
; N                             ; 1                 ; Untyped                                          ;
; M2                            ; 1                 ; Untyped                                          ;
; N2                            ; 1                 ; Untyped                                          ;
; SS                            ; 1                 ; Untyped                                          ;
; C0_HIGH                       ; 0                 ; Untyped                                          ;
; C1_HIGH                       ; 0                 ; Untyped                                          ;
; C2_HIGH                       ; 0                 ; Untyped                                          ;
; C3_HIGH                       ; 0                 ; Untyped                                          ;
; C4_HIGH                       ; 0                 ; Untyped                                          ;
; C5_HIGH                       ; 0                 ; Untyped                                          ;
; C6_HIGH                       ; 0                 ; Untyped                                          ;
; C7_HIGH                       ; 0                 ; Untyped                                          ;
; C8_HIGH                       ; 0                 ; Untyped                                          ;
; C9_HIGH                       ; 0                 ; Untyped                                          ;
; C0_LOW                        ; 0                 ; Untyped                                          ;
; C1_LOW                        ; 0                 ; Untyped                                          ;
; C2_LOW                        ; 0                 ; Untyped                                          ;
; C3_LOW                        ; 0                 ; Untyped                                          ;
; C4_LOW                        ; 0                 ; Untyped                                          ;
; C5_LOW                        ; 0                 ; Untyped                                          ;
; C6_LOW                        ; 0                 ; Untyped                                          ;
; C7_LOW                        ; 0                 ; Untyped                                          ;
; C8_LOW                        ; 0                 ; Untyped                                          ;
; C9_LOW                        ; 0                 ; Untyped                                          ;
; C0_INITIAL                    ; 0                 ; Untyped                                          ;
; C1_INITIAL                    ; 0                 ; Untyped                                          ;
; C2_INITIAL                    ; 0                 ; Untyped                                          ;
; C3_INITIAL                    ; 0                 ; Untyped                                          ;
; C4_INITIAL                    ; 0                 ; Untyped                                          ;
; C5_INITIAL                    ; 0                 ; Untyped                                          ;
; C6_INITIAL                    ; 0                 ; Untyped                                          ;
; C7_INITIAL                    ; 0                 ; Untyped                                          ;
; C8_INITIAL                    ; 0                 ; Untyped                                          ;
; C9_INITIAL                    ; 0                 ; Untyped                                          ;
; C0_MODE                       ; BYPASS            ; Untyped                                          ;
; C1_MODE                       ; BYPASS            ; Untyped                                          ;
; C2_MODE                       ; BYPASS            ; Untyped                                          ;
; C3_MODE                       ; BYPASS            ; Untyped                                          ;
; C4_MODE                       ; BYPASS            ; Untyped                                          ;
; C5_MODE                       ; BYPASS            ; Untyped                                          ;
; C6_MODE                       ; BYPASS            ; Untyped                                          ;
; C7_MODE                       ; BYPASS            ; Untyped                                          ;
; C8_MODE                       ; BYPASS            ; Untyped                                          ;
; C9_MODE                       ; BYPASS            ; Untyped                                          ;
; C0_PH                         ; 0                 ; Untyped                                          ;
; C1_PH                         ; 0                 ; Untyped                                          ;
; C2_PH                         ; 0                 ; Untyped                                          ;
; C3_PH                         ; 0                 ; Untyped                                          ;
; C4_PH                         ; 0                 ; Untyped                                          ;
; C5_PH                         ; 0                 ; Untyped                                          ;
; C6_PH                         ; 0                 ; Untyped                                          ;
; C7_PH                         ; 0                 ; Untyped                                          ;
; C8_PH                         ; 0                 ; Untyped                                          ;
; C9_PH                         ; 0                 ; Untyped                                          ;
; L0_HIGH                       ; 1                 ; Untyped                                          ;
; L1_HIGH                       ; 1                 ; Untyped                                          ;
; G0_HIGH                       ; 1                 ; Untyped                                          ;
; G1_HIGH                       ; 1                 ; Untyped                                          ;
; G2_HIGH                       ; 1                 ; Untyped                                          ;
; G3_HIGH                       ; 1                 ; Untyped                                          ;
; E0_HIGH                       ; 1                 ; Untyped                                          ;
; E1_HIGH                       ; 1                 ; Untyped                                          ;
; E2_HIGH                       ; 1                 ; Untyped                                          ;
; E3_HIGH                       ; 1                 ; Untyped                                          ;
; L0_LOW                        ; 1                 ; Untyped                                          ;
; L1_LOW                        ; 1                 ; Untyped                                          ;
; G0_LOW                        ; 1                 ; Untyped                                          ;
; G1_LOW                        ; 1                 ; Untyped                                          ;
; G2_LOW                        ; 1                 ; Untyped                                          ;
; G3_LOW                        ; 1                 ; Untyped                                          ;
; E0_LOW                        ; 1                 ; Untyped                                          ;
; E1_LOW                        ; 1                 ; Untyped                                          ;
; E2_LOW                        ; 1                 ; Untyped                                          ;
; E3_LOW                        ; 1                 ; Untyped                                          ;
; L0_INITIAL                    ; 1                 ; Untyped                                          ;
; L1_INITIAL                    ; 1                 ; Untyped                                          ;
; G0_INITIAL                    ; 1                 ; Untyped                                          ;
; G1_INITIAL                    ; 1                 ; Untyped                                          ;
; G2_INITIAL                    ; 1                 ; Untyped                                          ;
; G3_INITIAL                    ; 1                 ; Untyped                                          ;
; E0_INITIAL                    ; 1                 ; Untyped                                          ;
; E1_INITIAL                    ; 1                 ; Untyped                                          ;
; E2_INITIAL                    ; 1                 ; Untyped                                          ;
; E3_INITIAL                    ; 1                 ; Untyped                                          ;
; L0_MODE                       ; BYPASS            ; Untyped                                          ;
; L1_MODE                       ; BYPASS            ; Untyped                                          ;
; G0_MODE                       ; BYPASS            ; Untyped                                          ;
; G1_MODE                       ; BYPASS            ; Untyped                                          ;
; G2_MODE                       ; BYPASS            ; Untyped                                          ;
; G3_MODE                       ; BYPASS            ; Untyped                                          ;
; E0_MODE                       ; BYPASS            ; Untyped                                          ;
; E1_MODE                       ; BYPASS            ; Untyped                                          ;
; E2_MODE                       ; BYPASS            ; Untyped                                          ;
; E3_MODE                       ; BYPASS            ; Untyped                                          ;
; L0_PH                         ; 0                 ; Untyped                                          ;
; L1_PH                         ; 0                 ; Untyped                                          ;
; G0_PH                         ; 0                 ; Untyped                                          ;
; G1_PH                         ; 0                 ; Untyped                                          ;
; G2_PH                         ; 0                 ; Untyped                                          ;
; G3_PH                         ; 0                 ; Untyped                                          ;
; E0_PH                         ; 0                 ; Untyped                                          ;
; E1_PH                         ; 0                 ; Untyped                                          ;
; E2_PH                         ; 0                 ; Untyped                                          ;
; E3_PH                         ; 0                 ; Untyped                                          ;
; M_PH                          ; 0                 ; Untyped                                          ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                          ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                          ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                          ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                          ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                          ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                          ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                          ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                          ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                          ;
; CLK0_COUNTER                  ; G0                ; Untyped                                          ;
; CLK1_COUNTER                  ; G0                ; Untyped                                          ;
; CLK2_COUNTER                  ; G0                ; Untyped                                          ;
; CLK3_COUNTER                  ; G0                ; Untyped                                          ;
; CLK4_COUNTER                  ; G0                ; Untyped                                          ;
; CLK5_COUNTER                  ; G0                ; Untyped                                          ;
; CLK6_COUNTER                  ; E0                ; Untyped                                          ;
; CLK7_COUNTER                  ; E1                ; Untyped                                          ;
; CLK8_COUNTER                  ; E2                ; Untyped                                          ;
; CLK9_COUNTER                  ; E3                ; Untyped                                          ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                          ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                          ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                          ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                          ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                          ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                          ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                          ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                          ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                          ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                          ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                          ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                          ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                          ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                          ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                          ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                          ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                          ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                          ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                          ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                          ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                          ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                          ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                          ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                          ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                          ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                          ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                          ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                          ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                          ;
; PORT_CLKENA0                  ; PORT_CONNECTIVITY ; Untyped                                          ;
; PORT_CLKENA1                  ; PORT_CONNECTIVITY ; Untyped                                          ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                                          ;
; PORT_CLKENA3                  ; PORT_CONNECTIVITY ; Untyped                                          ;
; PORT_CLKENA4                  ; PORT_CONNECTIVITY ; Untyped                                          ;
; PORT_CLKENA5                  ; PORT_CONNECTIVITY ; Untyped                                          ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                          ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                          ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                          ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                          ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                                          ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                                          ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                                          ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                                          ;
; PORT_CLKBAD0                  ; PORT_CONNECTIVITY ; Untyped                                          ;
; PORT_CLKBAD1                  ; PORT_CONNECTIVITY ; Untyped                                          ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                                          ;
; PORT_CLK1                     ; PORT_UNUSED       ; Untyped                                          ;
; PORT_CLK2                     ; PORT_UNUSED       ; Untyped                                          ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                                          ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                                          ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                                          ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                          ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                          ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                          ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                          ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                                          ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                                          ;
; PORT_SCANDONE                 ; PORT_CONNECTIVITY ; Untyped                                          ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                          ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                          ;
; PORT_ACTIVECLOCK              ; PORT_CONNECTIVITY ; Untyped                                          ;
; PORT_CLKLOSS                  ; PORT_CONNECTIVITY ; Untyped                                          ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                                          ;
; PORT_INCLK0                   ; PORT_CONNECTIVITY ; Untyped                                          ;
; PORT_FBIN                     ; PORT_CONNECTIVITY ; Untyped                                          ;
; PORT_PLLENA                   ; PORT_CONNECTIVITY ; Untyped                                          ;
; PORT_CLKSWITCH                ; PORT_CONNECTIVITY ; Untyped                                          ;
; PORT_ARESET                   ; PORT_CONNECTIVITY ; Untyped                                          ;
; PORT_PFDENA                   ; PORT_CONNECTIVITY ; Untyped                                          ;
; PORT_SCANCLK                  ; PORT_CONNECTIVITY ; Untyped                                          ;
; PORT_SCANACLR                 ; PORT_CONNECTIVITY ; Untyped                                          ;
; PORT_SCANREAD                 ; PORT_CONNECTIVITY ; Untyped                                          ;
; PORT_SCANWRITE                ; PORT_CONNECTIVITY ; Untyped                                          ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                          ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                          ;
; PORT_LOCKED                   ; PORT_CONNECTIVITY ; Untyped                                          ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                          ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                          ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                                          ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                          ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                          ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                          ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                                          ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                          ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                          ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                          ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                          ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                          ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                          ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                          ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                          ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                          ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                          ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                          ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                          ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                          ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                                          ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                          ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                          ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                          ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                          ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                          ;
; DEVICE_FAMILY                 ; Cyclone II        ; Untyped                                          ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                          ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                          ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                   ;
+-------------------------------+-------------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_clock:comb_3|altera_reset_controller:rst_controller ;
+-------------------------+----------+-----------------------------------------------------------------+
; Parameter Name          ; Value    ; Type                                                            ;
+-------------------------+----------+-----------------------------------------------------------------+
; NUM_RESET_INPUTS        ; 1        ; Signed Integer                                                  ;
; OUTPUT_RESET_SYNC_EDGES ; deassert ; String                                                          ;
; SYNC_DEPTH              ; 2        ; Signed Integer                                                  ;
; RESET_REQUEST_PRESENT   ; 0        ; Signed Integer                                                  ;
+-------------------------+----------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_clock:comb_3|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                        ;
; DEPTH          ; 2     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: async_receiver:RX ;
+----------------+----------+------------------------------------+
; Parameter Name ; Value    ; Type                               ;
+----------------+----------+------------------------------------+
; ClkFrequency   ; 20000000 ; Signed Integer                     ;
; Baud           ; 9600     ; Signed Integer                     ;
; Oversampling   ; 8        ; Signed Integer                     ;
+----------------+----------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: async_receiver:RX|BaudTickGen:tickgen ;
+----------------+----------+--------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                   ;
+----------------+----------+--------------------------------------------------------+
; ClkFrequency   ; 20000000 ; Signed Integer                                         ;
; Baud           ; 9600     ; Signed Integer                                         ;
; Oversampling   ; 8        ; Signed Integer                                         ;
+----------------+----------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: async_transmitter:TX ;
+----------------+----------+---------------------------------------+
; Parameter Name ; Value    ; Type                                  ;
+----------------+----------+---------------------------------------+
; ClkFrequency   ; 20000000 ; Signed Integer                        ;
; Baud           ; 9600     ; Signed Integer                        ;
+----------------+----------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: async_transmitter:TX|BaudTickGen:tickgen ;
+----------------+----------+-----------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                      ;
+----------------+----------+-----------------------------------------------------------+
; ClkFrequency   ; 20000000 ; Signed Integer                                            ;
; Baud           ; 9600     ; Signed Integer                                            ;
; Oversampling   ; 1        ; Signed Integer                                            ;
+----------------+----------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: recieveOrder:comb_7 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; x_width        ; 10    ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; Parameter Settings for User Entity Instance: placer:pl ;
+----------------+-------+-------------------------------+
; Parameter Name ; Value ; Type                          ;
+----------------+-------+-------------------------------+
; depth          ; 17    ; Signed Integer                ;
; x_width        ; 9     ; Signed Integer                ;
; y_width        ; 9     ; Signed Integer                ;
+----------------+-------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: read_write_tile:rwt ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; depth          ; 17    ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: read_write_tile:rwt|my_sram_controller:msc ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; depth          ; 17    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: force_move:fm ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; depth          ; 19    ; Signed Integer                    ;
; x_width        ; 9     ; Signed Integer                    ;
; stack_depth    ; 6     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: force_move:fm|stack:sta ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; depth          ; 19    ; Signed Integer                              ;
; stack_depth    ; 6     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tile_select:ts ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; x_width        ; 9     ; Signed Integer                     ;
; depth          ; 19    ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tile_select:ts|findMinLoop:fml ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; depth          ; 19    ; Signed Integer                                     ;
; x_width        ; 9     ; Signed Integer                                     ;
; w_weight       ; 9     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tile_select:ts|findMinLoop:fml|best_tile:comb_1792 ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; x_width        ; 9     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: out_adderss:comb_140 ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; x_w            ; 10    ; Signed Integer                           ;
; depth          ; 21    ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: recieveOrder:comb_7|lpm_mult:Mult0 ;
+------------------------------------------------+------------+-----------------------+
; Parameter Name                                 ; Value      ; Type                  ;
+------------------------------------------------+------------+-----------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE        ;
; LPM_WIDTHA                                     ; 11         ; Untyped               ;
; LPM_WIDTHB                                     ; 5          ; Untyped               ;
; LPM_WIDTHP                                     ; 16         ; Untyped               ;
; LPM_WIDTHR                                     ; 16         ; Untyped               ;
; LPM_WIDTHS                                     ; 1          ; Untyped               ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped               ;
; LPM_PIPELINE                                   ; 0          ; Untyped               ;
; LATENCY                                        ; 0          ; Untyped               ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped               ;
; INPUT_B_IS_CONSTANT                            ; YES        ; Untyped               ;
; USE_EAB                                        ; OFF        ; Untyped               ;
; MAXIMIZE_SPEED                                 ; 6          ; Untyped               ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped               ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped               ;
; CBXI_PARAMETER                                 ; NOTHING    ; Untyped               ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped               ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped               ;
+------------------------------------------------+------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: out_adderss:comb_140|lpm_divide:Mod1 ;
+------------------------+----------------+---------------------------------------------+
; Parameter Name         ; Value          ; Type                                        ;
+------------------------+----------------+---------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                     ;
; LPM_WIDTHD             ; 5              ; Untyped                                     ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                     ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                     ;
; LPM_PIPELINE           ; 0              ; Untyped                                     ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                     ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                     ;
; CBXI_PARAMETER         ; lpm_divide_i6m ; Untyped                                     ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                     ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                     ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                              ;
+------------------------+----------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: out_adderss:comb_140|lpm_divide:Mod3 ;
+------------------------+----------------+---------------------------------------------+
; Parameter Name         ; Value          ; Type                                        ;
+------------------------+----------------+---------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                     ;
; LPM_WIDTHD             ; 4              ; Untyped                                     ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                     ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                     ;
; LPM_PIPELINE           ; 0              ; Untyped                                     ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                     ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                     ;
; CBXI_PARAMETER         ; lpm_divide_h6m ; Untyped                                     ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                     ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                     ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                              ;
+------------------------+----------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: out_adderss:comb_140|lpm_divide:Div2 ;
+------------------------+----------------+---------------------------------------------+
; Parameter Name         ; Value          ; Type                                        ;
+------------------------+----------------+---------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                     ;
; LPM_WIDTHD             ; 4              ; Untyped                                     ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                     ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                     ;
; LPM_PIPELINE           ; 0              ; Untyped                                     ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                     ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                     ;
; CBXI_PARAMETER         ; lpm_divide_eem ; Untyped                                     ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                     ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                     ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                              ;
+------------------------+----------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: out_adderss:comb_140|lpm_divide:Mod5 ;
+------------------------+----------------+---------------------------------------------+
; Parameter Name         ; Value          ; Type                                        ;
+------------------------+----------------+---------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                     ;
; LPM_WIDTHD             ; 4              ; Untyped                                     ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                     ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                     ;
; LPM_PIPELINE           ; 0              ; Untyped                                     ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                     ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                     ;
; CBXI_PARAMETER         ; lpm_divide_h6m ; Untyped                                     ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                     ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                     ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                              ;
+------------------------+----------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: out_adderss:comb_140|lpm_divide:Mod2 ;
+------------------------+----------------+---------------------------------------------+
; Parameter Name         ; Value          ; Type                                        ;
+------------------------+----------------+---------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                     ;
; LPM_WIDTHD             ; 5              ; Untyped                                     ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                     ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                     ;
; LPM_PIPELINE           ; 0              ; Untyped                                     ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                     ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                     ;
; CBXI_PARAMETER         ; lpm_divide_i6m ; Untyped                                     ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                     ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                     ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                              ;
+------------------------+----------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: out_adderss:comb_140|lpm_divide:Mod0 ;
+------------------------+----------------+---------------------------------------------+
; Parameter Name         ; Value          ; Type                                        ;
+------------------------+----------------+---------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                     ;
; LPM_WIDTHD             ; 5              ; Untyped                                     ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                     ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                     ;
; LPM_PIPELINE           ; 0              ; Untyped                                     ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                     ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                     ;
; CBXI_PARAMETER         ; lpm_divide_i6m ; Untyped                                     ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                     ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                     ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                              ;
+------------------------+----------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: out_adderss:comb_140|lpm_divide:Div0 ;
+------------------------+----------------+---------------------------------------------+
; Parameter Name         ; Value          ; Type                                        ;
+------------------------+----------------+---------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                     ;
; LPM_WIDTHD             ; 5              ; Untyped                                     ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                     ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                     ;
; LPM_PIPELINE           ; 0              ; Untyped                                     ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                     ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                     ;
; CBXI_PARAMETER         ; lpm_divide_fem ; Untyped                                     ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                     ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                     ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                              ;
+------------------------+----------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                            ;
+-------------------------------+---------------------------------------------------------+
; Name                          ; Value                                                   ;
+-------------------------------+---------------------------------------------------------+
; Number of entity instances    ; 1                                                       ;
; Entity Instance               ; pll_clock:comb_3|pll_clock_altpll_0:altpll_0|altpll:sd1 ;
;     -- OPERATION_MODE         ; normal                                                  ;
;     -- PLL_TYPE               ; AUTO                                                    ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                  ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                   ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                       ;
;     -- VCO_MULTIPLY_BY        ; 0                                                       ;
;     -- VCO_DIVIDE_BY          ; 0                                                       ;
+-------------------------------+---------------------------------------------------------+


+----------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                             ;
+---------------------------------------+------------------------------------+
; Name                                  ; Value                              ;
+---------------------------------------+------------------------------------+
; Number of entity instances            ; 1                                  ;
; Entity Instance                       ; recieveOrder:comb_7|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 11                                 ;
;     -- LPM_WIDTHB                     ; 5                                  ;
;     -- LPM_WIDTHP                     ; 16                                 ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                 ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                ;
;     -- USE_EAB                        ; OFF                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                 ;
+---------------------------------------+------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "out_adderss:comb_140"                                                                                                                             ;
+-------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                           ;
+-------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; x     ; Input ; Warning  ; Input port expression (10 bits) is smaller than the input port (11 bits) it drives.  Extra input bit(s) "x[10..10]" will be connected to GND.     ;
; y     ; Input ; Warning  ; Input port expression (10 bits) is smaller than the input port (11 bits) it drives.  Extra input bit(s) "y[10..10]" will be connected to GND.     ;
; off_x ; Input ; Warning  ; Input port expression (10 bits) is smaller than the input port (11 bits) it drives.  Extra input bit(s) "off_x[10..10]" will be connected to GND. ;
; off_y ; Input ; Warning  ; Input port expression (10 bits) is smaller than the input port (11 bits) it drives.  Extra input bit(s) "off_y[10..10]" will be connected to GND. ;
+-------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tile_select:ts"                                                                                                           ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                  ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; state ; Output ; Warning  ; Output or bidir port (5 bits) is wider than the port expression (4 bits) it drives; bit(s) "state[4..4]" have no fanouts ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "controller:comb_101"                                                                                                      ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                  ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; state ; Output ; Warning  ; Output or bidir port (6 bits) is wider than the port expression (4 bits) it drives; bit(s) "state[5..4]" have no fanouts ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "force_move:fm|stack:sta"                                                            ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; of   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; uf   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "force_move:fm"                                                                       ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; error ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "placer:pl"                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; error     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; last_type ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "recieveOrder:comb_7"                                                                                                                                                   ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                                               ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rel_x ; Output ; Warning  ; Output or bidir port (11 bits) is wider than the port expression (10 bits) it drives; bit(s) "rel_x[10..10]" have no fanouts                                          ;
; rel_y ; Output ; Warning  ; Output or bidir port (11 bits) is wider than the port expression (10 bits) it drives; bit(s) "rel_y[10..10]" have no fanouts                                          ;
; type  ; Output ; Warning  ; Output or bidir port (2 bits) is smaller than the port expression (8 bits) it drives.  The 6 most-significant bit(s) in the port expression will be connected to GND. ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "serialArraySend:comb_6" ;
+------------------+-------+----------+--------------+
; Port             ; Type  ; Severity ; Details      ;
+------------------+-------+----------+--------------+
; old_data[47..44] ; Input ; Info     ; Stuck at GND ;
; old_data[42]     ; Input ; Info     ; Stuck at GND ;
; old_data[40]     ; Input ; Info     ; Stuck at GND ;
; count[5..3]      ; Input ; Info     ; Stuck at GND ;
; count[2]         ; Input ; Info     ; Stuck at VCC ;
+------------------+-------+----------+--------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "async_receiver:RX|BaudTickGen:tickgen" ;
+--------+-------+----------+---------------------------------------+
; Port   ; Type  ; Severity ; Details                               ;
+--------+-------+----------+---------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                          ;
+--------+-------+----------+---------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "async_receiver:RX"                                                                                                  ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                  ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; RxD_idle        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; RxD_endofpacket ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll_clock:comb_3|altera_reset_controller:rst_controller" ;
+------------+--------+----------+----------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                            ;
+------------+--------+----------+----------------------------------------------------+
; reset_req  ; Output ; Info     ; Explicitly unconnected                             ;
; reset_in1  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in2  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in3  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in4  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in5  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in6  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in7  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in8  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in9  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in10 ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in11 ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in12 ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in13 ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in14 ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in15 ; Input  ; Info     ; Stuck at GND                                       ;
+------------+--------+----------+----------------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "pll_clock:comb_3|pll_clock_altpll_0:altpll_0" ;
+-----------+--------+----------+------------------------------------------+
; Port      ; Type   ; Severity ; Details                                  ;
+-----------+--------+----------+------------------------------------------+
; read      ; Input  ; Info     ; Explicitly unconnected                   ;
; write     ; Input  ; Info     ; Explicitly unconnected                   ;
; address   ; Input  ; Info     ; Explicitly unconnected                   ;
; readdata  ; Output ; Info     ; Explicitly unconnected                   ;
; writedata ; Input  ; Info     ; Explicitly unconnected                   ;
; areset    ; Input  ; Info     ; Explicitly unconnected                   ;
; locked    ; Output ; Info     ; Explicitly unconnected                   ;
; phasedone ; Output ; Info     ; Explicitly unconnected                   ;
+-----------+--------+----------+------------------------------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "pll_clock:comb_3"    ;
+---------------+-------+----------+--------------+
; Port          ; Type  ; Severity ; Details      ;
+---------------+-------+----------+--------------+
; reset_reset_n ; Input ; Info     ; Stuck at VCC ;
+---------------+-------+----------+--------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:15     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu May 07 09:23:29 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_TOP -c DE2_TOP
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file find_dir.v
    Info (12023): Found entity 1: find_dir
Info (12021): Found 1 design units, including 1 entities, in source file best_tile.v
    Info (12023): Found entity 1: best_tile
Info (12021): Found 1 design units, including 1 entities, in source file pll_clock/synthesis/pll_clock.v
    Info (12023): Found entity 1: pll_clock
Info (12021): Found 1 design units, including 1 entities, in source file pll_clock/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller
Info (12021): Found 1 design units, including 1 entities, in source file pll_clock/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer
Info (12021): Found 3 design units, including 3 entities, in source file pll_clock/synthesis/submodules/pll_clock_altpll_0.v
    Info (12023): Found entity 1: pll_clock_altpll_0_dffpipe_l2c
    Info (12023): Found entity 2: pll_clock_altpll_0_stdsync_sv6
    Info (12023): Found entity 3: pll_clock_altpll_0
Info (12021): Found 1 design units, including 1 entities, in source file tile_select.v
    Info (12023): Found entity 1: tile_select
Info (12021): Found 1 design units, including 1 entities, in source file stack.v
    Info (12023): Found entity 1: stack
Info (12021): Found 1 design units, including 1 entities, in source file sram_controller.v
    Info (12023): Found entity 1: my_sram_controller
Info (12021): Found 1 design units, including 1 entities, in source file set_tile_random.v
    Info (12023): Found entity 1: set_tile_random
Info (12021): Found 1 design units, including 1 entities, in source file set_tile_force_move.v
    Info (12023): Found entity 1: set_tile_force_move
Info (12021): Found 1 design units, including 1 entities, in source file set_dir.v
    Info (12023): Found entity 1: set_dir
Info (12021): Found 5 design units, including 5 entities, in source file serialbaudgen.v
    Info (12023): Found entity 1: async_transmitter
    Info (12023): Found entity 2: async_receiver
    Info (12023): Found entity 3: ASSERTION_ERROR
    Info (12023): Found entity 4: BaudTickGen
    Info (12023): Found entity 5: serialEcho
Info (12021): Found 1 design units, including 1 entities, in source file serialarraysend.v
    Info (12023): Found entity 1: serialArraySend
Warning (10463): Verilog HDL Declaration warning at recieveOrder.v(2): "type" is SystemVerilog-2005 keyword
Info (12021): Found 1 design units, including 1 entities, in source file recieveorder.v
    Info (12023): Found entity 1: recieveOrder
Info (12021): Found 1 design units, including 1 entities, in source file read_write_tile.v
    Info (12023): Found entity 1: read_write_tile
Info (12021): Found 1 design units, including 1 entities, in source file random.v
    Info (12023): Found entity 1: random
Info (12021): Found 1 design units, including 1 entities, in source file placer.v
    Info (12023): Found entity 1: placer
Warning (10463): Verilog HDL Declaration warning at out_address.v(4): "type" is SystemVerilog-2005 keyword
Info (12021): Found 1 design units, including 1 entities, in source file out_address.v
    Info (12023): Found entity 1: out_adderss
Info (12021): Found 1 design units, including 1 entities, in source file force_move.v
    Info (12023): Found entity 1: force_move
Info (12021): Found 1 design units, including 1 entities, in source file fifo.v
    Info (12023): Found entity 1: fifo
Info (12021): Found 1 design units, including 1 entities, in source file controller.v
    Info (12023): Found entity 1: controller
Info (12021): Found 1 design units, including 1 entities, in source file bfs.v
    Info (12023): Found entity 1: BFS
Info (12021): Found 1 design units, including 1 entities, in source file findminloop.v
    Info (12023): Found entity 1: findMinLoop
Warning (10236): Verilog HDL Implicit Net warning at force_move.v(288): created implicit net for "of"
Warning (10236): Verilog HDL Implicit Net warning at force_move.v(288): created implicit net for "uf"
Critical Warning (10846): Verilog HDL Instantiation warning at findMinLoop.v(47): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at findMinLoop.v(230): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at random.v(283): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at force_move.v(297): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at BFS.v(285): instance has no name
Warning (12125): Using design file de2_top.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: DE2_TOP
Warning (10236): Verilog HDL Implicit Net warning at de2_top.v(441): created implicit net for "force_end"
Critical Warning (10846): Verilog HDL Instantiation warning at de2_top.v(315): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at de2_top.v(355): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at de2_top.v(356): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at de2_top.v(470): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at de2_top.v(513): instance has no name
Info (12127): Elaborating entity "DE2_TOP" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at de2_top.v(384): truncated value with size 8 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at de2_top.v(518): truncated value with size 32 to match size of target (6)
Warning (10034): Output port "HEX0" at de2_top.v(187) has no driver
Warning (10034): Output port "HEX1" at de2_top.v(188) has no driver
Warning (10034): Output port "HEX2" at de2_top.v(189) has no driver
Warning (10034): Output port "HEX3" at de2_top.v(190) has no driver
Warning (10034): Output port "HEX4" at de2_top.v(191) has no driver
Warning (10034): Output port "HEX5" at de2_top.v(192) has no driver
Warning (10034): Output port "HEX6" at de2_top.v(193) has no driver
Warning (10034): Output port "HEX7" at de2_top.v(194) has no driver
Warning (10034): Output port "DRAM_ADDR" at de2_top.v(206) has no driver
Warning (10034): Output port "FL_ADDR" at de2_top.v(219) has no driver
Warning (10034): Output port "OTG_ADDR" at de2_top.v(234) has no driver
Warning (10034): Output port "VGA_R" at de2_top.v(276) has no driver
Warning (10034): Output port "VGA_G" at de2_top.v(277) has no driver
Warning (10034): Output port "VGA_B" at de2_top.v(278) has no driver
Warning (10034): Output port "IRDA_TXD" at de2_top.v(202) has no driver
Warning (10034): Output port "DRAM_LDQM" at de2_top.v(207) has no driver
Warning (10034): Output port "DRAM_UDQM" at de2_top.v(208) has no driver
Warning (10034): Output port "DRAM_WE_N" at de2_top.v(209) has no driver
Warning (10034): Output port "DRAM_CAS_N" at de2_top.v(210) has no driver
Warning (10034): Output port "DRAM_RAS_N" at de2_top.v(211) has no driver
Warning (10034): Output port "DRAM_CS_N" at de2_top.v(212) has no driver
Warning (10034): Output port "DRAM_BA_0" at de2_top.v(213) has no driver
Warning (10034): Output port "DRAM_BA_1" at de2_top.v(214) has no driver
Warning (10034): Output port "DRAM_CLK" at de2_top.v(215) has no driver
Warning (10034): Output port "DRAM_CKE" at de2_top.v(216) has no driver
Warning (10034): Output port "FL_WE_N" at de2_top.v(220) has no driver
Warning (10034): Output port "FL_RST_N" at de2_top.v(221) has no driver
Warning (10034): Output port "FL_OE_N" at de2_top.v(222) has no driver
Warning (10034): Output port "FL_CE_N" at de2_top.v(223) has no driver
Warning (10034): Output port "OTG_CS_N" at de2_top.v(235) has no driver
Warning (10034): Output port "OTG_RD_N" at de2_top.v(236) has no driver
Warning (10034): Output port "OTG_WR_N" at de2_top.v(237) has no driver
Warning (10034): Output port "OTG_RST_N" at de2_top.v(238) has no driver
Warning (10034): Output port "OTG_FSPEED" at de2_top.v(239) has no driver
Warning (10034): Output port "OTG_LSPEED" at de2_top.v(240) has no driver
Warning (10034): Output port "OTG_DACK0_N" at de2_top.v(245) has no driver
Warning (10034): Output port "OTG_DACK1_N" at de2_top.v(246) has no driver
Warning (10034): Output port "LCD_ON" at de2_top.v(249) has no driver
Warning (10034): Output port "LCD_BLON" at de2_top.v(250) has no driver
Warning (10034): Output port "LCD_RW" at de2_top.v(251) has no driver
Warning (10034): Output port "LCD_EN" at de2_top.v(252) has no driver
Warning (10034): Output port "LCD_RS" at de2_top.v(253) has no driver
Warning (10034): Output port "SD_CLK" at de2_top.v(258) has no driver
Warning (10034): Output port "TDO" at de2_top.v(269) has no driver
Warning (10034): Output port "I2C_SCLK" at de2_top.v(261) has no driver
Warning (10034): Output port "VGA_CLK" at de2_top.v(271) has no driver
Warning (10034): Output port "VGA_HS" at de2_top.v(272) has no driver
Warning (10034): Output port "VGA_VS" at de2_top.v(273) has no driver
Warning (10034): Output port "VGA_BLANK" at de2_top.v(274) has no driver
Warning (10034): Output port "VGA_SYNC" at de2_top.v(275) has no driver
Warning (10034): Output port "ENET_CMD" at de2_top.v(281) has no driver
Warning (10034): Output port "ENET_CS_N" at de2_top.v(282) has no driver
Warning (10034): Output port "ENET_WR_N" at de2_top.v(283) has no driver
Warning (10034): Output port "ENET_RD_N" at de2_top.v(284) has no driver
Warning (10034): Output port "ENET_RST_N" at de2_top.v(285) has no driver
Warning (10034): Output port "ENET_CLK" at de2_top.v(287) has no driver
Warning (10034): Output port "AUD_DACDAT" at de2_top.v(292) has no driver
Warning (10034): Output port "AUD_XCK" at de2_top.v(294) has no driver
Warning (10034): Output port "TD_RESET" at de2_top.v(299) has no driver
Info (12128): Elaborating entity "pll_clock" for hierarchy "pll_clock:comb_3"
Info (12128): Elaborating entity "pll_clock_altpll_0" for hierarchy "pll_clock:comb_3|pll_clock_altpll_0:altpll_0"
Info (12128): Elaborating entity "pll_clock_altpll_0_stdsync_sv6" for hierarchy "pll_clock:comb_3|pll_clock_altpll_0:altpll_0|pll_clock_altpll_0_stdsync_sv6:stdsync2"
Info (12128): Elaborating entity "pll_clock_altpll_0_dffpipe_l2c" for hierarchy "pll_clock:comb_3|pll_clock_altpll_0:altpll_0|pll_clock_altpll_0_stdsync_sv6:stdsync2|pll_clock_altpll_0_dffpipe_l2c:dffpipe3"
Info (12128): Elaborating entity "altpll" for hierarchy "pll_clock:comb_3|pll_clock_altpll_0:altpll_0|altpll:sd1"
Info (12130): Elaborated megafunction instantiation "pll_clock:comb_3|pll_clock_altpll_0:altpll_0|altpll:sd1"
Info (12133): Instantiated megafunction "pll_clock:comb_3|pll_clock_altpll_0:altpll_0|altpll:sd1" with the following parameter:
    Info (12134): Parameter "clk0_divide_by" = "5"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "operation_mode" = "normal"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altpll"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "pll_clock:comb_3|altera_reset_controller:rst_controller"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "pll_clock:comb_3|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1"
Info (12128): Elaborating entity "async_receiver" for hierarchy "async_receiver:RX"
Info (12128): Elaborating entity "BaudTickGen" for hierarchy "async_receiver:RX|BaudTickGen:tickgen"
Info (12128): Elaborating entity "async_transmitter" for hierarchy "async_transmitter:TX"
Info (12128): Elaborating entity "BaudTickGen" for hierarchy "async_transmitter:TX|BaudTickGen:tickgen"
Info (12128): Elaborating entity "serialArraySend" for hierarchy "serialArraySend:comb_6"
Warning (10230): Verilog HDL assignment warning at serialArraySend.v(28): truncated value with size 32 to match size of target (7)
Info (12128): Elaborating entity "recieveOrder" for hierarchy "recieveOrder:comb_7"
Info (12128): Elaborating entity "placer" for hierarchy "placer:pl"
Warning (10230): Verilog HDL assignment warning at placer.v(44): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at placer.v(46): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at placer.v(48): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at placer.v(50): truncated value with size 32 to match size of target (10)
Warning (10240): Verilog HDL Always Construct warning at placer.v(108): inferring latch(es) for variable "error", which holds its previous value in one or more paths through the always construct
Warning (10230): Verilog HDL assignment warning at placer.v(323): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at placer.v(324): truncated value with size 32 to match size of target (10)
Info (10041): Inferred latch for "error" at placer.v(108)
Info (12128): Elaborating entity "read_write_tile" for hierarchy "read_write_tile:rwt"
Info (12128): Elaborating entity "my_sram_controller" for hierarchy "read_write_tile:rwt|my_sram_controller:msc"
Info (12128): Elaborating entity "force_move" for hierarchy "force_move:fm"
Warning (10230): Verilog HDL assignment warning at force_move.v(34): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at force_move.v(41): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at force_move.v(42): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at force_move.v(43): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at force_move.v(44): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at force_move.v(293): truncated value with size 32 to match size of target (20)
Info (12128): Elaborating entity "stack" for hierarchy "force_move:fm|stack:sta"
Warning (10230): Verilog HDL assignment warning at stack.v(25): truncated value with size 32 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at stack.v(33): truncated value with size 32 to match size of target (7)
Info (12128): Elaborating entity "set_tile_force_move" for hierarchy "force_move:fm|set_tile_force_move:comb_693"
Info (12128): Elaborating entity "controller" for hierarchy "controller:comb_101"
Warning (10230): Verilog HDL assignment warning at controller.v(108): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at controller.v(109): truncated value with size 32 to match size of target (1)
Info (12128): Elaborating entity "tile_select" for hierarchy "tile_select:ts"
Warning (10036): Verilog HDL or VHDL warning at tile_select.v(10): object "last_x" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at tile_select.v(10): object "last_y" assigned a value but never read
Info (12128): Elaborating entity "findMinLoop" for hierarchy "tile_select:ts|findMinLoop:fml"
Warning (10036): Verilog HDL or VHDL warning at findMinLoop.v(188): object "d_x_p" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at findMinLoop.v(188): object "d_y_p" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at findMinLoop.v(188): object "d_x_m" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at findMinLoop.v(188): object "d_y_m" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at findMinLoop.v(15): truncated value with size 8 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at findMinLoop.v(29): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at findMinLoop.v(30): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at findMinLoop.v(34): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at findMinLoop.v(35): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at findMinLoop.v(38): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at findMinLoop.v(57): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at findMinLoop.v(58): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at findMinLoop.v(131): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at findMinLoop.v(135): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at findMinLoop.v(139): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at findMinLoop.v(143): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at findMinLoop.v(148): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at findMinLoop.v(152): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at findMinLoop.v(156): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at findMinLoop.v(160): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at findMinLoop.v(183): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at findMinLoop.v(184): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at findMinLoop.v(185): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at findMinLoop.v(186): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at findMinLoop.v(190): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at findMinLoop.v(191): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at findMinLoop.v(192): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at findMinLoop.v(193): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at findMinLoop.v(197): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at findMinLoop.v(198): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at findMinLoop.v(199): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at findMinLoop.v(200): truncated value with size 32 to match size of target (10)
Info (12128): Elaborating entity "set_dir" for hierarchy "tile_select:ts|findMinLoop:fml|set_dir:comb_221"
Info (12128): Elaborating entity "find_dir" for hierarchy "tile_select:ts|findMinLoop:fml|find_dir:find_dir_DR1"
Info (12128): Elaborating entity "best_tile" for hierarchy "tile_select:ts|findMinLoop:fml|best_tile:comb_1792"
Info (12128): Elaborating entity "out_adderss" for hierarchy "out_adderss:comb_140"
Warning (10230): Verilog HDL assignment warning at out_address.v(13): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at out_address.v(14): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at out_address.v(17): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at out_address.v(18): truncated value with size 32 to match size of target (8)
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276007): RAM logic "force_move:fm|stack:sta|mem" is uninferred due to asynchronous read logic
Info (278001): Inferred 8 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "recieveOrder:comb_7|Mult0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "out_adderss:comb_140|Mod1"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "out_adderss:comb_140|Mod3"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "out_adderss:comb_140|Div2"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "out_adderss:comb_140|Mod5"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "out_adderss:comb_140|Mod2"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "out_adderss:comb_140|Mod0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "out_adderss:comb_140|Div0"
Info (12130): Elaborated megafunction instantiation "recieveOrder:comb_7|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "recieveOrder:comb_7|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "11"
    Info (12134): Parameter "LPM_WIDTHB" = "5"
    Info (12134): Parameter "LPM_WIDTHP" = "16"
    Info (12134): Parameter "LPM_WIDTHR" = "16"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12131): Elaborated megafunction instantiation "recieveOrder:comb_7|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "recieveOrder:comb_7|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "recieveOrder:comb_7|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "recieveOrder:comb_7|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "recieveOrder:comb_7|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "recieveOrder:comb_7|lpm_mult:Mult0"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_pah.tdf
    Info (12023): Found entity 1: add_sub_pah
Info (12131): Elaborated megafunction instantiation "recieveOrder:comb_7|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "recieveOrder:comb_7|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "recieveOrder:comb_7|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "recieveOrder:comb_7|lpm_mult:Mult0"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_4ch.tdf
    Info (12023): Found entity 1: add_sub_4ch
Info (12131): Elaborated megafunction instantiation "recieveOrder:comb_7|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "recieveOrder:comb_7|lpm_mult:Mult0"
Info (12130): Elaborated megafunction instantiation "out_adderss:comb_140|lpm_divide:Mod1"
Info (12133): Instantiated megafunction "out_adderss:comb_140|lpm_divide:Mod1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "5"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_i6m.tdf
    Info (12023): Found entity 1: lpm_divide_i6m
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_plh.tdf
    Info (12023): Found entity 1: sign_div_unsign_plh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_k2f.tdf
    Info (12023): Found entity 1: alt_u_div_k2f
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf
    Info (12023): Found entity 1: add_sub_lkc
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf
    Info (12023): Found entity 1: add_sub_mkc
Info (12130): Elaborated megafunction instantiation "out_adderss:comb_140|lpm_divide:Mod3"
Info (12133): Instantiated megafunction "out_adderss:comb_140|lpm_divide:Mod3" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_h6m.tdf
    Info (12023): Found entity 1: lpm_divide_h6m
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf
    Info (12023): Found entity 1: sign_div_unsign_olh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_i2f.tdf
    Info (12023): Found entity 1: alt_u_div_i2f
Info (12130): Elaborated megafunction instantiation "out_adderss:comb_140|lpm_divide:Div2"
Info (12133): Instantiated megafunction "out_adderss:comb_140|lpm_divide:Div2" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_eem.tdf
    Info (12023): Found entity 1: lpm_divide_eem
Info (12130): Elaborated megafunction instantiation "out_adderss:comb_140|lpm_divide:Mod0"
Info (12133): Instantiated megafunction "out_adderss:comb_140|lpm_divide:Mod0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "5"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "out_adderss:comb_140|lpm_divide:Div0"
Info (12133): Instantiated megafunction "out_adderss:comb_140|lpm_divide:Div0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "5"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_fem.tdf
    Info (12023): Found entity 1: lpm_divide_fem
Warning (12241): 5 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidir pins have no drivers
    Warning (13040): Bidir "DRAM_DQ[0]" has no driver
    Warning (13040): Bidir "DRAM_DQ[1]" has no driver
    Warning (13040): Bidir "DRAM_DQ[2]" has no driver
    Warning (13040): Bidir "DRAM_DQ[3]" has no driver
    Warning (13040): Bidir "DRAM_DQ[4]" has no driver
    Warning (13040): Bidir "DRAM_DQ[5]" has no driver
    Warning (13040): Bidir "DRAM_DQ[6]" has no driver
    Warning (13040): Bidir "DRAM_DQ[7]" has no driver
    Warning (13040): Bidir "DRAM_DQ[8]" has no driver
    Warning (13040): Bidir "DRAM_DQ[9]" has no driver
    Warning (13040): Bidir "DRAM_DQ[10]" has no driver
    Warning (13040): Bidir "DRAM_DQ[11]" has no driver
    Warning (13040): Bidir "DRAM_DQ[12]" has no driver
    Warning (13040): Bidir "DRAM_DQ[13]" has no driver
    Warning (13040): Bidir "DRAM_DQ[14]" has no driver
    Warning (13040): Bidir "DRAM_DQ[15]" has no driver
    Warning (13040): Bidir "FL_DQ[0]" has no driver
    Warning (13040): Bidir "FL_DQ[1]" has no driver
    Warning (13040): Bidir "FL_DQ[2]" has no driver
    Warning (13040): Bidir "FL_DQ[3]" has no driver
    Warning (13040): Bidir "FL_DQ[4]" has no driver
    Warning (13040): Bidir "FL_DQ[5]" has no driver
    Warning (13040): Bidir "FL_DQ[6]" has no driver
    Warning (13040): Bidir "FL_DQ[7]" has no driver
    Warning (13040): Bidir "OTG_DATA[0]" has no driver
    Warning (13040): Bidir "OTG_DATA[1]" has no driver
    Warning (13040): Bidir "OTG_DATA[2]" has no driver
    Warning (13040): Bidir "OTG_DATA[3]" has no driver
    Warning (13040): Bidir "OTG_DATA[4]" has no driver
    Warning (13040): Bidir "OTG_DATA[5]" has no driver
    Warning (13040): Bidir "OTG_DATA[6]" has no driver
    Warning (13040): Bidir "OTG_DATA[7]" has no driver
    Warning (13040): Bidir "OTG_DATA[8]" has no driver
    Warning (13040): Bidir "OTG_DATA[9]" has no driver
    Warning (13040): Bidir "OTG_DATA[10]" has no driver
    Warning (13040): Bidir "OTG_DATA[11]" has no driver
    Warning (13040): Bidir "OTG_DATA[12]" has no driver
    Warning (13040): Bidir "OTG_DATA[13]" has no driver
    Warning (13040): Bidir "OTG_DATA[14]" has no driver
    Warning (13040): Bidir "OTG_DATA[15]" has no driver
    Warning (13040): Bidir "LCD_DATA[0]" has no driver
    Warning (13040): Bidir "LCD_DATA[1]" has no driver
    Warning (13040): Bidir "LCD_DATA[2]" has no driver
    Warning (13040): Bidir "LCD_DATA[3]" has no driver
    Warning (13040): Bidir "LCD_DATA[4]" has no driver
    Warning (13040): Bidir "LCD_DATA[5]" has no driver
    Warning (13040): Bidir "LCD_DATA[6]" has no driver
    Warning (13040): Bidir "LCD_DATA[7]" has no driver
    Warning (13040): Bidir "SD_DAT[0]" has no driver
    Warning (13040): Bidir "SD_DAT[1]" has no driver
    Warning (13040): Bidir "SD_DAT[2]" has no driver
    Warning (13040): Bidir "SD_DAT[3]" has no driver
    Warning (13040): Bidir "SD_CMD" has no driver
    Warning (13040): Bidir "I2C_SDAT" has no driver
    Warning (13040): Bidir "ENET_DATA[0]" has no driver
    Warning (13040): Bidir "ENET_DATA[1]" has no driver
    Warning (13040): Bidir "ENET_DATA[2]" has no driver
    Warning (13040): Bidir "ENET_DATA[3]" has no driver
    Warning (13040): Bidir "ENET_DATA[4]" has no driver
    Warning (13040): Bidir "ENET_DATA[5]" has no driver
    Warning (13040): Bidir "ENET_DATA[6]" has no driver
    Warning (13040): Bidir "ENET_DATA[7]" has no driver
    Warning (13040): Bidir "ENET_DATA[8]" has no driver
    Warning (13040): Bidir "ENET_DATA[9]" has no driver
    Warning (13040): Bidir "ENET_DATA[10]" has no driver
    Warning (13040): Bidir "ENET_DATA[11]" has no driver
    Warning (13040): Bidir "ENET_DATA[12]" has no driver
    Warning (13040): Bidir "ENET_DATA[13]" has no driver
    Warning (13040): Bidir "ENET_DATA[14]" has no driver
    Warning (13040): Bidir "ENET_DATA[15]" has no driver
    Warning (13040): Bidir "AUD_ADCLRCK" has no driver
    Warning (13040): Bidir "AUD_DACLRCK" has no driver
    Warning (13040): Bidir "AUD_BCLK" has no driver
    Warning (13040): Bidir "GPIO_0[0]" has no driver
    Warning (13040): Bidir "GPIO_0[1]" has no driver
    Warning (13040): Bidir "GPIO_0[2]" has no driver
    Warning (13040): Bidir "GPIO_0[3]" has no driver
    Warning (13040): Bidir "GPIO_0[4]" has no driver
    Warning (13040): Bidir "GPIO_0[5]" has no driver
    Warning (13040): Bidir "GPIO_0[6]" has no driver
    Warning (13040): Bidir "GPIO_0[7]" has no driver
    Warning (13040): Bidir "GPIO_0[8]" has no driver
    Warning (13040): Bidir "GPIO_0[9]" has no driver
    Warning (13040): Bidir "GPIO_0[10]" has no driver
    Warning (13040): Bidir "GPIO_0[11]" has no driver
    Warning (13040): Bidir "GPIO_0[12]" has no driver
    Warning (13040): Bidir "GPIO_0[13]" has no driver
    Warning (13040): Bidir "GPIO_0[14]" has no driver
    Warning (13040): Bidir "GPIO_0[15]" has no driver
    Warning (13040): Bidir "GPIO_0[16]" has no driver
    Warning (13040): Bidir "GPIO_0[17]" has no driver
    Warning (13040): Bidir "GPIO_0[18]" has no driver
    Warning (13040): Bidir "GPIO_0[19]" has no driver
    Warning (13040): Bidir "GPIO_0[20]" has no driver
    Warning (13040): Bidir "GPIO_0[21]" has no driver
    Warning (13040): Bidir "GPIO_0[22]" has no driver
    Warning (13040): Bidir "GPIO_0[23]" has no driver
    Warning (13040): Bidir "GPIO_0[24]" has no driver
    Warning (13040): Bidir "GPIO_0[25]" has no driver
    Warning (13040): Bidir "GPIO_0[26]" has no driver
    Warning (13040): Bidir "GPIO_0[27]" has no driver
    Warning (13040): Bidir "GPIO_0[28]" has no driver
    Warning (13040): Bidir "GPIO_0[29]" has no driver
    Warning (13040): Bidir "GPIO_0[30]" has no driver
    Warning (13040): Bidir "GPIO_0[31]" has no driver
    Warning (13040): Bidir "GPIO_0[32]" has no driver
    Warning (13040): Bidir "GPIO_0[33]" has no driver
    Warning (13040): Bidir "GPIO_0[34]" has no driver
    Warning (13040): Bidir "GPIO_0[35]" has no driver
    Warning (13040): Bidir "GPIO_1[0]" has no driver
    Warning (13040): Bidir "GPIO_1[1]" has no driver
    Warning (13040): Bidir "GPIO_1[2]" has no driver
    Warning (13040): Bidir "GPIO_1[3]" has no driver
    Warning (13040): Bidir "GPIO_1[4]" has no driver
    Warning (13040): Bidir "GPIO_1[5]" has no driver
    Warning (13040): Bidir "GPIO_1[6]" has no driver
    Warning (13040): Bidir "GPIO_1[7]" has no driver
    Warning (13040): Bidir "GPIO_1[8]" has no driver
    Warning (13040): Bidir "GPIO_1[9]" has no driver
    Warning (13040): Bidir "GPIO_1[10]" has no driver
    Warning (13040): Bidir "GPIO_1[11]" has no driver
    Warning (13040): Bidir "GPIO_1[12]" has no driver
    Warning (13040): Bidir "GPIO_1[13]" has no driver
    Warning (13040): Bidir "GPIO_1[14]" has no driver
    Warning (13040): Bidir "GPIO_1[15]" has no driver
    Warning (13040): Bidir "GPIO_1[16]" has no driver
    Warning (13040): Bidir "GPIO_1[17]" has no driver
    Warning (13040): Bidir "GPIO_1[18]" has no driver
    Warning (13040): Bidir "GPIO_1[19]" has no driver
    Warning (13040): Bidir "GPIO_1[20]" has no driver
    Warning (13040): Bidir "GPIO_1[21]" has no driver
    Warning (13040): Bidir "GPIO_1[22]" has no driver
    Warning (13040): Bidir "GPIO_1[23]" has no driver
    Warning (13040): Bidir "GPIO_1[24]" has no driver
    Warning (13040): Bidir "GPIO_1[25]" has no driver
    Warning (13040): Bidir "GPIO_1[26]" has no driver
    Warning (13040): Bidir "GPIO_1[27]" has no driver
    Warning (13040): Bidir "GPIO_1[28]" has no driver
    Warning (13040): Bidir "GPIO_1[29]" has no driver
    Warning (13040): Bidir "GPIO_1[30]" has no driver
    Warning (13040): Bidir "GPIO_1[31]" has no driver
    Warning (13040): Bidir "GPIO_1[32]" has no driver
    Warning (13040): Bidir "GPIO_1[33]" has no driver
    Warning (13040): Bidir "GPIO_1[34]" has no driver
    Warning (13040): Bidir "GPIO_1[35]" has no driver
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX0[0]" is stuck at GND
    Warning (13410): Pin "HEX0[1]" is stuck at GND
    Warning (13410): Pin "HEX0[2]" is stuck at GND
    Warning (13410): Pin "HEX0[3]" is stuck at GND
    Warning (13410): Pin "HEX0[4]" is stuck at GND
    Warning (13410): Pin "HEX0[5]" is stuck at GND
    Warning (13410): Pin "HEX0[6]" is stuck at GND
    Warning (13410): Pin "HEX1[0]" is stuck at GND
    Warning (13410): Pin "HEX1[1]" is stuck at GND
    Warning (13410): Pin "HEX1[2]" is stuck at GND
    Warning (13410): Pin "HEX1[3]" is stuck at GND
    Warning (13410): Pin "HEX1[4]" is stuck at GND
    Warning (13410): Pin "HEX1[5]" is stuck at GND
    Warning (13410): Pin "HEX1[6]" is stuck at GND
    Warning (13410): Pin "HEX2[0]" is stuck at GND
    Warning (13410): Pin "HEX2[1]" is stuck at GND
    Warning (13410): Pin "HEX2[2]" is stuck at GND
    Warning (13410): Pin "HEX2[3]" is stuck at GND
    Warning (13410): Pin "HEX2[4]" is stuck at GND
    Warning (13410): Pin "HEX2[5]" is stuck at GND
    Warning (13410): Pin "HEX2[6]" is stuck at GND
    Warning (13410): Pin "HEX3[0]" is stuck at GND
    Warning (13410): Pin "HEX3[1]" is stuck at GND
    Warning (13410): Pin "HEX3[2]" is stuck at GND
    Warning (13410): Pin "HEX3[3]" is stuck at GND
    Warning (13410): Pin "HEX3[4]" is stuck at GND
    Warning (13410): Pin "HEX3[5]" is stuck at GND
    Warning (13410): Pin "HEX3[6]" is stuck at GND
    Warning (13410): Pin "HEX4[0]" is stuck at GND
    Warning (13410): Pin "HEX4[1]" is stuck at GND
    Warning (13410): Pin "HEX4[2]" is stuck at GND
    Warning (13410): Pin "HEX4[3]" is stuck at GND
    Warning (13410): Pin "HEX4[4]" is stuck at GND
    Warning (13410): Pin "HEX4[5]" is stuck at GND
    Warning (13410): Pin "HEX4[6]" is stuck at GND
    Warning (13410): Pin "HEX5[0]" is stuck at GND
    Warning (13410): Pin "HEX5[1]" is stuck at GND
    Warning (13410): Pin "HEX5[2]" is stuck at GND
    Warning (13410): Pin "HEX5[3]" is stuck at GND
    Warning (13410): Pin "HEX5[4]" is stuck at GND
    Warning (13410): Pin "HEX5[5]" is stuck at GND
    Warning (13410): Pin "HEX5[6]" is stuck at GND
    Warning (13410): Pin "HEX6[0]" is stuck at GND
    Warning (13410): Pin "HEX6[1]" is stuck at GND
    Warning (13410): Pin "HEX6[2]" is stuck at GND
    Warning (13410): Pin "HEX6[3]" is stuck at GND
    Warning (13410): Pin "HEX6[4]" is stuck at GND
    Warning (13410): Pin "HEX6[5]" is stuck at GND
    Warning (13410): Pin "HEX6[6]" is stuck at GND
    Warning (13410): Pin "HEX7[0]" is stuck at GND
    Warning (13410): Pin "HEX7[1]" is stuck at GND
    Warning (13410): Pin "HEX7[2]" is stuck at GND
    Warning (13410): Pin "HEX7[3]" is stuck at GND
    Warning (13410): Pin "HEX7[4]" is stuck at GND
    Warning (13410): Pin "HEX7[5]" is stuck at GND
    Warning (13410): Pin "HEX7[6]" is stuck at GND
    Warning (13410): Pin "IRDA_TXD" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[0]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[1]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[2]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[3]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[4]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[5]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[6]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[7]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[8]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[9]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[10]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[11]" is stuck at GND
    Warning (13410): Pin "DRAM_LDQM" is stuck at GND
    Warning (13410): Pin "DRAM_UDQM" is stuck at GND
    Warning (13410): Pin "DRAM_WE_N" is stuck at GND
    Warning (13410): Pin "DRAM_CAS_N" is stuck at GND
    Warning (13410): Pin "DRAM_RAS_N" is stuck at GND
    Warning (13410): Pin "DRAM_CS_N" is stuck at GND
    Warning (13410): Pin "DRAM_BA_0" is stuck at GND
    Warning (13410): Pin "DRAM_BA_1" is stuck at GND
    Warning (13410): Pin "DRAM_CLK" is stuck at GND
    Warning (13410): Pin "DRAM_CKE" is stuck at GND
    Warning (13410): Pin "FL_ADDR[0]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[1]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[2]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[3]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[4]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[5]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[6]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[7]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[8]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[9]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[10]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[11]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[12]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[13]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[14]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[15]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[16]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[17]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[18]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[19]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[20]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[21]" is stuck at GND
    Warning (13410): Pin "FL_WE_N" is stuck at GND
    Warning (13410): Pin "FL_RST_N" is stuck at GND
    Warning (13410): Pin "FL_OE_N" is stuck at GND
    Warning (13410): Pin "FL_CE_N" is stuck at GND
    Warning (13410): Pin "SRAM_UB_N" is stuck at GND
    Warning (13410): Pin "SRAM_LB_N" is stuck at GND
    Warning (13410): Pin "SRAM_CE_N" is stuck at GND
    Warning (13410): Pin "SRAM_OE_N" is stuck at GND
    Warning (13410): Pin "OTG_ADDR[0]" is stuck at GND
    Warning (13410): Pin "OTG_ADDR[1]" is stuck at GND
    Warning (13410): Pin "OTG_CS_N" is stuck at GND
    Warning (13410): Pin "OTG_RD_N" is stuck at GND
    Warning (13410): Pin "OTG_WR_N" is stuck at GND
    Warning (13410): Pin "OTG_RST_N" is stuck at GND
    Warning (13410): Pin "OTG_FSPEED" is stuck at GND
    Warning (13410): Pin "OTG_LSPEED" is stuck at GND
    Warning (13410): Pin "OTG_DACK0_N" is stuck at GND
    Warning (13410): Pin "OTG_DACK1_N" is stuck at GND
    Warning (13410): Pin "LCD_ON" is stuck at GND
    Warning (13410): Pin "LCD_BLON" is stuck at GND
    Warning (13410): Pin "LCD_RW" is stuck at GND
    Warning (13410): Pin "LCD_EN" is stuck at GND
    Warning (13410): Pin "LCD_RS" is stuck at GND
    Warning (13410): Pin "SD_CLK" is stuck at GND
    Warning (13410): Pin "TDO" is stuck at GND
    Warning (13410): Pin "I2C_SCLK" is stuck at GND
    Warning (13410): Pin "VGA_CLK" is stuck at GND
    Warning (13410): Pin "VGA_HS" is stuck at GND
    Warning (13410): Pin "VGA_VS" is stuck at GND
    Warning (13410): Pin "VGA_BLANK" is stuck at GND
    Warning (13410): Pin "VGA_SYNC" is stuck at GND
    Warning (13410): Pin "VGA_R[0]" is stuck at GND
    Warning (13410): Pin "VGA_R[1]" is stuck at GND
    Warning (13410): Pin "VGA_R[2]" is stuck at GND
    Warning (13410): Pin "VGA_R[3]" is stuck at GND
    Warning (13410): Pin "VGA_R[4]" is stuck at GND
    Warning (13410): Pin "VGA_R[5]" is stuck at GND
    Warning (13410): Pin "VGA_R[6]" is stuck at GND
    Warning (13410): Pin "VGA_R[7]" is stuck at GND
    Warning (13410): Pin "VGA_R[8]" is stuck at GND
    Warning (13410): Pin "VGA_R[9]" is stuck at GND
    Warning (13410): Pin "VGA_G[0]" is stuck at GND
    Warning (13410): Pin "VGA_G[1]" is stuck at GND
    Warning (13410): Pin "VGA_G[2]" is stuck at GND
    Warning (13410): Pin "VGA_G[3]" is stuck at GND
    Warning (13410): Pin "VGA_G[4]" is stuck at GND
    Warning (13410): Pin "VGA_G[5]" is stuck at GND
    Warning (13410): Pin "VGA_G[6]" is stuck at GND
    Warning (13410): Pin "VGA_G[7]" is stuck at GND
    Warning (13410): Pin "VGA_G[8]" is stuck at GND
    Warning (13410): Pin "VGA_G[9]" is stuck at GND
    Warning (13410): Pin "VGA_B[0]" is stuck at GND
    Warning (13410): Pin "VGA_B[1]" is stuck at GND
    Warning (13410): Pin "VGA_B[2]" is stuck at GND
    Warning (13410): Pin "VGA_B[3]" is stuck at GND
    Warning (13410): Pin "VGA_B[4]" is stuck at GND
    Warning (13410): Pin "VGA_B[5]" is stuck at GND
    Warning (13410): Pin "VGA_B[6]" is stuck at GND
    Warning (13410): Pin "VGA_B[7]" is stuck at GND
    Warning (13410): Pin "VGA_B[8]" is stuck at GND
    Warning (13410): Pin "VGA_B[9]" is stuck at GND
    Warning (13410): Pin "ENET_CMD" is stuck at GND
    Warning (13410): Pin "ENET_CS_N" is stuck at GND
    Warning (13410): Pin "ENET_WR_N" is stuck at GND
    Warning (13410): Pin "ENET_RD_N" is stuck at GND
    Warning (13410): Pin "ENET_RST_N" is stuck at GND
    Warning (13410): Pin "ENET_CLK" is stuck at GND
    Warning (13410): Pin "AUD_DACDAT" is stuck at GND
    Warning (13410): Pin "AUD_XCK" is stuck at GND
    Warning (13410): Pin "TD_RESET" is stuck at GND
Info (17049): 54 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "out_adderss:comb_140|lpm_divide:Mod5|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_31_result_int[0]~0"
    Info (17048): Logic cell "out_adderss:comb_140|lpm_divide:Mod5|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_23_result_int[0]~8"
    Info (17048): Logic cell "out_adderss:comb_140|lpm_divide:Mod5|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_24_result_int[0]~10"
    Info (17048): Logic cell "out_adderss:comb_140|lpm_divide:Mod5|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_25_result_int[0]~10"
    Info (17048): Logic cell "out_adderss:comb_140|lpm_divide:Mod5|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_26_result_int[0]~10"
    Info (17048): Logic cell "out_adderss:comb_140|lpm_divide:Mod5|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_27_result_int[0]~10"
    Info (17048): Logic cell "out_adderss:comb_140|lpm_divide:Mod5|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_28_result_int[0]~10"
    Info (17048): Logic cell "out_adderss:comb_140|lpm_divide:Mod5|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_29_result_int[0]~10"
    Info (17048): Logic cell "out_adderss:comb_140|lpm_divide:Mod5|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_30_result_int[0]~10"
Info (144001): Generated suppressed messages file C:/Users/vaio/Desktop/15.2.94 - DE2 random final/DE2_TOP.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 46 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK_27"
    Warning (15610): No output dependent on input pin "EXT_CLOCK"
    Warning (15610): No output dependent on input pin "KEY[0]"
    Warning (15610): No output dependent on input pin "KEY[1]"
    Warning (15610): No output dependent on input pin "KEY[2]"
    Warning (15610): No output dependent on input pin "KEY[3]"
    Warning (15610): No output dependent on input pin "SW[0]"
    Warning (15610): No output dependent on input pin "SW[2]"
    Warning (15610): No output dependent on input pin "SW[3]"
    Warning (15610): No output dependent on input pin "SW[4]"
    Warning (15610): No output dependent on input pin "SW[5]"
    Warning (15610): No output dependent on input pin "SW[6]"
    Warning (15610): No output dependent on input pin "SW[7]"
    Warning (15610): No output dependent on input pin "SW[8]"
    Warning (15610): No output dependent on input pin "SW[9]"
    Warning (15610): No output dependent on input pin "SW[10]"
    Warning (15610): No output dependent on input pin "SW[11]"
    Warning (15610): No output dependent on input pin "SW[12]"
    Warning (15610): No output dependent on input pin "SW[13]"
    Warning (15610): No output dependent on input pin "SW[14]"
    Warning (15610): No output dependent on input pin "SW[15]"
    Warning (15610): No output dependent on input pin "SW[16]"
    Warning (15610): No output dependent on input pin "IRDA_RXD"
    Warning (15610): No output dependent on input pin "OTG_INT0"
    Warning (15610): No output dependent on input pin "OTG_INT1"
    Warning (15610): No output dependent on input pin "OTG_DREQ0"
    Warning (15610): No output dependent on input pin "OTG_DREQ1"
    Warning (15610): No output dependent on input pin "SD_WP_N"
    Warning (15610): No output dependent on input pin "TDI"
    Warning (15610): No output dependent on input pin "TCK"
    Warning (15610): No output dependent on input pin "TCS"
    Warning (15610): No output dependent on input pin "PS2_DAT"
    Warning (15610): No output dependent on input pin "PS2_CLK"
    Warning (15610): No output dependent on input pin "ENET_INT"
    Warning (15610): No output dependent on input pin "AUD_ADCDAT"
    Warning (15610): No output dependent on input pin "TD_DATA[0]"
    Warning (15610): No output dependent on input pin "TD_DATA[1]"
    Warning (15610): No output dependent on input pin "TD_DATA[2]"
    Warning (15610): No output dependent on input pin "TD_DATA[3]"
    Warning (15610): No output dependent on input pin "TD_DATA[4]"
    Warning (15610): No output dependent on input pin "TD_DATA[5]"
    Warning (15610): No output dependent on input pin "TD_DATA[6]"
    Warning (15610): No output dependent on input pin "TD_DATA[7]"
    Warning (15610): No output dependent on input pin "TD_HS"
    Warning (15610): No output dependent on input pin "TD_VS"
    Warning (15610): No output dependent on input pin "TD_CLK27"
Info (21057): Implemented 6244 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 50 input pins
    Info (21059): Implemented 218 output pins
    Info (21060): Implemented 161 bidirectional pins
    Info (21061): Implemented 5814 logic cells
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 500 warnings
    Info: Peak virtual memory: 515 megabytes
    Info: Processing ended: Thu May 07 09:23:48 2015
    Info: Elapsed time: 00:00:19
    Info: Total CPU time (on all processors): 00:00:19


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/vaio/Desktop/15.2.94 - DE2 random final/DE2_TOP.map.smsg.


