// Seed: 3050679575
module module_0 (
    output wor id_0,
    output wor id_1,
    output supply1 id_2,
    output uwire id_3,
    input wor id_4,
    input tri1 id_5
);
  assign id_3 = 1;
  assign module_1.id_0 = 0;
  logic id_7;
  wire  id_8;
  ;
endmodule
module module_1 (
    input  wor   id_0,
    output tri0  id_1,
    output logic id_2
);
  assign id_2 = -1;
  initial begin : LABEL_0
    id_2 = id_0;
  end
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_0,
      id_0
  );
  wire id_4 = id_4;
  assign id_1 = 1'b0;
  always @(id_0 or posedge -1) begin : LABEL_1
    id_2 = ((id_0));
  end
endmodule
