#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1e184e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1e18670 .scope module, "tb" "tb" 3 63;
 .timescale -12 -12;
L_0x1e32160 .functor NOT 1, L_0x1e70960, C4<0>, C4<0>, C4<0>;
L_0x1e04a40 .functor XOR 2, L_0x1e704f0, L_0x1e706b0, C4<00>, C4<00>;
L_0x1ddbf60 .functor XOR 2, L_0x1e04a40, L_0x1e707f0, C4<00>, C4<00>;
v0x1e5e8d0_0 .net *"_ivl_10", 1 0, L_0x1e707f0;  1 drivers
v0x1e5e9d0_0 .net *"_ivl_12", 1 0, L_0x1ddbf60;  1 drivers
v0x1e5eab0_0 .net *"_ivl_2", 1 0, L_0x1e70450;  1 drivers
v0x1e5eb70_0 .net *"_ivl_4", 1 0, L_0x1e704f0;  1 drivers
v0x1e5ec50_0 .net *"_ivl_6", 1 0, L_0x1e706b0;  1 drivers
v0x1e5ed80_0 .net *"_ivl_8", 1 0, L_0x1e04a40;  1 drivers
v0x1e5ee60_0 .var "clk", 0 0;
v0x1e5ef00_0 .net "f_dut", 0 0, v0x1e5dd70_0;  1 drivers
v0x1e5efa0_0 .net "f_ref", 0 0, L_0x1e6f990;  1 drivers
v0x1e5f0d0_0 .net "g_dut", 0 0, v0x1e5de30_0;  1 drivers
v0x1e5f170_0 .net "g_ref", 0 0, L_0x1e28560;  1 drivers
v0x1e5f210_0 .net "resetn", 0 0, v0x1e5d640_0;  1 drivers
v0x1e5f2b0_0 .var/2u "stats1", 223 0;
v0x1e5f350_0 .var/2u "strobe", 0 0;
v0x1e5f3f0_0 .net "tb_match", 0 0, L_0x1e70960;  1 drivers
v0x1e5f490_0 .net "tb_mismatch", 0 0, L_0x1e32160;  1 drivers
v0x1e5f550_0 .net "x", 0 0, v0x1e5d6e0_0;  1 drivers
v0x1e5f700_0 .net "y", 0 0, v0x1e5d7e0_0;  1 drivers
E_0x1e104c0/0 .event negedge, v0x1e5ccb0_0;
E_0x1e104c0/1 .event posedge, v0x1e5ccb0_0;
E_0x1e104c0 .event/or E_0x1e104c0/0, E_0x1e104c0/1;
L_0x1e70450 .concat [ 1 1 0 0], L_0x1e28560, L_0x1e6f990;
L_0x1e704f0 .concat [ 1 1 0 0], L_0x1e28560, L_0x1e6f990;
L_0x1e706b0 .concat [ 1 1 0 0], v0x1e5de30_0, v0x1e5dd70_0;
L_0x1e707f0 .concat [ 1 1 0 0], L_0x1e28560, L_0x1e6f990;
L_0x1e70960 .cmp/eeq 2, L_0x1e70450, L_0x1ddbf60;
S_0x1e18800 .scope module, "good1" "reference_module" 3 110, 3 4 0, S_0x1e18670;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /INPUT 1 "y";
    .port_info 4 /OUTPUT 1 "f";
    .port_info 5 /OUTPUT 1 "g";
P_0x1ddba40 .param/l "A" 0 3 12, +C4<00000000000000000000000000000000>;
P_0x1ddba80 .param/l "B" 0 3 12, +C4<00000000000000000000000000000001>;
P_0x1ddbac0 .param/l "G1" 0 3 12, +C4<00000000000000000000000000000101>;
P_0x1ddbb00 .param/l "G2" 0 3 12, +C4<00000000000000000000000000000110>;
P_0x1ddbb40 .param/l "P0" 0 3 12, +C4<00000000000000000000000000000111>;
P_0x1ddbb80 .param/l "P1" 0 3 12, +C4<00000000000000000000000000001000>;
P_0x1ddbbc0 .param/l "S0" 0 3 12, +C4<00000000000000000000000000000010>;
P_0x1ddbc00 .param/l "S1" 0 3 12, +C4<00000000000000000000000000000011>;
P_0x1ddbc40 .param/l "S10" 0 3 12, +C4<00000000000000000000000000000100>;
L_0x1e28380 .functor OR 1, L_0x1e6fc60, L_0x1e6ff10, C4<0>, C4<0>;
L_0x1e28560 .functor OR 1, L_0x1e28380, L_0x1e701d0, C4<0>, C4<0>;
v0x1e316d0_0 .net *"_ivl_0", 31 0, L_0x1e5f820;  1 drivers
L_0x7f3282bc80a8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1e31770_0 .net *"_ivl_11", 27 0, L_0x7f3282bc80a8;  1 drivers
L_0x7f3282bc80f0 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0x1e32270_0 .net/2u *"_ivl_12", 31 0, L_0x7f3282bc80f0;  1 drivers
v0x1e32310_0 .net *"_ivl_14", 0 0, L_0x1e6fc60;  1 drivers
v0x1e283f0_0 .net *"_ivl_16", 31 0, L_0x1e6fdd0;  1 drivers
L_0x7f3282bc8138 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1e285d0_0 .net *"_ivl_19", 27 0, L_0x7f3282bc8138;  1 drivers
L_0x7f3282bc8180 .functor BUFT 1, C4<00000000000000000000000000000110>, C4<0>, C4<0>, C4<0>;
v0x1e5c450_0 .net/2u *"_ivl_20", 31 0, L_0x7f3282bc8180;  1 drivers
v0x1e5c530_0 .net *"_ivl_22", 0 0, L_0x1e6ff10;  1 drivers
v0x1e5c5f0_0 .net *"_ivl_25", 0 0, L_0x1e28380;  1 drivers
v0x1e5c6b0_0 .net *"_ivl_26", 31 0, L_0x1e70130;  1 drivers
L_0x7f3282bc81c8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1e5c790_0 .net *"_ivl_29", 27 0, L_0x7f3282bc81c8;  1 drivers
L_0x7f3282bc8018 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1e5c870_0 .net *"_ivl_3", 27 0, L_0x7f3282bc8018;  1 drivers
L_0x7f3282bc8210 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x1e5c950_0 .net/2u *"_ivl_30", 31 0, L_0x7f3282bc8210;  1 drivers
v0x1e5ca30_0 .net *"_ivl_32", 0 0, L_0x1e701d0;  1 drivers
L_0x7f3282bc8060 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1e5caf0_0 .net/2u *"_ivl_4", 31 0, L_0x7f3282bc8060;  1 drivers
v0x1e5cbd0_0 .net *"_ivl_8", 31 0, L_0x1e6fb20;  1 drivers
v0x1e5ccb0_0 .net "clk", 0 0, v0x1e5ee60_0;  1 drivers
v0x1e5cd70_0 .net "f", 0 0, L_0x1e6f990;  alias, 1 drivers
v0x1e5ce30_0 .net "g", 0 0, L_0x1e28560;  alias, 1 drivers
v0x1e5cef0_0 .var "next", 3 0;
v0x1e5cfd0_0 .net "resetn", 0 0, v0x1e5d640_0;  alias, 1 drivers
v0x1e5d090_0 .var "state", 3 0;
v0x1e5d170_0 .net "x", 0 0, v0x1e5d6e0_0;  alias, 1 drivers
v0x1e5d230_0 .net "y", 0 0, v0x1e5d7e0_0;  alias, 1 drivers
E_0x1e10c20 .event anyedge, v0x1e5d090_0, v0x1e5d170_0, v0x1e5d230_0;
E_0x1df09f0 .event posedge, v0x1e5ccb0_0;
L_0x1e5f820 .concat [ 4 28 0 0], v0x1e5d090_0, L_0x7f3282bc8018;
L_0x1e6f990 .cmp/eq 32, L_0x1e5f820, L_0x7f3282bc8060;
L_0x1e6fb20 .concat [ 4 28 0 0], v0x1e5d090_0, L_0x7f3282bc80a8;
L_0x1e6fc60 .cmp/eq 32, L_0x1e6fb20, L_0x7f3282bc80f0;
L_0x1e6fdd0 .concat [ 4 28 0 0], v0x1e5d090_0, L_0x7f3282bc8138;
L_0x1e6ff10 .cmp/eq 32, L_0x1e6fdd0, L_0x7f3282bc8180;
L_0x1e70130 .concat [ 4 28 0 0], v0x1e5d090_0, L_0x7f3282bc81c8;
L_0x1e701d0 .cmp/eq 32, L_0x1e70130, L_0x7f3282bc8210;
S_0x1e5d3b0 .scope module, "stim1" "stimulus_gen" 3 104, 3 40 0, S_0x1e18670;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "resetn";
    .port_info 2 /OUTPUT 1 "x";
    .port_info 3 /OUTPUT 1 "y";
v0x1e5d580_0 .net "clk", 0 0, v0x1e5ee60_0;  alias, 1 drivers
v0x1e5d640_0 .var "resetn", 0 0;
v0x1e5d6e0_0 .var "x", 0 0;
v0x1e5d7e0_0 .var "y", 0 0;
E_0x1e10720 .event negedge, v0x1e5ccb0_0;
S_0x1e5d8e0 .scope module, "top_module1" "top_module" 3 118, 4 1 0, S_0x1e18670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /INPUT 1 "y";
    .port_info 4 /OUTPUT 1 "f";
    .port_info 5 /OUTPUT 1 "g";
enum0x1df2390 .enum4 (3)
   "STATE_A" 3'b000,
   "STATE_B" 3'b001,
   "STATE_C" 3'b010,
   "STATE_D" 3'b011,
   "STATE_E" 3'b100,
   "STATE_F" 3'b101
 ;
v0x1e5dc60_0 .net "clk", 0 0, v0x1e5ee60_0;  alias, 1 drivers
v0x1e5dd70_0 .var "f", 0 0;
v0x1e5de30_0 .var "g", 0 0;
v0x1e5ded0_0 .var "next_state", 2 0;
v0x1e5dfb0_0 .net "resetn", 0 0, v0x1e5d640_0;  alias, 1 drivers
v0x1e5e0f0_0 .var "state", 2 0;
v0x1e5e1d0_0 .net "x", 0 0, v0x1e5d6e0_0;  alias, 1 drivers
v0x1e5e2c0_0 .var "x_history", 2 0;
v0x1e5e3a0_0 .net "y", 0 0, v0x1e5d7e0_0;  alias, 1 drivers
v0x1e5e4d0_0 .var "y_counter", 1 0;
E_0x1e5db90/0 .event anyedge, v0x1e5e0f0_0, v0x1e5cfd0_0, v0x1e5e2c0_0, v0x1e5d230_0;
E_0x1e5db90/1 .event anyedge, v0x1e5e4d0_0;
E_0x1e5db90 .event/or E_0x1e5db90/0, E_0x1e5db90/1;
E_0x1e5dc00/0 .event negedge, v0x1e5cfd0_0;
E_0x1e5dc00/1 .event posedge, v0x1e5ccb0_0;
E_0x1e5dc00 .event/or E_0x1e5dc00/0, E_0x1e5dc00/1;
S_0x1e5e6b0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 128, 3 128 0, S_0x1e18670;
 .timescale -12 -12;
E_0x1e3e640 .event anyedge, v0x1e5f350_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1e5f350_0;
    %nor/r;
    %assign/vec4 v0x1e5f350_0, 0;
    %wait E_0x1e3e640;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1e5d3b0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e5d640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e5d6e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e5d7e0_0, 0, 1;
    %wait E_0x1df09f0;
    %wait E_0x1df09f0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1e5d640_0, 0, 1;
    %pushi/vec4 500, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1e10720;
    %vpi_func 3 54 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %assign/vec4 v0x1e5d640_0, 0;
    %vpi_func 3 55 "$random" 32 {0 0 0};
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0x1e5d7e0_0, 0;
    %assign/vec4 v0x1e5d6e0_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 58 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x1e18800;
T_2 ;
    %wait E_0x1df09f0;
    %load/vec4 v0x1e5cfd0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1e5d090_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x1e5cef0_0;
    %assign/vec4 v0x1e5d090_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1e18800;
T_3 ;
Ewait_0 .event/or E_0x1e10c20, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x1e5d090_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x1e5cef0_0, 0, 4;
    %jmp T_3.10;
T_3.0 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x1e5cef0_0, 0, 4;
    %jmp T_3.10;
T_3.1 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x1e5cef0_0, 0, 4;
    %jmp T_3.10;
T_3.2 ;
    %load/vec4 v0x1e5d170_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.11, 8;
    %pushi/vec4 3, 0, 32;
    %jmp/1 T_3.12, 8;
T_3.11 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_3.12, 8;
 ; End of false expr.
    %blend;
T_3.12;
    %pad/s 4;
    %store/vec4 v0x1e5cef0_0, 0, 4;
    %jmp T_3.10;
T_3.3 ;
    %load/vec4 v0x1e5d170_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.13, 8;
    %pushi/vec4 3, 0, 32;
    %jmp/1 T_3.14, 8;
T_3.13 ; End of true expr.
    %pushi/vec4 4, 0, 32;
    %jmp/0 T_3.14, 8;
 ; End of false expr.
    %blend;
T_3.14;
    %pad/s 4;
    %store/vec4 v0x1e5cef0_0, 0, 4;
    %jmp T_3.10;
T_3.4 ;
    %load/vec4 v0x1e5d170_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.15, 8;
    %pushi/vec4 5, 0, 32;
    %jmp/1 T_3.16, 8;
T_3.15 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_3.16, 8;
 ; End of false expr.
    %blend;
T_3.16;
    %pad/s 4;
    %store/vec4 v0x1e5cef0_0, 0, 4;
    %jmp T_3.10;
T_3.5 ;
    %load/vec4 v0x1e5d230_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.17, 8;
    %pushi/vec4 8, 0, 32;
    %jmp/1 T_3.18, 8;
T_3.17 ; End of true expr.
    %pushi/vec4 6, 0, 32;
    %jmp/0 T_3.18, 8;
 ; End of false expr.
    %blend;
T_3.18;
    %pad/s 4;
    %store/vec4 v0x1e5cef0_0, 0, 4;
    %jmp T_3.10;
T_3.6 ;
    %load/vec4 v0x1e5d230_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.19, 8;
    %pushi/vec4 8, 0, 32;
    %jmp/1 T_3.20, 8;
T_3.19 ; End of true expr.
    %pushi/vec4 7, 0, 32;
    %jmp/0 T_3.20, 8;
 ; End of false expr.
    %blend;
T_3.20;
    %pad/s 4;
    %store/vec4 v0x1e5cef0_0, 0, 4;
    %jmp T_3.10;
T_3.7 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x1e5cef0_0, 0, 4;
    %jmp T_3.10;
T_3.8 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x1e5cef0_0, 0, 4;
    %jmp T_3.10;
T_3.10 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x1e5d8e0;
T_4 ;
    %wait E_0x1e5dc00;
    %load/vec4 v0x1e5dfb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1e5e0f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e5dd70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e5de30_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x1e5ded0_0;
    %assign/vec4 v0x1e5e0f0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1e5d8e0;
T_5 ;
    %wait E_0x1e5dc00;
    %load/vec4 v0x1e5dfb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1e5e2c0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x1e5e0f0_0;
    %cmpi/e 1, 0, 3;
    %jmp/1 T_5.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x1e5e0f0_0;
    %cmpi/e 2, 0, 3;
    %flag_or 4, 8;
T_5.5;
    %jmp/1 T_5.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x1e5e0f0_0;
    %cmpi/e 3, 0, 3;
    %flag_or 4, 8;
T_5.4;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v0x1e5e2c0_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x1e5e1d0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x1e5e2c0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1e5d8e0;
T_6 ;
    %wait E_0x1e5dc00;
    %load/vec4 v0x1e5dfb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1e5e4d0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x1e5e0f0_0;
    %cmpi/e 4, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_6.4, 4;
    %load/vec4 v0x1e5de30_0;
    %nor/r;
    %and;
T_6.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x1e5e4d0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x1e5e4d0_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x1e5e0f0_0;
    %cmpi/ne 4, 0, 3;
    %jmp/0xz  T_6.5, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1e5e4d0_0, 0;
T_6.5 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x1e5d8e0;
T_7 ;
Ewait_1 .event/or E_0x1e5db90, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x1e5e0f0_0;
    %store/vec4 v0x1e5ded0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e5dd70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e5de30_0, 0, 1;
    %load/vec4 v0x1e5e0f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1e5ded0_0, 0, 3;
    %jmp T_7.7;
T_7.0 ;
    %load/vec4 v0x1e5dfb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.8, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x1e5ded0_0, 0, 3;
T_7.8 ;
    %jmp T_7.7;
T_7.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1e5dd70_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x1e5ded0_0, 0, 3;
    %jmp T_7.7;
T_7.2 ;
    %load/vec4 v0x1e5e2c0_0;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_7.10, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x1e5ded0_0, 0, 3;
    %jmp T_7.11;
T_7.10 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x1e5ded0_0, 0, 3;
T_7.11 ;
    %jmp T_7.7;
T_7.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1e5de30_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x1e5ded0_0, 0, 3;
    %jmp T_7.7;
T_7.4 ;
    %load/vec4 v0x1e5e3a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.12, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1e5de30_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x1e5ded0_0, 0, 3;
    %jmp T_7.13;
T_7.12 ;
    %load/vec4 v0x1e5e4d0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_7.14, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e5de30_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x1e5ded0_0, 0, 3;
    %jmp T_7.15;
T_7.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1e5de30_0, 0, 1;
T_7.15 ;
T_7.13 ;
    %jmp T_7.7;
T_7.5 ;
    %load/vec4 v0x1e5e4d0_0;
    %pushi/vec4 2, 0, 2;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x1e5de30_0, 0, 1;
    %jmp T_7.7;
T_7.7 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x1e18670;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e5ee60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e5f350_0, 0, 1;
    %end;
    .thread T_8, $init;
    .scope S_0x1e18670;
T_9 ;
T_9.0 ;
    %delay 5, 0;
    %load/vec4 v0x1e5ee60_0;
    %inv;
    %store/vec4 v0x1e5ee60_0, 0, 1;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0x1e18670;
T_10 ;
    %vpi_call/w 3 96 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 97 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1e5d580_0, v0x1e5f490_0, v0x1e5ee60_0, v0x1e5f210_0, v0x1e5f550_0, v0x1e5f700_0, v0x1e5efa0_0, v0x1e5ef00_0, v0x1e5f170_0, v0x1e5f0d0_0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x1e18670;
T_11 ;
    %load/vec4 v0x1e5f2b0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x1e5f2b0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1e5f2b0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 137 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "f", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.1;
T_11.0 ;
    %vpi_call/w 3 138 "$display", "Hint: Output '%s' has no mismatches.", "f" {0 0 0};
T_11.1 ;
    %load/vec4 v0x1e5f2b0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %load/vec4 v0x1e5f2b0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1e5f2b0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 139 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "g", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.3;
T_11.2 ;
    %vpi_call/w 3 140 "$display", "Hint: Output '%s' has no mismatches.", "g" {0 0 0};
T_11.3 ;
    %load/vec4 v0x1e5f2b0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1e5f2b0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 142 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 143 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1e5f2b0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1e5f2b0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 144 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_11, $final;
    .scope S_0x1e18670;
T_12 ;
    %wait E_0x1e104c0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1e5f2b0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e5f2b0_0, 4, 32;
    %load/vec4 v0x1e5f3f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x1e5f2b0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %vpi_func 3 155 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e5f2b0_0, 4, 32;
T_12.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1e5f2b0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e5f2b0_0, 4, 32;
T_12.0 ;
    %load/vec4 v0x1e5efa0_0;
    %load/vec4 v0x1e5efa0_0;
    %load/vec4 v0x1e5ef00_0;
    %xor;
    %load/vec4 v0x1e5efa0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.4, 6;
    %load/vec4 v0x1e5f2b0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.6, 4;
    %vpi_func 3 159 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e5f2b0_0, 4, 32;
T_12.6 ;
    %load/vec4 v0x1e5f2b0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e5f2b0_0, 4, 32;
T_12.4 ;
    %load/vec4 v0x1e5f170_0;
    %load/vec4 v0x1e5f170_0;
    %load/vec4 v0x1e5f0d0_0;
    %xor;
    %load/vec4 v0x1e5f170_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.8, 6;
    %load/vec4 v0x1e5f2b0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.10, 4;
    %vpi_func 3 162 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e5f2b0_0, 4, 32;
T_12.10 ;
    %load/vec4 v0x1e5f2b0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e5f2b0_0, 4, 32;
T_12.8 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/2013_q2bfsm/2013_q2bfsm_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can25_depth0/human/2013_q2bfsm/iter0/response5/top_module.sv";
