#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Wed Jul 10 12:14:09 2024
# Process ID: 3564
# Current directory: C:/Users/hensl/OneDrive/Dokumente/RES/final_project_v1/final_project_v1.runs/synth_1
# Command line: vivado.exe -log top_final_project.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_final_project.tcl
# Log file: C:/Users/hensl/OneDrive/Dokumente/RES/final_project_v1/final_project_v1.runs/synth_1/top_final_project.vds
# Journal file: C:/Users/hensl/OneDrive/Dokumente/RES/final_project_v1/final_project_v1.runs/synth_1\vivado.jou
# Running On: Orcadron, OS: Windows, CPU Frequency: 2112 MHz, CPU Physical cores: 4, Host memory: 34096 MB
#-----------------------------------------------------------
source top_final_project.tcl -notrace
create_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 496.852 ; gain = 218.508
Command: read_checkpoint -auto_incremental -incremental C:/Users/hensl/OneDrive/Dokumente/RES/final_project_v1/final_project_v1.srcs/utils_1/imports/synth_1/top_final_project.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/hensl/OneDrive/Dokumente/RES/final_project_v1/final_project_v1.srcs/utils_1/imports/synth_1/top_final_project.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top top_final_project -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 13768
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1361.836 ; gain = 439.281
---------------------------------------------------------------------------------
WARNING: [Synth 8-9112] actual for formal port 'probe0' is neither a static name nor a globally static expression [C:/Users/hensl/OneDrive/Dokumente/RES/final_project_v1/final_project_v1.srcs/sources_1/new/top_final_project.vhd:221]
WARNING: [Synth 8-9112] actual for formal port 'probe1' is neither a static name nor a globally static expression [C:/Users/hensl/OneDrive/Dokumente/RES/final_project_v1/final_project_v1.srcs/sources_1/new/top_final_project.vhd:222]
WARNING: [Synth 8-9112] actual for formal port 'probe2' is neither a static name nor a globally static expression [C:/Users/hensl/OneDrive/Dokumente/RES/final_project_v1/final_project_v1.srcs/sources_1/new/top_final_project.vhd:223]
WARNING: [Synth 8-9112] actual for formal port 'probe4' is neither a static name nor a globally static expression [C:/Users/hensl/OneDrive/Dokumente/RES/final_project_v1/final_project_v1.srcs/sources_1/new/top_final_project.vhd:225]
INFO: [Synth 8-638] synthesizing module 'top_final_project' [C:/Users/hensl/OneDrive/Dokumente/RES/final_project_v1/final_project_v1.srcs/sources_1/new/top_final_project.vhd:55]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: FAST - type: string 
INFO: [Synth 8-113] binding component instance 'IOBUF_inst1' to cell 'IOBUF' [C:/Users/hensl/OneDrive/Dokumente/RES/final_project_v1/final_project_v1.srcs/sources_1/new/top_final_project.vhd:122]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: FAST - type: string 
INFO: [Synth 8-113] binding component instance 'IOBUF_inst2' to cell 'IOBUF' [C:/Users/hensl/OneDrive/Dokumente/RES/final_project_v1/final_project_v1.srcs/sources_1/new/top_final_project.vhd:134]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/hensl/OneDrive/Dokumente/RES/final_project_v1/final_project_v1.runs/synth_1/.Xil/Vivado-3564-Orcadron/realtime/clk_wiz_0_stub.vhdl:16]
WARNING: [Synth 8-614] signal 'sccb_regConfig_r' is read in the process but is not in the sensitivity list [C:/Users/hensl/OneDrive/Dokumente/RES/final_project_v1/final_project_v1.srcs/sources_1/new/top_final_project.vhd:165]
WARNING: [Synth 8-614] signal 'sccb_regAddress_r' is read in the process but is not in the sensitivity list [C:/Users/hensl/OneDrive/Dokumente/RES/final_project_v1/final_project_v1.srcs/sources_1/new/top_final_project.vhd:165]
WARNING: [Synth 8-614] signal 'sccb_regConfig1_r' is read in the process but is not in the sensitivity list [C:/Users/hensl/OneDrive/Dokumente/RES/final_project_v1/final_project_v1.srcs/sources_1/new/top_final_project.vhd:165]
WARNING: [Synth 8-614] signal 'sccb_regAddress1_r' is read in the process but is not in the sensitivity list [C:/Users/hensl/OneDrive/Dokumente/RES/final_project_v1/final_project_v1.srcs/sources_1/new/top_final_project.vhd:165]
WARNING: [Synth 8-614] signal 'sccb_regConfig2_r' is read in the process but is not in the sensitivity list [C:/Users/hensl/OneDrive/Dokumente/RES/final_project_v1/final_project_v1.srcs/sources_1/new/top_final_project.vhd:165]
WARNING: [Synth 8-614] signal 'sccb_regAddress2_r' is read in the process but is not in the sensitivity list [C:/Users/hensl/OneDrive/Dokumente/RES/final_project_v1/final_project_v1.srcs/sources_1/new/top_final_project.vhd:165]
INFO: [Synth 8-638] synthesizing module 'i2c_controler' [C:/Users/hensl/OneDrive/Dokumente/RES/final_project_v1/final_project_v1.srcs/sources_1/new/i2c_controler.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'i2c_controler' (0#1) [C:/Users/hensl/OneDrive/Dokumente/RES/final_project_v1/final_project_v1.srcs/sources_1/new/i2c_controler.vhd:50]
INFO: [Synth 8-3491] module 'ila_cam' declared at 'C:/Users/hensl/OneDrive/Dokumente/RES/final_project_v1/final_project_v1.runs/synth_1/.Xil/Vivado-3564-Orcadron/realtime/ila_cam_stub.vhdl:6' bound to instance 'ila_cam_inst' of component 'ila_cam' [C:/Users/hensl/OneDrive/Dokumente/RES/final_project_v1/final_project_v1.srcs/sources_1/new/top_final_project.vhd:218]
INFO: [Synth 8-638] synthesizing module 'ila_cam' [C:/Users/hensl/OneDrive/Dokumente/RES/final_project_v1/final_project_v1.runs/synth_1/.Xil/Vivado-3564-Orcadron/realtime/ila_cam_stub.vhdl:18]
INFO: [Synth 8-256] done synthesizing module 'top_final_project' (0#1) [C:/Users/hensl/OneDrive/Dokumente/RES/final_project_v1/final_project_v1.srcs/sources_1/new/top_final_project.vhd:55]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'i2c_controler_inst'. This will prevent further optimization [C:/Users/hensl/OneDrive/Dokumente/RES/final_project_v1/final_project_v1.srcs/sources_1/new/top_final_project.vhd:185]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'clock_gen_inst'. This will prevent further optimization [C:/Users/hensl/OneDrive/Dokumente/RES/final_project_v1/final_project_v1.srcs/sources_1/new/top_final_project.vhd:148]
WARNING: [Synth 8-3848] Net dataSelectionControlLed_o in module/entity top_final_project does not have driver. [C:/Users/hensl/OneDrive/Dokumente/RES/final_project_v1/final_project_v1.srcs/sources_1/new/top_final_project.vhd:51]
WARNING: [Synth 8-3917] design top_final_project has port cam_pwdn_o driven by constant 0
WARNING: [Synth 8-3917] design top_final_project has port vga_red_o[1] driven by constant 0
WARNING: [Synth 8-3917] design top_final_project has port vga_red_o[0] driven by constant 0
WARNING: [Synth 8-3917] design top_final_project has port vga_blue_o[1] driven by constant 0
WARNING: [Synth 8-3917] design top_final_project has port vga_blue_o[0] driven by constant 0
WARNING: [Synth 8-3917] design top_final_project has port debug_o driven by constant 0
WARNING: [Synth 8-7129] Port dataSelectionControlLed_o in module top_final_project is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1474.035 ; gain = 551.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1474.035 ; gain = 551.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1474.035 ; gain = 551.480
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1474.035 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/hensl/OneDrive/Dokumente/RES/final_project_v1/final_project_v1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clock_gen_inst'
Finished Parsing XDC File [c:/Users/hensl/OneDrive/Dokumente/RES/final_project_v1/final_project_v1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clock_gen_inst'
Parsing XDC File [c:/Users/hensl/OneDrive/Dokumente/RES/final_project_v1/final_project_v1.gen/sources_1/ip/ila_cam/ila_cam/ila_cam_in_context.xdc] for cell 'ila_cam_inst'
Finished Parsing XDC File [c:/Users/hensl/OneDrive/Dokumente/RES/final_project_v1/final_project_v1.gen/sources_1/ip/ila_cam/ila_cam/ila_cam_in_context.xdc] for cell 'ila_cam_inst'
Parsing XDC File [C:/Users/hensl/OneDrive/Dokumente/RES/final_project_v1/final_project_v1.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc]
Finished Parsing XDC File [C:/Users/hensl/OneDrive/Dokumente/RES/final_project_v1/final_project_v1.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/hensl/OneDrive/Dokumente/RES/final_project_v1/final_project_v1.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_final_project_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_final_project_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/hensl/OneDrive/Dokumente/RES/final_project_v1/final_project_v1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/hensl/OneDrive/Dokumente/RES/final_project_v1/final_project_v1.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1564.699 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1564.699 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 1564.699 ; gain = 642.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 1564.699 ; gain = 642.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_100MHz_i. (constraint file  c:/Users/hensl/OneDrive/Dokumente/RES/final_project_v1/final_project_v1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_100MHz_i. (constraint file  c:/Users/hensl/OneDrive/Dokumente/RES/final_project_v1/final_project_v1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for clock_gen_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ila_cam_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 1564.699 ; gain = 642.145
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_var_r_reg' in module 'i2c_controler'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              state_idle |                             0000 |                             0000
         state_startcond |                             0001 |                             0001
state_transmitdeviceaddr |                             0010 |                             0010
              state_ack1 |                             0011 |                             0011
   state_transmitregaddr |                             0100 |                             0100
              state_ack2 |                             0101 |                             0101
 state_transmitregconfig |                             0110 |                             0110
              state_ack3 |                             0111 |                             0111
          state_stopcond |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_var_r_reg' using encoding 'sequential' in module 'i2c_controler'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 1564.699 ; gain = 642.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   21 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input   21 Bit        Muxes := 1     
	   2 Input   15 Bit        Muxes := 1     
	   4 Input   15 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 17    
	   9 Input    4 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 14    
	   9 Input    1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design top_final_project has port cam_pwdn_o driven by constant 0
WARNING: [Synth 8-3917] design top_final_project has port vga_red_o[1] driven by constant 0
WARNING: [Synth 8-3917] design top_final_project has port vga_red_o[0] driven by constant 0
WARNING: [Synth 8-3917] design top_final_project has port vga_blue_o[1] driven by constant 0
WARNING: [Synth 8-3917] design top_final_project has port vga_blue_o[0] driven by constant 0
WARNING: [Synth 8-3917] design top_final_project has port debug_o driven by constant 0
WARNING: [Synth 8-7129] Port dataSelectionControlLed_o in module top_final_project is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 1564.699 ; gain = 642.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 1564.699 ; gain = 642.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 1564.699 ; gain = 642.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 1564.699 ; gain = 642.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:00:46 . Memory (MB): peak = 1564.699 ; gain = 642.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:00:46 . Memory (MB): peak = 1564.699 ; gain = 642.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:39 ; elapsed = 00:00:46 . Memory (MB): peak = 1564.699 ; gain = 642.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:39 ; elapsed = 00:00:46 . Memory (MB): peak = 1564.699 ; gain = 642.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:00:46 . Memory (MB): peak = 1564.699 ; gain = 642.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:39 ; elapsed = 00:00:46 . Memory (MB): peak = 1564.699 ; gain = 642.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
|2     |ila_cam       |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------------+------+
|      |Cell         |Count |
+------+-------------+------+
|1     |clk_wiz      |     1|
|2     |ila_cam_bbox |     1|
|3     |BUFG         |     1|
|4     |CARRY4       |     5|
|5     |LUT1         |     1|
|6     |LUT2         |     3|
|7     |LUT3         |     7|
|8     |LUT4         |     8|
|9     |LUT5         |    12|
|10    |LUT6         |    43|
|11    |FDCE         |    34|
|12    |FDRE         |    10|
|13    |IBUF         |    29|
|14    |IOBUF        |     2|
|15    |OBUF         |    21|
|16    |OBUFT        |     1|
+------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:39 ; elapsed = 00:00:46 . Memory (MB): peak = 1564.699 ; gain = 642.145
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:44 . Memory (MB): peak = 1564.699 ; gain = 551.480
Synthesis Optimization Complete : Time (s): cpu = 00:00:39 ; elapsed = 00:00:46 . Memory (MB): peak = 1564.699 ; gain = 642.145
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1564.699 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1564.699 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

Synth Design complete | Checksum: dacb29cf
INFO: [Common 17-83] Releasing license: Synthesis
37 Infos, 26 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:53 . Memory (MB): peak = 1564.699 ; gain = 1033.898
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1564.699 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/hensl/OneDrive/Dokumente/RES/final_project_v1/final_project_v1.runs/synth_1/top_final_project.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_final_project_utilization_synth.rpt -pb top_final_project_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jul 10 12:15:19 2024...
