{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1524787402966 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Create Symbol File Quartus Prime " "Running Quartus Prime Create Symbol File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1524787402966 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 27 09:03:22 2018 " "Processing started: Fri Apr 27 09:03:22 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1524787402966 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1524787402966 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processor -c processor --generate_symbol=/export/home/016/a0169654/SIMPLE/eight_to_sixteen/eight_to_sixteen.v " "Command: quartus_map --read_settings_files=on --write_settings_files=off processor -c processor --generate_symbol=/export/home/016/a0169654/SIMPLE/eight_to_sixteen/eight_to_sixteen.v" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1524787402966 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"output\";  expecting \")\" eight_to_sixteen.v(3) " "Verilog HDL syntax error at eight_to_sixteen.v(3) near text: \"output\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "/export/home/016/a0169654/SIMPLE/eight_to_sixteen/eight_to_sixteen.v" "" { Text "/export/home/016/a0169654/SIMPLE/eight_to_sixteen/eight_to_sixteen.v" 3 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1524787403256 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "eight_to_sixteen eight_to_sixteen.v(1) " "Ignored design unit \"eight_to_sixteen\" at eight_to_sixteen.v(1) due to previous errors" {  } { { "/export/home/016/a0169654/SIMPLE/eight_to_sixteen/eight_to_sixteen.v" "" { Text "/export/home/016/a0169654/SIMPLE/eight_to_sixteen/eight_to_sixteen.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Design Software" 0 -1 1524787403257 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Create Symbol File 2 s 0 s Quartus Prime " "Quartus Prime Create Symbol File was unsuccessful. 2 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1235 " "Peak virtual memory: 1235 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1524787403258 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Apr 27 09:03:23 2018 " "Processing ended: Fri Apr 27 09:03:23 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1524787403258 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1524787403258 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1524787403258 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1524787403258 ""}
