

================================================================
== Vivado HLS Report for 'CCLabel_firstPass'
================================================================
* Date:           Mon Mar 06 15:02:57 2017

* Version:        2014.4 (Build 1071461 on Tue Nov 18 16:42:57 PM 2014)
* Project:        ConnectedComponentLabeling_HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.47|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    ?|    ?|         ?|          -|          -|    64|    no    |
        | + Loop 1.1  |    ?|    ?|         2|          2|          1|     ?|    yes   |
        | + Loop 1.2  |    ?|    ?|         2|          2|          1|     ?|    yes   |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|    726|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      4|       0|      0|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    354|
|Register         |        -|      -|     444|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      4|     444|   1080|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      1|   ~0   |      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-----------------------------+--------------------------+---------+-------+---+----+
    |           Instance          |          Module          | BRAM_18K| DSP48E| FF| LUT|
    +-----------------------------+--------------------------+---------+-------+---+----+
    |CCLabel_mul_32s_4ns_32_3_U1  |CCLabel_mul_32s_4ns_32_3  |        0|      2|  0|   0|
    |CCLabel_mul_32s_4ns_32_3_U2  |CCLabel_mul_32s_4ns_32_3  |        0|      2|  0|   0|
    +-----------------------------+--------------------------+---------+-------+---+----+
    |Total                        |                          |        0|      4|  0|   0|
    +-----------------------------+--------------------------+---------+-------+---+----+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |i2_fu_366_p2                   |     +    |      0|  0|   4|           4|           1|
    |indvar_flatten_next_fu_346_p2  |     +    |      0|  0|   7|           7|           1|
    |j_fu_604_p2                    |     +    |      0|  0|   4|           4|           1|
    |label_fu_612_p2                |     +    |      0|  0|  32|          32|           1|
    |setCount_fu_629_p2             |     +    |      0|  0|  32|          32|           1|
    |tmp5_fu_445_p2                 |     +    |      0|  0|   4|           4|           2|
    |tmp_10_fu_454_p2               |     +    |      0|  0|   7|           7|           7|
    |tmp_25_fu_585_p2               |     +    |      0|  0|  32|          32|          32|
    |tmp_27_fu_592_p2               |     +    |      0|  0|  32|          32|          32|
    |tmp_29_fu_598_p2               |     +    |      0|  0|  32|          32|          32|
    |tmp_3_fu_430_p2                |     +    |      0|  0|   7|           7|           7|
    |tmp_9_fu_396_p2                |     +    |      0|  0|   6|           6|           6|
    |i1_mid2_fu_372_p3              |  Select  |      0|  0|   4|           1|           4|
    |j2_mid2_fu_358_p3              |  Select  |      0|  0|   4|           1|           1|
    |max_1_fu_537_p3                |  Select  |      0|  0|  32|           1|          32|
    |max_2_fu_474_p3                |  Select  |      0|  0|  32|           1|          10|
    |min_fu_499_p3                  |  Select  |      0|  0|  32|           1|          10|
    |temp_4_fu_527_p3               |  Select  |      0|  0|  32|           1|          32|
    |or_cond_fu_517_p2              |    and   |      0|  0|   1|           1|           1|
    |exitcond4_fu_352_p2            |   icmp   |      0|  0|   5|           4|           5|
    |exitcond_flatten_fu_340_p2     |   icmp   |      0|  0|   8|           7|           8|
    |grp_fu_305_p2                  |   icmp   |      0|  0|  40|          32|           1|
    |tmp_12_fu_487_p2               |   icmp   |      0|  0|  40|          32|           1|
    |tmp_13_fu_507_p2               |   icmp   |      0|  0|  40|          32|          10|
    |tmp_14_fu_512_p2               |   icmp   |      0|  0|  40|          32|          10|
    |tmp_18_fu_523_p2               |   icmp   |      0|  0|  40|          32|          32|
    |tmp_19_fu_533_p2               |   icmp   |      0|  0|  40|          32|          32|
    |tmp_20_fu_543_p2               |   icmp   |      0|  0|  40|          32|          10|
    |tmp_6_fu_482_p2                |   icmp   |      0|  0|   4|           4|           1|
    |tmp_6_i8_fu_579_p2             |   icmp   |      0|  0|  40|          32|          32|
    |tmp_6_i_fu_554_p2              |   icmp   |      0|  0|  40|          32|          32|
    |tmp_7_fu_413_p2                |   icmp   |      0|  0|   4|           4|           1|
    |sel_tmp2_fu_493_p2             |    or    |      0|  0|   1|           1|           1|
    |sel_tmp_fu_469_p2              |    or    |      0|  0|   1|           1|           1|
    |tmp4_fu_421_p2                 |    xor   |      0|  0|   7|           4|           5|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0| 726|         519|         395|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |Image_r_Addr_A_orig      |  32|          3|   32|         96|
    |ap_NS_fsm                |  15|         18|    1|         18|
    |i1_reg_257               |   4|          2|    4|          8|
    |indvar_flatten_reg_246   |   7|          2|    7|         14|
    |j2_reg_268               |   4|          2|    4|          8|
    |label_1_fu_72            |  32|          2|   32|         64|
    |lbImage_address0         |   6|          4|    6|         24|
    |lbImage_address1         |   6|          3|    6|         18|
    |setCount_1_fu_76         |  32|          2|   32|         64|
    |set_address0             |   6|          6|    6|         36|
    |set_d0                   |  32|          4|   32|        128|
    |temp_i4_reg_290          |  32|          2|   32|         64|
    |temp_i_reg_279           |  32|          2|   32|         64|
    |totalIntensity_address0  |   6|          4|    6|         24|
    |totalIntensity_d0        |  32|          3|   32|         96|
    |x_r_address0             |   6|          3|    6|         18|
    |x_r_d0                   |  32|          3|   32|         96|
    |y_r_address0             |   6|          3|    6|         18|
    |y_r_d0                   |  32|          3|   32|         96|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 354|         71|  340|        954|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                      |  17|   0|   17|          0|
    |i1_cast9_reg_700               |   4|   0|   32|         28|
    |i1_mid2_reg_676                |   4|   0|    4|          0|
    |i1_reg_257                     |   4|   0|    4|          0|
    |indvar_flatten_next_reg_662    |   7|   0|    7|          0|
    |indvar_flatten_reg_246         |   7|   0|    7|          0|
    |j2_cast7_reg_710               |   4|   0|   32|         28|
    |j2_mid2_reg_667                |   4|   0|    4|          0|
    |j2_reg_268                     |   4|   0|    4|          0|
    |label_1_fu_72                  |  32|   0|   32|          0|
    |lbImage_addr_reg_694           |   6|   0|    6|          0|
    |max_1_reg_760                  |  32|   0|   32|          0|
    |max_2_reg_729                  |  32|   0|   32|          0|
    |min_reg_738                    |  32|   0|   32|          0|
    |or_cond_reg_747                |   1|   0|    1|          0|
    |reg_323                        |  32|   0|   32|          0|
    |setCount_1_fu_76               |  32|   0|   32|          0|
    |temp_4_reg_751                 |  32|   0|   32|          0|
    |temp_i4_reg_290                |  32|   0|   32|          0|
    |temp_i_reg_279                 |  32|   0|   32|          0|
    |tmp_1_reg_715                  |   1|   0|    1|          0|
    |tmp_20_reg_765                 |   1|   0|    1|          0|
    |tmp_26_reg_820                 |  32|   0|   32|          0|
    |tmp_28_reg_825                 |  32|   0|   32|          0|
    |tmp_7_reg_705                  |   1|   0|    1|          0|
    |tmp_reg_683                    |   3|   0|    6|          3|
    |tmp_s_reg_688                  |   6|   0|   64|         58|
    |totalIntensity_addr_1_reg_792  |   6|   0|    6|          0|
    |x_addr_1_reg_797               |   6|   0|    6|          0|
    |y_addr_1_reg_802               |   6|   0|    6|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 444|   0|  561|        117|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+-------------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs | CCLabel_firstPass | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs | CCLabel_firstPass | return value |
|ap_start                 |  in |    1| ap_ctrl_hs | CCLabel_firstPass | return value |
|ap_done                  | out |    1| ap_ctrl_hs | CCLabel_firstPass | return value |
|ap_idle                  | out |    1| ap_ctrl_hs | CCLabel_firstPass | return value |
|ap_ready                 | out |    1| ap_ctrl_hs | CCLabel_firstPass | return value |
|ap_return                | out |   32| ap_ctrl_hs | CCLabel_firstPass | return value |
|Image_r_Addr_A           | out |   32|    bram    |      Image_r      |     array    |
|Image_r_EN_A             | out |    1|    bram    |      Image_r      |     array    |
|Image_r_WEN_A            | out |    4|    bram    |      Image_r      |     array    |
|Image_r_Din_A            | out |   32|    bram    |      Image_r      |     array    |
|Image_r_Dout_A           |  in |   32|    bram    |      Image_r      |     array    |
|lbImage_address0         | out |    6|  ap_memory |      lbImage      |     array    |
|lbImage_ce0              | out |    1|  ap_memory |      lbImage      |     array    |
|lbImage_we0              | out |    1|  ap_memory |      lbImage      |     array    |
|lbImage_d0               | out |   32|  ap_memory |      lbImage      |     array    |
|lbImage_q0               |  in |   32|  ap_memory |      lbImage      |     array    |
|lbImage_address1         | out |    6|  ap_memory |      lbImage      |     array    |
|lbImage_ce1              | out |    1|  ap_memory |      lbImage      |     array    |
|lbImage_we1              | out |    1|  ap_memory |      lbImage      |     array    |
|lbImage_d1               | out |   32|  ap_memory |      lbImage      |     array    |
|lbImage_q1               |  in |   32|  ap_memory |      lbImage      |     array    |
|set_address0             | out |    6|  ap_memory |        set        |     array    |
|set_ce0                  | out |    1|  ap_memory |        set        |     array    |
|set_we0                  | out |    1|  ap_memory |        set        |     array    |
|set_d0                   | out |   32|  ap_memory |        set        |     array    |
|set_q0                   |  in |   32|  ap_memory |        set        |     array    |
|status_address0          | out |    6|  ap_memory |       status      |     array    |
|status_ce0               | out |    1|  ap_memory |       status      |     array    |
|status_we0               | out |    1|  ap_memory |       status      |     array    |
|status_d0                | out |    1|  ap_memory |       status      |     array    |
|totalIntensity_address0  | out |    6|  ap_memory |   totalIntensity  |     array    |
|totalIntensity_ce0       | out |    1|  ap_memory |   totalIntensity  |     array    |
|totalIntensity_we0       | out |    1|  ap_memory |   totalIntensity  |     array    |
|totalIntensity_d0        | out |   32|  ap_memory |   totalIntensity  |     array    |
|totalIntensity_q0        |  in |   32|  ap_memory |   totalIntensity  |     array    |
|x_r_address0             | out |    6|  ap_memory |        x_r        |     array    |
|x_r_ce0                  | out |    1|  ap_memory |        x_r        |     array    |
|x_r_we0                  | out |    1|  ap_memory |        x_r        |     array    |
|x_r_d0                   | out |   32|  ap_memory |        x_r        |     array    |
|x_r_q0                   |  in |   32|  ap_memory |        x_r        |     array    |
|y_r_address0             | out |    6|  ap_memory |        y_r        |     array    |
|y_r_ce0                  | out |    1|  ap_memory |        y_r        |     array    |
|y_r_we0                  | out |    1|  ap_memory |        y_r        |     array    |
|y_r_d0                   | out |   32|  ap_memory |        y_r        |     array    |
|y_r_q0                   |  in |   32|  ap_memory |        y_r        |     array    |
+-------------------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 2
  * Pipeline-1: initiation interval (II) = 2, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 17
* Pipeline: 2
  Pipeline-0: II = 2, D = 2, States = { 6 7 }
  Pipeline-1: II = 2, D = 2, States = { 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond_flatten)
3 --> 
	4  / (!tmp_1)
	14  / (tmp_1)
4 --> 
	5  / true
5 --> 
	15  / (or_cond)
	6  / (!or_cond & !tmp_20)
	9  / (!or_cond & tmp_20)
6 --> 
	7  / true
7 --> 
	8  / (tmp_6_i)
	6  / (!tmp_6_i)
8 --> 
	11  / true
9 --> 
	10  / true
10 --> 
	8  / (tmp_6_i8)
	9  / (!tmp_6_i8)
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	2  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	14  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: label_1 [1/1] 0.00ns
:0  %label_1 = alloca i32, align 4

ST_1: setCount_1 [1/1] 0.00ns
:1  %setCount_1 = alloca i32, align 4

ST_1: stg_20 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecMemCore([64 x i32]* %Image_r, [1 x i8]* @p_str1805, [12 x i8]* @p_str1816, [1 x i8]* @p_str1805, i32 -1, [1 x i8]* @p_str1805, [1 x i8]* @p_str1805, [1 x i8]* @p_str1805)

ST_1: stg_21 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecInterface([64 x i32]* %Image_r, [5 x i8]* @p_str1815, i32 0, i32 0, i32 0, i32 0, [6 x i8]* @p_str1814, [1 x i8]* @p_str1805, [1 x i8]* @p_str1805) nounwind

ST_1: stg_22 [1/1] 1.57ns
:4  store i32 1, i32* %setCount_1, align 4

ST_1: stg_23 [1/1] 1.57ns
:5  store i32 0, i32* %label_1, align 4

ST_1: stg_24 [1/1] 1.57ns
:6  br label %.preheader


 <State 2>: 7.36ns
ST_2: indvar_flatten [1/1] 0.00ns
.preheader:0  %indvar_flatten = phi i7 [ 0, %0 ], [ %indvar_flatten_next, %._crit_edge ]

ST_2: i1 [1/1] 0.00ns
.preheader:1  %i1 = phi i4 [ 0, %0 ], [ %i1_mid2, %._crit_edge ]

ST_2: j2 [1/1] 0.00ns
.preheader:2  %j2 = phi i4 [ 0, %0 ], [ %j, %._crit_edge ]

ST_2: exitcond_flatten [1/1] 1.97ns
.preheader:3  %exitcond_flatten = icmp eq i7 %indvar_flatten, -64

ST_2: indvar_flatten_next [1/1] 1.72ns
.preheader:4  %indvar_flatten_next = add i7 %indvar_flatten, 1

ST_2: stg_30 [1/1] 0.00ns
.preheader:5  br i1 %exitcond_flatten, label %6, label %.preheader.preheader

ST_2: exitcond4 [1/1] 1.88ns
.preheader.preheader:1  %exitcond4 = icmp eq i4 %j2, -8

ST_2: j2_mid2 [1/1] 1.37ns
.preheader.preheader:2  %j2_mid2 = select i1 %exitcond4, i4 0, i4 %j2

ST_2: i2 [1/1] 0.80ns
.preheader.preheader:3  %i2 = add i4 %i1, 1

ST_2: i1_mid2 [1/1] 1.37ns
.preheader.preheader:4  %i1_mid2 = select i1 %exitcond4, i4 %i2, i4 %i1

ST_2: tmp_32 [1/1] 0.00ns
.preheader.preheader:6  %tmp_32 = trunc i4 %i1_mid2 to i3

ST_2: tmp [1/1] 0.00ns
.preheader.preheader:7  %tmp = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_32, i3 0)

ST_2: j2_cast6 [1/1] 0.00ns
.preheader.preheader:11  %j2_cast6 = zext i4 %j2_mid2 to i6

ST_2: tmp_9 [1/1] 1.72ns
.preheader.preheader:14  %tmp_9 = add i6 %j2_cast6, %tmp

ST_2: tmp_s [1/1] 0.00ns
.preheader.preheader:15  %tmp_s = zext i6 %tmp_9 to i64

ST_2: lbImage_addr [1/1] 0.00ns
.preheader.preheader:16  %lbImage_addr = getelementptr inbounds [64 x i32]* @lbImage, i64 0, i64 %tmp_s

ST_2: lbImage_load [2/2] 2.39ns
.preheader.preheader:17  %lbImage_load = load i32* %lbImage_addr, align 4

ST_2: setCount_1_load_1 [1/1] 0.00ns
:0  %setCount_1_load_1 = load i32* %setCount_1, align 4

ST_2: stg_43 [1/1] 0.00ns
:1  ret i32 %setCount_1_load_1


 <State 3>: 5.48ns
ST_3: empty_12 [1/1] 0.00ns
.preheader.preheader:0  %empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

ST_3: i1_cast9 [1/1] 0.00ns
.preheader.preheader:5  %i1_cast9 = zext i4 %i1_mid2 to i32

ST_3: tmp_cast [1/1] 0.00ns
.preheader.preheader:8  %tmp_cast = zext i6 %tmp to i7

ST_3: tmp_7 [1/1] 1.88ns
.preheader.preheader:9  %tmp_7 = icmp eq i4 %i1_mid2, 0

ST_3: j2_cast7 [1/1] 0.00ns
.preheader.preheader:10  %j2_cast7 = zext i4 %j2_mid2 to i32

ST_3: tmp_21 [1/1] 0.00ns
.preheader.preheader:12  %tmp_21 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1808)

ST_3: stg_50 [1/1] 0.00ns
.preheader.preheader:13  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1805) nounwind

ST_3: lbImage_load [1/2] 2.39ns
.preheader.preheader:17  %lbImage_load = load i32* %lbImage_addr, align 4

ST_3: tmp_1 [1/1] 2.52ns
.preheader.preheader:18  %tmp_1 = icmp eq i32 %lbImage_load, 0

ST_3: stg_53 [1/1] 0.00ns
.preheader.preheader:19  br i1 %tmp_1, label %._crit_edge, label %_ifconv

ST_3: tmp4 [1/1] 1.37ns
_ifconv:0  %tmp4 = xor i4 %j2_mid2, -8

ST_3: tmp4_cast [1/1] 0.00ns
_ifconv:1  %tmp4_cast = sext i4 %tmp4 to i7

ST_3: tmp_3 [1/1] 1.72ns
_ifconv:2  %tmp_3 = add i7 %tmp4_cast, %tmp_cast

ST_3: tmp_3_cast [1/1] 0.00ns
_ifconv:3  %tmp_3_cast = sext i7 %tmp_3 to i32

ST_3: tmp_4 [1/1] 0.00ns
_ifconv:4  %tmp_4 = zext i32 %tmp_3_cast to i64

ST_3: lbImage_addr_1 [1/1] 0.00ns
_ifconv:5  %lbImage_addr_1 = getelementptr inbounds [64 x i32]* @lbImage, i64 0, i64 %tmp_4

ST_3: prevAbove [2/2] 2.39ns
_ifconv:6  %prevAbove = load i32* %lbImage_addr_1, align 4

ST_3: tmp5 [1/1] 0.80ns
_ifconv:11  %tmp5 = add i4 %j2_mid2, -1

ST_3: tmp5_cast [1/1] 0.00ns
_ifconv:12  %tmp5_cast = sext i4 %tmp5 to i7

ST_3: tmp_10 [1/1] 1.72ns
_ifconv:13  %tmp_10 = add i7 %tmp5_cast, %tmp_cast

ST_3: tmp_10_cast [1/1] 0.00ns
_ifconv:14  %tmp_10_cast = sext i7 %tmp_10 to i32

ST_3: tmp_11 [1/1] 0.00ns
_ifconv:15  %tmp_11 = zext i32 %tmp_10_cast to i64

ST_3: lbImage_addr_2 [1/1] 0.00ns
_ifconv:16  %lbImage_addr_2 = getelementptr inbounds [64 x i32]* @lbImage, i64 0, i64 %tmp_11

ST_3: prevLeft [2/2] 2.39ns
_ifconv:17  %prevLeft = load i32* %lbImage_addr_2, align 4


 <State 4>: 7.65ns
ST_4: prevAbove [1/2] 2.39ns
_ifconv:6  %prevAbove = load i32* %lbImage_addr_1, align 4

ST_4: tmp_5 [1/1] 2.52ns
_ifconv:7  %tmp_5 = icmp eq i32 %prevAbove, 0

ST_4: sel_tmp [1/1] 1.37ns
_ifconv:8  %sel_tmp = or i1 %tmp_7, %tmp_5

ST_4: max_2 [1/1] 1.37ns
_ifconv:9  %max_2 = select i1 %sel_tmp, i32 999, i32 %prevAbove

ST_4: tmp_6 [1/1] 1.88ns
_ifconv:10  %tmp_6 = icmp eq i4 %j2_mid2, 0

ST_4: prevLeft [1/2] 2.39ns
_ifconv:17  %prevLeft = load i32* %lbImage_addr_2, align 4

ST_4: tmp_12 [1/1] 2.52ns
_ifconv:18  %tmp_12 = icmp eq i32 %prevLeft, 0

ST_4: sel_tmp2 [1/1] 1.37ns
_ifconv:19  %sel_tmp2 = or i1 %tmp_6, %tmp_12

ST_4: min [1/1] 1.37ns
_ifconv:20  %min = select i1 %sel_tmp2, i32 999, i32 %prevLeft


 <State 5>: 7.98ns
ST_5: tmp_13 [1/1] 2.52ns
_ifconv:21  %tmp_13 = icmp eq i32 %max_2, 999

ST_5: tmp_14 [1/1] 2.52ns
_ifconv:22  %tmp_14 = icmp eq i32 %min, 999

ST_5: or_cond [1/1] 1.37ns
_ifconv:23  %or_cond = and i1 %tmp_13, %tmp_14

ST_5: stg_80 [1/1] 0.00ns
_ifconv:24  br i1 %or_cond, label %1, label %2

ST_5: tmp_18 [1/1] 2.52ns
:0  %tmp_18 = icmp ult i32 %max_2, %min

ST_5: temp_4 [1/1] 1.37ns
:1  %temp_4 = select i1 %tmp_18, i32 %max_2, i32 %min

ST_5: tmp_19 [1/1] 2.52ns
:2  %tmp_19 = icmp ugt i32 %max_2, %min

ST_5: max_1 [1/1] 1.37ns
:3  %max_1 = select i1 %tmp_19, i32 %max_2, i32 %min

ST_5: tmp_20 [1/1] 2.52ns
:4  %tmp_20 = icmp eq i32 %max_1, 999

ST_5: stg_86 [1/1] 1.57ns
:5  br i1 %tmp_20, label %.preheader11, label %.preheader12

ST_5: Image_addr [1/1] 0.00ns
:9  %Image_addr = getelementptr [64 x i32]* %Image_r, i64 0, i64 %tmp_s

ST_5: Image_load [2/2] 2.39ns
:10  %Image_load = load i32* %Image_addr, align 4


 <State 6>: 2.39ns
ST_6: temp_i [1/1] 0.00ns
.preheader12:0  %temp_i = phi i32 [ %temp_3, %3 ], [ %temp_4, %2 ]

ST_6: tmp_i [1/1] 0.00ns
.preheader12:1  %tmp_i = sext i32 %temp_i to i64

ST_6: set_addr_4 [1/1] 0.00ns
.preheader12:2  %set_addr_4 = getelementptr inbounds [40 x i32]* @set, i64 0, i64 %tmp_i

ST_6: temp_3 [2/2] 2.39ns
.preheader12:3  %temp_3 = load i32* %set_addr_4, align 4


 <State 7>: 4.91ns
ST_7: temp_3 [1/2] 2.39ns
.preheader12:3  %temp_3 = load i32* %set_addr_4, align 4

ST_7: tmp_6_i [1/1] 2.52ns
.preheader12:4  %tmp_6_i = icmp eq i32 %temp_i, %temp_3

ST_7: stg_95 [1/1] 0.00ns
.preheader12:5  br i1 %tmp_6_i, label %find.exit, label %3

ST_7: tmp_1_i [1/1] 0.00ns
:0  %tmp_1_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1807) nounwind

ST_7: stg_97 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1805) nounwind

ST_7: empty [1/1] 0.00ns
:2  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1807, i32 %tmp_1_i) nounwind

ST_7: stg_99 [1/1] 0.00ns
:3  br label %.preheader12


 <State 8>: 2.39ns
ST_8: tmp_23 [1/1] 0.00ns
find.exit:0  %tmp_23 = zext i32 %max_1 to i64

ST_8: set_addr_2 [1/1] 0.00ns
find.exit:1  %set_addr_2 = getelementptr inbounds [40 x i32]* @set, i64 0, i64 %tmp_23

ST_8: stg_102 [1/1] 2.39ns
find.exit:2  store i32 %temp_i, i32* %set_addr_2, align 4

ST_8: stg_103 [1/1] 0.00ns
find.exit:3  br label %5

ST_8: tmp_22 [1/1] 0.00ns
find.exit10:0  %tmp_22 = zext i32 %temp_4 to i64

ST_8: set_addr_1 [1/1] 0.00ns
find.exit10:1  %set_addr_1 = getelementptr inbounds [40 x i32]* @set, i64 0, i64 %tmp_22

ST_8: stg_106 [1/1] 2.39ns
find.exit10:2  store i32 %temp_i4, i32* %set_addr_1, align 4

ST_8: stg_107 [1/1] 0.00ns
find.exit10:3  br label %5

ST_8: stg_108 [1/1] 2.39ns
:0  store i32 %temp_4, i32* %lbImage_addr, align 4

ST_8: Image_addr_1 [1/1] 0.00ns
:1  %Image_addr_1 = getelementptr [64 x i32]* %Image_r, i64 0, i64 %tmp_s

ST_8: Image_load_1 [2/2] 2.39ns
:2  %Image_load_1 = load i32* %Image_addr_1, align 4

ST_8: tmp_24 [1/1] 0.00ns
:3  %tmp_24 = zext i32 %temp_4 to i64

ST_8: totalIntensity_addr_1 [1/1] 0.00ns
:4  %totalIntensity_addr_1 = getelementptr inbounds [40 x i32]* @totalIntensity, i64 0, i64 %tmp_24

ST_8: totalIntensity_load [2/2] 2.39ns
:5  %totalIntensity_load = load i32* %totalIntensity_addr_1, align 4

ST_8: x_addr_1 [1/1] 0.00ns
:9  %x_addr_1 = getelementptr inbounds [40 x i32]* @x_r, i64 0, i64 %tmp_24

ST_8: y_addr_1 [1/1] 0.00ns
:14  %y_addr_1 = getelementptr inbounds [40 x i32]* @y_r, i64 0, i64 %tmp_24


 <State 9>: 2.39ns
ST_9: temp_i4 [1/1] 0.00ns
.preheader11:0  %temp_i4 = phi i32 [ %temp, %4 ], [ %temp_4, %2 ]

ST_9: tmp_i5 [1/1] 0.00ns
.preheader11:1  %tmp_i5 = sext i32 %temp_i4 to i64

ST_9: set_addr_3 [1/1] 0.00ns
.preheader11:2  %set_addr_3 = getelementptr inbounds [40 x i32]* @set, i64 0, i64 %tmp_i5

ST_9: temp [2/2] 2.39ns
.preheader11:3  %temp = load i32* %set_addr_3, align 4


 <State 10>: 4.91ns
ST_10: temp [1/2] 2.39ns
.preheader11:3  %temp = load i32* %set_addr_3, align 4

ST_10: tmp_6_i8 [1/1] 2.52ns
.preheader11:4  %tmp_6_i8 = icmp eq i32 %temp_i4, %temp

ST_10: stg_122 [1/1] 0.00ns
.preheader11:5  br i1 %tmp_6_i8, label %find.exit10, label %4

ST_10: tmp_1_i9 [1/1] 0.00ns
:0  %tmp_1_i9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1807) nounwind

ST_10: stg_124 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1805) nounwind

ST_10: empty_10 [1/1] 0.00ns
:2  %empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1807, i32 %tmp_1_i9) nounwind

ST_10: stg_126 [1/1] 0.00ns
:3  br label %.preheader11


 <State 11>: 8.47ns
ST_11: Image_load_1 [1/2] 2.39ns
:2  %Image_load_1 = load i32* %Image_addr_1, align 4

ST_11: totalIntensity_load [1/2] 2.39ns
:5  %totalIntensity_load = load i32* %totalIntensity_addr_1, align 4

ST_11: tmp_25 [1/1] 2.44ns
:6  %tmp_25 = add i32 %totalIntensity_load, %Image_load_1

ST_11: stg_130 [1/1] 2.39ns
:7  store i32 %tmp_25, i32* %totalIntensity_addr_1, align 4

ST_11: tmp_26 [3/3] 6.08ns
:8  %tmp_26 = mul i32 %Image_load_1, %i1_cast9

ST_11: tmp_28 [3/3] 6.08ns
:13  %tmp_28 = mul i32 %Image_load_1, %j2_cast7


 <State 12>: 6.08ns
ST_12: tmp_26 [2/3] 6.08ns
:8  %tmp_26 = mul i32 %Image_load_1, %i1_cast9

ST_12: tmp_28 [2/3] 6.08ns
:13  %tmp_28 = mul i32 %Image_load_1, %j2_cast7


 <State 13>: 6.08ns
ST_13: tmp_26 [1/3] 6.08ns
:8  %tmp_26 = mul i32 %Image_load_1, %i1_cast9

ST_13: x_load [2/2] 2.39ns
:10  %x_load = load i32* %x_addr_1, align 4

ST_13: tmp_28 [1/3] 6.08ns
:13  %tmp_28 = mul i32 %Image_load_1, %j2_cast7

ST_13: y_load [2/2] 2.39ns
:15  %y_load = load i32* %y_addr_1, align 4


 <State 14>: 7.22ns
ST_14: x_load [1/2] 2.39ns
:10  %x_load = load i32* %x_addr_1, align 4

ST_14: tmp_27 [1/1] 2.44ns
:11  %tmp_27 = add i32 %x_load, %tmp_26

ST_14: stg_141 [1/1] 2.39ns
:12  store i32 %tmp_27, i32* %x_addr_1, align 4

ST_14: y_load [1/2] 2.39ns
:15  %y_load = load i32* %y_addr_1, align 4

ST_14: tmp_29 [1/1] 2.44ns
:16  %tmp_29 = add i32 %y_load, %tmp_28

ST_14: stg_144 [1/1] 2.39ns
:17  store i32 %tmp_29, i32* %y_addr_1, align 4

ST_14: stg_145 [1/1] 0.00ns
:18  br label %._crit_edge

ST_14: empty_11 [1/1] 0.00ns
._crit_edge:0  %empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1808, i32 %tmp_21)

ST_14: j [1/1] 0.80ns
._crit_edge:1  %j = add i4 %j2_mid2, 1

ST_14: stg_148 [1/1] 0.00ns
._crit_edge:2  br label %.preheader


 <State 15>: 8.47ns
ST_15: Image_load [1/2] 2.39ns
:10  %Image_load = load i32* %Image_addr, align 4

ST_15: tmp_16 [3/3] 6.08ns
:13  %tmp_16 = mul i32 %Image_load, %i1_cast9

ST_15: tmp_17 [3/3] 6.08ns
:16  %tmp_17 = mul i32 %Image_load, %j2_cast7


 <State 16>: 6.08ns
ST_16: tmp_16 [2/3] 6.08ns
:13  %tmp_16 = mul i32 %Image_load, %i1_cast9

ST_16: tmp_17 [2/3] 6.08ns
:16  %tmp_17 = mul i32 %Image_load, %j2_cast7


 <State 17>: 8.47ns
ST_17: label_1_load [1/1] 0.00ns
:0  %label_1_load = load i32* %label_1, align 4

ST_17: setCount_1_load [1/1] 0.00ns
:1  %setCount_1_load = load i32* %setCount_1, align 4

ST_17: label [1/1] 2.44ns
:2  %label = add i32 %label_1_load, 1

ST_17: stg_157 [1/1] 2.39ns
:3  store i32 %label, i32* %lbImage_addr, align 4

ST_17: tmp_15 [1/1] 0.00ns
:4  %tmp_15 = zext i32 %setCount_1_load to i64

ST_17: set_addr [1/1] 0.00ns
:5  %set_addr = getelementptr inbounds [40 x i32]* @set, i64 0, i64 %tmp_15

ST_17: stg_160 [1/1] 2.39ns
:6  store i32 %label, i32* %set_addr, align 4

ST_17: status_addr [1/1] 0.00ns
:7  %status_addr = getelementptr inbounds [40 x i1]* @status, i64 0, i64 %tmp_15

ST_17: stg_162 [1/1] 2.39ns
:8  store i1 true, i1* %status_addr, align 1

ST_17: totalIntensity_addr [1/1] 0.00ns
:11  %totalIntensity_addr = getelementptr inbounds [40 x i32]* @totalIntensity, i64 0, i64 %tmp_15

ST_17: stg_164 [1/1] 2.39ns
:12  store i32 %Image_load, i32* %totalIntensity_addr, align 4

ST_17: tmp_16 [1/3] 6.08ns
:13  %tmp_16 = mul i32 %Image_load, %i1_cast9

ST_17: x_addr [1/1] 0.00ns
:14  %x_addr = getelementptr inbounds [40 x i32]* @x_r, i64 0, i64 %tmp_15

ST_17: stg_167 [1/1] 2.39ns
:15  store i32 %tmp_16, i32* %x_addr, align 4

ST_17: tmp_17 [1/3] 6.08ns
:16  %tmp_17 = mul i32 %Image_load, %j2_cast7

ST_17: y_addr [1/1] 0.00ns
:17  %y_addr = getelementptr inbounds [40 x i32]* @y_r, i64 0, i64 %tmp_15

ST_17: stg_170 [1/1] 2.39ns
:18  store i32 %tmp_17, i32* %y_addr, align 4

ST_17: setCount [1/1] 2.44ns
:19  %setCount = add i32 %setCount_1_load, 1

ST_17: stg_172 [1/1] 1.57ns
:20  store i32 %setCount, i32* %setCount_1, align 4

ST_17: stg_173 [1/1] 1.57ns
:21  store i32 %label, i32* %label_1, align 4

ST_17: stg_174 [1/1] 0.00ns
:22  br label %._crit_edge



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ Image_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0xd9a4970; pingpong=0; private_global=0; MemPort=[1]; IO mode=bram:ce=0
Port [ lbImage]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=2; type=1; mode=0xd9a4a00; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ set]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=2; type=1; mode=0xd9a0e60; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ status]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=1; mode=0xd9a4730; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ totalIntensity]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=2; type=1; mode=0xd9a47c0; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ x_r]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=2; type=1; mode=0xd9a4610; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ y_r]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=2; type=1; mode=0xd9a46a0; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
label_1               (alloca           ) [ 011111111111111111]
setCount_1            (alloca           ) [ 011111111111111111]
stg_20                (specmemcore      ) [ 000000000000000000]
stg_21                (specinterface    ) [ 000000000000000000]
stg_22                (store            ) [ 000000000000000000]
stg_23                (store            ) [ 000000000000000000]
stg_24                (br               ) [ 011111111111111111]
indvar_flatten        (phi              ) [ 001000000000000000]
i1                    (phi              ) [ 001000000000000000]
j2                    (phi              ) [ 001000000000000000]
exitcond_flatten      (icmp             ) [ 001111111111111111]
indvar_flatten_next   (add              ) [ 011111111111111111]
stg_30                (br               ) [ 000000000000000000]
exitcond4             (icmp             ) [ 000000000000000000]
j2_mid2               (select           ) [ 000111111111111111]
i2                    (add              ) [ 000000000000000000]
i1_mid2               (select           ) [ 011111111111111111]
tmp_32                (trunc            ) [ 000000000000000000]
tmp                   (bitconcatenate   ) [ 000100000000000000]
j2_cast6              (zext             ) [ 000000000000000000]
tmp_9                 (add              ) [ 000000000000000000]
tmp_s                 (zext             ) [ 000111111110000000]
lbImage_addr          (getelementptr    ) [ 000111111110000111]
setCount_1_load_1     (load             ) [ 000000000000000000]
stg_43                (ret              ) [ 000000000000000000]
empty_12              (speclooptripcount) [ 000000000000000000]
i1_cast9              (zext             ) [ 000011111111110111]
tmp_cast              (zext             ) [ 000000000000000000]
tmp_7                 (icmp             ) [ 000010000000000000]
j2_cast7              (zext             ) [ 000011111111110111]
tmp_21                (specregionbegin  ) [ 000011111111111111]
stg_50                (specpipeline     ) [ 000000000000000000]
lbImage_load          (load             ) [ 000000000000000000]
tmp_1                 (icmp             ) [ 001111111111111111]
stg_53                (br               ) [ 000000000000000000]
tmp4                  (xor              ) [ 000000000000000000]
tmp4_cast             (sext             ) [ 000000000000000000]
tmp_3                 (add              ) [ 000000000000000000]
tmp_3_cast            (sext             ) [ 000000000000000000]
tmp_4                 (zext             ) [ 000000000000000000]
lbImage_addr_1        (getelementptr    ) [ 000010000000000000]
tmp5                  (add              ) [ 000000000000000000]
tmp5_cast             (sext             ) [ 000000000000000000]
tmp_10                (add              ) [ 000000000000000000]
tmp_10_cast           (sext             ) [ 000000000000000000]
tmp_11                (zext             ) [ 000000000000000000]
lbImage_addr_2        (getelementptr    ) [ 000010000000000000]
prevAbove             (load             ) [ 000000000000000000]
tmp_5                 (icmp             ) [ 000000000000000000]
sel_tmp               (or               ) [ 000000000000000000]
max_2                 (select           ) [ 000001000000000000]
tmp_6                 (icmp             ) [ 000000000000000000]
prevLeft              (load             ) [ 000000000000000000]
tmp_12                (icmp             ) [ 000000000000000000]
sel_tmp2              (or               ) [ 000000000000000000]
min                   (select           ) [ 000001000000000000]
tmp_13                (icmp             ) [ 000000000000000000]
tmp_14                (icmp             ) [ 000000000000000000]
or_cond               (and              ) [ 001111111111111111]
stg_80                (br               ) [ 000000000000000000]
tmp_18                (icmp             ) [ 000000000000000000]
temp_4                (select           ) [ 001111111111111111]
tmp_19                (icmp             ) [ 000000000000000000]
max_1                 (select           ) [ 000000111110000000]
tmp_20                (icmp             ) [ 001111111111111111]
stg_86                (br               ) [ 001111111111111111]
Image_addr            (getelementptr    ) [ 000000000000000100]
temp_i                (phi              ) [ 000000111110000000]
tmp_i                 (sext             ) [ 000000000000000000]
set_addr_4            (getelementptr    ) [ 000000010000000000]
temp_3                (load             ) [ 001111111111111111]
tmp_6_i               (icmp             ) [ 001111111111111111]
stg_95                (br               ) [ 000000000000000000]
tmp_1_i               (specregionbegin  ) [ 000000000000000000]
stg_97                (specpipeline     ) [ 000000000000000000]
empty                 (specregionend    ) [ 000000000000000000]
stg_99                (br               ) [ 001111111111111111]
tmp_23                (zext             ) [ 000000000000000000]
set_addr_2            (getelementptr    ) [ 000000000000000000]
stg_102               (store            ) [ 000000000000000000]
stg_103               (br               ) [ 000000000000000000]
tmp_22                (zext             ) [ 000000000000000000]
set_addr_1            (getelementptr    ) [ 000000000000000000]
stg_106               (store            ) [ 000000000000000000]
stg_107               (br               ) [ 000000000000000000]
stg_108               (store            ) [ 000000000000000000]
Image_addr_1          (getelementptr    ) [ 000000000001000000]
tmp_24                (zext             ) [ 000000000000000000]
totalIntensity_addr_1 (getelementptr    ) [ 000000000001000000]
x_addr_1              (getelementptr    ) [ 001111000001111111]
y_addr_1              (getelementptr    ) [ 001111000001111111]
temp_i4               (phi              ) [ 000000111110000000]
tmp_i5                (sext             ) [ 000000000000000000]
set_addr_3            (getelementptr    ) [ 000000000010000000]
temp                  (load             ) [ 001111111111111111]
tmp_6_i8              (icmp             ) [ 001111111111111111]
stg_122               (br               ) [ 000000000000000000]
tmp_1_i9              (specregionbegin  ) [ 000000000000000000]
stg_124               (specpipeline     ) [ 000000000000000000]
empty_10              (specregionend    ) [ 000000000000000000]
stg_126               (br               ) [ 001111111111111111]
Image_load_1          (load             ) [ 000000000000110000]
totalIntensity_load   (load             ) [ 000000000000000000]
tmp_25                (add              ) [ 000000000000000000]
stg_130               (store            ) [ 000000000000000000]
tmp_26                (mul              ) [ 001111000000001111]
tmp_28                (mul              ) [ 001111000000001111]
x_load                (load             ) [ 000000000000000000]
tmp_27                (add              ) [ 000000000000000000]
stg_141               (store            ) [ 000000000000000000]
y_load                (load             ) [ 000000000000000000]
tmp_29                (add              ) [ 000000000000000000]
stg_144               (store            ) [ 000000000000000000]
stg_145               (br               ) [ 000000000000000000]
empty_11              (specregionend    ) [ 000000000000000000]
j                     (add              ) [ 011111111111111111]
stg_148               (br               ) [ 011111111111111111]
Image_load            (load             ) [ 000000000000000011]
label_1_load          (load             ) [ 000000000000000000]
setCount_1_load       (load             ) [ 000000000000000000]
label                 (add              ) [ 000000000000000000]
stg_157               (store            ) [ 000000000000000000]
tmp_15                (zext             ) [ 000000000000000000]
set_addr              (getelementptr    ) [ 000000000000000000]
stg_160               (store            ) [ 000000000000000000]
status_addr           (getelementptr    ) [ 000000000000000000]
stg_162               (store            ) [ 000000000000000000]
totalIntensity_addr   (getelementptr    ) [ 000000000000000000]
stg_164               (store            ) [ 000000000000000000]
tmp_16                (mul              ) [ 000000000000000000]
x_addr                (getelementptr    ) [ 000000000000000000]
stg_167               (store            ) [ 000000000000000000]
tmp_17                (mul              ) [ 000000000000000000]
y_addr                (getelementptr    ) [ 000000000000000000]
stg_170               (store            ) [ 000000000000000000]
setCount              (add              ) [ 000000000000000000]
stg_172               (store            ) [ 000000000000000000]
stg_173               (store            ) [ 000000000000000000]
stg_174               (br               ) [ 000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="Image_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Image_r"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="lbImage">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lbImage"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="set">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="set"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="status">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="status"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="totalIntensity">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="totalIntensity"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="x_r">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_r"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="y_r">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_r"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1805"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1816"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1815"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1814"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1808"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1807"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="label_1_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="label_1/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="setCount_1_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="setCount_1/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="lbImage_addr_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="6" slack="0"/>
<pin id="84" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lbImage_addr/2 "/>
</bind>
</comp>

<comp id="87" class="1004" name="grp_access_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="6" slack="0"/>
<pin id="89" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="0" index="3" bw="6" slack="0"/>
<pin id="108" dir="0" index="4" bw="32" slack="3"/>
<pin id="90" dir="1" index="2" bw="32" slack="0"/>
<pin id="109" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="lbImage_load/2 prevAbove/3 prevLeft/3 stg_108/8 stg_157/17 "/>
</bind>
</comp>

<comp id="92" class="1004" name="lbImage_addr_1_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="32" slack="0"/>
<pin id="96" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lbImage_addr_1/3 "/>
</bind>
</comp>

<comp id="100" class="1004" name="lbImage_addr_2_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="32" slack="0"/>
<pin id="104" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lbImage_addr_2/3 "/>
</bind>
</comp>

<comp id="111" class="1004" name="Image_addr_gep_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="32" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="0" index="2" bw="6" slack="3"/>
<pin id="115" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Image_addr/5 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_access_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="6" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="121" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Image_load/5 Image_load_1/8 "/>
</bind>
</comp>

<comp id="123" class="1004" name="set_addr_4_gep_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="0" index="2" bw="32" slack="0"/>
<pin id="127" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="set_addr_4/6 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_access_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="6" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="temp_3/6 stg_102/8 stg_106/8 temp/9 stg_160/17 "/>
</bind>
</comp>

<comp id="135" class="1004" name="set_addr_2_gep_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="0" index="2" bw="32" slack="0"/>
<pin id="139" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="set_addr_2/8 "/>
</bind>
</comp>

<comp id="143" class="1004" name="set_addr_1_gep_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="32" slack="0"/>
<pin id="147" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="set_addr_1/8 "/>
</bind>
</comp>

<comp id="151" class="1004" name="Image_addr_1_gep_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="0" index="2" bw="6" slack="6"/>
<pin id="155" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Image_addr_1/8 "/>
</bind>
</comp>

<comp id="159" class="1004" name="totalIntensity_addr_1_gep_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="0" index="2" bw="32" slack="0"/>
<pin id="163" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="totalIntensity_addr_1/8 "/>
</bind>
</comp>

<comp id="166" class="1004" name="grp_access_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="6" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="0"/>
<pin id="169" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="totalIntensity_load/8 stg_130/11 stg_164/17 "/>
</bind>
</comp>

<comp id="171" class="1004" name="x_addr_1_gep_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="0" index="2" bw="32" slack="0"/>
<pin id="175" dir="1" index="3" bw="6" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr_1/8 "/>
</bind>
</comp>

<comp id="178" class="1004" name="y_addr_1_gep_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="32" slack="0"/>
<pin id="182" dir="1" index="3" bw="6" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="y_addr_1/8 "/>
</bind>
</comp>

<comp id="185" class="1004" name="set_addr_3_gep_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="0" index="2" bw="32" slack="0"/>
<pin id="189" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="set_addr_3/9 "/>
</bind>
</comp>

<comp id="193" class="1004" name="grp_access_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="6" slack="0"/>
<pin id="195" dir="0" index="1" bw="32" slack="0"/>
<pin id="196" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="x_load/13 stg_141/14 stg_167/17 "/>
</bind>
</comp>

<comp id="197" class="1004" name="grp_access_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="6" slack="0"/>
<pin id="199" dir="0" index="1" bw="32" slack="0"/>
<pin id="200" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="y_load/13 stg_144/14 stg_170/17 "/>
</bind>
</comp>

<comp id="201" class="1004" name="set_addr_gep_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="0" index="2" bw="32" slack="0"/>
<pin id="205" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="set_addr/17 "/>
</bind>
</comp>

<comp id="209" class="1004" name="status_addr_gep_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="0" index="2" bw="32" slack="0"/>
<pin id="213" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="status_addr/17 "/>
</bind>
</comp>

<comp id="216" class="1004" name="stg_162_access_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="6" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_162/17 "/>
</bind>
</comp>

<comp id="222" class="1004" name="totalIntensity_addr_gep_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="0" index="2" bw="32" slack="0"/>
<pin id="226" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="totalIntensity_addr/17 "/>
</bind>
</comp>

<comp id="230" class="1004" name="x_addr_gep_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="0" index="2" bw="32" slack="0"/>
<pin id="234" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr/17 "/>
</bind>
</comp>

<comp id="238" class="1004" name="y_addr_gep_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="0"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="0" index="2" bw="32" slack="0"/>
<pin id="242" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="y_addr/17 "/>
</bind>
</comp>

<comp id="246" class="1005" name="indvar_flatten_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="7" slack="1"/>
<pin id="248" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="250" class="1004" name="indvar_flatten_phi_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="1"/>
<pin id="252" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="253" dir="0" index="2" bw="7" slack="0"/>
<pin id="254" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="255" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="257" class="1005" name="i1_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="4" slack="1"/>
<pin id="259" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i1 (phireg) "/>
</bind>
</comp>

<comp id="261" class="1004" name="i1_phi_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="1" slack="1"/>
<pin id="263" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="264" dir="0" index="2" bw="4" slack="0"/>
<pin id="265" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="266" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1/2 "/>
</bind>
</comp>

<comp id="268" class="1005" name="j2_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="4" slack="1"/>
<pin id="270" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j2 (phireg) "/>
</bind>
</comp>

<comp id="272" class="1004" name="j2_phi_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="1"/>
<pin id="274" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="275" dir="0" index="2" bw="4" slack="1"/>
<pin id="276" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="277" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j2/2 "/>
</bind>
</comp>

<comp id="279" class="1005" name="temp_i_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="1"/>
<pin id="281" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_i (phireg) "/>
</bind>
</comp>

<comp id="283" class="1004" name="temp_i_phi_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="32" slack="1"/>
<pin id="285" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="286" dir="0" index="2" bw="32" slack="1"/>
<pin id="287" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="288" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_i/6 "/>
</bind>
</comp>

<comp id="290" class="1005" name="temp_i4_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="1"/>
<pin id="292" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_i4 (phireg) "/>
</bind>
</comp>

<comp id="294" class="1004" name="temp_i4_phi_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="1"/>
<pin id="296" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="297" dir="0" index="2" bw="32" slack="1"/>
<pin id="298" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="299" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_i4/9 "/>
</bind>
</comp>

<comp id="302" class="1004" name="grp_load_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="1"/>
<pin id="304" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="setCount_1_load_1/2 setCount_1_load/17 "/>
</bind>
</comp>

<comp id="305" class="1004" name="grp_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="0"/>
<pin id="307" dir="0" index="1" bw="32" slack="0"/>
<pin id="308" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/3 tmp_5/4 "/>
</bind>
</comp>

<comp id="311" class="1004" name="grp_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="32" slack="0"/>
<pin id="313" dir="0" index="1" bw="4" slack="3"/>
<pin id="314" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_26/11 tmp_16/15 "/>
</bind>
</comp>

<comp id="317" class="1004" name="grp_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="0"/>
<pin id="319" dir="0" index="1" bw="4" slack="3"/>
<pin id="320" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_28/11 tmp_17/15 "/>
</bind>
</comp>

<comp id="323" class="1005" name="reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="32" slack="1"/>
<pin id="325" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Image_load_1 Image_load "/>
</bind>
</comp>

<comp id="330" class="1004" name="stg_22_store_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="0"/>
<pin id="332" dir="0" index="1" bw="32" slack="0"/>
<pin id="333" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_22/1 "/>
</bind>
</comp>

<comp id="335" class="1004" name="stg_23_store_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="0"/>
<pin id="337" dir="0" index="1" bw="32" slack="0"/>
<pin id="338" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_23/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="exitcond_flatten_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="7" slack="0"/>
<pin id="342" dir="0" index="1" bw="7" slack="0"/>
<pin id="343" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="346" class="1004" name="indvar_flatten_next_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="7" slack="0"/>
<pin id="348" dir="0" index="1" bw="1" slack="0"/>
<pin id="349" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="exitcond4_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="4" slack="0"/>
<pin id="354" dir="0" index="1" bw="4" slack="0"/>
<pin id="355" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/2 "/>
</bind>
</comp>

<comp id="358" class="1004" name="j2_mid2_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="0"/>
<pin id="360" dir="0" index="1" bw="4" slack="0"/>
<pin id="361" dir="0" index="2" bw="4" slack="0"/>
<pin id="362" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j2_mid2/2 "/>
</bind>
</comp>

<comp id="366" class="1004" name="i2_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="4" slack="0"/>
<pin id="368" dir="0" index="1" bw="1" slack="0"/>
<pin id="369" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i2/2 "/>
</bind>
</comp>

<comp id="372" class="1004" name="i1_mid2_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="0"/>
<pin id="374" dir="0" index="1" bw="4" slack="0"/>
<pin id="375" dir="0" index="2" bw="4" slack="0"/>
<pin id="376" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i1_mid2/2 "/>
</bind>
</comp>

<comp id="380" class="1004" name="tmp_32_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="4" slack="0"/>
<pin id="382" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_32/2 "/>
</bind>
</comp>

<comp id="384" class="1004" name="tmp_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="6" slack="0"/>
<pin id="386" dir="0" index="1" bw="3" slack="0"/>
<pin id="387" dir="0" index="2" bw="1" slack="0"/>
<pin id="388" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="392" class="1004" name="j2_cast6_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="4" slack="0"/>
<pin id="394" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j2_cast6/2 "/>
</bind>
</comp>

<comp id="396" class="1004" name="tmp_9_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="4" slack="0"/>
<pin id="398" dir="0" index="1" bw="6" slack="0"/>
<pin id="399" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_9/2 "/>
</bind>
</comp>

<comp id="402" class="1004" name="tmp_s_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="6" slack="0"/>
<pin id="404" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="407" class="1004" name="i1_cast9_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="4" slack="1"/>
<pin id="409" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i1_cast9/3 "/>
</bind>
</comp>

<comp id="410" class="1004" name="tmp_cast_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="6" slack="1"/>
<pin id="412" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/3 "/>
</bind>
</comp>

<comp id="413" class="1004" name="tmp_7_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="4" slack="1"/>
<pin id="415" dir="0" index="1" bw="4" slack="0"/>
<pin id="416" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="418" class="1004" name="j2_cast7_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="4" slack="1"/>
<pin id="420" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j2_cast7/3 "/>
</bind>
</comp>

<comp id="421" class="1004" name="tmp4_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="4" slack="1"/>
<pin id="423" dir="0" index="1" bw="4" slack="0"/>
<pin id="424" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp4/3 "/>
</bind>
</comp>

<comp id="426" class="1004" name="tmp4_cast_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="4" slack="0"/>
<pin id="428" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp4_cast/3 "/>
</bind>
</comp>

<comp id="430" class="1004" name="tmp_3_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="4" slack="0"/>
<pin id="432" dir="0" index="1" bw="6" slack="0"/>
<pin id="433" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="436" class="1004" name="tmp_3_cast_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="7" slack="0"/>
<pin id="438" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_3_cast/3 "/>
</bind>
</comp>

<comp id="440" class="1004" name="tmp_4_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="7" slack="0"/>
<pin id="442" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="445" class="1004" name="tmp5_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="4" slack="1"/>
<pin id="447" dir="0" index="1" bw="1" slack="0"/>
<pin id="448" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp5/3 "/>
</bind>
</comp>

<comp id="450" class="1004" name="tmp5_cast_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="4" slack="0"/>
<pin id="452" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp5_cast/3 "/>
</bind>
</comp>

<comp id="454" class="1004" name="tmp_10_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="4" slack="0"/>
<pin id="456" dir="0" index="1" bw="6" slack="0"/>
<pin id="457" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_10/3 "/>
</bind>
</comp>

<comp id="460" class="1004" name="tmp_10_cast_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="7" slack="0"/>
<pin id="462" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_10_cast/3 "/>
</bind>
</comp>

<comp id="464" class="1004" name="tmp_11_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="7" slack="0"/>
<pin id="466" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_11/3 "/>
</bind>
</comp>

<comp id="469" class="1004" name="sel_tmp_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="1" slack="1"/>
<pin id="471" dir="0" index="1" bw="1" slack="0"/>
<pin id="472" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp/4 "/>
</bind>
</comp>

<comp id="474" class="1004" name="max_2_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="1" slack="0"/>
<pin id="476" dir="0" index="1" bw="32" slack="0"/>
<pin id="477" dir="0" index="2" bw="32" slack="0"/>
<pin id="478" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="max_2/4 "/>
</bind>
</comp>

<comp id="482" class="1004" name="tmp_6_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="4" slack="2"/>
<pin id="484" dir="0" index="1" bw="4" slack="0"/>
<pin id="485" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_6/4 "/>
</bind>
</comp>

<comp id="487" class="1004" name="tmp_12_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="32" slack="0"/>
<pin id="489" dir="0" index="1" bw="32" slack="0"/>
<pin id="490" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_12/4 "/>
</bind>
</comp>

<comp id="493" class="1004" name="sel_tmp2_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="1" slack="0"/>
<pin id="495" dir="0" index="1" bw="1" slack="0"/>
<pin id="496" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp2/4 "/>
</bind>
</comp>

<comp id="499" class="1004" name="min_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="1" slack="0"/>
<pin id="501" dir="0" index="1" bw="32" slack="0"/>
<pin id="502" dir="0" index="2" bw="32" slack="0"/>
<pin id="503" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="min/4 "/>
</bind>
</comp>

<comp id="507" class="1004" name="tmp_13_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="32" slack="1"/>
<pin id="509" dir="0" index="1" bw="32" slack="0"/>
<pin id="510" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_13/5 "/>
</bind>
</comp>

<comp id="512" class="1004" name="tmp_14_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="32" slack="1"/>
<pin id="514" dir="0" index="1" bw="32" slack="0"/>
<pin id="515" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_14/5 "/>
</bind>
</comp>

<comp id="517" class="1004" name="or_cond_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="1" slack="0"/>
<pin id="519" dir="0" index="1" bw="1" slack="0"/>
<pin id="520" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond/5 "/>
</bind>
</comp>

<comp id="523" class="1004" name="tmp_18_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="32" slack="1"/>
<pin id="525" dir="0" index="1" bw="32" slack="1"/>
<pin id="526" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_18/5 "/>
</bind>
</comp>

<comp id="527" class="1004" name="temp_4_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="1" slack="0"/>
<pin id="529" dir="0" index="1" bw="32" slack="1"/>
<pin id="530" dir="0" index="2" bw="32" slack="1"/>
<pin id="531" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_4/5 "/>
</bind>
</comp>

<comp id="533" class="1004" name="tmp_19_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="32" slack="1"/>
<pin id="535" dir="0" index="1" bw="32" slack="1"/>
<pin id="536" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_19/5 "/>
</bind>
</comp>

<comp id="537" class="1004" name="max_1_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="1" slack="0"/>
<pin id="539" dir="0" index="1" bw="32" slack="1"/>
<pin id="540" dir="0" index="2" bw="32" slack="1"/>
<pin id="541" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="max_1/5 "/>
</bind>
</comp>

<comp id="543" class="1004" name="tmp_20_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="32" slack="0"/>
<pin id="545" dir="0" index="1" bw="32" slack="0"/>
<pin id="546" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_20/5 "/>
</bind>
</comp>

<comp id="549" class="1004" name="tmp_i_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="32" slack="0"/>
<pin id="551" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_i/6 "/>
</bind>
</comp>

<comp id="554" class="1004" name="tmp_6_i_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="32" slack="1"/>
<pin id="556" dir="0" index="1" bw="32" slack="0"/>
<pin id="557" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_6_i/7 "/>
</bind>
</comp>

<comp id="560" class="1004" name="tmp_23_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="32" slack="3"/>
<pin id="562" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_23/8 "/>
</bind>
</comp>

<comp id="564" class="1004" name="tmp_22_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="32" slack="3"/>
<pin id="566" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_22/8 "/>
</bind>
</comp>

<comp id="568" class="1004" name="tmp_24_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="32" slack="3"/>
<pin id="570" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_24/8 "/>
</bind>
</comp>

<comp id="574" class="1004" name="tmp_i5_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="32" slack="0"/>
<pin id="576" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_i5/9 "/>
</bind>
</comp>

<comp id="579" class="1004" name="tmp_6_i8_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="32" slack="1"/>
<pin id="581" dir="0" index="1" bw="32" slack="0"/>
<pin id="582" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_6_i8/10 "/>
</bind>
</comp>

<comp id="585" class="1004" name="tmp_25_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="32" slack="0"/>
<pin id="587" dir="0" index="1" bw="32" slack="0"/>
<pin id="588" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_25/11 "/>
</bind>
</comp>

<comp id="592" class="1004" name="tmp_27_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="32" slack="0"/>
<pin id="594" dir="0" index="1" bw="32" slack="1"/>
<pin id="595" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_27/14 "/>
</bind>
</comp>

<comp id="598" class="1004" name="tmp_29_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="32" slack="0"/>
<pin id="600" dir="0" index="1" bw="32" slack="1"/>
<pin id="601" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_29/14 "/>
</bind>
</comp>

<comp id="604" class="1004" name="j_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="4" slack="10"/>
<pin id="606" dir="0" index="1" bw="1" slack="0"/>
<pin id="607" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/14 "/>
</bind>
</comp>

<comp id="609" class="1004" name="label_1_load_load_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="32" slack="7"/>
<pin id="611" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="label_1_load/17 "/>
</bind>
</comp>

<comp id="612" class="1004" name="label_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="32" slack="0"/>
<pin id="614" dir="0" index="1" bw="1" slack="0"/>
<pin id="615" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="label/17 "/>
</bind>
</comp>

<comp id="620" class="1004" name="tmp_15_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="32" slack="0"/>
<pin id="622" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_15/17 "/>
</bind>
</comp>

<comp id="629" class="1004" name="setCount_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="32" slack="0"/>
<pin id="631" dir="0" index="1" bw="1" slack="0"/>
<pin id="632" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="setCount/17 "/>
</bind>
</comp>

<comp id="635" class="1004" name="stg_172_store_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="32" slack="0"/>
<pin id="637" dir="0" index="1" bw="32" slack="7"/>
<pin id="638" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_172/17 "/>
</bind>
</comp>

<comp id="640" class="1004" name="stg_173_store_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="32" slack="0"/>
<pin id="642" dir="0" index="1" bw="32" slack="7"/>
<pin id="643" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_173/17 "/>
</bind>
</comp>

<comp id="645" class="1005" name="label_1_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="32" slack="0"/>
<pin id="647" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="label_1 "/>
</bind>
</comp>

<comp id="652" class="1005" name="setCount_1_reg_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="32" slack="0"/>
<pin id="654" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="setCount_1 "/>
</bind>
</comp>

<comp id="662" class="1005" name="indvar_flatten_next_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="7" slack="0"/>
<pin id="664" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="667" class="1005" name="j2_mid2_reg_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="4" slack="1"/>
<pin id="669" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j2_mid2 "/>
</bind>
</comp>

<comp id="676" class="1005" name="i1_mid2_reg_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="4" slack="0"/>
<pin id="678" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i1_mid2 "/>
</bind>
</comp>

<comp id="683" class="1005" name="tmp_reg_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="6" slack="1"/>
<pin id="685" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="688" class="1005" name="tmp_s_reg_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="64" slack="3"/>
<pin id="690" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="694" class="1005" name="lbImage_addr_reg_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="6" slack="1"/>
<pin id="696" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="lbImage_addr "/>
</bind>
</comp>

<comp id="700" class="1005" name="i1_cast9_reg_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="32" slack="3"/>
<pin id="702" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="i1_cast9 "/>
</bind>
</comp>

<comp id="705" class="1005" name="tmp_7_reg_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="1" slack="1"/>
<pin id="707" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="710" class="1005" name="j2_cast7_reg_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="32" slack="3"/>
<pin id="712" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="j2_cast7 "/>
</bind>
</comp>

<comp id="715" class="1005" name="tmp_1_reg_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="1" slack="9"/>
<pin id="717" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="719" class="1005" name="lbImage_addr_1_reg_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="6" slack="1"/>
<pin id="721" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="lbImage_addr_1 "/>
</bind>
</comp>

<comp id="724" class="1005" name="lbImage_addr_2_reg_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="6" slack="1"/>
<pin id="726" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="lbImage_addr_2 "/>
</bind>
</comp>

<comp id="729" class="1005" name="max_2_reg_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="32" slack="1"/>
<pin id="731" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_2 "/>
</bind>
</comp>

<comp id="738" class="1005" name="min_reg_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="32" slack="1"/>
<pin id="740" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="min "/>
</bind>
</comp>

<comp id="747" class="1005" name="or_cond_reg_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="1" slack="1"/>
<pin id="749" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond "/>
</bind>
</comp>

<comp id="751" class="1005" name="temp_4_reg_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="32" slack="1"/>
<pin id="753" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_4 "/>
</bind>
</comp>

<comp id="760" class="1005" name="max_1_reg_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="32" slack="3"/>
<pin id="762" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="max_1 "/>
</bind>
</comp>

<comp id="765" class="1005" name="tmp_20_reg_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="1" slack="1"/>
<pin id="767" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_20 "/>
</bind>
</comp>

<comp id="769" class="1005" name="Image_addr_reg_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="6" slack="1"/>
<pin id="771" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="Image_addr "/>
</bind>
</comp>

<comp id="774" class="1005" name="set_addr_4_reg_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="6" slack="1"/>
<pin id="776" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="set_addr_4 "/>
</bind>
</comp>

<comp id="779" class="1005" name="temp_3_reg_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="32" slack="1"/>
<pin id="781" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_3 "/>
</bind>
</comp>

<comp id="787" class="1005" name="Image_addr_1_reg_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="6" slack="1"/>
<pin id="789" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="Image_addr_1 "/>
</bind>
</comp>

<comp id="792" class="1005" name="totalIntensity_addr_1_reg_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="6" slack="1"/>
<pin id="794" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="totalIntensity_addr_1 "/>
</bind>
</comp>

<comp id="797" class="1005" name="x_addr_1_reg_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="6" slack="3"/>
<pin id="799" dir="1" index="1" bw="6" slack="3"/>
</pin_list>
<bind>
<opset="x_addr_1 "/>
</bind>
</comp>

<comp id="802" class="1005" name="y_addr_1_reg_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="6" slack="3"/>
<pin id="804" dir="1" index="1" bw="6" slack="3"/>
</pin_list>
<bind>
<opset="y_addr_1 "/>
</bind>
</comp>

<comp id="807" class="1005" name="set_addr_3_reg_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="6" slack="1"/>
<pin id="809" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="set_addr_3 "/>
</bind>
</comp>

<comp id="812" class="1005" name="temp_reg_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="32" slack="1"/>
<pin id="814" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp "/>
</bind>
</comp>

<comp id="820" class="1005" name="tmp_26_reg_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="32" slack="1"/>
<pin id="822" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_26 "/>
</bind>
</comp>

<comp id="825" class="1005" name="tmp_28_reg_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="32" slack="1"/>
<pin id="827" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_28 "/>
</bind>
</comp>

<comp id="830" class="1005" name="j_reg_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="4" slack="1"/>
<pin id="832" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="14" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="14" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="85"><net_src comp="2" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="50" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="91"><net_src comp="80" pin="3"/><net_sink comp="87" pin=0"/></net>

<net id="97"><net_src comp="2" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="50" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="99"><net_src comp="92" pin="3"/><net_sink comp="87" pin=0"/></net>

<net id="105"><net_src comp="2" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="50" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="100" pin="3"/><net_sink comp="87" pin=3"/></net>

<net id="116"><net_src comp="0" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="50" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="122"><net_src comp="111" pin="3"/><net_sink comp="118" pin=0"/></net>

<net id="128"><net_src comp="4" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="50" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="134"><net_src comp="123" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="140"><net_src comp="4" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="50" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="142"><net_src comp="135" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="148"><net_src comp="4" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="50" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="150"><net_src comp="143" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="156"><net_src comp="0" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="50" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="158"><net_src comp="151" pin="3"/><net_sink comp="118" pin=0"/></net>

<net id="164"><net_src comp="8" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="50" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="170"><net_src comp="159" pin="3"/><net_sink comp="166" pin=0"/></net>

<net id="176"><net_src comp="10" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="50" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="183"><net_src comp="12" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="50" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="190"><net_src comp="4" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="50" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="192"><net_src comp="185" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="206"><net_src comp="4" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="50" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="208"><net_src comp="201" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="214"><net_src comp="6" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="50" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="220"><net_src comp="70" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="221"><net_src comp="209" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="227"><net_src comp="8" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="50" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="229"><net_src comp="222" pin="3"/><net_sink comp="166" pin=0"/></net>

<net id="235"><net_src comp="10" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="50" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="237"><net_src comp="230" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="243"><net_src comp="12" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="244"><net_src comp="50" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="245"><net_src comp="238" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="249"><net_src comp="34" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="256"><net_src comp="246" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="260"><net_src comp="36" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="267"><net_src comp="257" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="271"><net_src comp="36" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="278"><net_src comp="268" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="282"><net_src comp="279" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="289"><net_src comp="283" pin="4"/><net_sink comp="279" pin=0"/></net>

<net id="293"><net_src comp="290" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="300"><net_src comp="294" pin="4"/><net_sink comp="290" pin=0"/></net>

<net id="309"><net_src comp="87" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="28" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="315"><net_src comp="118" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="311" pin="2"/><net_sink comp="193" pin=1"/></net>

<net id="321"><net_src comp="118" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="317" pin="2"/><net_sink comp="197" pin=1"/></net>

<net id="326"><net_src comp="118" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="328"><net_src comp="323" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="329"><net_src comp="323" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="334"><net_src comp="32" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="339"><net_src comp="28" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="344"><net_src comp="250" pin="4"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="38" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="350"><net_src comp="250" pin="4"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="40" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="356"><net_src comp="272" pin="4"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="42" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="363"><net_src comp="352" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="364"><net_src comp="36" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="365"><net_src comp="272" pin="4"/><net_sink comp="358" pin=2"/></net>

<net id="370"><net_src comp="261" pin="4"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="44" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="377"><net_src comp="352" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="378"><net_src comp="366" pin="2"/><net_sink comp="372" pin=1"/></net>

<net id="379"><net_src comp="261" pin="4"/><net_sink comp="372" pin=2"/></net>

<net id="383"><net_src comp="372" pin="3"/><net_sink comp="380" pin=0"/></net>

<net id="389"><net_src comp="46" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="390"><net_src comp="380" pin="1"/><net_sink comp="384" pin=1"/></net>

<net id="391"><net_src comp="48" pin="0"/><net_sink comp="384" pin=2"/></net>

<net id="395"><net_src comp="358" pin="3"/><net_sink comp="392" pin=0"/></net>

<net id="400"><net_src comp="392" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="384" pin="3"/><net_sink comp="396" pin=1"/></net>

<net id="405"><net_src comp="396" pin="2"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="417"><net_src comp="36" pin="0"/><net_sink comp="413" pin=1"/></net>

<net id="425"><net_src comp="42" pin="0"/><net_sink comp="421" pin=1"/></net>

<net id="429"><net_src comp="421" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="434"><net_src comp="426" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="410" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="439"><net_src comp="430" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="443"><net_src comp="436" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="449"><net_src comp="62" pin="0"/><net_sink comp="445" pin=1"/></net>

<net id="453"><net_src comp="445" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="458"><net_src comp="450" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="459"><net_src comp="410" pin="1"/><net_sink comp="454" pin=1"/></net>

<net id="463"><net_src comp="454" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="467"><net_src comp="460" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="473"><net_src comp="305" pin="2"/><net_sink comp="469" pin=1"/></net>

<net id="479"><net_src comp="469" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="480"><net_src comp="64" pin="0"/><net_sink comp="474" pin=1"/></net>

<net id="481"><net_src comp="87" pin="2"/><net_sink comp="474" pin=2"/></net>

<net id="486"><net_src comp="36" pin="0"/><net_sink comp="482" pin=1"/></net>

<net id="491"><net_src comp="87" pin="5"/><net_sink comp="487" pin=0"/></net>

<net id="492"><net_src comp="28" pin="0"/><net_sink comp="487" pin=1"/></net>

<net id="497"><net_src comp="482" pin="2"/><net_sink comp="493" pin=0"/></net>

<net id="498"><net_src comp="487" pin="2"/><net_sink comp="493" pin=1"/></net>

<net id="504"><net_src comp="493" pin="2"/><net_sink comp="499" pin=0"/></net>

<net id="505"><net_src comp="64" pin="0"/><net_sink comp="499" pin=1"/></net>

<net id="506"><net_src comp="87" pin="5"/><net_sink comp="499" pin=2"/></net>

<net id="511"><net_src comp="64" pin="0"/><net_sink comp="507" pin=1"/></net>

<net id="516"><net_src comp="64" pin="0"/><net_sink comp="512" pin=1"/></net>

<net id="521"><net_src comp="507" pin="2"/><net_sink comp="517" pin=0"/></net>

<net id="522"><net_src comp="512" pin="2"/><net_sink comp="517" pin=1"/></net>

<net id="532"><net_src comp="523" pin="2"/><net_sink comp="527" pin=0"/></net>

<net id="542"><net_src comp="533" pin="2"/><net_sink comp="537" pin=0"/></net>

<net id="547"><net_src comp="537" pin="3"/><net_sink comp="543" pin=0"/></net>

<net id="548"><net_src comp="64" pin="0"/><net_sink comp="543" pin=1"/></net>

<net id="552"><net_src comp="283" pin="4"/><net_sink comp="549" pin=0"/></net>

<net id="553"><net_src comp="549" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="558"><net_src comp="279" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="559"><net_src comp="130" pin="2"/><net_sink comp="554" pin=1"/></net>

<net id="563"><net_src comp="560" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="567"><net_src comp="564" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="571"><net_src comp="568" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="573"><net_src comp="568" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="577"><net_src comp="294" pin="4"/><net_sink comp="574" pin=0"/></net>

<net id="578"><net_src comp="574" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="583"><net_src comp="290" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="584"><net_src comp="130" pin="2"/><net_sink comp="579" pin=1"/></net>

<net id="589"><net_src comp="166" pin="2"/><net_sink comp="585" pin=0"/></net>

<net id="590"><net_src comp="118" pin="2"/><net_sink comp="585" pin=1"/></net>

<net id="591"><net_src comp="585" pin="2"/><net_sink comp="166" pin=1"/></net>

<net id="596"><net_src comp="193" pin="2"/><net_sink comp="592" pin=0"/></net>

<net id="597"><net_src comp="592" pin="2"/><net_sink comp="193" pin=1"/></net>

<net id="602"><net_src comp="197" pin="2"/><net_sink comp="598" pin=0"/></net>

<net id="603"><net_src comp="598" pin="2"/><net_sink comp="197" pin=1"/></net>

<net id="608"><net_src comp="44" pin="0"/><net_sink comp="604" pin=1"/></net>

<net id="616"><net_src comp="609" pin="1"/><net_sink comp="612" pin=0"/></net>

<net id="617"><net_src comp="32" pin="0"/><net_sink comp="612" pin=1"/></net>

<net id="618"><net_src comp="612" pin="2"/><net_sink comp="87" pin=1"/></net>

<net id="619"><net_src comp="612" pin="2"/><net_sink comp="130" pin=1"/></net>

<net id="623"><net_src comp="302" pin="1"/><net_sink comp="620" pin=0"/></net>

<net id="624"><net_src comp="620" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="625"><net_src comp="620" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="626"><net_src comp="620" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="627"><net_src comp="620" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="628"><net_src comp="620" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="633"><net_src comp="302" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="634"><net_src comp="32" pin="0"/><net_sink comp="629" pin=1"/></net>

<net id="639"><net_src comp="629" pin="2"/><net_sink comp="635" pin=0"/></net>

<net id="644"><net_src comp="612" pin="2"/><net_sink comp="640" pin=0"/></net>

<net id="648"><net_src comp="72" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="649"><net_src comp="645" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="650"><net_src comp="645" pin="1"/><net_sink comp="609" pin=0"/></net>

<net id="651"><net_src comp="645" pin="1"/><net_sink comp="640" pin=1"/></net>

<net id="655"><net_src comp="76" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="656"><net_src comp="652" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="657"><net_src comp="652" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="658"><net_src comp="652" pin="1"/><net_sink comp="635" pin=1"/></net>

<net id="665"><net_src comp="346" pin="2"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="250" pin=2"/></net>

<net id="670"><net_src comp="358" pin="3"/><net_sink comp="667" pin=0"/></net>

<net id="671"><net_src comp="667" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="672"><net_src comp="667" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="673"><net_src comp="667" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="674"><net_src comp="667" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="675"><net_src comp="667" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="679"><net_src comp="372" pin="3"/><net_sink comp="676" pin=0"/></net>

<net id="680"><net_src comp="676" pin="1"/><net_sink comp="261" pin=2"/></net>

<net id="681"><net_src comp="676" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="682"><net_src comp="676" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="686"><net_src comp="384" pin="3"/><net_sink comp="683" pin=0"/></net>

<net id="687"><net_src comp="683" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="691"><net_src comp="402" pin="1"/><net_sink comp="688" pin=0"/></net>

<net id="692"><net_src comp="688" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="693"><net_src comp="688" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="697"><net_src comp="80" pin="3"/><net_sink comp="694" pin=0"/></net>

<net id="698"><net_src comp="694" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="699"><net_src comp="694" pin="1"/><net_sink comp="87" pin=3"/></net>

<net id="703"><net_src comp="407" pin="1"/><net_sink comp="700" pin=0"/></net>

<net id="704"><net_src comp="700" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="708"><net_src comp="413" pin="2"/><net_sink comp="705" pin=0"/></net>

<net id="709"><net_src comp="705" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="713"><net_src comp="418" pin="1"/><net_sink comp="710" pin=0"/></net>

<net id="714"><net_src comp="710" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="718"><net_src comp="305" pin="2"/><net_sink comp="715" pin=0"/></net>

<net id="722"><net_src comp="92" pin="3"/><net_sink comp="719" pin=0"/></net>

<net id="723"><net_src comp="719" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="727"><net_src comp="100" pin="3"/><net_sink comp="724" pin=0"/></net>

<net id="728"><net_src comp="724" pin="1"/><net_sink comp="87" pin=3"/></net>

<net id="732"><net_src comp="474" pin="3"/><net_sink comp="729" pin=0"/></net>

<net id="733"><net_src comp="729" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="734"><net_src comp="729" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="735"><net_src comp="729" pin="1"/><net_sink comp="527" pin=1"/></net>

<net id="736"><net_src comp="729" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="737"><net_src comp="729" pin="1"/><net_sink comp="537" pin=1"/></net>

<net id="741"><net_src comp="499" pin="3"/><net_sink comp="738" pin=0"/></net>

<net id="742"><net_src comp="738" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="743"><net_src comp="738" pin="1"/><net_sink comp="523" pin=1"/></net>

<net id="744"><net_src comp="738" pin="1"/><net_sink comp="527" pin=2"/></net>

<net id="745"><net_src comp="738" pin="1"/><net_sink comp="533" pin=1"/></net>

<net id="746"><net_src comp="738" pin="1"/><net_sink comp="537" pin=2"/></net>

<net id="750"><net_src comp="517" pin="2"/><net_sink comp="747" pin=0"/></net>

<net id="754"><net_src comp="527" pin="3"/><net_sink comp="751" pin=0"/></net>

<net id="755"><net_src comp="751" pin="1"/><net_sink comp="283" pin=2"/></net>

<net id="756"><net_src comp="751" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="757"><net_src comp="751" pin="1"/><net_sink comp="87" pin=4"/></net>

<net id="758"><net_src comp="751" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="759"><net_src comp="751" pin="1"/><net_sink comp="294" pin=2"/></net>

<net id="763"><net_src comp="537" pin="3"/><net_sink comp="760" pin=0"/></net>

<net id="764"><net_src comp="760" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="768"><net_src comp="543" pin="2"/><net_sink comp="765" pin=0"/></net>

<net id="772"><net_src comp="111" pin="3"/><net_sink comp="769" pin=0"/></net>

<net id="773"><net_src comp="769" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="777"><net_src comp="123" pin="3"/><net_sink comp="774" pin=0"/></net>

<net id="778"><net_src comp="774" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="782"><net_src comp="130" pin="2"/><net_sink comp="779" pin=0"/></net>

<net id="783"><net_src comp="779" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="790"><net_src comp="151" pin="3"/><net_sink comp="787" pin=0"/></net>

<net id="791"><net_src comp="787" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="795"><net_src comp="159" pin="3"/><net_sink comp="792" pin=0"/></net>

<net id="796"><net_src comp="792" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="800"><net_src comp="171" pin="3"/><net_sink comp="797" pin=0"/></net>

<net id="801"><net_src comp="797" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="805"><net_src comp="178" pin="3"/><net_sink comp="802" pin=0"/></net>

<net id="806"><net_src comp="802" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="810"><net_src comp="185" pin="3"/><net_sink comp="807" pin=0"/></net>

<net id="811"><net_src comp="807" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="815"><net_src comp="130" pin="2"/><net_sink comp="812" pin=0"/></net>

<net id="816"><net_src comp="812" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="823"><net_src comp="311" pin="2"/><net_sink comp="820" pin=0"/></net>

<net id="824"><net_src comp="820" pin="1"/><net_sink comp="592" pin=1"/></net>

<net id="828"><net_src comp="317" pin="2"/><net_sink comp="825" pin=0"/></net>

<net id="829"><net_src comp="825" pin="1"/><net_sink comp="598" pin=1"/></net>

<net id="833"><net_src comp="604" pin="2"/><net_sink comp="830" pin=0"/></net>

<net id="834"><net_src comp="830" pin="1"/><net_sink comp="272" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: Image_r | {}
	Port: lbImage | {}
	Port: set | {}
	Port: status | {}
	Port: totalIntensity | {}
	Port: x_r | {}
	Port: y_r | {}
  - Chain level:
	State 1
		stg_22 : 1
		stg_23 : 1
	State 2
		exitcond_flatten : 1
		indvar_flatten_next : 1
		stg_30 : 2
		exitcond4 : 1
		j2_mid2 : 2
		i2 : 1
		i1_mid2 : 2
		tmp_32 : 3
		tmp : 4
		j2_cast6 : 3
		tmp_9 : 5
		tmp_s : 6
		lbImage_addr : 7
		lbImage_load : 8
		stg_43 : 1
	State 3
		tmp_1 : 1
		stg_53 : 2
		tmp_3 : 1
		tmp_3_cast : 2
		tmp_4 : 3
		lbImage_addr_1 : 4
		prevAbove : 5
		tmp5_cast : 1
		tmp_10 : 2
		tmp_10_cast : 3
		tmp_11 : 4
		lbImage_addr_2 : 5
		prevLeft : 6
	State 4
		tmp_5 : 1
		sel_tmp : 2
		max_2 : 2
		tmp_12 : 1
		sel_tmp2 : 2
		min : 2
	State 5
		or_cond : 1
		stg_80 : 1
		temp_4 : 1
		max_1 : 1
		tmp_20 : 2
		stg_86 : 3
		Image_load : 1
	State 6
		tmp_i : 1
		set_addr_4 : 2
		temp_3 : 3
	State 7
		tmp_6_i : 1
		stg_95 : 2
		empty : 1
	State 8
		set_addr_2 : 1
		stg_102 : 2
		set_addr_1 : 1
		stg_106 : 2
		Image_load_1 : 1
		totalIntensity_addr_1 : 1
		totalIntensity_load : 2
		x_addr_1 : 1
		y_addr_1 : 1
	State 9
		tmp_i5 : 1
		set_addr_3 : 2
		temp : 3
	State 10
		tmp_6_i8 : 1
		stg_122 : 2
		empty_10 : 1
	State 11
		tmp_25 : 1
		stg_130 : 2
		tmp_26 : 1
		tmp_28 : 1
	State 12
	State 13
	State 14
		tmp_27 : 1
		stg_141 : 2
		tmp_29 : 1
		stg_144 : 2
	State 15
		tmp_16 : 1
		tmp_17 : 1
	State 16
	State 17
		label : 1
		stg_157 : 2
		tmp_15 : 1
		set_addr : 2
		stg_160 : 3
		status_addr : 2
		stg_162 : 3
		totalIntensity_addr : 2
		stg_164 : 3
		x_addr : 2
		stg_167 : 3
		y_addr : 2
		stg_170 : 3
		setCount : 1
		stg_172 : 2
		stg_173 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|          |         grp_fu_305         |    0    |    0    |    40   |
|          |   exitcond_flatten_fu_340  |    0    |    0    |    7    |
|          |      exitcond4_fu_352      |    0    |    0    |    4    |
|          |        tmp_7_fu_413        |    0    |    0    |    4    |
|          |        tmp_6_fu_482        |    0    |    0    |    4    |
|          |        tmp_12_fu_487       |    0    |    0    |    40   |
|   icmp   |        tmp_13_fu_507       |    0    |    0    |    40   |
|          |        tmp_14_fu_512       |    0    |    0    |    40   |
|          |        tmp_18_fu_523       |    0    |    0    |    40   |
|          |        tmp_19_fu_533       |    0    |    0    |    40   |
|          |        tmp_20_fu_543       |    0    |    0    |    40   |
|          |       tmp_6_i_fu_554       |    0    |    0    |    40   |
|          |       tmp_6_i8_fu_579      |    0    |    0    |    40   |
|----------|----------------------------|---------|---------|---------|
|          | indvar_flatten_next_fu_346 |    0    |    0    |    7    |
|          |          i2_fu_366         |    0    |    0    |    4    |
|          |        tmp_9_fu_396        |    0    |    0    |    6    |
|          |        tmp_3_fu_430        |    0    |    0    |    6    |
|          |         tmp5_fu_445        |    0    |    0    |    4    |
|    add   |        tmp_10_fu_454       |    0    |    0    |    6    |
|          |        tmp_25_fu_585       |    0    |    0    |    32   |
|          |        tmp_27_fu_592       |    0    |    0    |    32   |
|          |        tmp_29_fu_598       |    0    |    0    |    32   |
|          |          j_fu_604          |    0    |    0    |    4    |
|          |        label_fu_612        |    0    |    0    |    32   |
|          |       setCount_fu_629      |    0    |    0    |    32   |
|----------|----------------------------|---------|---------|---------|
|          |       j2_mid2_fu_358       |    0    |    0    |    4    |
|          |       i1_mid2_fu_372       |    0    |    0    |    4    |
|  select  |        max_2_fu_474        |    0    |    0    |    32   |
|          |         min_fu_499         |    0    |    0    |    32   |
|          |        temp_4_fu_527       |    0    |    0    |    32   |
|          |        max_1_fu_537        |    0    |    0    |    32   |
|----------|----------------------------|---------|---------|---------|
|    xor   |         tmp4_fu_421        |    0    |    0    |    7    |
|----------|----------------------------|---------|---------|---------|
|    mul   |         grp_fu_311         |    2    |    0    |    0    |
|          |         grp_fu_317         |    2    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|    or    |       sel_tmp_fu_469       |    0    |    0    |    1    |
|          |       sel_tmp2_fu_493      |    0    |    0    |    1    |
|----------|----------------------------|---------|---------|---------|
|    and   |       or_cond_fu_517       |    0    |    0    |    1    |
|----------|----------------------------|---------|---------|---------|
|   trunc  |        tmp_32_fu_380       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|bitconcatenate|         tmp_fu_384         |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |       j2_cast6_fu_392      |    0    |    0    |    0    |
|          |        tmp_s_fu_402        |    0    |    0    |    0    |
|          |       i1_cast9_fu_407      |    0    |    0    |    0    |
|          |       tmp_cast_fu_410      |    0    |    0    |    0    |
|          |       j2_cast7_fu_418      |    0    |    0    |    0    |
|   zext   |        tmp_4_fu_440        |    0    |    0    |    0    |
|          |        tmp_11_fu_464       |    0    |    0    |    0    |
|          |        tmp_23_fu_560       |    0    |    0    |    0    |
|          |        tmp_22_fu_564       |    0    |    0    |    0    |
|          |        tmp_24_fu_568       |    0    |    0    |    0    |
|          |        tmp_15_fu_620       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |      tmp4_cast_fu_426      |    0    |    0    |    0    |
|          |      tmp_3_cast_fu_436     |    0    |    0    |    0    |
|   sext   |      tmp5_cast_fu_450      |    0    |    0    |    0    |
|          |     tmp_10_cast_fu_460     |    0    |    0    |    0    |
|          |        tmp_i_fu_549        |    0    |    0    |    0    |
|          |        tmp_i5_fu_574       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    4    |    0    |   722   |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|     Image_addr_1_reg_787    |    6   |
|      Image_addr_reg_769     |    6   |
|       i1_cast9_reg_700      |   32   |
|       i1_mid2_reg_676       |    4   |
|          i1_reg_257         |    4   |
| indvar_flatten_next_reg_662 |    7   |
|    indvar_flatten_reg_246   |    7   |
|       j2_cast7_reg_710      |   32   |
|       j2_mid2_reg_667       |    4   |
|          j2_reg_268         |    4   |
|          j_reg_830          |    4   |
|       label_1_reg_645       |   32   |
|    lbImage_addr_1_reg_719   |    6   |
|    lbImage_addr_2_reg_724   |    6   |
|     lbImage_addr_reg_694    |    6   |
|        max_1_reg_760        |   32   |
|        max_2_reg_729        |   32   |
|         min_reg_738         |   32   |
|       or_cond_reg_747       |    1   |
|           reg_323           |   32   |
|      setCount_1_reg_652     |   32   |
|      set_addr_3_reg_807     |    6   |
|      set_addr_4_reg_774     |    6   |
|        temp_3_reg_779       |   32   |
|        temp_4_reg_751       |   32   |
|       temp_i4_reg_290       |   32   |
|        temp_i_reg_279       |   32   |
|         temp_reg_812        |   32   |
|        tmp_1_reg_715        |    1   |
|        tmp_20_reg_765       |    1   |
|        tmp_26_reg_820       |   32   |
|        tmp_28_reg_825       |   32   |
|        tmp_7_reg_705        |    1   |
|         tmp_reg_683         |    6   |
|        tmp_s_reg_688        |   64   |
|totalIntensity_addr_1_reg_792|    6   |
|       x_addr_1_reg_797      |    6   |
|       y_addr_1_reg_802      |    6   |
+-----------------------------+--------+
|            Total            |   648  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_87 |  p0  |   4  |   6  |   24   ||    6    |
|  grp_access_fu_87 |  p3  |   3  |   6  |   18   ||    6    |
| grp_access_fu_118 |  p0  |   4  |   6  |   24   ||    6    |
| grp_access_fu_130 |  p0  |   7  |   6  |   42   ||    6    |
| grp_access_fu_130 |  p1  |   3  |  32  |   96   ||    32   |
| grp_access_fu_166 |  p0  |   3  |   6  |   18   ||    6    |
| grp_access_fu_166 |  p1  |   2  |  32  |   64   ||    32   |
| grp_access_fu_193 |  p0  |   2  |   6  |   12   ||    6    |
| grp_access_fu_193 |  p1  |   2  |  32  |   64   ||    32   |
| grp_access_fu_197 |  p0  |   2  |   6  |   12   ||    6    |
| grp_access_fu_197 |  p1  |   2  |  32  |   64   ||    32   |
|     grp_fu_311    |  p0  |   2  |  32  |   64   ||    32   |
|     grp_fu_317    |  p0  |   2  |  32  |   64   ||    32   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   566  ||  20.791 ||   234   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    -   |    0   |   722  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   20   |    -   |   234  |
|  Register |    -   |    -   |   648  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |   20   |   648  |   956  |
+-----------+--------+--------+--------+--------+
