<HTML>
<HEAD>
<link type="text/css" rel="stylesheet" href="../../imc.css"></link>
<script type="text/javascript" src="../../sortable.js"></script>
<TITLE>IMC Report: ./cov_report_html</TITLE></HEAD>
<BODY>
<A NAME="_topcov"></A>
<P class="summary_title">Coverage   Summary Report, Instance-Based</P>

<P class="fs"><A STYLE="float: left" class="namet" HREF="../../index.html">Top Level Summary</A><A STYLE="float: right" class="namet" HREF="../../legend.html">Legend and Help</A></P>
<BR>
<TABLE class="detail_header"><TR class="detail"><TD>

<B>Instance name: </B><A HREF="../dir_1/summ_5_t1.html" class="namet">zmc_axi4_top</A><A HREF="../dir_1/summ_7_t1.html" class="namet">.mem_ctrl_inst</A><A HREF="../dir_1/summ_15_t1.html" class="namet">.CSR_registers_inst</A><A HREF="../dir_1/summ_58_t1.html" class="namet">.g_ECC_STAUS_REG</A><A HREF="../dir_1/summ_59_t1.html" class="namet">.u_register</A><A HREF="../dir_1/summ_60_t1.html" class="namet">.u_register_common</A>.u_read_data_mux<BR>

<B>Type name: </B>rggen_mux<BR>

<B>File name: </B><A HREF="/home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_mux.v" TARGET="_blank">/home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_mux.v</A><BR>

</TD></TR></TABLE>

<BR>
<P class="subtitle">Coverage Summary Report, Instance-Based</P>
<TABLE class="sortable sml summary_table" id="totalTable">


<TR><TH class="wht">Overall</TH>
<TH class="wht">Overall Covered</TH>
<TH class="wht">Block</TH>
<TH class="wht">Expression</TH>
<TH class="wht">Toggle</TH>
<TH class="wht">FSM&nbsp;State</TH>
<TH class="wht">FSM&nbsp;Transition</TH>
<TH class="wht">Assertion</TH>
<TH class="wht">CoverGroup</TH>
<TH class="wht">CoverGroup Covered</TH>
<TH class="wht">name</TH>

</TR>

<TR><TD class="range01to04"><A HREF="">1.54%</A></TD>
<TD class="range01to04"><A HREF="">1.54%&nbsp;(1/65)</A></TD>
<TD class="rangenone">n/a</TD>
<TD class="rangenone">n/a</TD>
<TD class="range01to04"><A HREF="#_Togglecov">1.54%&nbsp;(1/65)</A></TD>
<TD class="rangenone">n/a</TD>
<TD class="rangenone">n/a</TD>
<TD class="rangenone">n/a</TD>
<TD class="rangenone">n/a</TD>
<TD class="rangenone">n/a</TD>
<TD class="namecell">u_read_data_mux</TD>

</TR>


</TABLE>
<A NAME="_Blockcov"></A>
<P class="detail_title">     Uncovered Block Detail Report, Instance Based</P>
<P class="fs"><A STYLE="float: right" class="namet" HREF="#_topcov">To Top</A></P><BR>

<TABLE class="detail_header"><TR class="detail"><TD>
<B>Instance name: </B>zmc_axi4_top.mem_ctrl_inst.CSR_registers_inst.g_ECC_STAUS_REG.u_register.u_register_common.u_read_data_mux<BR>
<B>Type name: </B>rggen_mux<BR>
<B>File name: </B><A HREF="/home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_mux.v" TARGET="_blank">/home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_mux.v</A><BR><B>Number of uncovered blocks: </B>0 of 0<BR>
<B>Number of unreachable blocks: </B>0<BR>


</TD></TR></TABLE>

<PRE class="detail_report_text">
Count  Block Line  Kind                 Origin Source Code                    
------------------------------------------------------------------------------

0 items found

</PRE>
<A NAME="_Expressioncov"></A>
<P class="detail_title">     Uncovered Expression Detail Report, Instance Based</P>
<P class="fs"><A STYLE="float: right" class="namet" HREF="#_topcov">To Top</A></P><BR>

<TABLE class="detail_header"><TR class="detail"><TD>
<B>Instance name: </B>zmc_axi4_top.mem_ctrl_inst.CSR_registers_inst.g_ECC_STAUS_REG.u_register.u_register_common.u_read_data_mux<BR>
<B>Type name: </B>rggen_mux<BR>
<B>File name: </B><A HREF="/home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_mux.v" TARGET="_blank">/home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_mux.v</A><BR><B>Number of uncovered expressions: </B>0 of 0<BR>
<B>Number of unreachable expressions: </B>0<BR>


</TD></TR></TABLE>

<PRE class="detail_report_text">
index  | grade         | line   | expression                                         
-------------------------------------------------------------------------------------


0 items found

</PRE>
<A NAME="_Togglecov"></A>
<P class="detail_title">     Uncovered Toggle Detail Report, Instance Based</P>
<P class="fs"><A STYLE="float: right" class="namet" HREF="#_topcov">To Top</A></P><BR>

<TABLE class="detail_header"><TR class="detail"><TD>
<B>Instance name: </B>zmc_axi4_top.mem_ctrl_inst.CSR_registers_inst.g_ECC_STAUS_REG.u_register.u_register_common.u_read_data_mux<BR>
<B>Type name: </B>rggen_mux<BR>
<B>File name: </B><A HREF="/home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_mux.v" TARGET="_blank">/home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_mux.v</A><BR><B>Number of uncovered signal bits: </B>64 of 65<BR>
<B>Number of unreachable signal bits: </B>0<BR>
<B>Number of signal bits partially toggled(rise): </B>4 of 65<BR>
<B>Number of signal bits partially toggled(fall): </B>0 of 65<BR>


</TD></TR></TABLE>

<PRE class="detail_report_text">
Hit(Full)  Hit(Rise)  Hit(Fall)  Signal                    
-----------------------------------------------------------
0          0          0          i_data[31]                
0          0          0          i_data[30]                
0          0          0          i_data[29]                
0          0          0          i_data[28]                
0          0          0          i_data[27]                
0          0          0          i_data[26]                
0          0          0          i_data[25]                
0          0          0          i_data[24]                
0          0          0          i_data[23]                
0          0          0          i_data[22]                
0          0          0          i_data[21]                
0          0          0          i_data[20]                
0          0          0          i_data[19]                
0          0          0          i_data[18]                
0          0          0          i_data[17]                
0          0          0          i_data[16]                
0          0          0          i_data[15]                
0          0          0          i_data[14]                
0          0          0          i_data[13]                
0          0          0          i_data[12]                
0          0          0          i_data[11]                
0          0          0          i_data[10]                
0          0          0          i_data[9]                 
0          0          0          i_data[8]                 
0          0          0          i_data[7]                 
0          0          0          i_data[6]                 
0          0          0          i_data[5]                 
0          0          0          i_data[4]                 
0          0          0          i_data[3]                 
0          0          0          i_data[2]                 
0          1          0          i_data[1]                 
0          1          0          i_data[0]                 
0          0          0          o_data[31]                
0          0          0          o_data[30]                
0          0          0          o_data[29]                
0          0          0          o_data[28]                
0          0          0          o_data[27]                
0          0          0          o_data[26]                
0          0          0          o_data[25]                
0          0          0          o_data[24]                
0          0          0          o_data[23]                
0          0          0          o_data[22]                
0          0          0          o_data[21]                
0          0          0          o_data[20]                
0          0          0          o_data[19]                
0          0          0          o_data[18]                
0          0          0          o_data[17]                
0          0          0          o_data[16]                
0          0          0          o_data[15]                
0          0          0          o_data[14]                
0          0          0          o_data[13]                
0          0          0          o_data[12]                
0          0          0          o_data[11]                
0          0          0          o_data[10]                
0          0          0          o_data[9]                 
0          0          0          o_data[8]                 
0          0          0          o_data[7]                 
0          0          0          o_data[6]                 
0          0          0          o_data[5]                 
0          0          0          o_data[4]                 
0          0          0          o_data[3]                 
0          0          0          o_data[2]                 
0          1          0          o_data[1]                 
0          1          0          o_data[0]                 

</PRE>
<A NAME="_Fsmcov"></A>
<P class="detail_title">     Uncovered Fsm Detail Report, Instance Based</P>
<P class="fs"><A STYLE="float: right" class="namet" HREF="#_topcov">To Top</A></P><BR>

<TABLE class="detail_header"><TR class="detail"><TD>
<B>Instance name: </B>zmc_axi4_top.mem_ctrl_inst.CSR_registers_inst.g_ECC_STAUS_REG.u_register.u_register_common.u_read_data_mux<BR>
<B>Type name: </B>rggen_mux<BR>
<B>File name: </B><A HREF="/home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_mux.v" TARGET="_blank">/home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_mux.v</A><BR>

</TD></TR></TABLE>

<PRE class="detail_report_text">

0 items found

</PRE>
<A NAME="_Assertioncov"></A>
<P class="detail_title">     Uncovered Assertion Detail Report, Instance Based</P>
<P class="fs"><A STYLE="float: right" class="namet" HREF="#_topcov">To Top</A></P><BR>

<TABLE class="detail_header"><TR class="detail"><TD>
<B>Instance name: </B>zmc_axi4_top.mem_ctrl_inst.CSR_registers_inst.g_ECC_STAUS_REG.u_register.u_register_common.u_read_data_mux<BR>
<B>Type name: </B>rggen_mux<BR>
<B>File name: </B><A HREF="/home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_mux.v" TARGET="_blank">/home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_mux.v</A><BR><B>Number of uncovered assertions: </B>0 of 0<BR>


</TD></TR></TABLE>

<PRE class="detail_report_text">
Finished Failed Assertion                      Line  Source Code                    
------------------------------------------------------------------------------------

0 items found

</PRE>
<A NAME="_CoverGroupcov"></A>
<P class="detail_title">     Covered+Uncovered+Excluded+UNR CoverGroup Detail Report, Instance Based</P>
<P class="fs"><A STYLE="float: right" class="namet" HREF="#_topcov">To Top</A></P><BR>

<TABLE class="detail_header"><TR class="detail"><TD>
<B>Instance name: </B>zmc_axi4_top.mem_ctrl_inst.CSR_registers_inst.g_ECC_STAUS_REG.u_register.u_register_common.u_read_data_mux<BR>
<B>Type name: </B>rggen_mux<BR>
<B>File name: </B><A HREF="/home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_mux.v" TARGET="_blank">/home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_mux.v</A><BR><B>Number of covered cover bins: </B>0 of 0<BR>
<B>Number of uncovered cover bins: </B>0 of 0<BR>
<B>Number of excluded cover bins: </B>0<BR>


</TD></TR></TABLE>

</TD></TR></TABLE>

<PRE class="detail_report_text">

0 items found

</PRE>
