Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\William\Documents\ECE385\Final\verilog\Video_System.qsys --block-symbol-file --output-directory=C:\Users\William\Documents\ECE385\Final\verilog\Video_System --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading verilog/Video_System.qsys
Progress: Reading input file
Progress: Adding AV_Config [altera_up_avalon_audio_and_video_config 13.0]
Progress: Parameterizing module AV_Config
Progress: Adding CPU [altera_nios2_qsys 16.1]
Progress: Parameterizing module CPU
Progress: Adding Clock_Signals [altera_up_clocks 13.0]
Progress: Parameterizing module Clock_Signals
Progress: Adding Dual_Clock_FIFO [altera_up_avalon_video_dual_clock_buffer 13.0]
Progress: Parameterizing module Dual_Clock_FIFO
Progress: Adding Onchip_Memory [altera_avalon_onchip_memory2 16.1]
Progress: Parameterizing module Onchip_Memory
Progress: Adding Pixel_Buffer [altera_up_avalon_sram 13.0]
Progress: Parameterizing module Pixel_Buffer
Progress: Adding Pixel_Buffer_DMA [altera_up_avalon_video_pixel_buffer_dma 13.0]
Progress: Parameterizing module Pixel_Buffer_DMA
Progress: Adding Pixel_RGB_Resampler [altera_up_avalon_video_rgb_resampler 13.0]
Progress: Parameterizing module Pixel_RGB_Resampler
Progress: Adding Pixel_Scaler [altera_up_avalon_video_scaler 13.0]
Progress: Parameterizing module Pixel_Scaler
Progress: Adding VGA_Controller [altera_up_avalon_video_vga_controller 13.0]
Progress: Parameterizing module VGA_Controller
Progress: Adding Video_Clipper [altera_up_avalon_video_clipper 13.0]
Progress: Parameterizing module Video_Clipper
Progress: Adding Video_DMA [altera_up_avalon_video_dma_controller 13.0]
Progress: Parameterizing module Video_DMA
Progress: Adding Video_In_Decoder [altera_up_avalon_video_decoder 13.0]
Progress: Parameterizing module Video_In_Decoder
Progress: Adding Video_RGB_Resampler [altera_up_avalon_video_rgb_resampler 13.0]
Progress: Parameterizing module Video_RGB_Resampler
Progress: Adding Video_Scaler [altera_up_avalon_video_scaler 13.0]
Progress: Parameterizing module Video_Scaler
Progress: Adding clk [clock_source 16.1]
Progress: Parameterizing module clk
Progress: Adding video_bayer_resampler_0 [altera_up_avalon_video_bayer_resampler 16.1]
Progress: Parameterizing module video_bayer_resampler_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: Video_System.CPU: Nios II Classic cores are no longer recommended for new projects
Info: Video_System.CPU: CPUID control register value is 0. Please manually assign CPUID if creating multiple Nios II system
Info: Video_System.Pixel_RGB_Resampler: RGB Resampling: 16 (bits) x 1 (planes) -> 10 (bits) x 3 (planes)
Info: Video_System.Pixel_Scaler: Change in Resolution: 320 x 240 -> 640 x 480
Info: Video_System.VGA_Controller: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes)
Info: Video_System.Video_Clipper: Change in Resolution: 720 x 244 -> 640 x 240
Info: Video_System.Video_In_Decoder: Video In Stream: Format: 1280 x 1024 (default) with Colour: 8 (bits) x 1 (planes) (RGB Bayer Pattern)
Info: Video_System.Video_RGB_Resampler: RGB Resampling: 8 (bits) x 1 (planes) -> 16 (bits) x 1 (planes)
Info: Video_System.Video_Scaler: Change in Resolution: 640 x 240 -> 320 x 240
Info: Video_System.video_bayer_resampler_0: Change in Resolution: 1280 x 1024 -> 640 x 512
Info: Video_System.video_bayer_resampler_0.avalon_bayer_source/Video_RGB_Resampler.avalon_rgb_sink: The source data signal is 24 bits, but the sink is 8 bits. Avalon-ST Adapter will be inserted.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\William\Documents\ECE385\Final\verilog\Video_System.qsys --synthesis=VERILOG --output-directory=C:\Users\William\Documents\ECE385\Final\verilog\Video_System\synthesis --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading verilog/Video_System.qsys
Progress: Reading input file
Progress: Adding AV_Config [altera_up_avalon_audio_and_video_config 13.0]
Progress: Parameterizing module AV_Config
Progress: Adding CPU [altera_nios2_qsys 16.1]
Progress: Parameterizing module CPU
Progress: Adding Clock_Signals [altera_up_clocks 13.0]
Progress: Parameterizing module Clock_Signals
Progress: Adding Dual_Clock_FIFO [altera_up_avalon_video_dual_clock_buffer 13.0]
Progress: Parameterizing module Dual_Clock_FIFO
Progress: Adding Onchip_Memory [altera_avalon_onchip_memory2 16.1]
Progress: Parameterizing module Onchip_Memory
Progress: Adding Pixel_Buffer [altera_up_avalon_sram 13.0]
Progress: Parameterizing module Pixel_Buffer
Progress: Adding Pixel_Buffer_DMA [altera_up_avalon_video_pixel_buffer_dma 13.0]
Progress: Parameterizing module Pixel_Buffer_DMA
Progress: Adding Pixel_RGB_Resampler [altera_up_avalon_video_rgb_resampler 13.0]
Progress: Parameterizing module Pixel_RGB_Resampler
Progress: Adding Pixel_Scaler [altera_up_avalon_video_scaler 13.0]
Progress: Parameterizing module Pixel_Scaler
Progress: Adding VGA_Controller [altera_up_avalon_video_vga_controller 13.0]
Progress: Parameterizing module VGA_Controller
Progress: Adding Video_Clipper [altera_up_avalon_video_clipper 13.0]
Progress: Parameterizing module Video_Clipper
Progress: Adding Video_DMA [altera_up_avalon_video_dma_controller 13.0]
Progress: Parameterizing module Video_DMA
Progress: Adding Video_In_Decoder [altera_up_avalon_video_decoder 13.0]
Progress: Parameterizing module Video_In_Decoder
Progress: Adding Video_RGB_Resampler [altera_up_avalon_video_rgb_resampler 13.0]
Progress: Parameterizing module Video_RGB_Resampler
Progress: Adding Video_Scaler [altera_up_avalon_video_scaler 13.0]
Progress: Parameterizing module Video_Scaler
Progress: Adding clk [clock_source 16.1]
Progress: Parameterizing module clk
Progress: Adding video_bayer_resampler_0 [altera_up_avalon_video_bayer_resampler 16.1]
Progress: Parameterizing module video_bayer_resampler_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: Video_System.CPU: Nios II Classic cores are no longer recommended for new projects
Info: Video_System.CPU: CPUID control register value is 0. Please manually assign CPUID if creating multiple Nios II system
Info: Video_System.Pixel_RGB_Resampler: RGB Resampling: 16 (bits) x 1 (planes) -> 10 (bits) x 3 (planes)
Info: Video_System.Pixel_Scaler: Change in Resolution: 320 x 240 -> 640 x 480
Info: Video_System.VGA_Controller: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes)
Info: Video_System.Video_Clipper: Change in Resolution: 720 x 244 -> 640 x 240
Info: Video_System.Video_In_Decoder: Video In Stream: Format: 1280 x 1024 (default) with Colour: 8 (bits) x 1 (planes) (RGB Bayer Pattern)
Info: Video_System.Video_RGB_Resampler: RGB Resampling: 8 (bits) x 1 (planes) -> 16 (bits) x 1 (planes)
Info: Video_System.Video_Scaler: Change in Resolution: 640 x 240 -> 320 x 240
Info: Video_System.video_bayer_resampler_0: Change in Resolution: 1280 x 1024 -> 640 x 512
Info: Video_System.video_bayer_resampler_0.avalon_bayer_source/Video_RGB_Resampler.avalon_rgb_sink: The source data signal is 24 bits, but the sink is 8 bits. Avalon-ST Adapter will be inserted.
Info: Video_System: Generating Video_System "Video_System" for QUARTUS_SYNTH
Info: avalon_st_adapter: Inserting data_format_adapter: data_format_adapter_0
Info: AV_Config: Starting Generation of Audio and Video Config
Info: AV_Config: "Video_System" instantiated altera_up_avalon_audio_and_video_config "AV_Config"
Info: CPU: Starting RTL generation for module 'Video_System_CPU'
Info: CPU:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/eperlcmd.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=Video_System_CPU --dir=C:/Users/William/AppData/Local/Temp/alt7273_8790657517094549940.dir/0002_CPU_gen/ --quartus_bindir=C:/intelfpga_lite/16.1/quartus/bin64 --verilog --config=C:/Users/William/AppData/Local/Temp/alt7273_8790657517094549940.dir/0002_CPU_gen//Video_System_CPU_processor_configuration.pl  --do_build_sim=0  ]
Info: CPU: # 2017.04.16 21:10:00 (*) Starting Nios II generation
Info: CPU: # 2017.04.16 21:10:00 (*)   Checking for plaintext license.
Info: CPU: # 2017.04.16 21:10:04 (*)   Couldn't query license setup in Quartus directory C:/intelfpga_lite/16.1/quartus/bin64
Info: CPU: # 2017.04.16 21:10:04 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: CPU: # 2017.04.16 21:10:04 (*)   LM_LICENSE_FILE environment variable is empty
Info: CPU: # 2017.04.16 21:10:04 (*)   Plaintext license not found.
Info: CPU: # 2017.04.16 21:10:04 (*)   No license required to generate encrypted Nios II/e.
Info: CPU: # 2017.04.16 21:10:04 (*)   Elaborating CPU configuration settings
Info: CPU: # 2017.04.16 21:10:04 (*)   Creating all objects for CPU
Info: CPU: # 2017.04.16 21:10:05 (*)   Generating RTL from CPU objects
Info: CPU: # 2017.04.16 21:10:05 (*)   Creating plain-text RTL
Info: CPU: # 2017.04.16 21:10:07 (*) Done Nios II generation
Info: CPU: Done RTL generation for module 'Video_System_CPU'
Info: CPU: "Video_System" instantiated altera_nios2_qsys "CPU"
Info: Clock_Signals: Starting Generation of Required Clocks for DE-Series Boards
Info: Clock_Signals: "Video_System" instantiated altera_up_clocks "Clock_Signals"
Info: Dual_Clock_FIFO: Starting Generation of the Dual Clock Buffer
Info: Dual_Clock_FIFO: "Video_System" instantiated altera_up_avalon_video_dual_clock_buffer "Dual_Clock_FIFO"
Info: Onchip_Memory: Starting RTL generation for module 'Video_System_Onchip_Memory'
Info: Onchip_Memory:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Video_System_Onchip_Memory --dir=C:/Users/William/AppData/Local/Temp/alt7273_8790657517094549940.dir/0005_Onchip_Memory_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/William/AppData/Local/Temp/alt7273_8790657517094549940.dir/0005_Onchip_Memory_gen//Video_System_Onchip_Memory_component_configuration.pl  --do_build_sim=0  ]
Info: Onchip_Memory: Done RTL generation for module 'Video_System_Onchip_Memory'
Info: Onchip_Memory: "Video_System" instantiated altera_avalon_onchip_memory2 "Onchip_Memory"
Info: Pixel_Buffer: Starting Generation of SRAM or SSRAM Controller
Info: Pixel_Buffer: "Video_System" instantiated altera_up_avalon_sram "Pixel_Buffer"
Info: Pixel_Buffer_DMA: Starting Generation of VGA Pixel Buffer
Info: Pixel_Buffer_DMA: "Video_System" instantiated altera_up_avalon_video_pixel_buffer_dma "Pixel_Buffer_DMA"
Info: Pixel_RGB_Resampler: Starting Generation of Video RGB Resampler
Info: Pixel_RGB_Resampler: "Video_System" instantiated altera_up_avalon_video_rgb_resampler "Pixel_RGB_Resampler"
Info: Pixel_Scaler: Starting Generation of Video Scaler
Info: Pixel_Scaler: "Video_System" instantiated altera_up_avalon_video_scaler "Pixel_Scaler"
Info: VGA_Controller: Starting Generation of VGA Controller
Info: VGA_Controller: "Video_System" instantiated altera_up_avalon_video_vga_controller "VGA_Controller"
Info: Video_Clipper: Starting generation of the video clipper
Info: Video_Clipper: "Video_System" instantiated altera_up_avalon_video_clipper "Video_Clipper"
Info: Video_DMA: Starting Generation of Video DMA Controller
Info: Video_DMA: "Video_System" instantiated altera_up_avalon_video_dma_controller "Video_DMA"
Info: Video_In_Decoder: Starting Generation of Video In Decoder
Info: Video_In_Decoder: "Video_System" instantiated altera_up_avalon_video_decoder "Video_In_Decoder"
Info: Video_RGB_Resampler: Starting Generation of Video RGB Resampler
Info: Video_RGB_Resampler: "Video_System" instantiated altera_up_avalon_video_rgb_resampler "Video_RGB_Resampler"
Info: Video_Scaler: Starting Generation of Video Scaler
Info: Video_Scaler: "Video_System" instantiated altera_up_avalon_video_scaler "Video_Scaler"
Info: Reusing file C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_video_scaler_shrink.v
Info: Reusing file C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_video_scaler_multiply_width.v
Info: Reusing file C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v
Info: video_bayer_resampler_0: Starting Generation of Video Bayer Pattern Resampler
Info: video_bayer_resampler_0: "Video_System" instantiated altera_up_avalon_video_bayer_resampler "video_bayer_resampler_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "Video_System" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "Video_System" instantiated altera_irq_mapper "irq_mapper"
Info: avalon_st_adapter: "Video_System" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: rst_controller: "Video_System" instantiated altera_reset_controller "rst_controller"
Info: Video_DMA_avalon_dma_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "Video_DMA_avalon_dma_master_translator"
Info: Pixel_Buffer_avalon_sram_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "Pixel_Buffer_avalon_sram_slave_translator"
Info: Video_DMA_avalon_dma_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "Video_DMA_avalon_dma_master_agent"
Info: Pixel_Buffer_avalon_sram_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "Pixel_Buffer_avalon_sram_slave_agent"
Info: Pixel_Buffer_avalon_sram_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "Pixel_Buffer_avalon_sram_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: router_008: "mm_interconnect_0" instantiated altera_merlin_router "router_008"
Info: Pixel_Buffer_avalon_sram_slave_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "Pixel_Buffer_avalon_sram_slave_burst_adapter"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_002"
Info: cmd_demux_003: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_003"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_004: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_004"
Info: Reusing file C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_002"
Info: Reusing file C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_003: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_003"
Info: Reusing file C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_merlin_arbitrator.sv
Info: CPU_data_master_to_Pixel_Buffer_avalon_sram_slave_cmd_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "CPU_data_master_to_Pixel_Buffer_avalon_sram_slave_cmd_width_adapter"
Info: Reusing file C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/William/Documents/ECE385/Final/verilog/Video_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_001: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
Info: data_format_adapter_0: "avalon_st_adapter" instantiated data_format_adapter "data_format_adapter_0"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_001" instantiated error_adapter "error_adapter_0"
Info: Video_System: Done "Video_System" with 50 modules, 102 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
