{
 "cells": [
  {
   "cell_type": "markdown",
   "id": "10d91c87",
   "metadata": {},
   "source": [
    "## *How to use operations_definition :*\n",
    "\n",
    "**Objective :** To use the VTA simulators, instructions are to be generated in binary files that the simulators will read. The following programs use the data obtained from *data_definition/* to generate the instructions for each operation (load, GeMM, ReLU, ALU, store, reset, etc) the VTA needs to perform.\n",
    "\n",
    "**Generating the instructions :** \n",
    "On the example of LeNet-5's first convolutional layer (GeMM), followed by ReLU and average pooling (the aim is to reduce the size of the output matrix after GeMM) :\n",
    "Currently, we have (16 x 16) block INP matrices *Ai*, and (16 x 16) WGT matrices *Bi*. To execute **GeMM**, *Ai* has to be split into (16 x 1) horizontal vectors, to obtain the block OUTPUT matrices *ACCi*, composed of (16 x 1) horizontal vectors. The matrices are reassembled into (16 x 16) blocks.\n",
    "We then apply **ReLU** to *ACCi*. The block matrices we've obtained can now receive the Average Pooling, composed of **2 ADD** and **1 SHR** (data storage divided by 4). \n",
    "\n",
    "For operation (reset, GEMM, ALU), the UOP buffers (`VTAUop` architecture, according to `structures_insn_uop.py`) have to be filled, to determine on which indexes of the matrices the data will be stored / read. \n",
    "The instruction buffers' fields (`VTAGemInsn` for GeMM instructions, `VTAAluInsm` for ALU instructions, `VTAMemInsn` for store / load instructions) should also be input according to the dimensions of the Input tensor and filters.\n",
    "\n",
    "- **LOAD (128-bit):** Data is extracted from DRAM and stored temporarily in SRAM (local memory inside the VTA) to compute the operations\n",
    "- **ALU (128-bit) :** ReLU activation (for each value x of the matrices => max(0, x)), ADD 1 & 2 then SHR (averaging some of the data).\n",
    "- **GEMM (128-bit) :** Matrix multiplication of A and B (transposed).\n",
    "- **STORE (128-bit) :** Data from SRAM is copied at the desired location in DRAM, after all the operations have been resolved.\n",
    "\n",
    "*Using the program `insn_lenet5_layer1.py` as an example on how to generate the data in binary files :*"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "16f81032",
   "metadata": {},
   "source": [
    "### CONFIGURATION\n",
    "\n",
    "Initializing the buffers and importing the necessary structures from `structures_insn_uop.py`.\n",
    "The buffers are used to store the data :\n",
    "- **UOP buffers** : this is where the indexes for each instruction are stored. A UOP buffer has three fields : ACC, INP, WGT. The indexes are the initial indexes upon which the operations will be executed.\n",
    "- **Instruction buffers** : memory storage to describe each instruction. The buffers have different structures depending on whether they're used for memory interactions, or for operation definitions. "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 22,
   "id": "868a3878",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Requirement already satisfied: numpy in /tmp_user/ldtis151h/lgeorgio/miniconda3/lib/python3.12/site-packages (2.2.3)\n",
      "Note: you may need to restart the kernel to use updated packages.\n"
     ]
    }
   ],
   "source": [
    "\"\"\"CONFIGURATION\"\"\"\n",
    "\n",
    "# PACKAGE IMPORT\n",
    "# --------------\n",
    "%pip install numpy\n",
    "import numpy as np\n",
    "import sys\n",
    "\n",
    "# Parent folder\n",
    "sys.path.append('../src/compiler/vta_compiler/operations_definition')\n",
    "sys.path.append('../src/compiler/vta_compiler/data_definition')\n",
    "import matrix_generator as MG\n",
    "import matrix_split as MS\n",
    "import structures_insn_uop\n",
    "\n",
    "# UOP DEFINITION\n",
    "# --------------\n",
    "# Define empty UOP buffer\n",
    "uop_buffer = []\n",
    "\n",
    "# INSTRUCTION DEFINITION\n",
    "# ----------------------\n",
    "# Define empty instruction buffer\n",
    "insn_buffer = []\n",
    "\n",
    "# INPUT DATA\n",
    "# --------------\n",
    "block_size = 16\n",
    "\n",
    "# A matrix size\n",
    "A_row = 784\n",
    "A_col = 25\n",
    "\n",
    "block_input_matrix, _ = MS.matrix_splitting(MG.matrix_padding(MG.matrix_creation(n_row=A_row, n_col=A_col, isInitRandom=True, random_bound=4)), block_size, isWeight=False, isSquare=True)\n",
    "\n",
    "# B matrix size\n",
    "B_row = A_col # Required by matrix multiplication\n",
    "B_col = 6\n",
    "\n",
    "block_weight_matrix, _ = MS.matrix_splitting(MG.matrix_padding(MG.matrix_creation(n_row=B_row, n_col=B_col, isInitRandom=True, random_bound=4)), block_size, isWeight=True, isSquare=True)"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "fcb89488",
   "metadata": {},
   "source": [
    "#### LOAD DATA FROM DRAM\n",
    "\n",
    "This first buffer is used to reset ACC, before GEMM.\n",
    "The fields indicate the initial indexes where the data should be read/written :\n",
    "- `dst_idx` : where the data is written (ACC)\n",
    "- `src_idx` : where the data is read (ACC or INP)\n",
    "- `wgt_idx` : where the data is read in WGT (only used for GEMM)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 23,
   "id": "724fd79a",
   "metadata": {},
   "outputs": [],
   "source": [
    "if (len(uop_buffer) < 1):\n",
    "    uop_buffer.append(structures_insn_uop.VTAUop( # UOP 0 - reset\n",
    "        dst_idx=0, \n",
    "        src_idx=0,\n",
    "        wgt_idx=0\n",
    "    ))"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "722b670c",
   "metadata": {},
   "source": [
    "###### *MEMORY BUFFERS*\n",
    "\n",
    "The following buffers mimick memory interactions between the LOAD module and the COMPUTE module.\n",
    "\n",
    "Their different fields are :\n",
    "- `opcode` : indicates which operation the buffer defines\n",
    "- DEP FLAG : `pop_dep` asks for permission to send the next instruction, `push_dep` gives the permission. This is to make sure there are no overlaps while data processing.\n",
    "- `buffer_id` : indicates what kind of data is being read\n",
    "- `sram_base`, `dram_base` : sram is the local memory address, where the data is copied from dram, in the case of LOAD\n",
    "- `y_size`, `x_size`, etc : the memory size occupied by the data"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 24,
   "id": "38fc3891",
   "metadata": {},
   "outputs": [],
   "source": [
    "if (len(insn_buffer) < 1):\n",
    "    \n",
    "# Loading the RESET UOP\n",
    "\n",
    "    insn_buffer.append(structures_insn_uop.VTAMemInsn( # I0: LOAD UOP\n",
    "        opcode=0, # 0-LOAD, 1-STORE, 3-FINISH\n",
    "        # DEP FLAG\n",
    "        pop_prev_dep=0,\n",
    "        pop_next_dep=0,\n",
    "        push_prev_dep=0,\n",
    "        push_next_dep=0,\n",
    "        # Memory interaction\n",
    "        buffer_id=0, # 0-UOP, 1-WGT, 2-INP, 3-ACC, 4-OUT, 5-ACC8bit\n",
    "        sram_base=0x0000,\n",
    "        dram_base=0x00001000,\n",
    "        unused=0, # UNUSED\n",
    "        # Operation over the data\n",
    "        y_size=1,\n",
    "        x_size=1,\n",
    "        x_stride=1,\n",
    "        y_pad_top=0,\n",
    "        y_pad_bottom=0,\n",
    "        x_pad_left=0,\n",
    "        x_pad_right=0\n",
    "    ))\n",
    "\n",
    "# The ACC matrix is wiped, in case of RESET\n",
    "\n",
    "    insn_buffer.append(structures_insn_uop.VTAGemInsn( # I1: GEMM RESET\n",
    "        opcode=2, # 2-GEMM\n",
    "        # DEP FLAG\n",
    "        pop_prev_dep=0,\n",
    "        pop_next_dep=0,\n",
    "        push_prev_dep=1, # Ready signal to LOAD\n",
    "        push_next_dep=0,\n",
    "        # Operations\n",
    "        reset=1, # 0-no, 1-reset\n",
    "        uop_bgn=0, # UOP 0\n",
    "        uop_end=1,\n",
    "        loop_out=49, # Number of (16 x 16) blocks in ACC\n",
    "        loop_in=16,  # Block size\n",
    "        # UNUSED\n",
    "        unused=0, # UNUSED\n",
    "        # Index factors\n",
    "        dst_factor_out=16, # Block size\n",
    "        dst_factor_in=1,\n",
    "        src_factor_out=0,\n",
    "        src_factor_in=0,\n",
    "        wgt_factor_out=0,\n",
    "        wgt_factor_in=0\n",
    "    ))\n",
    "    \n",
    "# Loading INP\n",
    "\n",
    "    insn_buffer.append(structures_insn_uop.VTAMemInsn( # I2: LOAD INP\n",
    "        opcode=0, # 0-LOAD, 1-STORE, 3-FINISH\n",
    "        # DEP FLAG\n",
    "        pop_prev_dep=0,\n",
    "        pop_next_dep=1, # Acknowledge COMPUTE ready signal\n",
    "        push_prev_dep=0,\n",
    "        push_next_dep=0,\n",
    "        # Memory interaction\n",
    "        buffer_id=2, # 0-UOP, 1-WGT, 2-INP, 3-ACC, 4-OUT, 5-ACC8bit\n",
    "        sram_base=0x0000,\n",
    "        dram_base=0x00000100,\n",
    "        unused=0, # UNUSED\n",
    "        # Operation over the data\n",
    "        y_size=1,\n",
    "        x_size=1568, # Load 98*16 INP\n",
    "        x_stride=1568,\n",
    "        y_pad_top=0,\n",
    "        y_pad_bottom=0,\n",
    "        x_pad_left=0,\n",
    "        x_pad_right=0\n",
    "    ))\n",
    "    \n",
    "# Loading WGT\n",
    "\n",
    "    insn_buffer.append(structures_insn_uop.VTAMemInsn( # I3: LOAD WGT\n",
    "        opcode=0, # 0-LOAD, 1-STORE, 3-FINISH\n",
    "        # DEP FLAG\n",
    "        pop_prev_dep=0,\n",
    "        pop_next_dep=0,\n",
    "        push_prev_dep=0,\n",
    "        push_next_dep=1, # Ready signal to COMPUTE\n",
    "        # Memory interaction\n",
    "        buffer_id=1, # 0-UOP, 1-WGT, 2-INP, 3-ACC, 4-OUT, 5-ACC8bit\n",
    "        sram_base=0x0000,\n",
    "        dram_base=0x00000020,\n",
    "        unused=0, # UNUSED\n",
    "        # Operation over the data\n",
    "        y_size=1,\n",
    "        x_size=2, # Load 2 WGT\n",
    "        x_stride=2,\n",
    "        y_pad_top=0,\n",
    "        y_pad_bottom=0,\n",
    "        x_pad_left=0,\n",
    "        x_pad_right=0\n",
    "    ))\n",
    "    \n",
    "# Loading UOPs for GEMM & Average Pooling operations\n",
    "\n",
    "    insn_buffer.append(structures_insn_uop.VTAMemInsn( # I4: LOAD UOP\n",
    "        opcode=0, # 0-LOAD, 1-STORE, 3-FINISH\n",
    "        # DEP FLAG\n",
    "        pop_prev_dep=1, # Acknowledge LOAD ready signal\n",
    "        pop_next_dep=0, \n",
    "        push_prev_dep=0,\n",
    "        push_next_dep=0,\n",
    "        # Memory interaction\n",
    "        buffer_id=0, # 0-UOP, 1-WGT, 2-INP, 3-ACC, 4-OUT, 5-ACC8bit\n",
    "        sram_base=0x0001,\n",
    "        dram_base=0x00001001,\n",
    "        unused=0, # UNUSED\n",
    "        # Operation over the data\n",
    "        y_size=1,\n",
    "        x_size=6, # Load 6 UOP (2 GeMM + 1 ReLU + 3 Pool)\n",
    "        x_stride=6,\n",
    "        y_pad_top=0,\n",
    "        y_pad_bottom=0,\n",
    "        x_pad_left=0,\n",
    "        x_pad_right=0\n",
    "    ))"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "e9dfcf7b",
   "metadata": {},
   "source": [
    "## GEMM\n",
    "\n",
    "'Generalized Matrix Multiplication' operation. Instead of having block multiplications, all of the blocks of INP should be stacked into a (1568 x 16) matrix then vectorized. This also results in a (784 x 16) ACC matrix, as we have two WGT block matrices (16 x 16).\n",
    "\n",
    "The operation operated by the VTA is as follows : each vector of INP is multiplied with WGT transposed (line by line). The results are stored in ACC.\n",
    "\n",
    "#### VECTORIZATION OF INP AND ACC\n",
    "\n",
    "*Hardware requirement :* The VTA requires, for Compute, (`block_size=16` x `block_size=16`) WGT matrices and (`block_size=16` x 1) vectors for the rest of the data. \n",
    "\n",
    "The (`block_size=16` x `block_size=16`) INP and ACC matrices should be split in vectors : the following operations are done on vectors.\n",
    "\n",
    "What follows is an example of a GEMM operation, as operated by the VTA :"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 25,
   "id": "5bdb79cb",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "First vector of first block of INP matrix ( 16  x  1 )\n",
      "[ 2 -4 -4  0 -3  2  1 -1 -2  1 -4 -2 -3  2  2 -1] A@0\n",
      "x \n",
      "First block of WGT matrix ( 16  x  16 )\n",
      "[[ 2  2 -2  1  0 -2  0  0  0  0  0  0  0  0  0  0]\n",
      " [ 2 -3 -4 -2 -1  0  0  0  0  0  0  0  0  0  0  0]\n",
      " [ 2 -2 -2 -4  0 -1  0  0  0  0  0  0  0  0  0  0]\n",
      " [-3 -3  0  2  0  0  0  0  0  0  0  0  0  0  0  0]\n",
      " [ 1 -3  0 -3 -4  2  0  0  0  0  0  0  0  0  0  0]\n",
      " [-3 -3 -4  1  1  1  0  0  0  0  0  0  0  0  0  0]\n",
      " [-3  0 -2  1 -4  2  0  0  0  0  0  0  0  0  0  0]\n",
      " [ 0  0  1 -2  2 -3  0  0  0  0  0  0  0  0  0  0]\n",
      " [ 2  2 -1 -3  1  2  0  0  0  0  0  0  0  0  0  0]\n",
      " [-2  2  0 -4 -2  0  0  0  0  0  0  0  0  0  0  0]\n",
      " [-4 -4  2  1 -3  2  0  0  0  0  0  0  0  0  0  0]\n",
      " [-2 -1 -2  0  0 -1  0  0  0  0  0  0  0  0  0  0]\n",
      " [ 2  2 -2  2  2 -4  0  0  0  0  0  0  0  0  0  0]\n",
      " [ 1  2 -3 -3  2 -3  0  0  0  0  0  0  0  0  0  0]\n",
      " [-2 -4 -4 -2 -2  2  0  0  0  0  0  0  0  0  0  0]\n",
      " [-1 -1 -3 -4  1  0  0  0  0  0  0  0  0  0  0  0]] B@0\n",
      "= \n",
      "First vector of first block of ACC [to be filled] ( 16  x  1 )\n",
      "[[0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0.]] C@0\n"
     ]
    }
   ],
   "source": [
    "# ----------------------\n",
    "# Splitting (16 x 16) block INP matrices into (16 x 1) vectors\n",
    "\n",
    "# Input Matrix INP\n",
    "print(\"First vector of first block of INP matrix (\", np.shape(block_input_matrix[0][0])[0], \" x \", 1, \")\")\n",
    "print(block_input_matrix[0][0], \"A@0\")\n",
    "\n",
    "# Weight Matrix WGT\n",
    "print(\"x \\nFirst block of WGT matrix (\", block_weight_matrix[0].shape[0], \" x \", block_weight_matrix[0].shape[1], \")\")\n",
    "print(block_weight_matrix[0], \"B@0\")\n",
    "\n",
    "# Output Matrix ACC\n",
    "C_0 = np.zeros((1, block_size))\n",
    "print(\"= \\nFirst vector of first block of ACC [to be filled] (\", block_size, \" x \", 1, \")\")\n",
    "print(C_0, \"C@0\")"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "8ac2b33a",
   "metadata": {},
   "source": [
    "##### *OPERATION BUFFERS*\n",
    "\n",
    "The following buffers give the structure of each operation. \n",
    "Their fields are :\n",
    "- `opcode` : indicates which operation the buffer defines\n",
    "- DEP FLAG : `pop_dep` asks for permission to send the next instruction, `push_dep` gives the permission. This is to make sure there are no overlaps while data processing.\n",
    "- `reset` : if 'yes', then the stored data is deleted\n",
    "- `uop_bgn`, `uop_end` : the UOP indexes needed for the instruction\n",
    "- `loop_out` : external loops, number of iterations for the operation\n",
    "- `loop_in` : internal loops\n",
    "- `dst_factor_out`, `dst_factor_in` : respectively, incrementation of indexes after each `loop_out`, `loop_in` in ACC\n",
    "- `src_factor_out`, `src_factor_in` : likewise, but in INP\n",
    "- `wgt_factor_out`, `wgt_factor_in` : likewise, but in WGT\n",
    "\n",
    "The following buffers lead to these multiplications :\n",
    "\n",
    ">*A0 * B0 +=> C0*\n",
    "\n",
    ">*A1 * B1 +=> C0*\n",
    "\n",
    ">*A2 * B0 +=> C1*\n",
    "\n",
    ">*A3 * B1 +=> C1*\n",
    "\n",
    ">*etc...*"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 26,
   "id": "e1fe27d1",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "GEMM UOP BUFFER\n",
      "ACC  INP  WGT\n",
      "\n",
      "0    0    0 \n",
      "\n",
      "0    16    1 \n",
      "\n",
      "GEMM INSTRUCTIONS\n",
      "LP_OUT  LP_IN  DST_OUT  DST_IN  SRC_OUT  SRC_IN  WGT_OUT  WGT_IN\n",
      "\n",
      "49       16       16       1       32       1       0       0 \n",
      "\n",
      "ACC - Output matrix post-GEMM ( 784 x 16 )\n",
      "[[  7.  44.  13. ...   0.   0.   0.]\n",
      " [ 30.  27.  26. ...   0.   0.   0.]\n",
      " [ 19.  -9.  18. ...   0.   0.   0.]\n",
      " ...\n",
      " [ 47.  13.  36. ...   0.   0.   0.]\n",
      " [ 16.  50.  82. ...   0.   0.   0.]\n",
      " [ 24. -24.  29. ...   0.   0.   0.]]\n"
     ]
    }
   ],
   "source": [
    "\"\"\"GEMM\"\"\"\n",
    "\n",
    "# Generating the instructions for the GeMM, using A vectorized and B.\n",
    "\n",
    "# ----------------------\n",
    "# Defining the GEMM UOP buffer\n",
    "\n",
    "if (len(uop_buffer) < 1 + 1):\n",
    "    uop_buffer.append(structures_insn_uop.VTAUop( # UOP 1 - GEMM 0\n",
    "        dst_idx=0, \n",
    "        src_idx=0,\n",
    "        wgt_idx=0\n",
    "    ))\n",
    "\n",
    "if (len(uop_buffer) < 2 + 1):\n",
    "    uop_buffer.append(structures_insn_uop.VTAUop( # UOP 2 - GEMM 1\n",
    "        dst_idx=0, \n",
    "        src_idx=16,\n",
    "        wgt_idx=1\n",
    "    ))\n",
    "\n",
    "# ----------------------\n",
    "# Defining the GEMM Instruction buffer\n",
    "\n",
    "index_insn = 5 # Instruction index\n",
    "\n",
    "if (len(insn_buffer) < index_insn + 1):\n",
    "    insn_buffer.append(structures_insn_uop.VTAGemInsn( # I5: GEMM\n",
    "        opcode=2, # 2-GEMM\n",
    "        # DEP FLAG\n",
    "        pop_prev_dep=0,\n",
    "        pop_next_dep=0,\n",
    "        push_prev_dep=0,\n",
    "        push_next_dep=0, \n",
    "        # Operations\n",
    "        reset=0, # 0-no, 1-reset\n",
    "        uop_bgn=1, # UOP 1 + UOP 2\n",
    "        uop_end=3,\n",
    "        loop_out=49,\n",
    "        loop_in=16,\n",
    "        # UNUSED\n",
    "        unused=0, # UNUSED\n",
    "        # Index factors\n",
    "        dst_factor_out=16,\n",
    "        dst_factor_in=1,\n",
    "        src_factor_out=32,\n",
    "        src_factor_in=1,\n",
    "        wgt_factor_out=0,\n",
    "        wgt_factor_in=0\n",
    "    ))\n",
    "\n",
    "# ----------------------\n",
    "# Print the buffers\n",
    " \n",
    "# Printing UOP Buffer\n",
    "def print_uop_buffer(OP, uop_bgn, uop_end) :\n",
    "    print(OP, \"UOP BUFFER\\nACC  INP  WGT\\n\")\n",
    "    for i in range(uop_bgn, uop_end):\n",
    "        print(uop_buffer[i].dst_idx, \"  \", uop_buffer[i].src_idx, \"  \", uop_buffer[i].wgt_idx, \"\\n\")\n",
    "\n",
    "# Printing ALU Instruction Buffer      \n",
    "def print_insn_buffer_ALU(n_insn, OP):\n",
    "    print(OP, \"INSTRUCTIONS\\nLP_OUT  LP_IN  DST_OUT  DST_IN  SRC_OUT  SRC_IN  OPCODE  IMM\\n\")\n",
    "    print(insn_buffer[n_insn].loop_out, \"     \", insn_buffer[n_insn].loop_in, \"     \", insn_buffer[n_insn].dst_factor_out, \"     \", insn_buffer[n_insn].dst_factor_in, \"     \", \n",
    "          insn_buffer[n_insn].src_factor_out, \"     \", \n",
    "          insn_buffer[n_insn].src_factor_in, \"     \", insn_buffer[n_insn].opcode, \"    \", insn_buffer[n_insn].imm)\n",
    "    \n",
    "# ----------------------\n",
    "# Defining GEMM operation\n",
    "\n",
    "def GEMM(A, B):\n",
    "#    assert(A.shape[1] == B.shape[0])\n",
    "    A = np.array(A)\n",
    "    B = np.array(B)\n",
    "    return A @ B\n",
    "\n",
    "# ----------------------\n",
    "# Pseudo-code GEMM\n",
    "\n",
    "def insn_GEMM(ACC, WGT, INP):\n",
    "    for i0 in range(insn_buffer[index_insn].loop_in):\n",
    "        for i1 in range(insn_buffer[index_insn].loop_out):\n",
    "            for uop_index in range(insn_buffer[index_insn].uop_bgn, insn_buffer[index_insn].uop_end):\n",
    "                X, Y, Z = uop_buffer[uop_index].dst_idx, uop_buffer[uop_index].src_idx, uop_buffer[uop_index].wgt_idx\n",
    "                dst_idx = i0 * insn_buffer[index_insn].dst_factor_in + i1 * insn_buffer[index_insn].dst_factor_out + X # Index ACC\n",
    "                inp_idx = i0 * insn_buffer[index_insn].src_factor_in + i1 * insn_buffer[index_insn].src_factor_out + Y # Index INP\n",
    "                wgt_idx = i0 * insn_buffer[index_insn].wgt_factor_in + i1 * insn_buffer[index_insn].wgt_factor_out + Z # Index WGT\n",
    "                ACC[dst_idx] += GEMM(INP[inp_idx], WGT[wgt_idx])                                                       # Storage of GEMM(A, B) in ACC\n",
    "    return ACC\n",
    "\n",
    "# ----------------------\n",
    "# Printing the data\n",
    "# ----------------------\n",
    "\n",
    "# Printing GEMM UOP Buffer\n",
    "print_uop_buffer(\"GEMM\", insn_buffer[index_insn].uop_bgn, insn_buffer[index_insn].uop_end)\n",
    "\n",
    "# Printing GEMM Instruction Buffer \n",
    "print(\"GEMM INSTRUCTIONS\\nLP_OUT  LP_IN  DST_OUT  DST_IN  SRC_OUT  SRC_IN  WGT_OUT  WGT_IN\\n\")\n",
    "print(insn_buffer[index_insn].loop_out, \"     \", insn_buffer[index_insn].loop_in, \"     \", insn_buffer[index_insn].dst_factor_out, \"     \", insn_buffer[index_insn].dst_factor_in, \"     \", \n",
    "        insn_buffer[index_insn].src_factor_out, \"     \", \n",
    "        insn_buffer[index_insn].src_factor_in, \"     \", insn_buffer[index_insn].wgt_factor_out, \"     \", insn_buffer[index_insn].wgt_factor_in, \"\\n\")\n",
    "\n",
    "# Printing the Output Matrix\n",
    "INP_stack = np.vstack(block_input_matrix)       # Stacking the 98 (16 x 16) blocks of A\n",
    "ACC = np.zeros((A_row, block_size))             # Initializing the Output Matrix C (49 blocks of size (16 x 16) stacked) with zeros\n",
    "\n",
    "ACC_GEMM = insn_GEMM(ACC, block_weight_matrix, INP_stack)\n",
    "#assert(ACC_GEMM[0] == block_output_matrix[0][0])\n",
    "print(\"ACC - Output matrix post-GEMM (\", ACC_GEMM.shape[0], \"x\", ACC_GEMM.shape[1], \")\")\n",
    "print(ACC_GEMM)"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "47039281",
   "metadata": {},
   "source": [
    "## ALU\n",
    "\n",
    "#### ReLU ACTIVATION\n",
    "\n",
    "ALU operation that, for each value of ACC, returns the maximum value between 0 and the value in ACC. This aims to ensure there are no negative values in ACC."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 27,
   "id": "b9824e08",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "RELU UOP BUFFER\n",
      "ACC  INP  WGT\n",
      "\n",
      "0    0    0 \n",
      "\n",
      "RELU INSTRUCTIONS\n",
      "LP_OUT  LP_IN  DST_OUT  DST_IN  SRC_OUT  SRC_IN  OPCODE  IMM\n",
      "\n",
      "49       16       16       1       16       1       4      0\n",
      "\n",
      "ACC - Output matrix post-ReLU ( 784 x 16 )\n",
      "[[ 7. 44. 13. ...  0.  0.  0.]\n",
      " [30. 27. 26. ...  0.  0.  0.]\n",
      " [19.  0. 18. ...  0.  0.  0.]\n",
      " ...\n",
      " [47. 13. 36. ...  0.  0.  0.]\n",
      " [16. 50. 82. ...  0.  0.  0.]\n",
      " [24.  0. 29. ...  0.  0.  0.]]\n"
     ]
    }
   ],
   "source": [
    "\"\"\"ReLU ACTIVATION\"\"\"\n",
    "\n",
    "# In data_definitions/user_configuration.py, if `useReLU=True` :\n",
    "\n",
    "# ----------------------\n",
    "# Defining the ALU-RELU UOP buffer\n",
    "\n",
    "if (len(uop_buffer) < 3 + 1):\n",
    "    uop_buffer.append(structures_insn_uop.VTAUop( # UOP 3 - ALU (relu)\n",
    "        dst_idx=0, \n",
    "        src_idx=0,\n",
    "        wgt_idx=0\n",
    "    ))\n",
    "\n",
    "# ----------------------\n",
    "# Defining the ALU-RELU Instruction buffer\n",
    "\n",
    "index_insn = 6 # Instruction index\n",
    "\n",
    "if (len(insn_buffer) < index_insn + 1):\n",
    "    insn_buffer.append(structures_insn_uop.VTAAluInsn( # I6: ALU - MAX IMM 0 (relu)\n",
    "        opcode=4, # 4-ALU\n",
    "        # DEP FLAG\n",
    "        pop_prev_dep=0,\n",
    "        pop_next_dep=0,\n",
    "        push_prev_dep=0,\n",
    "        push_next_dep=0,\n",
    "        # Operations\n",
    "        reset=0, # 0-no, 1-reset\n",
    "        uop_bgn=3, # UOP 3\n",
    "        uop_end=4,\n",
    "        loop_out=49,\n",
    "        loop_in=16,\n",
    "        # UNUSED\n",
    "        unused=0, # UNUSED\n",
    "        # Index factors\n",
    "        dst_factor_out=16,\n",
    "        dst_factor_in=1, # ACC incremented by 1\n",
    "        src_factor_out=16,\n",
    "        src_factor_in=1, # INP incremented by 1\n",
    "        alu_opcode=1, # 0-MIN, 1-MAX, 2-ADD, 3-SHR, 4-MUL\n",
    "        use_imm=1, # 0-no, 1-yes\n",
    "        imm=0\n",
    "    ))\n",
    "\n",
    "# ----------------------\n",
    "# Defining RELU operation\n",
    "def RELU(A, useReLU):\n",
    "    if (useReLU):\n",
    "        A = np.maximum(A, 0)\n",
    "    return A\n",
    "\n",
    "# ----------------------\n",
    "# Pseudo-code ALU RELU\n",
    "\n",
    "def insn_RELU(ACC):\n",
    "    for i0 in range(insn_buffer[index_insn].loop_in):\n",
    "        for i1 in range(insn_buffer[index_insn].loop_out):\n",
    "            for uop_index in range(insn_buffer[index_insn].uop_bgn, insn_buffer[index_insn].uop_end):\n",
    "                X = uop_buffer[uop_index].dst_idx\n",
    "                dst_idx = i0 * insn_buffer[index_insn].dst_factor_in + i1 * insn_buffer[index_insn].dst_factor_out + X # Index ACC\n",
    "                ACC[dst_idx] = RELU(ACC[dst_idx], True) # For every row of ACC, we do max(0, value) for each value of the row\n",
    "    return ACC\n",
    "\n",
    "# ----------------------\n",
    "# Printing the data\n",
    "# ----------------------\n",
    "\n",
    "# Printing ReLU UOP Buffer\n",
    "print_uop_buffer(\"RELU\", insn_buffer[index_insn].uop_bgn, insn_buffer[index_insn].uop_end)\n",
    "\n",
    "# Printing ReLU Instruction Buffer \n",
    "print_insn_buffer_ALU(index_insn, \"RELU\")\n",
    "\n",
    "# Printing the Output Matrix\n",
    "\n",
    "ACC_ReLU = insn_RELU(ACC_GEMM)\n",
    "print(\"\\nACC - Output matrix post-ReLU (\", ACC_ReLU.shape[0], \"x\", ACC_ReLU.shape[1], \")\")\n",
    "print(ACC_ReLU)"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "e4fb569d",
   "metadata": {},
   "source": [
    "#### AVERAGE POOLING\n",
    "##### *First ADD*\n",
    "\n",
    "ALU operation that adds two vectors of ACC and stores the result in the first vector of the addition. \n",
    "\n",
    "We first define the UOP buffer, where the data is to be read and stored, then the instruction buffer. The operation is then computed into ACC and printed out.\n",
    "\n",
    "The following buffers lead to these operations :\n",
    "\n",
    ">*LOOP 0 : ACC@(dst_idx=0) + ACC@(src_idx=1) => ACC@(dst_idx=0)*\n",
    "\n",
    ">*LOOP 1 : ACC@(dst_idx=0 + 1 * dst_factor_in=2) + ACC@(src_idx=1 + 1 * src_factor_in=2) = ACC@2 + ACC@3 => ACC@2*\n",
    "\n",
    ">*etc...*"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 28,
   "id": "8bccb7e1",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "ADD #1 UOP BUFFER\n",
      "ACC  INP  WGT\n",
      "\n",
      "0    1    0 \n",
      "\n",
      "ADD #1 INSTRUCTIONS\n",
      "LP_OUT  LP_IN  DST_OUT  DST_IN  SRC_OUT  SRC_IN  OPCODE  IMM\n",
      "\n",
      "1       392       0       2       0       2       4      0\n",
      "\n",
      "ACC - Output matrix post-first ADD ( 784 x 16 )\n",
      "[[ 37.  71.  39. ...   0.   0.   0.]\n",
      " [ 30.  27.  26. ...   0.   0.   0.]\n",
      " [ 37.  31.  70. ...   0.   0.   0.]\n",
      " ...\n",
      " [ 47.  13.  36. ...   0.   0.   0.]\n",
      " [ 40.  50. 111. ...   0.   0.   0.]\n",
      " [ 24.   0.  29. ...   0.   0.   0.]]\n"
     ]
    }
   ],
   "source": [
    "\"\"\"AVERAGE POOLING - First ADD\"\"\"\n",
    "\n",
    "# After this step, the relevant data storage is divided by two.\n",
    "\n",
    "# ----------------------\n",
    "# Defining the ADD #1 UOP buffer\n",
    "\n",
    "if (len(uop_buffer) < 4 + 1):\n",
    "    uop_buffer.append(structures_insn_uop.VTAUop( # UOP 4 - ALU (first add)\n",
    "        dst_idx=0, \n",
    "        src_idx=1,\n",
    "        wgt_idx=0\n",
    "    ))\n",
    "\n",
    "# ----------------------\n",
    "# Defining the ADD #1 Instruction buffer\n",
    "\n",
    "index_insn = 7 # Instruction index\n",
    "\n",
    "if (len(insn_buffer) < index_insn + 1):\n",
    "    insn_buffer.append(structures_insn_uop.VTAAluInsn( # I7: ALU - ADD (Average Pooling 1/3)\n",
    "        opcode=4, # 4-ALU\n",
    "        # DEP FLAG\n",
    "        pop_prev_dep=0,\n",
    "        pop_next_dep=0,\n",
    "        push_prev_dep=0,\n",
    "        push_next_dep=0,\n",
    "        # Operations\n",
    "        reset=0, # 0-no, 1-reset\n",
    "        uop_bgn=4, # UOP 4\n",
    "        uop_end=5,\n",
    "        loop_out=1,\n",
    "        loop_in=392,\n",
    "        # UNUSED\n",
    "        unused=0, # UNUSED\n",
    "        # Index factors\n",
    "        dst_factor_out=0,\n",
    "        dst_factor_in=2, \n",
    "        src_factor_out=0,\n",
    "        src_factor_in=2, \n",
    "        alu_opcode=2, # 0-MIN, 1-MAX, 2-ADD, 3-SHR, 4-MUL\n",
    "        use_imm=0, # 0-no, 1-yes\n",
    "        imm=0\n",
    "    ))\n",
    "\n",
    "# ----------------------\n",
    "# Define ADD operation\n",
    "\n",
    "def ADD(A, B):\n",
    "    A = np.array(A)\n",
    "    B = np.array(B)\n",
    "    return A + B\n",
    "        \n",
    "# ----------------------\n",
    "# Pseudo-code ALU ADD\n",
    "\n",
    "def insn_ADD(ACC):\n",
    "    for i0 in range(insn_buffer[index_insn].loop_in):\n",
    "        for i1 in range(insn_buffer[index_insn].loop_out):\n",
    "            for uop_index in range(insn_buffer[index_insn].uop_bgn, insn_buffer[index_insn].uop_end):\n",
    "                X, Y = uop_buffer[uop_index].dst_idx, uop_buffer[uop_index].src_idx\n",
    "                dst_idx = i0 * insn_buffer[index_insn].dst_factor_in + i1 * insn_buffer[index_insn].dst_factor_out + X\n",
    "                inp_idx = i0 * insn_buffer[index_insn].src_factor_in + i1 * insn_buffer[index_insn].src_factor_out + Y\n",
    "                ACC[dst_idx] = ADD(ACC[dst_idx], ACC[inp_idx])\n",
    "    return ACC\n",
    "\n",
    "# ----------------------\n",
    "# Printing the data\n",
    "# ----------------------\n",
    "\n",
    "# Printing ADD #1 UOP Buffer\n",
    "print_uop_buffer(\"ADD #1\", insn_buffer[index_insn].uop_bgn, insn_buffer[index_insn].uop_end)\n",
    "\n",
    "# Printing ADD #1 Instruction Buffer \n",
    "print_insn_buffer_ALU(index_insn, \"ADD #1\")\n",
    "\n",
    "# Printing the Output Matrix\n",
    "ACC_ADD1 = insn_ADD(ACC_ReLU)\n",
    "print(\"\\nACC - Output matrix post-first ADD (\", ACC_ADD1.shape[0], \"x\", ACC_ADD1.shape[1], \")\")\n",
    "print(ACC_ADD1)"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "5d673c3b",
   "metadata": {},
   "source": [
    "##### *Second ADD*\n",
    "\n",
    "ALU operation that adds two vectors of ACC and stores the result in the first vector of the addition. \n",
    "\n",
    "We first define the UOP buffer, then the instruction buffer. The operation is then computed into ACC and printed out.\n",
    "\n",
    "The following buffers lead to these operations :\n",
    "\n",
    "*LOOP_IN 0 :*\n",
    "\n",
    ">*LOOP_OUT 0 : ACC@(dst_idx=0) + ACC@(src_idx=28) => ACC@(dst_idx=0)*\n",
    "\n",
    ">*LOOP_OUT 1 : ACC@(dst_idx=0 + 1 * dst_factor_out=56) + ACC@(src_idx=28 + 1 * src_factor_out=56) = ACC@56 + ACC@84 => ACC@56*\n",
    "\n",
    ">*etc...*\n",
    "\n",
    "*LOOP_IN 1 :*\n",
    "\n",
    ">*LOOP_OUT 0 : ACC@(dst_idx=0 + 1 * dst_factor_in=2) + ACC@(src_idx=28 + 1 * src_factor_in=2) = ACC@2 + ACC@30 => ACC@2*\n",
    "\n",
    ">*LOOP_OUT 1 : ACC@(dst_idx=0 + 1 * dst_factor_out=56 + 1 * dst_factor_in=2) + ACC@(src_idx=28 + 1 * src_factor_out=56 + 1 * src_factor_in=2) = ACC@58 + ACC@84 => ACC@58*\n",
    "    \n",
    "*etc...*"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 29,
   "id": "2832c79a",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "ADD #2 UOP BUFFER\n",
      "ACC  INP  WGT\n",
      "\n",
      "0    28    0 \n",
      "\n",
      "ADD #2 INSTRUCTIONS\n",
      "LP_OUT  LP_IN  DST_OUT  DST_IN  SRC_OUT  SRC_IN  OPCODE  IMM\n",
      "\n",
      "14       14       56       2       56       2       4      0\n",
      "\n",
      "ACC - Output matrix post-second ADD ( 784 x 16 )\n",
      "[[ 75.  81. 131. ...   0.   0.   0.]\n",
      " [ 30.  27.  26. ...   0.   0.   0.]\n",
      " [ 55.  34.  72. ...   0.   0.   0.]\n",
      " ...\n",
      " [ 47.  13.  36. ...   0.   0.   0.]\n",
      " [ 40.  50. 111. ...   0.   0.   0.]\n",
      " [ 24.   0.  29. ...   0.   0.   0.]]\n"
     ]
    }
   ],
   "source": [
    "\"\"\"AVERAGE POOLING - Second ADD\"\"\"\n",
    "\n",
    "# After this step, the relevant data storage is divided by two. (4 total)\n",
    "\n",
    "# ----------------------\n",
    "# Defining the ADD #2 UOP buffer\n",
    "\n",
    "if (len(uop_buffer) < 5 + 1):\n",
    "    uop_buffer.append(structures_insn_uop.VTAUop( # UOP 5 - ALU (second add)\n",
    "        dst_idx=0, \n",
    "        src_idx=28,\n",
    "        wgt_idx=0\n",
    "    ))\n",
    "\n",
    "# ----------------------\n",
    "# Defining the ADD #2 Instruction buffer\n",
    "\n",
    "index_insn = 8 # Instruction index\n",
    "\n",
    "if (len(insn_buffer) < index_insn + 1):\n",
    "    insn_buffer.append(structures_insn_uop.VTAAluInsn( # I8: ALU - ADD (Average Pooling 2/3)\n",
    "        opcode=4, # 4-ALU\n",
    "        # DEP FLAG\n",
    "        pop_prev_dep=0,\n",
    "        pop_next_dep=0,\n",
    "        push_prev_dep=0,\n",
    "        push_next_dep=0,\n",
    "        # Operations\n",
    "        reset=0, # 0-no, 1-reset\n",
    "        uop_bgn=5, # UOP 5\n",
    "        uop_end=6,\n",
    "        loop_out=14,\n",
    "        loop_in=14,\n",
    "        # UNUSED\n",
    "        unused=0, # UNUSED\n",
    "        # Index factors\n",
    "        dst_factor_out=56,\n",
    "        dst_factor_in=2, \n",
    "        src_factor_out=56,\n",
    "        src_factor_in=2, \n",
    "        alu_opcode=2, # 0-MIN, 1-MAX, 2-ADD, 3-SHR, 4-MUL\n",
    "        use_imm=0, # 0-no, 1-yes\n",
    "        imm=0\n",
    "    ))\n",
    "\n",
    "# ----------------------\n",
    "# Printing the data\n",
    "# ----------------------\n",
    "\n",
    "# Printing ADD #2 UOP Buffer\n",
    "print_uop_buffer(\"ADD #2\", insn_buffer[index_insn].uop_bgn, insn_buffer[index_insn].uop_end)\n",
    "\n",
    "# Printing ADD #2 Instruction Buffer \n",
    "print_insn_buffer_ALU(index_insn, \"ADD #2\")\n",
    "\n",
    "# Printing the Output Matrix\n",
    "ACC_ADD2 = insn_ADD(ACC_ADD1)\n",
    "print(\"\\nACC - Output matrix post-second ADD (\", ACC_ADD2.shape[0], \"x\", ACC_ADD2.shape[1], \")\")\n",
    "print(ACC_ADD2)"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "f82db446",
   "metadata": {},
   "source": [
    "##### *SHIFT-RIGHT*\n",
    "\n",
    "ALU operation that shift-rights each of the values contained in ACC's vectors, meaning the values are divided by 2², in this case. \n",
    "\n",
    "We first define the UOP buffer, then the instruction buffer. The operation is then computed into ACC and printed out.\n",
    "\n",
    "The following buffers lead to these operations :\n",
    "\n",
    "*LOOP_IN 0 :*\n",
    "\n",
    ">*LOOP_OUT 0 : ACC@(dst_idx=0) / 2² => ACC@(dst_idx=0)*\n",
    "\n",
    ">*LOOP_OUT 1 : ACC@(dst_idx=0 + 1 * dst_factor_out=56) / 2² = ACC@56 / 2² => ACC@56*\n",
    "\n",
    ">*etc...*\n",
    "\n",
    "*LOOP_IN 1 :*\n",
    "\n",
    ">*LOOP_OUT 0 : ACC@(dst_idx=0 + 1 * dst_factor_in=2) / 2² = ACC@2 / 2² => ACC@2*\n",
    "\n",
    ">*LOOP_OUT 1 : ACC@(dst_idx=0 + 1 * dst_factor_out=56 + 1 * dst_factor_in=2) / 2² = ACC@58 / 2² => ACC@58*\n",
    "    \n",
    "*etc...*"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 30,
   "id": "bcb24442",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "SHR UOP BUFFER\n",
      "ACC  INP  WGT\n",
      "\n",
      "0    0    0 \n",
      "\n",
      "SHR INSTRUCTIONS\n",
      "LP_OUT  LP_IN  DST_OUT  DST_IN  SRC_OUT  SRC_IN  OPCODE  IMM\n",
      "\n",
      "14       14       56       2       56       2       4      2\n",
      "\n",
      "ACC - Output matrix post-SHR ( 784 x 16 )\n",
      "[[ 18.  20.  32. ...   0.   0.   0.]\n",
      " [ 30.  27.  26. ...   0.   0.   0.]\n",
      " [ 13.   8.  18. ...   0.   0.   0.]\n",
      " ...\n",
      " [ 47.  13.  36. ...   0.   0.   0.]\n",
      " [ 40.  50. 111. ...   0.   0.   0.]\n",
      " [ 24.   0.  29. ...   0.   0.   0.]]\n"
     ]
    }
   ],
   "source": [
    "\"\"\"AVERAGE POOLING - SHR\"\"\"\n",
    "\n",
    "# With this step, we average the added values.\n",
    "\n",
    "# ----------------------\n",
    "# Defining the SHR UOP buffer\n",
    "\n",
    "if (len(uop_buffer) < 6 + 1):\n",
    "    uop_buffer.append(structures_insn_uop.VTAUop( # UOP 6 - ALU (shift right)\n",
    "        dst_idx=0, \n",
    "        src_idx=0,\n",
    "        wgt_idx=0\n",
    "    ))\n",
    "\n",
    "# ----------------------\n",
    "# Defining the ALU-SHR Instruction buffer\n",
    "\n",
    "index_insn = 9 # Instruction index\n",
    "\n",
    "if (len(insn_buffer) < index_insn + 1):\n",
    "    insn_buffer.append(structures_insn_uop.VTAAluInsn( # I9: ALU - SHR (Average Pooling 3/3)\n",
    "        opcode=4, # 4-ALU\n",
    "        # DEP FLAG\n",
    "        pop_prev_dep=0,\n",
    "        pop_next_dep=0,\n",
    "        push_prev_dep=0,\n",
    "        push_next_dep=1, # Ready signal to STORE\n",
    "        # Operations\n",
    "        reset=0, # 0-no, 1-reset\n",
    "        uop_bgn=6, # UOP 6\n",
    "        uop_end=7,\n",
    "        loop_out=14,\n",
    "        loop_in=14,\n",
    "        # UNUSED\n",
    "        unused=0, # UNUSED\n",
    "        # Index factors\n",
    "        dst_factor_out=56,\n",
    "        dst_factor_in=2, \n",
    "        src_factor_out=56,\n",
    "        src_factor_in=2, \n",
    "        alu_opcode=3, # 0-MIN, 1-MAX, 2-ADD, 3-SHR, 4-MUL\n",
    "        use_imm=1, # 0-no, 1-yes\n",
    "        imm=2 # Division by 4 (rounded down)\n",
    "    ))\n",
    "\n",
    "# ----------------------\n",
    "# Defining SHR operation\n",
    "\n",
    "def SHR(A, IMM) :\n",
    "    for i in range(len(A)): # A composed of horizontal vectors (16 x 1)\n",
    "        A[i] = int(np.float64(A[i])) >> IMM\n",
    "    return A\n",
    "\n",
    "# ----------------------\n",
    "# Pseudo-code ALU SHR\n",
    "\n",
    "def insn_SHR(ACC):\n",
    "    for i0 in range(insn_buffer[index_insn].loop_in):\n",
    "        for i1 in range(insn_buffer[index_insn].loop_out):\n",
    "            for uop_index in range(insn_buffer[index_insn].uop_bgn, insn_buffer[index_insn].uop_end):\n",
    "                X = uop_buffer[uop_index].dst_idx\n",
    "                dst_idx = i0 * insn_buffer[index_insn].dst_factor_in + i1 * insn_buffer[index_insn].dst_factor_out + X\n",
    "                ACC[dst_idx] = SHR(ACC[dst_idx], insn_buffer[index_insn].imm)\n",
    "    return ACC\n",
    "\n",
    "# ----------------------\n",
    "# Printing the data\n",
    "# ----------------------\n",
    "\n",
    "# Printing SHR UOP Buffer\n",
    "print_uop_buffer(\"SHR\", insn_buffer[index_insn].uop_bgn, insn_buffer[index_insn].uop_end)\n",
    "\n",
    "# Printing SHR Instruction Buffer \n",
    "print_insn_buffer_ALU(index_insn, \"SHR\")\n",
    "\n",
    "# Printing the Output Matrix\n",
    "ACC_SHR = insn_SHR(ACC_ADD2)\n",
    "print(\"\\nACC - Output matrix post-SHR (\", ACC_SHR.shape[0], \"x\", ACC_SHR.shape[1], \")\")\n",
    "print(ACC_SHR)"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "b92ee942",
   "metadata": {},
   "source": [
    "##### STORING THE DATA INTO DRAM\n",
    "\n",
    "After computation, the locally-stored data should be copied into DRAM. The following buffers mimick the memory interactions between the COMPUTE module and the STORE module."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 31,
   "id": "30a9c831",
   "metadata": {},
   "outputs": [],
   "source": [
    "\"\"\"DATA STORAGE FROM SRAM TO DRAM\"\"\"\n",
    "\n",
    "insn_buffer.append(structures_insn_uop.VTAMemInsn( # I10: STORE\n",
    "    opcode=1, # 0-LOAD, 1-STORE, 3-FINISH\n",
    "    # DEP FLAG\n",
    "    pop_prev_dep=1, # Acknowledge COMPUTE ready signal\n",
    "    pop_next_dep=0,\n",
    "    push_prev_dep=1, # Ready signal to COMPUTE\n",
    "    push_next_dep=0,\n",
    "    # Memory interaction\n",
    "    buffer_id=4, # 0-UOP, 1-WGT, 2-INP, 3-ACC, 4-OUT, 5-ACC8bit\n",
    "    sram_base=0x0000,\n",
    "    dram_base=0x00000300,\n",
    "    unused=0, # UNUSED\n",
    "    # Operation over the data\n",
    "    y_size=1,\n",
    "    x_size=784, # Store 49*16 OUT\n",
    "    x_stride=784,\n",
    "    y_pad_top=0,\n",
    "    y_pad_bottom=0,\n",
    "    x_pad_left=0,\n",
    "    x_pad_right=0\n",
    "))\n",
    "\n",
    "insn_buffer.append(structures_insn_uop.VTAMemInsn( # I11: NOP-MEMORY-STAGE\n",
    "    opcode=0, # 0-LOAD, 1-STORE, 3-FINISH\n",
    "    # DEP FLAG\n",
    "    pop_prev_dep=0,\n",
    "    pop_next_dep=0,\n",
    "    push_prev_dep=0, \n",
    "    push_next_dep=1, # Ready signal to COMPUTE\n",
    "    # Memory interaction\n",
    "    buffer_id=2, # 0-UOP, 1-WGT, 2-INP, 3-ACC, 4-OUT, 5-ACC8bit\n",
    "    sram_base=0x0000,\n",
    "    dram_base=0x00000000,\n",
    "    unused=0, # UNUSED\n",
    "    # Operation over the data\n",
    "    y_size=0,\n",
    "    x_size=0,\n",
    "    x_stride=0,\n",
    "    y_pad_top=0,\n",
    "    y_pad_bottom=0,\n",
    "    x_pad_left=0,\n",
    "    x_pad_right=0\n",
    "))\n",
    "\n",
    "insn_buffer.append(structures_insn_uop.VTAMemInsn( # I12: NOP-COMPUTE-STAGE\n",
    "    opcode=0, # 0-LOAD, 1-STORE, 3-FINISH\n",
    "    # DEP FLAG\n",
    "    pop_prev_dep=1, # Acknowledge LOAD ready signal\n",
    "    pop_next_dep=1, # Acknowledge STORE ready signal\n",
    "    push_prev_dep=0,\n",
    "    push_next_dep=0,\n",
    "    # Memory interaction\n",
    "    buffer_id=0, # 0-UOP, 1-WGT, 2-INP, 3-ACC, 4-OUT, 5-ACC8bit\n",
    "    sram_base=0x0000,\n",
    "    dram_base=0x00000000,\n",
    "    unused=0, # UNUSED\n",
    "    # Operation over the data\n",
    "    y_size=0,\n",
    "    x_size=0,\n",
    "    x_stride=0,\n",
    "    y_pad_top=0,\n",
    "    y_pad_bottom=0,\n",
    "    x_pad_left=0,\n",
    "    x_pad_right=0\n",
    "))\n",
    "\n",
    "insn_buffer.append(structures_insn_uop.VTAMemInsn( # I13: FINISH\n",
    "    opcode=3, # 0-LOAD, 1-STORE, 3-FINISH\n",
    "    # DEP FLAG\n",
    "    pop_prev_dep=0,\n",
    "    pop_next_dep=0,\n",
    "    push_prev_dep=0,\n",
    "    push_next_dep=0,\n",
    "    # Memory interaction\n",
    "    buffer_id=0, # 0-UOP, 1-WGT, 2-INP, 3-ACC, 4-OUT, 5-ACC8bit\n",
    "    sram_base=0x0000,\n",
    "    dram_base=0x00000000,\n",
    "    unused=0, # UNUSED\n",
    "    # Operation over the data\n",
    "    y_size=0,\n",
    "    x_size=0,\n",
    "    x_stride=0,\n",
    "    y_pad_top=0,\n",
    "    y_pad_bottom=0,\n",
    "    x_pad_left=0,\n",
    "    x_pad_right=0\n",
    "))"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "2a007809",
   "metadata": {},
   "source": [
    "## DATA ENCODING\n",
    "\n",
    "**How to retrieve the encoded data :** \n",
    "\n",
    "Each of the 32-bit UOPs and 128-bit instructions are encoded in hexadecimal pairs. \n",
    "\n",
    "*Example of encoding with the SHR Instruction :*\n",
    "\n",
    "Structure used : \n",
    "\n",
    "```\n",
    "class VTAAluInsn(LittleEndianStructure):\n",
    "    \"\"\"ALU instruction structure (128-bit).\"\"\"\n",
    "    _pack_ = 1\n",
    "    _fields_ = [\n",
    "        (\"opcode\", c_uint64, 3),\n",
    "        (\"pop_prev_dep\", c_uint64, 1),\n",
    "        (\"pop_next_dep\", c_uint64, 1),\n",
    "        (\"push_prev_dep\", c_uint64, 1),\n",
    "        (\"push_next_dep\", c_uint64, 1),\n",
    "        (\"reset\", c_uint64, 1),\n",
    "        (\"uop_bgn\", c_uint64, 13),\n",
    "        (\"uop_end\", c_uint64, 14),\n",
    "        (\"loop_out\", c_uint64, 14),\n",
    "        (\"loop_in\", c_uint64, 14),\n",
    "        (\"unused\", c_uint64, 1),\n",
    "        (\"dst_factor_out\", c_uint64, 11),\n",
    "        (\"dst_factor_in\", c_uint64, 11),\n",
    "        (\"src_factor_out\", c_uint64, 11),\n",
    "        (\"src_factor_in\", c_uint64, 11),\n",
    "        (\"alu_opcode\", c_uint64, 3), # 0-MIN, 1-MAX, 2-ADD, 3-SHR, 4-MUL/SHL\n",
    "        (\"use_imm\", c_uint64, 1), # 0-NO, 1-YES\n",
    "        (\"imm\", c_uint64, 16)\n",
    "    ]\n",
    "```\n",
    "\n",
    "Buffer configuration :\n",
    "\n",
    "```\n",
    "insn_buffer.append(structures_insn_uop.VTAAluInsn( # I9: ALU - SHR (Average Pooling 3/3)\n",
    "        opcode=4,           # >>> 100 [3-bit]\n",
    "        # DEP FLAG          # >>> 0001\n",
    "        pop_prev_dep=0,     \n",
    "        pop_next_dep=0,    \n",
    "        push_prev_dep=0,    \n",
    "        push_next_dep=1,    \n",
    "        # Operations\n",
    "        reset=0,            # >>> 0\n",
    "        uop_bgn=6,          # >>> 0000 0000 0011 0\n",
    "        uop_end=7,          # >>> 0000 0000 0001 11\n",
    "        loop_out=14,        # >>> 0000 0000 0011 10\n",
    "        loop_in=14,         # >>> 0000 0000 0011 10\n",
    "        # UNUSED\n",
    "        unused=0,           # >>> 0 \n",
    "        # Index factors\n",
    "        dst_factor_out=56,  # >>> 0000 0111 000\n",
    "        dst_factor_in=2,    # >>> 0000 0000 010\n",
    "        src_factor_out=56,  # >>> 0000 0111 000\n",
    "        src_factor_in=2,    # >>> 0000 0000 010\n",
    "        alu_opcode=3,       # >>> 011\n",
    "        use_imm=1,          # >>> 1\n",
    "        imm=2               # >>> 0000 0000 0000 0010\n",
    "    ))\n",
    "```\n",
    "\n",
    "Encoding this 128-bit sequence in Little Endian, we obtain the following instruction in the .bin files : **I9 : 44 06 e0 00 70 00 1c 00 38 10 00 0e 04 b0 02 00**\n",
    "\n",
    "***BINARY FILES***\n",
    "\n",
    "To obtain the binary files needed for the `functional_simulator` and `cycle-accurate simulator`, run the following command :"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 32,
   "id": "0ca80f07",
   "metadata": {},
   "outputs": [],
   "source": [
    "%%capture\n",
    "%run ../src/compiler/vta_compiler/operations_definition/examples/insn_lenet5_layer1.py"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cfd0ba77",
   "metadata": {},
   "source": [
    ">> To access the data in the files, run the commands :\n",
    "- For the UOP : `hexdump -C uop.bin > uop.txt` \n",
    "- For the instructions : `hexdump -C instructions.bin > instructions.txt`\n",
    "\n",
    "We obtain in the `compiler_output/` folder : \n",
    "- `uop.bin` : file containing the encoded UOP \n",
    "- `instructions.bin` : file containing the encoded instructions"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "base",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.12.9"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
