<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-omap2 › clkt2xxx_dpllcore.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>clkt2xxx_dpllcore.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * DPLL + CORE_CLK composite clock functions</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2005-2008 Texas Instruments, Inc.</span>
<span class="cm"> * Copyright (C) 2004-2010 Nokia Corporation</span>
<span class="cm"> *</span>
<span class="cm"> * Contacts:</span>
<span class="cm"> * Richard Woodruff &lt;r-woodruff2@ti.com&gt;</span>
<span class="cm"> * Paul Walmsley</span>
<span class="cm"> *</span>
<span class="cm"> * Based on earlier work by Tuukka Tikkanen, Tony Lindgren,</span>
<span class="cm"> * Gordon McNutt and RidgeRun, Inc.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> *</span>
<span class="cm"> * XXX The DPLL and CORE clocks should be split into two separate clock</span>
<span class="cm"> * types.</span>
<span class="cm"> */</span>
<span class="cp">#undef DEBUG</span>

<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/errno.h&gt;</span>
<span class="cp">#include &lt;linux/clk.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>

<span class="cp">#include &lt;plat/clock.h&gt;</span>
<span class="cp">#include &lt;plat/sram.h&gt;</span>
<span class="cp">#include &lt;plat/sdrc.h&gt;</span>

<span class="cp">#include &quot;clock.h&quot;</span>
<span class="cp">#include &quot;clock2xxx.h&quot;</span>
<span class="cp">#include &quot;opp2xxx.h&quot;</span>
<span class="cp">#include &quot;cm2xxx_3xxx.h&quot;</span>
<span class="cp">#include &quot;cm-regbits-24xx.h&quot;</span>

<span class="cm">/* #define DOWN_VARIABLE_DPLL 1 */</span>		<span class="cm">/* Experimental */</span>

<span class="cm">/**</span>
<span class="cm"> * omap2xxx_clk_get_core_rate - return the CORE_CLK rate</span>
<span class="cm"> * @clk: pointer to the combined dpll_ck + core_ck (currently &quot;dpll_ck&quot;)</span>
<span class="cm"> *</span>
<span class="cm"> * Returns the CORE_CLK rate.  CORE_CLK can have one of three rate</span>
<span class="cm"> * sources on OMAP2xxx: the DPLL CLKOUT rate, DPLL CLKOUTX2, or 32KHz</span>
<span class="cm"> * (the latter is unusual).  This currently should be called with</span>
<span class="cm"> * struct clk *dpll_ck, which is a composite clock of dpll_ck and</span>
<span class="cm"> * core_ck.</span>
<span class="cm"> */</span>
<span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">omap2xxx_clk_get_core_rate</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">long</span> <span class="kt">long</span> <span class="n">core_clk</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">v</span><span class="p">;</span>

	<span class="n">core_clk</span> <span class="o">=</span> <span class="n">omap2_get_dpll_rate</span><span class="p">(</span><span class="n">clk</span><span class="p">);</span>

	<span class="n">v</span> <span class="o">=</span> <span class="n">omap2_cm_read_mod_reg</span><span class="p">(</span><span class="n">PLL_MOD</span><span class="p">,</span> <span class="n">CM_CLKSEL2</span><span class="p">);</span>
	<span class="n">v</span> <span class="o">&amp;=</span> <span class="n">OMAP24XX_CORE_CLK_SRC_MASK</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">v</span> <span class="o">==</span> <span class="n">CORE_CLK_SRC_32K</span><span class="p">)</span>
		<span class="n">core_clk</span> <span class="o">=</span> <span class="mi">32768</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">core_clk</span> <span class="o">*=</span> <span class="n">v</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">core_clk</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Uses the current prcm set to tell if a rate is valid.</span>
<span class="cm"> * You can go slower, but not faster within a given rate set.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">long</span> <span class="nf">omap2_dpllcore_round_rate</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">target_rate</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">high</span><span class="p">,</span> <span class="n">low</span><span class="p">,</span> <span class="n">core_clk_src</span><span class="p">;</span>

	<span class="n">core_clk_src</span> <span class="o">=</span> <span class="n">omap2_cm_read_mod_reg</span><span class="p">(</span><span class="n">PLL_MOD</span><span class="p">,</span> <span class="n">CM_CLKSEL2</span><span class="p">);</span>
	<span class="n">core_clk_src</span> <span class="o">&amp;=</span> <span class="n">OMAP24XX_CORE_CLK_SRC_MASK</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">core_clk_src</span> <span class="o">==</span> <span class="n">CORE_CLK_SRC_DPLL</span><span class="p">)</span> <span class="p">{</span>	<span class="cm">/* DPLL clockout */</span>
		<span class="n">high</span> <span class="o">=</span> <span class="n">curr_prcm_set</span><span class="o">-&gt;</span><span class="n">dpll_speed</span> <span class="o">*</span> <span class="mi">2</span><span class="p">;</span>
		<span class="n">low</span> <span class="o">=</span> <span class="n">curr_prcm_set</span><span class="o">-&gt;</span><span class="n">dpll_speed</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>				<span class="cm">/* DPLL clockout x 2 */</span>
		<span class="n">high</span> <span class="o">=</span> <span class="n">curr_prcm_set</span><span class="o">-&gt;</span><span class="n">dpll_speed</span><span class="p">;</span>
		<span class="n">low</span> <span class="o">=</span> <span class="n">curr_prcm_set</span><span class="o">-&gt;</span><span class="n">dpll_speed</span> <span class="o">/</span> <span class="mi">2</span><span class="p">;</span>
	<span class="p">}</span>

<span class="cp">#ifdef DOWN_VARIABLE_DPLL</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">target_rate</span> <span class="o">&gt;</span> <span class="n">high</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">high</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="k">return</span> <span class="n">target_rate</span><span class="p">;</span>
<span class="cp">#else</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">target_rate</span> <span class="o">&gt;</span> <span class="n">low</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">high</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="k">return</span> <span class="n">low</span><span class="p">;</span>
<span class="cp">#endif</span>

<span class="p">}</span>

<span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">omap2_dpllcore_recalc</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">omap2xxx_clk_get_core_rate</span><span class="p">(</span><span class="n">clk</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">omap2_reprogram_dpllcore</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rate</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">cur_rate</span><span class="p">,</span> <span class="n">low</span><span class="p">,</span> <span class="n">mult</span><span class="p">,</span> <span class="n">div</span><span class="p">,</span> <span class="n">valid_rate</span><span class="p">,</span> <span class="n">done_rate</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">bypass</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">prcm_config</span> <span class="n">tmpset</span><span class="p">;</span>
	<span class="k">const</span> <span class="k">struct</span> <span class="n">dpll_data</span> <span class="o">*</span><span class="n">dd</span><span class="p">;</span>

	<span class="n">cur_rate</span> <span class="o">=</span> <span class="n">omap2xxx_clk_get_core_rate</span><span class="p">(</span><span class="n">dclk</span><span class="p">);</span>
	<span class="n">mult</span> <span class="o">=</span> <span class="n">omap2_cm_read_mod_reg</span><span class="p">(</span><span class="n">PLL_MOD</span><span class="p">,</span> <span class="n">CM_CLKSEL2</span><span class="p">);</span>
	<span class="n">mult</span> <span class="o">&amp;=</span> <span class="n">OMAP24XX_CORE_CLK_SRC_MASK</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">rate</span> <span class="o">==</span> <span class="p">(</span><span class="n">cur_rate</span> <span class="o">/</span> <span class="mi">2</span><span class="p">))</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">mult</span> <span class="o">==</span> <span class="mi">2</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">omap2xxx_sdrc_reprogram</span><span class="p">(</span><span class="n">CORE_CLK_SRC_DPLL</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">((</span><span class="n">rate</span> <span class="o">==</span> <span class="p">(</span><span class="n">cur_rate</span> <span class="o">*</span> <span class="mi">2</span><span class="p">))</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">mult</span> <span class="o">==</span> <span class="mi">1</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">omap2xxx_sdrc_reprogram</span><span class="p">(</span><span class="n">CORE_CLK_SRC_DPLL_X2</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">rate</span> <span class="o">!=</span> <span class="n">cur_rate</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">valid_rate</span> <span class="o">=</span> <span class="n">omap2_dpllcore_round_rate</span><span class="p">(</span><span class="n">rate</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">valid_rate</span> <span class="o">!=</span> <span class="n">rate</span><span class="p">)</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">mult</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span>
			<span class="n">low</span> <span class="o">=</span> <span class="n">curr_prcm_set</span><span class="o">-&gt;</span><span class="n">dpll_speed</span><span class="p">;</span>
		<span class="k">else</span>
			<span class="n">low</span> <span class="o">=</span> <span class="n">curr_prcm_set</span><span class="o">-&gt;</span><span class="n">dpll_speed</span> <span class="o">/</span> <span class="mi">2</span><span class="p">;</span>

		<span class="n">dd</span> <span class="o">=</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">dpll_data</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">dd</span><span class="p">)</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

		<span class="n">tmpset</span><span class="p">.</span><span class="n">cm_clksel1_pll</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">dd</span><span class="o">-&gt;</span><span class="n">mult_div1_reg</span><span class="p">);</span>
		<span class="n">tmpset</span><span class="p">.</span><span class="n">cm_clksel1_pll</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">dd</span><span class="o">-&gt;</span><span class="n">mult_mask</span> <span class="o">|</span>
					   <span class="n">dd</span><span class="o">-&gt;</span><span class="n">div1_mask</span><span class="p">);</span>
		<span class="n">div</span> <span class="o">=</span> <span class="p">((</span><span class="n">curr_prcm_set</span><span class="o">-&gt;</span><span class="n">xtal_speed</span> <span class="o">/</span> <span class="mi">1000000</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">tmpset</span><span class="p">.</span><span class="n">cm_clksel2_pll</span> <span class="o">=</span> <span class="n">omap2_cm_read_mod_reg</span><span class="p">(</span><span class="n">PLL_MOD</span><span class="p">,</span> <span class="n">CM_CLKSEL2</span><span class="p">);</span>
		<span class="n">tmpset</span><span class="p">.</span><span class="n">cm_clksel2_pll</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">OMAP24XX_CORE_CLK_SRC_MASK</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rate</span> <span class="o">&gt;</span> <span class="n">low</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">tmpset</span><span class="p">.</span><span class="n">cm_clksel2_pll</span> <span class="o">|=</span> <span class="n">CORE_CLK_SRC_DPLL_X2</span><span class="p">;</span>
			<span class="n">mult</span> <span class="o">=</span> <span class="p">((</span><span class="n">rate</span> <span class="o">/</span> <span class="mi">2</span><span class="p">)</span> <span class="o">/</span> <span class="mi">1000000</span><span class="p">);</span>
			<span class="n">done_rate</span> <span class="o">=</span> <span class="n">CORE_CLK_SRC_DPLL_X2</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">tmpset</span><span class="p">.</span><span class="n">cm_clksel2_pll</span> <span class="o">|=</span> <span class="n">CORE_CLK_SRC_DPLL</span><span class="p">;</span>
			<span class="n">mult</span> <span class="o">=</span> <span class="p">(</span><span class="n">rate</span> <span class="o">/</span> <span class="mi">1000000</span><span class="p">);</span>
			<span class="n">done_rate</span> <span class="o">=</span> <span class="n">CORE_CLK_SRC_DPLL</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">tmpset</span><span class="p">.</span><span class="n">cm_clksel1_pll</span> <span class="o">|=</span> <span class="p">(</span><span class="n">div</span> <span class="o">&lt;&lt;</span> <span class="n">__ffs</span><span class="p">(</span><span class="n">dd</span><span class="o">-&gt;</span><span class="n">mult_mask</span><span class="p">));</span>
		<span class="n">tmpset</span><span class="p">.</span><span class="n">cm_clksel1_pll</span> <span class="o">|=</span> <span class="p">(</span><span class="n">mult</span> <span class="o">&lt;&lt;</span> <span class="n">__ffs</span><span class="p">(</span><span class="n">dd</span><span class="o">-&gt;</span><span class="n">div1_mask</span><span class="p">));</span>

		<span class="cm">/* Worst case */</span>
		<span class="n">tmpset</span><span class="p">.</span><span class="n">base_sdrc_rfr</span> <span class="o">=</span> <span class="n">SDRC_RFR_CTRL_BYPASS</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">rate</span> <span class="o">==</span> <span class="n">curr_prcm_set</span><span class="o">-&gt;</span><span class="n">xtal_speed</span><span class="p">)</span>	<span class="cm">/* If asking for 1-1 */</span>
			<span class="n">bypass</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

		<span class="cm">/* For omap2xxx_sdrc_init_params() */</span>
		<span class="n">omap2xxx_sdrc_reprogram</span><span class="p">(</span><span class="n">CORE_CLK_SRC_DPLL_X2</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>

		<span class="cm">/* Force dll lock mode */</span>
		<span class="n">omap2_set_prcm</span><span class="p">(</span><span class="n">tmpset</span><span class="p">.</span><span class="n">cm_clksel1_pll</span><span class="p">,</span> <span class="n">tmpset</span><span class="p">.</span><span class="n">base_sdrc_rfr</span><span class="p">,</span>
			       <span class="n">bypass</span><span class="p">);</span>

		<span class="cm">/* Errata: ret dll entry state */</span>
		<span class="n">omap2xxx_sdrc_init_params</span><span class="p">(</span><span class="n">omap2xxx_sdrc_dll_is_unlocked</span><span class="p">());</span>
		<span class="n">omap2xxx_sdrc_reprogram</span><span class="p">(</span><span class="n">done_rate</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
