{"abstract":[{"text":"The logic values for each bit in the vector.","type":"text"}],"metadata":{"modules":[{"name":"VHDLParsing"}],"externalID":"s:11VHDLParsing11LogicVectorV6valuesSayAA0B7LiteralOGvp","title":"values","symbolKind":"property","roleHeading":"Instance Property","fragments":[{"text":"let","kind":"keyword"},{"text":" ","kind":"text"},{"text":"values","kind":"identifier"},{"text":": [","kind":"text"},{"text":"LogicLiteral","preciseIdentifier":"s:11VHDLParsing12LogicLiteralO","kind":"typeIdentifier"},{"text":"]","kind":"text"}],"role":"symbol"},"variants":[{"traits":[{"interfaceLanguage":"swift"}],"paths":["\/documentation\/vhdlparsing\/logicvector\/values"]}],"primaryContentSections":[{"kind":"declarations","declarations":[{"languages":["swift"],"tokens":[{"text":"let","kind":"keyword"},{"text":" ","kind":"text"},{"text":"values","kind":"identifier"},{"text":": [","kind":"text"},{"preciseIdentifier":"s:11VHDLParsing12LogicLiteralO","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/LogicLiteral","text":"LogicLiteral","kind":"typeIdentifier"},{"text":"]","kind":"text"}],"platforms":["Linux"]}]}],"hierarchy":{"paths":[["doc:\/\/VHDLParsing\/documentation\/VHDLParsing","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/LogicVector"]]},"kind":"symbol","schemaVersion":{"patch":0,"minor":3,"major":0},"sections":[],"identifier":{"url":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/LogicVector\/values","interfaceLanguage":"swift"},"references":{"doc://VHDLParsing/documentation/VHDLParsing/VectorLiteral":{"title":"VectorLiteral","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VectorLiteral","fragments":[{"text":"enum","kind":"keyword"},{"text":" ","kind":"text"},{"text":"VectorLiteral","kind":"identifier"}],"abstract":[{"text":"A vector literal is a string of bits, hexademical digits, or octal digits.","type":"text"}],"role":"symbol","navigatorTitle":[{"text":"VectorLiteral","kind":"identifier"}],"kind":"symbol","url":"\/documentation\/vhdlparsing\/vectorliteral","type":"topic"},"doc://VHDLParsing/documentation/VHDLParsing/LogicLiteral":{"title":"LogicLiteral","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/LogicLiteral","fragments":[{"text":"enum","kind":"keyword"},{"text":" ","kind":"text"},{"text":"LogicLiteral","kind":"identifier"}],"abstract":[{"text":"The possible values for a single bit logic value in ","type":"text"},{"code":"VHDL","type":"codeVoice"},{"text":".","type":"text"}],"role":"symbol","navigatorTitle":[{"text":"LogicLiteral","kind":"identifier"}],"kind":"symbol","url":"\/documentation\/vhdlparsing\/logicliteral","type":"topic"},"doc://VHDLParsing/documentation/VHDLParsing/LogicVector/values":{"url":"\/documentation\/vhdlparsing\/logicvector\/values","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/LogicVector\/values","type":"topic","fragments":[{"text":"let","kind":"keyword"},{"text":" ","kind":"text"},{"text":"values","kind":"identifier"},{"text":": [","kind":"text"},{"text":"LogicLiteral","preciseIdentifier":"s:11VHDLParsing12LogicLiteralO","kind":"typeIdentifier"},{"text":"]","kind":"text"}],"abstract":[{"text":"The logic values for each bit in the vector.","type":"text"}],"title":"values","kind":"symbol","role":"symbol"},"doc://VHDLParsing/documentation/VHDLParsing":{"kind":"symbol","url":"\/documentation\/vhdlparsing","abstract":[],"role":"collection","title":"VHDLParsing","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing","type":"topic"},"doc://VHDLParsing/documentation/VHDLParsing/LogicVector":{"title":"LogicVector","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/LogicVector","fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"LogicVector"}],"abstract":[{"text":"A type for representing a ","type":"text"},{"isActive":true,"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VectorLiteral","type":"reference"},{"text":" of ","type":"text"},{"code":"std_logic","type":"codeVoice"},{"text":" values (","type":"text"},{"isActive":true,"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/LogicLiteral","type":"reference"},{"text":").","type":"text"}],"role":"symbol","navigatorTitle":[{"kind":"identifier","text":"LogicVector"}],"kind":"symbol","url":"\/documentation\/vhdlparsing\/logicvector","type":"topic"}}}