// Seed: 3157363618
module module_0 (
    input supply0 id_0
);
  logic [7:0] id_2;
  tri1 id_3, id_4 = "" - id_4;
  assign id_4 = id_4;
  assign id_2 = id_2[1];
  assign module_1.type_38 = 0;
endmodule
module module_1 (
    output tri0 id_0,
    input tri id_1,
    input tri0 id_2,
    input tri0 id_3,
    input supply1 id_4,
    output tri1 id_5,
    input supply0 id_6,
    input tri id_7
    , id_24,
    input uwire id_8,
    output uwire id_9,
    output wire id_10,
    input supply1 id_11,
    input supply1 id_12,
    output logic id_13,
    input supply0 id_14,
    output supply0 id_15,
    input supply1 id_16,
    input tri0 id_17,
    input wire id_18,
    input wire id_19,
    input wor id_20,
    output wand id_21,
    input supply0 id_22
    , id_25
);
  wire id_26;
  wire id_27;
  assign id_9 = 1'h0;
  wand id_28;
  wire id_29;
  id_30#(
      .id_31(1),
      .id_32(id_4 & ~1)
  ) :
  assert property (@(posedge id_12) id_28) id_13 <= #1 1;
  else
  if (id_14);
  else id_30 = id_20;
  assign id_25 = id_3;
  module_0 modCall_1 (id_4);
endmodule
