

================================================================
== Vivado HLS Report for 'conv1'
================================================================
* Date:           Mon Dec 10 14:57:09 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        accelerator_hls
* Solution:       naive
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.53|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  8799793|  8799793|  8799793|  8799793|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                             |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1                     |  8799792|  8799792|    366658|          -|          -|    24|    no    |
        | + Loop 1.1                  |   366656|   366656|     11458|          -|          -|    32|    no    |
        |  ++ Loop 1.1.1              |    11456|    11456|       358|          -|          -|    32|    no    |
        |   +++ Loop 1.1.1.1          |      348|      348|       116|          -|          -|     3|    no    |
        |    ++++ Loop 1.1.1.1.1      |      114|      114|        38|          -|          -|     3|    no    |
        |     +++++ Loop 1.1.1.1.1.1  |       36|       36|        12|          -|          -|     3|    no    |
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 26
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond5)
3 --> 
	4  / (!exitcond4)
	2  / (exitcond4)
4 --> 
	5  / (!exitcond3)
	3  / (exitcond3)
5 --> 
	19  / (exitcond2)
	6  / (!exitcond2)
6 --> 
	7  / (!exitcond1)
	5  / (exitcond1)
7 --> 
	8  / (!exitcond)
	6  / (exitcond)
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	7  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	4  / true
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: StgValue_27 (5)  [1/1] 1.59ns  loc: accelerator_hls/components.cpp:11
:0  br label %.loopexit


 <State 2>: 3.31ns
ST_2: co (7)  [1/1] 0.00ns
.loopexit:0  %co = phi i5 [ 0, %0 ], [ %co_17, %.loopexit.loopexit ]

ST_2: exitcond5 (8)  [1/1] 3.31ns  loc: accelerator_hls/components.cpp:11
.loopexit:1  %exitcond5 = icmp eq i5 %co, -8

ST_2: empty (9)  [1/1] 0.00ns
.loopexit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24)

ST_2: co_17 (10)  [1/1] 2.33ns  loc: accelerator_hls/components.cpp:11
.loopexit:3  %co_17 = add i5 %co, 1

ST_2: StgValue_32 (11)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:11
.loopexit:4  br i1 %exitcond5, label %2, label %.preheader9.preheader

ST_2: tmp (13)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:18
.preheader9.preheader:0  %tmp = zext i5 %co to i64

ST_2: tmp_cast (14)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:11
.preheader9.preheader:1  %tmp_cast = zext i5 %co to i8

ST_2: tmp_s (15)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:11
.preheader9.preheader:2  %tmp_s = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %co, i2 0)

ST_2: p_shl_cast (16)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:18
.preheader9.preheader:3  %p_shl_cast = zext i7 %tmp_s to i8

ST_2: tmp_165 (17)  [1/1] 2.32ns  loc: accelerator_hls/components.cpp:18
.preheader9.preheader:4  %tmp_165 = sub i8 %p_shl_cast, %tmp_cast

ST_2: tmp_271_cast (18)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:18
.preheader9.preheader:5  %tmp_271_cast = sext i8 %tmp_165 to i9

ST_2: tmp_166 (19)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:11
.preheader9.preheader:6  %tmp_166 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %co, i5 0)

ST_2: tmp_273_cast (20)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:22
.preheader9.preheader:7  %tmp_273_cast = zext i10 %tmp_166 to i11

ST_2: bias_addr (21)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:22
.preheader9.preheader:8  %bias_addr = getelementptr [24 x float]* %bias, i64 0, i64 %tmp

ST_2: StgValue_42 (22)  [1/1] 1.59ns  loc: accelerator_hls/components.cpp:12
.preheader9.preheader:9  br label %.preheader9

ST_2: StgValue_43 (148)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:27
:0  ret void


 <State 3>: 3.88ns
ST_3: h (24)  [1/1] 0.00ns
.preheader9:0  %h = phi i6 [ 0, %.preheader9.preheader ], [ %h_17, %.preheader9.loopexit ]

ST_3: h_cast (25)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:12
.preheader9:1  %h_cast = zext i6 %h to i7

ST_3: exitcond4 (26)  [1/1] 3.88ns  loc: accelerator_hls/components.cpp:12
.preheader9:2  %exitcond4 = icmp eq i6 %h, -32

ST_3: empty_72 (27)  [1/1] 0.00ns
.preheader9:3  %empty_72 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

ST_3: h_17 (28)  [1/1] 2.31ns  loc: accelerator_hls/components.cpp:12
.preheader9:4  %h_17 = add i6 %h, 1

ST_3: StgValue_49 (29)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:12
.preheader9:5  br i1 %exitcond4, label %.loopexit.loopexit, label %.preheader8.preheader

ST_3: tmp_cast_73 (31)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:23
.preheader8.preheader:0  %tmp_cast_73 = zext i6 %h to i11

ST_3: tmp_167 (32)  [1/1] 2.32ns  loc: accelerator_hls/components.cpp:23
.preheader8.preheader:1  %tmp_167 = add i11 %tmp_cast_73, %tmp_273_cast

ST_3: tmp_276_cast (33)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:13
.preheader8.preheader:2  %tmp_276_cast = call i16 @_ssdm_op_BitConcatenate.i16.i11.i5(i11 %tmp_167, i5 0)

ST_3: StgValue_53 (34)  [1/1] 1.59ns  loc: accelerator_hls/components.cpp:13
.preheader8.preheader:3  br label %.preheader8

ST_3: StgValue_54 (146)  [1/1] 0.00ns
.loopexit.loopexit:0  br label %.loopexit


 <State 4>: 3.88ns
ST_4: w (36)  [1/1] 0.00ns
.preheader8:0  %w = phi i6 [ %w_17, %1 ], [ 0, %.preheader8.preheader ]

ST_4: w_cast (37)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:13
.preheader8:1  %w_cast = zext i6 %w to i7

ST_4: exitcond3 (38)  [1/1] 3.88ns  loc: accelerator_hls/components.cpp:13
.preheader8:2  %exitcond3 = icmp eq i6 %w, -32

ST_4: empty_74 (39)  [1/1] 0.00ns
.preheader8:3  %empty_74 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

ST_4: w_17 (40)  [1/1] 2.31ns  loc: accelerator_hls/components.cpp:13
.preheader8:4  %w_17 = add i6 %w, 1

ST_4: StgValue_60 (41)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:13
.preheader8:5  br i1 %exitcond3, label %.preheader9.loopexit, label %.preheader7.preheader

ST_4: tmp_103 (43)  [1/1] 2.31ns  loc: accelerator_hls/components.cpp:18
.preheader7.preheader:0  %tmp_103 = sub i6 0, %w

ST_4: StgValue_62 (44)  [1/1] 1.59ns  loc: accelerator_hls/components.cpp:15
.preheader7.preheader:1  br label %.preheader7

ST_4: StgValue_63 (144)  [1/1] 0.00ns
.preheader9.loopexit:0  br label %.preheader9


 <State 5>: 4.64ns
ST_5: sum (46)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:18
.preheader7:0  %sum = phi float [ 0.000000e+00, %.preheader7.preheader ], [ %sum_1, %.preheader7.loopexit ]

ST_5: ci (47)  [1/1] 0.00ns
.preheader7:1  %ci = phi i2 [ 0, %.preheader7.preheader ], [ %ci_8, %.preheader7.loopexit ]

ST_5: exitcond2 (48)  [1/1] 2.07ns  loc: accelerator_hls/components.cpp:15
.preheader7:2  %exitcond2 = icmp eq i2 %ci, -1

ST_5: empty_75 (49)  [1/1] 0.00ns
.preheader7:3  %empty_75 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

ST_5: ci_8 (50)  [1/1] 2.17ns  loc: accelerator_hls/components.cpp:15
.preheader7:4  %ci_8 = add i2 %ci, 1

ST_5: StgValue_69 (51)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:15
.preheader7:5  br i1 %exitcond2, label %1, label %.preheader6.preheader

ST_5: tmp_105_cast (53)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:15
.preheader6.preheader:0  %tmp_105_cast = zext i2 %ci to i9

ST_5: tmp_169 (54)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:15
.preheader6.preheader:1  %tmp_169 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %ci, i5 0)

ST_5: tmp_279_cast (55)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:15
.preheader6.preheader:2  %tmp_279_cast = zext i7 %tmp_169 to i8

ST_5: tmp_170 (56)  [1/1] 2.32ns  loc: accelerator_hls/components.cpp:18
.preheader6.preheader:3  %tmp_170 = add i9 %tmp_105_cast, %tmp_271_cast

ST_5: tmp_280_cast (57)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:18
.preheader6.preheader:4  %tmp_280_cast = sext i9 %tmp_170 to i64

ST_5: tmp_99 (58)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:18
.preheader6.preheader:5  %tmp_99 = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %tmp_170, i2 0)

ST_5: p_shl1 (59)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:18
.preheader6.preheader:6  %p_shl1 = sext i11 %tmp_99 to i64

ST_5: tmp_171 (60)  [1/1] 2.33ns  loc: accelerator_hls/components.cpp:18
.preheader6.preheader:7  %tmp_171 = sub i64 %p_shl1, %tmp_280_cast

ST_5: StgValue_78 (61)  [1/1] 1.59ns  loc: accelerator_hls/components.cpp:16
.preheader6.preheader:8  br label %.preheader6

ST_5: bias_load (126)  [2/2] 2.32ns  loc: accelerator_hls/components.cpp:22
:0  %bias_load = load float* %bias_addr, align 4

ST_5: tmp_104_cast (137)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:23
:11  %tmp_104_cast = zext i6 %w to i16

ST_5: tmp_168 (138)  [1/1] 2.39ns  loc: accelerator_hls/components.cpp:23
:12  %tmp_168 = add i16 %tmp_276_cast, %tmp_104_cast


 <State 6>: 6.80ns
ST_6: sum_1 (63)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:18
.preheader6:0  %sum_1 = phi float [ %sum, %.preheader6.preheader ], [ %sum_2, %.preheader6.loopexit ]

ST_6: m (64)  [1/1] 0.00ns
.preheader6:1  %m = phi i2 [ 0, %.preheader6.preheader ], [ %m_7, %.preheader6.loopexit ]

ST_6: m_cast8_cast (65)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:16
.preheader6:2  %m_cast8_cast = zext i2 %m to i3

ST_6: exitcond1 (66)  [1/1] 2.07ns  loc: accelerator_hls/components.cpp:16
.preheader6:3  %exitcond1 = icmp eq i2 %m, -1

ST_6: empty_76 (67)  [1/1] 0.00ns
.preheader6:4  %empty_76 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

ST_6: m_7 (68)  [1/1] 2.17ns  loc: accelerator_hls/components.cpp:16
.preheader6:5  %m_7 = add i2 %m, 1

ST_6: StgValue_88 (69)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:16
.preheader6:6  br i1 %exitcond1, label %.preheader7.loopexit, label %.preheader.preheader

ST_6: tmp_106 (71)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:18
.preheader.preheader:0  %tmp_106 = zext i2 %m to i64

ST_6: tmp_172 (72)  [1/1] 2.33ns  loc: accelerator_hls/components.cpp:18
.preheader.preheader:1  %tmp_172 = add i64 %tmp_106, %tmp_171

ST_6: tmp_100 (73)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:18
.preheader.preheader:2  %tmp_100 = trunc i64 %tmp_172 to i11

ST_6: tmp_101 (74)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:18
.preheader.preheader:3  %tmp_101 = trunc i64 %tmp_172 to i9

ST_6: p_shl2_cast (75)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:18
.preheader.preheader:4  %p_shl2_cast = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %tmp_101, i2 0)

ST_6: tmp_173 (76)  [1/1] 2.33ns  loc: accelerator_hls/components.cpp:18
.preheader.preheader:5  %tmp_173 = sub i11 %p_shl2_cast, %tmp_100

ST_6: tmp_107 (77)  [1/1] 2.17ns  loc: accelerator_hls/components.cpp:18
.preheader.preheader:6  %tmp_107 = sub i3 0, %m_cast8_cast

ST_6: tmp_107_cast (78)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:18
.preheader.preheader:7  %tmp_107_cast = sext i3 %tmp_107 to i6

ST_6: tmp_108 (79)  [1/1] 3.88ns  loc: accelerator_hls/components.cpp:18
.preheader.preheader:8  %tmp_108 = icmp ne i6 %h, %tmp_107_cast

ST_6: tmp1 (80)  [1/1] 2.17ns  loc: accelerator_hls/components.cpp:18
.preheader.preheader:9  %tmp1 = add i2 -1, %m

ST_6: tmp1_cast (81)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:18
.preheader.preheader:10  %tmp1_cast = sext i2 %tmp1 to i7

ST_6: tmp_109 (82)  [1/1] 2.31ns  loc: accelerator_hls/components.cpp:18
.preheader.preheader:11  %tmp_109 = add i7 %tmp1_cast, %h_cast

ST_6: tmp_110_cast (83)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:18
.preheader.preheader:12  %tmp_110_cast = sext i7 %tmp_109 to i8

ST_6: tmp_174 (84)  [1/1] 2.32ns  loc: accelerator_hls/components.cpp:18
.preheader.preheader:13  %tmp_174 = add i8 %tmp_110_cast, %tmp_279_cast

ST_6: tmp_288_cast (85)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:18
.preheader.preheader:14  %tmp_288_cast = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %tmp_174, i5 0)

ST_6: tmp_102 (86)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:18
.preheader.preheader:15  %tmp_102 = call i2 @_ssdm_op_PartSelect.i2.i7.i32.i32(i7 %tmp_109, i32 5, i32 6)

ST_6: icmp (87)  [1/1] 2.07ns  loc: accelerator_hls/components.cpp:18
.preheader.preheader:16  %icmp = icmp ne i2 %tmp_102, 1

ST_6: StgValue_106 (88)  [1/1] 1.59ns  loc: accelerator_hls/components.cpp:17
.preheader.preheader:17  br label %.preheader

ST_6: StgValue_107 (124)  [1/1] 0.00ns
.preheader7.loopexit:0  br label %.preheader7


 <State 7>: 6.82ns
ST_7: sum_2 (90)  [1/1] 0.00ns
.preheader:0  %sum_2 = phi float [ %sum_15, %_ifconv ], [ %sum_1, %.preheader.preheader ]

ST_7: n (91)  [1/1] 0.00ns
.preheader:1  %n = phi i2 [ %n_7, %_ifconv ], [ 0, %.preheader.preheader ]

ST_7: n_cast6 (92)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:17
.preheader:2  %n_cast6 = zext i2 %n to i6

ST_7: exitcond (93)  [1/1] 2.07ns  loc: accelerator_hls/components.cpp:17
.preheader:3  %exitcond = icmp eq i2 %n, -1

ST_7: empty_77 (94)  [1/1] 0.00ns
.preheader:4  %empty_77 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

ST_7: n_7 (95)  [1/1] 2.17ns  loc: accelerator_hls/components.cpp:17
.preheader:5  %n_7 = add i2 %n, 1

ST_7: StgValue_114 (96)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:17
.preheader:6  br i1 %exitcond, label %.preheader6.loopexit, label %_ifconv

ST_7: tmp_111_cast (98)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:18
_ifconv:0  %tmp_111_cast = zext i2 %n to i11

ST_7: tmp_175 (99)  [1/1] 2.33ns  loc: accelerator_hls/components.cpp:18
_ifconv:1  %tmp_175 = add i11 %tmp_173, %tmp_111_cast

ST_7: tmp2 (103)  [1/1] 2.17ns  loc: accelerator_hls/components.cpp:18
_ifconv:5  %tmp2 = add i2 %n, -1

ST_7: tmp2_cast (104)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:18
_ifconv:6  %tmp2_cast = sext i2 %tmp2 to i7

ST_7: tmp_112 (105)  [1/1] 2.31ns  loc: accelerator_hls/components.cpp:18
_ifconv:7  %tmp_112 = add i7 %w_cast, %tmp2_cast

ST_7: tmp_104 (106)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:18
_ifconv:8  %tmp_104 = call i2 @_ssdm_op_PartSelect.i2.i7.i32.i32(i7 %tmp_112, i32 5, i32 6)

ST_7: icmp5 (107)  [1/1] 2.07ns  loc: accelerator_hls/components.cpp:18
_ifconv:9  %icmp5 = icmp ne i2 %tmp_104, 1

ST_7: tmp_114_cast (108)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:18
_ifconv:10  %tmp_114_cast = sext i7 %tmp_112 to i13

ST_7: tmp_176 (109)  [1/1] 2.34ns  loc: accelerator_hls/components.cpp:18
_ifconv:11  %tmp_176 = add i13 %tmp_288_cast, %tmp_114_cast

ST_7: notlhs (113)  [1/1] 3.88ns  loc: accelerator_hls/components.cpp:18
_ifconv:15  %notlhs = icmp ne i6 %n_cast6, %tmp_103

ST_7: StgValue_125 (122)  [1/1] 0.00ns
.preheader6.loopexit:0  br label %.preheader6


 <State 8>: 3.25ns
ST_8: tmp_289_cast (100)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:18
_ifconv:2  %tmp_289_cast = zext i11 %tmp_175 to i64

ST_8: weight_addr (101)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:18
_ifconv:3  %weight_addr = getelementptr [648 x float]* %weight, i64 0, i64 %tmp_289_cast

ST_8: weight_load (102)  [2/2] 3.25ns  loc: accelerator_hls/components.cpp:18
_ifconv:4  %weight_load = load float* %weight_addr, align 4

ST_8: tmp_290_cast (110)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:18
_ifconv:12  %tmp_290_cast = zext i13 %tmp_176 to i64

ST_8: input_addr (111)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:18
_ifconv:13  %input_addr = getelementptr [3072 x float]* %input_r, i64 0, i64 %tmp_290_cast

ST_8: input_load (112)  [2/2] 3.25ns  loc: accelerator_hls/components.cpp:18
_ifconv:14  %input_load = load float* %input_addr, align 4


 <State 9>: 5.32ns
ST_9: weight_load (102)  [1/2] 3.25ns  loc: accelerator_hls/components.cpp:18
_ifconv:4  %weight_load = load float* %weight_addr, align 4

ST_9: input_load (112)  [1/2] 3.25ns  loc: accelerator_hls/components.cpp:18
_ifconv:14  %input_load = load float* %input_addr, align 4

ST_9: tmp3 (114)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:18 (grouped into LUT with out node tmp_115)
_ifconv:16  %tmp3 = and i1 %icmp, %notlhs

ST_9: tmp4 (115)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:18 (grouped into LUT with out node tmp_115)
_ifconv:17  %tmp4 = and i1 %tmp_108, %icmp5

ST_9: sel_tmp2 (116)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:18 (grouped into LUT with out node tmp_115)
_ifconv:18  %sel_tmp2 = and i1 %tmp4, %tmp3

ST_9: tmp_115 (117)  [1/1] 2.07ns  loc: accelerator_hls/components.cpp:18 (out node of the LUT)
_ifconv:19  %tmp_115 = select i1 %sel_tmp2, float %input_load, float 0.000000e+00


 <State 10>: 5.70ns
ST_10: tmp_116 (118)  [4/4] 5.70ns  loc: accelerator_hls/components.cpp:18
_ifconv:20  %tmp_116 = fmul float %weight_load, %tmp_115


 <State 11>: 5.70ns
ST_11: tmp_116 (118)  [3/4] 5.70ns  loc: accelerator_hls/components.cpp:18
_ifconv:20  %tmp_116 = fmul float %weight_load, %tmp_115


 <State 12>: 5.70ns
ST_12: tmp_116 (118)  [2/4] 5.70ns  loc: accelerator_hls/components.cpp:18
_ifconv:20  %tmp_116 = fmul float %weight_load, %tmp_115


 <State 13>: 5.70ns
ST_13: tmp_116 (118)  [1/4] 5.70ns  loc: accelerator_hls/components.cpp:18
_ifconv:20  %tmp_116 = fmul float %weight_load, %tmp_115


 <State 14>: 7.26ns
ST_14: sum_15 (119)  [5/5] 7.26ns  loc: accelerator_hls/components.cpp:18
_ifconv:21  %sum_15 = fadd float %sum_2, %tmp_116


 <State 15>: 7.26ns
ST_15: sum_15 (119)  [4/5] 7.26ns  loc: accelerator_hls/components.cpp:18
_ifconv:21  %sum_15 = fadd float %sum_2, %tmp_116


 <State 16>: 7.26ns
ST_16: sum_15 (119)  [3/5] 7.26ns  loc: accelerator_hls/components.cpp:18
_ifconv:21  %sum_15 = fadd float %sum_2, %tmp_116


 <State 17>: 7.26ns
ST_17: sum_15 (119)  [2/5] 7.26ns  loc: accelerator_hls/components.cpp:18
_ifconv:21  %sum_15 = fadd float %sum_2, %tmp_116


 <State 18>: 7.26ns
ST_18: sum_15 (119)  [1/5] 7.26ns  loc: accelerator_hls/components.cpp:18
_ifconv:21  %sum_15 = fadd float %sum_2, %tmp_116

ST_18: StgValue_147 (120)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:17
_ifconv:22  br label %.preheader


 <State 19>: 2.32ns
ST_19: bias_load (126)  [1/2] 2.32ns  loc: accelerator_hls/components.cpp:22
:0  %bias_load = load float* %bias_addr, align 4


 <State 20>: 7.26ns
ST_20: result (127)  [5/5] 7.26ns  loc: accelerator_hls/components.cpp:22
:1  %result = fadd float %sum, %bias_load


 <State 21>: 7.26ns
ST_21: result (127)  [4/5] 7.26ns  loc: accelerator_hls/components.cpp:22
:1  %result = fadd float %sum, %bias_load


 <State 22>: 7.26ns
ST_22: result (127)  [3/5] 7.26ns  loc: accelerator_hls/components.cpp:22
:1  %result = fadd float %sum, %bias_load


 <State 23>: 7.26ns
ST_23: result (127)  [2/5] 7.26ns  loc: accelerator_hls/components.cpp:22
:1  %result = fadd float %sum, %bias_load


 <State 24>: 7.26ns
ST_24: result (127)  [1/5] 7.26ns  loc: accelerator_hls/components.cpp:22
:1  %result = fadd float %sum, %bias_load


 <State 25>: 6.79ns
ST_25: tmp_39 (134)  [1/1] 6.79ns  loc: accelerator_hls/components.cpp:23
:8  %tmp_39 = fcmp ogt float %result, 0.000000e+00


 <State 26>: 8.53ns
ST_26: result_to_int (128)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:22
:2  %result_to_int = bitcast float %result to i32

ST_26: tmp_36 (129)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:22
:3  %tmp_36 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %result_to_int, i32 23, i32 30)

ST_26: tmp_98 (130)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:22
:4  %tmp_98 = trunc i32 %result_to_int to i23

ST_26: notlhs1 (131)  [1/1] 2.91ns  loc: accelerator_hls/components.cpp:22
:5  %notlhs1 = icmp ne i8 %tmp_36, -1

ST_26: notrhs1 (132)  [1/1] 3.20ns  loc: accelerator_hls/components.cpp:22
:6  %notrhs1 = icmp eq i23 %tmp_98, 0

ST_26: tmp_38 (133)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:22 (grouped into LUT with out node result_8)
:7  %tmp_38 = or i1 %notrhs1, %notlhs1

ST_26: tmp_40 (135)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:23 (grouped into LUT with out node result_8)
:9  %tmp_40 = and i1 %tmp_38, %tmp_39

ST_26: result_8 (136)  [1/1] 2.07ns  loc: accelerator_hls/components.cpp:23 (out node of the LUT)
:10  %result_8 = select i1 %tmp_40, float %result, float 0.000000e+00

ST_26: tmp_277_cast (139)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:23
:13  %tmp_277_cast = zext i16 %tmp_168 to i64

ST_26: conv1_output_addr (140)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:23
:14  %conv1_output_addr = getelementptr [24576 x float]* @conv1_output, i64 0, i64 %tmp_277_cast

ST_26: StgValue_165 (141)  [1/1] 3.25ns  loc: accelerator_hls/components.cpp:23
:15  store float %result_8, float* %conv1_output_addr, align 4

ST_26: StgValue_166 (142)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:13
:16  br label %.preheader8



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('co') with incoming values : ('co', accelerator_hls/components.cpp:11) [7]  (1.59 ns)

 <State 2>: 3.31ns
The critical path consists of the following:
	'phi' operation ('co') with incoming values : ('co', accelerator_hls/components.cpp:11) [7]  (0 ns)
	'icmp' operation ('exitcond5', accelerator_hls/components.cpp:11) [8]  (3.31 ns)

 <State 3>: 3.88ns
The critical path consists of the following:
	'phi' operation ('h') with incoming values : ('h', accelerator_hls/components.cpp:12) [24]  (0 ns)
	'icmp' operation ('exitcond4', accelerator_hls/components.cpp:12) [26]  (3.88 ns)

 <State 4>: 3.88ns
The critical path consists of the following:
	'phi' operation ('w') with incoming values : ('w', accelerator_hls/components.cpp:13) [36]  (0 ns)
	'icmp' operation ('exitcond3', accelerator_hls/components.cpp:13) [38]  (3.88 ns)

 <State 5>: 4.64ns
The critical path consists of the following:
	'phi' operation ('ci') with incoming values : ('ci', accelerator_hls/components.cpp:15) [47]  (0 ns)
	'add' operation ('tmp_170', accelerator_hls/components.cpp:18) [56]  (2.32 ns)
	'sub' operation ('tmp_171', accelerator_hls/components.cpp:18) [60]  (2.33 ns)

 <State 6>: 6.8ns
The critical path consists of the following:
	'phi' operation ('m') with incoming values : ('m', accelerator_hls/components.cpp:16) [64]  (0 ns)
	'add' operation ('tmp1', accelerator_hls/components.cpp:18) [80]  (2.17 ns)
	'add' operation ('tmp_109', accelerator_hls/components.cpp:18) [82]  (2.31 ns)
	'add' operation ('tmp_174', accelerator_hls/components.cpp:18) [84]  (2.32 ns)

 <State 7>: 6.82ns
The critical path consists of the following:
	'phi' operation ('n') with incoming values : ('n', accelerator_hls/components.cpp:17) [91]  (0 ns)
	'add' operation ('tmp2', accelerator_hls/components.cpp:18) [103]  (2.17 ns)
	'add' operation ('tmp_112', accelerator_hls/components.cpp:18) [105]  (2.31 ns)
	'add' operation ('tmp_176', accelerator_hls/components.cpp:18) [109]  (2.34 ns)

 <State 8>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('weight_addr', accelerator_hls/components.cpp:18) [101]  (0 ns)
	'load' operation ('weight_load', accelerator_hls/components.cpp:18) on array 'weight' [102]  (3.25 ns)

 <State 9>: 5.32ns
The critical path consists of the following:
	'load' operation ('input_load', accelerator_hls/components.cpp:18) on array 'input_r' [112]  (3.25 ns)
	'select' operation ('tmp_115', accelerator_hls/components.cpp:18) [117]  (2.07 ns)

 <State 10>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_116', accelerator_hls/components.cpp:18) [118]  (5.7 ns)

 <State 11>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_116', accelerator_hls/components.cpp:18) [118]  (5.7 ns)

 <State 12>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_116', accelerator_hls/components.cpp:18) [118]  (5.7 ns)

 <State 13>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_116', accelerator_hls/components.cpp:18) [118]  (5.7 ns)

 <State 14>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', accelerator_hls/components.cpp:18) [119]  (7.26 ns)

 <State 15>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', accelerator_hls/components.cpp:18) [119]  (7.26 ns)

 <State 16>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', accelerator_hls/components.cpp:18) [119]  (7.26 ns)

 <State 17>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', accelerator_hls/components.cpp:18) [119]  (7.26 ns)

 <State 18>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', accelerator_hls/components.cpp:18) [119]  (7.26 ns)

 <State 19>: 2.32ns
The critical path consists of the following:
	'load' operation ('bias_load', accelerator_hls/components.cpp:22) on array 'bias' [126]  (2.32 ns)

 <State 20>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result', accelerator_hls/components.cpp:22) [127]  (7.26 ns)

 <State 21>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result', accelerator_hls/components.cpp:22) [127]  (7.26 ns)

 <State 22>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result', accelerator_hls/components.cpp:22) [127]  (7.26 ns)

 <State 23>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result', accelerator_hls/components.cpp:22) [127]  (7.26 ns)

 <State 24>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result', accelerator_hls/components.cpp:22) [127]  (7.26 ns)

 <State 25>: 6.79ns
The critical path consists of the following:
	'fcmp' operation ('tmp_39', accelerator_hls/components.cpp:23) [134]  (6.79 ns)

 <State 26>: 8.53ns
The critical path consists of the following:
	'icmp' operation ('notrhs1', accelerator_hls/components.cpp:22) [132]  (3.2 ns)
	'or' operation ('tmp_38', accelerator_hls/components.cpp:22) [133]  (0 ns)
	'and' operation ('tmp_40', accelerator_hls/components.cpp:23) [135]  (0 ns)
	'select' operation ('result', accelerator_hls/components.cpp:23) [136]  (2.07 ns)
	'store' operation (accelerator_hls/components.cpp:23) of variable 'result', accelerator_hls/components.cpp:23 on array 'conv1_output' [141]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
