000
#define PM_FUSES_39__BoostLock__SHIFT 0x10
#define PM_FUSES_39__EClkDid_4_MASK 0xff000000
#define PM_FUSES_39__EClkDid_4__SHIFT 0x18
#define PM_FUSES_40__BapmVddNbBaseLeakageLoSidd_MASK 0xffff
#define PM_FUSES_40__BapmVddNbBaseLeakageLoSidd__SHIFT 0x0
#define PM_FUSES_40__BapmVddNbBaseLeakageHiSidd_MASK 0xffff0000
#define PM_FUSES_40__BapmVddNbBaseLeakageHiSidd__SHIFT 0x10
#define PM_FUSES_41__VddNbVid_3_MASK 0xff
#define PM_FUSES_41__VddNbVid_3__SHIFT 0x0
#define PM_FUSES_41__VddNbVid_2_MASK 0xff00
#define PM_FUSES_41__VddNbVid_2__SHIFT 0x8
#define PM_FUSES_41__VddNbVid_1_MASK 0xff0000
#define PM_FUSES_41__VddNbVid_1__SHIFT 0x10
#define PM_FUSES_41__VddNbVid_0_MASK 0xff000000
#define PM_FUSES_41__VddNbVid_0__SHIFT 0x18
#define PM_FUSES_42__VddNbVidOffset_2_MASK 0xff
#define PM_FUSES_42__VddNbVidOffset_2__SHIFT 0x0
#define PM_FUSES_42__VddNbVidOffset_1_MASK 0xff00
#define PM_FUSES_42__VddNbVidOffset_1__SHIFT 0x8
#define PM_FUSES_42__VddNbVidOffset_0_MASK 0xff0000
#define PM_FUSES_42__VddNbVidOffset_0__SHIFT 0x10
#define PM_FUSES_42__VddNbVid_4_MASK 0xff000000
#define PM_FUSES_42__VddNbVid_4__SHIFT 0x18
#define PM_FUSES_43__BapmDisable_MASK 0xff
#define PM_FUSES_43__BapmDisable__SHIFT 0x0
#define PM_FUSES_43__CoreTdpLimit0_MASK 0xff00
#define PM_FUSES_43__CoreTdpLimit0__SHIFT 0x8
#define PM_FUSES_43__VddNbVidOffset_4_MASK 0xff0000
#define PM_FUSES_43__VddNbVidOffset_4__SHIFT 0x10
#define PM_FUSES_43__VddNbVidOffset_3_MASK 0xff000000
#define PM_FUSES_43__VddNbVidOffset_3__SHIFT 0x18
#define PM_FUSES_44__LpmlL2_3_MASK 0xff
#define PM_FUSES_44__LpmlL2_3__SHIFT 0x0
#define PM_FUSES_44__LpmlL2_2_MASK 0xff00
#define PM_FUSES_44__LpmlL2_2__SHIFT 0x8
#define PM_FUSES_44__LpmlL2_1_MASK 0xff0000
#define PM_FUSES_44__LpmlL2_1__SHIFT 0x10
#define PM_FUSES_44__LpmlL2_0_MASK 0xff000000
#define PM_FUSES_44__LpmlL2_0__SHIFT 0x18
#define PM_FUSES_45__LpmlL2_7_MASK 0xff
#define PM_FUSES_45__LpmlL2_7__SHIFT 0x0
#define PM_FUSES_45__LpmlL2_6_MASK 0xff00
#define PM_FUSES_45__LpmlL2_6__SHIFT 0x8
#define PM_FUSES_45__LpmlL2_5_MASK 0xff0000
#define PM_FUSES_45__LpmlL2_5__SHIFT 0x10
#define PM_FUSES_45__LpmlL2_4_MASK 0xff000000
#define PM_FUSES_45__LpmlL2_4__SHIFT 0x18
#define PM_FUSES_46__CoolPdmTc_MASK 0xff
#define PM_FUSES_46__CoolPdmTc__SHIFT 0x0
#define PM_FUSES_46__BaseCpcTdpLimit2_MASK 0xff00
#define PM_FUSES_46__BaseCpcTdpLimit2__SHIFT 0x8
#define PM_FUSES_46__BaseCpcTdpLimit1_MASK 0xff0000
#define PM_FUSES_46__BaseCpcTdpLimit1__SHIFT 0x10
#define PM_FUSES_46__BaseCpcTdpLimit_MASK 0xff000000
#define PM_FUSES_46__BaseCpcTdpLimit__SHIFT 0x18
#define PM_FUSES_47__CoolPdmThr2_MASK 0xff
#define PM_FUSES_47__CoolPdmThr2__SHIFT 0x0
#define PM_FUSES_47__CoolPdmThr1_MASK 0xff00
#define PM_FUSES_47__CoolPdmThr1__SHIFT 0x8
#define PM_FUSES_47__GpuPdmTc_MASK 0xff0000
#define PM_FUSES_47__GpuPdmTc__SHIFT 0x10
#define PM_FUSES_47__HeatPdmTc_MASK 0xff000000
#define PM_FUSES_47__HeatPdmTc__SHIFT 0x18
#define PM_FUSES_48__PkgPwr_MAWt_MASK 0xff
#define PM_FUSES_48__PkgPwr_MAWt__SHIFT 0x0
#define PM_FUSES_48__GpuActThr_MASK 0xff00
#define PM_FUSES_48__GpuActThr__SHIFT 0x8
#define PM_FUSES_48__HeatPdmThr2_MASK 0xff0000
#define PM_FUSES_48__HeatPdmThr2__SHIFT 0x10
#define PM_FUSES_48__HeatPdmThr1_MASK 0xff000000
#define PM_FUSES_48__HeatPdmThr1__SHIFT 0x18
#define PM_FUSES_49__SocketTdp_MASK 0xffff
#define PM_FUSES_49__SocketTdp__SHIFT 0x0
#define PM_FUSES_49__GpuPdmMult_MASK 0xffff0000
#define PM_FUSES_49__GpuPdmMult__SHIFT 0x10
#define PM_FUSES_50__Reserved2_MASK 0xffff
#define PM_FUSES_50__Reserved2__SHIFT 0x0
#define PM_FUSES_50__Reserved1_MASK 0xff0000
#define PM_FUSES_50__Reserved1__SHIFT 0x10
#define PM_FUSES_50__NumBoostStates_MASK 0xff000000
#define PM_FUSES_50__NumBoostStates__SHIFT 0x18
#define PM_FUSES_51__FUSE_DATA_MASK 0xffffffff
#define PM_FUSES_51__FUSE_DATA__SHIFT 0x0
#define PM_FUSES_52__FUSE_DATA_MASK 0xffffffff
#define PM_FUSES_52__FUSE_DATA__SHIFT 0x0
#define PM_FUSES_53__FUSE_DATA_MASK 0xffffffff
#define PM_FUSES_53__FUSE_DATA__SHIFT 0x0
#define PM_FUSES_54__FUSE_DATA_MASK 0xffffffff
#define PM_FUSES_54__FUSE_DATA__SHIFT 0x0
#define PM_FUSES_55__FUSE_DATA_MASK 0xffffffff
#define PM_FUSES_55__FUSE_DATA__SHIFT 0x0
#define PM_FUSES_56__FUSE_DATA_MASK 0xffffffff
#define PM_FUSES_56__FUSE_DATA__SHIFT 0x0
#define PM_FUSES_57__FUSE_DATA_MASK 0xffffffff
#define PM_FUSES_57__FUSE_DATA__SHIFT 0x0
#define PM_FUSES_58__FUSE_DATA_MASK 0xffffffff
#define PM_FUSES_58__FUSE_DATA__SHIFT 0x0
#define PM_FUSES_59__FUSE_DATA_MASK 0xffffffff
#define PM_FUSES_59__FUSE_DATA__SHIFT 0x0
#define PM_FUSES_60__FUSE_DATA_MASK 0xffffffff
#define PM_FUSES_60__FUSE_DATA__SHIFT 0x0
#define PM_FUSES_61__FUSE_DATA_MASK 0xffffffff
#define PM_FUSES_61__FUSE_DATA__SHIFT 0x0
#define PM_FUSES_62__FUSE_DATA_MASK 0xffffffff
#define PM_FUSES_62__FUSE_DATA__SHIFT 0x0
#define PM_FUSES_63__FUSE_DATA_MASK 0xffffffff
#define PM_FUSES_63__FUSE_DATA__SHIFT 0x0
#define PM_FUSES_64__FUSE_DATA_MASK 0xffffffff
#define PM_FUSES_64__FUSE_DATA__SHIFT 0x0
#define PM_FUSES_65__FUSE_DATA_MASK 0xffffffff
#define PM_FUSES_65__FUSE_DATA__SHIFT 0x0
#define FIRMWARE_FLAGS__INTERRUPTS_ENABLED_MASK 0x1
#define FIRMWARE_FLAGS__INTERRUPTS_ENABLED__SHIFT 0x0
#define FIRMWARE_FLAGS__RESERVED_MASK 0xfffffe
#define FIRMWARE_FLAGS__RESERVED__SHIFT 0x1
#define FIRMWARE_FLAGS__TEST_COUNT_MASK 0xff000000
#define FIRMWARE_FLAGS__TEST_COUNT__SHIFT 0x18
#define TEMPERATURE_READ_ADDR__CSR_ADDR_MASK 0x3f
#define TEMPERATURE_READ_ADDR__CSR_ADDR__SHIFT 0x0
#define TEMPERATURE_READ_ADDR__TCEN_ID_MASK 0x3c0
#define TEMPERATURE_READ_ADDR__TCEN_ID__SHIFT 0x6
#define TEMPERATURE_READ_ADDR__RESERVED_MASK 0xfffffc00
#define TEMPERATURE_READ_ADDR__RESERVED__SHIFT 0xa
#define CURRENT_GNB_TEMP__TEMP_MASK 0x7ff
#define CURRENT_GNB_TEMP__TEMP__SHIFT 0x0
#define CURRENT_GLOBAL_TEMP__TEMP_MASK 0x7ff
#define CURRENT_GLOBAL_TEMP__TEMP__SHIFT 0x0
#define FEATURE_STATUS__SCLK_DPM_ON_MASK 0x1
#define FEATURE_STATUS__SCLK_DPM_ON__SHIFT 0x0
#define FEATURE_STA