[Project]
Current Flow=Generic
VCS=0
version=4
Current Config=compile
[Configurations]
compile=Register_File
[Library]
Register_File=.\Register_File\Register_File.lib
[$LibMap$]
Register_File=.
Active_lib=
[Settings]
FLOW_TYPE=HDL
LANGUAGE=VHDL
REFRESH_FLOW=1
FLOWTOOLS=NONE
FAMILY=
C:\Users\Andre\Documents\ODU\ODU_Fall_2022\ECE443\Project_2\ECE484W_CPU\Register_File\Register_File\Register_File.adf
