#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Wed Sep 10 21:23:49 2025
# Process ID: 3950716
# Current directory: /mnt/2T/vivado/NIC/reco-nic/reco_sim_3_yun_1/RecoNIC/sim/scripts
# Command line: vivado -mode batch -source gen_vivado_ip_hbm.tcl -tclargs -board_repo /mnt/2T/vivado/NIC/reco-nic/reco_built_u250/XilinxBoardStore
# Log file: /mnt/2T/vivado/NIC/reco-nic/reco_sim_3_yun_1/RecoNIC/sim/scripts/vivado.log
# Journal file: /mnt/2T/vivado/NIC/reco-nic/reco_sim_3_yun_1/RecoNIC/sim/scripts/vivado.jou
# Running On: 3090-1, OS: Linux, CPU Frequency: 4813.607 MHz, CPU Physical cores: 8, Host memory: 67173 MB
#-----------------------------------------------------------
source gen_vivado_ip_hbm.tcl
# puts ""

# puts "========================================="
=========================================
# puts "RecoNIC HBM仿真基础IP生成脚本"
RecoNIC HBM仿真基础IP生成脚本
# puts "版本: 2023.09.10 - 直接创建版"
版本: 2023.09.10 - 直接创建版
# puts "========================================="
=========================================
# array set build_options {
#   -board_repo ""
# }
# for {set i 0} {$i < $argc} {incr i 2} {
#     set arg [lindex $argv $i]
#     set val [lindex $argv [expr $i+1]]
#     if {[info exists build_options($arg)]} {
#         set build_options($arg) $val
#         puts "设置构建选项 $arg = $val"
#     }
# }
设置构建选项 -board_repo = /mnt/2T/vivado/NIC/reco-nic/reco_built_u250/XilinxBoardStore
# foreach {key value} [array get build_options] {
#     set [string range $key 1 end] $value
# }
# if {[string equal $board_repo ""]} {
#   puts "INFO: 未指定板级仓库路径"
# } else {
#   set_param board.repoPaths $board_repo
#   puts "INFO: 使用板级仓库: $board_repo"
# }
INFO: 使用板级仓库: /mnt/2T/vivado/NIC/reco-nic/reco_built_u250/XilinxBoardStore
# set vivado_version 2021.2
# set board au50
# set part xcu50-fsvh2104-2-e
# set board_part xilinx.com:au50:part0:1.3
# puts "INFO: Vivado版本: $vivado_version"
INFO: Vivado版本: 2021.2
# puts "INFO: 目标板卡: $board ($board_part)"
INFO: 目标板卡: au50 (xilinx.com:au50:part0:1.3)
# puts "INFO: FPGA器件: $part"
INFO: FPGA器件: xcu50-fsvh2104-2-e
# set root_dir [file normalize ../..]
# set sim_dir $root_dir/sim
# set build_dir $sim_dir/build
# set ip_build_dir $build_dir/ip
# set build_managed_ip_dir $build_dir/managed_ip
# puts ""

# puts "路径配置:"
路径配置:
# puts "  根目录: $root_dir"
  根目录: /mnt/2T/vivado/NIC/reco-nic/reco_sim_3_yun_1/RecoNIC
# puts "  构建目录: $build_dir"
  构建目录: /mnt/2T/vivado/NIC/reco-nic/reco_sim_3_yun_1/RecoNIC/sim/build
# puts "  IP构建目录: $ip_build_dir"
  IP构建目录: /mnt/2T/vivado/NIC/reco-nic/reco_sim_3_yun_1/RecoNIC/sim/build/ip
# puts ""

# puts "创建目录结构..."
创建目录结构...
# file mkdir $ip_build_dir
# file mkdir $build_managed_ip_dir
# puts "✓ 目录结构创建完成"
✓ 目录结构创建完成
# puts ""

# puts "创建Vivado项目..."
创建Vivado项目...
# create_project -force managed_ip_project $build_managed_ip_dir -part $part
WARNING: [Board 49-91] Board repository path '/mnt/2T/vivado/NIC/reco-nic/reco_built_u250/XilinxBoardStore' does not exist, it will not be used to search board files.
# set_property BOARD_PART $board_part [current_project]
# puts "✓ 项目创建完成: [get_property NAME [current_project]]"
✓ 项目创建完成: managed_ip_project
# puts ""

# puts "开始生成仿真IP..."
开始生成仿真IP...
# puts "========================================="
=========================================
# puts ""

# puts "[1/3] 创建 axi_mm_bram..."
[1/3] 创建 axi_mm_bram...
# if {[file exists ${ip_build_dir}/axi_mm_bram]} {
#     file delete -force ${ip_build_dir}/axi_mm_bram
# }
# create_ip -name axi_bram_ctrl -vendor xilinx.com -library ip -version 4.1 -module_name axi_mm_bram -dir $ip_build_dir
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/2T/tool/Xilinx_2021/Vivado/2021.2/data/ip'.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] axi_mm_bram: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] axi_mm_bram: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
# set_property -dict {
#     CONFIG.DATA_WIDTH {512}
#     CONFIG.SUPPORTS_NARROW_BURST {1}
#     CONFIG.SINGLE_PORT_BRAM {0}
#     CONFIG.ECC_TYPE {0}
#     CONFIG.BMG_INSTANCE {INTERNAL}
#     CONFIG.MEM_DEPTH {8192}
#     CONFIG.ID_WIDTH {5}
#     CONFIG.RD_CMD_OPTIMIZATION {0}
# } [get_ips axi_mm_bram]
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] axi_mm_bram: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] axi_mm_bram: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] axi_mm_bram: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] axi_mm_bram: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
# generate_target all [get_files ${ip_build_dir}/axi_mm_bram/axi_mm_bram.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'axi_mm_bram'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'axi_mm_bram'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'axi_mm_bram'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'axi_mm_bram'...
# create_ip_run [get_files -of_objects [get_fileset sources_1] ${ip_build_dir}/axi_mm_bram/axi_mm_bram.xci]
# launch_runs axi_mm_bram_synth_1 -jobs 8
[Wed Sep 10 21:23:59 2025] Launched axi_mm_bram_synth_1...
Run output will be captured here: /mnt/2T/vivado/NIC/reco-nic/reco_sim_3_yun_1/RecoNIC/sim/build/managed_ip/managed_ip_project.runs/axi_mm_bram_synth_1/runme.log
# wait_on_run axi_mm_bram_synth_1
[Wed Sep 10 21:23:59 2025] Waiting for axi_mm_bram_synth_1 to finish...

*** Running vivado
    with args -log axi_mm_bram.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source axi_mm_bram.tcl


****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source axi_mm_bram.tcl -notrace
Command: synth_design -top axi_mm_bram -part xcu50-fsvh2104-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu50'
INFO: [Device 21-403] Loading part xcu50-fsvh2104-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3953550
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3560.207 ; gain = 278.766 ; free physical = 437 ; free virtual = 7717
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'axi_mm_bram' [/mnt/2T/vivado/NIC/reco-nic/reco_sim_3_yun_1/RecoNIC/sim/build/ip/axi_mm_bram/synth/axi_mm_bram.vhd:101]
	Parameter C_BRAM_INST_MODE bound to: INTERNAL - type: string 
	Parameter C_MEMORY_DEPTH bound to: 8192 - type: integer 
	Parameter C_BRAM_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 19 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 1 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtexuplusHBM - type: string 
	Parameter C_READ_LATENCY bound to: 1 - type: integer 
	Parameter C_RD_CMD_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axi_bram_ctrl' declared at '/mnt/2T/vivado/NIC/reco-nic/reco_sim_3_yun_1/RecoNIC/sim/build/ip/axi_mm_bram/hdl/axi_bram_ctrl_v4_1_rfs.vhd:31357' bound to instance 'U0' of component 'axi_bram_ctrl' [/mnt/2T/vivado/NIC/reco-nic/reco_sim_3_yun_1/RecoNIC/sim/build/ip/axi_mm_bram/synth/axi_mm_bram.vhd:248]
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl' [/mnt/2T/vivado/NIC/reco-nic/reco_sim_3_yun_1/RecoNIC/sim/build/ip/axi_mm_bram/hdl/axi_bram_ctrl_v4_1_rfs.vhd:31528]
	Parameter MEMORY_SIZE bound to: 4194304 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: blockram - type: string 
	Parameter CLOCKING_MODE bound to: common_clock - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter WAKEUP_TIME bound to: disable_sleep - type: string 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 512 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 512 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 13 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 1 - type: integer 
	Parameter WRITE_MODE_A bound to: write_first - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 512 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 512 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 13 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: write_first - type: string 
INFO: [Synth 8-3491] module 'xpm_memory_tdpram' declared at '/mnt/2T/tool/Xilinx_2021/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8947' bound to instance 'xpm_memory_inst' of component 'xpm_memory_tdpram' [/mnt/2T/vivado/NIC/reco-nic/reco_sim_3_yun_1/RecoNIC/sim/build/ip/axi_mm_bram/hdl/axi_bram_ctrl_v4_1_rfs.vhd:31722]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_tdpram' [/mnt/2T/tool/Xilinx_2021/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8947]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [/mnt/2T/tool/Xilinx_2021/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/mnt/2T/tool/Xilinx_2021/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:493]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (1#1) [/mnt/2T/tool/Xilinx_2021/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_tdpram' (2#1) [/mnt/2T/tool/Xilinx_2021/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8947]
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl_top' [/mnt/2T/vivado/NIC/reco-nic/reco_sim_3_yun_1/RecoNIC/sim/build/ip/axi_mm_bram/hdl/axi_bram_ctrl_v4_1_rfs.vhd:30527]
INFO: [Synth 8-638] synthesizing module 'full_axi' [/mnt/2T/vivado/NIC/reco-nic/reco_sim_3_yun_1/RecoNIC/sim/build/ip/axi_mm_bram/hdl/axi_bram_ctrl_v4_1_rfs.vhd:29280]
WARNING: [Synth 8-6774] Null subtype or type declaration found [/mnt/2T/vivado/NIC/reco-nic/reco_sim_3_yun_1/RecoNIC/sim/build/ip/axi_mm_bram/hdl/axi_bram_ctrl_v4_1_rfs.vhd:29350]
INFO: [Synth 8-3919] null assignment ignored [/mnt/2T/vivado/NIC/reco-nic/reco_sim_3_yun_1/RecoNIC/sim/build/ip/axi_mm_bram/hdl/axi_bram_ctrl_v4_1_rfs.vhd:29350]
WARNING: [Synth 8-6774] Null subtype or type declaration found [/mnt/2T/vivado/NIC/reco-nic/reco_sim_3_yun_1/RecoNIC/sim/build/ip/axi_mm_bram/hdl/axi_bram_ctrl_v4_1_rfs.vhd:29351]
INFO: [Synth 8-3919] null assignment ignored [/mnt/2T/vivado/NIC/reco-nic/reco_sim_3_yun_1/RecoNIC/sim/build/ip/axi_mm_bram/hdl/axi_bram_ctrl_v4_1_rfs.vhd:29351]
INFO: [Synth 8-638] synthesizing module 'wr_chnl' [/mnt/2T/vivado/NIC/reco-nic/reco_sim_3_yun_1/RecoNIC/sim/build/ip/axi_mm_bram/hdl/axi_bram_ctrl_v4_1_rfs.vhd:24159]
INFO: [Synth 8-506] null port 'FaultInjectECC' ignored [/mnt/2T/vivado/NIC/reco-nic/reco_sim_3_yun_1/RecoNIC/sim/build/ip/axi_mm_bram/hdl/axi_bram_ctrl_v4_1_rfs.vhd:24126]
INFO: [Synth 8-638] synthesizing module 'wrap_brst' [/mnt/2T/vivado/NIC/reco-nic/reco_sim_3_yun_1/RecoNIC/sim/build/ip/axi_mm_bram/hdl/axi_bram_ctrl_v4_1_rfs.vhd:12455]
INFO: [Synth 8-256] done synthesizing module 'wrap_brst' (3#1) [/mnt/2T/vivado/NIC/reco-nic/reco_sim_3_yun_1/RecoNIC/sim/build/ip/axi_mm_bram/hdl/axi_bram_ctrl_v4_1_rfs.vhd:12455]
INFO: [Synth 8-226] default block is never used [/mnt/2T/vivado/NIC/reco-nic/reco_sim_3_yun_1/RecoNIC/sim/build/ip/axi_mm_bram/hdl/axi_bram_ctrl_v4_1_rfs.vhd:25502]
INFO: [Synth 8-638] synthesizing module 'ua_narrow' [/mnt/2T/vivado/NIC/reco-nic/reco_sim_3_yun_1/RecoNIC/sim/build/ip/axi_mm_bram/hdl/axi_bram_ctrl_v4_1_rfs.vhd:11989]
INFO: [Synth 8-226] default block is never used [/mnt/2T/vivado/NIC/reco-nic/reco_sim_3_yun_1/RecoNIC/sim/build/ip/axi_mm_bram/hdl/axi_bram_ctrl_v4_1_rfs.vhd:12168]
INFO: [Synth 8-226] default block is never used [/mnt/2T/vivado/NIC/reco-nic/reco_sim_3_yun_1/RecoNIC/sim/build/ip/axi_mm_bram/hdl/axi_bram_ctrl_v4_1_rfs.vhd:12207]
INFO: [Synth 8-256] done synthesizing module 'ua_narrow' (4#1) [/mnt/2T/vivado/NIC/reco-nic/reco_sim_3_yun_1/RecoNIC/sim/build/ip/axi_mm_bram/hdl/axi_bram_ctrl_v4_1_rfs.vhd:11989]
INFO: [Synth 8-226] default block is never used [/mnt/2T/vivado/NIC/reco-nic/reco_sim_3_yun_1/RecoNIC/sim/build/ip/axi_mm_bram/hdl/axi_bram_ctrl_v4_1_rfs.vhd:25832]
INFO: [Synth 8-638] synthesizing module 'SRL_FIFO' [/mnt/2T/vivado/NIC/reco-nic/reco_sim_3_yun_1/RecoNIC/sim/build/ip/axi_mm_bram/hdl/axi_bram_ctrl_v4_1_rfs.vhd:133]
INFO: [Synth 8-3491] module 'FDR' declared at '/mnt/2T/tool/Xilinx_2021/Vivado/2021.2/scripts/rt/data/unisim_comp.v:27824' bound to instance 'Data_Exists_DFF' of component 'FDR' [/mnt/2T/vivado/NIC/reco-nic/reco_sim_3_yun_1/RecoNIC/sim/build/ip/axi_mm_bram/hdl/axi_bram_ctrl_v4_1_rfs.vhd:230]
INFO: [Synth 8-6157] synthesizing module 'FDR' [/mnt/2T/tool/Xilinx_2021/Vivado/2021.2/scripts/rt/data/unisim_comp.v:27824]
INFO: [Synth 8-6155] done synthesizing module 'FDR' (5#1) [/mnt/2T/tool/Xilinx_2021/Vivado/2021.2/scripts/rt/data/unisim_comp.v:27824]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/mnt/2T/tool/Xilinx_2021/Vivado/2021.2/scripts/rt/data/unisim_comp.v:66488' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/mnt/2T/vivado/NIC/reco-nic/reco_sim_3_yun_1/RecoNIC/sim/build/ip/axi_mm_bram/hdl/axi_bram_ctrl_v4_1_rfs.vhd:247]
INFO: [Synth 8-6157] synthesizing module 'MUXCY_L' [/mnt/2T/tool/Xilinx_2021/Vivado/2021.2/scripts/rt/data/unisim_comp.v:66488]
INFO: [Synth 8-6155] done synthesizing module 'MUXCY_L' (6#1) [/mnt/2T/tool/Xilinx_2021/Vivado/2021.2/scripts/rt/data/unisim_comp.v:66488]
INFO: [Synth 8-3491] module 'XORCY' declared at '/mnt/2T/tool/Xilinx_2021/Vivado/2021.2/scripts/rt/data/unisim_comp.v:110337' bound to instance 'XORCY_I' of component 'XORCY' [/mnt/2T/vivado/NIC/reco-nic/reco_sim_3_yun_1/RecoNIC/sim/build/ip/axi_mm_bram/hdl/axi_bram_ctrl_v4_1_rfs.vhd:254]
INFO: [Synth 8-6157] synthesizing module 'XORCY' [/mnt/2T/tool/Xilinx_2021/Vivado/2021.2/scripts/rt/data/unisim_comp.v:110337]
INFO: [Synth 8-6155] done synthesizing module 'XORCY' (7#1) [/mnt/2T/tool/Xilinx_2021/Vivado/2021.2/scripts/rt/data/unisim_comp.v:110337]
INFO: [Synth 8-3491] module 'FDRE' declared at '/mnt/2T/tool/Xilinx_2021/Vivado/2021.2/scripts/rt/data/unisim_comp.v:27837' bound to instance 'FDRE_I' of component 'FDRE' [/mnt/2T/vivado/NIC/reco-nic/reco_sim_3_yun_1/RecoNIC/sim/build/ip/axi_mm_bram/hdl/axi_bram_ctrl_v4_1_rfs.vhd:260]
INFO: [Synth 8-6157] synthesizing module 'FDRE' [/mnt/2T/tool/Xilinx_2021/Vivado/2021.2/scripts/rt/data/unisim_comp.v:27837]
INFO: [Synth 8-6155] done synthesizing module 'FDRE' (8#1) [/mnt/2T/tool/Xilinx_2021/Vivado/2021.2/scripts/rt/data/unisim_comp.v:27837]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/mnt/2T/tool/Xilinx_2021/Vivado/2021.2/scripts/rt/data/unisim_comp.v:66488' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/mnt/2T/vivado/NIC/reco-nic/reco_sim_3_yun_1/RecoNIC/sim/build/ip/axi_mm_bram/hdl/axi_bram_ctrl_v4_1_rfs.vhd:247]
INFO: [Synth 8-3491] module 'XORCY' declared at '/mnt/2T/tool/Xilinx_2021/Vivado/2021.2/scripts/rt/data/unisim_comp.v:110337' bound to instance 'XORCY_I' of component 'XORCY' [/mnt/2T/vivado/NIC/reco-nic/reco_sim_3_yun_1/RecoNIC/sim/build/ip/axi_mm_bram/hdl/axi_bram_ctrl_v4_1_rfs.vhd:254]
INFO: [Synth 8-3491] module 'FDRE' declared at '/mnt/2T/tool/Xilinx_2021/Vivado/2021.2/scripts/rt/data/unisim_comp.v:27837' bound to instance 'FDRE_I' of component 'FDRE' [/mnt/2T/vivado/NIC/reco-nic/reco_sim_3_yun_1/RecoNIC/sim/build/ip/axi_mm_bram/hdl/axi_bram_ctrl_v4_1_rfs.vhd:260]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/mnt/2T/tool/Xilinx_2021/Vivado/2021.2/scripts/rt/data/unisim_comp.v:66488' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/mnt/2T/vivado/NIC/reco-nic/reco_sim_3_yun_1/RecoNIC/sim/build/ip/axi_mm_bram/hdl/axi_bram_ctrl_v4_1_rfs.vhd:247]
INFO: [Synth 8-3491] module 'XORCY' declared at '/mnt/2T/tool/Xilinx_2021/Vivado/2021.2/scripts/rt/data/unisim_comp.v:110337' bound to instance 'XORCY_I' of component 'XORCY' [/mnt/2T/vivado/NIC/reco-nic/reco_sim_3_yun_1/RecoNIC/sim/build/ip/axi_mm_bram/hdl/axi_bram_ctrl_v4_1_rfs.vhd:254]
INFO: [Synth 8-3491] module 'FDRE' declared at '/mnt/2T/tool/Xilinx_2021/Vivado/2021.2/scripts/rt/data/unisim_comp.v:27837' bound to instance 'FDRE_I' of component 'FDRE' [/mnt/2T/vivado/NIC/reco-nic/reco_sim_3_yun_1/RecoNIC/sim/build/ip/axi_mm_bram/hdl/axi_bram_ctrl_v4_1_rfs.vhd:260]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/mnt/2T/tool/Xilinx_2021/Vivado/2021.2/scripts/rt/data/unisim_comp.v:66488' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/mnt/2T/vivado/NIC/reco-nic/reco_sim_3_yun_1/RecoNIC/sim/build/ip/axi_mm_bram/hdl/axi_bram_ctrl_v4_1_rfs.vhd:247]
INFO: [Synth 8-3491] module 'XORCY' declared at '/mnt/2T/tool/Xilinx_2021/Vivado/2021.2/scripts/rt/data/unisim_comp.v:110337' bound to instance 'XORCY_I' of component 'XORCY' [/mnt/2T/vivado/NIC/reco-nic/reco_sim_3_yun_1/RecoNIC/sim/build/ip/axi_mm_bram/hdl/axi_bram_ctrl_v4_1_rfs.vhd:254]
INFO: [Synth 8-3491] module 'FDRE' declared at '/mnt/2T/tool/Xilinx_2021/Vivado/2021.2/scripts/rt/data/unisim_comp.v:27837' bound to instance 'FDRE_I' of component 'FDRE' [/mnt/2T/vivado/NIC/reco-nic/reco_sim_3_yun_1/RecoNIC/sim/build/ip/axi_mm_bram/hdl/axi_bram_ctrl_v4_1_rfs.vhd:260]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/mnt/2T/tool/Xilinx_2021/Vivado/2021.2/scripts/rt/data/unisim_comp.v:105999' bound to instance 'SRL16E_I' of component 'SRL16E' [/mnt/2T/vivado/NIC/reco-nic/reco_sim_3_yun_1/RecoNIC/sim/build/ip/axi_mm_bram/hdl/axi_bram_ctrl_v4_1_rfs.vhd:271]
INFO: [Synth 8-6157] synthesizing module 'SRL16E' [/mnt/2T/tool/Xilinx_2021/Vivado/2021.2/scripts/rt/data/unisim_comp.v:105999]
INFO: [Synth 8-6155] done synthesizing module 'SRL16E' (9#1) [/mnt/2T/tool/Xilinx_2021/Vivado/2021.2/scripts/rt/data/unisim_comp.v:105999]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/mnt/2T/tool/Xilinx_2021/Vivado/2021.2/scripts/rt/data/unisim_comp.v:105999' bound to instance 'SRL16E_I' of component 'SRL16E' [/mnt/2T/vivado/NIC/reco-nic/reco_sim_3_yun_1/RecoNIC/sim/build/ip/axi_mm_bram/hdl/axi_bram_ctrl_v4_1_rfs.vhd:271]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/mnt/2T/tool/Xilinx_2021/Vivado/2021.2/scripts/rt/data/unisim_comp.v:105999' bound to instance 'SRL16E_I' of component 'SRL16E' [/mnt/2T/vivado/NIC/reco-nic/reco_sim_3_yun_1/RecoNIC/sim/build/ip/axi_mm_bram/hdl/axi_bram_ctrl_v4_1_rfs.vhd:271]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/mnt/2T/tool/Xilinx_2021/Vivado/2021.2/scripts/rt/data/unisim_comp.v:105999' bound to instance 'SRL16E_I' of component 'SRL16E' [/mnt/2T/vivado/NIC/reco-nic/reco_sim_3_yun_1/RecoNIC/sim/build/ip/axi_mm_bram/hdl/axi_bram_ctrl_v4_1_rfs.vhd:271]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/mnt/2T/tool/Xilinx_2021/Vivado/2021.2/scripts/rt/data/unisim_comp.v:105999' bound to instance 'SRL16E_I' of component 'SRL16E' [/mnt/2T/vivado/NIC/reco-nic/reco_sim_3_yun_1/RecoNIC/sim/build/ip/axi_mm_bram/hdl/axi_bram_ctrl_v4_1_rfs.vhd:271]
INFO: [Synth 8-256] done synthesizing module 'SRL_FIFO' (10#1) [/mnt/2T/vivado/NIC/reco-nic/reco_sim_3_yun_1/RecoNIC/sim/build/ip/axi_mm_bram/hdl/axi_bram_ctrl_v4_1_rfs.vhd:133]
WARNING: [Synth 8-6014] Unused sequential element curr_awsize_reg_reg was removed.  [/mnt/2T/vivado/NIC/reco-nic/reco_sim_3_yun_1/RecoNIC/sim/build/ip/axi_mm_bram/hdl/axi_bram_ctrl_v4_1_rfs.vhd:25318]
WARNING: [Synth 8-6014] Unused sequential element aw_active_d1_reg was removed.  [/mnt/2T/vivado/NIC/reco-nic/reco_sim_3_yun_1/RecoNIC/sim/build/ip/axi_mm_bram/hdl/axi_bram_ctrl_v4_1_rfs.vhd:25743]
INFO: [Synth 8-256] done synthesizing module 'wr_chnl' (11#1) [/mnt/2T/vivado/NIC/reco-nic/reco_sim_3_yun_1/RecoNIC/sim/build/ip/axi_mm_bram/hdl/axi_bram_ctrl_v4_1_rfs.vhd:24159]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [/mnt/2T/vivado/NIC/reco-nic/reco_sim_3_yun_1/RecoNIC/sim/build/ip/axi_mm_bram/hdl/axi_bram_ctrl_v4_1_rfs.vhd:30020]
INFO: [Synth 8-638] synthesizing module 'rd_chnl' [/mnt/2T/vivado/NIC/reco-nic/reco_sim_3_yun_1/RecoNIC/sim/build/ip/axi_mm_bram/hdl/axi_bram_ctrl_v4_1_rfs.vhd:14746]
WARNING: [Synth 8-6774] Null subtype or type declaration found [/mnt/2T/vivado/NIC/reco-nic/reco_sim_3_yun_1/RecoNIC/sim/build/ip/axi_mm_bram/hdl/axi_bram_ctrl_v4_1_rfs.vhd:15184]
INFO: [Synth 8-3919] null assignment ignored [/mnt/2T/vivado/NIC/reco-nic/reco_sim_3_yun_1/RecoNIC/sim/build/ip/axi_mm_bram/hdl/axi_bram_ctrl_v4_1_rfs.vhd:15184]
WARNING: [Synth 8-6774] Null subtype or type declaration found [/mnt/2T/vivado/NIC/reco-nic/reco_sim_3_yun_1/RecoNIC/sim/build/ip/axi_mm_bram/hdl/axi_bram_ctrl_v4_1_rfs.vhd:15189]
INFO: [Synth 8-3919] null assignment ignored [/mnt/2T/vivado/NIC/reco-nic/reco_sim_3_yun_1/RecoNIC/sim/build/ip/axi_mm_bram/hdl/axi_bram_ctrl_v4_1_rfs.vhd:15189]
WARNING: [Synth 8-6774] Null subtype or type declaration found [/mnt/2T/vivado/NIC/reco-nic/reco_sim_3_yun_1/RecoNIC/sim/build/ip/axi_mm_bram/hdl/axi_bram_ctrl_v4_1_rfs.vhd:15190]
INFO: [Synth 8-3919] null assignment ignored [/mnt/2T/vivado/NIC/reco-nic/reco_sim_3_yun_1/RecoNIC/sim/build/ip/axi_mm_bram/hdl/axi_bram_ctrl_v4_1_rfs.vhd:15190]
WARNING: [Synth 8-6774] Null subtype or type declaration found [/mnt/2T/vivado/NIC/reco-nic/reco_sim_3_yun_1/RecoNIC/sim/build/ip/axi_mm_bram/hdl/axi_bram_ctrl_v4_1_rfs.vhd:15197]
INFO: [Synth 8-3919] null assignment ignored [/mnt/2T/vivado/NIC/reco-nic/reco_sim_3_yun_1/RecoNIC/sim/build/ip/axi_mm_bram/hdl/axi_bram_ctrl_v4_1_rfs.vhd:15197]
WARNING: [Synth 8-6774] Null subtype or type declaration found [/mnt/2T/vivado/NIC/reco-nic/reco_sim_3_yun_1/RecoNIC/sim/build/ip/axi_mm_bram/hdl/axi_bram_ctrl_v4_1_rfs.vhd:15202]
INFO: [Synth 8-226] default block is never used [/mnt/2T/vivado/NIC/reco-nic/reco_sim_3_yun_1/RecoNIC/sim/build/ip/axi_mm_bram/hdl/axi_bram_ctrl_v4_1_rfs.vhd:16131]
WARNING: [Synth 8-6014] Unused sequential element GEN_NO_RD_CMD_OPT.curr_arsize_reg_reg was removed.  [/mnt/2T/vivado/NIC/reco-nic/reco_sim_3_yun_1/RecoNIC/sim/build/ip/axi_mm_bram/hdl/axi_bram_ctrl_v4_1_rfs.vhd:15998]
WARNING: [Synth 8-6014] Unused sequential element GEN_NO_RD_CMD_OPT.do_cmplt_burst_reg was removed.  [/mnt/2T/vivado/NIC/reco-nic/reco_sim_3_yun_1/RecoNIC/sim/build/ip/axi_mm_bram/hdl/axi_bram_ctrl_v4_1_rfs.vhd:21244]
INFO: [Synth 8-256] done synthesizing module 'rd_chnl' (12#1) [/mnt/2T/vivado/NIC/reco-nic/reco_sim_3_yun_1/RecoNIC/sim/build/ip/axi_mm_bram/hdl/axi_bram_ctrl_v4_1_rfs.vhd:14746]
INFO: [Synth 8-256] done synthesizing module 'full_axi' (13#1) [/mnt/2T/vivado/NIC/reco-nic/reco_sim_3_yun_1/RecoNIC/sim/build/ip/axi_mm_bram/hdl/axi_bram_ctrl_v4_1_rfs.vhd:29280]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl_top' (14#1) [/mnt/2T/vivado/NIC/reco-nic/reco_sim_3_yun_1/RecoNIC/sim/build/ip/axi_mm_bram/hdl/axi_bram_ctrl_v4_1_rfs.vhd:30527]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl' (15#1) [/mnt/2T/vivado/NIC/reco-nic/reco_sim_3_yun_1/RecoNIC/sim/build/ip/axi_mm_bram/hdl/axi_bram_ctrl_v4_1_rfs.vhd:31528]
INFO: [Synth 8-256] done synthesizing module 'axi_mm_bram' (16#1) [/mnt/2T/vivado/NIC/reco-nic/reco_sim_3_yun_1/RecoNIC/sim/build/ip/axi_mm_bram/synth/axi_mm_bram.vhd:101]
WARNING: [Synth 8-7129] Port curr_axlen[7] in module wrap_brst is either unconnected or has no load
WARNING: [Synth 8-7129] Port curr_axlen[6] in module wrap_brst is either unconnected or has no load
WARNING: [Synth 8-7129] Port curr_axlen[5] in module wrap_brst is either unconnected or has no load
WARNING: [Synth 8-7129] Port curr_axlen[4] in module wrap_brst is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_addr_ld[6] in module wrap_brst is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_addr_int[18] in module wrap_brst is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_addr_int[17] in module wrap_brst is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_addr_int[16] in module wrap_brst is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_addr_int[15] in module wrap_brst is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_addr_int[14] in module wrap_brst is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_addr_int[13] in module wrap_brst is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_addr_int[12] in module wrap_brst is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_addr_int[11] in module wrap_brst is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_addr_int[10] in module wrap_brst is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_ARLOCK in module rd_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_ARCACHE[3] in module rd_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_ARCACHE[2] in module rd_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_ARCACHE[1] in module rd_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_ARCACHE[0] in module rd_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_ARPROT[2] in module rd_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_ARPROT[1] in module rd_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_ARPROT[0] in module rd_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port Enable_ECC in module rd_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port Arb2AR_Active in module rd_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port Sng_BRAM_Addr[18] in module rd_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port Sng_BRAM_Addr[17] in module rd_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port Sng_BRAM_Addr[16] in module rd_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port Sng_BRAM_Addr[15] in module rd_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port Sng_BRAM_Addr[14] in module rd_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port Sng_BRAM_Addr[13] in module rd_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port Sng_BRAM_Addr[12] in module rd_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port Sng_BRAM_Addr[11] in module rd_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port Sng_BRAM_Addr[10] in module rd_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port Sng_BRAM_Addr[9] in module rd_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port Sng_BRAM_Addr[8] in module rd_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port Sng_BRAM_Addr[7] in module rd_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port Sng_BRAM_Addr[6] in module rd_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port Sng_arb_Arready in module rd_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_AWLOCK in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_AWCACHE[3] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_AWCACHE[2] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_AWCACHE[1] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_AWCACHE[0] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_AWPROT[2] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_AWPROT[1] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_AWPROT[0] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port Enable_ECC in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[511] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[510] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[509] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[508] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[507] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[506] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[505] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[504] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[503] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[502] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[501] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[500] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[499] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[498] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[497] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[496] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[495] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[494] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[493] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[492] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[491] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[490] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[489] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[488] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[487] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[486] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[485] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[484] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[483] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[482] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[481] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[480] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[479] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[478] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[477] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[476] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[475] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[474] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[473] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[472] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[471] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[470] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[469] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[468] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[467] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[466] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[465] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[464] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[463] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[462] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[461] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[460] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[459] in module wr_chnl is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 3923.176 ; gain = 641.734 ; free physical = 1446 ; free virtual = 7534
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 3926.145 ; gain = 644.703 ; free physical = 1445 ; free virtual = 7538
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 3926.145 ; gain = 644.703 ; free physical = 1445 ; free virtual = 7538
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.28 . Memory (MB): peak = 3943.051 ; gain = 0.000 ; free physical = 1367 ; free virtual = 7461
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/mnt/2T/vivado/NIC/reco-nic/reco_sim_3_yun_1/RecoNIC/sim/build/ip/axi_mm_bram/axi_mm_bram_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/mnt/2T/vivado/NIC/reco-nic/reco_sim_3_yun_1/RecoNIC/sim/build/ip/axi_mm_bram/axi_mm_bram_ooc.xdc] for cell 'U0'
Parsing XDC File [/mnt/2T/vivado/NIC/reco-nic/reco_sim_3_yun_1/RecoNIC/sim/build/managed_ip/managed_ip_project.runs/axi_mm_bram_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/mnt/2T/vivado/NIC/reco-nic/reco_sim_3_yun_1/RecoNIC/sim/build/managed_ip/managed_ip_project.runs/axi_mm_bram_synth_1/dont_touch.xdc]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/mnt/2T/tool/Xilinx_2021/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/mnt/2T/tool/Xilinx_2021/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/axi_mm_bram_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/axi_mm_bram_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 1 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4061.738 ; gain = 0.000 ; free physical = 1106 ; free virtual = 7230
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  FDR => FDRE: 1 instance 
  MUXCY_L => MUXCY: 4 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 4067.676 ; gain = 5.938 ; free physical = 1105 ; free virtual = 7229
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 4067.676 ; gain = 786.234 ; free physical = 1397 ; free virtual = 7522
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu50-fsvh2104-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-6850] RAM (gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg) has partial Byte Wide Write Enable pattern with ram_style = "block", however no output register found in fanout of RAM. Recommended to use supported Byte Wide Write Enable template. 
WARNING: [Synth 8-6850] RAM (gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg) has partial Byte Wide Write Enable pattern with ram_style = "block", however no output register found in fanout of RAM. Recommended to use supported Byte Wide Write Enable template. 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:03:32 . Memory (MB): peak = 4067.676 ; gain = 786.234 ; free physical = 16192 ; free virtual = 20689
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+-----------------+--------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+---------------------------------------------------------------------------------------------------------------------------------+
|Module Name      | RTL Object                                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights                                                                                                                 | 
+-----------------+--------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+---------------------------------------------------------------------------------------------------------------------------------+
|xpm_memory_base: | gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg | 8 K x 512(WRITE_FIRST) | W | R | 8 K x 512(WRITE_FIRST) | W | R | Port A and B     | 0      | 128    | 2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2 | 
+-----------------+--------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+---------------------------------------------------------------------------------------------------------------------------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:03:42 . Memory (MB): peak = 4106.504 ; gain = 825.062 ; free physical = 15555 ; free virtual = 20191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
INFO: [Synth 8-5556] The block RAM "U0/\gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst /xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg" may be mapped as a cascade chain, because it is not timing critical.
WARNING: [Synth 8-6841] Block RAM (gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.)
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "U0/\gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst /xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "U0/\gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst /xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "U0/\gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst /xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "U0/\gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst /xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "U0/\gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst /xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "U0/\gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst /xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "U0/\gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst /xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "U0/\gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst /xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "U0/\gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst /xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "U0/\gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst /xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "U0/\gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst /xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "U0/\gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst /xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "U0/\gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst /xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "U0/\gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst /xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "U0/\gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst /xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "U0/\gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst /xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "U0/\gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst /xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "U0/\gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst /xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "U0/\gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst /xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "U0/\gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst /xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "U0/\gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst /xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "U0/\gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst /xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "U0/\gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst /xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "U0/\gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst /xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "U0/\gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst /xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "U0/\gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst /xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "U0/\gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst /xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "U0/\gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst /xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "U0/\gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst /xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "U0/\gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst /xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "U0/\gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst /xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "U0/\gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst /xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "U0/\gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst /xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "U0/\gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst /xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "U0/\gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst /xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "U0/\gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst /xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Common 17-14] Message 'Synth 8-5555' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3971] The signal "U0/\gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst /xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:03:44 . Memory (MB): peak = 4175.543 ; gain = 894.102 ; free physical = 15473 ; free virtual = 20109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+-----------------------------------------------------------------------+--------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+---------------------------------------------------------------------------------------------------------------------------------+
|Module Name                                                            | RTL Object                                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights                                                                                                                 | 
+-----------------------------------------------------------------------+--------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+---------------------------------------------------------------------------------------------------------------------------------+
|U0/\gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst /xpm_memory_base_inst | gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg | 8 K x 512(WRITE_FIRST) | W | R | 8 K x 512(WRITE_FIRST) | W | R | Port A and B     | 0      | 128    | 2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2 | 
+-----------------------------------------------------------------------+--------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+---------------------------------------------------------------------------------------------------------------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_32_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_33_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_34_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_35_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_36_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_37_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_38_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_39_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_40_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_41_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_42_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_43_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_44_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_45_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_46_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_47_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_48_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_49_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_50_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_51_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_52_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_53_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_54_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_55_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_56_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_57_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_58_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_59_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_60_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_61_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_62_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_63_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:03:46 . Memory (MB): peak = 4199.566 ; gain = 918.125 ; free physical = 15427 ; free virtual = 20088
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:03:48 . Memory (MB): peak = 4199.566 ; gain = 918.125 ; free physical = 15432 ; free virtual = 20083
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:03:48 . Memory (MB): peak = 4199.566 ; gain = 918.125 ; free physical = 15432 ; free virtual = 20083
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:39 ; elapsed = 00:03:48 . Memory (MB): peak = 4199.566 ; gain = 918.125 ; free physical = 15428 ; free virtual = 20079
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:39 ; elapsed = 00:03:48 . Memory (MB): peak = 4199.566 ; gain = 918.125 ; free physical = 15428 ; free virtual = 20079
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:03:49 . Memory (MB): peak = 4199.566 ; gain = 918.125 ; free physical = 15428 ; free virtual = 20080
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:39 ; elapsed = 00:03:49 . Memory (MB): peak = 4199.566 ; gain = 918.125 ; free physical = 15428 ; free virtual = 20080
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY8   |     2|
|2     |LUT1     |     9|
|3     |LUT2     |   530|
|4     |LUT3     |   707|
|5     |LUT4     |    57|
|6     |LUT5     |   105|
|7     |LUT6     |   244|
|8     |MUXCY_L  |     3|
|9     |MUXF7    |     2|
|10    |RAMB36E2 |   128|
|12    |SRL16E   |     5|
|13    |XORCY    |     4|
|14    |FDR      |     1|
|15    |FDRE     |  1860|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:39 ; elapsed = 00:03:49 . Memory (MB): peak = 4199.566 ; gain = 918.125 ; free physical = 15428 ; free virtual = 20080
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1187 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:34 ; elapsed = 00:03:59 . Memory (MB): peak = 4203.477 ; gain = 780.504 ; free physical = 23481 ; free virtual = 28434
Synthesis Optimization Complete : Time (s): cpu = 00:00:43 ; elapsed = 00:04:07 . Memory (MB): peak = 4203.477 ; gain = 922.035 ; free physical = 23486 ; free virtual = 28442
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.07 . Memory (MB): peak = 4203.477 ; gain = 0.000 ; free physical = 23476 ; free virtual = 28436
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4287.148 ; gain = 0.000 ; free physical = 23376 ; free virtual = 28360
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  (CARRY4) => CARRY8: 1 instance 
  FDR => FDRE: 1 instance 

Synth Design complete, checksum: ff119c76
INFO: [Common 17-83] Releasing license: Synthesis
261 Infos, 122 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:49 ; elapsed = 00:04:21 . Memory (MB): peak = 4287.148 ; gain = 1420.066 ; free physical = 23609 ; free virtual = 28594
INFO: [Common 17-1381] The checkpoint '/mnt/2T/vivado/NIC/reco-nic/reco_sim_3_yun_1/RecoNIC/sim/build/managed_ip/managed_ip_project.runs/axi_mm_bram_synth_1/axi_mm_bram.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP axi_mm_bram, cache-ID = 334535140ed6b4d1
INFO: [Coretcl 2-1174] Renamed 12 cell refs.
INFO: [Common 17-1381] The checkpoint '/mnt/2T/vivado/NIC/reco-nic/reco_sim_3_yun_1/RecoNIC/sim/build/managed_ip/managed_ip_project.runs/axi_mm_bram_synth_1/axi_mm_bram.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file axi_mm_bram_utilization_synth.rpt -pb axi_mm_bram_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Sep 10 21:28:36 2025...
[Wed Sep 10 21:28:52 2025] axi_mm_bram_synth_1 finished
wait_on_runs: Time (s): cpu = 00:01:05 ; elapsed = 00:04:52 . Memory (MB): peak = 2943.977 ; gain = 0.000 ; free physical = 23817 ; free virtual = 28872
# puts "✓ axi_mm_bram 生成成功"
✓ axi_mm_bram 生成成功
# puts ""

# puts "[2/3] 创建 axi_sys_mm..."
[2/3] 创建 axi_sys_mm...
# if {[file exists ${ip_build_dir}/axi_sys_mm]} {
#     file delete -force ${ip_build_dir}/axi_sys_mm
# }
# create_ip -name axi_bram_ctrl -vendor xilinx.com -library ip -version 4.1 -module_name axi_sys_mm -dir $ip_build_dir
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] axi_sys_mm: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] axi_sys_mm: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
# set_property -dict {
#     CONFIG.DATA_WIDTH {512}
#     CONFIG.SUPPORTS_NARROW_BURST {1}
#     CONFIG.SINGLE_PORT_BRAM {0}
#     CONFIG.ECC_TYPE {0}
#     CONFIG.BMG_INSTANCE {INTERNAL}
#     CONFIG.MEM_DEPTH {16384}
#     CONFIG.ID_WIDTH {5}
#     CONFIG.RD_CMD_OPTIMIZATION {0}
# } [get_ips axi_sys_mm]
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] axi_sys_mm: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] axi_sys_mm: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] axi_sys_mm: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] axi_sys_mm: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
# generate_target all [get_files ${ip_build_dir}/axi_sys_mm/axi_sys_mm.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'axi_sys_mm'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'axi_sys_mm'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'axi_sys_mm'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'axi_sys_mm'...
# create_ip_run [get_files -of_objects [get_fileset sources_1] ${ip_build_dir}/axi_sys_mm/axi_sys_mm.xci]
# launch_runs axi_sys_mm_synth_1 -jobs 8
[Wed Sep 10 21:28:53 2025] Launched axi_sys_mm_synth_1...
Run output will be captured here: /mnt/2T/vivado/NIC/reco-nic/reco_sim_3_yun_1/RecoNIC/sim/build/managed_ip/managed_ip_project.runs/axi_sys_mm_synth_1/runme.log
# wait_on_run axi_sys_mm_synth_1
[Wed Sep 10 21:28:53 2025] Waiting for axi_sys_mm_synth_1 to finish...

*** Running vivado
    with args -log axi_sys_mm.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source axi_sys_mm.tcl


****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source axi_sys_mm.tcl -notrace
Command: synth_design -top axi_sys_mm -part xcu50-fsvh2104-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu50'
INFO: [Device 21-403] Loading part xcu50-fsvh2104-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3976851
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3558.047 ; gain = 276.797 ; free physical = 18160 ; free virtual = 24090
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'axi_sys_mm' [/mnt/2T/vivado/NIC/reco-nic/reco_sim_3_yun_1/RecoNIC/sim/build/ip/axi_sys_mm/synth/axi_sys_mm.vhd:101]
	Parameter C_BRAM_INST_MODE bound to: INTERNAL - type: string 
	Parameter C_MEMORY_DEPTH bound to: 16384 - type: integer 
	Parameter C_BRAM_ADDR_WIDTH bound to: 14 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 20 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 1 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtexuplusHBM - type: string 
	Parameter C_READ_LATENCY bound to: 1 - type: integer 
	Parameter C_RD_CMD_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axi_bram_ctrl' declared at '/mnt/2T/vivado/NIC/reco-nic/reco_sim_3_yun_1/RecoNIC/sim/build/ip/axi_sys_mm/hdl/axi_bram_ctrl_v4_1_rfs.vhd:31357' bound to instance 'U0' of component 'axi_bram_ctrl' [/mnt/2T/vivado/NIC/reco-nic/reco_sim_3_yun_1/RecoNIC/sim/build/ip/axi_sys_mm/synth/axi_sys_mm.vhd:248]
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl' [/mnt/2T/vivado/NIC/reco-nic/reco_sim_3_yun_1/RecoNIC/sim/build/ip/axi_sys_mm/hdl/axi_bram_ctrl_v4_1_rfs.vhd:31528]
	Parameter MEMORY_SIZE bound to: 8388608 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: blockram - type: string 
	Parameter CLOCKING_MODE bound to: common_clock - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter WAKEUP_TIME bound to: disable_sleep - type: string 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 512 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 512 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 14 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 1 - type: integer 
	Parameter WRITE_MODE_A bound to: write_first - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 512 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 512 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 14 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: write_first - type: string 
INFO: [Synth 8-3491] module 'xpm_memory_tdpram' declared at '/mnt/2T/tool/Xilinx_2021/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8947' bound to instance 'xpm_memory_inst' of component 'xpm_memory_tdpram' [/mnt/2T/vivado/NIC/reco-nic/reco_sim_3_yun_1/RecoNIC/sim/build/ip/axi_sys_mm/hdl/axi_bram_ctrl_v4_1_rfs.vhd:31722]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_tdpram' [/mnt/2T/tool/Xilinx_2021/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8947]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [/mnt/2T/tool/Xilinx_2021/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/mnt/2T/tool/Xilinx_2021/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:493]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (1#1) [/mnt/2T/tool/Xilinx_2021/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_tdpram' (2#1) [/mnt/2T/tool/Xilinx_2021/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8947]
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl_top' [/mnt/2T/vivado/NIC/reco-nic/reco_sim_3_yun_1/RecoNIC/sim/build/ip/axi_sys_mm/hdl/axi_bram_ctrl_v4_1_rfs.vhd:30527]
INFO: [Synth 8-638] synthesizing module 'full_axi' [/mnt/2T/vivado/NIC/reco-nic/reco_sim_3_yun_1/RecoNIC/sim/build/ip/axi_sys_mm/hdl/axi_bram_ctrl_v4_1_rfs.vhd:29280]
WARNING: [Synth 8-6774] Null subtype or type declaration found [/mnt/2T/vivado/NIC/reco-nic/reco_sim_3_yun_1/RecoNIC/sim/build/ip/axi_sys_mm/hdl/axi_bram_ctrl_v4_1_rfs.vhd:29350]
INFO: [Synth 8-3919] null assignment ignored [/mnt/2T/vivado/NIC/reco-nic/reco_sim_3_yun_1/RecoNIC/sim/build/ip/axi_sys_mm/hdl/axi_bram_ctrl_v4_1_rfs.vhd:29350]
WARNING: [Synth 8-6774] Null subtype or type declaration found [/mnt/2T/vivado/NIC/reco-nic/reco_sim_3_yun_1/RecoNIC/sim/build/ip/axi_sys_mm/hdl/axi_bram_ctrl_v4_1_rfs.vhd:29351]
INFO: [Synth 8-3919] null assignment ignored [/mnt/2T/vivado/NIC/reco-nic/reco_sim_3_yun_1/RecoNIC/sim/build/ip/axi_sys_mm/hdl/axi_bram_ctrl_v4_1_rfs.vhd:29351]
INFO: [Synth 8-638] synthesizing module 'wr_chnl' [/mnt/2T/vivado/NIC/reco-nic/reco_sim_3_yun_1/RecoNIC/sim/build/ip/axi_sys_mm/hdl/axi_bram_ctrl_v4_1_rfs.vhd:24159]
INFO: [Synth 8-506] null port 'FaultInjectECC' ignored [/mnt/2T/vivado/NIC/reco-nic/reco_sim_3_yun_1/RecoNIC/sim/build/ip/axi_sys_mm/hdl/axi_bram_ctrl_v4_1_rfs.vhd:24126]
INFO: [Synth 8-638] synthesizing module 'wrap_brst' [/mnt/2T/vivado/NIC/reco-nic/reco_sim_3_yun_1/RecoNIC/sim/build/ip/axi_sys_mm/hdl/axi_bram_ctrl_v4_1_rfs.vhd:12455]
INFO: [Synth 8-256] done synthesizing module 'wrap_brst' (3#1) [/mnt/2T/vivado/NIC/reco-nic/reco_sim_3_yun_1/RecoNIC/sim/build/ip/axi_sys_mm/hdl/axi_bram_ctrl_v4_1_rfs.vhd:12455]
INFO: [Synth 8-226] default block is never used [/mnt/2T/vivado/NIC/reco-nic/reco_sim_3_yun_1/RecoNIC/sim/build/ip/axi_sys_mm/hdl/axi_bram_ctrl_v4_1_rfs.vhd:25502]
INFO: [Synth 8-638] synthesizing module 'ua_narrow' [/mnt/2T/vivado/NIC/reco-nic/reco_sim_3_yun_1/RecoNIC/sim/build/ip/axi_sys_mm/hdl/axi_bram_ctrl_v4_1_rfs.vhd:11989]
INFO: [Synth 8-226] default block is never used [/mnt/2T/vivado/NIC/reco-nic/reco_sim_3_yun_1/RecoNIC/sim/build/ip/axi_sys_mm/hdl/axi_bram_ctrl_v4_1_rfs.vhd:12168]
INFO: [Synth 8-226] default block is never used [/mnt/2T/vivado/NIC/reco-nic/reco_sim_3_yun_1/RecoNIC/sim/build/ip/axi_sys_mm/hdl/axi_bram_ctrl_v4_1_rfs.vhd:12207]
INFO: [Synth 8-256] done synthesizing module 'ua_narrow' (4#1) [/mnt/2T/vivado/NIC/reco-nic/reco_sim_3_yun_1/RecoNIC/sim/build/ip/axi_sys_mm/hdl/axi_bram_ctrl_v4_1_rfs.vhd:11989]
INFO: [Synth 8-226] default block is never used [/mnt/2T/vivado/NIC/reco-nic/reco_sim_3_yun_1/RecoNIC/sim/build/ip/axi_sys_mm/hdl/axi_bram_ctrl_v4_1_rfs.vhd:25832]
INFO: [Synth 8-638] synthesizing module 'SRL_FIFO' [/mnt/2T/vivado/NIC/reco-nic/reco_sim_3_yun_1/RecoNIC/sim/build/ip/axi_sys_mm/hdl/axi_bram_ctrl_v4_1_rfs.vhd:133]
INFO: [Synth 8-3491] module 'FDR' declared at '/mnt/2T/tool/Xilinx_2021/Vivado/2021.2/scripts/rt/data/unisim_comp.v:27824' bound to instance 'Data_Exists_DFF' of component 'FDR' [/mnt/2T/vivado/NIC/reco-nic/reco_sim_3_yun_1/RecoNIC/sim/build/ip/axi_sys_mm/hdl/axi_bram_ctrl_v4_1_rfs.vhd:230]
INFO: [Synth 8-6157] synthesizing module 'FDR' [/mnt/2T/tool/Xilinx_2021/Vivado/2021.2/scripts/rt/data/unisim_comp.v:27824]
INFO: [Synth 8-6155] done synthesizing module 'FDR' (5#1) [/mnt/2T/tool/Xilinx_2021/Vivado/2021.2/scripts/rt/data/unisim_comp.v:27824]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/mnt/2T/tool/Xilinx_2021/Vivado/2021.2/scripts/rt/data/unisim_comp.v:66488' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/mnt/2T/vivado/NIC/reco-nic/reco_sim_3_yun_1/RecoNIC/sim/build/ip/axi_sys_mm/hdl/axi_bram_ctrl_v4_1_rfs.vhd:247]
INFO: [Synth 8-6157] synthesizing module 'MUXCY_L' [/mnt/2T/tool/Xilinx_2021/Vivado/2021.2/scripts/rt/data/unisim_comp.v:66488]
INFO: [Synth 8-6155] done synthesizing module 'MUXCY_L' (6#1) [/mnt/2T/tool/Xilinx_2021/Vivado/2021.2/scripts/rt/data/unisim_comp.v:66488]
INFO: [Synth 8-3491] module 'XORCY' declared at '/mnt/2T/tool/Xilinx_2021/Vivado/2021.2/scripts/rt/data/unisim_comp.v:110337' bound to instance 'XORCY_I' of component 'XORCY' [/mnt/2T/vivado/NIC/reco-nic/reco_sim_3_yun_1/RecoNIC/sim/build/ip/axi_sys_mm/hdl/axi_bram_ctrl_v4_1_rfs.vhd:254]
INFO: [Synth 8-6157] synthesizing module 'XORCY' [/mnt/2T/tool/Xilinx_2021/Vivado/2021.2/scripts/rt/data/unisim_comp.v:110337]
INFO: [Synth 8-6155] done synthesizing module 'XORCY' (7#1) [/mnt/2T/tool/Xilinx_2021/Vivado/2021.2/scripts/rt/data/unisim_comp.v:110337]
INFO: [Synth 8-3491] module 'FDRE' declared at '/mnt/2T/tool/Xilinx_2021/Vivado/2021.2/scripts/rt/data/unisim_comp.v:27837' bound to instance 'FDRE_I' of component 'FDRE' [/mnt/2T/vivado/NIC/reco-nic/reco_sim_3_yun_1/RecoNIC/sim/build/ip/axi_sys_mm/hdl/axi_bram_ctrl_v4_1_rfs.vhd:260]
INFO: [Synth 8-6157] synthesizing module 'FDRE' [/mnt/2T/tool/Xilinx_2021/Vivado/2021.2/scripts/rt/data/unisim_comp.v:27837]
INFO: [Synth 8-6155] done synthesizing module 'FDRE' (8#1) [/mnt/2T/tool/Xilinx_2021/Vivado/2021.2/scripts/rt/data/unisim_comp.v:27837]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/mnt/2T/tool/Xilinx_2021/Vivado/2021.2/scripts/rt/data/unisim_comp.v:66488' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/mnt/2T/vivado/NIC/reco-nic/reco_sim_3_yun_1/RecoNIC/sim/build/ip/axi_sys_mm/hdl/axi_bram_ctrl_v4_1_rfs.vhd:247]
INFO: [Synth 8-3491] module 'XORCY' declared at '/mnt/2T/tool/Xilinx_2021/Vivado/2021.2/scripts/rt/data/unisim_comp.v:110337' bound to instance 'XORCY_I' of component 'XORCY' [/mnt/2T/vivado/NIC/reco-nic/reco_sim_3_yun_1/RecoNIC/sim/build/ip/axi_sys_mm/hdl/axi_bram_ctrl_v4_1_rfs.vhd:254]
INFO: [Synth 8-3491] module 'FDRE' declared at '/mnt/2T/tool/Xilinx_2021/Vivado/2021.2/scripts/rt/data/unisim_comp.v:27837' bound to instance 'FDRE_I' of component 'FDRE' [/mnt/2T/vivado/NIC/reco-nic/reco_sim_3_yun_1/RecoNIC/sim/build/ip/axi_sys_mm/hdl/axi_bram_ctrl_v4_1_rfs.vhd:260]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/mnt/2T/tool/Xilinx_2021/Vivado/2021.2/scripts/rt/data/unisim_comp.v:66488' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/mnt/2T/vivado/NIC/reco-nic/reco_sim_3_yun_1/RecoNIC/sim/build/ip/axi_sys_mm/hdl/axi_bram_ctrl_v4_1_rfs.vhd:247]
INFO: [Synth 8-3491] module 'XORCY' declared at '/mnt/2T/tool/Xilinx_2021/Vivado/2021.2/scripts/rt/data/unisim_comp.v:110337' bound to instance 'XORCY_I' of component 'XORCY' [/mnt/2T/vivado/NIC/reco-nic/reco_sim_3_yun_1/RecoNIC/sim/build/ip/axi_sys_mm/hdl/axi_bram_ctrl_v4_1_rfs.vhd:254]
INFO: [Synth 8-3491] module 'FDRE' declared at '/mnt/2T/tool/Xilinx_2021/Vivado/2021.2/scripts/rt/data/unisim_comp.v:27837' bound to instance 'FDRE_I' of component 'FDRE' [/mnt/2T/vivado/NIC/reco-nic/reco_sim_3_yun_1/RecoNIC/sim/build/ip/axi_sys_mm/hdl/axi_bram_ctrl_v4_1_rfs.vhd:260]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/mnt/2T/tool/Xilinx_2021/Vivado/2021.2/scripts/rt/data/unisim_comp.v:66488' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/mnt/2T/vivado/NIC/reco-nic/reco_sim_3_yun_1/RecoNIC/sim/build/ip/axi_sys_mm/hdl/axi_bram_ctrl_v4_1_rfs.vhd:247]
INFO: [Synth 8-3491] module 'XORCY' declared at '/mnt/2T/tool/Xilinx_2021/Vivado/2021.2/scripts/rt/data/unisim_comp.v:110337' bound to instance 'XORCY_I' of component 'XORCY' [/mnt/2T/vivado/NIC/reco-nic/reco_sim_3_yun_1/RecoNIC/sim/build/ip/axi_sys_mm/hdl/axi_bram_ctrl_v4_1_rfs.vhd:254]
INFO: [Synth 8-3491] module 'FDRE' declared at '/mnt/2T/tool/Xilinx_2021/Vivado/2021.2/scripts/rt/data/unisim_comp.v:27837' bound to instance 'FDRE_I' of component 'FDRE' [/mnt/2T/vivado/NIC/reco-nic/reco_sim_3_yun_1/RecoNIC/sim/build/ip/axi_sys_mm/hdl/axi_bram_ctrl_v4_1_rfs.vhd:260]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/mnt/2T/tool/Xilinx_2021/Vivado/2021.2/scripts/rt/data/unisim_comp.v:105999' bound to instance 'SRL16E_I' of component 'SRL16E' [/mnt/2T/vivado/NIC/reco-nic/reco_sim_3_yun_1/RecoNIC/sim/build/ip/axi_sys_mm/hdl/axi_bram_ctrl_v4_1_rfs.vhd:271]
INFO: [Synth 8-6157] synthesizing module 'SRL16E' [/mnt/2T/tool/Xilinx_2021/Vivado/2021.2/scripts/rt/data/unisim_comp.v:105999]
INFO: [Synth 8-6155] done synthesizing module 'SRL16E' (9#1) [/mnt/2T/tool/Xilinx_2021/Vivado/2021.2/scripts/rt/data/unisim_comp.v:105999]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/mnt/2T/tool/Xilinx_2021/Vivado/2021.2/scripts/rt/data/unisim_comp.v:105999' bound to instance 'SRL16E_I' of component 'SRL16E' [/mnt/2T/vivado/NIC/reco-nic/reco_sim_3_yun_1/RecoNIC/sim/build/ip/axi_sys_mm/hdl/axi_bram_ctrl_v4_1_rfs.vhd:271]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/mnt/2T/tool/Xilinx_2021/Vivado/2021.2/scripts/rt/data/unisim_comp.v:105999' bound to instance 'SRL16E_I' of component 'SRL16E' [/mnt/2T/vivado/NIC/reco-nic/reco_sim_3_yun_1/RecoNIC/sim/build/ip/axi_sys_mm/hdl/axi_bram_ctrl_v4_1_rfs.vhd:271]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/mnt/2T/tool/Xilinx_2021/Vivado/2021.2/scripts/rt/data/unisim_comp.v:105999' bound to instance 'SRL16E_I' of component 'SRL16E' [/mnt/2T/vivado/NIC/reco-nic/reco_sim_3_yun_1/RecoNIC/sim/build/ip/axi_sys_mm/hdl/axi_bram_ctrl_v4_1_rfs.vhd:271]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/mnt/2T/tool/Xilinx_2021/Vivado/2021.2/scripts/rt/data/unisim_comp.v:105999' bound to instance 'SRL16E_I' of component 'SRL16E' [/mnt/2T/vivado/NIC/reco-nic/reco_sim_3_yun_1/RecoNIC/sim/build/ip/axi_sys_mm/hdl/axi_bram_ctrl_v4_1_rfs.vhd:271]
INFO: [Synth 8-256] done synthesizing module 'SRL_FIFO' (10#1) [/mnt/2T/vivado/NIC/reco-nic/reco_sim_3_yun_1/RecoNIC/sim/build/ip/axi_sys_mm/hdl/axi_bram_ctrl_v4_1_rfs.vhd:133]
WARNING: [Synth 8-6014] Unused sequential element curr_awsize_reg_reg was removed.  [/mnt/2T/vivado/NIC/reco-nic/reco_sim_3_yun_1/RecoNIC/sim/build/ip/axi_sys_mm/hdl/axi_bram_ctrl_v4_1_rfs.vhd:25318]
WARNING: [Synth 8-6014] Unused sequential element aw_active_d1_reg was removed.  [/mnt/2T/vivado/NIC/reco-nic/reco_sim_3_yun_1/RecoNIC/sim/build/ip/axi_sys_mm/hdl/axi_bram_ctrl_v4_1_rfs.vhd:25743]
INFO: [Synth 8-256] done synthesizing module 'wr_chnl' (11#1) [/mnt/2T/vivado/NIC/reco-nic/reco_sim_3_yun_1/RecoNIC/sim/build/ip/axi_sys_mm/hdl/axi_bram_ctrl_v4_1_rfs.vhd:24159]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [/mnt/2T/vivado/NIC/reco-nic/reco_sim_3_yun_1/RecoNIC/sim/build/ip/axi_sys_mm/hdl/axi_bram_ctrl_v4_1_rfs.vhd:30020]
INFO: [Synth 8-638] synthesizing module 'rd_chnl' [/mnt/2T/vivado/NIC/reco-nic/reco_sim_3_yun_1/RecoNIC/sim/build/ip/axi_sys_mm/hdl/axi_bram_ctrl_v4_1_rfs.vhd:14746]
WARNING: [Synth 8-6774] Null subtype or type declaration found [/mnt/2T/vivado/NIC/reco-nic/reco_sim_3_yun_1/RecoNIC/sim/build/ip/axi_sys_mm/hdl/axi_bram_ctrl_v4_1_rfs.vhd:15184]
INFO: [Synth 8-3919] null assignment ignored [/mnt/2T/vivado/NIC/reco-nic/reco_sim_3_yun_1/RecoNIC/sim/build/ip/axi_sys_mm/hdl/axi_bram_ctrl_v4_1_rfs.vhd:15184]
WARNING: [Synth 8-6774] Null subtype or type declaration found [/mnt/2T/vivado/NIC/reco-nic/reco_sim_3_yun_1/RecoNIC/sim/build/ip/axi_sys_mm/hdl/axi_bram_ctrl_v4_1_rfs.vhd:15189]
INFO: [Synth 8-3919] null assignment ignored [/mnt/2T/vivado/NIC/reco-nic/reco_sim_3_yun_1/RecoNIC/sim/build/ip/axi_sys_mm/hdl/axi_bram_ctrl_v4_1_rfs.vhd:15189]
WARNING: [Synth 8-6774] Null subtype or type declaration found [/mnt/2T/vivado/NIC/reco-nic/reco_sim_3_yun_1/RecoNIC/sim/build/ip/axi_sys_mm/hdl/axi_bram_ctrl_v4_1_rfs.vhd:15190]
INFO: [Synth 8-3919] null assignment ignored [/mnt/2T/vivado/NIC/reco-nic/reco_sim_3_yun_1/RecoNIC/sim/build/ip/axi_sys_mm/hdl/axi_bram_ctrl_v4_1_rfs.vhd:15190]
WARNING: [Synth 8-6774] Null subtype or type declaration found [/mnt/2T/vivado/NIC/reco-nic/reco_sim_3_yun_1/RecoNIC/sim/build/ip/axi_sys_mm/hdl/axi_bram_ctrl_v4_1_rfs.vhd:15197]
INFO: [Synth 8-3919] null assignment ignored [/mnt/2T/vivado/NIC/reco-nic/reco_sim_3_yun_1/RecoNIC/sim/build/ip/axi_sys_mm/hdl/axi_bram_ctrl_v4_1_rfs.vhd:15197]
WARNING: [Synth 8-6774] Null subtype or type declaration found [/mnt/2T/vivado/NIC/reco-nic/reco_sim_3_yun_1/RecoNIC/sim/build/ip/axi_sys_mm/hdl/axi_bram_ctrl_v4_1_rfs.vhd:15202]
INFO: [Synth 8-226] default block is never used [/mnt/2T/vivado/NIC/reco-nic/reco_sim_3_yun_1/RecoNIC/sim/build/ip/axi_sys_mm/hdl/axi_bram_ctrl_v4_1_rfs.vhd:16131]
WARNING: [Synth 8-6014] Unused sequential element GEN_NO_RD_CMD_OPT.curr_arsize_reg_reg was removed.  [/mnt/2T/vivado/NIC/reco-nic/reco_sim_3_yun_1/RecoNIC/sim/build/ip/axi_sys_mm/hdl/axi_bram_ctrl_v4_1_rfs.vhd:15998]
WARNING: [Synth 8-6014] Unused sequential element GEN_NO_RD_CMD_OPT.do_cmplt_burst_reg was removed.  [/mnt/2T/vivado/NIC/reco-nic/reco_sim_3_yun_1/RecoNIC/sim/build/ip/axi_sys_mm/hdl/axi_bram_ctrl_v4_1_rfs.vhd:21244]
INFO: [Synth 8-256] done synthesizing module 'rd_chnl' (12#1) [/mnt/2T/vivado/NIC/reco-nic/reco_sim_3_yun_1/RecoNIC/sim/build/ip/axi_sys_mm/hdl/axi_bram_ctrl_v4_1_rfs.vhd:14746]
INFO: [Synth 8-256] done synthesizing module 'full_axi' (13#1) [/mnt/2T/vivado/NIC/reco-nic/reco_sim_3_yun_1/RecoNIC/sim/build/ip/axi_sys_mm/hdl/axi_bram_ctrl_v4_1_rfs.vhd:29280]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl_top' (14#1) [/mnt/2T/vivado/NIC/reco-nic/reco_sim_3_yun_1/RecoNIC/sim/build/ip/axi_sys_mm/hdl/axi_bram_ctrl_v4_1_rfs.vhd:30527]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl' (15#1) [/mnt/2T/vivado/NIC/reco-nic/reco_sim_3_yun_1/RecoNIC/sim/build/ip/axi_sys_mm/hdl/axi_bram_ctrl_v4_1_rfs.vhd:31528]
INFO: [Synth 8-256] done synthesizing module 'axi_sys_mm' (16#1) [/mnt/2T/vivado/NIC/reco-nic/reco_sim_3_yun_1/RecoNIC/sim/build/ip/axi_sys_mm/synth/axi_sys_mm.vhd:101]
WARNING: [Synth 8-7129] Port curr_axlen[7] in module wrap_brst is either unconnected or has no load
WARNING: [Synth 8-7129] Port curr_axlen[6] in module wrap_brst is either unconnected or has no load
WARNING: [Synth 8-7129] Port curr_axlen[5] in module wrap_brst is either unconnected or has no load
WARNING: [Synth 8-7129] Port curr_axlen[4] in module wrap_brst is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_addr_ld[6] in module wrap_brst is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_addr_int[19] in module wrap_brst is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_addr_int[18] in module wrap_brst is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_addr_int[17] in module wrap_brst is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_addr_int[16] in module wrap_brst is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_addr_int[15] in module wrap_brst is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_addr_int[14] in module wrap_brst is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_addr_int[13] in module wrap_brst is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_addr_int[12] in module wrap_brst is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_addr_int[11] in module wrap_brst is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_addr_int[10] in module wrap_brst is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_ARLOCK in module rd_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_ARCACHE[3] in module rd_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_ARCACHE[2] in module rd_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_ARCACHE[1] in module rd_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_ARCACHE[0] in module rd_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_ARPROT[2] in module rd_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_ARPROT[1] in module rd_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_ARPROT[0] in module rd_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port Enable_ECC in module rd_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port Arb2AR_Active in module rd_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port Sng_BRAM_Addr[19] in module rd_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port Sng_BRAM_Addr[18] in module rd_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port Sng_BRAM_Addr[17] in module rd_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port Sng_BRAM_Addr[16] in module rd_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port Sng_BRAM_Addr[15] in module rd_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port Sng_BRAM_Addr[14] in module rd_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port Sng_BRAM_Addr[13] in module rd_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port Sng_BRAM_Addr[12] in module rd_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port Sng_BRAM_Addr[11] in module rd_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port Sng_BRAM_Addr[10] in module rd_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port Sng_BRAM_Addr[9] in module rd_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port Sng_BRAM_Addr[8] in module rd_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port Sng_BRAM_Addr[7] in module rd_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port Sng_BRAM_Addr[6] in module rd_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port Sng_arb_Arready in module rd_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_AWLOCK in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_AWCACHE[3] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_AWCACHE[2] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_AWCACHE[1] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_AWCACHE[0] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_AWPROT[2] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_AWPROT[1] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXI_AWPROT[0] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port Enable_ECC in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[511] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[510] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[509] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[508] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[507] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[506] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[505] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[504] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[503] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[502] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[501] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[500] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[499] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[498] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[497] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[496] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[495] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[494] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[493] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[492] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[491] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[490] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[489] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[488] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[487] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[486] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[485] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[484] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[483] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[482] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[481] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[480] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[479] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[478] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[477] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[476] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[475] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[474] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[473] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[472] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[471] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[470] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[469] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[468] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[467] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[466] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[465] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[464] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[463] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[462] in module wr_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port FaultInjectData[461] in module wr_chnl is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 4233.984 ; gain = 952.734 ; free physical = 18954 ; free virtual = 24892
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 4233.984 ; gain = 952.734 ; free physical = 18961 ; free virtual = 24913
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 4233.984 ; gain = 952.734 ; free physical = 18961 ; free virtual = 24913
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.26 . Memory (MB): peak = 4233.984 ; gain = 0.000 ; free physical = 18869 ; free virtual = 24827
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/mnt/2T/vivado/NIC/reco-nic/reco_sim_3_yun_1/RecoNIC/sim/build/ip/axi_sys_mm/axi_sys_mm_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/mnt/2T/vivado/NIC/reco-nic/reco_sim_3_yun_1/RecoNIC/sim/build/ip/axi_sys_mm/axi_sys_mm_ooc.xdc] for cell 'U0'
Parsing XDC File [/mnt/2T/vivado/NIC/reco-nic/reco_sim_3_yun_1/RecoNIC/sim/build/managed_ip/managed_ip_project.runs/axi_sys_mm_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/mnt/2T/vivado/NIC/reco-nic/reco_sim_3_yun_1/RecoNIC/sim/build/managed_ip/managed_ip_project.runs/axi_sys_mm_synth_1/dont_touch.xdc]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/mnt/2T/tool/Xilinx_2021/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/mnt/2T/tool/Xilinx_2021/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/axi_sys_mm_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/axi_sys_mm_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 1 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4298.016 ; gain = 0.000 ; free physical = 18623 ; free virtual = 24584
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  FDR => FDRE: 1 instance 
  MUXCY_L => MUXCY: 4 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4298.016 ; gain = 0.000 ; free physical = 18622 ; free virtual = 24583
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 4298.016 ; gain = 1016.766 ; free physical = 18886 ; free virtual = 24849
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-6850] RAM (gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg) has partial Byte Wide Write Enable pattern with ram_style = "block", however no output register found in fanout of RAM. Recommended to use supported Byte Wide Write Enable template. 
WARNING: [Synth 8-6850] RAM (gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg) has partial Byte Wide Write Enable pattern with ram_style = "block", however no output register found in fanout of RAM. Recommended to use supported Byte Wide Write Enable template. 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:50 . Memory (MB): peak = 4298.016 ; gain = 1016.766 ; free physical = 10688 ; free virtual = 16681
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+-----------------+--------------------------------------------------+-------------------------+---+---+-------------------------+---+---+------------------+--------+--------+---------------------------------------------------------------------------------------------------------------------------------+
|Module Name      | RTL Object                                       | PORT A (Depth x Width)  | W | R | PORT B (Depth x Width)  | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights                                                                                                                 | 
+-----------------+--------------------------------------------------+-------------------------+---+---+-------------------------+---+---+------------------+--------+--------+---------------------------------------------------------------------------------------------------------------------------------+
|xpm_memory_base: | gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg | 16 K x 512(WRITE_FIRST) | W | R | 16 K x 512(WRITE_FIRST) | W | R | Port A and B     | 0      | 256    | 4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4 | 
+-----------------+--------------------------------------------------+-------------------------+---+---+-------------------------+---+---+------------------+--------+--------+---------------------------------------------------------------------------------------------------------------------------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:57 . Memory (MB): peak = 4298.016 ; gain = 1016.766 ; free physical = 10188 ; free virtual = 16181
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
INFO: [Synth 8-5556] The block RAM "U0/\gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst /xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg" may be mapped as a cascade chain, because it is not timing critical.
WARNING: [Synth 8-6841] Block RAM (gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.)
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 8 for RAM "U0/\gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst /xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 8 for RAM "U0/\gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst /xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 8 for RAM "U0/\gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst /xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 8 for RAM "U0/\gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst /xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 8 for RAM "U0/\gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst /xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 8 for RAM "U0/\gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst /xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 8 for RAM "U0/\gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst /xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 8 for RAM "U0/\gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst /xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 8 for RAM "U0/\gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst /xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 8 for RAM "U0/\gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst /xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 8 for RAM "U0/\gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst /xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 8 for RAM "U0/\gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst /xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 8 for RAM "U0/\gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst /xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 8 for RAM "U0/\gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst /xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 8 for RAM "U0/\gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst /xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 8 for RAM "U0/\gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst /xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 8 for RAM "U0/\gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst /xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 8 for RAM "U0/\gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst /xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 8 for RAM "U0/\gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst /xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 8 for RAM "U0/\gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst /xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 8 for RAM "U0/\gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst /xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 8 for RAM "U0/\gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst /xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 8 for RAM "U0/\gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst /xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 8 for RAM "U0/\gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst /xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 8 for RAM "U0/\gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst /xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 8 for RAM "U0/\gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst /xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 8 for RAM "U0/\gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst /xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 8 for RAM "U0/\gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst /xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 8 for RAM "U0/\gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst /xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 8 for RAM "U0/\gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst /xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 8 for RAM "U0/\gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst /xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 8 for RAM "U0/\gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst /xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 8 for RAM "U0/\gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst /xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 8 for RAM "U0/\gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst /xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 8 for RAM "U0/\gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst /xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 8 for RAM "U0/\gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst /xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Common 17-14] Message 'Synth 8-5555' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3971] The signal "U0/\gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst /xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:01:00 . Memory (MB): peak = 4298.016 ; gain = 1016.766 ; free physical = 10106 ; free virtual = 16099
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+-----------------------------------------------------------------------+--------------------------------------------------+-------------------------+---+---+-------------------------+---+---+------------------+--------+--------+---------------------------------------------------------------------------------------------------------------------------------+
|Module Name                                                            | RTL Object                                       | PORT A (Depth x Width)  | W | R | PORT B (Depth x Width)  | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights                                                                                                                 | 
+-----------------------------------------------------------------------+--------------------------------------------------+-------------------------+---+---+-------------------------+---+---+------------------+--------+--------+---------------------------------------------------------------------------------------------------------------------------------+
|U0/\gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst /xpm_memory_base_inst | gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg | 16 K x 512(WRITE_FIRST) | W | R | 16 K x 512(WRITE_FIRST) | W | R | Port A and B     | 0      | 256    | 4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4 | 
+-----------------------------------------------------------------------+--------------------------------------------------+-------------------------+---+---+-------------------------+---+---+------------------+--------+--------+---------------------------------------------------------------------------------------------------------------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_4_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_6_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_7_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_8_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_9_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_10_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_11_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_12_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_13_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_14_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_15_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_16_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_17_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_18_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_20_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_21_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_22_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_23_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_24_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_25_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_26_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_27_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_28_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_29_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_30_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_32_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_33_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_34_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_35_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_36_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_37_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_38_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_39_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_40_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_41_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_42_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_43_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_44_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_45_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_46_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_47_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_48_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_49_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_50_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_51_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_52_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_53_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_54_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_55_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_56_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_57_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_58_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_59_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_60_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_61_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_62_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_63_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:39 ; elapsed = 00:01:02 . Memory (MB): peak = 4298.016 ; gain = 1016.766 ; free physical = 10117 ; free virtual = 16110
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:41 ; elapsed = 00:01:04 . Memory (MB): peak = 4298.016 ; gain = 1016.766 ; free physical = 10113 ; free virtual = 16107
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:41 ; elapsed = 00:01:04 . Memory (MB): peak = 4298.016 ; gain = 1016.766 ; free physical = 10113 ; free virtual = 16107
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:42 ; elapsed = 00:01:04 . Memory (MB): peak = 4298.016 ; gain = 1016.766 ; free physical = 10123 ; free virtual = 16117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:42 ; elapsed = 00:01:04 . Memory (MB): peak = 4298.016 ; gain = 1016.766 ; free physical = 10129 ; free virtual = 16122
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:42 ; elapsed = 00:01:05 . Memory (MB): peak = 4298.016 ; gain = 1016.766 ; free physical = 10128 ; free virtual = 16121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:42 ; elapsed = 00:01:05 . Memory (MB): peak = 4298.016 ; gain = 1016.766 ; free physical = 10128 ; free virtual = 16121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY8   |     2|
|2     |LUT1     |     5|
|3     |LUT2     |   544|
|4     |LUT3     |   581|
|5     |LUT4     |   324|
|6     |LUT5     |   107|
|7     |LUT6     |   250|
|8     |MUXCY_L  |     3|
|9     |MUXF7    |     1|
|10    |RAMB36E2 |   256|
|13    |SRL16E   |     5|
|14    |XORCY    |     4|
|15    |FDR      |     1|
|16    |FDRE     |  1866|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:42 ; elapsed = 00:01:05 . Memory (MB): peak = 4298.016 ; gain = 1016.766 ; free physical = 10128 ; free virtual = 16121
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1189 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:37 ; elapsed = 00:00:59 . Memory (MB): peak = 4298.016 ; gain = 952.734 ; free physical = 18510 ; free virtual = 24505
Synthesis Optimization Complete : Time (s): cpu = 00:00:46 ; elapsed = 00:01:06 . Memory (MB): peak = 4298.016 ; gain = 1016.766 ; free physical = 18510 ; free virtual = 24505
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.08 . Memory (MB): peak = 4298.016 ; gain = 0.000 ; free physical = 18492 ; free virtual = 24486
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4326.832 ; gain = 0.000 ; free physical = 18403 ; free virtual = 24397
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  (CARRY4) => CARRY8: 1 instance 
  FDR => FDRE: 1 instance 

Synth Design complete, checksum: da9c038
INFO: [Common 17-83] Releasing license: Synthesis
261 Infos, 122 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:53 ; elapsed = 00:01:14 . Memory (MB): peak = 4326.832 ; gain = 1822.965 ; free physical = 18672 ; free virtual = 24666
INFO: [Common 17-1381] The checkpoint '/mnt/2T/vivado/NIC/reco-nic/reco_sim_3_yun_1/RecoNIC/sim/build/managed_ip/managed_ip_project.runs/axi_sys_mm_synth_1/axi_sys_mm.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP axi_sys_mm, cache-ID = f339ced278774df5
INFO: [Coretcl 2-1174] Renamed 12 cell refs.
INFO: [Common 17-1381] The checkpoint '/mnt/2T/vivado/NIC/reco-nic/reco_sim_3_yun_1/RecoNIC/sim/build/managed_ip/managed_ip_project.runs/axi_sys_mm_synth_1/axi_sys_mm.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file axi_sys_mm_utilization_synth.rpt -pb axi_sys_mm_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Sep 10 21:30:50 2025...
[Wed Sep 10 21:31:06 2025] axi_sys_mm_synth_1 finished
wait_on_runs: Time (s): cpu = 00:01:10 ; elapsed = 00:02:13 . Memory (MB): peak = 2951.875 ; gain = 0.000 ; free physical = 21053 ; free virtual = 27045
# puts "✓ axi_sys_mm 生成成功"
✓ axi_sys_mm 生成成功
# puts ""

# puts "[3/3] 创建 axi_protocol_checker..."
[3/3] 创建 axi_protocol_checker...
# if {[file exists ${ip_build_dir}/axi_protocol_checker]} {
#     file delete -force ${ip_build_dir}/axi_protocol_checker
# }
# create_ip -name axi_protocol_checker -vendor xilinx.com -library ip -version 2.0 -module_name axi_protocol_checker -dir $ip_build_dir
# set_property -dict {
#     CONFIG.PROTOCOL {AXI4}
#     CONFIG.DATA_WIDTH {512}
#     CONFIG.ID_WIDTH {4}
#     CONFIG.AWUSER_WIDTH {32}
#     CONFIG.ARUSER_WIDTH {32}
#     CONFIG.WUSER_WIDTH {64}
#     CONFIG.RUSER_WIDTH {64}
#     CONFIG.BUSER_WIDTH {0}
#     CONFIG.CHK_PARAMS {1}
#     CONFIG.HAS_WSTRB {1}
#     CONFIG.MAX_WR_OUTSTANDING_TRANSACTIONS {8}
#     CONFIG.MAX_RD_OUTSTANDING_TRANSACTIONS {8}
#     CONFIG.MAX_RD_BURST_LENGTH {16}
#     CONFIG.MAX_WR_BURST_LENGTH {16}
# } [get_ips axi_protocol_checker]
ERROR: [Vivado 12-4371] Cannot find parameter 'CHK_PARAMS' on IP 'axi_protocol_checker'.
ERROR: [Vivado 12-1342] Failed to set property 'CONFIG.CHK_PARAMS' on IP 'axi_protocol_checker'.
ERROR: [Vivado 12-4371] Cannot find parameter 'MAX_WR_OUTSTANDING_TRANSACTIONS' on IP 'axi_protocol_checker'.
ERROR: [Vivado 12-1342] Failed to set property 'CONFIG.MAX_WR_OUTSTANDING_TRANSACTIONS' on IP 'axi_protocol_checker'.
ERROR: [Vivado 12-4371] Cannot find parameter 'MAX_RD_OUTSTANDING_TRANSACTIONS' on IP 'axi_protocol_checker'.
ERROR: [Vivado 12-1342] Failed to set property 'CONFIG.MAX_RD_OUTSTANDING_TRANSACTIONS' on IP 'axi_protocol_checker'.
ERROR: [Vivado 12-4371] Cannot find parameter 'MAX_RD_BURST_LENGTH' on IP 'axi_protocol_checker'.
ERROR: [Vivado 12-1342] Failed to set property 'CONFIG.MAX_RD_BURST_LENGTH' on IP 'axi_protocol_checker'.
ERROR: [Vivado 12-4371] Cannot find parameter 'MAX_WR_BURST_LENGTH' on IP 'axi_protocol_checker'.
ERROR: [Vivado 12-1342] Failed to set property 'CONFIG.MAX_WR_BURST_LENGTH' on IP 'axi_protocol_checker'.
INFO: [Common 17-17] undo 'set_property'
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.

    while executing
"rdi::add_properties -dict {
    CONFIG.PROTOCOL {AXI4}
    CONFIG.DATA_WIDTH {512}
    CONFIG.ID_WIDTH {4}
    CONFIG.AWUSER_WIDTH {32}
    CONFIG.ARU..."
    invoked from within
"set_property -dict {
    CONFIG.PROTOCOL {AXI4}
    CONFIG.DATA_WIDTH {512}
    CONFIG.ID_WIDTH {4}
    CONFIG.AWUSER_WIDTH {32}
    CONFIG.ARUSER_WID..."
    (file "gen_vivado_ip_hbm.tcl" line 143)
INFO: [Common 17-206] Exiting Vivado at Wed Sep 10 21:31:07 2025...
