{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1560304002709 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1560304002717 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 12 09:46:42 2019 " "Processing started: Wed Jun 12 09:46:42 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1560304002717 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304002717 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FAMS -c FAMS " "Command: quartus_map --read_settings_files=on --write_settings_files=off FAMS -c FAMS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304002717 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1560304003648 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1560304003648 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "qsys_system.qsys " "Elaborating Platform Designer system entity \"qsys_system.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304013128 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.12.09:46:57 Progress: Loading FAMS/qsys_system.qsys " "2019.06.12.09:46:57 Progress: Loading FAMS/qsys_system.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304017417 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.12.09:46:57 Progress: Reading input file " "2019.06.12.09:46:57 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304017984 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.12.09:46:58 Progress: Adding RAM \[altera_avalon_onchip_memory2 18.1\] " "2019.06.12.09:46:58 Progress: Adding RAM \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304018072 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.12.09:46:58 Progress: Parameterizing module RAM " "2019.06.12.09:46:58 Progress: Parameterizing module RAM" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304018134 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.12.09:46:58 Progress: Adding ROM \[altera_avalon_onchip_memory2 18.1\] " "2019.06.12.09:46:58 Progress: Adding ROM \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304018139 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.12.09:46:58 Progress: Parameterizing module ROM " "2019.06.12.09:46:58 Progress: Parameterizing module ROM" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304018139 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.12.09:46:58 Progress: Adding ain_ch0 \[altera_avalon_pio 18.1\] " "2019.06.12.09:46:58 Progress: Adding ain_ch0 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304018140 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.12.09:46:58 Progress: Parameterizing module ain_ch0 " "2019.06.12.09:46:58 Progress: Parameterizing module ain_ch0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304018161 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.12.09:46:58 Progress: Adding ain_ch1 \[altera_avalon_pio 18.1\] " "2019.06.12.09:46:58 Progress: Adding ain_ch1 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304018162 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.12.09:46:58 Progress: Parameterizing module ain_ch1 " "2019.06.12.09:46:58 Progress: Parameterizing module ain_ch1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304018162 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.12.09:46:58 Progress: Adding ain_ch2 \[altera_avalon_pio 18.1\] " "2019.06.12.09:46:58 Progress: Adding ain_ch2 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304018163 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.12.09:46:58 Progress: Parameterizing module ain_ch2 " "2019.06.12.09:46:58 Progress: Parameterizing module ain_ch2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304018163 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.12.09:46:58 Progress: Adding ain_ch3 \[altera_avalon_pio 18.1\] " "2019.06.12.09:46:58 Progress: Adding ain_ch3 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304018164 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.12.09:46:58 Progress: Parameterizing module ain_ch3 " "2019.06.12.09:46:58 Progress: Parameterizing module ain_ch3" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304018165 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.12.09:46:58 Progress: Adding ain_ch4 \[altera_avalon_pio 18.1\] " "2019.06.12.09:46:58 Progress: Adding ain_ch4 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304018165 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.12.09:46:58 Progress: Parameterizing module ain_ch4 " "2019.06.12.09:46:58 Progress: Parameterizing module ain_ch4" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304018166 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.12.09:46:58 Progress: Adding clk \[clock_source 18.1\] " "2019.06.12.09:46:58 Progress: Adding clk \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304018166 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.12.09:46:58 Progress: Parameterizing module clk " "2019.06.12.09:46:58 Progress: Parameterizing module clk" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304018863 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.12.09:46:58 Progress: Adding end_o \[altera_avalon_pio 18.1\] " "2019.06.12.09:46:58 Progress: Adding end_o \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304018864 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.12.09:46:58 Progress: Parameterizing module end_o " "2019.06.12.09:46:58 Progress: Parameterizing module end_o" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304018865 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.12.09:46:58 Progress: Adding h2_one \[altera_avalon_pio 18.1\] " "2019.06.12.09:46:58 Progress: Adding h2_one \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304018865 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.12.09:46:58 Progress: Parameterizing module h2_one " "2019.06.12.09:46:58 Progress: Parameterizing module h2_one" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304018866 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.12.09:46:58 Progress: Adding h2_ten \[altera_avalon_pio 18.1\] " "2019.06.12.09:46:58 Progress: Adding h2_ten \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304018866 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.12.09:46:58 Progress: Parameterizing module h2_ten " "2019.06.12.09:46:58 Progress: Parameterizing module h2_ten" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304018867 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.12.09:46:58 Progress: Adding harmful_one \[altera_avalon_pio 18.1\] " "2019.06.12.09:46:58 Progress: Adding harmful_one \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304018868 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.12.09:46:58 Progress: Parameterizing module harmful_one " "2019.06.12.09:46:58 Progress: Parameterizing module harmful_one" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304018868 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.12.09:46:58 Progress: Adding harmful_ten \[altera_avalon_pio 18.1\] " "2019.06.12.09:46:58 Progress: Adding harmful_ten \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304018870 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.12.09:46:58 Progress: Parameterizing module harmful_ten " "2019.06.12.09:46:58 Progress: Parameterizing module harmful_ten" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304018871 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.12.09:46:58 Progress: Adding heart_rate_hun \[altera_avalon_pio 18.1\] " "2019.06.12.09:46:58 Progress: Adding heart_rate_hun \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304018872 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.12.09:46:58 Progress: Parameterizing module heart_rate_hun " "2019.06.12.09:46:58 Progress: Parameterizing module heart_rate_hun" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304018872 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.12.09:46:58 Progress: Adding heart_rate_one \[altera_avalon_pio 18.1\] " "2019.06.12.09:46:58 Progress: Adding heart_rate_one \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304018875 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.12.09:46:58 Progress: Parameterizing module heart_rate_one " "2019.06.12.09:46:58 Progress: Parameterizing module heart_rate_one" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304018875 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.12.09:46:58 Progress: Adding heart_rate_ten \[altera_avalon_pio 18.1\] " "2019.06.12.09:46:58 Progress: Adding heart_rate_ten \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304018875 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.12.09:46:58 Progress: Parameterizing module heart_rate_ten " "2019.06.12.09:46:58 Progress: Parameterizing module heart_rate_ten" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304018875 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.12.09:46:58 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\] " "2019.06.12.09:46:58 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304018875 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.12.09:46:58 Progress: Parameterizing module jtag_uart " "2019.06.12.09:46:58 Progress: Parameterizing module jtag_uart" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304018891 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.12.09:46:58 Progress: Adding liquefied_one \[altera_avalon_pio 18.1\] " "2019.06.12.09:46:58 Progress: Adding liquefied_one \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304018895 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.12.09:46:58 Progress: Parameterizing module liquefied_one " "2019.06.12.09:46:58 Progress: Parameterizing module liquefied_one" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304018895 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.12.09:46:58 Progress: Adding liquefied_ten \[altera_avalon_pio 18.1\] " "2019.06.12.09:46:58 Progress: Adding liquefied_ten \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304018895 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.12.09:46:58 Progress: Parameterizing module liquefied_ten " "2019.06.12.09:46:58 Progress: Parameterizing module liquefied_ten" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304018895 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.12.09:46:58 Progress: Adding max30102_0 \[altera_avalon_pio 18.1\] " "2019.06.12.09:46:58 Progress: Adding max30102_0 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304018895 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.12.09:46:58 Progress: Parameterizing module max30102_0 " "2019.06.12.09:46:58 Progress: Parameterizing module max30102_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304018895 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.12.09:46:58 Progress: Adding max30102_1 \[altera_avalon_pio 18.1\] " "2019.06.12.09:46:58 Progress: Adding max30102_1 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304018895 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.12.09:46:58 Progress: Parameterizing module max30102_1 " "2019.06.12.09:46:58 Progress: Parameterizing module max30102_1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304018895 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.12.09:46:58 Progress: Adding natural_one \[altera_avalon_pio 18.1\] " "2019.06.12.09:46:58 Progress: Adding natural_one \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304018895 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.12.09:46:58 Progress: Parameterizing module natural_one " "2019.06.12.09:46:58 Progress: Parameterizing module natural_one" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304018895 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.12.09:46:58 Progress: Adding natural_ten \[altera_avalon_pio 18.1\] " "2019.06.12.09:46:58 Progress: Adding natural_ten \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304018895 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.12.09:46:58 Progress: Parameterizing module natural_ten " "2019.06.12.09:46:58 Progress: Parameterizing module natural_ten" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304018895 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.12.09:46:58 Progress: Adding nios2_gen2 \[altera_nios2_gen2 18.1\] " "2019.06.12.09:46:58 Progress: Adding nios2_gen2 \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304018896 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.12.09:46:59 Progress: Parameterizing module nios2_gen2 " "2019.06.12.09:46:59 Progress: Parameterizing module nios2_gen2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304019051 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.12.09:46:59 Progress: Adding oxy_one \[altera_avalon_pio 18.1\] " "2019.06.12.09:46:59 Progress: Adding oxy_one \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304019055 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.12.09:46:59 Progress: Parameterizing module oxy_one " "2019.06.12.09:46:59 Progress: Parameterizing module oxy_one" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304019055 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.12.09:46:59 Progress: Adding oxy_ten \[altera_avalon_pio 18.1\] " "2019.06.12.09:46:59 Progress: Adding oxy_ten \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304019056 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.12.09:46:59 Progress: Parameterizing module oxy_ten " "2019.06.12.09:46:59 Progress: Parameterizing module oxy_ten" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304019057 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.12.09:46:59 Progress: Adding sysid_qsys \[altera_avalon_sysid_qsys 18.1\] " "2019.06.12.09:46:59 Progress: Adding sysid_qsys \[altera_avalon_sysid_qsys 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304019058 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.12.09:46:59 Progress: Parameterizing module sysid_qsys " "2019.06.12.09:46:59 Progress: Parameterizing module sysid_qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304019434 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.12.09:46:59 Progress: Building connections " "2019.06.12.09:46:59 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304019434 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.12.09:46:59 Progress: Parameterizing connections " "2019.06.12.09:46:59 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304019476 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.12.09:46:59 Progress: Validating " "2019.06.12.09:46:59 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304019480 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.12.09:47:00 Progress: Done reading input file " "2019.06.12.09:47:00 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304020457 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys_system.ain_ch0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Qsys_system.ain_ch0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304021360 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys_system.ain_ch1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Qsys_system.ain_ch1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304021360 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys_system.ain_ch2: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Qsys_system.ain_ch2: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304021369 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys_system.ain_ch3: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Qsys_system.ain_ch3: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304021369 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys_system.ain_ch4: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Qsys_system.ain_ch4: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304021369 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys_system.end_o: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Qsys_system.end_o: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304021372 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Qsys_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304021372 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys_system.max30102_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Qsys_system.max30102_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304021372 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys_system.max30102_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Qsys_system.max30102_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304021372 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "Qsys_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304021372 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys_system.sysid_qsys: Time stamp will be automatically updated when this component is generated. " "Qsys_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304021372 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys_system: Generating qsys_system \"qsys_system\" for QUARTUS_SYNTH " "Qsys_system: Generating qsys_system \"qsys_system\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304022279 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "RAM: Starting RTL generation for module 'qsys_system_RAM' " "RAM: Starting RTL generation for module 'qsys_system_RAM'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304030716 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "RAM:   Generation command is \[exec D:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga/18.1/quartus/bin64/perl/lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin -I D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=qsys_system_RAM --dir=C:/Users/Verdvana/AppData/Local/Temp/alt8059_5022159992381684144.dir/0002_RAM_gen/ --quartus_dir=D:/intelfpga/18.1/quartus --verilog --config=C:/Users/Verdvana/AppData/Local/Temp/alt8059_5022159992381684144.dir/0002_RAM_gen//qsys_system_RAM_component_configuration.pl  --do_build_sim=0  \] " "RAM:   Generation command is \[exec D:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga/18.1/quartus/bin64/perl/lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin -I D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=qsys_system_RAM --dir=C:/Users/Verdvana/AppData/Local/Temp/alt8059_5022159992381684144.dir/0002_RAM_gen/ --quartus_dir=D:/intelfpga/18.1/quartus --verilog --config=C:/Users/Verdvana/AppData/Local/Temp/alt8059_5022159992381684144.dir/0002_RAM_gen//qsys_system_RAM_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304030716 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "RAM: Done RTL generation for module 'qsys_system_RAM' " "RAM: Done RTL generation for module 'qsys_system_RAM'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304030956 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "RAM: \"qsys_system\" instantiated altera_avalon_onchip_memory2 \"RAM\" " "RAM: \"qsys_system\" instantiated altera_avalon_onchip_memory2 \"RAM\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304030961 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ROM: Starting RTL generation for module 'qsys_system_ROM' " "ROM: Starting RTL generation for module 'qsys_system_ROM'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304030968 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ROM:   Generation command is \[exec D:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga/18.1/quartus/bin64/perl/lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin -I D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=qsys_system_ROM --dir=C:/Users/Verdvana/AppData/Local/Temp/alt8059_5022159992381684144.dir/0003_ROM_gen/ --quartus_dir=D:/intelfpga/18.1/quartus --verilog --config=C:/Users/Verdvana/AppData/Local/Temp/alt8059_5022159992381684144.dir/0003_ROM_gen//qsys_system_ROM_component_configuration.pl  --do_build_sim=0  \] " "ROM:   Generation command is \[exec D:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga/18.1/quartus/bin64/perl/lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin -I D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=qsys_system_ROM --dir=C:/Users/Verdvana/AppData/Local/Temp/alt8059_5022159992381684144.dir/0003_ROM_gen/ --quartus_dir=D:/intelfpga/18.1/quartus --verilog --config=C:/Users/Verdvana/AppData/Local/Temp/alt8059_5022159992381684144.dir/0003_ROM_gen//qsys_system_ROM_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304030968 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ROM: Done RTL generation for module 'qsys_system_ROM' " "ROM: Done RTL generation for module 'qsys_system_ROM'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304031206 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ROM: \"qsys_system\" instantiated altera_avalon_onchip_memory2 \"ROM\" " "ROM: \"qsys_system\" instantiated altera_avalon_onchip_memory2 \"ROM\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304031208 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ain_ch0: Starting RTL generation for module 'qsys_system_ain_ch0' " "Ain_ch0: Starting RTL generation for module 'qsys_system_ain_ch0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304031216 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ain_ch0:   Generation command is \[exec D:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga/18.1/quartus/bin64/perl/lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin -I D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=qsys_system_ain_ch0 --dir=C:/Users/Verdvana/AppData/Local/Temp/alt8059_5022159992381684144.dir/0004_ain_ch0_gen/ --quartus_dir=D:/intelfpga/18.1/quartus --verilog --config=C:/Users/Verdvana/AppData/Local/Temp/alt8059_5022159992381684144.dir/0004_ain_ch0_gen//qsys_system_ain_ch0_component_configuration.pl  --do_build_sim=0  \] " "Ain_ch0:   Generation command is \[exec D:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga/18.1/quartus/bin64/perl/lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin -I D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=qsys_system_ain_ch0 --dir=C:/Users/Verdvana/AppData/Local/Temp/alt8059_5022159992381684144.dir/0004_ain_ch0_gen/ --quartus_dir=D:/intelfpga/18.1/quartus --verilog --config=C:/Users/Verdvana/AppData/Local/Temp/alt8059_5022159992381684144.dir/0004_ain_ch0_gen//qsys_system_ain_ch0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304031216 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ain_ch0: Done RTL generation for module 'qsys_system_ain_ch0' " "Ain_ch0: Done RTL generation for module 'qsys_system_ain_ch0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304031434 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ain_ch0: \"qsys_system\" instantiated altera_avalon_pio \"ain_ch0\" " "Ain_ch0: \"qsys_system\" instantiated altera_avalon_pio \"ain_ch0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304031437 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "End_o: Starting RTL generation for module 'qsys_system_end_o' " "End_o: Starting RTL generation for module 'qsys_system_end_o'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304031444 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "End_o:   Generation command is \[exec D:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga/18.1/quartus/bin64/perl/lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin -I D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=qsys_system_end_o --dir=C:/Users/Verdvana/AppData/Local/Temp/alt8059_5022159992381684144.dir/0005_end_o_gen/ --quartus_dir=D:/intelfpga/18.1/quartus --verilog --config=C:/Users/Verdvana/AppData/Local/Temp/alt8059_5022159992381684144.dir/0005_end_o_gen//qsys_system_end_o_component_configuration.pl  --do_build_sim=0  \] " "End_o:   Generation command is \[exec D:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga/18.1/quartus/bin64/perl/lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin -I D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=qsys_system_end_o --dir=C:/Users/Verdvana/AppData/Local/Temp/alt8059_5022159992381684144.dir/0005_end_o_gen/ --quartus_dir=D:/intelfpga/18.1/quartus --verilog --config=C:/Users/Verdvana/AppData/Local/Temp/alt8059_5022159992381684144.dir/0005_end_o_gen//qsys_system_end_o_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304031444 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "End_o: Done RTL generation for module 'qsys_system_end_o' " "End_o: Done RTL generation for module 'qsys_system_end_o'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304031661 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "End_o: \"qsys_system\" instantiated altera_avalon_pio \"end_o\" " "End_o: \"qsys_system\" instantiated altera_avalon_pio \"end_o\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304031664 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "H2_one: Starting RTL generation for module 'qsys_system_h2_one' " "H2_one: Starting RTL generation for module 'qsys_system_h2_one'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304031669 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "H2_one:   Generation command is \[exec D:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga/18.1/quartus/bin64/perl/lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin -I D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=qsys_system_h2_one --dir=C:/Users/Verdvana/AppData/Local/Temp/alt8059_5022159992381684144.dir/0006_h2_one_gen/ --quartus_dir=D:/intelfpga/18.1/quartus --verilog --config=C:/Users/Verdvana/AppData/Local/Temp/alt8059_5022159992381684144.dir/0006_h2_one_gen//qsys_system_h2_one_component_configuration.pl  --do_build_sim=0  \] " "H2_one:   Generation command is \[exec D:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga/18.1/quartus/bin64/perl/lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin -I D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=qsys_system_h2_one --dir=C:/Users/Verdvana/AppData/Local/Temp/alt8059_5022159992381684144.dir/0006_h2_one_gen/ --quartus_dir=D:/intelfpga/18.1/quartus --verilog --config=C:/Users/Verdvana/AppData/Local/Temp/alt8059_5022159992381684144.dir/0006_h2_one_gen//qsys_system_h2_one_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304031669 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "H2_one: Done RTL generation for module 'qsys_system_h2_one' " "H2_one: Done RTL generation for module 'qsys_system_h2_one'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304031927 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "H2_one: \"qsys_system\" instantiated altera_avalon_pio \"h2_one\" " "H2_one: \"qsys_system\" instantiated altera_avalon_pio \"h2_one\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304031930 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Starting RTL generation for module 'qsys_system_jtag_uart' " "Jtag_uart: Starting RTL generation for module 'qsys_system_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304031942 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart:   Generation command is \[exec D:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga/18.1/quartus/bin64/perl/lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin -I D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=qsys_system_jtag_uart --dir=C:/Users/Verdvana/AppData/Local/Temp/alt8059_5022159992381684144.dir/0007_jtag_uart_gen/ --quartus_dir=D:/intelfpga/18.1/quartus --verilog --config=C:/Users/Verdvana/AppData/Local/Temp/alt8059_5022159992381684144.dir/0007_jtag_uart_gen//qsys_system_jtag_uart_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart:   Generation command is \[exec D:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga/18.1/quartus/bin64/perl/lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin -I D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=qsys_system_jtag_uart --dir=C:/Users/Verdvana/AppData/Local/Temp/alt8059_5022159992381684144.dir/0007_jtag_uart_gen/ --quartus_dir=D:/intelfpga/18.1/quartus --verilog --config=C:/Users/Verdvana/AppData/Local/Temp/alt8059_5022159992381684144.dir/0007_jtag_uart_gen//qsys_system_jtag_uart_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304031942 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Done RTL generation for module 'qsys_system_jtag_uart' " "Jtag_uart: Done RTL generation for module 'qsys_system_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304032710 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: \"qsys_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\" " "Jtag_uart: \"qsys_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304032721 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Max30102_0: Starting RTL generation for module 'qsys_system_max30102_0' " "Max30102_0: Starting RTL generation for module 'qsys_system_max30102_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304032733 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Max30102_0:   Generation command is \[exec D:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga/18.1/quartus/bin64/perl/lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin -I D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=qsys_system_max30102_0 --dir=C:/Users/Verdvana/AppData/Local/Temp/alt8059_5022159992381684144.dir/0008_max30102_0_gen/ --quartus_dir=D:/intelfpga/18.1/quartus --verilog --config=C:/Users/Verdvana/AppData/Local/Temp/alt8059_5022159992381684144.dir/0008_max30102_0_gen//qsys_system_max30102_0_component_configuration.pl  --do_build_sim=0  \] " "Max30102_0:   Generation command is \[exec D:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga/18.1/quartus/bin64/perl/lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin -I D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=qsys_system_max30102_0 --dir=C:/Users/Verdvana/AppData/Local/Temp/alt8059_5022159992381684144.dir/0008_max30102_0_gen/ --quartus_dir=D:/intelfpga/18.1/quartus --verilog --config=C:/Users/Verdvana/AppData/Local/Temp/alt8059_5022159992381684144.dir/0008_max30102_0_gen//qsys_system_max30102_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304032734 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Max30102_0: Done RTL generation for module 'qsys_system_max30102_0' " "Max30102_0: Done RTL generation for module 'qsys_system_max30102_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304033222 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Max30102_0: \"qsys_system\" instantiated altera_avalon_pio \"max30102_0\" " "Max30102_0: \"qsys_system\" instantiated altera_avalon_pio \"max30102_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304033224 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2: \"qsys_system\" instantiated altera_nios2_gen2 \"nios2_gen2\" " "Nios2_gen2: \"qsys_system\" instantiated altera_nios2_gen2 \"nios2_gen2\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304034208 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sysid_qsys: \"qsys_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\" " "Sysid_qsys: \"qsys_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304034218 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304045299 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304045631 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304045994 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304046390 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304046785 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304047160 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304047491 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304047822 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304048161 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304048491 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304048820 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304049153 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304049485 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_013: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_013: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304049810 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_014: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_014: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304050144 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_015: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_015: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304050479 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_016: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_016: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304050816 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_017: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_017: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304051177 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_018: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_018: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304051510 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_019: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_019: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304051836 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_020: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_020: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304052205 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_021: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_021: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304052569 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_022: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_022: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304052902 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_023: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_023: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304053245 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_024: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_024: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304053600 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_025: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_025: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304053996 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"qsys_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"qsys_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304063013 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"qsys_system\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"qsys_system\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304063017 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"qsys_system\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"qsys_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304063021 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'qsys_system_nios2_gen2_cpu' " "Cpu: Starting RTL generation for module 'qsys_system_nios2_gen2_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304063037 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec D:/intelFPGA/18.1/quartus/bin64//eperlcmd.exe -I D:/intelFPGA/18.1/quartus/bin64//perl/lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin -I D:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I D:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I D:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I D:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- D:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=qsys_system_nios2_gen2_cpu --dir=C:/Users/Verdvana/AppData/Local/Temp/alt8059_5022159992381684144.dir/0012_cpu_gen/ --quartus_bindir=D:/intelFPGA/18.1/quartus/bin64/ --verilog --config=C:/Users/Verdvana/AppData/Local/Temp/alt8059_5022159992381684144.dir/0012_cpu_gen//qsys_system_nios2_gen2_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec D:/intelFPGA/18.1/quartus/bin64//eperlcmd.exe -I D:/intelFPGA/18.1/quartus/bin64//perl/lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin -I D:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I D:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I D:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I D:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- D:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=qsys_system_nios2_gen2_cpu --dir=C:/Users/Verdvana/AppData/Local/Temp/alt8059_5022159992381684144.dir/0012_cpu_gen/ --quartus_bindir=D:/intelFPGA/18.1/quartus/bin64/ --verilog --config=C:/Users/Verdvana/AppData/Local/Temp/alt8059_5022159992381684144.dir/0012_cpu_gen//qsys_system_nios2_gen2_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304063037 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.06.12 09:47:43 (*) Starting Nios II generation " "Cpu: # 2019.06.12 09:47:43 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304065953 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.06.12 09:47:43 (*)   Checking for plaintext license. " "Cpu: # 2019.06.12 09:47:43 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304065953 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.06.12 09:47:44 (*)   Plaintext license not found. " "Cpu: # 2019.06.12 09:47:44 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304065953 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.06.12 09:47:44 (*)   No license required to generate encrypted Nios II/e. " "Cpu: # 2019.06.12 09:47:44 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304065953 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.06.12 09:47:44 (*)   Elaborating CPU configuration settings " "Cpu: # 2019.06.12 09:47:44 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304065954 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.06.12 09:47:44 (*)   Creating all objects for CPU " "Cpu: # 2019.06.12 09:47:44 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304065954 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.06.12 09:47:45 (*)   Generating RTL from CPU objects " "Cpu: # 2019.06.12 09:47:45 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304065954 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.06.12 09:47:45 (*)   Creating plain-text RTL " "Cpu: # 2019.06.12 09:47:45 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304065954 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.06.12 09:47:45 (*) Done Nios II generation " "Cpu: # 2019.06.12 09:47:45 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304065954 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'qsys_system_nios2_gen2_cpu' " "Cpu: Done RTL generation for module 'qsys_system_nios2_gen2_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304065954 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios2_gen2\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"nios2_gen2\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304065967 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_data_master_translator\" " "Nios2_gen2_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304065972 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\" " "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304065974 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_data_master_agent\" " "Nios2_gen2_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304065976 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\" " "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304065979 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304065986 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304066001 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304066010 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304066019 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\" " "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304066030 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304066035 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304066039 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304066050 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\" " "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304066061 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/altera_merlin_arbitrator.sv " "Reusing file E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304066062 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304066066 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\" " "Rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304066071 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304066096 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/altera_merlin_arbitrator.sv " "Reusing file E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304066101 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304066121 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/altera_merlin_arbitrator.sv " "Reusing file E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304066123 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304066988 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304066995 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys_system: Done \"qsys_system\" with 33 modules, 45 files " "Qsys_system: Done \"qsys_system\" with 33 modules, 45 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304066996 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "qsys_system.qsys " "Finished elaborating Platform Designer system entity \"qsys_system.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304068161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/uart_tx/uart_transfer.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/uart_tx/uart_transfer.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_transfer " "Found entity 1: uart_transfer" {  } { { "rtl/uart_tx/uart_transfer.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/uart_tx/uart_transfer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304068349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304068349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/uart_tx/uart_test.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/uart_tx/uart_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC2FPGA_UART_Test " "Found entity 1: PC2FPGA_UART_Test" {  } { { "rtl/uart_tx/uart_test.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/uart_tx/uart_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304068352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304068352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/uart_tx/precise_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/uart_tx/precise_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 precise_divider " "Found entity 1: precise_divider" {  } { { "rtl/uart_tx/precise_divider.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/uart_tx/precise_divider.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304068356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304068356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/dht11/dht11_top.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/dht11/dht11_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DHT11_top " "Found entity 1: DHT11_top" {  } { { "rtl/DHT11/DHT11_top.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/DHT11/DHT11_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304068359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304068359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/dht11/dht11_opera.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/dht11/dht11_opera.v" { { "Info" "ISGN_ENTITY_NAME" "1 DHT11_opera " "Found entity 1: DHT11_opera" {  } { { "rtl/DHT11/DHT11_opera.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/DHT11/DHT11_opera.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304068369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304068369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/dht11/dht11_cmd.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/dht11/dht11_cmd.v" { { "Info" "ISGN_ENTITY_NAME" "1 DHT11_cmd " "Found entity 1: DHT11_cmd" {  } { { "rtl/DHT11/DHT11_cmd.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/DHT11/DHT11_cmd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304068380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304068380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/dht11/async_send.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/dht11/async_send.v" { { "Info" "ISGN_ENTITY_NAME" "1 async_send " "Found entity 1: async_send" {  } { { "rtl/DHT11/async_send.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/DHT11/async_send.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304068386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304068386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/bintobcd/bintobcd.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/bintobcd/bintobcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 bintobcd " "Found entity 1: bintobcd" {  } { { "rtl/bintobcd/bintobcd.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/bintobcd/bintobcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304068397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304068397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/gy_mcu90640/ram.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/gy_mcu90640/ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "rtl/GY_MCU90640/RAM.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/GY_MCU90640/RAM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304068401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304068401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/gy_mcu90640/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/gy_mcu90640/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "rtl/GY_MCU90640/uart_rx.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/GY_MCU90640/uart_rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304068404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304068404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/gy_mcu90640/process.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/gy_mcu90640/process.v" { { "Info" "ISGN_ENTITY_NAME" "1 Process " "Found entity 1: Process" {  } { { "rtl/GY_MCU90640/Process.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/GY_MCU90640/Process.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304068414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304068414 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "AD7928.v(139) " "Verilog HDL information at AD7928.v(139): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/ADC/AD7928.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/ADC/AD7928.v" 139 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1560304068417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/adc/ad7928.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/adc/ad7928.v" { { "Info" "ISGN_ENTITY_NAME" "1 AD7928 " "Found entity 1: AD7928" {  } { { "rtl/ADC/AD7928.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/ADC/AD7928.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304068418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304068418 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "int Oxygen.v(4) " "Verilog HDL Declaration warning at Oxygen.v(4): \"int\" is SystemVerilog-2005 keyword" {  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 4 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1560304068430 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Oxygen.v(63) " "Verilog HDL information at Oxygen.v(63): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 63 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1560304068430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/oxygen/oxygen.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/oxygen/oxygen.v" { { "Info" "ISGN_ENTITY_NAME" "1 Oxygen " "Found entity 1: Oxygen" {  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304068431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304068431 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "int sensor.v(10) " "Verilog HDL Declaration warning at sensor.v(10): \"int\" is SystemVerilog-2005 keyword" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 10 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1560304068440 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sensor.v(93) " "Verilog HDL information at sensor.v(93): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 93 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1560304068440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sensor/sensor.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sensor/sensor.v" { { "Info" "ISGN_ENTITY_NAME" "1 sensor " "Found entity 1: sensor" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304068442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304068442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/lcd_driver/lcd_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/lcd_driver/lcd_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Driver " "Found entity 1: LCD_Driver" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304068447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304068447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/video_image_processor_2/vip_matrix_generate_3x3_1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/video_image_processor_2/vip_matrix_generate_3x3_1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 VIP_Matrix_Generate_3X3_1Bit " "Found entity 1: VIP_Matrix_Generate_3X3_1Bit" {  } { { "rtl/Video_Image_Processor_2/VIP_Matrix_Generate_3X3_1Bit.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Video_Image_Processor_2/VIP_Matrix_Generate_3X3_1Bit.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304068461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304068461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/video_image_processor_2/vip_bit_erosion_detector.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/video_image_processor_2/vip_bit_erosion_detector.v" { { "Info" "ISGN_ENTITY_NAME" "1 VIP_Bit_Erosion_Detector " "Found entity 1: VIP_Bit_Erosion_Detector" {  } { { "rtl/Video_Image_Processor_2/VIP_Bit_Erosion_Detector.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Video_Image_Processor_2/VIP_Bit_Erosion_Detector.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304068473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304068473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/video_image_processor_2/vip_bit_dilation_detector.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/video_image_processor_2/vip_bit_dilation_detector.v" { { "Info" "ISGN_ENTITY_NAME" "1 VIP_Bit_Dilation_Detector " "Found entity 1: VIP_Bit_Dilation_Detector" {  } { { "rtl/Video_Image_Processor_2/VIP_Bit_Dilation_Detector.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Video_Image_Processor_2/VIP_Bit_Dilation_Detector.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304068485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304068485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/video_image_processor_2/line_shift_ram_1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/video_image_processor_2/line_shift_ram_1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Line_Shift_RAM_1Bit " "Found entity 1: Line_Shift_RAM_1Bit" {  } { { "rtl/Video_Image_Processor_2/Line_Shift_RAM_1Bit.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Video_Image_Processor_2/Line_Shift_RAM_1Bit.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304068495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304068495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/video_image_processor_2/image_handler.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/video_image_processor_2/image_handler.v" { { "Info" "ISGN_ENTITY_NAME" "1 Image_Handler " "Found entity 1: Image_Handler" {  } { { "rtl/Video_Image_Processor_2/Image_Handler.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Video_Image_Processor_2/Image_Handler.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304068499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304068499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sdram_control_2port/sdram_wr_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sdram_control_2port/sdram_wr_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_WR_FIFO " "Found entity 1: Sdram_WR_FIFO" {  } { { "rtl/Sdram_Control_2Port/Sdram_WR_FIFO.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Sdram_Control_2Port/Sdram_WR_FIFO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304068503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304068503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sdram_control_2port/sdram_rd_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sdram_control_2port/sdram_rd_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_RD_FIFO " "Found entity 1: Sdram_RD_FIFO" {  } { { "rtl/Sdram_Control_2Port/Sdram_RD_FIFO.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Sdram_Control_2Port/Sdram_RD_FIFO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304068506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304068506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sdram_control_2port/sdram_control_2port.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sdram_control_2port/sdram_control_2port.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_Control_2Port " "Found entity 1: Sdram_Control_2Port" {  } { { "rtl/Sdram_Control_2Port/Sdram_Control_2Port.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Sdram_Control_2Port/Sdram_Control_2Port.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304068521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304068521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sdram_control_2port/sdr_data_path.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sdram_control_2port/sdr_data_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdr_data_path " "Found entity 1: sdr_data_path" {  } { { "rtl/Sdram_Control_2Port/sdr_data_path.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Sdram_Control_2Port/sdr_data_path.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304068525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304068525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sdram_control_2port/control_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sdram_control_2port/control_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_interface " "Found entity 1: control_interface" {  } { { "rtl/Sdram_Control_2Port/control_interface.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Sdram_Control_2Port/control_interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304068542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304068542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sdram_control_2port/command.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sdram_control_2port/command.v" { { "Info" "ISGN_ENTITY_NAME" "1 command " "Found entity 1: command" {  } { { "rtl/Sdram_Control_2Port/command.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Sdram_Control_2Port/command.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304068548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304068548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/key/threshold_adj.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/key/threshold_adj.v" { { "Info" "ISGN_ENTITY_NAME" "1 Threshold_Adj " "Found entity 1: Threshold_Adj" {  } { { "rtl/key/Threshold_Adj.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/key/Threshold_Adj.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304068551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304068551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/key/key_counter_scan.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/key/key_counter_scan.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_counter_scan " "Found entity 1: key_counter_scan" {  } { { "rtl/key/key_counter_scan.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/key/key_counter_scan.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304068554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304068554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/image_algorithm/image_handler.v 0 0 " "Found 0 design units, including 0 entities, in source file rtl/image_algorithm/image_handler.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304068556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sensor_image_zoom/sensor_image_zoom.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sensor_image_zoom/sensor_image_zoom.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sensor_Image_Zoom " "Found entity 1: Sensor_Image_Zoom" {  } { { "rtl/Sensor_Image_Zoom/Sensor_Image_Zoom.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Sensor_Image_Zoom/Sensor_Image_Zoom.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304068560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304068560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/singlesensordriver_mt9v034/singlesensordriver_mt9v034.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/singlesensordriver_mt9v034/singlesensordriver_mt9v034.v" { { "Info" "ISGN_ENTITY_NAME" "1 SingleSensorDriver_MT9V034 " "Found entity 1: SingleSensorDriver_MT9V034" {  } { { "rtl/SingleSensorDriver_MT9V034/SingleSensorDriver_MT9V034.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/SingleSensorDriver_MT9V034/SingleSensorDriver_MT9V034.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304068563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304068563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cmos_i2c_ovxxxx/i2c_timing_ctrl_16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cmos_i2c_ovxxxx/i2c_timing_ctrl_16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_timing_ctrl_16bit " "Found entity 1: i2c_timing_ctrl_16bit" {  } { { "rtl/cmos_i2c_oVxxxx/i2c_timing_ctrl_16bit.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/cmos_i2c_oVxxxx/i2c_timing_ctrl_16bit.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304068568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304068568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cmos_i2c_ovxxxx/i2c_mt9v034_gray_config.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cmos_i2c_ovxxxx/i2c_mt9v034_gray_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_MT9V034_Gray_Config " "Found entity 1: I2C_MT9V034_Gray_Config" {  } { { "rtl/cmos_i2c_oVxxxx/I2C_MT9V034_Gray_Config.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/cmos_i2c_oVxxxx/I2C_MT9V034_Gray_Config.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304068576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304068576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cmos_i2c_ovxxxx/cmos_capture_raw_gray.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cmos_i2c_ovxxxx/cmos_capture_raw_gray.v" { { "Info" "ISGN_ENTITY_NAME" "1 CMOS_Capture_RAW_Gray " "Found entity 1: CMOS_Capture_RAW_Gray" {  } { { "rtl/cmos_i2c_oVxxxx/CMOS_Capture_RAW_Gray.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/cmos_i2c_oVxxxx/CMOS_Capture_RAW_Gray.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304068581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304068581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/video_image_processor/vip_matrix_generate_3x3_8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/video_image_processor/vip_matrix_generate_3x3_8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 VIP_Matrix_Generate_3X3_8Bit " "Found entity 1: VIP_Matrix_Generate_3X3_8Bit" {  } { { "rtl/Video_Image_Processor/VIP_Matrix_Generate_3X3_8Bit.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Video_Image_Processor/VIP_Matrix_Generate_3X3_8Bit.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304068591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304068591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/video_image_processor/vip_gray_mean_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/video_image_processor/vip_gray_mean_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 VIP_Gray_Mean_Filter " "Found entity 1: VIP_Gray_Mean_Filter" {  } { { "rtl/Video_Image_Processor/VIP_Gray_Mean_Filter.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Video_Image_Processor/VIP_Gray_Mean_Filter.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304068601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304068601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/video_image_processor/video_image_processor.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/video_image_processor/video_image_processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_Image_Processor " "Found entity 1: Video_Image_Processor" {  } { { "rtl/Video_Image_Processor/Video_Image_Processor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Video_Image_Processor/Video_Image_Processor.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304068604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304068604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/video_image_processor/line_shift_ram_8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/video_image_processor/line_shift_ram_8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Line_Shift_RAM_8Bit " "Found entity 1: Line_Shift_RAM_8Bit" {  } { { "rtl/Video_Image_Processor/Line_Shift_RAM_8Bit.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Video_Image_Processor/Line_Shift_RAM_8Bit.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304068609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304068609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/system_index/system_init_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/system_index/system_init_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_init_delay " "Found entity 1: system_init_delay" {  } { { "rtl/system_index/system_init_delay.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/system_index/system_init_delay.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304068615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304068615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/system_index/system_ctrl_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/system_index/system_ctrl_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_ctrl_pll " "Found entity 1: system_ctrl_pll" {  } { { "rtl/system_index/system_ctrl_pll.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/system_index/system_ctrl_pll.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304068619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304068619 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "int FAMS.v(56) " "Verilog HDL Declaration warning at FAMS.v(56): \"int\" is SystemVerilog-2005 keyword" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 56 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1560304068621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fams.v 1 1 " "Found 1 design units, including 1 entities, in source file fams.v" { { "Info" "ISGN_ENTITY_NAME" "1 FAMS " "Found entity 1: FAMS" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304068627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304068627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/system_index/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/system_index/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "rtl/system_index/pll.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/system_index/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304068634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304068634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/body_temp_process/body_temp_process.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/body_temp_process/body_temp_process.v" { { "Info" "ISGN_ENTITY_NAME" "1 Body_temp_Process " "Found entity 1: Body_temp_Process" {  } { { "rtl/Body_temp_Process/Body_temp_Process.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Body_temp_Process/Body_temp_Process.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304068637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304068637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom/rom_temp_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file rom/rom_temp_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_temp_unit " "Found entity 1: ROM_temp_unit" {  } { { "ROM/ROM_temp_unit.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/ROM/ROM_temp_unit.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304068649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304068649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom/rom_0.v 1 1 " "Found 1 design units, including 1 entities, in source file rom/rom_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_0 " "Found entity 1: ROM_0" {  } { { "ROM/ROM_0.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/ROM/ROM_0.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304068652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304068652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom/rom_1.v 1 1 " "Found 1 design units, including 1 entities, in source file rom/rom_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_1 " "Found entity 1: ROM_1" {  } { { "ROM/ROM_1.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/ROM/ROM_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304068655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304068655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom/rom_2.v 1 1 " "Found 1 design units, including 1 entities, in source file rom/rom_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_2 " "Found entity 1: ROM_2" {  } { { "ROM/ROM_2.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/ROM/ROM_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304068658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304068658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom/rom_3.v 1 1 " "Found 1 design units, including 1 entities, in source file rom/rom_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_3 " "Found entity 1: ROM_3" {  } { { "ROM/ROM_3.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/ROM/ROM_3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304068663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304068663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom/rom_4.v 1 1 " "Found 1 design units, including 1 entities, in source file rom/rom_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_4 " "Found entity 1: ROM_4" {  } { { "ROM/ROM_4.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/ROM/ROM_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304068666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304068666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom/rom_5.v 1 1 " "Found 1 design units, including 1 entities, in source file rom/rom_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_5 " "Found entity 1: ROM_5" {  } { { "ROM/ROM_5.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/ROM/ROM_5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304068669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304068669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom/rom_6.v 1 1 " "Found 1 design units, including 1 entities, in source file rom/rom_6.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_6 " "Found entity 1: ROM_6" {  } { { "ROM/ROM_6.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/ROM/ROM_6.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304068673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304068673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom/rom_7.v 1 1 " "Found 1 design units, including 1 entities, in source file rom/rom_7.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_7 " "Found entity 1: ROM_7" {  } { { "ROM/ROM_7.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/ROM/ROM_7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304068677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304068677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom/rom_8.v 1 1 " "Found 1 design units, including 1 entities, in source file rom/rom_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_8 " "Found entity 1: ROM_8" {  } { { "ROM/ROM_8.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/ROM/ROM_8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304068681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304068681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom/rom_9.v 1 1 " "Found 1 design units, including 1 entities, in source file rom/rom_9.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_9 " "Found entity 1: ROM_9" {  } { { "ROM/ROM_9.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/ROM/ROM_9.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304068684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304068684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom/rom_dp.v 1 1 " "Found 1 design units, including 1 entities, in source file rom/rom_dp.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_dp " "Found entity 1: ROM_dp" {  } { { "ROM/ROM_dp.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/ROM/ROM_dp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304068687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304068687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom/rom_chinese.v 1 1 " "Found 1 design units, including 1 entities, in source file rom/rom_chinese.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_chinese " "Found entity 1: ROM_chinese" {  } { { "ROM/ROM_chinese.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/ROM/ROM_chinese.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304068699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304068699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom/rom_ppm.v 1 1 " "Found 1 design units, including 1 entities, in source file rom/rom_ppm.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_ppm " "Found entity 1: ROM_ppm" {  } { { "ROM/ROM_ppm.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/ROM/ROM_ppm.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304068713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304068713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom/rom_rh.v 1 1 " "Found 1 design units, including 1 entities, in source file rom/rom_rh.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_rh " "Found entity 1: ROM_rh" {  } { { "ROM/ROM_rh.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/ROM/ROM_rh.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304068717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304068717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/key_control/key_control.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/key_control/key_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_control " "Found entity 1: key_control" {  } { { "rtl/key_control/key_control.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/key_control/key_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304068722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304068722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/qsys_system.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/qsys_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system " "Found entity 1: qsys_system" {  } { { "db/ip/qsys_system/qsys_system.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304068727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304068727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/qsys_system/submodules/altera_avalon_sc_fifo.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304068730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304068730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/qsys_system/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/qsys_system/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304068734 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/qsys_system/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304068734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304068734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/qsys_system/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304068737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304068737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/qsys_system/submodules/altera_merlin_master_agent.sv" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304068739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304068739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/qsys_system/submodules/altera_merlin_master_translator.sv" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304068743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304068743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/qsys_system/submodules/altera_merlin_slave_agent.sv" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304068746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304068746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/qsys_system/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304068750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304068750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/qsys_system/submodules/altera_reset_controller.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304068753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304068753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/qsys_system/submodules/altera_reset_synchronizer.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304068756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304068756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_RAM " "Found entity 1: qsys_system_RAM" {  } { { "db/ip/qsys_system/submodules/qsys_system_ram.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_ram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304068758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304068758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_ROM " "Found entity 1: qsys_system_ROM" {  } { { "db/ip/qsys_system/submodules/qsys_system_rom.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_rom.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304068761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304068761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_ain_ch0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_ain_ch0.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_ain_ch0 " "Found entity 1: qsys_system_ain_ch0" {  } { { "db/ip/qsys_system/submodules/qsys_system_ain_ch0.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_ain_ch0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304068764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304068764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_end_o.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_end_o.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_end_o " "Found entity 1: qsys_system_end_o" {  } { { "db/ip/qsys_system/submodules/qsys_system_end_o.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_end_o.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304068767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304068767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_h2_one.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_h2_one.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_h2_one " "Found entity 1: qsys_system_h2_one" {  } { { "db/ip/qsys_system/submodules/qsys_system_h2_one.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_h2_one.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304068769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304068769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_irq_mapper " "Found entity 1: qsys_system_irq_mapper" {  } { { "db/ip/qsys_system/submodules/qsys_system_irq_mapper.sv" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304068771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304068771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/qsys_system/submodules/qsys_system_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_jtag_uart_sim_scfifo_w " "Found entity 1: qsys_system_jtag_uart_sim_scfifo_w" {  } { { "db/ip/qsys_system/submodules/qsys_system_jtag_uart.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304068779 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_system_jtag_uart_scfifo_w " "Found entity 2: qsys_system_jtag_uart_scfifo_w" {  } { { "db/ip/qsys_system/submodules/qsys_system_jtag_uart.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304068779 ""} { "Info" "ISGN_ENTITY_NAME" "3 qsys_system_jtag_uart_sim_scfifo_r " "Found entity 3: qsys_system_jtag_uart_sim_scfifo_r" {  } { { "db/ip/qsys_system/submodules/qsys_system_jtag_uart.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304068779 ""} { "Info" "ISGN_ENTITY_NAME" "4 qsys_system_jtag_uart_scfifo_r " "Found entity 4: qsys_system_jtag_uart_scfifo_r" {  } { { "db/ip/qsys_system/submodules/qsys_system_jtag_uart.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304068779 ""} { "Info" "ISGN_ENTITY_NAME" "5 qsys_system_jtag_uart " "Found entity 5: qsys_system_jtag_uart" {  } { { "db/ip/qsys_system/submodules/qsys_system_jtag_uart.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304068779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304068779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_max30102_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_max30102_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_max30102_0 " "Found entity 1: qsys_system_max30102_0" {  } { { "db/ip/qsys_system/submodules/qsys_system_max30102_0.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_max30102_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304068782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304068782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_mm_interconnect_0 " "Found entity 1: qsys_system_mm_interconnect_0" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304068801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304068801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: qsys_system_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304068803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304068803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304068806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304068806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_mm_interconnect_0_cmd_demux " "Found entity 1: qsys_system_mm_interconnect_0_cmd_demux" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_cmd_demux.sv" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304068810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304068810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_mm_interconnect_0_cmd_demux_001 " "Found entity 1: qsys_system_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_cmd_demux_001.sv" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304068814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304068814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_mm_interconnect_0_cmd_mux " "Found entity 1: qsys_system_mm_interconnect_0_cmd_mux" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_cmd_mux.sv" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304068816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304068816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_mm_interconnect_0_cmd_mux_002 " "Found entity 1: qsys_system_mm_interconnect_0_cmd_mux_002" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_cmd_mux_002.sv" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304068819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304068819 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at qsys_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router.sv" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1560304068820 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at qsys_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router.sv" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1560304068821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_mm_interconnect_0_router_default_decode " "Found entity 1: qsys_system_mm_interconnect_0_router_default_decode" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router.sv" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304068823 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_system_mm_interconnect_0_router " "Found entity 2: qsys_system_mm_interconnect_0_router" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router.sv" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304068823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304068823 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_system_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at qsys_system_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_001.sv" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1560304068824 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_system_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at qsys_system_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_001.sv" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1560304068825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_mm_interconnect_0_router_001_default_decode " "Found entity 1: qsys_system_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_001.sv" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304068829 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_system_mm_interconnect_0_router_001 " "Found entity 2: qsys_system_mm_interconnect_0_router_001" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_001.sv" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304068829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304068829 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at qsys_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_002.sv" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1560304068830 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at qsys_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_002.sv" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1560304068831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_mm_interconnect_0_router_002_default_decode " "Found entity 1: qsys_system_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_002.sv" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304068833 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_system_mm_interconnect_0_router_002 " "Found entity 2: qsys_system_mm_interconnect_0_router_002" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_002.sv" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304068833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304068833 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_system_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at qsys_system_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_004.sv" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1560304068835 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_system_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at qsys_system_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_004.sv" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1560304068835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_mm_interconnect_0_router_004_default_decode " "Found entity 1: qsys_system_mm_interconnect_0_router_004_default_decode" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_004.sv" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304068837 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_system_mm_interconnect_0_router_004 " "Found entity 2: qsys_system_mm_interconnect_0_router_004" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_004.sv" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304068837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304068837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_mm_interconnect_0_rsp_demux " "Found entity 1: qsys_system_mm_interconnect_0_rsp_demux" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_rsp_demux.sv" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304068839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304068839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_mm_interconnect_0_rsp_demux_002 " "Found entity 1: qsys_system_mm_interconnect_0_rsp_demux_002" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_rsp_demux_002.sv" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304068843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304068843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_mm_interconnect_0_rsp_mux " "Found entity 1: qsys_system_mm_interconnect_0_rsp_mux" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_rsp_mux.sv" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304068847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304068847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_mm_interconnect_0_rsp_mux_001 " "Found entity 1: qsys_system_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_rsp_mux_001.sv" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304068850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304068850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_nios2_gen2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_nios2_gen2.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_nios2_gen2 " "Found entity 1: qsys_system_nios2_gen2" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304068852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304068852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_nios2_gen2_cpu_register_bank_a_module " "Found entity 1: qsys_system_nios2_gen2_cpu_register_bank_a_module" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304068881 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_system_nios2_gen2_cpu_register_bank_b_module " "Found entity 2: qsys_system_nios2_gen2_cpu_register_bank_b_module" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304068881 ""} { "Info" "ISGN_ENTITY_NAME" "3 qsys_system_nios2_gen2_cpu_nios2_oci_debug " "Found entity 3: qsys_system_nios2_gen2_cpu_nios2_oci_debug" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304068881 ""} { "Info" "ISGN_ENTITY_NAME" "4 qsys_system_nios2_gen2_cpu_nios2_oci_break " "Found entity 4: qsys_system_nios2_gen2_cpu_nios2_oci_break" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304068881 ""} { "Info" "ISGN_ENTITY_NAME" "5 qsys_system_nios2_gen2_cpu_nios2_oci_xbrk " "Found entity 5: qsys_system_nios2_gen2_cpu_nios2_oci_xbrk" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304068881 ""} { "Info" "ISGN_ENTITY_NAME" "6 qsys_system_nios2_gen2_cpu_nios2_oci_dbrk " "Found entity 6: qsys_system_nios2_gen2_cpu_nios2_oci_dbrk" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304068881 ""} { "Info" "ISGN_ENTITY_NAME" "7 qsys_system_nios2_gen2_cpu_nios2_oci_itrace " "Found entity 7: qsys_system_nios2_gen2_cpu_nios2_oci_itrace" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304068881 ""} { "Info" "ISGN_ENTITY_NAME" "8 qsys_system_nios2_gen2_cpu_nios2_oci_td_mode " "Found entity 8: qsys_system_nios2_gen2_cpu_nios2_oci_td_mode" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304068881 ""} { "Info" "ISGN_ENTITY_NAME" "9 qsys_system_nios2_gen2_cpu_nios2_oci_dtrace " "Found entity 9: qsys_system_nios2_gen2_cpu_nios2_oci_dtrace" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304068881 ""} { "Info" "ISGN_ENTITY_NAME" "10 qsys_system_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: qsys_system_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304068881 ""} { "Info" "ISGN_ENTITY_NAME" "11 qsys_system_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: qsys_system_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304068881 ""} { "Info" "ISGN_ENTITY_NAME" "12 qsys_system_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: qsys_system_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304068881 ""} { "Info" "ISGN_ENTITY_NAME" "13 qsys_system_nios2_gen2_cpu_nios2_oci_fifo " "Found entity 13: qsys_system_nios2_gen2_cpu_nios2_oci_fifo" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304068881 ""} { "Info" "ISGN_ENTITY_NAME" "14 qsys_system_nios2_gen2_cpu_nios2_oci_pib " "Found entity 14: qsys_system_nios2_gen2_cpu_nios2_oci_pib" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304068881 ""} { "Info" "ISGN_ENTITY_NAME" "15 qsys_system_nios2_gen2_cpu_nios2_oci_im " "Found entity 15: qsys_system_nios2_gen2_cpu_nios2_oci_im" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304068881 ""} { "Info" "ISGN_ENTITY_NAME" "16 qsys_system_nios2_gen2_cpu_nios2_performance_monitors " "Found entity 16: qsys_system_nios2_gen2_cpu_nios2_performance_monitors" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304068881 ""} { "Info" "ISGN_ENTITY_NAME" "17 qsys_system_nios2_gen2_cpu_nios2_avalon_reg " "Found entity 17: qsys_system_nios2_gen2_cpu_nios2_avalon_reg" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304068881 ""} { "Info" "ISGN_ENTITY_NAME" "18 qsys_system_nios2_gen2_cpu_ociram_sp_ram_module " "Found entity 18: qsys_system_nios2_gen2_cpu_ociram_sp_ram_module" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304068881 ""} { "Info" "ISGN_ENTITY_NAME" "19 qsys_system_nios2_gen2_cpu_nios2_ocimem " "Found entity 19: qsys_system_nios2_gen2_cpu_nios2_ocimem" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304068881 ""} { "Info" "ISGN_ENTITY_NAME" "20 qsys_system_nios2_gen2_cpu_nios2_oci " "Found entity 20: qsys_system_nios2_gen2_cpu_nios2_oci" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304068881 ""} { "Info" "ISGN_ENTITY_NAME" "21 qsys_system_nios2_gen2_cpu " "Found entity 21: qsys_system_nios2_gen2_cpu" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304068881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304068881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_nios2_gen2_cpu_debug_slave_sysclk " "Found entity 1: qsys_system_nios2_gen2_cpu_debug_slave_sysclk" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu_debug_slave_sysclk.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304068884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304068884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_nios2_gen2_cpu_debug_slave_tck " "Found entity 1: qsys_system_nios2_gen2_cpu_debug_slave_tck" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu_debug_slave_tck.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304068888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304068888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_nios2_gen2_cpu_debug_slave_wrapper " "Found entity 1: qsys_system_nios2_gen2_cpu_debug_slave_wrapper" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu_debug_slave_wrapper.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304068891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304068891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_nios2_gen2_cpu_test_bench " "Found entity 1: qsys_system_nios2_gen2_cpu_test_bench" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu_test_bench.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304068895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304068895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_sysid_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_sysid_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_sysid_qsys " "Found entity 1: qsys_system_sysid_qsys" {  } { { "db/ip/qsys_system/submodules/qsys_system_sysid_qsys.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_sysid_qsys.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304068897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304068897 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sample_en DHT11_top.v(21) " "Verilog HDL Implicit Net warning at DHT11_top.v(21): created implicit net for \"sample_en\"" {  } { { "rtl/DHT11/DHT11_top.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/DHT11/DHT11_top.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1560304068897 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "data_rdy DHT11_top.v(23) " "Verilog HDL Implicit Net warning at DHT11_top.v(23): created implicit net for \"data_rdy\"" {  } { { "rtl/DHT11/DHT11_top.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/DHT11/DHT11_top.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1560304068897 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "TxD_busy DHT11_top.v(36) " "Verilog HDL Implicit Net warning at DHT11_top.v(36): created implicit net for \"TxD_busy\"" {  } { { "rtl/DHT11/DHT11_top.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/DHT11/DHT11_top.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1560304068897 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Tx_start DHT11_top.v(37) " "Verilog HDL Implicit Net warning at DHT11_top.v(37): created implicit net for \"Tx_start\"" {  } { { "rtl/DHT11/DHT11_top.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/DHT11/DHT11_top.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1560304068898 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "lcd_request LCD_Driver.v(408) " "Verilog HDL Implicit Net warning at LCD_Driver.v(408): created implicit net for \"lcd_request\"" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 408 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1560304068898 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "matrix_frame_vsync VIP_Matrix_Generate_3X3_1Bit.v(111) " "Verilog HDL Implicit Net warning at VIP_Matrix_Generate_3X3_1Bit.v(111): created implicit net for \"matrix_frame_vsync\"" {  } { { "rtl/Video_Image_Processor_2/VIP_Matrix_Generate_3X3_1Bit.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Video_Image_Processor_2/VIP_Matrix_Generate_3X3_1Bit.v" 111 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1560304068898 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "post_frame_vsync VIP_Bit_Dilation_Detector.v(143) " "Verilog HDL Implicit Net warning at VIP_Bit_Dilation_Detector.v(143): created implicit net for \"post_frame_vsync\"" {  } { { "rtl/Video_Image_Processor_2/VIP_Bit_Dilation_Detector.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Video_Image_Processor_2/VIP_Bit_Dilation_Detector.v" 143 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1560304068898 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "body_temp_dec FAMS.v(398) " "Verilog HDL Implicit Net warning at FAMS.v(398): created implicit net for \"body_temp_dec\"" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 398 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1560304068898 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FAMS " "Elaborating entity \"FAMS\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1560304069231 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk_read FAMS.v(187) " "Verilog HDL or VHDL warning at FAMS.v(187): object \"clk_read\" assigned a value but never read" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 187 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1560304069236 "|FAMS"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sdram_init_done FAMS.v(192) " "Verilog HDL or VHDL warning at FAMS.v(192): object \"sdram_init_done\" assigned a value but never read" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 192 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1560304069236 "|FAMS"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_xpos_max FAMS.v(324) " "Verilog HDL or VHDL warning at FAMS.v(324): object \"r_xpos_max\" assigned a value but never read" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 324 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1560304069236 "|FAMS"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_xpos_min FAMS.v(325) " "Verilog HDL or VHDL warning at FAMS.v(325): object \"r_xpos_min\" assigned a value but never read" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 325 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1560304069236 "|FAMS"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_ypos_max FAMS.v(326) " "Verilog HDL or VHDL warning at FAMS.v(326): object \"r_ypos_max\" assigned a value but never read" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 326 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1560304069236 "|FAMS"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_ypos_min FAMS.v(327) " "Verilog HDL or VHDL warning at FAMS.v(327): object \"r_ypos_min\" assigned a value but never read" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 327 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1560304069236 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FAMS.v(283) " "Verilog HDL assignment warning at FAMS.v(283): truncated value with size 32 to match size of target (8)" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 283 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304069241 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 FAMS.v(452) " "Verilog HDL assignment warning at FAMS.v(452): truncated value with size 32 to match size of target (12)" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 452 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304069244 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 FAMS.v(470) " "Verilog HDL assignment warning at FAMS.v(470): truncated value with size 32 to match size of target (14)" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 470 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304069245 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 FAMS.v(480) " "Verilog HDL assignment warning at FAMS.v(480): truncated value with size 32 to match size of target (14)" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 480 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304069245 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 FAMS.v(489) " "Verilog HDL assignment warning at FAMS.v(489): truncated value with size 32 to match size of target (14)" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 489 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304069245 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 FAMS.v(498) " "Verilog HDL assignment warning at FAMS.v(498): truncated value with size 32 to match size of target (14)" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 498 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304069246 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 FAMS.v(504) " "Verilog HDL assignment warning at FAMS.v(504): truncated value with size 32 to match size of target (14)" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 504 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304069246 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 FAMS.v(510) " "Verilog HDL assignment warning at FAMS.v(510): truncated value with size 32 to match size of target (14)" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 510 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304069246 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 FAMS.v(516) " "Verilog HDL assignment warning at FAMS.v(516): truncated value with size 32 to match size of target (14)" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 516 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304069246 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 FAMS.v(522) " "Verilog HDL assignment warning at FAMS.v(522): truncated value with size 32 to match size of target (14)" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 522 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304069247 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 FAMS.v(528) " "Verilog HDL assignment warning at FAMS.v(528): truncated value with size 32 to match size of target (14)" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 528 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304069247 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 FAMS.v(534) " "Verilog HDL assignment warning at FAMS.v(534): truncated value with size 32 to match size of target (14)" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 534 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304069247 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 FAMS.v(540) " "Verilog HDL assignment warning at FAMS.v(540): truncated value with size 32 to match size of target (14)" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 540 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304069247 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "FAMS.v(545) " "Verilog HDL Case Statement warning at FAMS.v(545): incomplete case statement has no default case item" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 545 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1560304069247 "|FAMS"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "FAMS.v(545) " "Verilog HDL Case Statement information at FAMS.v(545): all case item expressions in this case statement are onehot" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 545 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1560304069247 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rdaddress_chinese FAMS.v(545) " "Verilog HDL Always Construct warning at FAMS.v(545): inferring latch(es) for variable \"rdaddress_chinese\", which holds its previous value in one or more paths through the always construct" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 545 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1560304069247 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 FAMS.v(567) " "Verilog HDL assignment warning at FAMS.v(567): truncated value with size 32 to match size of target (12)" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 567 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304069248 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 FAMS.v(579) " "Verilog HDL assignment warning at FAMS.v(579): truncated value with size 32 to match size of target (12)" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 579 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304069248 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 FAMS.v(591) " "Verilog HDL assignment warning at FAMS.v(591): truncated value with size 32 to match size of target (12)" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 591 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304069248 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 FAMS.v(603) " "Verilog HDL assignment warning at FAMS.v(603): truncated value with size 32 to match size of target (12)" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 603 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304069248 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 FAMS.v(615) " "Verilog HDL assignment warning at FAMS.v(615): truncated value with size 32 to match size of target (12)" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 615 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304069249 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 FAMS.v(628) " "Verilog HDL assignment warning at FAMS.v(628): truncated value with size 32 to match size of target (12)" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 628 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304069249 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 FAMS.v(635) " "Verilog HDL assignment warning at FAMS.v(635): truncated value with size 32 to match size of target (12)" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 635 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304069249 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 FAMS.v(642) " "Verilog HDL assignment warning at FAMS.v(642): truncated value with size 32 to match size of target (12)" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 642 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304069249 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 FAMS.v(649) " "Verilog HDL assignment warning at FAMS.v(649): truncated value with size 32 to match size of target (12)" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 649 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304069249 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 FAMS.v(656) " "Verilog HDL assignment warning at FAMS.v(656): truncated value with size 32 to match size of target (12)" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 656 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304069249 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 FAMS.v(663) " "Verilog HDL assignment warning at FAMS.v(663): truncated value with size 32 to match size of target (12)" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 663 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304069249 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 FAMS.v(670) " "Verilog HDL assignment warning at FAMS.v(670): truncated value with size 32 to match size of target (12)" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 670 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304069249 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 FAMS.v(677) " "Verilog HDL assignment warning at FAMS.v(677): truncated value with size 32 to match size of target (12)" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 677 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304069249 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 FAMS.v(684) " "Verilog HDL assignment warning at FAMS.v(684): truncated value with size 32 to match size of target (12)" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 684 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304069250 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 FAMS.v(691) " "Verilog HDL assignment warning at FAMS.v(691): truncated value with size 32 to match size of target (12)" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 691 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304069250 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 FAMS.v(698) " "Verilog HDL assignment warning at FAMS.v(698): truncated value with size 32 to match size of target (12)" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 698 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304069250 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 FAMS.v(705) " "Verilog HDL assignment warning at FAMS.v(705): truncated value with size 32 to match size of target (12)" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 705 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304069250 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 FAMS.v(712) " "Verilog HDL assignment warning at FAMS.v(712): truncated value with size 32 to match size of target (12)" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 712 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304069250 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 FAMS.v(719) " "Verilog HDL assignment warning at FAMS.v(719): truncated value with size 32 to match size of target (12)" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 719 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304069250 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 FAMS.v(726) " "Verilog HDL assignment warning at FAMS.v(726): truncated value with size 32 to match size of target (12)" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 726 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304069250 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 FAMS.v(733) " "Verilog HDL assignment warning at FAMS.v(733): truncated value with size 32 to match size of target (12)" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 733 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304069250 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 FAMS.v(740) " "Verilog HDL assignment warning at FAMS.v(740): truncated value with size 32 to match size of target (12)" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 740 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304069250 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 FAMS.v(747) " "Verilog HDL assignment warning at FAMS.v(747): truncated value with size 32 to match size of target (12)" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 747 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304069251 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 FAMS.v(754) " "Verilog HDL assignment warning at FAMS.v(754): truncated value with size 32 to match size of target (12)" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 754 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304069251 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 FAMS.v(761) " "Verilog HDL assignment warning at FAMS.v(761): truncated value with size 32 to match size of target (12)" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 761 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304069251 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "FAMS.v(766) " "Verilog HDL Case Statement warning at FAMS.v(766): incomplete case statement has no default case item" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 766 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1560304069251 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "FAMS.v(779) " "Verilog HDL Case Statement warning at FAMS.v(779): incomplete case statement has no default case item" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 779 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1560304069251 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "FAMS.v(792) " "Verilog HDL Case Statement warning at FAMS.v(792): incomplete case statement has no default case item" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 792 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1560304069251 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "FAMS.v(805) " "Verilog HDL Case Statement warning at FAMS.v(805): incomplete case statement has no default case item" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 805 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1560304069251 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "FAMS.v(818) " "Verilog HDL Case Statement warning at FAMS.v(818): incomplete case statement has no default case item" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 818 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1560304069252 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "FAMS.v(831) " "Verilog HDL Case Statement warning at FAMS.v(831): incomplete case statement has no default case item" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 831 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1560304069252 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "FAMS.v(844) " "Verilog HDL Case Statement warning at FAMS.v(844): incomplete case statement has no default case item" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 844 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1560304069252 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "FAMS.v(857) " "Verilog HDL Case Statement warning at FAMS.v(857): incomplete case statement has no default case item" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 857 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1560304069252 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "FAMS.v(870) " "Verilog HDL Case Statement warning at FAMS.v(870): incomplete case statement has no default case item" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 870 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1560304069252 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "FAMS.v(883) " "Verilog HDL Case Statement warning at FAMS.v(883): incomplete case statement has no default case item" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 883 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1560304069252 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "FAMS.v(896) " "Verilog HDL Case Statement warning at FAMS.v(896): incomplete case statement has no default case item" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 896 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1560304069252 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "FAMS.v(909) " "Verilog HDL Case Statement warning at FAMS.v(909): incomplete case statement has no default case item" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 909 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1560304069252 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "FAMS.v(921) " "Verilog HDL Case Statement warning at FAMS.v(921): incomplete case statement has no default case item" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 921 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1560304069252 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "FAMS.v(934) " "Verilog HDL Case Statement warning at FAMS.v(934): incomplete case statement has no default case item" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 934 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1560304069253 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "FAMS.v(946) " "Verilog HDL Case Statement warning at FAMS.v(946): incomplete case statement has no default case item" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 946 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1560304069253 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "FAMS.v(959) " "Verilog HDL Case Statement warning at FAMS.v(959): incomplete case statement has no default case item" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 959 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1560304069253 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "FAMS.v(971) " "Verilog HDL Case Statement warning at FAMS.v(971): incomplete case statement has no default case item" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 971 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1560304069253 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "FAMS.v(984) " "Verilog HDL Case Statement warning at FAMS.v(984): incomplete case statement has no default case item" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 984 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1560304069253 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "FAMS.v(996) " "Verilog HDL Case Statement warning at FAMS.v(996): incomplete case statement has no default case item" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 996 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1560304069253 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "FAMS.v(1009) " "Verilog HDL Case Statement warning at FAMS.v(1009): incomplete case statement has no default case item" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 1009 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1560304069253 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_body_temp_int_ten FAMS.v(766) " "Verilog HDL Always Construct warning at FAMS.v(766): inferring latch(es) for variable \"data_body_temp_int_ten\", which holds its previous value in one or more paths through the always construct" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 766 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1560304069253 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_body_temp_int_one FAMS.v(766) " "Verilog HDL Always Construct warning at FAMS.v(766): inferring latch(es) for variable \"data_body_temp_int_one\", which holds its previous value in one or more paths through the always construct" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 766 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1560304069253 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_body_temp_dec_ten FAMS.v(766) " "Verilog HDL Always Construct warning at FAMS.v(766): inferring latch(es) for variable \"data_body_temp_dec_ten\", which holds its previous value in one or more paths through the always construct" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 766 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1560304069253 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_heart_rate_hun FAMS.v(766) " "Verilog HDL Always Construct warning at FAMS.v(766): inferring latch(es) for variable \"data_heart_rate_hun\", which holds its previous value in one or more paths through the always construct" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 766 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1560304069253 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_heart_rate_ten FAMS.v(766) " "Verilog HDL Always Construct warning at FAMS.v(766): inferring latch(es) for variable \"data_heart_rate_ten\", which holds its previous value in one or more paths through the always construct" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 766 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1560304069253 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_heart_rate_one FAMS.v(766) " "Verilog HDL Always Construct warning at FAMS.v(766): inferring latch(es) for variable \"data_heart_rate_one\", which holds its previous value in one or more paths through the always construct" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 766 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1560304069254 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_h2_ten FAMS.v(766) " "Verilog HDL Always Construct warning at FAMS.v(766): inferring latch(es) for variable \"data_h2_ten\", which holds its previous value in one or more paths through the always construct" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 766 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1560304069254 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_h2_one FAMS.v(766) " "Verilog HDL Always Construct warning at FAMS.v(766): inferring latch(es) for variable \"data_h2_one\", which holds its previous value in one or more paths through the always construct" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 766 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1560304069254 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_liquefied_ten FAMS.v(766) " "Verilog HDL Always Construct warning at FAMS.v(766): inferring latch(es) for variable \"data_liquefied_ten\", which holds its previous value in one or more paths through the always construct" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 766 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1560304069254 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_liquefied_one FAMS.v(766) " "Verilog HDL Always Construct warning at FAMS.v(766): inferring latch(es) for variable \"data_liquefied_one\", which holds its previous value in one or more paths through the always construct" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 766 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1560304069254 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_natural_ten FAMS.v(766) " "Verilog HDL Always Construct warning at FAMS.v(766): inferring latch(es) for variable \"data_natural_ten\", which holds its previous value in one or more paths through the always construct" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 766 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1560304069254 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_natural_one FAMS.v(766) " "Verilog HDL Always Construct warning at FAMS.v(766): inferring latch(es) for variable \"data_natural_one\", which holds its previous value in one or more paths through the always construct" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 766 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1560304069254 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_harmful_ten FAMS.v(766) " "Verilog HDL Always Construct warning at FAMS.v(766): inferring latch(es) for variable \"data_harmful_ten\", which holds its previous value in one or more paths through the always construct" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 766 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1560304069254 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_harmful_one FAMS.v(766) " "Verilog HDL Always Construct warning at FAMS.v(766): inferring latch(es) for variable \"data_harmful_one\", which holds its previous value in one or more paths through the always construct" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 766 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1560304069254 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_oxy_ten FAMS.v(766) " "Verilog HDL Always Construct warning at FAMS.v(766): inferring latch(es) for variable \"data_oxy_ten\", which holds its previous value in one or more paths through the always construct" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 766 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1560304069254 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_oxy_one FAMS.v(766) " "Verilog HDL Always Construct warning at FAMS.v(766): inferring latch(es) for variable \"data_oxy_one\", which holds its previous value in one or more paths through the always construct" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 766 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1560304069254 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_temp_ten FAMS.v(766) " "Verilog HDL Always Construct warning at FAMS.v(766): inferring latch(es) for variable \"data_temp_ten\", which holds its previous value in one or more paths through the always construct" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 766 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1560304069254 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_temp_one FAMS.v(766) " "Verilog HDL Always Construct warning at FAMS.v(766): inferring latch(es) for variable \"data_temp_one\", which holds its previous value in one or more paths through the always construct" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 766 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1560304069254 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_hum_ten FAMS.v(766) " "Verilog HDL Always Construct warning at FAMS.v(766): inferring latch(es) for variable \"data_hum_ten\", which holds its previous value in one or more paths through the always construct" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 766 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1560304069254 "|FAMS"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_hum_one FAMS.v(766) " "Verilog HDL Always Construct warning at FAMS.v(766): inferring latch(es) for variable \"data_hum_one\", which holds its previous value in one or more paths through the always construct" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 766 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1560304069254 "|FAMS"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "FAMS.v(1027) " "Verilog HDL Case Statement warning at FAMS.v(1027): can't check case statement for completeness because the case expression has too many possible states" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 1027 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1560304069255 "|FAMS"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "lcd_pwm FAMS.v(28) " "Output port \"lcd_pwm\" at FAMS.v(28) has no driver" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1560304069277 "|FAMS"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "lcd_reset FAMS.v(29) " "Output port \"lcd_reset\" at FAMS.v(29) has no driver" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1560304069278 "|FAMS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_hum_one FAMS.v(766) " "Inferred latch for \"data_hum_one\" at FAMS.v(766)" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 766 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304069281 "|FAMS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_hum_ten FAMS.v(766) " "Inferred latch for \"data_hum_ten\" at FAMS.v(766)" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 766 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304069282 "|FAMS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_temp_one FAMS.v(766) " "Inferred latch for \"data_temp_one\" at FAMS.v(766)" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 766 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304069282 "|FAMS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_temp_ten FAMS.v(766) " "Inferred latch for \"data_temp_ten\" at FAMS.v(766)" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 766 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304069282 "|FAMS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_oxy_one FAMS.v(766) " "Inferred latch for \"data_oxy_one\" at FAMS.v(766)" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 766 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304069282 "|FAMS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_oxy_ten FAMS.v(766) " "Inferred latch for \"data_oxy_ten\" at FAMS.v(766)" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 766 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304069282 "|FAMS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_harmful_one FAMS.v(766) " "Inferred latch for \"data_harmful_one\" at FAMS.v(766)" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 766 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304069282 "|FAMS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_harmful_ten FAMS.v(766) " "Inferred latch for \"data_harmful_ten\" at FAMS.v(766)" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 766 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304069282 "|FAMS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_natural_one FAMS.v(766) " "Inferred latch for \"data_natural_one\" at FAMS.v(766)" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 766 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304069282 "|FAMS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_natural_ten FAMS.v(766) " "Inferred latch for \"data_natural_ten\" at FAMS.v(766)" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 766 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304069282 "|FAMS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_liquefied_one FAMS.v(766) " "Inferred latch for \"data_liquefied_one\" at FAMS.v(766)" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 766 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304069282 "|FAMS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_liquefied_ten FAMS.v(766) " "Inferred latch for \"data_liquefied_ten\" at FAMS.v(766)" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 766 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304069282 "|FAMS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_h2_one FAMS.v(766) " "Inferred latch for \"data_h2_one\" at FAMS.v(766)" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 766 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304069282 "|FAMS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_h2_ten FAMS.v(766) " "Inferred latch for \"data_h2_ten\" at FAMS.v(766)" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 766 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304069282 "|FAMS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_heart_rate_one FAMS.v(766) " "Inferred latch for \"data_heart_rate_one\" at FAMS.v(766)" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 766 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304069283 "|FAMS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_heart_rate_ten FAMS.v(766) " "Inferred latch for \"data_heart_rate_ten\" at FAMS.v(766)" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 766 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304069283 "|FAMS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_heart_rate_hun FAMS.v(766) " "Inferred latch for \"data_heart_rate_hun\" at FAMS.v(766)" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 766 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304069283 "|FAMS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_body_temp_dec_ten FAMS.v(766) " "Inferred latch for \"data_body_temp_dec_ten\" at FAMS.v(766)" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 766 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304069283 "|FAMS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_body_temp_int_one FAMS.v(766) " "Inferred latch for \"data_body_temp_int_one\" at FAMS.v(766)" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 766 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304069283 "|FAMS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_body_temp_int_ten FAMS.v(766) " "Inferred latch for \"data_body_temp_int_ten\" at FAMS.v(766)" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 766 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304069283 "|FAMS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdaddress_chinese\[0\] FAMS.v(545) " "Inferred latch for \"rdaddress_chinese\[0\]\" at FAMS.v(545)" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 545 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304069283 "|FAMS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdaddress_chinese\[1\] FAMS.v(545) " "Inferred latch for \"rdaddress_chinese\[1\]\" at FAMS.v(545)" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 545 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304069283 "|FAMS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdaddress_chinese\[2\] FAMS.v(545) " "Inferred latch for \"rdaddress_chinese\[2\]\" at FAMS.v(545)" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 545 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304069283 "|FAMS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdaddress_chinese\[3\] FAMS.v(545) " "Inferred latch for \"rdaddress_chinese\[3\]\" at FAMS.v(545)" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 545 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304069283 "|FAMS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdaddress_chinese\[4\] FAMS.v(545) " "Inferred latch for \"rdaddress_chinese\[4\]\" at FAMS.v(545)" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 545 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304069283 "|FAMS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdaddress_chinese\[5\] FAMS.v(545) " "Inferred latch for \"rdaddress_chinese\[5\]\" at FAMS.v(545)" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 545 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304069283 "|FAMS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdaddress_chinese\[6\] FAMS.v(545) " "Inferred latch for \"rdaddress_chinese\[6\]\" at FAMS.v(545)" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 545 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304069283 "|FAMS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdaddress_chinese\[7\] FAMS.v(545) " "Inferred latch for \"rdaddress_chinese\[7\]\" at FAMS.v(545)" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 545 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304069284 "|FAMS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdaddress_chinese\[8\] FAMS.v(545) " "Inferred latch for \"rdaddress_chinese\[8\]\" at FAMS.v(545)" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 545 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304069284 "|FAMS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdaddress_chinese\[9\] FAMS.v(545) " "Inferred latch for \"rdaddress_chinese\[9\]\" at FAMS.v(545)" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 545 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304069284 "|FAMS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdaddress_chinese\[10\] FAMS.v(545) " "Inferred latch for \"rdaddress_chinese\[10\]\" at FAMS.v(545)" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 545 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304069284 "|FAMS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdaddress_chinese\[11\] FAMS.v(545) " "Inferred latch for \"rdaddress_chinese\[11\]\" at FAMS.v(545)" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 545 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304069284 "|FAMS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdaddress_chinese\[12\] FAMS.v(545) " "Inferred latch for \"rdaddress_chinese\[12\]\" at FAMS.v(545)" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 545 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304069284 "|FAMS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdaddress_chinese\[13\] FAMS.v(545) " "Inferred latch for \"rdaddress_chinese\[13\]\" at FAMS.v(545)" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 545 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304069284 "|FAMS"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_ctrl_pll system_ctrl_pll:u_system_ctrl_pll " "Elaborating entity \"system_ctrl_pll\" for hierarchy \"system_ctrl_pll:u_system_ctrl_pll\"" {  } { { "FAMS.v" "u_system_ctrl_pll" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304069350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_init_delay system_ctrl_pll:u_system_ctrl_pll\|system_init_delay:u_system_init_delay " "Elaborating entity \"system_init_delay\" for hierarchy \"system_ctrl_pll:u_system_ctrl_pll\|system_init_delay:u_system_init_delay\"" {  } { { "rtl/system_index/system_ctrl_pll.v" "u_system_init_delay" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/system_index/system_ctrl_pll.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304069356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll system_ctrl_pll:u_system_ctrl_pll\|pll:pll_inst " "Elaborating entity \"pll\" for hierarchy \"system_ctrl_pll:u_system_ctrl_pll\|pll:pll_inst\"" {  } { { "rtl/system_index/system_ctrl_pll.v" "pll_inst" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/system_index/system_ctrl_pll.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304069371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll system_ctrl_pll:u_system_ctrl_pll\|pll:pll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"system_ctrl_pll:u_system_ctrl_pll\|pll:pll_inst\|altpll:altpll_component\"" {  } { { "rtl/system_index/pll.v" "altpll_component" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/system_index/pll.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304069503 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system_ctrl_pll:u_system_ctrl_pll\|pll:pll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"system_ctrl_pll:u_system_ctrl_pll\|pll:pll_inst\|altpll:altpll_component\"" {  } { { "rtl/system_index/pll.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/system_index/pll.v" 119 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304069517 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_ctrl_pll:u_system_ctrl_pll\|pll:pll_inst\|altpll:altpll_component " "Instantiated megafunction \"system_ctrl_pll:u_system_ctrl_pll\|pll:pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304069517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304069517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304069517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304069517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304069517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304069517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304069517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304069517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -2500 " "Parameter \"clk1_phase_shift\" = \"-2500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304069517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 5000 " "Parameter \"clk2_divide_by\" = \"5000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304069517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304069517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 3333 " "Parameter \"clk2_multiply_by\" = \"3333\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304069517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304069517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 25 " "Parameter \"clk3_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304069517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304069517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 12 " "Parameter \"clk3_multiply_by\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304069517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 0 " "Parameter \"clk3_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304069517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_divide_by 25 " "Parameter \"clk4_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304069517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_duty_cycle 50 " "Parameter \"clk4_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304069517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_multiply_by 2 " "Parameter \"clk4_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304069517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_phase_shift 0 " "Parameter \"clk4_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304069517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304069517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304069517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304069517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304069517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304069517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304069517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304069517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304069517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304069517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304069517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304069517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304069517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304069517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304069517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304069517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304069517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304069517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304069517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304069517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304069517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304069517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304069517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304069517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304069517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304069517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304069517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304069517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304069517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304069517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304069517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304069517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304069517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304069517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304069517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304069517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304069517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_USED " "Parameter \"port_clk4\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304069517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304069517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304069517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304069517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304069517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304069517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304069517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304069517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304069517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304069517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304069517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304069517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304069517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304069517 ""}  } { { "rtl/system_index/pll.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/system_index/pll.v" 119 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560304069517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304069578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304069578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll system_ctrl_pll:u_system_ctrl_pll\|pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"system_ctrl_pll:u_system_ctrl_pll\|pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304069581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SingleSensorDriver_MT9V034 SingleSensorDriver_MT9V034:u_SingleSensorDriver_MT9V034 " "Elaborating entity \"SingleSensorDriver_MT9V034\" for hierarchy \"SingleSensorDriver_MT9V034:u_SingleSensorDriver_MT9V034\"" {  } { { "FAMS.v" "u_SingleSensorDriver_MT9V034" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304069611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_timing_ctrl_16bit SingleSensorDriver_MT9V034:u_SingleSensorDriver_MT9V034\|i2c_timing_ctrl_16bit:u_i2c_timing_ctrl_16bit " "Elaborating entity \"i2c_timing_ctrl_16bit\" for hierarchy \"SingleSensorDriver_MT9V034:u_SingleSensorDriver_MT9V034\|i2c_timing_ctrl_16bit:u_i2c_timing_ctrl_16bit\"" {  } { { "rtl/SingleSensorDriver_MT9V034/SingleSensorDriver_MT9V034.v" "u_i2c_timing_ctrl_16bit" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/SingleSensorDriver_MT9V034/SingleSensorDriver_MT9V034.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304069620 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "i2c_timing_ctrl_16bit.v(458) " "Verilog HDL Case Statement information at i2c_timing_ctrl_16bit.v(458): all case item expressions in this case statement are onehot" {  } { { "rtl/cmos_i2c_oVxxxx/i2c_timing_ctrl_16bit.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/cmos_i2c_oVxxxx/i2c_timing_ctrl_16bit.v" 458 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1560304069627 "|FAMS|SingleSensorDriver_MT9V034:u_SingleSensorDriver_MT9V034|i2c_timing_ctrl_16bit:u_i2c_timing_ctrl_16bit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_MT9V034_Gray_Config SingleSensorDriver_MT9V034:u_SingleSensorDriver_MT9V034\|I2C_MT9V034_Gray_Config:u_I2C_MT9V034_Gray_Config_sensor1 " "Elaborating entity \"I2C_MT9V034_Gray_Config\" for hierarchy \"SingleSensorDriver_MT9V034:u_SingleSensorDriver_MT9V034\|I2C_MT9V034_Gray_Config:u_I2C_MT9V034_Gray_Config_sensor1\"" {  } { { "rtl/SingleSensorDriver_MT9V034/SingleSensorDriver_MT9V034.v" "u_I2C_MT9V034_Gray_Config_sensor1" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/SingleSensorDriver_MT9V034/SingleSensorDriver_MT9V034.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304069645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CMOS_Capture_RAW_Gray SingleSensorDriver_MT9V034:u_SingleSensorDriver_MT9V034\|CMOS_Capture_RAW_Gray:u_CMOS_Capture_RAW_Gray_sensor1 " "Elaborating entity \"CMOS_Capture_RAW_Gray\" for hierarchy \"SingleSensorDriver_MT9V034:u_SingleSensorDriver_MT9V034\|CMOS_Capture_RAW_Gray:u_CMOS_Capture_RAW_Gray_sensor1\"" {  } { { "rtl/SingleSensorDriver_MT9V034/SingleSensorDriver_MT9V034.v" "u_CMOS_Capture_RAW_Gray_sensor1" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/SingleSensorDriver_MT9V034/SingleSensorDriver_MT9V034.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304069653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sensor_Image_Zoom SingleSensorDriver_MT9V034:u_SingleSensorDriver_MT9V034\|Sensor_Image_Zoom:u_Sensor1_Image_Zoom " "Elaborating entity \"Sensor_Image_Zoom\" for hierarchy \"SingleSensorDriver_MT9V034:u_SingleSensorDriver_MT9V034\|Sensor_Image_Zoom:u_Sensor1_Image_Zoom\"" {  } { { "rtl/SingleSensorDriver_MT9V034/SingleSensorDriver_MT9V034.v" "u_Sensor1_Image_Zoom" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/SingleSensorDriver_MT9V034/SingleSensorDriver_MT9V034.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304069666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_Image_Processor Video_Image_Processor:u_Video_Image_Processor " "Elaborating entity \"Video_Image_Processor\" for hierarchy \"Video_Image_Processor:u_Video_Image_Processor\"" {  } { { "FAMS.v" "u_Video_Image_Processor" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304069673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VIP_Gray_Mean_Filter Video_Image_Processor:u_Video_Image_Processor\|VIP_Gray_Mean_Filter:u_VIP_Gray_Mean_Filter " "Elaborating entity \"VIP_Gray_Mean_Filter\" for hierarchy \"Video_Image_Processor:u_Video_Image_Processor\|VIP_Gray_Mean_Filter:u_VIP_Gray_Mean_Filter\"" {  } { { "rtl/Video_Image_Processor/Video_Image_Processor.v" "u_VIP_Gray_Mean_Filter" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Video_Image_Processor/Video_Image_Processor.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304069680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VIP_Matrix_Generate_3X3_8Bit Video_Image_Processor:u_Video_Image_Processor\|VIP_Gray_Mean_Filter:u_VIP_Gray_Mean_Filter\|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit " "Elaborating entity \"VIP_Matrix_Generate_3X3_8Bit\" for hierarchy \"Video_Image_Processor:u_Video_Image_Processor\|VIP_Gray_Mean_Filter:u_VIP_Gray_Mean_Filter\|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit\"" {  } { { "rtl/Video_Image_Processor/VIP_Gray_Mean_Filter.v" "u_VIP_Matrix_Generate_3X3_8Bit" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Video_Image_Processor/VIP_Gray_Mean_Filter.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304069691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Line_Shift_RAM_8Bit Video_Image_Processor:u_Video_Image_Processor\|VIP_Gray_Mean_Filter:u_VIP_Gray_Mean_Filter\|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit\|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit " "Elaborating entity \"Line_Shift_RAM_8Bit\" for hierarchy \"Video_Image_Processor:u_Video_Image_Processor\|VIP_Gray_Mean_Filter:u_VIP_Gray_Mean_Filter\|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit\|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit\"" {  } { { "rtl/Video_Image_Processor/VIP_Matrix_Generate_3X3_8Bit.v" "u_Line_Shift_RAM_8Bit" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Video_Image_Processor/VIP_Matrix_Generate_3X3_8Bit.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304069711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps Video_Image_Processor:u_Video_Image_Processor\|VIP_Gray_Mean_Filter:u_VIP_Gray_Mean_Filter\|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit\|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit\|altshift_taps:ALTSHIFT_TAPS_component " "Elaborating entity \"altshift_taps\" for hierarchy \"Video_Image_Processor:u_Video_Image_Processor\|VIP_Gray_Mean_Filter:u_VIP_Gray_Mean_Filter\|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit\|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit\|altshift_taps:ALTSHIFT_TAPS_component\"" {  } { { "rtl/Video_Image_Processor/Line_Shift_RAM_8Bit.v" "ALTSHIFT_TAPS_component" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Video_Image_Processor/Line_Shift_RAM_8Bit.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304069869 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Video_Image_Processor:u_Video_Image_Processor\|VIP_Gray_Mean_Filter:u_VIP_Gray_Mean_Filter\|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit\|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit\|altshift_taps:ALTSHIFT_TAPS_component " "Elaborated megafunction instantiation \"Video_Image_Processor:u_Video_Image_Processor\|VIP_Gray_Mean_Filter:u_VIP_Gray_Mean_Filter\|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit\|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit\|altshift_taps:ALTSHIFT_TAPS_component\"" {  } { { "rtl/Video_Image_Processor/Line_Shift_RAM_8Bit.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Video_Image_Processor/Line_Shift_RAM_8Bit.v" 80 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304069873 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Video_Image_Processor:u_Video_Image_Processor\|VIP_Gray_Mean_Filter:u_VIP_Gray_Mean_Filter\|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit\|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit\|altshift_taps:ALTSHIFT_TAPS_component " "Instantiated megafunction \"Video_Image_Processor:u_Video_Image_Processor\|VIP_Gray_Mean_Filter:u_VIP_Gray_Mean_Filter\|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit\|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit\|altshift_taps:ALTSHIFT_TAPS_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304069873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304069873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304069873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 2 " "Parameter \"number_of_taps\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304069873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 640 " "Parameter \"tap_distance\" = \"640\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304069873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 8 " "Parameter \"width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304069873 ""}  } { { "rtl/Video_Image_Processor/Line_Shift_RAM_8Bit.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Video_Image_Processor/Line_Shift_RAM_8Bit.v" 80 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560304069873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_7rv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_7rv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_7rv " "Found entity 1: shift_taps_7rv" {  } { { "db/shift_taps_7rv.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/shift_taps_7rv.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304069931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304069931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_7rv Video_Image_Processor:u_Video_Image_Processor\|VIP_Gray_Mean_Filter:u_VIP_Gray_Mean_Filter\|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit\|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_7rv:auto_generated " "Elaborating entity \"shift_taps_7rv\" for hierarchy \"Video_Image_Processor:u_Video_Image_Processor\|VIP_Gray_Mean_Filter:u_VIP_Gray_Mean_Filter\|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit\|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_7rv:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304069933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pja1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pja1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pja1 " "Found entity 1: altsyncram_pja1" {  } { { "db/altsyncram_pja1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_pja1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304069998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304069998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pja1 Video_Image_Processor:u_Video_Image_Processor\|VIP_Gray_Mean_Filter:u_VIP_Gray_Mean_Filter\|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit\|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_7rv:auto_generated\|altsyncram_pja1:altsyncram2 " "Elaborating entity \"altsyncram_pja1\" for hierarchy \"Video_Image_Processor:u_Video_Image_Processor\|VIP_Gray_Mean_Filter:u_VIP_Gray_Mean_Filter\|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit\|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_7rv:auto_generated\|altsyncram_pja1:altsyncram2\"" {  } { { "db/shift_taps_7rv.tdf" "altsyncram2" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/shift_taps_7rv.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304070001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_3uf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_3uf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_3uf " "Found entity 1: cntr_3uf" {  } { { "db/cntr_3uf.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/cntr_3uf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304070073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304070073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_3uf Video_Image_Processor:u_Video_Image_Processor\|VIP_Gray_Mean_Filter:u_VIP_Gray_Mean_Filter\|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit\|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_7rv:auto_generated\|cntr_3uf:cntr1 " "Elaborating entity \"cntr_3uf\" for hierarchy \"Video_Image_Processor:u_Video_Image_Processor\|VIP_Gray_Mean_Filter:u_VIP_Gray_Mean_Filter\|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit\|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_7rv:auto_generated\|cntr_3uf:cntr1\"" {  } { { "db/shift_taps_7rv.tdf" "cntr1" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/shift_taps_7rv.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304070075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_7ic.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_7ic.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_7ic " "Found entity 1: cmpr_7ic" {  } { { "db/cmpr_7ic.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/cmpr_7ic.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304070139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304070139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_7ic Video_Image_Processor:u_Video_Image_Processor\|VIP_Gray_Mean_Filter:u_VIP_Gray_Mean_Filter\|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit\|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_7rv:auto_generated\|cntr_3uf:cntr1\|cmpr_7ic:cmpr4 " "Elaborating entity \"cmpr_7ic\" for hierarchy \"Video_Image_Processor:u_Video_Image_Processor\|VIP_Gray_Mean_Filter:u_VIP_Gray_Mean_Filter\|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit\|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_7rv:auto_generated\|cntr_3uf:cntr1\|cmpr_7ic:cmpr4\"" {  } { { "db/cntr_3uf.tdf" "cmpr4" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/cntr_3uf.tdf" 85 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304070143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_Control_2Port Sdram_Control_2Port:Sdram_Control_2Port " "Elaborating entity \"Sdram_Control_2Port\" for hierarchy \"Sdram_Control_2Port:Sdram_Control_2Port\"" {  } { { "FAMS.v" "Sdram_Control_2Port" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304070158 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "mDATAIN2 Sdram_Control_2Port.v(112) " "Verilog HDL warning at Sdram_Control_2Port.v(112): object mDATAIN2 used but never assigned" {  } { { "rtl/Sdram_Control_2Port/Sdram_Control_2Port.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Sdram_Control_2Port/Sdram_Control_2Port.v" 112 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1560304070159 "|FAMS|Sdram_Control_2Port:Sdram_Control_2Port"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 Sdram_Control_2Port.v(420) " "Verilog HDL assignment warning at Sdram_Control_2Port.v(420): truncated value with size 10 to match size of target (9)" {  } { { "rtl/Sdram_Control_2Port/Sdram_Control_2Port.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Sdram_Control_2Port/Sdram_Control_2Port.v" 420 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304070164 "|FAMS|Sdram_Control_2Port:Sdram_Control_2Port"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 Sdram_Control_2Port.v(429) " "Verilog HDL assignment warning at Sdram_Control_2Port.v(429): truncated value with size 10 to match size of target (9)" {  } { { "rtl/Sdram_Control_2Port/Sdram_Control_2Port.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Sdram_Control_2Port/Sdram_Control_2Port.v" 429 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304070164 "|FAMS|Sdram_Control_2Port:Sdram_Control_2Port"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 Sdram_Control_2Port.v(438) " "Verilog HDL assignment warning at Sdram_Control_2Port.v(438): truncated value with size 10 to match size of target (9)" {  } { { "rtl/Sdram_Control_2Port/Sdram_Control_2Port.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Sdram_Control_2Port/Sdram_Control_2Port.v" 438 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304070165 "|FAMS|Sdram_Control_2Port:Sdram_Control_2Port"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mDATAIN2 0 Sdram_Control_2Port.v(112) " "Net \"mDATAIN2\" at Sdram_Control_2Port.v(112) has no driver or initial value, using a default initial value '0'" {  } { { "rtl/Sdram_Control_2Port/Sdram_Control_2Port.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Sdram_Control_2Port/Sdram_Control_2Port.v" 112 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1560304070167 "|FAMS|Sdram_Control_2Port:Sdram_Control_2Port"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_interface Sdram_Control_2Port:Sdram_Control_2Port\|control_interface:control1 " "Elaborating entity \"control_interface\" for hierarchy \"Sdram_Control_2Port:Sdram_Control_2Port\|control_interface:control1\"" {  } { { "rtl/Sdram_Control_2Port/Sdram_Control_2Port.v" "control1" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Sdram_Control_2Port/Sdram_Control_2Port.v" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304070194 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(104) " "Verilog HDL assignment warning at control_interface.v(104): truncated value with size 32 to match size of target (16)" {  } { { "rtl/Sdram_Control_2Port/control_interface.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Sdram_Control_2Port/control_interface.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304070195 "|FAMS|Sdram_Control_2Port:Sdram_Control_2Port|control_interface:control1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(108) " "Verilog HDL assignment warning at control_interface.v(108): truncated value with size 32 to match size of target (16)" {  } { { "rtl/Sdram_Control_2Port/control_interface.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Sdram_Control_2Port/control_interface.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304070195 "|FAMS|Sdram_Control_2Port:Sdram_Control_2Port|control_interface:control1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "command Sdram_Control_2Port:Sdram_Control_2Port\|command:command1 " "Elaborating entity \"command\" for hierarchy \"Sdram_Control_2Port:Sdram_Control_2Port\|command:command1\"" {  } { { "rtl/Sdram_Control_2Port/Sdram_Control_2Port.v" "command1" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Sdram_Control_2Port/Sdram_Control_2Port.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304070209 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe_shift command.v(225) " "Verilog HDL Always Construct warning at command.v(225): inferring latch(es) for variable \"oe_shift\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/Sdram_Control_2Port/command.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Sdram_Control_2Port/command.v" 225 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1560304070211 "|FAMS|Sdram_Control_2Port:Sdram_Control_2Port|command:command1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe1 command.v(225) " "Verilog HDL Always Construct warning at command.v(225): inferring latch(es) for variable \"oe1\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/Sdram_Control_2Port/command.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Sdram_Control_2Port/command.v" 225 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1560304070211 "|FAMS|Sdram_Control_2Port:Sdram_Control_2Port|command:command1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe2 command.v(225) " "Verilog HDL Always Construct warning at command.v(225): inferring latch(es) for variable \"oe2\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/Sdram_Control_2Port/command.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Sdram_Control_2Port/command.v" 225 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1560304070211 "|FAMS|Sdram_Control_2Port:Sdram_Control_2Port|command:command1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdr_data_path Sdram_Control_2Port:Sdram_Control_2Port\|sdr_data_path:data_path1 " "Elaborating entity \"sdr_data_path\" for hierarchy \"Sdram_Control_2Port:Sdram_Control_2Port\|sdr_data_path:data_path1\"" {  } { { "rtl/Sdram_Control_2Port/Sdram_Control_2Port.v" "data_path1" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Sdram_Control_2Port/Sdram_Control_2Port.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304070224 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 sdr_data_path.v(24) " "Verilog HDL assignment warning at sdr_data_path.v(24): truncated value with size 32 to match size of target (2)" {  } { { "rtl/Sdram_Control_2Port/sdr_data_path.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Sdram_Control_2Port/sdr_data_path.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304070224 "|FAMS|Sdram_Control_2Port:Sdram_Control_2Port|sdr_data_path:data_path1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_WR_FIFO Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_WR_FIFO:write_fifo1 " "Elaborating entity \"Sdram_WR_FIFO\" for hierarchy \"Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_WR_FIFO:write_fifo1\"" {  } { { "rtl/Sdram_Control_2Port/Sdram_Control_2Port.v" "write_fifo1" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Sdram_Control_2Port/Sdram_Control_2Port.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304070237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_mixed_widths Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborating entity \"dcfifo_mixed_widths\" for hierarchy \"Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "rtl/Sdram_Control_2Port/Sdram_WR_FIFO.v" "dcfifo_mixed_widths_component" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Sdram_Control_2Port/Sdram_WR_FIFO.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304070555 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborated megafunction instantiation \"Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "rtl/Sdram_Control_2Port/Sdram_WR_FIFO.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Sdram_Control_2Port/Sdram_WR_FIFO.v" 96 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304070560 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Instantiated megafunction \"Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304070561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304070561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304070561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304070561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo_mixed_widths " "Parameter \"lpm_type\" = \"dcfifo_mixed_widths\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304070561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304070561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304070561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu_r 8 " "Parameter \"lpm_widthu_r\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304070561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width_r 16 " "Parameter \"lpm_width_r\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304070561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304070561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304070561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304070561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304070561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304070561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304070561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304070561 ""}  } { { "rtl/Sdram_Control_2Port/Sdram_WR_FIFO.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Sdram_Control_2Port/Sdram_WR_FIFO.v" 96 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560304070561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_9dq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_9dq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_9dq1 " "Found entity 1: dcfifo_9dq1" {  } { { "db/dcfifo_9dq1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/dcfifo_9dq1.tdf" 44 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304070617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304070617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_9dq1 Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_9dq1:auto_generated " "Elaborating entity \"dcfifo_9dq1\" for hierarchy \"Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_9dq1:auto_generated\"" {  } { { "dcfifo_mixed_widths.tdf" "auto_generated" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304070619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_ugb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_ugb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_ugb " "Found entity 1: a_gray2bin_ugb" {  } { { "db/a_gray2bin_ugb.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/a_gray2bin_ugb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304070648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304070648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_ugb Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_9dq1:auto_generated\|a_gray2bin_ugb:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_ugb\" for hierarchy \"Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_9dq1:auto_generated\|a_gray2bin_ugb:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_9dq1.tdf" "rdptr_g_gray2bin" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/dcfifo_9dq1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304070651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_t57.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_t57.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_t57 " "Found entity 1: a_graycounter_t57" {  } { { "db/a_graycounter_t57.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/a_graycounter_t57.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304070719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304070719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_t57 Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_9dq1:auto_generated\|a_graycounter_t57:rdptr_g1p " "Elaborating entity \"a_graycounter_t57\" for hierarchy \"Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_9dq1:auto_generated\|a_graycounter_t57:rdptr_g1p\"" {  } { { "db/dcfifo_9dq1.tdf" "rdptr_g1p" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/dcfifo_9dq1.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304070722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_ojc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_ojc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_ojc " "Found entity 1: a_graycounter_ojc" {  } { { "db/a_graycounter_ojc.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/a_graycounter_ojc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304070774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304070774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_ojc Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_9dq1:auto_generated\|a_graycounter_ojc:wrptr_g1p " "Elaborating entity \"a_graycounter_ojc\" for hierarchy \"Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_9dq1:auto_generated\|a_graycounter_ojc:wrptr_g1p\"" {  } { { "db/dcfifo_9dq1.tdf" "wrptr_g1p" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/dcfifo_9dq1.tdf" 64 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304070776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_be51.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_be51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_be51 " "Found entity 1: altsyncram_be51" {  } { { "db/altsyncram_be51.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_be51.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304070836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304070836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_be51 Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_9dq1:auto_generated\|altsyncram_be51:fifo_ram " "Elaborating entity \"altsyncram_be51\" for hierarchy \"Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_9dq1:auto_generated\|altsyncram_be51:fifo_ram\"" {  } { { "db/dcfifo_9dq1.tdf" "fifo_ram" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/dcfifo_9dq1.tdf" 65 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304070839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_gd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_gd9 " "Found entity 1: dffpipe_gd9" {  } { { "db/dffpipe_gd9.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/dffpipe_gd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304070869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304070869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_gd9 Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_9dq1:auto_generated\|dffpipe_gd9:rs_brp " "Elaborating entity \"dffpipe_gd9\" for hierarchy \"Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_9dq1:auto_generated\|dffpipe_gd9:rs_brp\"" {  } { { "db/dcfifo_9dq1.tdf" "rs_brp" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/dcfifo_9dq1.tdf" 69 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304070871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_0ol.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0ol.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_0ol " "Found entity 1: alt_synch_pipe_0ol" {  } { { "db/alt_synch_pipe_0ol.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/alt_synch_pipe_0ol.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304070904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304070904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_0ol Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_9dq1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp " "Elaborating entity \"alt_synch_pipe_0ol\" for hierarchy \"Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_9dq1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp\"" {  } { { "db/dcfifo_9dq1.tdf" "rs_dgwp" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/dcfifo_9dq1.tdf" 71 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304070908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_hd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_hd9 " "Found entity 1: dffpipe_hd9" {  } { { "db/dffpipe_hd9.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/dffpipe_hd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304070932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304070932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_hd9 Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_9dq1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp\|dffpipe_hd9:dffpipe13 " "Elaborating entity \"dffpipe_hd9\" for hierarchy \"Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_9dq1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp\|dffpipe_hd9:dffpipe13\"" {  } { { "db/alt_synch_pipe_0ol.tdf" "dffpipe13" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/alt_synch_pipe_0ol.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304070935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_oe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_oe9 " "Found entity 1: dffpipe_oe9" {  } { { "db/dffpipe_oe9.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/dffpipe_oe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304070962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304070962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_oe9 Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_9dq1:auto_generated\|dffpipe_oe9:ws_bwp " "Elaborating entity \"dffpipe_oe9\" for hierarchy \"Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_9dq1:auto_generated\|dffpipe_oe9:ws_bwp\"" {  } { { "db/dcfifo_9dq1.tdf" "ws_bwp" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/dcfifo_9dq1.tdf" 73 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304070964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_1ol.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_1ol.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_1ol " "Found entity 1: alt_synch_pipe_1ol" {  } { { "db/alt_synch_pipe_1ol.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/alt_synch_pipe_1ol.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304070995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304070995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_1ol Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_9dq1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp " "Elaborating entity \"alt_synch_pipe_1ol\" for hierarchy \"Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_9dq1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp\"" {  } { { "db/dcfifo_9dq1.tdf" "ws_dgrp" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/dcfifo_9dq1.tdf" 74 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304070999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_id9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_id9 " "Found entity 1: dffpipe_id9" {  } { { "db/dffpipe_id9.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/dffpipe_id9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304071023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304071023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_id9 Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_9dq1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp\|dffpipe_id9:dffpipe17 " "Elaborating entity \"dffpipe_id9\" for hierarchy \"Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_9dq1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp\|dffpipe_id9:dffpipe17\"" {  } { { "db/alt_synch_pipe_1ol.tdf" "dffpipe17" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/alt_synch_pipe_1ol.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304071026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_f66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_f66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_f66 " "Found entity 1: cmpr_f66" {  } { { "db/cmpr_f66.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/cmpr_f66.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304071079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304071079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_f66 Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_9dq1:auto_generated\|cmpr_f66:rdempty_eq_comp " "Elaborating entity \"cmpr_f66\" for hierarchy \"Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_9dq1:auto_generated\|cmpr_f66:rdempty_eq_comp\"" {  } { { "db/dcfifo_9dq1.tdf" "rdempty_eq_comp" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/dcfifo_9dq1.tdf" 81 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304071082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_54e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_54e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_54e " "Found entity 1: cntr_54e" {  } { { "db/cntr_54e.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/cntr_54e.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304071140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304071140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_54e Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_9dq1:auto_generated\|cntr_54e:cntr_b " "Elaborating entity \"cntr_54e\" for hierarchy \"Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_9dq1:auto_generated\|cntr_54e:cntr_b\"" {  } { { "db/dcfifo_9dq1.tdf" "cntr_b" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/dcfifo_9dq1.tdf" 83 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304071142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_RD_FIFO Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_RD_FIFO:read_fifo1 " "Elaborating entity \"Sdram_RD_FIFO\" for hierarchy \"Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_RD_FIFO:read_fifo1\"" {  } { { "rtl/Sdram_Control_2Port/Sdram_Control_2Port.v" "read_fifo1" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Sdram_Control_2Port/Sdram_Control_2Port.v" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304071157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_mixed_widths Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_RD_FIFO:read_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborating entity \"dcfifo_mixed_widths\" for hierarchy \"Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_RD_FIFO:read_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "rtl/Sdram_Control_2Port/Sdram_RD_FIFO.v" "dcfifo_mixed_widths_component" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Sdram_Control_2Port/Sdram_RD_FIFO.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304071416 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_RD_FIFO:read_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborated megafunction instantiation \"Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_RD_FIFO:read_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "rtl/Sdram_Control_2Port/Sdram_RD_FIFO.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Sdram_Control_2Port/Sdram_RD_FIFO.v" 96 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304071420 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_RD_FIFO:read_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Instantiated megafunction \"Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_RD_FIFO:read_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304071420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304071420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304071420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304071420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo_mixed_widths " "Parameter \"lpm_type\" = \"dcfifo_mixed_widths\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304071420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304071420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304071420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu_r 10 " "Parameter \"lpm_widthu_r\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304071420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width_r 8 " "Parameter \"lpm_width_r\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304071420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304071420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304071420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304071420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304071420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304071420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304071420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304071420 ""}  } { { "rtl/Sdram_Control_2Port/Sdram_RD_FIFO.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Sdram_Control_2Port/Sdram_RD_FIFO.v" 96 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560304071420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_ieq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_ieq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_ieq1 " "Found entity 1: dcfifo_ieq1" {  } { { "db/dcfifo_ieq1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/dcfifo_ieq1.tdf" 44 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304071473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304071473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_ieq1 Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_RD_FIFO:read_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ieq1:auto_generated " "Elaborating entity \"dcfifo_ieq1\" for hierarchy \"Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_RD_FIFO:read_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ieq1:auto_generated\"" {  } { { "dcfifo_mixed_widths.tdf" "auto_generated" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304071475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_6ib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_6ib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_6ib " "Found entity 1: a_gray2bin_6ib" {  } { { "db/a_gray2bin_6ib.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/a_gray2bin_6ib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304071502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304071502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_6ib Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_RD_FIFO:read_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ieq1:auto_generated\|a_gray2bin_6ib:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_6ib\" for hierarchy \"Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_RD_FIFO:read_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ieq1:auto_generated\|a_gray2bin_6ib:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_ieq1.tdf" "rdptr_g_gray2bin" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/dcfifo_ieq1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304071504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_477.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_477.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_477 " "Found entity 1: a_graycounter_477" {  } { { "db/a_graycounter_477.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/a_graycounter_477.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304071566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304071566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_477 Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_RD_FIFO:read_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ieq1:auto_generated\|a_graycounter_477:rdptr_g1p " "Elaborating entity \"a_graycounter_477\" for hierarchy \"Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_RD_FIFO:read_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ieq1:auto_generated\|a_graycounter_477:rdptr_g1p\"" {  } { { "db/dcfifo_ieq1.tdf" "rdptr_g1p" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/dcfifo_ieq1.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304071568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_1lc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_1lc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_1lc " "Found entity 1: a_graycounter_1lc" {  } { { "db/a_graycounter_1lc.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/a_graycounter_1lc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304071621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304071621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_1lc Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_RD_FIFO:read_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ieq1:auto_generated\|a_graycounter_1lc:wrptr_g1p " "Elaborating entity \"a_graycounter_1lc\" for hierarchy \"Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_RD_FIFO:read_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ieq1:auto_generated\|a_graycounter_1lc:wrptr_g1p\"" {  } { { "db/dcfifo_ieq1.tdf" "wrptr_g1p" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/dcfifo_ieq1.tdf" 64 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304071624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kf51.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kf51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kf51 " "Found entity 1: altsyncram_kf51" {  } { { "db/altsyncram_kf51.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_kf51.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304071691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304071691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kf51 Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_RD_FIFO:read_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ieq1:auto_generated\|altsyncram_kf51:fifo_ram " "Elaborating entity \"altsyncram_kf51\" for hierarchy \"Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_RD_FIFO:read_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ieq1:auto_generated\|altsyncram_kf51:fifo_ram\"" {  } { { "db/dcfifo_ieq1.tdf" "fifo_ram" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/dcfifo_ieq1.tdf" 65 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304071694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pe9 " "Found entity 1: dffpipe_pe9" {  } { { "db/dffpipe_pe9.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/dffpipe_pe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304071722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304071722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pe9 Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_RD_FIFO:read_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ieq1:auto_generated\|dffpipe_pe9:rs_brp " "Elaborating entity \"dffpipe_pe9\" for hierarchy \"Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_RD_FIFO:read_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ieq1:auto_generated\|dffpipe_pe9:rs_brp\"" {  } { { "db/dcfifo_ieq1.tdf" "rs_brp" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/dcfifo_ieq1.tdf" 70 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304071724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_8pl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_8pl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_8pl " "Found entity 1: alt_synch_pipe_8pl" {  } { { "db/alt_synch_pipe_8pl.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/alt_synch_pipe_8pl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304071759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304071759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_8pl Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_RD_FIFO:read_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ieq1:auto_generated\|alt_synch_pipe_8pl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_8pl\" for hierarchy \"Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_RD_FIFO:read_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ieq1:auto_generated\|alt_synch_pipe_8pl:rs_dgwp\"" {  } { { "db/dcfifo_ieq1.tdf" "rs_dgwp" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/dcfifo_ieq1.tdf" 72 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304071761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/dffpipe_qe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304071786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304071786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_RD_FIFO:read_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ieq1:auto_generated\|alt_synch_pipe_8pl:rs_dgwp\|dffpipe_qe9:dffpipe13 " "Elaborating entity \"dffpipe_qe9\" for hierarchy \"Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_RD_FIFO:read_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ieq1:auto_generated\|alt_synch_pipe_8pl:rs_dgwp\|dffpipe_qe9:dffpipe13\"" {  } { { "db/alt_synch_pipe_8pl.tdf" "dffpipe13" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/alt_synch_pipe_8pl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304071789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_9pl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_9pl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_9pl " "Found entity 1: alt_synch_pipe_9pl" {  } { { "db/alt_synch_pipe_9pl.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/alt_synch_pipe_9pl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304071829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304071829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_9pl Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_RD_FIFO:read_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ieq1:auto_generated\|alt_synch_pipe_9pl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_9pl\" for hierarchy \"Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_RD_FIFO:read_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ieq1:auto_generated\|alt_synch_pipe_9pl:ws_dgrp\"" {  } { { "db/dcfifo_ieq1.tdf" "ws_dgrp" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/dcfifo_ieq1.tdf" 75 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304071832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_re9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_re9 " "Found entity 1: dffpipe_re9" {  } { { "db/dffpipe_re9.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/dffpipe_re9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304071855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304071855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_re9 Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_RD_FIFO:read_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ieq1:auto_generated\|alt_synch_pipe_9pl:ws_dgrp\|dffpipe_re9:dffpipe16 " "Elaborating entity \"dffpipe_re9\" for hierarchy \"Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_RD_FIFO:read_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ieq1:auto_generated\|alt_synch_pipe_9pl:ws_dgrp\|dffpipe_re9:dffpipe16\"" {  } { { "db/alt_synch_pipe_9pl.tdf" "dffpipe16" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/alt_synch_pipe_9pl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304071859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_n76.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_n76.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_n76 " "Found entity 1: cmpr_n76" {  } { { "db/cmpr_n76.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/cmpr_n76.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304071912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304071912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_n76 Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_RD_FIFO:read_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ieq1:auto_generated\|cmpr_n76:rdempty_eq_comp " "Elaborating entity \"cmpr_n76\" for hierarchy \"Sdram_Control_2Port:Sdram_Control_2Port\|Sdram_RD_FIFO:read_fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ieq1:auto_generated\|cmpr_n76:rdempty_eq_comp\"" {  } { { "db/dcfifo_ieq1.tdf" "rdempty_eq_comp" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/dcfifo_ieq1.tdf" 82 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304071914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_counter_scan key_counter_scan:u_key_counter_scan " "Elaborating entity \"key_counter_scan\" for hierarchy \"key_counter_scan:u_key_counter_scan\"" {  } { { "FAMS.v" "u_key_counter_scan" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304072235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Threshold_Adj Threshold_Adj:u_Threshold_Adj " "Elaborating entity \"Threshold_Adj\" for hierarchy \"Threshold_Adj:u_Threshold_Adj\"" {  } { { "FAMS.v" "u_Threshold_Adj" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304072244 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 Threshold_Adj.v(18) " "Verilog HDL assignment warning at Threshold_Adj.v(18): truncated value with size 8 to match size of target (4)" {  } { { "rtl/key/Threshold_Adj.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/key/Threshold_Adj.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304072245 "|FAMS|Threshold_Adj:u_Threshold_Adj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 Threshold_Adj.v(22) " "Verilog HDL assignment warning at Threshold_Adj.v(22): truncated value with size 8 to match size of target (4)" {  } { { "rtl/key/Threshold_Adj.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/key/Threshold_Adj.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304072245 "|FAMS|Threshold_Adj:u_Threshold_Adj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 Threshold_Adj.v(23) " "Verilog HDL assignment warning at Threshold_Adj.v(23): truncated value with size 8 to match size of target (4)" {  } { { "rtl/key/Threshold_Adj.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/key/Threshold_Adj.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304072245 "|FAMS|Threshold_Adj:u_Threshold_Adj"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Threshold_Adj.v(21) " "Verilog HDL Case Statement information at Threshold_Adj.v(21): all case item expressions in this case statement are onehot" {  } { { "rtl/key/Threshold_Adj.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/key/Threshold_Adj.v" 21 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1560304072245 "|FAMS|Threshold_Adj:u_Threshold_Adj"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Image_Handler Image_Handler:u_Image_Handler " "Elaborating entity \"Image_Handler\" for hierarchy \"Image_Handler:u_Image_Handler\"" {  } { { "FAMS.v" "u_Image_Handler" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304072252 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "post_img_Bit Image_Handler.v(20) " "Verilog HDL or VHDL warning at Image_Handler.v(20): object \"post_img_Bit\" assigned a value but never read" {  } { { "rtl/Video_Image_Processor_2/Image_Handler.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Video_Image_Processor_2/Image_Handler.v" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1560304072253 "|FAMS|Image_Handler:u_Image_Handler"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Image_Handler.v(26) " "Verilog HDL assignment warning at Image_Handler.v(26): truncated value with size 32 to match size of target (8)" {  } { { "rtl/Video_Image_Processor_2/Image_Handler.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Video_Image_Processor_2/Image_Handler.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304072253 "|FAMS|Image_Handler:u_Image_Handler"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VIP_Bit_Erosion_Detector Image_Handler:u_Image_Handler\|VIP_Bit_Erosion_Detector:u_VIP_Erosion__Detector " "Elaborating entity \"VIP_Bit_Erosion_Detector\" for hierarchy \"Image_Handler:u_Image_Handler\|VIP_Bit_Erosion_Detector:u_VIP_Erosion__Detector\"" {  } { { "rtl/Video_Image_Processor_2/Image_Handler.v" "u_VIP_Erosion__Detector" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Video_Image_Processor_2/Image_Handler.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304072259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VIP_Matrix_Generate_3X3_1Bit Image_Handler:u_Image_Handler\|VIP_Bit_Erosion_Detector:u_VIP_Erosion__Detector\|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit " "Elaborating entity \"VIP_Matrix_Generate_3X3_1Bit\" for hierarchy \"Image_Handler:u_Image_Handler\|VIP_Bit_Erosion_Detector:u_VIP_Erosion__Detector\|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit\"" {  } { { "rtl/Video_Image_Processor_2/VIP_Bit_Erosion_Detector.v" "u_VIP_Matrix_Generate_3X3_1Bit" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Video_Image_Processor_2/VIP_Bit_Erosion_Detector.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304072267 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "matrix_frame_vsync VIP_Matrix_Generate_3X3_1Bit.v(111) " "Verilog HDL or VHDL warning at VIP_Matrix_Generate_3X3_1Bit.v(111): object \"matrix_frame_vsync\" assigned a value but never read" {  } { { "rtl/Video_Image_Processor_2/VIP_Matrix_Generate_3X3_1Bit.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Video_Image_Processor_2/VIP_Matrix_Generate_3X3_1Bit.v" 111 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1560304072267 "|FAMS|Image_Handler:u_Image_Handler|VIP_Bit_Erosion_Detector:u_VIP_Erosion__Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "per_frame_vsync_r VIP_Matrix_Generate_3X3_1Bit.v(98) " "Verilog HDL warning at VIP_Matrix_Generate_3X3_1Bit.v(98): object per_frame_vsync_r used but never assigned" {  } { { "rtl/Video_Image_Processor_2/VIP_Matrix_Generate_3X3_1Bit.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Video_Image_Processor_2/VIP_Matrix_Generate_3X3_1Bit.v" 98 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1560304072267 "|FAMS|Image_Handler:u_Image_Handler|VIP_Bit_Erosion_Detector:u_VIP_Erosion__Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Line_Shift_RAM_1Bit Image_Handler:u_Image_Handler\|VIP_Bit_Erosion_Detector:u_VIP_Erosion__Detector\|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit\|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit " "Elaborating entity \"Line_Shift_RAM_1Bit\" for hierarchy \"Image_Handler:u_Image_Handler\|VIP_Bit_Erosion_Detector:u_VIP_Erosion__Detector\|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit\|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit\"" {  } { { "rtl/Video_Image_Processor_2/VIP_Matrix_Generate_3X3_1Bit.v" "u_Line_Shift_RAM_1Bit" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Video_Image_Processor_2/VIP_Matrix_Generate_3X3_1Bit.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304072275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps Image_Handler:u_Image_Handler\|VIP_Bit_Erosion_Detector:u_VIP_Erosion__Detector\|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit\|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit\|altshift_taps:ALTSHIFT_TAPS_component " "Elaborating entity \"altshift_taps\" for hierarchy \"Image_Handler:u_Image_Handler\|VIP_Bit_Erosion_Detector:u_VIP_Erosion__Detector\|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit\|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit\|altshift_taps:ALTSHIFT_TAPS_component\"" {  } { { "rtl/Video_Image_Processor_2/Line_Shift_RAM_1Bit.v" "ALTSHIFT_TAPS_component" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Video_Image_Processor_2/Line_Shift_RAM_1Bit.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304072368 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Image_Handler:u_Image_Handler\|VIP_Bit_Erosion_Detector:u_VIP_Erosion__Detector\|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit\|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit\|altshift_taps:ALTSHIFT_TAPS_component " "Elaborated megafunction instantiation \"Image_Handler:u_Image_Handler\|VIP_Bit_Erosion_Detector:u_VIP_Erosion__Detector\|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit\|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit\|altshift_taps:ALTSHIFT_TAPS_component\"" {  } { { "rtl/Video_Image_Processor_2/Line_Shift_RAM_1Bit.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Video_Image_Processor_2/Line_Shift_RAM_1Bit.v" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304072373 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Image_Handler:u_Image_Handler\|VIP_Bit_Erosion_Detector:u_VIP_Erosion__Detector\|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit\|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit\|altshift_taps:ALTSHIFT_TAPS_component " "Instantiated megafunction \"Image_Handler:u_Image_Handler\|VIP_Bit_Erosion_Detector:u_VIP_Erosion__Detector\|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit\|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit\|altshift_taps:ALTSHIFT_TAPS_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304072373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304072373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304072373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 2 " "Parameter \"number_of_taps\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304072373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 1010000000 " "Parameter \"tap_distance\" = \"1010000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304072373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304072373 ""}  } { { "rtl/Video_Image_Processor_2/Line_Shift_RAM_1Bit.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Video_Image_Processor_2/Line_Shift_RAM_1Bit.v" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560304072373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_0rv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_0rv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_0rv " "Found entity 1: shift_taps_0rv" {  } { { "db/shift_taps_0rv.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/shift_taps_0rv.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304072423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304072423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_0rv Image_Handler:u_Image_Handler\|VIP_Bit_Erosion_Detector:u_VIP_Erosion__Detector\|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit\|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_0rv:auto_generated " "Elaborating entity \"shift_taps_0rv\" for hierarchy \"Image_Handler:u_Image_Handler\|VIP_Bit_Erosion_Detector:u_VIP_Erosion__Detector\|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit\|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_0rv:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304072424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fga1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fga1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fga1 " "Found entity 1: altsyncram_fga1" {  } { { "db/altsyncram_fga1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_fga1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304072478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304072478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fga1 Image_Handler:u_Image_Handler\|VIP_Bit_Erosion_Detector:u_VIP_Erosion__Detector\|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit\|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_0rv:auto_generated\|altsyncram_fga1:altsyncram2 " "Elaborating entity \"altsyncram_fga1\" for hierarchy \"Image_Handler:u_Image_Handler\|VIP_Bit_Erosion_Detector:u_VIP_Erosion__Detector\|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit\|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_0rv:auto_generated\|altsyncram_fga1:altsyncram2\"" {  } { { "db/shift_taps_0rv.tdf" "altsyncram2" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/shift_taps_0rv.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304072480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VIP_Bit_Dilation_Detector Image_Handler:u_Image_Handler\|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector " "Elaborating entity \"VIP_Bit_Dilation_Detector\" for hierarchy \"Image_Handler:u_Image_Handler\|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector\"" {  } { { "rtl/Video_Image_Processor_2/Image_Handler.v" "u_VIP_Bit_Dilation_Detector" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Video_Image_Processor_2/Image_Handler.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304072502 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "post_frame_vsync VIP_Bit_Dilation_Detector.v(143) " "Verilog HDL or VHDL warning at VIP_Bit_Dilation_Detector.v(143): object \"post_frame_vsync\" assigned a value but never read" {  } { { "rtl/Video_Image_Processor_2/VIP_Bit_Dilation_Detector.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Video_Image_Processor_2/VIP_Bit_Dilation_Detector.v" 143 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1560304072502 "|FAMS|Image_Handler:u_Image_Handler|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "matrix_frame_vsync VIP_Bit_Dilation_Detector.v(56) " "Verilog HDL warning at VIP_Bit_Dilation_Detector.v(56): object matrix_frame_vsync used but never assigned" {  } { { "rtl/Video_Image_Processor_2/VIP_Bit_Dilation_Detector.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Video_Image_Processor_2/VIP_Bit_Dilation_Detector.v" 56 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1560304072502 "|FAMS|Image_Handler:u_Image_Handler|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Body_temp_Process Body_temp_Process:Body_temp_Process " "Elaborating entity \"Body_temp_Process\" for hierarchy \"Body_temp_Process:Body_temp_Process\"" {  } { { "FAMS.v" "Body_temp_Process" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304072609 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Body_temp_Process.v(14) " "Verilog HDL assignment warning at Body_temp_Process.v(14): truncated value with size 32 to match size of target (8)" {  } { { "rtl/Body_temp_Process/Body_temp_Process.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Body_temp_Process/Body_temp_Process.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304072610 "|FAMS|Body_temp_Process:Body_temp_Process"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Body_temp_Process.v(17) " "Verilog HDL assignment warning at Body_temp_Process.v(17): truncated value with size 32 to match size of target (8)" {  } { { "rtl/Body_temp_Process/Body_temp_Process.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Body_temp_Process/Body_temp_Process.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304072610 "|FAMS|Body_temp_Process:Body_temp_Process"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bintobcd Body_temp_Process:Body_temp_Process\|bintobcd:bintobcd_1 " "Elaborating entity \"bintobcd\" for hierarchy \"Body_temp_Process:Body_temp_Process\|bintobcd:bintobcd_1\"" {  } { { "rtl/Body_temp_Process/Body_temp_Process.v" "bintobcd_1" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Body_temp_Process/Body_temp_Process.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304072616 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bintobcd.v(32) " "Verilog HDL assignment warning at bintobcd.v(32): truncated value with size 32 to match size of target (4)" {  } { { "rtl/bintobcd/bintobcd.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/bintobcd/bintobcd.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304072617 "|FAMS|Body_temp_Process:Body_temp_Process|bintobcd:bintobcd_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bintobcd.v(29) " "Verilog HDL assignment warning at bintobcd.v(29): truncated value with size 32 to match size of target (4)" {  } { { "rtl/bintobcd/bintobcd.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/bintobcd/bintobcd.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304072618 "|FAMS|Body_temp_Process:Body_temp_Process|bintobcd:bintobcd_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bintobcd.v(26) " "Verilog HDL assignment warning at bintobcd.v(26): truncated value with size 32 to match size of target (4)" {  } { { "rtl/bintobcd/bintobcd.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/bintobcd/bintobcd.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304072618 "|FAMS|Body_temp_Process:Body_temp_Process|bintobcd:bintobcd_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bintobcd.v(23) " "Verilog HDL assignment warning at bintobcd.v(23): truncated value with size 32 to match size of target (4)" {  } { { "rtl/bintobcd/bintobcd.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/bintobcd/bintobcd.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304072619 "|FAMS|Body_temp_Process:Body_temp_Process|bintobcd:bintobcd_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx uart_rx:uart_rx " "Elaborating entity \"uart_rx\" for hierarchy \"uart_rx:uart_rx\"" {  } { { "FAMS.v" "uart_rx" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304072628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Process Process:Process " "Elaborating entity \"Process\" for hierarchy \"Process:Process\"" {  } { { "FAMS.v" "Process" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 432 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304072637 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 Process.v(51) " "Verilog HDL assignment warning at Process.v(51): truncated value with size 4 to match size of target (3)" {  } { { "rtl/GY_MCU90640/Process.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/GY_MCU90640/Process.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304072638 "|FAMS|Process:Process"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 Process.v(117) " "Verilog HDL assignment warning at Process.v(117): truncated value with size 32 to match size of target (12)" {  } { { "rtl/GY_MCU90640/Process.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/GY_MCU90640/Process.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304072638 "|FAMS|Process:Process"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Process.v(123) " "Verilog HDL assignment warning at Process.v(123): truncated value with size 32 to match size of target (1)" {  } { { "rtl/GY_MCU90640/Process.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/GY_MCU90640/Process.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304072638 "|FAMS|Process:Process"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 5 Process.v(187) " "Verilog HDL assignment warning at Process.v(187): truncated value with size 7 to match size of target (5)" {  } { { "rtl/GY_MCU90640/Process.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/GY_MCU90640/Process.v" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304072639 "|FAMS|Process:Process"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Process.v(213) " "Verilog HDL assignment warning at Process.v(213): truncated value with size 32 to match size of target (10)" {  } { { "rtl/GY_MCU90640/Process.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/GY_MCU90640/Process.v" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304072639 "|FAMS|Process:Process"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_reg\[0\] Process.v(163) " "Inferred latch for \"data_out_reg\[0\]\" at Process.v(163)" {  } { { "rtl/GY_MCU90640/Process.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/GY_MCU90640/Process.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304072641 "|FAMS|Process:Process"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_reg\[1\] Process.v(163) " "Inferred latch for \"data_out_reg\[1\]\" at Process.v(163)" {  } { { "rtl/GY_MCU90640/Process.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/GY_MCU90640/Process.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304072641 "|FAMS|Process:Process"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_reg\[2\] Process.v(163) " "Inferred latch for \"data_out_reg\[2\]\" at Process.v(163)" {  } { { "rtl/GY_MCU90640/Process.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/GY_MCU90640/Process.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304072641 "|FAMS|Process:Process"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_reg\[3\] Process.v(163) " "Inferred latch for \"data_out_reg\[3\]\" at Process.v(163)" {  } { { "rtl/GY_MCU90640/Process.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/GY_MCU90640/Process.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304072641 "|FAMS|Process:Process"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_reg\[4\] Process.v(163) " "Inferred latch for \"data_out_reg\[4\]\" at Process.v(163)" {  } { { "rtl/GY_MCU90640/Process.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/GY_MCU90640/Process.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304072641 "|FAMS|Process:Process"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_reg\[5\] Process.v(163) " "Inferred latch for \"data_out_reg\[5\]\" at Process.v(163)" {  } { { "rtl/GY_MCU90640/Process.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/GY_MCU90640/Process.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304072641 "|FAMS|Process:Process"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_reg\[6\] Process.v(163) " "Inferred latch for \"data_out_reg\[6\]\" at Process.v(163)" {  } { { "rtl/GY_MCU90640/Process.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/GY_MCU90640/Process.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304072641 "|FAMS|Process:Process"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_reg\[7\] Process.v(163) " "Inferred latch for \"data_out_reg\[7\]\" at Process.v(163)" {  } { { "rtl/GY_MCU90640/Process.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/GY_MCU90640/Process.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304072641 "|FAMS|Process:Process"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_reg\[8\] Process.v(163) " "Inferred latch for \"data_out_reg\[8\]\" at Process.v(163)" {  } { { "rtl/GY_MCU90640/Process.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/GY_MCU90640/Process.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304072641 "|FAMS|Process:Process"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_reg\[9\] Process.v(163) " "Inferred latch for \"data_out_reg\[9\]\" at Process.v(163)" {  } { { "rtl/GY_MCU90640/Process.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/GY_MCU90640/Process.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304072641 "|FAMS|Process:Process"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_reg\[10\] Process.v(163) " "Inferred latch for \"data_out_reg\[10\]\" at Process.v(163)" {  } { { "rtl/GY_MCU90640/Process.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/GY_MCU90640/Process.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304072641 "|FAMS|Process:Process"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_reg\[11\] Process.v(163) " "Inferred latch for \"data_out_reg\[11\]\" at Process.v(163)" {  } { { "rtl/GY_MCU90640/Process.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/GY_MCU90640/Process.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304072641 "|FAMS|Process:Process"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_reg\[12\] Process.v(163) " "Inferred latch for \"data_out_reg\[12\]\" at Process.v(163)" {  } { { "rtl/GY_MCU90640/Process.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/GY_MCU90640/Process.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304072641 "|FAMS|Process:Process"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_reg\[13\] Process.v(163) " "Inferred latch for \"data_out_reg\[13\]\" at Process.v(163)" {  } { { "rtl/GY_MCU90640/Process.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/GY_MCU90640/Process.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304072641 "|FAMS|Process:Process"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_reg\[14\] Process.v(163) " "Inferred latch for \"data_out_reg\[14\]\" at Process.v(163)" {  } { { "rtl/GY_MCU90640/Process.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/GY_MCU90640/Process.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304072641 "|FAMS|Process:Process"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_reg\[15\] Process.v(163) " "Inferred latch for \"data_out_reg\[15\]\" at Process.v(163)" {  } { { "rtl/GY_MCU90640/Process.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/GY_MCU90640/Process.v" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304072641 "|FAMS|Process:Process"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:RAM_inst " "Elaborating entity \"RAM\" for hierarchy \"RAM:RAM_inst\"" {  } { { "FAMS.v" "RAM_inst" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304072657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM:RAM_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM:RAM_inst\|altsyncram:altsyncram_component\"" {  } { { "rtl/GY_MCU90640/RAM.v" "altsyncram_component" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/GY_MCU90640/RAM.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304072738 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:RAM_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM:RAM_inst\|altsyncram:altsyncram_component\"" {  } { { "rtl/GY_MCU90640/RAM.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/GY_MCU90640/RAM.v" 93 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304072749 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:RAM_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM:RAM_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304072749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304072749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304072749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304072749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304072749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304072749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304072749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 768 " "Parameter \"numwords_a\" = \"768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304072749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 768 " "Parameter \"numwords_b\" = \"768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304072749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304072749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304072749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304072749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304072749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304072749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304072749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304072749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304072749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304072749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304072749 ""}  } { { "rtl/GY_MCU90640/RAM.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/GY_MCU90640/RAM.v" 93 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560304072749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v8n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v8n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v8n1 " "Found entity 1: altsyncram_v8n1" {  } { { "db/altsyncram_v8n1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_v8n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304072808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304072808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_v8n1 RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_v8n1:auto_generated " "Elaborating entity \"altsyncram_v8n1\" for hierarchy \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_v8n1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304072810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_chinese ROM_chinese:ROM_chinese_inst " "Elaborating entity \"ROM_chinese\" for hierarchy \"ROM_chinese:ROM_chinese_inst\"" {  } { { "FAMS.v" "ROM_chinese_inst" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 462 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304072837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ROM_chinese:ROM_chinese_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ROM_chinese:ROM_chinese_inst\|altsyncram:altsyncram_component\"" {  } { { "ROM/ROM_chinese.v" "altsyncram_component" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/ROM/ROM_chinese.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304072877 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM_chinese:ROM_chinese_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ROM_chinese:ROM_chinese_inst\|altsyncram:altsyncram_component\"" {  } { { "ROM/ROM_chinese.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/ROM/ROM_chinese.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304072887 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM_chinese:ROM_chinese_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"ROM_chinese:ROM_chinese_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304072887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304072887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304072887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./mif/zhongwen.mif " "Parameter \"init_file\" = \"./mif/zhongwen.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304072887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304072887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304072887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304072887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 11776 " "Parameter \"numwords_a\" = \"11776\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304072887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304072887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304072887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304072887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304072887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304072887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304072887 ""}  } { { "ROM/ROM_chinese.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/ROM/ROM_chinese.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560304072887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_soa1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_soa1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_soa1 " "Found entity 1: altsyncram_soa1" {  } { { "db/altsyncram_soa1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_soa1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304072943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304072943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_soa1 ROM_chinese:ROM_chinese_inst\|altsyncram:altsyncram_component\|altsyncram_soa1:auto_generated " "Elaborating entity \"altsyncram_soa1\" for hierarchy \"ROM_chinese:ROM_chinese_inst\|altsyncram:altsyncram_component\|altsyncram_soa1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304072945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_c8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_c8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_c8a " "Found entity 1: decode_c8a" {  } { { "db/decode_c8a.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/decode_c8a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304073035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_c8a ROM_chinese:ROM_chinese_inst\|altsyncram:altsyncram_component\|altsyncram_soa1:auto_generated\|decode_c8a:rden_decode " "Elaborating entity \"decode_c8a\" for hierarchy \"ROM_chinese:ROM_chinese_inst\|altsyncram:altsyncram_component\|altsyncram_soa1:auto_generated\|decode_c8a:rden_decode\"" {  } { { "db/altsyncram_soa1.tdf" "rden_decode" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_soa1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304073038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_smb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_smb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_smb " "Found entity 1: mux_smb" {  } { { "db/mux_smb.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/mux_smb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304073103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_smb ROM_chinese:ROM_chinese_inst\|altsyncram:altsyncram_component\|altsyncram_soa1:auto_generated\|mux_smb:mux2 " "Elaborating entity \"mux_smb\" for hierarchy \"ROM_chinese:ROM_chinese_inst\|altsyncram:altsyncram_component\|altsyncram_soa1:auto_generated\|mux_smb:mux2\"" {  } { { "db/altsyncram_soa1.tdf" "mux2" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_soa1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304073106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_dp ROM_dp:ROM_dp_inst " "Elaborating entity \"ROM_dp\" for hierarchy \"ROM_dp:ROM_dp_inst\"" {  } { { "FAMS.v" "ROM_dp_inst" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 572 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304073129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_temp_unit ROM_temp_unit:ROM_unit " "Elaborating entity \"ROM_temp_unit\" for hierarchy \"ROM_temp_unit:ROM_unit\"" {  } { { "FAMS.v" "ROM_unit" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 584 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304073144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ROM_temp_unit:ROM_unit\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ROM_temp_unit:ROM_unit\|altsyncram:altsyncram_component\"" {  } { { "ROM/ROM_temp_unit.v" "altsyncram_component" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/ROM/ROM_temp_unit.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304073182 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM_temp_unit:ROM_unit\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ROM_temp_unit:ROM_unit\|altsyncram:altsyncram_component\"" {  } { { "ROM/ROM_temp_unit.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/ROM/ROM_temp_unit.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304073198 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM_temp_unit:ROM_unit\|altsyncram:altsyncram_component " "Instantiated megafunction \"ROM_temp_unit:ROM_unit\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304073198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304073198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304073198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./mif/temp_unit.mif " "Parameter \"init_file\" = \"./mif/temp_unit.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304073198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304073198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304073198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304073198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304073198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304073198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304073198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304073198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304073198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304073198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304073198 ""}  } { { "ROM/ROM_temp_unit.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/ROM/ROM_temp_unit.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560304073198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bna1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bna1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bna1 " "Found entity 1: altsyncram_bna1" {  } { { "db/altsyncram_bna1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_bna1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304073260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bna1 ROM_temp_unit:ROM_unit\|altsyncram:altsyncram_component\|altsyncram_bna1:auto_generated " "Elaborating entity \"altsyncram_bna1\" for hierarchy \"ROM_temp_unit:ROM_unit\|altsyncram:altsyncram_component\|altsyncram_bna1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304073263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_ppm ROM_ppm:ROM_ppm_inst " "Elaborating entity \"ROM_ppm\" for hierarchy \"ROM_ppm:ROM_ppm_inst\"" {  } { { "FAMS.v" "ROM_ppm_inst" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304073297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ROM_ppm:ROM_ppm_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ROM_ppm:ROM_ppm_inst\|altsyncram:altsyncram_component\"" {  } { { "ROM/ROM_ppm.v" "altsyncram_component" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/ROM/ROM_ppm.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304073324 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM_ppm:ROM_ppm_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ROM_ppm:ROM_ppm_inst\|altsyncram:altsyncram_component\"" {  } { { "ROM/ROM_ppm.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/ROM/ROM_ppm.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304073337 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM_ppm:ROM_ppm_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"ROM_ppm:ROM_ppm_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304073337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304073337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304073337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./mif/ppm.mif " "Parameter \"init_file\" = \"./mif/ppm.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304073337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304073337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304073337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304073337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 3264 " "Parameter \"numwords_a\" = \"3264\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304073337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304073337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304073337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304073337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304073337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304073337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304073337 ""}  } { { "ROM/ROM_ppm.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/ROM/ROM_ppm.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560304073337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_06a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_06a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_06a1 " "Found entity 1: altsyncram_06a1" {  } { { "db/altsyncram_06a1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_06a1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304073396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_06a1 ROM_ppm:ROM_ppm_inst\|altsyncram:altsyncram_component\|altsyncram_06a1:auto_generated " "Elaborating entity \"altsyncram_06a1\" for hierarchy \"ROM_ppm:ROM_ppm_inst\|altsyncram:altsyncram_component\|altsyncram_06a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304073398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_rh ROM_rh:ROM_rh_inst " "Elaborating entity \"ROM_rh\" for hierarchy \"ROM_rh:ROM_rh_inst\"" {  } { { "FAMS.v" "ROM_rh_inst" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304073436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ROM_rh:ROM_rh_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ROM_rh:ROM_rh_inst\|altsyncram:altsyncram_component\"" {  } { { "ROM/ROM_rh.v" "altsyncram_component" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/ROM/ROM_rh.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304073452 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM_rh:ROM_rh_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ROM_rh:ROM_rh_inst\|altsyncram:altsyncram_component\"" {  } { { "ROM/ROM_rh.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/ROM/ROM_rh.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304073462 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM_rh:ROM_rh_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"ROM_rh:ROM_rh_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304073462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304073462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304073462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./mif/rh.mif " "Parameter \"init_file\" = \"./mif/rh.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304073462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304073462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304073462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304073462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304073462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304073462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304073462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304073462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304073462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304073462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304073462 ""}  } { { "ROM/ROM_rh.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/ROM/ROM_rh.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560304073462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gv91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gv91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gv91 " "Found entity 1: altsyncram_gv91" {  } { { "db/altsyncram_gv91.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_gv91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304073522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gv91 ROM_rh:ROM_rh_inst\|altsyncram:altsyncram_component\|altsyncram_gv91:auto_generated " "Elaborating entity \"altsyncram_gv91\" for hierarchy \"ROM_rh:ROM_rh_inst\|altsyncram:altsyncram_component\|altsyncram_gv91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304073524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Driver LCD_Driver:LCD_Driver " "Elaborating entity \"LCD_Driver\" for hierarchy \"LCD_Driver:LCD_Driver\"" {  } { { "FAMS.v" "LCD_Driver" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 1209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304073579 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 LCD_Driver.v(532) " "Verilog HDL assignment warning at LCD_Driver.v(532): truncated value with size 12 to match size of target (11)" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 532 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304073586 "|FAMS|LCD_Driver:LCD_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 LCD_Driver.v(533) " "Verilog HDL assignment warning at LCD_Driver.v(533): truncated value with size 12 to match size of target (11)" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 533 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304073586 "|FAMS|LCD_Driver:LCD_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 LCD_Driver.v(535) " "Verilog HDL assignment warning at LCD_Driver.v(535): truncated value with size 12 to match size of target (11)" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 535 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304073586 "|FAMS|LCD_Driver:LCD_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 LCD_Driver.v(536) " "Verilog HDL assignment warning at LCD_Driver.v(536): truncated value with size 12 to match size of target (11)" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 536 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304073587 "|FAMS|LCD_Driver:LCD_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 LCD_Driver.v(538) " "Verilog HDL assignment warning at LCD_Driver.v(538): truncated value with size 12 to match size of target (11)" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 538 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304073587 "|FAMS|LCD_Driver:LCD_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 LCD_Driver.v(539) " "Verilog HDL assignment warning at LCD_Driver.v(539): truncated value with size 12 to match size of target (11)" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 539 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304073587 "|FAMS|LCD_Driver:LCD_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 LCD_Driver.v(541) " "Verilog HDL assignment warning at LCD_Driver.v(541): truncated value with size 12 to match size of target (11)" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 541 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304073587 "|FAMS|LCD_Driver:LCD_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 LCD_Driver.v(542) " "Verilog HDL assignment warning at LCD_Driver.v(542): truncated value with size 12 to match size of target (11)" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 542 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304073587 "|FAMS|LCD_Driver:LCD_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 LCD_Driver.v(544) " "Verilog HDL assignment warning at LCD_Driver.v(544): truncated value with size 12 to match size of target (11)" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 544 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304073587 "|FAMS|LCD_Driver:LCD_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 LCD_Driver.v(545) " "Verilog HDL assignment warning at LCD_Driver.v(545): truncated value with size 12 to match size of target (11)" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 545 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304073587 "|FAMS|LCD_Driver:LCD_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 LCD_Driver.v(547) " "Verilog HDL assignment warning at LCD_Driver.v(547): truncated value with size 12 to match size of target (11)" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 547 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304073588 "|FAMS|LCD_Driver:LCD_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 LCD_Driver.v(548) " "Verilog HDL assignment warning at LCD_Driver.v(548): truncated value with size 12 to match size of target (11)" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 548 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304073588 "|FAMS|LCD_Driver:LCD_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 LCD_Driver.v(550) " "Verilog HDL assignment warning at LCD_Driver.v(550): truncated value with size 12 to match size of target (11)" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 550 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304073588 "|FAMS|LCD_Driver:LCD_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 LCD_Driver.v(551) " "Verilog HDL assignment warning at LCD_Driver.v(551): truncated value with size 12 to match size of target (11)" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 551 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304073588 "|FAMS|LCD_Driver:LCD_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 LCD_Driver.v(553) " "Verilog HDL assignment warning at LCD_Driver.v(553): truncated value with size 12 to match size of target (11)" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 553 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304073588 "|FAMS|LCD_Driver:LCD_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 LCD_Driver.v(554) " "Verilog HDL assignment warning at LCD_Driver.v(554): truncated value with size 12 to match size of target (11)" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 554 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304073588 "|FAMS|LCD_Driver:LCD_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 LCD_Driver.v(556) " "Verilog HDL assignment warning at LCD_Driver.v(556): truncated value with size 12 to match size of target (11)" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 556 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304073589 "|FAMS|LCD_Driver:LCD_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 LCD_Driver.v(557) " "Verilog HDL assignment warning at LCD_Driver.v(557): truncated value with size 12 to match size of target (11)" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304073589 "|FAMS|LCD_Driver:LCD_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 LCD_Driver.v(560) " "Verilog HDL assignment warning at LCD_Driver.v(560): truncated value with size 12 to match size of target (11)" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 560 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304073589 "|FAMS|LCD_Driver:LCD_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 LCD_Driver.v(561) " "Verilog HDL assignment warning at LCD_Driver.v(561): truncated value with size 12 to match size of target (11)" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 561 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304073589 "|FAMS|LCD_Driver:LCD_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 LCD_Driver.v(563) " "Verilog HDL assignment warning at LCD_Driver.v(563): truncated value with size 12 to match size of target (11)" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 563 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304073590 "|FAMS|LCD_Driver:LCD_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 LCD_Driver.v(564) " "Verilog HDL assignment warning at LCD_Driver.v(564): truncated value with size 12 to match size of target (11)" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 564 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304073590 "|FAMS|LCD_Driver:LCD_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 LCD_Driver.v(566) " "Verilog HDL assignment warning at LCD_Driver.v(566): truncated value with size 12 to match size of target (11)" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 566 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304073590 "|FAMS|LCD_Driver:LCD_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 LCD_Driver.v(567) " "Verilog HDL assignment warning at LCD_Driver.v(567): truncated value with size 12 to match size of target (11)" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 567 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304073590 "|FAMS|LCD_Driver:LCD_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 LCD_Driver.v(569) " "Verilog HDL assignment warning at LCD_Driver.v(569): truncated value with size 12 to match size of target (11)" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 569 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304073590 "|FAMS|LCD_Driver:LCD_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 LCD_Driver.v(570) " "Verilog HDL assignment warning at LCD_Driver.v(570): truncated value with size 12 to match size of target (11)" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 570 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304073591 "|FAMS|LCD_Driver:LCD_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 LCD_Driver.v(572) " "Verilog HDL assignment warning at LCD_Driver.v(572): truncated value with size 12 to match size of target (11)" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 572 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304073591 "|FAMS|LCD_Driver:LCD_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 LCD_Driver.v(573) " "Verilog HDL assignment warning at LCD_Driver.v(573): truncated value with size 12 to match size of target (11)" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 573 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304073591 "|FAMS|LCD_Driver:LCD_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 LCD_Driver.v(575) " "Verilog HDL assignment warning at LCD_Driver.v(575): truncated value with size 12 to match size of target (11)" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 575 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304073591 "|FAMS|LCD_Driver:LCD_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 LCD_Driver.v(576) " "Verilog HDL assignment warning at LCD_Driver.v(576): truncated value with size 12 to match size of target (11)" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 576 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304073591 "|FAMS|LCD_Driver:LCD_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 LCD_Driver.v(578) " "Verilog HDL assignment warning at LCD_Driver.v(578): truncated value with size 12 to match size of target (11)" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 578 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304073591 "|FAMS|LCD_Driver:LCD_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 LCD_Driver.v(579) " "Verilog HDL assignment warning at LCD_Driver.v(579): truncated value with size 12 to match size of target (11)" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 579 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304073591 "|FAMS|LCD_Driver:LCD_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 LCD_Driver.v(581) " "Verilog HDL assignment warning at LCD_Driver.v(581): truncated value with size 12 to match size of target (11)" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 581 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304073592 "|FAMS|LCD_Driver:LCD_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 LCD_Driver.v(582) " "Verilog HDL assignment warning at LCD_Driver.v(582): truncated value with size 12 to match size of target (11)" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 582 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304073592 "|FAMS|LCD_Driver:LCD_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 LCD_Driver.v(584) " "Verilog HDL assignment warning at LCD_Driver.v(584): truncated value with size 12 to match size of target (11)" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 584 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304073592 "|FAMS|LCD_Driver:LCD_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 LCD_Driver.v(585) " "Verilog HDL assignment warning at LCD_Driver.v(585): truncated value with size 12 to match size of target (11)" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 585 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304073592 "|FAMS|LCD_Driver:LCD_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 LCD_Driver.v(587) " "Verilog HDL assignment warning at LCD_Driver.v(587): truncated value with size 12 to match size of target (11)" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 587 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304073593 "|FAMS|LCD_Driver:LCD_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 LCD_Driver.v(588) " "Verilog HDL assignment warning at LCD_Driver.v(588): truncated value with size 12 to match size of target (11)" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 588 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304073593 "|FAMS|LCD_Driver:LCD_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 LCD_Driver.v(590) " "Verilog HDL assignment warning at LCD_Driver.v(590): truncated value with size 12 to match size of target (11)" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 590 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304073593 "|FAMS|LCD_Driver:LCD_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 LCD_Driver.v(591) " "Verilog HDL assignment warning at LCD_Driver.v(591): truncated value with size 12 to match size of target (11)" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 591 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304073593 "|FAMS|LCD_Driver:LCD_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 LCD_Driver.v(593) " "Verilog HDL assignment warning at LCD_Driver.v(593): truncated value with size 12 to match size of target (11)" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 593 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304073593 "|FAMS|LCD_Driver:LCD_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 LCD_Driver.v(594) " "Verilog HDL assignment warning at LCD_Driver.v(594): truncated value with size 12 to match size of target (11)" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 594 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304073594 "|FAMS|LCD_Driver:LCD_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 LCD_Driver.v(596) " "Verilog HDL assignment warning at LCD_Driver.v(596): truncated value with size 12 to match size of target (11)" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 596 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304073594 "|FAMS|LCD_Driver:LCD_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 LCD_Driver.v(597) " "Verilog HDL assignment warning at LCD_Driver.v(597): truncated value with size 12 to match size of target (11)" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 597 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304073594 "|FAMS|LCD_Driver:LCD_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 LCD_Driver.v(599) " "Verilog HDL assignment warning at LCD_Driver.v(599): truncated value with size 12 to match size of target (11)" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 599 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304073594 "|FAMS|LCD_Driver:LCD_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 LCD_Driver.v(600) " "Verilog HDL assignment warning at LCD_Driver.v(600): truncated value with size 12 to match size of target (11)" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 600 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304073594 "|FAMS|LCD_Driver:LCD_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 LCD_Driver.v(602) " "Verilog HDL assignment warning at LCD_Driver.v(602): truncated value with size 12 to match size of target (11)" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 602 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304073594 "|FAMS|LCD_Driver:LCD_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 LCD_Driver.v(603) " "Verilog HDL assignment warning at LCD_Driver.v(603): truncated value with size 12 to match size of target (11)" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 603 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304073594 "|FAMS|LCD_Driver:LCD_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 LCD_Driver.v(605) " "Verilog HDL assignment warning at LCD_Driver.v(605): truncated value with size 12 to match size of target (11)" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 605 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304073594 "|FAMS|LCD_Driver:LCD_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 LCD_Driver.v(606) " "Verilog HDL assignment warning at LCD_Driver.v(606): truncated value with size 12 to match size of target (11)" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 606 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304073595 "|FAMS|LCD_Driver:LCD_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 LCD_Driver.v(608) " "Verilog HDL assignment warning at LCD_Driver.v(608): truncated value with size 12 to match size of target (11)" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 608 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304073595 "|FAMS|LCD_Driver:LCD_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 LCD_Driver.v(609) " "Verilog HDL assignment warning at LCD_Driver.v(609): truncated value with size 12 to match size of target (11)" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 609 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304073595 "|FAMS|LCD_Driver:LCD_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 LCD_Driver.v(611) " "Verilog HDL assignment warning at LCD_Driver.v(611): truncated value with size 12 to match size of target (11)" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 611 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304073595 "|FAMS|LCD_Driver:LCD_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 LCD_Driver.v(612) " "Verilog HDL assignment warning at LCD_Driver.v(612): truncated value with size 12 to match size of target (11)" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 612 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304073595 "|FAMS|LCD_Driver:LCD_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 LCD_Driver.v(614) " "Verilog HDL assignment warning at LCD_Driver.v(614): truncated value with size 12 to match size of target (11)" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 614 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304073596 "|FAMS|LCD_Driver:LCD_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 LCD_Driver.v(615) " "Verilog HDL assignment warning at LCD_Driver.v(615): truncated value with size 12 to match size of target (11)" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 615 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304073596 "|FAMS|LCD_Driver:LCD_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 LCD_Driver.v(617) " "Verilog HDL assignment warning at LCD_Driver.v(617): truncated value with size 12 to match size of target (11)" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 617 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304073596 "|FAMS|LCD_Driver:LCD_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 LCD_Driver.v(618) " "Verilog HDL assignment warning at LCD_Driver.v(618): truncated value with size 12 to match size of target (11)" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 618 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304073597 "|FAMS|LCD_Driver:LCD_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 LCD_Driver.v(620) " "Verilog HDL assignment warning at LCD_Driver.v(620): truncated value with size 12 to match size of target (11)" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 620 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304073597 "|FAMS|LCD_Driver:LCD_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 LCD_Driver.v(621) " "Verilog HDL assignment warning at LCD_Driver.v(621): truncated value with size 12 to match size of target (11)" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 621 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304073597 "|FAMS|LCD_Driver:LCD_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 LCD_Driver.v(623) " "Verilog HDL assignment warning at LCD_Driver.v(623): truncated value with size 12 to match size of target (11)" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 623 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304073597 "|FAMS|LCD_Driver:LCD_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 LCD_Driver.v(624) " "Verilog HDL assignment warning at LCD_Driver.v(624): truncated value with size 12 to match size of target (11)" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 624 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304073597 "|FAMS|LCD_Driver:LCD_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 LCD_Driver.v(626) " "Verilog HDL assignment warning at LCD_Driver.v(626): truncated value with size 12 to match size of target (11)" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 626 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304073597 "|FAMS|LCD_Driver:LCD_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 LCD_Driver.v(627) " "Verilog HDL assignment warning at LCD_Driver.v(627): truncated value with size 12 to match size of target (11)" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 627 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304073597 "|FAMS|LCD_Driver:LCD_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 LCD_Driver.v(629) " "Verilog HDL assignment warning at LCD_Driver.v(629): truncated value with size 12 to match size of target (11)" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 629 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304073597 "|FAMS|LCD_Driver:LCD_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 LCD_Driver.v(630) " "Verilog HDL assignment warning at LCD_Driver.v(630): truncated value with size 12 to match size of target (11)" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 630 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304073598 "|FAMS|LCD_Driver:LCD_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 LCD_Driver.v(632) " "Verilog HDL assignment warning at LCD_Driver.v(632): truncated value with size 12 to match size of target (11)" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 632 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304073598 "|FAMS|LCD_Driver:LCD_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 LCD_Driver.v(633) " "Verilog HDL assignment warning at LCD_Driver.v(633): truncated value with size 12 to match size of target (11)" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 633 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304073598 "|FAMS|LCD_Driver:LCD_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 LCD_Driver.v(635) " "Verilog HDL assignment warning at LCD_Driver.v(635): truncated value with size 12 to match size of target (11)" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 635 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304073598 "|FAMS|LCD_Driver:LCD_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 LCD_Driver.v(636) " "Verilog HDL assignment warning at LCD_Driver.v(636): truncated value with size 12 to match size of target (11)" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 636 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304073598 "|FAMS|LCD_Driver:LCD_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 LCD_Driver.v(638) " "Verilog HDL assignment warning at LCD_Driver.v(638): truncated value with size 12 to match size of target (11)" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 638 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304073598 "|FAMS|LCD_Driver:LCD_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 LCD_Driver.v(639) " "Verilog HDL assignment warning at LCD_Driver.v(639): truncated value with size 12 to match size of target (11)" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 639 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304073599 "|FAMS|LCD_Driver:LCD_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 LCD_Driver.v(641) " "Verilog HDL assignment warning at LCD_Driver.v(641): truncated value with size 12 to match size of target (11)" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 641 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304073599 "|FAMS|LCD_Driver:LCD_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 LCD_Driver.v(642) " "Verilog HDL assignment warning at LCD_Driver.v(642): truncated value with size 12 to match size of target (11)" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 642 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304073599 "|FAMS|LCD_Driver:LCD_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 LCD_Driver.v(644) " "Verilog HDL assignment warning at LCD_Driver.v(644): truncated value with size 12 to match size of target (11)" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 644 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304073599 "|FAMS|LCD_Driver:LCD_Driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 LCD_Driver.v(645) " "Verilog HDL assignment warning at LCD_Driver.v(645): truncated value with size 12 to match size of target (11)" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 645 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304073599 "|FAMS|LCD_Driver:LCD_Driver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sensor sensor:sensor " "Elaborating entity \"sensor\" for hierarchy \"sensor:sensor\"" {  } { { "FAMS.v" "sensor" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 1223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304073631 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sensor.v(68) " "Verilog HDL assignment warning at sensor.v(68): truncated value with size 32 to match size of target (8)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304073633 "|FAMS|sensor:sensor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 sensor.v(137) " "Verilog HDL assignment warning at sensor.v(137): truncated value with size 32 to match size of target (10)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304073634 "|FAMS|sensor:sensor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 sensor.v(171) " "Verilog HDL assignment warning at sensor.v(171): truncated value with size 32 to match size of target (10)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304073634 "|FAMS|sensor:sensor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 sensor.v(208) " "Verilog HDL assignment warning at sensor.v(208): truncated value with size 32 to match size of target (10)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304073634 "|FAMS|sensor:sensor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 sensor.v(247) " "Verilog HDL assignment warning at sensor.v(247): truncated value with size 32 to match size of target (10)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 247 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304073635 "|FAMS|sensor:sensor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 sensor.v(291) " "Verilog HDL assignment warning at sensor.v(291): truncated value with size 32 to match size of target (7)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 291 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304073635 "|FAMS|sensor:sensor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 sensor.v(315) " "Verilog HDL assignment warning at sensor.v(315): truncated value with size 32 to match size of target (10)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 315 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304073636 "|FAMS|sensor:sensor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 sensor.v(346) " "Verilog HDL assignment warning at sensor.v(346): truncated value with size 32 to match size of target (10)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 346 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304073636 "|FAMS|sensor:sensor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 sensor.v(386) " "Verilog HDL assignment warning at sensor.v(386): truncated value with size 32 to match size of target (10)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 386 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304073636 "|FAMS|sensor:sensor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 sensor.v(426) " "Verilog HDL assignment warning at sensor.v(426): truncated value with size 32 to match size of target (10)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 426 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304073637 "|FAMS|sensor:sensor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 sensor.v(464) " "Verilog HDL assignment warning at sensor.v(464): truncated value with size 32 to match size of target (10)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 464 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304073638 "|FAMS|sensor:sensor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 sensor.v(502) " "Verilog HDL assignment warning at sensor.v(502): truncated value with size 32 to match size of target (10)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 502 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304073638 "|FAMS|sensor:sensor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 sensor.v(540) " "Verilog HDL assignment warning at sensor.v(540): truncated value with size 32 to match size of target (10)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 540 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304073639 "|FAMS|sensor:sensor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 sensor.v(584) " "Verilog HDL assignment warning at sensor.v(584): truncated value with size 32 to match size of target (7)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 584 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304073640 "|FAMS|sensor:sensor"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "key_data sensor.v(596) " "Verilog HDL Always Construct warning at sensor.v(596): inferring latch(es) for variable \"key_data\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1560304073654 "|FAMS|sensor:sensor"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "memory_w sensor.v(596) " "Verilog HDL Always Construct warning at sensor.v(596): inferring latch(es) for variable \"memory_w\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1560304073654 "|FAMS|sensor:sensor"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "memory_r sensor.v(596) " "Verilog HDL Always Construct warning at sensor.v(596): inferring latch(es) for variable \"memory_r\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1560304073655 "|FAMS|sensor:sensor"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "slave_high sensor.v(596) " "Verilog HDL Always Construct warning at sensor.v(596): inferring latch(es) for variable \"slave_high\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1560304073655 "|FAMS|sensor:sensor"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "word_data sensor.v(596) " "Verilog HDL Always Construct warning at sensor.v(596): inferring latch(es) for variable \"word_data\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1560304073655 "|FAMS|sensor:sensor"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "slave_low sensor.v(596) " "Verilog HDL Always Construct warning at sensor.v(596): inferring latch(es) for variable \"slave_low\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1560304073655 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_low\[0\] sensor.v(596) " "Inferred latch for \"slave_low\[0\]\" at sensor.v(596)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073672 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_low\[1\] sensor.v(596) " "Inferred latch for \"slave_low\[1\]\" at sensor.v(596)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073672 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_low\[2\] sensor.v(596) " "Inferred latch for \"slave_low\[2\]\" at sensor.v(596)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073672 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_low\[3\] sensor.v(596) " "Inferred latch for \"slave_low\[3\]\" at sensor.v(596)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073672 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_low\[4\] sensor.v(596) " "Inferred latch for \"slave_low\[4\]\" at sensor.v(596)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073672 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_low\[5\] sensor.v(596) " "Inferred latch for \"slave_low\[5\]\" at sensor.v(596)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073672 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_low\[6\] sensor.v(596) " "Inferred latch for \"slave_low\[6\]\" at sensor.v(596)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073672 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_low\[7\] sensor.v(596) " "Inferred latch for \"slave_low\[7\]\" at sensor.v(596)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073672 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word_data\[0\] sensor.v(596) " "Inferred latch for \"word_data\[0\]\" at sensor.v(596)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073672 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word_data\[1\] sensor.v(596) " "Inferred latch for \"word_data\[1\]\" at sensor.v(596)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073672 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word_data\[2\] sensor.v(596) " "Inferred latch for \"word_data\[2\]\" at sensor.v(596)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073672 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word_data\[3\] sensor.v(596) " "Inferred latch for \"word_data\[3\]\" at sensor.v(596)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073672 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word_data\[4\] sensor.v(596) " "Inferred latch for \"word_data\[4\]\" at sensor.v(596)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073672 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word_data\[5\] sensor.v(596) " "Inferred latch for \"word_data\[5\]\" at sensor.v(596)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073673 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word_data\[6\] sensor.v(596) " "Inferred latch for \"word_data\[6\]\" at sensor.v(596)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073673 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word_data\[7\] sensor.v(596) " "Inferred latch for \"word_data\[7\]\" at sensor.v(596)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073673 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_high\[0\] sensor.v(596) " "Inferred latch for \"slave_high\[0\]\" at sensor.v(596)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073673 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_high\[1\] sensor.v(596) " "Inferred latch for \"slave_high\[1\]\" at sensor.v(596)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073673 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_high\[2\] sensor.v(596) " "Inferred latch for \"slave_high\[2\]\" at sensor.v(596)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073673 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_high\[3\] sensor.v(596) " "Inferred latch for \"slave_high\[3\]\" at sensor.v(596)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073673 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_high\[4\] sensor.v(596) " "Inferred latch for \"slave_high\[4\]\" at sensor.v(596)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073673 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_high\[5\] sensor.v(596) " "Inferred latch for \"slave_high\[5\]\" at sensor.v(596)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073673 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_high\[6\] sensor.v(596) " "Inferred latch for \"slave_high\[6\]\" at sensor.v(596)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073673 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_high\[7\] sensor.v(596) " "Inferred latch for \"slave_high\[7\]\" at sensor.v(596)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073674 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_r\[0\] sensor.v(596) " "Inferred latch for \"memory_r\[0\]\" at sensor.v(596)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073674 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_r\[1\] sensor.v(596) " "Inferred latch for \"memory_r\[1\]\" at sensor.v(596)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073674 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_r\[2\] sensor.v(596) " "Inferred latch for \"memory_r\[2\]\" at sensor.v(596)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073674 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_r\[3\] sensor.v(596) " "Inferred latch for \"memory_r\[3\]\" at sensor.v(596)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073674 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_r\[4\] sensor.v(596) " "Inferred latch for \"memory_r\[4\]\" at sensor.v(596)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073674 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_r\[5\] sensor.v(596) " "Inferred latch for \"memory_r\[5\]\" at sensor.v(596)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073674 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_r\[6\] sensor.v(596) " "Inferred latch for \"memory_r\[6\]\" at sensor.v(596)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073674 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_r\[7\] sensor.v(596) " "Inferred latch for \"memory_r\[7\]\" at sensor.v(596)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073674 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_w\[0\] sensor.v(596) " "Inferred latch for \"memory_w\[0\]\" at sensor.v(596)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073674 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_w\[1\] sensor.v(596) " "Inferred latch for \"memory_w\[1\]\" at sensor.v(596)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073674 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_w\[2\] sensor.v(596) " "Inferred latch for \"memory_w\[2\]\" at sensor.v(596)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073674 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_w\[3\] sensor.v(596) " "Inferred latch for \"memory_w\[3\]\" at sensor.v(596)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073674 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_w\[4\] sensor.v(596) " "Inferred latch for \"memory_w\[4\]\" at sensor.v(596)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073674 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_w\[5\] sensor.v(596) " "Inferred latch for \"memory_w\[5\]\" at sensor.v(596)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073674 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_w\[6\] sensor.v(596) " "Inferred latch for \"memory_w\[6\]\" at sensor.v(596)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073674 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_w\[7\] sensor.v(596) " "Inferred latch for \"memory_w\[7\]\" at sensor.v(596)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073674 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_data.11 sensor.v(596) " "Inferred latch for \"key_data.11\" at sensor.v(596)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073675 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_data.10 sensor.v(596) " "Inferred latch for \"key_data.10\" at sensor.v(596)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073675 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_data.01 sensor.v(596) " "Inferred latch for \"key_data.01\" at sensor.v(596)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073675 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[0\] sensor.v(52) " "Inferred latch for \"dout\[0\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073688 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[1\] sensor.v(52) " "Inferred latch for \"dout\[1\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073688 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[2\] sensor.v(52) " "Inferred latch for \"dout\[2\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073688 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[3\] sensor.v(52) " "Inferred latch for \"dout\[3\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073688 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[4\] sensor.v(52) " "Inferred latch for \"dout\[4\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073688 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[5\] sensor.v(52) " "Inferred latch for \"dout\[5\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073688 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[6\] sensor.v(52) " "Inferred latch for \"dout\[6\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073689 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[7\] sensor.v(52) " "Inferred latch for \"dout\[7\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073689 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[8\] sensor.v(52) " "Inferred latch for \"dout\[8\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073689 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[9\] sensor.v(52) " "Inferred latch for \"dout\[9\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073689 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[10\] sensor.v(52) " "Inferred latch for \"dout\[10\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073689 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[11\] sensor.v(52) " "Inferred latch for \"dout\[11\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073689 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[12\] sensor.v(52) " "Inferred latch for \"dout\[12\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073689 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[13\] sensor.v(52) " "Inferred latch for \"dout\[13\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073689 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[14\] sensor.v(52) " "Inferred latch for \"dout\[14\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073689 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[15\] sensor.v(52) " "Inferred latch for \"dout\[15\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073689 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[16\] sensor.v(52) " "Inferred latch for \"dout\[16\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073689 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[17\] sensor.v(52) " "Inferred latch for \"dout\[17\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073689 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[18\] sensor.v(52) " "Inferred latch for \"dout\[18\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073689 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[19\] sensor.v(52) " "Inferred latch for \"dout\[19\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073689 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[20\] sensor.v(52) " "Inferred latch for \"dout\[20\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073689 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[21\] sensor.v(52) " "Inferred latch for \"dout\[21\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073689 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[22\] sensor.v(52) " "Inferred latch for \"dout\[22\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073689 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[23\] sensor.v(52) " "Inferred latch for \"dout\[23\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073689 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[24\] sensor.v(52) " "Inferred latch for \"dout\[24\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073690 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[25\] sensor.v(52) " "Inferred latch for \"dout\[25\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073690 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[26\] sensor.v(52) " "Inferred latch for \"dout\[26\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073690 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[27\] sensor.v(52) " "Inferred latch for \"dout\[27\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073690 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[28\] sensor.v(52) " "Inferred latch for \"dout\[28\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073690 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[29\] sensor.v(52) " "Inferred latch for \"dout\[29\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073690 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[30\] sensor.v(52) " "Inferred latch for \"dout\[30\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073690 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[31\] sensor.v(52) " "Inferred latch for \"dout\[31\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073690 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[32\] sensor.v(52) " "Inferred latch for \"dout\[32\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073690 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[33\] sensor.v(52) " "Inferred latch for \"dout\[33\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073690 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[34\] sensor.v(52) " "Inferred latch for \"dout\[34\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073690 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[35\] sensor.v(52) " "Inferred latch for \"dout\[35\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073690 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[36\] sensor.v(52) " "Inferred latch for \"dout\[36\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073690 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[37\] sensor.v(52) " "Inferred latch for \"dout\[37\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073690 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[38\] sensor.v(52) " "Inferred latch for \"dout\[38\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073690 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[39\] sensor.v(52) " "Inferred latch for \"dout\[39\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073690 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[40\] sensor.v(52) " "Inferred latch for \"dout\[40\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073690 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[41\] sensor.v(52) " "Inferred latch for \"dout\[41\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073690 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[42\] sensor.v(52) " "Inferred latch for \"dout\[42\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073690 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[43\] sensor.v(52) " "Inferred latch for \"dout\[43\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073690 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[44\] sensor.v(52) " "Inferred latch for \"dout\[44\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073691 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[45\] sensor.v(52) " "Inferred latch for \"dout\[45\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073691 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[46\] sensor.v(52) " "Inferred latch for \"dout\[46\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073691 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[47\] sensor.v(52) " "Inferred latch for \"dout\[47\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073691 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[48\] sensor.v(52) " "Inferred latch for \"dout\[48\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073691 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[49\] sensor.v(52) " "Inferred latch for \"dout\[49\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073691 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[50\] sensor.v(52) " "Inferred latch for \"dout\[50\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073691 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[51\] sensor.v(52) " "Inferred latch for \"dout\[51\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073691 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[52\] sensor.v(52) " "Inferred latch for \"dout\[52\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073691 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[53\] sensor.v(52) " "Inferred latch for \"dout\[53\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073691 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[54\] sensor.v(52) " "Inferred latch for \"dout\[54\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073691 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[55\] sensor.v(52) " "Inferred latch for \"dout\[55\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073691 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[56\] sensor.v(52) " "Inferred latch for \"dout\[56\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073691 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[57\] sensor.v(52) " "Inferred latch for \"dout\[57\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073691 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[58\] sensor.v(52) " "Inferred latch for \"dout\[58\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073691 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[59\] sensor.v(52) " "Inferred latch for \"dout\[59\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073691 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[60\] sensor.v(52) " "Inferred latch for \"dout\[60\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073691 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[61\] sensor.v(52) " "Inferred latch for \"dout\[61\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073691 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[62\] sensor.v(52) " "Inferred latch for \"dout\[62\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073691 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[63\] sensor.v(52) " "Inferred latch for \"dout\[63\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073692 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[64\] sensor.v(52) " "Inferred latch for \"dout\[64\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073692 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[65\] sensor.v(52) " "Inferred latch for \"dout\[65\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073692 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[66\] sensor.v(52) " "Inferred latch for \"dout\[66\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073692 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[67\] sensor.v(52) " "Inferred latch for \"dout\[67\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073692 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[68\] sensor.v(52) " "Inferred latch for \"dout\[68\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073692 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[69\] sensor.v(52) " "Inferred latch for \"dout\[69\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073692 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[70\] sensor.v(52) " "Inferred latch for \"dout\[70\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073692 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[71\] sensor.v(52) " "Inferred latch for \"dout\[71\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073692 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[72\] sensor.v(52) " "Inferred latch for \"dout\[72\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073692 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[73\] sensor.v(52) " "Inferred latch for \"dout\[73\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073692 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[74\] sensor.v(52) " "Inferred latch for \"dout\[74\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073692 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[75\] sensor.v(52) " "Inferred latch for \"dout\[75\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073692 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[76\] sensor.v(52) " "Inferred latch for \"dout\[76\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073692 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[77\] sensor.v(52) " "Inferred latch for \"dout\[77\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073692 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[78\] sensor.v(52) " "Inferred latch for \"dout\[78\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073692 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[79\] sensor.v(52) " "Inferred latch for \"dout\[79\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073692 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[80\] sensor.v(52) " "Inferred latch for \"dout\[80\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073692 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[81\] sensor.v(52) " "Inferred latch for \"dout\[81\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073692 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[82\] sensor.v(52) " "Inferred latch for \"dout\[82\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073692 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[83\] sensor.v(52) " "Inferred latch for \"dout\[83\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073693 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[84\] sensor.v(52) " "Inferred latch for \"dout\[84\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073693 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[85\] sensor.v(52) " "Inferred latch for \"dout\[85\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073693 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[86\] sensor.v(52) " "Inferred latch for \"dout\[86\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073693 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[87\] sensor.v(52) " "Inferred latch for \"dout\[87\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073693 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[88\] sensor.v(52) " "Inferred latch for \"dout\[88\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073693 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[89\] sensor.v(52) " "Inferred latch for \"dout\[89\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073693 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[90\] sensor.v(52) " "Inferred latch for \"dout\[90\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073693 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[91\] sensor.v(52) " "Inferred latch for \"dout\[91\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073693 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[92\] sensor.v(52) " "Inferred latch for \"dout\[92\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073693 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[93\] sensor.v(52) " "Inferred latch for \"dout\[93\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073693 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[94\] sensor.v(52) " "Inferred latch for \"dout\[94\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073693 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[95\] sensor.v(52) " "Inferred latch for \"dout\[95\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073693 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[96\] sensor.v(52) " "Inferred latch for \"dout\[96\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073693 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[97\] sensor.v(52) " "Inferred latch for \"dout\[97\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073693 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[98\] sensor.v(52) " "Inferred latch for \"dout\[98\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073693 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[99\] sensor.v(52) " "Inferred latch for \"dout\[99\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073693 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[100\] sensor.v(52) " "Inferred latch for \"dout\[100\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073693 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[101\] sensor.v(52) " "Inferred latch for \"dout\[101\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073693 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[102\] sensor.v(52) " "Inferred latch for \"dout\[102\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073694 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[103\] sensor.v(52) " "Inferred latch for \"dout\[103\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073694 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[104\] sensor.v(52) " "Inferred latch for \"dout\[104\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073694 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[105\] sensor.v(52) " "Inferred latch for \"dout\[105\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073694 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[106\] sensor.v(52) " "Inferred latch for \"dout\[106\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073694 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[107\] sensor.v(52) " "Inferred latch for \"dout\[107\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073694 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[108\] sensor.v(52) " "Inferred latch for \"dout\[108\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073694 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[109\] sensor.v(52) " "Inferred latch for \"dout\[109\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073694 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[110\] sensor.v(52) " "Inferred latch for \"dout\[110\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073694 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[111\] sensor.v(52) " "Inferred latch for \"dout\[111\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073694 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[112\] sensor.v(52) " "Inferred latch for \"dout\[112\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073694 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[113\] sensor.v(52) " "Inferred latch for \"dout\[113\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073694 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[114\] sensor.v(52) " "Inferred latch for \"dout\[114\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073694 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[115\] sensor.v(52) " "Inferred latch for \"dout\[115\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073694 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[116\] sensor.v(52) " "Inferred latch for \"dout\[116\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073694 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[117\] sensor.v(52) " "Inferred latch for \"dout\[117\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073694 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[118\] sensor.v(52) " "Inferred latch for \"dout\[118\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073694 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[119\] sensor.v(52) " "Inferred latch for \"dout\[119\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073694 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[120\] sensor.v(52) " "Inferred latch for \"dout\[120\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073695 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[121\] sensor.v(52) " "Inferred latch for \"dout\[121\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073695 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[122\] sensor.v(52) " "Inferred latch for \"dout\[122\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073695 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[123\] sensor.v(52) " "Inferred latch for \"dout\[123\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073695 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[124\] sensor.v(52) " "Inferred latch for \"dout\[124\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073695 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[125\] sensor.v(52) " "Inferred latch for \"dout\[125\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073695 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[126\] sensor.v(52) " "Inferred latch for \"dout\[126\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073695 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[127\] sensor.v(52) " "Inferred latch for \"dout\[127\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073695 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[128\] sensor.v(52) " "Inferred latch for \"dout\[128\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073695 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[129\] sensor.v(52) " "Inferred latch for \"dout\[129\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073695 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[130\] sensor.v(52) " "Inferred latch for \"dout\[130\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073695 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[131\] sensor.v(52) " "Inferred latch for \"dout\[131\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073695 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[132\] sensor.v(52) " "Inferred latch for \"dout\[132\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073695 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[133\] sensor.v(52) " "Inferred latch for \"dout\[133\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073695 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[134\] sensor.v(52) " "Inferred latch for \"dout\[134\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073695 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[135\] sensor.v(52) " "Inferred latch for \"dout\[135\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073695 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[136\] sensor.v(52) " "Inferred latch for \"dout\[136\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073695 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[137\] sensor.v(52) " "Inferred latch for \"dout\[137\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073695 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[138\] sensor.v(52) " "Inferred latch for \"dout\[138\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073696 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[139\] sensor.v(52) " "Inferred latch for \"dout\[139\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073696 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[140\] sensor.v(52) " "Inferred latch for \"dout\[140\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073696 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[141\] sensor.v(52) " "Inferred latch for \"dout\[141\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073696 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[142\] sensor.v(52) " "Inferred latch for \"dout\[142\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073696 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[143\] sensor.v(52) " "Inferred latch for \"dout\[143\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073696 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[144\] sensor.v(52) " "Inferred latch for \"dout\[144\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073696 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[145\] sensor.v(52) " "Inferred latch for \"dout\[145\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073696 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[146\] sensor.v(52) " "Inferred latch for \"dout\[146\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073696 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[147\] sensor.v(52) " "Inferred latch for \"dout\[147\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073696 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[148\] sensor.v(52) " "Inferred latch for \"dout\[148\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073696 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[149\] sensor.v(52) " "Inferred latch for \"dout\[149\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073696 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[150\] sensor.v(52) " "Inferred latch for \"dout\[150\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073696 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[151\] sensor.v(52) " "Inferred latch for \"dout\[151\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073696 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[152\] sensor.v(52) " "Inferred latch for \"dout\[152\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073696 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[153\] sensor.v(52) " "Inferred latch for \"dout\[153\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073696 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[154\] sensor.v(52) " "Inferred latch for \"dout\[154\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073696 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[155\] sensor.v(52) " "Inferred latch for \"dout\[155\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073697 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[156\] sensor.v(52) " "Inferred latch for \"dout\[156\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073697 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[157\] sensor.v(52) " "Inferred latch for \"dout\[157\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073697 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[158\] sensor.v(52) " "Inferred latch for \"dout\[158\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073697 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[159\] sensor.v(52) " "Inferred latch for \"dout\[159\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073697 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[160\] sensor.v(52) " "Inferred latch for \"dout\[160\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073697 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[161\] sensor.v(52) " "Inferred latch for \"dout\[161\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073697 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[162\] sensor.v(52) " "Inferred latch for \"dout\[162\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073697 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[163\] sensor.v(52) " "Inferred latch for \"dout\[163\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073697 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[164\] sensor.v(52) " "Inferred latch for \"dout\[164\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073697 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[165\] sensor.v(52) " "Inferred latch for \"dout\[165\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073697 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[166\] sensor.v(52) " "Inferred latch for \"dout\[166\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073697 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[167\] sensor.v(52) " "Inferred latch for \"dout\[167\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073697 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[168\] sensor.v(52) " "Inferred latch for \"dout\[168\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073697 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[169\] sensor.v(52) " "Inferred latch for \"dout\[169\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073697 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[170\] sensor.v(52) " "Inferred latch for \"dout\[170\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073697 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[171\] sensor.v(52) " "Inferred latch for \"dout\[171\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073697 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[172\] sensor.v(52) " "Inferred latch for \"dout\[172\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073697 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[173\] sensor.v(52) " "Inferred latch for \"dout\[173\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073697 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[174\] sensor.v(52) " "Inferred latch for \"dout\[174\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073698 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[175\] sensor.v(52) " "Inferred latch for \"dout\[175\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073698 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[176\] sensor.v(52) " "Inferred latch for \"dout\[176\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073698 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[177\] sensor.v(52) " "Inferred latch for \"dout\[177\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073698 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[178\] sensor.v(52) " "Inferred latch for \"dout\[178\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073698 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[179\] sensor.v(52) " "Inferred latch for \"dout\[179\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073698 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[180\] sensor.v(52) " "Inferred latch for \"dout\[180\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073698 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[181\] sensor.v(52) " "Inferred latch for \"dout\[181\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073698 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[182\] sensor.v(52) " "Inferred latch for \"dout\[182\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073698 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[183\] sensor.v(52) " "Inferred latch for \"dout\[183\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073698 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[184\] sensor.v(52) " "Inferred latch for \"dout\[184\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073698 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[185\] sensor.v(52) " "Inferred latch for \"dout\[185\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073698 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[186\] sensor.v(52) " "Inferred latch for \"dout\[186\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073698 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[187\] sensor.v(52) " "Inferred latch for \"dout\[187\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073698 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[188\] sensor.v(52) " "Inferred latch for \"dout\[188\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073698 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[189\] sensor.v(52) " "Inferred latch for \"dout\[189\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073698 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[190\] sensor.v(52) " "Inferred latch for \"dout\[190\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073698 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[191\] sensor.v(52) " "Inferred latch for \"dout\[191\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073698 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[192\] sensor.v(52) " "Inferred latch for \"dout\[192\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073699 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[193\] sensor.v(52) " "Inferred latch for \"dout\[193\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073699 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[194\] sensor.v(52) " "Inferred latch for \"dout\[194\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073699 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[195\] sensor.v(52) " "Inferred latch for \"dout\[195\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073699 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[196\] sensor.v(52) " "Inferred latch for \"dout\[196\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073699 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[197\] sensor.v(52) " "Inferred latch for \"dout\[197\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073699 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[198\] sensor.v(52) " "Inferred latch for \"dout\[198\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073699 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[199\] sensor.v(52) " "Inferred latch for \"dout\[199\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073699 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[200\] sensor.v(52) " "Inferred latch for \"dout\[200\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073699 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[201\] sensor.v(52) " "Inferred latch for \"dout\[201\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073699 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[202\] sensor.v(52) " "Inferred latch for \"dout\[202\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073699 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[203\] sensor.v(52) " "Inferred latch for \"dout\[203\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073699 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[204\] sensor.v(52) " "Inferred latch for \"dout\[204\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073699 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[205\] sensor.v(52) " "Inferred latch for \"dout\[205\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073699 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[206\] sensor.v(52) " "Inferred latch for \"dout\[206\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073699 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[207\] sensor.v(52) " "Inferred latch for \"dout\[207\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073699 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[208\] sensor.v(52) " "Inferred latch for \"dout\[208\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073700 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[209\] sensor.v(52) " "Inferred latch for \"dout\[209\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073700 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[210\] sensor.v(52) " "Inferred latch for \"dout\[210\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073700 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[211\] sensor.v(52) " "Inferred latch for \"dout\[211\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073700 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[212\] sensor.v(52) " "Inferred latch for \"dout\[212\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073700 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[213\] sensor.v(52) " "Inferred latch for \"dout\[213\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073700 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[214\] sensor.v(52) " "Inferred latch for \"dout\[214\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073700 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[215\] sensor.v(52) " "Inferred latch for \"dout\[215\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073700 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[216\] sensor.v(52) " "Inferred latch for \"dout\[216\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073700 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[217\] sensor.v(52) " "Inferred latch for \"dout\[217\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073700 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[218\] sensor.v(52) " "Inferred latch for \"dout\[218\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073700 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[219\] sensor.v(52) " "Inferred latch for \"dout\[219\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073700 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[220\] sensor.v(52) " "Inferred latch for \"dout\[220\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073700 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[221\] sensor.v(52) " "Inferred latch for \"dout\[221\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073700 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[222\] sensor.v(52) " "Inferred latch for \"dout\[222\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073700 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[223\] sensor.v(52) " "Inferred latch for \"dout\[223\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073700 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[224\] sensor.v(52) " "Inferred latch for \"dout\[224\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073700 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[225\] sensor.v(52) " "Inferred latch for \"dout\[225\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073700 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[226\] sensor.v(52) " "Inferred latch for \"dout\[226\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073701 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[227\] sensor.v(52) " "Inferred latch for \"dout\[227\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073701 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[228\] sensor.v(52) " "Inferred latch for \"dout\[228\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073701 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[229\] sensor.v(52) " "Inferred latch for \"dout\[229\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073701 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[230\] sensor.v(52) " "Inferred latch for \"dout\[230\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073701 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[231\] sensor.v(52) " "Inferred latch for \"dout\[231\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073701 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[232\] sensor.v(52) " "Inferred latch for \"dout\[232\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073701 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[233\] sensor.v(52) " "Inferred latch for \"dout\[233\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073701 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[234\] sensor.v(52) " "Inferred latch for \"dout\[234\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073701 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[235\] sensor.v(52) " "Inferred latch for \"dout\[235\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073701 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[236\] sensor.v(52) " "Inferred latch for \"dout\[236\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073701 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[237\] sensor.v(52) " "Inferred latch for \"dout\[237\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073701 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[238\] sensor.v(52) " "Inferred latch for \"dout\[238\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073701 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[239\] sensor.v(52) " "Inferred latch for \"dout\[239\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073701 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[240\] sensor.v(52) " "Inferred latch for \"dout\[240\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073701 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[241\] sensor.v(52) " "Inferred latch for \"dout\[241\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073701 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[242\] sensor.v(52) " "Inferred latch for \"dout\[242\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073701 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[243\] sensor.v(52) " "Inferred latch for \"dout\[243\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073701 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[244\] sensor.v(52) " "Inferred latch for \"dout\[244\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073702 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[245\] sensor.v(52) " "Inferred latch for \"dout\[245\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073702 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[246\] sensor.v(52) " "Inferred latch for \"dout\[246\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073702 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[247\] sensor.v(52) " "Inferred latch for \"dout\[247\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073702 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[248\] sensor.v(52) " "Inferred latch for \"dout\[248\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073702 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[249\] sensor.v(52) " "Inferred latch for \"dout\[249\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073702 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[250\] sensor.v(52) " "Inferred latch for \"dout\[250\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073702 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[251\] sensor.v(52) " "Inferred latch for \"dout\[251\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073702 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[252\] sensor.v(52) " "Inferred latch for \"dout\[252\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073702 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[253\] sensor.v(52) " "Inferred latch for \"dout\[253\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073702 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[254\] sensor.v(52) " "Inferred latch for \"dout\[254\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073702 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[255\] sensor.v(52) " "Inferred latch for \"dout\[255\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073702 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[256\] sensor.v(52) " "Inferred latch for \"dout\[256\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073702 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[257\] sensor.v(52) " "Inferred latch for \"dout\[257\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073702 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[258\] sensor.v(52) " "Inferred latch for \"dout\[258\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073702 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[259\] sensor.v(52) " "Inferred latch for \"dout\[259\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073702 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[260\] sensor.v(52) " "Inferred latch for \"dout\[260\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073702 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[261\] sensor.v(52) " "Inferred latch for \"dout\[261\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073702 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[262\] sensor.v(52) " "Inferred latch for \"dout\[262\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073703 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[263\] sensor.v(52) " "Inferred latch for \"dout\[263\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073703 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[264\] sensor.v(52) " "Inferred latch for \"dout\[264\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073703 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[265\] sensor.v(52) " "Inferred latch for \"dout\[265\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073703 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[266\] sensor.v(52) " "Inferred latch for \"dout\[266\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073703 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[267\] sensor.v(52) " "Inferred latch for \"dout\[267\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073703 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[268\] sensor.v(52) " "Inferred latch for \"dout\[268\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073703 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[269\] sensor.v(52) " "Inferred latch for \"dout\[269\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073703 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[270\] sensor.v(52) " "Inferred latch for \"dout\[270\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073703 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[271\] sensor.v(52) " "Inferred latch for \"dout\[271\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073703 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[272\] sensor.v(52) " "Inferred latch for \"dout\[272\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073703 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[273\] sensor.v(52) " "Inferred latch for \"dout\[273\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073703 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[274\] sensor.v(52) " "Inferred latch for \"dout\[274\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073703 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[275\] sensor.v(52) " "Inferred latch for \"dout\[275\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073703 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[276\] sensor.v(52) " "Inferred latch for \"dout\[276\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073703 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[277\] sensor.v(52) " "Inferred latch for \"dout\[277\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073703 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[278\] sensor.v(52) " "Inferred latch for \"dout\[278\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073703 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[279\] sensor.v(52) " "Inferred latch for \"dout\[279\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073703 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[280\] sensor.v(52) " "Inferred latch for \"dout\[280\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073704 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[281\] sensor.v(52) " "Inferred latch for \"dout\[281\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073704 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[282\] sensor.v(52) " "Inferred latch for \"dout\[282\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073704 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[283\] sensor.v(52) " "Inferred latch for \"dout\[283\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073704 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[284\] sensor.v(52) " "Inferred latch for \"dout\[284\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073704 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[285\] sensor.v(52) " "Inferred latch for \"dout\[285\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073704 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[286\] sensor.v(52) " "Inferred latch for \"dout\[286\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073704 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[287\] sensor.v(52) " "Inferred latch for \"dout\[287\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073704 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[288\] sensor.v(52) " "Inferred latch for \"dout\[288\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073704 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[289\] sensor.v(52) " "Inferred latch for \"dout\[289\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073704 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[290\] sensor.v(52) " "Inferred latch for \"dout\[290\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073704 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[291\] sensor.v(52) " "Inferred latch for \"dout\[291\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073704 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[292\] sensor.v(52) " "Inferred latch for \"dout\[292\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073704 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[293\] sensor.v(52) " "Inferred latch for \"dout\[293\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073704 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[294\] sensor.v(52) " "Inferred latch for \"dout\[294\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073704 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[295\] sensor.v(52) " "Inferred latch for \"dout\[295\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073704 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[296\] sensor.v(52) " "Inferred latch for \"dout\[296\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073704 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[297\] sensor.v(52) " "Inferred latch for \"dout\[297\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073705 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[298\] sensor.v(52) " "Inferred latch for \"dout\[298\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073705 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[299\] sensor.v(52) " "Inferred latch for \"dout\[299\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073705 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[300\] sensor.v(52) " "Inferred latch for \"dout\[300\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073705 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[301\] sensor.v(52) " "Inferred latch for \"dout\[301\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073705 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[302\] sensor.v(52) " "Inferred latch for \"dout\[302\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073705 "|FAMS|sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[303\] sensor.v(52) " "Inferred latch for \"dout\[303\]\" at sensor.v(52)" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073705 "|FAMS|sensor:sensor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AD7928 AD7928:AD7928 " "Elaborating entity \"AD7928\" for hierarchy \"AD7928:AD7928\"" {  } { { "FAMS.v" "AD7928" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 1255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304073771 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 AD7928.v(120) " "Verilog HDL assignment warning at AD7928.v(120): truncated value with size 32 to match size of target (3)" {  } { { "rtl/ADC/AD7928.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/ADC/AD7928.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304073772 "|FAMS|AD7928:AD7928"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 AD7928.v(187) " "Verilog HDL assignment warning at AD7928.v(187): truncated value with size 32 to match size of target (5)" {  } { { "rtl/ADC/AD7928.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/ADC/AD7928.v" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304073773 "|FAMS|AD7928:AD7928"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "dout_vld AD7928.v(12) " "Output port \"dout_vld\" at AD7928.v(12) has no driver" {  } { { "rtl/ADC/AD7928.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/ADC/AD7928.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1560304073775 "|FAMS|AD7928:AD7928"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Oxygen Oxygen:Oxygen " "Elaborating entity \"Oxygen\" for hierarchy \"Oxygen:Oxygen\"" {  } { { "FAMS.v" "Oxygen" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 1264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304073791 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Oxygen.v(33) " "Verilog HDL assignment warning at Oxygen.v(33): truncated value with size 32 to match size of target (8)" {  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304073792 "|FAMS|Oxygen:Oxygen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Oxygen.v(94) " "Verilog HDL assignment warning at Oxygen.v(94): truncated value with size 32 to match size of target (10)" {  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304073792 "|FAMS|Oxygen:Oxygen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Oxygen.v(128) " "Verilog HDL assignment warning at Oxygen.v(128): truncated value with size 32 to match size of target (10)" {  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304073792 "|FAMS|Oxygen:Oxygen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Oxygen.v(167) " "Verilog HDL assignment warning at Oxygen.v(167): truncated value with size 32 to match size of target (10)" {  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304073793 "|FAMS|Oxygen:Oxygen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Oxygen.v(215) " "Verilog HDL assignment warning at Oxygen.v(215): truncated value with size 32 to match size of target (4)" {  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304073793 "|FAMS|Oxygen:Oxygen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Oxygen.v(241) " "Verilog HDL assignment warning at Oxygen.v(241): truncated value with size 32 to match size of target (10)" {  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304073794 "|FAMS|Oxygen:Oxygen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Oxygen.v(272) " "Verilog HDL assignment warning at Oxygen.v(272): truncated value with size 32 to match size of target (10)" {  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 272 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304073794 "|FAMS|Oxygen:Oxygen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Oxygen.v(304) " "Verilog HDL assignment warning at Oxygen.v(304): truncated value with size 32 to match size of target (4)" {  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 304 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304073794 "|FAMS|Oxygen:Oxygen"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "key_data Oxygen.v(320) " "Verilog HDL Always Construct warning at Oxygen.v(320): inferring latch(es) for variable \"key_data\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 320 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1560304073796 "|FAMS|Oxygen:Oxygen"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "slave_addr Oxygen.v(320) " "Verilog HDL Always Construct warning at Oxygen.v(320): inferring latch(es) for variable \"slave_addr\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 320 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1560304073796 "|FAMS|Oxygen:Oxygen"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "word_data Oxygen.v(320) " "Verilog HDL Always Construct warning at Oxygen.v(320): inferring latch(es) for variable \"word_data\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 320 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1560304073796 "|FAMS|Oxygen:Oxygen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word_data\[0\] Oxygen.v(320) " "Inferred latch for \"word_data\[0\]\" at Oxygen.v(320)" {  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 320 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073798 "|FAMS|Oxygen:Oxygen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word_data\[1\] Oxygen.v(320) " "Inferred latch for \"word_data\[1\]\" at Oxygen.v(320)" {  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 320 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073798 "|FAMS|Oxygen:Oxygen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word_data\[2\] Oxygen.v(320) " "Inferred latch for \"word_data\[2\]\" at Oxygen.v(320)" {  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 320 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073798 "|FAMS|Oxygen:Oxygen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word_data\[3\] Oxygen.v(320) " "Inferred latch for \"word_data\[3\]\" at Oxygen.v(320)" {  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 320 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073798 "|FAMS|Oxygen:Oxygen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word_data\[4\] Oxygen.v(320) " "Inferred latch for \"word_data\[4\]\" at Oxygen.v(320)" {  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 320 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073798 "|FAMS|Oxygen:Oxygen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word_data\[5\] Oxygen.v(320) " "Inferred latch for \"word_data\[5\]\" at Oxygen.v(320)" {  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 320 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073798 "|FAMS|Oxygen:Oxygen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word_data\[6\] Oxygen.v(320) " "Inferred latch for \"word_data\[6\]\" at Oxygen.v(320)" {  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 320 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073798 "|FAMS|Oxygen:Oxygen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word_data\[7\] Oxygen.v(320) " "Inferred latch for \"word_data\[7\]\" at Oxygen.v(320)" {  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 320 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073798 "|FAMS|Oxygen:Oxygen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_addr\[0\] Oxygen.v(320) " "Inferred latch for \"slave_addr\[0\]\" at Oxygen.v(320)" {  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 320 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073798 "|FAMS|Oxygen:Oxygen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_addr\[1\] Oxygen.v(320) " "Inferred latch for \"slave_addr\[1\]\" at Oxygen.v(320)" {  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 320 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073798 "|FAMS|Oxygen:Oxygen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_addr\[2\] Oxygen.v(320) " "Inferred latch for \"slave_addr\[2\]\" at Oxygen.v(320)" {  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 320 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073798 "|FAMS|Oxygen:Oxygen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_addr\[3\] Oxygen.v(320) " "Inferred latch for \"slave_addr\[3\]\" at Oxygen.v(320)" {  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 320 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073798 "|FAMS|Oxygen:Oxygen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_addr\[4\] Oxygen.v(320) " "Inferred latch for \"slave_addr\[4\]\" at Oxygen.v(320)" {  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 320 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073798 "|FAMS|Oxygen:Oxygen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_addr\[5\] Oxygen.v(320) " "Inferred latch for \"slave_addr\[5\]\" at Oxygen.v(320)" {  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 320 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073798 "|FAMS|Oxygen:Oxygen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_addr\[6\] Oxygen.v(320) " "Inferred latch for \"slave_addr\[6\]\" at Oxygen.v(320)" {  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 320 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073798 "|FAMS|Oxygen:Oxygen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_addr\[7\] Oxygen.v(320) " "Inferred latch for \"slave_addr\[7\]\" at Oxygen.v(320)" {  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 320 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073798 "|FAMS|Oxygen:Oxygen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_data.01 Oxygen.v(320) " "Inferred latch for \"key_data.01\" at Oxygen.v(320)" {  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 320 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304073798 "|FAMS|Oxygen:Oxygen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DHT11_top DHT11_top:DHT11_inst " "Elaborating entity \"DHT11_top\" for hierarchy \"DHT11_top:DHT11_inst\"" {  } { { "FAMS.v" "DHT11_inst" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 1274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304073813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DHT11_opera DHT11_top:DHT11_inst\|DHT11_opera:DHT11_opera_inst " "Elaborating entity \"DHT11_opera\" for hierarchy \"DHT11_top:DHT11_inst\|DHT11_opera:DHT11_opera_inst\"" {  } { { "rtl/DHT11/DHT11_top.v" "DHT11_opera_inst" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/DHT11/DHT11_top.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304073820 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 DHT11_opera.v(56) " "Verilog HDL assignment warning at DHT11_opera.v(56): truncated value with size 32 to match size of target (27)" {  } { { "rtl/DHT11/DHT11_opera.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/DHT11/DHT11_opera.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304073821 "|FAMS|DHT11_top:DHT11_inst|DHT11_opera:DHT11_opera_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 DHT11_opera.v(75) " "Verilog HDL assignment warning at DHT11_opera.v(75): truncated value with size 32 to match size of target (21)" {  } { { "rtl/DHT11/DHT11_opera.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/DHT11/DHT11_opera.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304073821 "|FAMS|DHT11_top:DHT11_inst|DHT11_opera:DHT11_opera_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 DHT11_opera.v(86) " "Verilog HDL assignment warning at DHT11_opera.v(86): truncated value with size 32 to match size of target (12)" {  } { { "rtl/DHT11/DHT11_opera.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/DHT11/DHT11_opera.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304073822 "|FAMS|DHT11_top:DHT11_inst|DHT11_opera:DHT11_opera_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 DHT11_opera.v(109) " "Verilog HDL assignment warning at DHT11_opera.v(109): truncated value with size 32 to match size of target (12)" {  } { { "rtl/DHT11/DHT11_opera.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/DHT11/DHT11_opera.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304073822 "|FAMS|DHT11_top:DHT11_inst|DHT11_opera:DHT11_opera_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 DHT11_opera.v(113) " "Verilog HDL assignment warning at DHT11_opera.v(113): truncated value with size 32 to match size of target (6)" {  } { { "rtl/DHT11/DHT11_opera.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/DHT11/DHT11_opera.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304073822 "|FAMS|DHT11_top:DHT11_inst|DHT11_opera:DHT11_opera_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DHT11_cmd DHT11_top:DHT11_inst\|DHT11_cmd:DHT11_cmd_inst " "Elaborating entity \"DHT11_cmd\" for hierarchy \"DHT11_top:DHT11_inst\|DHT11_cmd:DHT11_cmd_inst\"" {  } { { "rtl/DHT11/DHT11_top.v" "DHT11_cmd_inst" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/DHT11/DHT11_top.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304073843 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 DHT11_cmd.v(20) " "Verilog HDL assignment warning at DHT11_cmd.v(20): truncated value with size 32 to match size of target (27)" {  } { { "rtl/DHT11/DHT11_cmd.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/DHT11/DHT11_cmd.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304073843 "|FAMS|DHT11_top:DHT11_inst|DHT11_cmd:DHT11_cmd_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 DHT11_cmd.v(29) " "Verilog HDL assignment warning at DHT11_cmd.v(29): truncated value with size 32 to match size of target (27)" {  } { { "rtl/DHT11/DHT11_cmd.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/DHT11/DHT11_cmd.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304073843 "|FAMS|DHT11_top:DHT11_inst|DHT11_cmd:DHT11_cmd_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "async_send DHT11_top:DHT11_inst\|async_send:async_send_inst " "Elaborating entity \"async_send\" for hierarchy \"DHT11_top:DHT11_inst\|async_send:async_send_inst\"" {  } { { "rtl/DHT11/DHT11_top.v" "async_send_inst" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/DHT11/DHT11_top.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304073854 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 async_send.v(16) " "Verilog HDL assignment warning at async_send.v(16): truncated value with size 32 to match size of target (17)" {  } { { "rtl/DHT11/async_send.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/DHT11/async_send.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560304073855 "|FAMS|DHT11_top:DHT11_inst|async_send:async_send_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system qsys_system:u0 " "Elaborating entity \"qsys_system\" for hierarchy \"qsys_system:u0\"" {  } { { "FAMS.v" "u0" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 1327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304073868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_RAM qsys_system:u0\|qsys_system_RAM:ram " "Elaborating entity \"qsys_system_RAM\" for hierarchy \"qsys_system:u0\|qsys_system_RAM:ram\"" {  } { { "db/ip/qsys_system/qsys_system.v" "ram" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304073919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_ram.v" "the_altsyncram" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_ram.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304073935 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_ram.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_ram.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304073946 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304073946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_RAM.hex " "Parameter \"init_file\" = \"E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_RAM.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304073946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304073946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 5120 " "Parameter \"maximum_depth\" = \"5120\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304073946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 5120 " "Parameter \"numwords_a\" = \"5120\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304073946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304073946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304073946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304073946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304073946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304073946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304073946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304073946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304073946 ""}  } { { "db/ip/qsys_system/submodules/qsys_system_ram.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_ram.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560304073946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j3n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j3n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j3n1 " "Found entity 1: altsyncram_j3n1" {  } { { "db/altsyncram_j3n1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_j3n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304074007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304074007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_j3n1 qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated " "Elaborating entity \"altsyncram_j3n1\" for hierarchy \"qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304074009 ""}
{ "Warning" "WMIO_MIO_HEX_DATA_WRAPPING_HEAD" "qsys_system_RAM.hex 640 10 " "Width of data items in \"qsys_system_RAM.hex\" is greater than the memory width. Wrapping data items to subsequent addresses. Found 640 warnings, reporting 10" { { "Warning" "WMIO_MIO_DATA_WRAPPING" "2 qsys_system_RAM.hex " "Data at line (2) of memory initialization file \"qsys_system_RAM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_RAM.hex" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_RAM.hex" 2 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1560304074024 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "3 qsys_system_RAM.hex " "Data at line (3) of memory initialization file \"qsys_system_RAM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_RAM.hex" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_RAM.hex" 3 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1560304074024 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "4 qsys_system_RAM.hex " "Data at line (4) of memory initialization file \"qsys_system_RAM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_RAM.hex" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_RAM.hex" 4 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1560304074024 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "5 qsys_system_RAM.hex " "Data at line (5) of memory initialization file \"qsys_system_RAM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_RAM.hex" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_RAM.hex" 5 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1560304074024 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "6 qsys_system_RAM.hex " "Data at line (6) of memory initialization file \"qsys_system_RAM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_RAM.hex" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_RAM.hex" 6 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1560304074024 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "7 qsys_system_RAM.hex " "Data at line (7) of memory initialization file \"qsys_system_RAM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_RAM.hex" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_RAM.hex" 7 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1560304074024 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "8 qsys_system_RAM.hex " "Data at line (8) of memory initialization file \"qsys_system_RAM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_RAM.hex" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_RAM.hex" 8 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1560304074024 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "9 qsys_system_RAM.hex " "Data at line (9) of memory initialization file \"qsys_system_RAM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_RAM.hex" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_RAM.hex" 9 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1560304074024 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "10 qsys_system_RAM.hex " "Data at line (10) of memory initialization file \"qsys_system_RAM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_RAM.hex" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_RAM.hex" 10 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1560304074024 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "11 qsys_system_RAM.hex " "Data at line (11) of memory initialization file \"qsys_system_RAM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_RAM.hex" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_RAM.hex" 11 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1560304074024 ""}  } { { "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_RAM.hex" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_RAM.hex" 1 -1 0 } }  } 0 113015 "Width of data items in \"%1!s!\" is greater than the memory width. Wrapping data items to subsequent addresses. Found %2!u! warnings, reporting %3!u!" 0 0 "Analysis & Synthesis" 0 -1 1560304074024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_ROM qsys_system:u0\|qsys_system_ROM:rom " "Elaborating entity \"qsys_system_ROM\" for hierarchy \"qsys_system:u0\|qsys_system_ROM:rom\"" {  } { { "db/ip/qsys_system/qsys_system.v" "rom" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304074184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram qsys_system:u0\|qsys_system_ROM:rom\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"qsys_system:u0\|qsys_system_ROM:rom\|altsyncram:the_altsyncram\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_rom.v" "the_altsyncram" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_rom.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304074201 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_system:u0\|qsys_system_ROM:rom\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"qsys_system:u0\|qsys_system_ROM:rom\|altsyncram:the_altsyncram\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_rom.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_rom.v" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304074211 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_system:u0\|qsys_system_ROM:rom\|altsyncram:the_altsyncram " "Instantiated megafunction \"qsys_system:u0\|qsys_system_ROM:rom\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304074211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_ROM.hex " "Parameter \"init_file\" = \"E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_ROM.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304074211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304074211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 2048 " "Parameter \"maximum_depth\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304074211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304074211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304074211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304074211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304074211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304074211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304074211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304074211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304074211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304074211 ""}  } { { "db/ip/qsys_system/submodules/qsys_system_rom.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_rom.v" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560304074211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b4n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b4n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b4n1 " "Found entity 1: altsyncram_b4n1" {  } { { "db/altsyncram_b4n1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_b4n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304074269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304074269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b4n1 qsys_system:u0\|qsys_system_ROM:rom\|altsyncram:the_altsyncram\|altsyncram_b4n1:auto_generated " "Elaborating entity \"altsyncram_b4n1\" for hierarchy \"qsys_system:u0\|qsys_system_ROM:rom\|altsyncram:the_altsyncram\|altsyncram_b4n1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304074272 ""}
{ "Warning" "WMIO_MIO_HEX_DATA_WRAPPING_HEAD" "qsys_system_ROM.hex 256 10 " "Width of data items in \"qsys_system_ROM.hex\" is greater than the memory width. Wrapping data items to subsequent addresses. Found 256 warnings, reporting 10" { { "Warning" "WMIO_MIO_DATA_WRAPPING" "2 qsys_system_ROM.hex " "Data at line (2) of memory initialization file \"qsys_system_ROM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_ROM.hex" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_ROM.hex" 2 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1560304074279 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "3 qsys_system_ROM.hex " "Data at line (3) of memory initialization file \"qsys_system_ROM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_ROM.hex" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_ROM.hex" 3 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1560304074279 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "4 qsys_system_ROM.hex " "Data at line (4) of memory initialization file \"qsys_system_ROM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_ROM.hex" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_ROM.hex" 4 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1560304074279 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "5 qsys_system_ROM.hex " "Data at line (5) of memory initialization file \"qsys_system_ROM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_ROM.hex" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_ROM.hex" 5 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1560304074279 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "6 qsys_system_ROM.hex " "Data at line (6) of memory initialization file \"qsys_system_ROM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_ROM.hex" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_ROM.hex" 6 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1560304074279 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "7 qsys_system_ROM.hex " "Data at line (7) of memory initialization file \"qsys_system_ROM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_ROM.hex" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_ROM.hex" 7 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1560304074279 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "8 qsys_system_ROM.hex " "Data at line (8) of memory initialization file \"qsys_system_ROM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_ROM.hex" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_ROM.hex" 8 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1560304074279 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "9 qsys_system_ROM.hex " "Data at line (9) of memory initialization file \"qsys_system_ROM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_ROM.hex" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_ROM.hex" 9 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1560304074279 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "10 qsys_system_ROM.hex " "Data at line (10) of memory initialization file \"qsys_system_ROM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_ROM.hex" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_ROM.hex" 10 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1560304074279 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "11 qsys_system_ROM.hex " "Data at line (11) of memory initialization file \"qsys_system_ROM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_ROM.hex" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_ROM.hex" 11 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1560304074279 ""}  } { { "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_ROM.hex" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_ROM.hex" 1 -1 0 } }  } 0 113015 "Width of data items in \"%1!s!\" is greater than the memory width. Wrapping data items to subsequent addresses. Found %2!u! warnings, reporting %3!u!" 0 0 "Analysis & Synthesis" 0 -1 1560304074279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_ain_ch0 qsys_system:u0\|qsys_system_ain_ch0:ain_ch0 " "Elaborating entity \"qsys_system_ain_ch0\" for hierarchy \"qsys_system:u0\|qsys_system_ain_ch0:ain_ch0\"" {  } { { "db/ip/qsys_system/qsys_system.v" "ain_ch0" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304074401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_end_o qsys_system:u0\|qsys_system_end_o:end_o " "Elaborating entity \"qsys_system_end_o\" for hierarchy \"qsys_system:u0\|qsys_system_end_o:end_o\"" {  } { { "db/ip/qsys_system/qsys_system.v" "end_o" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304074419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_h2_one qsys_system:u0\|qsys_system_h2_one:h2_one " "Elaborating entity \"qsys_system_h2_one\" for hierarchy \"qsys_system:u0\|qsys_system_h2_one:h2_one\"" {  } { { "db/ip/qsys_system/qsys_system.v" "h2_one" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304074429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_jtag_uart qsys_system:u0\|qsys_system_jtag_uart:jtag_uart " "Elaborating entity \"qsys_system_jtag_uart\" for hierarchy \"qsys_system:u0\|qsys_system_jtag_uart:jtag_uart\"" {  } { { "db/ip/qsys_system/qsys_system.v" "jtag_uart" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304074451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_jtag_uart_scfifo_w qsys_system:u0\|qsys_system_jtag_uart:jtag_uart\|qsys_system_jtag_uart_scfifo_w:the_qsys_system_jtag_uart_scfifo_w " "Elaborating entity \"qsys_system_jtag_uart_scfifo_w\" for hierarchy \"qsys_system:u0\|qsys_system_jtag_uart:jtag_uart\|qsys_system_jtag_uart_scfifo_w:the_qsys_system_jtag_uart_scfifo_w\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_jtag_uart.v" "the_qsys_system_jtag_uart_scfifo_w" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304074463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo qsys_system:u0\|qsys_system_jtag_uart:jtag_uart\|qsys_system_jtag_uart_scfifo_w:the_qsys_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"qsys_system:u0\|qsys_system_jtag_uart:jtag_uart\|qsys_system_jtag_uart_scfifo_w:the_qsys_system_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_jtag_uart.v" "wfifo" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304074687 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_system:u0\|qsys_system_jtag_uart:jtag_uart\|qsys_system_jtag_uart_scfifo_w:the_qsys_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"qsys_system:u0\|qsys_system_jtag_uart:jtag_uart\|qsys_system_jtag_uart_scfifo_w:the_qsys_system_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_jtag_uart.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304074694 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_system:u0\|qsys_system_jtag_uart:jtag_uart\|qsys_system_jtag_uart_scfifo_w:the_qsys_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"qsys_system:u0\|qsys_system_jtag_uart:jtag_uart\|qsys_system_jtag_uart_scfifo_w:the_qsys_system_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304074694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304074694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304074694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304074694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304074694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304074694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304074694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304074694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304074694 ""}  } { { "db/ip/qsys_system/submodules/qsys_system_jtag_uart.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560304074694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304074752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304074752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 qsys_system:u0\|qsys_system_jtag_uart:jtag_uart\|qsys_system_jtag_uart_scfifo_w:the_qsys_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"qsys_system:u0\|qsys_system_jtag_uart:jtag_uart\|qsys_system_jtag_uart_scfifo_w:the_qsys_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304074754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/a_dpfifo_l011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304074780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304074780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 qsys_system:u0\|qsys_system_jtag_uart:jtag_uart\|qsys_system_jtag_uart_scfifo_w:the_qsys_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"qsys_system:u0\|qsys_system_jtag_uart:jtag_uart\|qsys_system_jtag_uart_scfifo_w:the_qsys_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304074785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304074810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304074810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf qsys_system:u0\|qsys_system_jtag_uart:jtag_uart\|qsys_system_jtag_uart_scfifo_w:the_qsys_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"qsys_system:u0\|qsys_system_jtag_uart:jtag_uart\|qsys_system_jtag_uart_scfifo_w:the_qsys_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/a_dpfifo_l011.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304074815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304074868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304074868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 qsys_system:u0\|qsys_system_jtag_uart:jtag_uart\|qsys_system_jtag_uart_scfifo_w:the_qsys_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"qsys_system:u0\|qsys_system_jtag_uart:jtag_uart\|qsys_system_jtag_uart_scfifo_w:the_qsys_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304074874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_nio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304074937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304074937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 qsys_system:u0\|qsys_system_jtag_uart:jtag_uart\|qsys_system_jtag_uart_scfifo_w:the_qsys_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"qsys_system:u0\|qsys_system_jtag_uart:jtag_uart\|qsys_system_jtag_uart_scfifo_w:the_qsys_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304074941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304075001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304075001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob qsys_system:u0\|qsys_system_jtag_uart:jtag_uart\|qsys_system_jtag_uart_scfifo_w:the_qsys_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"qsys_system:u0\|qsys_system_jtag_uart:jtag_uart\|qsys_system_jtag_uart_scfifo_w:the_qsys_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304075006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_jtag_uart_scfifo_r qsys_system:u0\|qsys_system_jtag_uart:jtag_uart\|qsys_system_jtag_uart_scfifo_r:the_qsys_system_jtag_uart_scfifo_r " "Elaborating entity \"qsys_system_jtag_uart_scfifo_r\" for hierarchy \"qsys_system:u0\|qsys_system_jtag_uart:jtag_uart\|qsys_system_jtag_uart_scfifo_r:the_qsys_system_jtag_uart_scfifo_r\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_jtag_uart.v" "the_qsys_system_jtag_uart_scfifo_r" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304075032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic qsys_system:u0\|qsys_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:qsys_system_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"qsys_system:u0\|qsys_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:qsys_system_jtag_uart_alt_jtag_atlantic\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_jtag_uart.v" "qsys_system_jtag_uart_alt_jtag_atlantic" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304075364 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_system:u0\|qsys_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:qsys_system_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"qsys_system:u0\|qsys_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:qsys_system_jtag_uart_alt_jtag_atlantic\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_jtag_uart.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304075389 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_system:u0\|qsys_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:qsys_system_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"qsys_system:u0\|qsys_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:qsys_system_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304075389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304075389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304075389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304075389 ""}  } { { "db/ip/qsys_system/submodules/qsys_system_jtag_uart.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560304075389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter qsys_system:u0\|qsys_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:qsys_system_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"qsys_system:u0\|qsys_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:qsys_system_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304075991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl qsys_system:u0\|qsys_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:qsys_system_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"qsys_system:u0\|qsys_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:qsys_system_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304076168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_max30102_0 qsys_system:u0\|qsys_system_max30102_0:max30102_0 " "Elaborating entity \"qsys_system_max30102_0\" for hierarchy \"qsys_system:u0\|qsys_system_max30102_0:max30102_0\"" {  } { { "db/ip/qsys_system/qsys_system.v" "max30102_0" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304076222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_gen2 qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2 " "Elaborating entity \"qsys_system_nios2_gen2\" for hierarchy \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\"" {  } { { "db/ip/qsys_system/qsys_system.v" "nios2_gen2" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304076238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_gen2_cpu qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu " "Elaborating entity \"qsys_system_nios2_gen2_cpu\" for hierarchy \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2.v" "cpu" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304076249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_gen2_cpu_test_bench qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_test_bench:the_qsys_system_nios2_gen2_cpu_test_bench " "Elaborating entity \"qsys_system_nios2_gen2_cpu_test_bench\" for hierarchy \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_test_bench:the_qsys_system_nios2_gen2_cpu_test_bench\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "the_qsys_system_nios2_gen2_cpu_test_bench" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304076356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_gen2_cpu_register_bank_a_module qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_register_bank_a_module:qsys_system_nios2_gen2_cpu_register_bank_a " "Elaborating entity \"qsys_system_nios2_gen2_cpu_register_bank_a_module\" for hierarchy \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_register_bank_a_module:qsys_system_nios2_gen2_cpu_register_bank_a\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "qsys_system_nios2_gen2_cpu_register_bank_a" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304076373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_register_bank_a_module:qsys_system_nios2_gen2_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_register_bank_a_module:qsys_system_nios2_gen2_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "the_altsyncram" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304076409 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_register_bank_a_module:qsys_system_nios2_gen2_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_register_bank_a_module:qsys_system_nios2_gen2_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304076426 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_register_bank_a_module:qsys_system_nios2_gen2_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_register_bank_a_module:qsys_system_nios2_gen2_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304076427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304076427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304076427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304076427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304076427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304076427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304076427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304076427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304076427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304076427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304076427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304076427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304076427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304076427 ""}  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560304076427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_6mc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304076504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304076504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_register_bank_a_module:qsys_system_nios2_gen2_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_register_bank_a_module:qsys_system_nios2_gen2_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304076506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_gen2_cpu_register_bank_b_module qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_register_bank_b_module:qsys_system_nios2_gen2_cpu_register_bank_b " "Elaborating entity \"qsys_system_nios2_gen2_cpu_register_bank_b_module\" for hierarchy \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_register_bank_b_module:qsys_system_nios2_gen2_cpu_register_bank_b\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "qsys_system_nios2_gen2_cpu_register_bank_b" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304076536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_gen2_cpu_nios2_oci qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci " "Elaborating entity \"qsys_system_nios2_gen2_cpu_nios2_oci\" for hierarchy \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "the_qsys_system_nios2_gen2_cpu_nios2_oci" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304076568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_gen2_cpu_nios2_oci_debug qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_nios2_oci_debug:the_qsys_system_nios2_gen2_cpu_nios2_oci_debug " "Elaborating entity \"qsys_system_nios2_gen2_cpu_nios2_oci_debug\" for hierarchy \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_nios2_oci_debug:the_qsys_system_nios2_gen2_cpu_nios2_oci_debug\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "the_qsys_system_nios2_gen2_cpu_nios2_oci_debug" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304076596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_nios2_oci_debug:the_qsys_system_nios2_gen2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_nios2_oci_debug:the_qsys_system_nios2_gen2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "the_altera_std_synchronizer" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304076636 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_nios2_oci_debug:the_qsys_system_nios2_gen2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_nios2_oci_debug:the_qsys_system_nios2_gen2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304076643 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_nios2_oci_debug:the_qsys_system_nios2_gen2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_nios2_oci_debug:the_qsys_system_nios2_gen2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304076643 ""}  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560304076643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_gen2_cpu_nios2_oci_break qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_nios2_oci_break:the_qsys_system_nios2_gen2_cpu_nios2_oci_break " "Elaborating entity \"qsys_system_nios2_gen2_cpu_nios2_oci_break\" for hierarchy \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_nios2_oci_break:the_qsys_system_nios2_gen2_cpu_nios2_oci_break\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "the_qsys_system_nios2_gen2_cpu_nios2_oci_break" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304076648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_gen2_cpu_nios2_oci_xbrk qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_nios2_oci_xbrk:the_qsys_system_nios2_gen2_cpu_nios2_oci_xbrk " "Elaborating entity \"qsys_system_nios2_gen2_cpu_nios2_oci_xbrk\" for hierarchy \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_nios2_oci_xbrk:the_qsys_system_nios2_gen2_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "the_qsys_system_nios2_gen2_cpu_nios2_oci_xbrk" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304076693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_gen2_cpu_nios2_oci_dbrk qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_nios2_oci_dbrk:the_qsys_system_nios2_gen2_cpu_nios2_oci_dbrk " "Elaborating entity \"qsys_system_nios2_gen2_cpu_nios2_oci_dbrk\" for hierarchy \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_nios2_oci_dbrk:the_qsys_system_nios2_gen2_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "the_qsys_system_nios2_gen2_cpu_nios2_oci_dbrk" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304076703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_gen2_cpu_nios2_oci_itrace qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_nios2_oci_itrace:the_qsys_system_nios2_gen2_cpu_nios2_oci_itrace " "Elaborating entity \"qsys_system_nios2_gen2_cpu_nios2_oci_itrace\" for hierarchy \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_nios2_oci_itrace:the_qsys_system_nios2_gen2_cpu_nios2_oci_itrace\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "the_qsys_system_nios2_gen2_cpu_nios2_oci_itrace" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304076714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_gen2_cpu_nios2_oci_dtrace qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_nios2_oci_dtrace:the_qsys_system_nios2_gen2_cpu_nios2_oci_dtrace " "Elaborating entity \"qsys_system_nios2_gen2_cpu_nios2_oci_dtrace\" for hierarchy \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_nios2_oci_dtrace:the_qsys_system_nios2_gen2_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "the_qsys_system_nios2_gen2_cpu_nios2_oci_dtrace" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304076724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_gen2_cpu_nios2_oci_td_mode qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_nios2_oci_dtrace:the_qsys_system_nios2_gen2_cpu_nios2_oci_dtrace\|qsys_system_nios2_gen2_cpu_nios2_oci_td_mode:qsys_system_nios2_gen2_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"qsys_system_nios2_gen2_cpu_nios2_oci_td_mode\" for hierarchy \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_nios2_oci_dtrace:the_qsys_system_nios2_gen2_cpu_nios2_oci_dtrace\|qsys_system_nios2_gen2_cpu_nios2_oci_td_mode:qsys_system_nios2_gen2_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "qsys_system_nios2_gen2_cpu_nios2_oci_trc_ctrl_td_mode" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304076785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_gen2_cpu_nios2_oci_fifo qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_nios2_oci_fifo:the_qsys_system_nios2_gen2_cpu_nios2_oci_fifo " "Elaborating entity \"qsys_system_nios2_gen2_cpu_nios2_oci_fifo\" for hierarchy \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_nios2_oci_fifo:the_qsys_system_nios2_gen2_cpu_nios2_oci_fifo\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "the_qsys_system_nios2_gen2_cpu_nios2_oci_fifo" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304076793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_nios2_oci_fifo:the_qsys_system_nios2_gen2_cpu_nios2_oci_fifo\|qsys_system_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt:the_qsys_system_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"qsys_system_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_nios2_oci_fifo:the_qsys_system_nios2_gen2_cpu_nios2_oci_fifo\|qsys_system_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt:the_qsys_system_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "the_qsys_system_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304076825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_nios2_oci_fifo:the_qsys_system_nios2_gen2_cpu_nios2_oci_fifo\|qsys_system_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc:the_qsys_system_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"qsys_system_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_nios2_oci_fifo:the_qsys_system_nios2_gen2_cpu_nios2_oci_fifo\|qsys_system_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc:the_qsys_system_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "the_qsys_system_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304076833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_nios2_oci_fifo:the_qsys_system_nios2_gen2_cpu_nios2_oci_fifo\|qsys_system_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc:the_qsys_system_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"qsys_system_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_nios2_oci_fifo:the_qsys_system_nios2_gen2_cpu_nios2_oci_fifo\|qsys_system_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc:the_qsys_system_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "the_qsys_system_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304076842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_gen2_cpu_nios2_oci_pib qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_nios2_oci_pib:the_qsys_system_nios2_gen2_cpu_nios2_oci_pib " "Elaborating entity \"qsys_system_nios2_gen2_cpu_nios2_oci_pib\" for hierarchy \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_nios2_oci_pib:the_qsys_system_nios2_gen2_cpu_nios2_oci_pib\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "the_qsys_system_nios2_gen2_cpu_nios2_oci_pib" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304076851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_gen2_cpu_nios2_oci_im qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_nios2_oci_im:the_qsys_system_nios2_gen2_cpu_nios2_oci_im " "Elaborating entity \"qsys_system_nios2_gen2_cpu_nios2_oci_im\" for hierarchy \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_nios2_oci_im:the_qsys_system_nios2_gen2_cpu_nios2_oci_im\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "the_qsys_system_nios2_gen2_cpu_nios2_oci_im" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304076858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_gen2_cpu_nios2_avalon_reg qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_nios2_avalon_reg:the_qsys_system_nios2_gen2_cpu_nios2_avalon_reg " "Elaborating entity \"qsys_system_nios2_gen2_cpu_nios2_avalon_reg\" for hierarchy \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_nios2_avalon_reg:the_qsys_system_nios2_gen2_cpu_nios2_avalon_reg\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "the_qsys_system_nios2_gen2_cpu_nios2_avalon_reg" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304076874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_gen2_cpu_nios2_ocimem qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_nios2_ocimem:the_qsys_system_nios2_gen2_cpu_nios2_ocimem " "Elaborating entity \"qsys_system_nios2_gen2_cpu_nios2_ocimem\" for hierarchy \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_nios2_ocimem:the_qsys_system_nios2_gen2_cpu_nios2_ocimem\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "the_qsys_system_nios2_gen2_cpu_nios2_ocimem" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304076884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_gen2_cpu_ociram_sp_ram_module qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_nios2_ocimem:the_qsys_system_nios2_gen2_cpu_nios2_ocimem\|qsys_system_nios2_gen2_cpu_ociram_sp_ram_module:qsys_system_nios2_gen2_cpu_ociram_sp_ram " "Elaborating entity \"qsys_system_nios2_gen2_cpu_ociram_sp_ram_module\" for hierarchy \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_nios2_ocimem:the_qsys_system_nios2_gen2_cpu_nios2_ocimem\|qsys_system_nios2_gen2_cpu_ociram_sp_ram_module:qsys_system_nios2_gen2_cpu_ociram_sp_ram\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "qsys_system_nios2_gen2_cpu_ociram_sp_ram" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304076925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_nios2_ocimem:the_qsys_system_nios2_gen2_cpu_nios2_ocimem\|qsys_system_nios2_gen2_cpu_ociram_sp_ram_module:qsys_system_nios2_gen2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_nios2_ocimem:the_qsys_system_nios2_gen2_cpu_nios2_ocimem\|qsys_system_nios2_gen2_cpu_ociram_sp_ram_module:qsys_system_nios2_gen2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "the_altsyncram" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304076947 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_nios2_ocimem:the_qsys_system_nios2_gen2_cpu_nios2_ocimem\|qsys_system_nios2_gen2_cpu_ociram_sp_ram_module:qsys_system_nios2_gen2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_nios2_ocimem:the_qsys_system_nios2_gen2_cpu_nios2_ocimem\|qsys_system_nios2_gen2_cpu_ociram_sp_ram_module:qsys_system_nios2_gen2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304076958 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_nios2_ocimem:the_qsys_system_nios2_gen2_cpu_nios2_ocimem\|qsys_system_nios2_gen2_cpu_ociram_sp_ram_module:qsys_system_nios2_gen2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_nios2_ocimem:the_qsys_system_nios2_gen2_cpu_nios2_ocimem\|qsys_system_nios2_gen2_cpu_ociram_sp_ram_module:qsys_system_nios2_gen2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304076958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304076958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304076958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304076958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304076958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304076958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304076958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304076958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304076958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304076958 ""}  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560304076958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_ac71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304077019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304077019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_nios2_ocimem:the_qsys_system_nios2_gen2_cpu_nios2_ocimem\|qsys_system_nios2_gen2_cpu_ociram_sp_ram_module:qsys_system_nios2_gen2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_nios2_ocimem:the_qsys_system_nios2_gen2_cpu_nios2_ocimem\|qsys_system_nios2_gen2_cpu_ociram_sp_ram_module:qsys_system_nios2_gen2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304077022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_gen2_cpu_debug_slave_wrapper qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_qsys_system_nios2_gen2_cpu_debug_slave_wrapper " "Elaborating entity \"qsys_system_nios2_gen2_cpu_debug_slave_wrapper\" for hierarchy \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_qsys_system_nios2_gen2_cpu_debug_slave_wrapper\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "the_qsys_system_nios2_gen2_cpu_debug_slave_wrapper" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304077049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_gen2_cpu_debug_slave_tck qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_qsys_system_nios2_gen2_cpu_debug_slave_wrapper\|qsys_system_nios2_gen2_cpu_debug_slave_tck:the_qsys_system_nios2_gen2_cpu_debug_slave_tck " "Elaborating entity \"qsys_system_nios2_gen2_cpu_debug_slave_tck\" for hierarchy \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_qsys_system_nios2_gen2_cpu_debug_slave_wrapper\|qsys_system_nios2_gen2_cpu_debug_slave_tck:the_qsys_system_nios2_gen2_cpu_debug_slave_tck\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu_debug_slave_wrapper.v" "the_qsys_system_nios2_gen2_cpu_debug_slave_tck" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304077060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_nios2_gen2_cpu_debug_slave_sysclk qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_qsys_system_nios2_gen2_cpu_debug_slave_wrapper\|qsys_system_nios2_gen2_cpu_debug_slave_sysclk:the_qsys_system_nios2_gen2_cpu_debug_slave_sysclk " "Elaborating entity \"qsys_system_nios2_gen2_cpu_debug_slave_sysclk\" for hierarchy \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_qsys_system_nios2_gen2_cpu_debug_slave_wrapper\|qsys_system_nios2_gen2_cpu_debug_slave_sysclk:the_qsys_system_nios2_gen2_cpu_debug_slave_sysclk\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu_debug_slave_wrapper.v" "the_qsys_system_nios2_gen2_cpu_debug_slave_sysclk" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304077111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_qsys_system_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_system_nios2_gen2_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_qsys_system_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_system_nios2_gen2_cpu_debug_slave_phy\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu_debug_slave_wrapper.v" "qsys_system_nios2_gen2_cpu_debug_slave_phy" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304077193 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_qsys_system_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_system_nios2_gen2_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_qsys_system_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_system_nios2_gen2_cpu_debug_slave_phy\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu_debug_slave_wrapper.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304077200 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_qsys_system_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_system_nios2_gen2_cpu_debug_slave_phy " "Instantiated megafunction \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_qsys_system_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_system_nios2_gen2_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304077200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304077200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304077200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304077200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304077200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304077200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304077200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304077200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304077200 ""}  } { { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu_debug_slave_wrapper.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560304077200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_qsys_system_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_system_nios2_gen2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_qsys_system_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_system_nios2_gen2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304077205 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_qsys_system_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_system_nios2_gen2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_qsys_system_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_system_nios2_gen2_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_qsys_system_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_system_nios2_gen2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_qsys_system_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_system_nios2_gen2_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu_debug_slave_wrapper.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304077212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_qsys_system_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_system_nios2_gen2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_qsys_system_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_system_nios2_gen2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304077218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_qsys_system_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_system_nios2_gen2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"qsys_system:u0\|qsys_system_nios2_gen2:nios2_gen2\|qsys_system_nios2_gen2_cpu:cpu\|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci\|qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_qsys_system_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_system_nios2_gen2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304077234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_sysid_qsys qsys_system:u0\|qsys_system_sysid_qsys:sysid_qsys " "Elaborating entity \"qsys_system_sysid_qsys\" for hierarchy \"qsys_system:u0\|qsys_system_sysid_qsys:sysid_qsys\"" {  } { { "db/ip/qsys_system/qsys_system.v" "sysid_qsys" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304077257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_mm_interconnect_0 qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"qsys_system_mm_interconnect_0\" for hierarchy \"qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/qsys_system/qsys_system.v" "mm_interconnect_0" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 579 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304077266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_data_master_translator\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" "nios2_gen2_data_master_translator" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" 1773 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304077969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_instruction_master_translator\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" "nios2_gen2_instruction_master_translator" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" 1833 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304077984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" 1897 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304077999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_control_slave_translator\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" "sysid_qsys_control_slave_translator" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" 1961 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304078014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_debug_mem_slave_translator\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" "nios2_gen2_debug_mem_slave_translator" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" 2025 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304078038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ram_s1_translator\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" "ram_s1_translator" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" 2089 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304078055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:max30102_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:max30102_0_s1_translator\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" "max30102_0_s1_translator" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" 2153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304078071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:rom_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:rom_s1_translator\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" "rom_s1_translator" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" 3497 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304078145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_data_master_agent\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" "nios2_gen2_data_master_agent" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" 3578 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304078161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_instruction_master_agent\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" "nios2_gen2_instruction_master_agent" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" 3659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304078180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" 3743 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304078196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/qsys_system/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304078216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" 3784 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304078234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_mm_interconnect_0_router qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_router:router " "Elaborating entity \"qsys_system_mm_interconnect_0_router\" for hierarchy \"qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_router:router\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" "router" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" 6925 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304078440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_mm_interconnect_0_router_default_decode qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_router:router\|qsys_system_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"qsys_system_mm_interconnect_0_router_default_decode\" for hierarchy \"qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_router:router\|qsys_system_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router.sv" "the_default_decode" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router.sv" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304078484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_mm_interconnect_0_router_001 qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"qsys_system_mm_interconnect_0_router_001\" for hierarchy \"qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" "router_001" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" 6941 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304078493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_mm_interconnect_0_router_001_default_decode qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_router_001:router_001\|qsys_system_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"qsys_system_mm_interconnect_0_router_001_default_decode\" for hierarchy \"qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_router_001:router_001\|qsys_system_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_001.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304078513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_mm_interconnect_0_router_002 qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"qsys_system_mm_interconnect_0_router_002\" for hierarchy \"qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" "router_002" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" 6957 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304078523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_mm_interconnect_0_router_002_default_decode qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_router_002:router_002\|qsys_system_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"qsys_system_mm_interconnect_0_router_002_default_decode\" for hierarchy \"qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_router_002:router_002\|qsys_system_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304078533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_mm_interconnect_0_router_004 qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"qsys_system_mm_interconnect_0_router_004\" for hierarchy \"qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_router_004:router_004\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" "router_004" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" 6989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304078547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_mm_interconnect_0_router_004_default_decode qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_router_004:router_004\|qsys_system_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"qsys_system_mm_interconnect_0_router_004_default_decode\" for hierarchy \"qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_router_004:router_004\|qsys_system_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304078559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_mm_interconnect_0_cmd_demux qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"qsys_system_mm_interconnect_0_cmd_demux\" for hierarchy \"qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" "cmd_demux" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" 7524 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304078688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_mm_interconnect_0_cmd_demux_001 qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"qsys_system_mm_interconnect_0_cmd_demux_001\" for hierarchy \"qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" "cmd_demux_001" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" 7553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304078743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_mm_interconnect_0_cmd_mux qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"qsys_system_mm_interconnect_0_cmd_mux\" for hierarchy \"qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" "cmd_mux" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" 7570 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304078758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_mm_interconnect_0_cmd_mux_002 qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"qsys_system_mm_interconnect_0_cmd_mux_002\" for hierarchy \"qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" "cmd_mux_002" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" 7610 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304078772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_cmd_mux_002.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304078791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/qsys_system/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304078799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_mm_interconnect_0_rsp_demux qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"qsys_system_mm_interconnect_0_rsp_demux\" for hierarchy \"qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" "rsp_demux" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" 8030 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304078881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_mm_interconnect_0_rsp_demux_002 qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"qsys_system_mm_interconnect_0_rsp_demux_002\" for hierarchy \"qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" "rsp_demux_002" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" 8070 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304078895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_mm_interconnect_0_rsp_mux qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"qsys_system_mm_interconnect_0_rsp_mux\" for hierarchy \"qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" "rsp_mux" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" 8640 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304078967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_rsp_mux.sv" "arb" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_rsp_mux.sv" 694 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304079103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/qsys_system/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304079113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_mm_interconnect_0_rsp_mux_001 qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"qsys_system_mm_interconnect_0_rsp_mux_001\" for hierarchy \"qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" "rsp_mux_001" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" 8669 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304079125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_rsp_mux_001.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304079144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/qsys_system/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304079152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_mm_interconnect_0_avalon_st_adapter qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"qsys_system_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" "avalon_st_adapter" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" 8698 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304079161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"qsys_system:u0\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304079169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_irq_mapper qsys_system:u0\|qsys_system_irq_mapper:irq_mapper " "Elaborating entity \"qsys_system_irq_mapper\" for hierarchy \"qsys_system:u0\|qsys_system_irq_mapper:irq_mapper\"" {  } { { "db/ip/qsys_system/qsys_system.v" "irq_mapper" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 586 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304079299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller qsys_system:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"qsys_system:u0\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/qsys_system/qsys_system.v" "rst_controller" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 649 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304079309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer qsys_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"qsys_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/qsys_system/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304079319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer qsys_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"qsys_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/qsys_system/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304079327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller qsys_system:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"qsys_system:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "db/ip/qsys_system/qsys_system.v" "rst_controller_001" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304079336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC2FPGA_UART_Test PC2FPGA_UART_Test:bt_inst " "Elaborating entity \"PC2FPGA_UART_Test\" for hierarchy \"PC2FPGA_UART_Test:bt_inst\"" {  } { { "FAMS.v" "bt_inst" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 1343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304079351 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "txd_data uart_test.v(63) " "Verilog HDL Always Construct warning at uart_test.v(63): inferring latch(es) for variable \"txd_data\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/uart_tx/uart_test.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/uart_tx/uart_test.v" 63 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1560304079352 "|FAMS|PC2FPGA_UART_Test:bt_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "txd_data\[0\] uart_test.v(63) " "Inferred latch for \"txd_data\[0\]\" at uart_test.v(63)" {  } { { "rtl/uart_tx/uart_test.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/uart_tx/uart_test.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304079353 "|FAMS|PC2FPGA_UART_Test:bt_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "txd_data\[1\] uart_test.v(63) " "Inferred latch for \"txd_data\[1\]\" at uart_test.v(63)" {  } { { "rtl/uart_tx/uart_test.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/uart_tx/uart_test.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304079353 "|FAMS|PC2FPGA_UART_Test:bt_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "txd_data\[2\] uart_test.v(63) " "Inferred latch for \"txd_data\[2\]\" at uart_test.v(63)" {  } { { "rtl/uart_tx/uart_test.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/uart_tx/uart_test.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304079353 "|FAMS|PC2FPGA_UART_Test:bt_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "txd_data\[3\] uart_test.v(63) " "Inferred latch for \"txd_data\[3\]\" at uart_test.v(63)" {  } { { "rtl/uart_tx/uart_test.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/uart_tx/uart_test.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304079353 "|FAMS|PC2FPGA_UART_Test:bt_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "txd_data\[4\] uart_test.v(63) " "Inferred latch for \"txd_data\[4\]\" at uart_test.v(63)" {  } { { "rtl/uart_tx/uart_test.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/uart_tx/uart_test.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304079353 "|FAMS|PC2FPGA_UART_Test:bt_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "txd_data\[5\] uart_test.v(63) " "Inferred latch for \"txd_data\[5\]\" at uart_test.v(63)" {  } { { "rtl/uart_tx/uart_test.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/uart_tx/uart_test.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304079353 "|FAMS|PC2FPGA_UART_Test:bt_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "txd_data\[6\] uart_test.v(63) " "Inferred latch for \"txd_data\[6\]\" at uart_test.v(63)" {  } { { "rtl/uart_tx/uart_test.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/uart_tx/uart_test.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304079353 "|FAMS|PC2FPGA_UART_Test:bt_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "txd_data\[7\] uart_test.v(63) " "Inferred latch for \"txd_data\[7\]\" at uart_test.v(63)" {  } { { "rtl/uart_tx/uart_test.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/uart_tx/uart_test.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304079353 "|FAMS|PC2FPGA_UART_Test:bt_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "precise_divider PC2FPGA_UART_Test:bt_inst\|precise_divider:u_precise_divider " "Elaborating entity \"precise_divider\" for hierarchy \"PC2FPGA_UART_Test:bt_inst\|precise_divider:u_precise_divider\"" {  } { { "rtl/uart_tx/uart_test.v" "u_precise_divider" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/uart_tx/uart_test.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304079362 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cnt precise_divider.v(15) " "Verilog HDL Always Construct warning at precise_divider.v(15): inferring latch(es) for variable \"cnt\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/uart_tx/precise_divider.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/uart_tx/precise_divider.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1560304079362 "|FAMS|PC2FPGA_UART_Test:bt_inst|precise_divider:u_precise_divider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[0\] precise_divider.v(15) " "Inferred latch for \"cnt\[0\]\" at precise_divider.v(15)" {  } { { "rtl/uart_tx/precise_divider.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/uart_tx/precise_divider.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304079363 "|FAMS|PC2FPGA_UART_Test:bt_inst|precise_divider:u_precise_divider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[1\] precise_divider.v(15) " "Inferred latch for \"cnt\[1\]\" at precise_divider.v(15)" {  } { { "rtl/uart_tx/precise_divider.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/uart_tx/precise_divider.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304079363 "|FAMS|PC2FPGA_UART_Test:bt_inst|precise_divider:u_precise_divider"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_transfer PC2FPGA_UART_Test:bt_inst\|uart_transfer:u_uart_transfer " "Elaborating entity \"uart_transfer\" for hierarchy \"PC2FPGA_UART_Test:bt_inst\|uart_transfer:u_uart_transfer\"" {  } { { "rtl/uart_tx/uart_test.v" "u_uart_transfer" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/uart_tx/uart_test.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304079370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_control key_control:key_control_inst " "Elaborating entity \"key_control\" for hierarchy \"key_control:key_control_inst\"" {  } { { "FAMS.v" "key_control_inst" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 1355 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304079380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_0 ROM_0:ROM_0_body_temp_int_ten " "Elaborating entity \"ROM_0\" for hierarchy \"ROM_0:ROM_0_body_temp_int_ten\"" {  } { { "FAMS.v" "ROM_0_body_temp_int_ten" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 1373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304079387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_1 ROM_1:ROM_1_body_temp_int_ten " "Elaborating entity \"ROM_1\" for hierarchy \"ROM_1:ROM_1_body_temp_int_ten\"" {  } { { "FAMS.v" "ROM_1_body_temp_int_ten" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 1379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304079397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_2 ROM_2:ROM_2_body_temp_int_ten " "Elaborating entity \"ROM_2\" for hierarchy \"ROM_2:ROM_2_body_temp_int_ten\"" {  } { { "FAMS.v" "ROM_2_body_temp_int_ten" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 1385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304079406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_3 ROM_3:ROM_3_body_temp_int_ten " "Elaborating entity \"ROM_3\" for hierarchy \"ROM_3:ROM_3_body_temp_int_ten\"" {  } { { "FAMS.v" "ROM_3_body_temp_int_ten" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 1391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304079417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_4 ROM_4:ROM_4_body_temp_int_ten " "Elaborating entity \"ROM_4\" for hierarchy \"ROM_4:ROM_4_body_temp_int_ten\"" {  } { { "FAMS.v" "ROM_4_body_temp_int_ten" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 1397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304079428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_5 ROM_5:ROM_5_body_temp_int_ten " "Elaborating entity \"ROM_5\" for hierarchy \"ROM_5:ROM_5_body_temp_int_ten\"" {  } { { "FAMS.v" "ROM_5_body_temp_int_ten" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 1403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304079438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_6 ROM_6:ROM_6_body_temp_int_ten " "Elaborating entity \"ROM_6\" for hierarchy \"ROM_6:ROM_6_body_temp_int_ten\"" {  } { { "FAMS.v" "ROM_6_body_temp_int_ten" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 1409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304079447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_7 ROM_7:ROM_7_body_temp_int_ten " "Elaborating entity \"ROM_7\" for hierarchy \"ROM_7:ROM_7_body_temp_int_ten\"" {  } { { "FAMS.v" "ROM_7_body_temp_int_ten" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 1415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304079459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_8 ROM_8:ROM_8_body_temp_int_ten " "Elaborating entity \"ROM_8\" for hierarchy \"ROM_8:ROM_8_body_temp_int_ten\"" {  } { { "FAMS.v" "ROM_8_body_temp_int_ten" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 1421 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304079469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_9 ROM_9:ROM_9_body_temp_int_ten " "Elaborating entity \"ROM_9\" for hierarchy \"ROM_9:ROM_9_body_temp_int_ten\"" {  } { { "FAMS.v" "ROM_9_body_temp_int_ten" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 1427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304079479 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1560304083393 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2019.06.12.09:48:07 Progress: Loading sld0f2e8f86/alt_sld_fab_wrapper_hw.tcl " "2019.06.12.09:48:07 Progress: Loading sld0f2e8f86/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304087633 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304089975 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304090153 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304092864 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304093011 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304093168 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304093344 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304093350 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304093351 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1560304094043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0f2e8f86/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0f2e8f86/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld0f2e8f86/alt_sld_fab.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/sld0f2e8f86/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304094311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304094311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0f2e8f86/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0f2e8f86/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld0f2e8f86/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/sld0f2e8f86/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304094409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304094409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0f2e8f86/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0f2e8f86/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld0f2e8f86/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/sld0f2e8f86/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304094414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304094414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0f2e8f86/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0f2e8f86/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld0f2e8f86/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/sld0f2e8f86/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304094482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304094482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0f2e8f86/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld0f2e8f86/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld0f2e8f86/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/sld0f2e8f86/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304094566 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld0f2e8f86/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/sld0f2e8f86/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304094566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304094566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0f2e8f86/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0f2e8f86/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld0f2e8f86/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/sld0f2e8f86/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304094637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304094637 ""}
{ "Info" "ISGN_QIC_SYNTHESIS_TOP_ONE" "" "1 design partition requires Analysis and Synthesis" { { "Info" "ISGN_QIC_SYNTHESIS_REASON_FILE_CHANGE" "Top " "Partition \"Top\" requires synthesis because there were changes to its dependent source files" {  } {  } 0 12211 "Partition \"%1!s!\" requires synthesis because there were changes to its dependent source files" 0 0 "Design Software" 0 -1 1560304095713 ""}  } {  } 0 12205 "1 design partition requires Analysis and Synthesis" 0 0 "Analysis & Synthesis" 0 -1 1560304095713 ""}
{ "Info" "ISGN_QIC_NO_SYNTHESIS_TOP_ONE" "" "1 design partition does not require synthesis" { { "Info" "ISGN_QIC_NO_SYNTHESIS_NO_CHANGE" "sld_hub:auto_hub " "Partition \"sld_hub:auto_hub\" does not require synthesis because there were no relevant design changes" {  } {  } 0 12229 "Partition \"%1!s!\" does not require synthesis because there were no relevant design changes" 0 0 "Design Software" 0 -1 1560304095713 ""}  } {  } 0 12207 "1 design partition does not require synthesis" 0 0 "Analysis & Synthesis" 0 -1 1560304095713 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Image_Handler:u_Image_Handler\|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector\|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit\|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_0rv:auto_generated\|altsyncram_fga1:altsyncram2\|q_b\[0\] " "Synthesized away node \"Image_Handler:u_Image_Handler\|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector\|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit\|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_0rv:auto_generated\|altsyncram_fga1:altsyncram2\|q_b\[0\]\"" {  } { { "db/altsyncram_fga1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_fga1.tdf" 38 2 0 } } { "db/shift_taps_0rv.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/shift_taps_0rv.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "rtl/Video_Image_Processor_2/Line_Shift_RAM_1Bit.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Video_Image_Processor_2/Line_Shift_RAM_1Bit.v" 84 0 0 } } { "rtl/Video_Image_Processor_2/VIP_Matrix_Generate_3X3_1Bit.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Video_Image_Processor_2/VIP_Matrix_Generate_3X3_1Bit.v" 94 0 0 } } { "rtl/Video_Image_Processor_2/VIP_Bit_Dilation_Detector.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Video_Image_Processor_2/VIP_Bit_Dilation_Detector.v" 81 0 0 } } { "rtl/Video_Image_Processor_2/Image_Handler.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Video_Image_Processor_2/Image_Handler.v" 66 0 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 304 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560304096355 "|FAMS|Image_Handler:u_Image_Handler|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|altsyncram_fga1:altsyncram2|ram_block3a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Image_Handler:u_Image_Handler\|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector\|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit\|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_0rv:auto_generated\|altsyncram_fga1:altsyncram2\|q_b\[1\] " "Synthesized away node \"Image_Handler:u_Image_Handler\|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector\|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit\|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_0rv:auto_generated\|altsyncram_fga1:altsyncram2\|q_b\[1\]\"" {  } { { "db/altsyncram_fga1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_fga1.tdf" 68 2 0 } } { "db/shift_taps_0rv.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/shift_taps_0rv.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "rtl/Video_Image_Processor_2/Line_Shift_RAM_1Bit.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Video_Image_Processor_2/Line_Shift_RAM_1Bit.v" 84 0 0 } } { "rtl/Video_Image_Processor_2/VIP_Matrix_Generate_3X3_1Bit.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Video_Image_Processor_2/VIP_Matrix_Generate_3X3_1Bit.v" 94 0 0 } } { "rtl/Video_Image_Processor_2/VIP_Bit_Dilation_Detector.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Video_Image_Processor_2/VIP_Bit_Dilation_Detector.v" 81 0 0 } } { "rtl/Video_Image_Processor_2/Image_Handler.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Video_Image_Processor_2/Image_Handler.v" 66 0 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 304 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560304096355 "|FAMS|Image_Handler:u_Image_Handler|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|altsyncram_fga1:altsyncram2|ram_block3a1"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1560304096355 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1560304096355 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "data_body_temp_int_ten " "LATCH primitive \"data_body_temp_int_ten\" is permanently enabled" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 627 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1560304104465 ""}
{ "Info" "IBAL_BAL_CONVERTED_RAM_SLICES_TOP_MSG" "1 " "Converted the following 1 logical RAM block slices to smaller depth" { { "Info" "IBAL_BAL_CONVERTED_LOGICAL_RAM_GROUP" "qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ALTSYNCRAM 1024 " "Converted the following logical RAM block \"qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ALTSYNCRAM\" slices to smaller maximum block depth of 1024" { { "Info" "IBAL_BAL_RAM_SLICE" "qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a3 " "RAM block slice \"qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_j3n1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_j3n1.tdf" 104 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/qsys_system/submodules/qsys_system_ram.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_ram.v" 69 0 0 } } { "db/ip/qsys_system/qsys_system.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 177 0 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 1327 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1560304107208 ""} { "Info" "IBAL_BAL_RAM_SLICE" "qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a22 " "RAM block slice \"qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_j3n1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_j3n1.tdf" 522 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/qsys_system/submodules/qsys_system_ram.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_ram.v" 69 0 0 } } { "db/ip/qsys_system/qsys_system.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 177 0 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 1327 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1560304107208 ""} { "Info" "IBAL_BAL_RAM_SLICE" "qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a23 " "RAM block slice \"qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_j3n1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_j3n1.tdf" 544 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/qsys_system/submodules/qsys_system_ram.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_ram.v" 69 0 0 } } { "db/ip/qsys_system/qsys_system.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 177 0 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 1327 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1560304107208 ""} { "Info" "IBAL_BAL_RAM_SLICE" "qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a24 " "RAM block slice \"qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_j3n1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_j3n1.tdf" 566 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/qsys_system/submodules/qsys_system_ram.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_ram.v" 69 0 0 } } { "db/ip/qsys_system/qsys_system.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 177 0 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 1327 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1560304107208 ""} { "Info" "IBAL_BAL_RAM_SLICE" "qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a25 " "RAM block slice \"qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_j3n1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_j3n1.tdf" 588 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/qsys_system/submodules/qsys_system_ram.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_ram.v" 69 0 0 } } { "db/ip/qsys_system/qsys_system.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 177 0 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 1327 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1560304107208 ""} { "Info" "IBAL_BAL_RAM_SLICE" "qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a26 " "RAM block slice \"qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_j3n1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_j3n1.tdf" 610 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/qsys_system/submodules/qsys_system_ram.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_ram.v" 69 0 0 } } { "db/ip/qsys_system/qsys_system.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 177 0 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 1327 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1560304107208 ""} { "Info" "IBAL_BAL_RAM_SLICE" "qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a2 " "RAM block slice \"qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_j3n1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_j3n1.tdf" 82 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/qsys_system/submodules/qsys_system_ram.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_ram.v" 69 0 0 } } { "db/ip/qsys_system/qsys_system.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 177 0 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 1327 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1560304107208 ""} { "Info" "IBAL_BAL_RAM_SLICE" "qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a0 " "RAM block slice \"qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_j3n1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_j3n1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/qsys_system/submodules/qsys_system_ram.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_ram.v" 69 0 0 } } { "db/ip/qsys_system/qsys_system.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 177 0 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 1327 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1560304107208 ""} { "Info" "IBAL_BAL_RAM_SLICE" "qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a1 " "RAM block slice \"qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_j3n1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_j3n1.tdf" 60 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/qsys_system/submodules/qsys_system_ram.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_ram.v" 69 0 0 } } { "db/ip/qsys_system/qsys_system.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 177 0 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 1327 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1560304107208 ""} { "Info" "IBAL_BAL_RAM_SLICE" "qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a4 " "RAM block slice \"qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_j3n1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_j3n1.tdf" 126 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/qsys_system/submodules/qsys_system_ram.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_ram.v" 69 0 0 } } { "db/ip/qsys_system/qsys_system.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 177 0 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 1327 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1560304107208 ""} { "Info" "IBAL_BAL_RAM_SLICE" "qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a5 " "RAM block slice \"qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_j3n1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_j3n1.tdf" 148 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/qsys_system/submodules/qsys_system_ram.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_ram.v" 69 0 0 } } { "db/ip/qsys_system/qsys_system.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 177 0 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 1327 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1560304107208 ""} { "Info" "IBAL_BAL_RAM_SLICE" "qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a15 " "RAM block slice \"qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_j3n1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_j3n1.tdf" 368 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/qsys_system/submodules/qsys_system_ram.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_ram.v" 69 0 0 } } { "db/ip/qsys_system/qsys_system.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 177 0 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 1327 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1560304107208 ""} { "Info" "IBAL_BAL_RAM_SLICE" "qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a14 " "RAM block slice \"qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_j3n1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_j3n1.tdf" 346 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/qsys_system/submodules/qsys_system_ram.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_ram.v" 69 0 0 } } { "db/ip/qsys_system/qsys_system.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 177 0 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 1327 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1560304107208 ""} { "Info" "IBAL_BAL_RAM_SLICE" "qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a11 " "RAM block slice \"qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_j3n1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_j3n1.tdf" 280 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/qsys_system/submodules/qsys_system_ram.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_ram.v" 69 0 0 } } { "db/ip/qsys_system/qsys_system.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 177 0 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 1327 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1560304107208 ""} { "Info" "IBAL_BAL_RAM_SLICE" "qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a13 " "RAM block slice \"qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_j3n1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_j3n1.tdf" 324 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/qsys_system/submodules/qsys_system_ram.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_ram.v" 69 0 0 } } { "db/ip/qsys_system/qsys_system.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 177 0 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 1327 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1560304107208 ""} { "Info" "IBAL_BAL_RAM_SLICE" "qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a16 " "RAM block slice \"qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_j3n1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_j3n1.tdf" 390 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/qsys_system/submodules/qsys_system_ram.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_ram.v" 69 0 0 } } { "db/ip/qsys_system/qsys_system.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 177 0 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 1327 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1560304107208 ""} { "Info" "IBAL_BAL_RAM_SLICE" "qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a12 " "RAM block slice \"qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_j3n1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_j3n1.tdf" 302 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/qsys_system/submodules/qsys_system_ram.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_ram.v" 69 0 0 } } { "db/ip/qsys_system/qsys_system.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 177 0 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 1327 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1560304107208 ""} { "Info" "IBAL_BAL_RAM_SLICE" "qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a20 " "RAM block slice \"qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_j3n1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_j3n1.tdf" 478 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/qsys_system/submodules/qsys_system_ram.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_ram.v" 69 0 0 } } { "db/ip/qsys_system/qsys_system.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 177 0 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 1327 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1560304107208 ""} { "Info" "IBAL_BAL_RAM_SLICE" "qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a21 " "RAM block slice \"qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_j3n1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_j3n1.tdf" 500 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/qsys_system/submodules/qsys_system_ram.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_ram.v" 69 0 0 } } { "db/ip/qsys_system/qsys_system.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 177 0 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 1327 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1560304107208 ""} { "Info" "IBAL_BAL_RAM_SLICE" "qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a6 " "RAM block slice \"qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_j3n1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_j3n1.tdf" 170 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/qsys_system/submodules/qsys_system_ram.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_ram.v" 69 0 0 } } { "db/ip/qsys_system/qsys_system.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 177 0 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 1327 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1560304107208 ""} { "Info" "IBAL_BAL_RAM_SLICE" "qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a19 " "RAM block slice \"qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_j3n1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_j3n1.tdf" 456 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/qsys_system/submodules/qsys_system_ram.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_ram.v" 69 0 0 } } { "db/ip/qsys_system/qsys_system.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 177 0 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 1327 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1560304107208 ""} { "Info" "IBAL_BAL_RAM_SLICE" "qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a18 " "RAM block slice \"qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_j3n1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_j3n1.tdf" 434 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/qsys_system/submodules/qsys_system_ram.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_ram.v" 69 0 0 } } { "db/ip/qsys_system/qsys_system.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 177 0 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 1327 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1560304107208 ""} { "Info" "IBAL_BAL_RAM_SLICE" "qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a17 " "RAM block slice \"qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_j3n1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_j3n1.tdf" 412 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/qsys_system/submodules/qsys_system_ram.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_ram.v" 69 0 0 } } { "db/ip/qsys_system/qsys_system.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 177 0 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 1327 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1560304107208 ""} { "Info" "IBAL_BAL_RAM_SLICE" "qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a10 " "RAM block slice \"qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_j3n1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_j3n1.tdf" 258 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/qsys_system/submodules/qsys_system_ram.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_ram.v" 69 0 0 } } { "db/ip/qsys_system/qsys_system.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 177 0 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 1327 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1560304107208 ""} { "Info" "IBAL_BAL_RAM_SLICE" "qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a9 " "RAM block slice \"qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_j3n1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_j3n1.tdf" 236 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/qsys_system/submodules/qsys_system_ram.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_ram.v" 69 0 0 } } { "db/ip/qsys_system/qsys_system.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 177 0 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 1327 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1560304107208 ""} { "Info" "IBAL_BAL_RAM_SLICE" "qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a8 " "RAM block slice \"qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_j3n1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_j3n1.tdf" 214 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/qsys_system/submodules/qsys_system_ram.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_ram.v" 69 0 0 } } { "db/ip/qsys_system/qsys_system.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 177 0 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 1327 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1560304107208 ""} { "Info" "IBAL_BAL_RAM_SLICE" "qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a7 " "RAM block slice \"qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_j3n1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_j3n1.tdf" 192 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/qsys_system/submodules/qsys_system_ram.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_ram.v" 69 0 0 } } { "db/ip/qsys_system/qsys_system.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 177 0 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 1327 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1560304107208 ""} { "Info" "IBAL_BAL_RAM_SLICE" "qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a27 " "RAM block slice \"qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_j3n1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_j3n1.tdf" 632 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/qsys_system/submodules/qsys_system_ram.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_ram.v" 69 0 0 } } { "db/ip/qsys_system/qsys_system.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 177 0 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 1327 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1560304107208 ""} { "Info" "IBAL_BAL_RAM_SLICE" "qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a28 " "RAM block slice \"qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_j3n1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_j3n1.tdf" 654 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/qsys_system/submodules/qsys_system_ram.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_ram.v" 69 0 0 } } { "db/ip/qsys_system/qsys_system.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 177 0 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 1327 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1560304107208 ""} { "Info" "IBAL_BAL_RAM_SLICE" "qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a29 " "RAM block slice \"qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_j3n1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_j3n1.tdf" 676 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/qsys_system/submodules/qsys_system_ram.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_ram.v" 69 0 0 } } { "db/ip/qsys_system/qsys_system.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 177 0 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 1327 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1560304107208 ""} { "Info" "IBAL_BAL_RAM_SLICE" "qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a30 " "RAM block slice \"qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_j3n1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_j3n1.tdf" 698 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/qsys_system/submodules/qsys_system_ram.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_ram.v" 69 0 0 } } { "db/ip/qsys_system/qsys_system.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 177 0 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 1327 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1560304107208 ""} { "Info" "IBAL_BAL_RAM_SLICE" "qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a31 " "RAM block slice \"qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_j3n1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_j3n1.tdf" 720 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/qsys_system/submodules/qsys_system_ram.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_ram.v" 69 0 0 } } { "db/ip/qsys_system/qsys_system.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v" 177 0 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 1327 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1560304107208 ""}  } {  } 0 270020 "Converted the following logical RAM block \"%1!s!\" slices to smaller maximum block depth of %2!d!" 0 0 "Design Software" 0 -1 1560304107208 ""}  } {  } 0 270021 "Converted the following %1!d! logical RAM block slices to smaller depth" 0 0 "Analysis & Synthesis" 0 -1 1560304107208 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|altsyncram:ram_block1a0 " "Elaborated megafunction instantiation \"qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|altsyncram:ram_block1a0\"" {  } { { "db/altsyncram_j3n1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_j3n1.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304107257 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|altsyncram:ram_block1a0 " "Instantiated megafunction \"qsys_system:u0\|qsys_system_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\|altsyncram:ram_block1a0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE altsyncram " "Parameter \"LPM_TYPE\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304107257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304107257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304107257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304107257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 5120 " "Parameter \"NUMWORDS_A\" = \"5120\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304107257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304107257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304107257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304107257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304107257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304107257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_ACLR_A NONE " "Parameter \"BYTEENA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304107257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A NORMAL " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304107257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304107257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 1 " "Parameter \"WIDTH_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304107257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 1 " "Parameter \"WIDTHAD_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304107257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1 " "Parameter \"NUMWORDS_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304107257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B UNUSED " "Parameter \"INDATA_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304107257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B UNUSED " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304107257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B UNUSED " "Parameter \"RDCONTROL_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304107257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B UNUSED " "Parameter \"ADDRESS_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304107257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_REG_B UNUSED " "Parameter \"BYTEENA_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304107257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304107257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_B NONE " "Parameter \"INDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304107257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_B NONE " "Parameter \"WRCONTROL_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304107257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304107257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304107257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_ACLR_B NONE " "Parameter \"RDCONTROL_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304107257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_ACLR_B NONE " "Parameter \"BYTEENA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304107257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304107257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304107257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_A 4 " "Parameter \"WIDTH_BYTEENA_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304107257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_B 1 " "Parameter \"WIDTH_BYTEENA_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304107257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304107257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTE_SIZE 8 " "Parameter \"BYTE_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304107257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS DONT_CARE " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304107257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_RAM.hex " "Parameter \"INIT_FILE\" = \"E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_RAM.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304107257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE_LAYOUT PORT_A " "Parameter \"INIT_FILE_LAYOUT\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304107257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMUM_DEPTH 1024 " "Parameter \"MAXIMUM_DEPTH\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304107257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ENABLE_RUNTIME_MOD NO " "Parameter \"ENABLE_RUNTIME_MOD\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304107257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_NAME UNUSED " "Parameter \"INSTANCE_NAME\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304107257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ENABLE_ECC FALSE " "Parameter \"ENABLE_ECC\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304107257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ECCSTATUS_REG UNREGISTERED " "Parameter \"ECCSTATUS_REG\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304107257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_CORE_A NORMAL " "Parameter \"CLOCK_ENABLE_CORE_A\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304107257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_CORE_B BYPASS " "Parameter \"CLOCK_ENABLE_CORE_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304107257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A NEW_DATA_WITH_NBE_READ " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304107257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_B NEW_DATA_WITH_NBE_READ " "Parameter \"READ_DURING_WRITE_MODE_PORT_B\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304107257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_ECC_STATUS NORMAL " "Parameter \"CLOCK_ENABLE_ECC_STATUS\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304107257 ""}  } { { "db/altsyncram_j3n1.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_j3n1.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560304107257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nnj3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nnj3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nnj3 " "Found entity 1: altsyncram_nnj3" {  } { { "db/altsyncram_nnj3.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_nnj3.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304107333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304107333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_osa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_osa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_osa " "Found entity 1: decode_osa" {  } { { "db/decode_osa.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/decode_osa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304107685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304107685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_lob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_lob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_lob " "Found entity 1: mux_lob" {  } { { "db/mux_lob.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/mux_lob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560304107773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304107773 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "219 " "219 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1560304108473 ""}
{ "Info" "IQSYN_SYNTHESIZE_TOP_PARTITION" "" "Starting Logic Optimization and Technology Mapping for Top Partition" {  } {  } 0 281020 "Starting Logic Optimization and Technology Mapping for Top Partition" 0 0 "Analysis & Synthesis" 0 -1 1560304108564 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "PC2FPGA_UART_Test:bt_inst\|txd_data\[3\] PC2FPGA_UART_Test:bt_inst\|txd_data\[1\] " "Duplicate LATCH primitive \"PC2FPGA_UART_Test:bt_inst\|txd_data\[3\]\" merged with LATCH primitive \"PC2FPGA_UART_Test:bt_inst\|txd_data\[1\]\"" {  } { { "rtl/uart_tx/uart_test.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/uart_tx/uart_test.v" 63 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304108686 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Oxygen:Oxygen\|word_data\[5\] Oxygen:Oxygen\|word_data\[7\] " "Duplicate LATCH primitive \"Oxygen:Oxygen\|word_data\[5\]\" merged with LATCH primitive \"Oxygen:Oxygen\|word_data\[7\]\"" {  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 320 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304108686 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Oxygen:Oxygen\|word_data\[4\] Oxygen:Oxygen\|word_data\[7\] " "Duplicate LATCH primitive \"Oxygen:Oxygen\|word_data\[4\]\" merged with LATCH primitive \"Oxygen:Oxygen\|word_data\[7\]\"" {  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 320 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304108686 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "sensor:sensor\|slave_high\[5\] sensor:sensor\|slave_high\[6\] " "Duplicate LATCH primitive \"sensor:sensor\|slave_high\[5\]\" merged with LATCH primitive \"sensor:sensor\|slave_high\[6\]\"" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304108686 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "sensor:sensor\|memory_r\[6\] sensor:sensor\|memory_w\[6\] " "Duplicate LATCH primitive \"sensor:sensor\|memory_r\[6\]\" merged with LATCH primitive \"sensor:sensor\|memory_w\[6\]\"" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304108686 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "sensor:sensor\|memory_w\[3\] sensor:sensor\|memory_w\[5\] " "Duplicate LATCH primitive \"sensor:sensor\|memory_w\[3\]\" merged with LATCH primitive \"sensor:sensor\|memory_w\[5\]\"" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304108686 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "sensor:sensor\|memory_w\[2\] sensor:sensor\|memory_w\[5\] " "Duplicate LATCH primitive \"sensor:sensor\|memory_w\[2\]\" merged with LATCH primitive \"sensor:sensor\|memory_w\[5\]\"" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304108686 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "sensor:sensor\|memory_r\[5\] sensor:sensor\|memory_w\[5\] " "Duplicate LATCH primitive \"sensor:sensor\|memory_r\[5\]\" merged with LATCH primitive \"sensor:sensor\|memory_w\[5\]\"" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304108686 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "sensor:sensor\|memory_r\[3\] sensor:sensor\|memory_w\[5\] " "Duplicate LATCH primitive \"sensor:sensor\|memory_r\[3\]\" merged with LATCH primitive \"sensor:sensor\|memory_w\[5\]\"" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304108686 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "sensor:sensor\|memory_r\[2\] sensor:sensor\|memory_w\[5\] " "Duplicate LATCH primitive \"sensor:sensor\|memory_r\[2\]\" merged with LATCH primitive \"sensor:sensor\|memory_w\[5\]\"" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304108686 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "sensor:sensor\|memory_r\[4\] sensor:sensor\|memory_w\[4\] " "Duplicate LATCH primitive \"sensor:sensor\|memory_r\[4\]\" merged with LATCH primitive \"sensor:sensor\|memory_w\[4\]\"" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304108686 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "sensor:sensor\|memory_r\[1\] sensor:sensor\|memory_w\[1\] " "Duplicate LATCH primitive \"sensor:sensor\|memory_r\[1\]\" merged with LATCH primitive \"sensor:sensor\|memory_w\[1\]\"" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1560304108686 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1560304108686 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_hum_one " "Latch data_hum_one has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DHT11_top:DHT11_inst\|DHT11_opera:DHT11_opera_inst\|get_data\[33\] " "Ports D and ENA on the latch are fed by the same signal DHT11_top:DHT11_inst\|DHT11_opera:DHT11_opera_inst\|get_data\[33\]" {  } { { "rtl/DHT11/DHT11_opera.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/DHT11/DHT11_opera.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560304108695 ""}  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 760 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560304108695 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_hum_ten " "Latch data_hum_ten has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DHT11_top:DHT11_inst\|DHT11_opera:DHT11_opera_inst\|get_data\[39\] " "Ports D and ENA on the latch are fed by the same signal DHT11_top:DHT11_inst\|DHT11_opera:DHT11_opera_inst\|get_data\[39\]" {  } { { "rtl/DHT11/DHT11_opera.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/DHT11/DHT11_opera.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560304108695 ""}  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 753 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560304108695 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_temp_one " "Latch data_temp_one has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DHT11_top:DHT11_inst\|DHT11_opera:DHT11_opera_inst\|get_data\[17\] " "Ports D and ENA on the latch are fed by the same signal DHT11_top:DHT11_inst\|DHT11_opera:DHT11_opera_inst\|get_data\[17\]" {  } { { "rtl/DHT11/DHT11_opera.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/DHT11/DHT11_opera.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560304108695 ""}  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 746 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560304108695 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_temp_ten " "Latch data_temp_ten has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DHT11_top:DHT11_inst\|DHT11_opera:DHT11_opera_inst\|get_data\[23\] " "Ports D and ENA on the latch are fed by the same signal DHT11_top:DHT11_inst\|DHT11_opera:DHT11_opera_inst\|get_data\[23\]" {  } { { "rtl/DHT11/DHT11_opera.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/DHT11/DHT11_opera.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560304108695 ""}  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 739 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560304108695 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_oxy_one " "Latch data_oxy_one has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA qsys_system:u0\|qsys_system_h2_one:oxy_one\|data_out\[3\] " "Ports D and ENA on the latch are fed by the same signal qsys_system:u0\|qsys_system_h2_one:oxy_one\|data_out\[3\]" {  } { { "db/ip/qsys_system/submodules/qsys_system_h2_one.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_h2_one.v" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560304108695 ""}  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 732 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560304108695 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_oxy_ten " "Latch data_oxy_ten has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA qsys_system:u0\|qsys_system_h2_one:oxy_ten\|data_out\[3\] " "Ports D and ENA on the latch are fed by the same signal qsys_system:u0\|qsys_system_h2_one:oxy_ten\|data_out\[3\]" {  } { { "db/ip/qsys_system/submodules/qsys_system_h2_one.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_h2_one.v" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560304108695 ""}  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 725 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560304108695 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_harmful_one " "Latch data_harmful_one has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA qsys_system:u0\|qsys_system_h2_one:harmful_one\|data_out\[3\] " "Ports D and ENA on the latch are fed by the same signal qsys_system:u0\|qsys_system_h2_one:harmful_one\|data_out\[3\]" {  } { { "db/ip/qsys_system/submodules/qsys_system_h2_one.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_h2_one.v" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560304108696 ""}  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 718 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560304108696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_harmful_ten " "Latch data_harmful_ten has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA qsys_system:u0\|qsys_system_h2_one:harmful_ten\|data_out\[3\] " "Ports D and ENA on the latch are fed by the same signal qsys_system:u0\|qsys_system_h2_one:harmful_ten\|data_out\[3\]" {  } { { "db/ip/qsys_system/submodules/qsys_system_h2_one.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_h2_one.v" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560304108696 ""}  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 711 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560304108696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_natural_one " "Latch data_natural_one has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA qsys_system:u0\|qsys_system_h2_one:natural_one\|data_out\[3\] " "Ports D and ENA on the latch are fed by the same signal qsys_system:u0\|qsys_system_h2_one:natural_one\|data_out\[3\]" {  } { { "db/ip/qsys_system/submodules/qsys_system_h2_one.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_h2_one.v" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560304108696 ""}  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 704 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560304108696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_natural_ten " "Latch data_natural_ten has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA qsys_system:u0\|qsys_system_h2_one:natural_ten\|data_out\[3\] " "Ports D and ENA on the latch are fed by the same signal qsys_system:u0\|qsys_system_h2_one:natural_ten\|data_out\[3\]" {  } { { "db/ip/qsys_system/submodules/qsys_system_h2_one.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_h2_one.v" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560304108696 ""}  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 697 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560304108696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_liquefied_one " "Latch data_liquefied_one has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA qsys_system:u0\|qsys_system_h2_one:liquefied_one\|data_out\[3\] " "Ports D and ENA on the latch are fed by the same signal qsys_system:u0\|qsys_system_h2_one:liquefied_one\|data_out\[3\]" {  } { { "db/ip/qsys_system/submodules/qsys_system_h2_one.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_h2_one.v" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560304108696 ""}  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 690 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560304108696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_liquefied_ten " "Latch data_liquefied_ten has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA qsys_system:u0\|qsys_system_h2_one:liquefied_ten\|data_out\[3\] " "Ports D and ENA on the latch are fed by the same signal qsys_system:u0\|qsys_system_h2_one:liquefied_ten\|data_out\[3\]" {  } { { "db/ip/qsys_system/submodules/qsys_system_h2_one.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_h2_one.v" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560304108696 ""}  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 683 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560304108696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_h2_one " "Latch data_h2_one has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA qsys_system:u0\|qsys_system_h2_one:h2_one\|data_out\[3\] " "Ports D and ENA on the latch are fed by the same signal qsys_system:u0\|qsys_system_h2_one:h2_one\|data_out\[3\]" {  } { { "db/ip/qsys_system/submodules/qsys_system_h2_one.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_h2_one.v" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560304108696 ""}  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 676 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560304108696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_h2_ten " "Latch data_h2_ten has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA qsys_system:u0\|qsys_system_h2_one:h2_ten\|data_out\[3\] " "Ports D and ENA on the latch are fed by the same signal qsys_system:u0\|qsys_system_h2_one:h2_ten\|data_out\[3\]" {  } { { "db/ip/qsys_system/submodules/qsys_system_h2_one.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_h2_one.v" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560304108696 ""}  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 669 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560304108696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_heart_rate_one " "Latch data_heart_rate_one has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA qsys_system:u0\|qsys_system_h2_one:heart_rate_one\|data_out\[3\] " "Ports D and ENA on the latch are fed by the same signal qsys_system:u0\|qsys_system_h2_one:heart_rate_one\|data_out\[3\]" {  } { { "db/ip/qsys_system/submodules/qsys_system_h2_one.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_h2_one.v" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560304108696 ""}  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 662 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560304108696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_heart_rate_ten " "Latch data_heart_rate_ten has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA qsys_system:u0\|qsys_system_h2_one:heart_rate_ten\|data_out\[3\] " "Ports D and ENA on the latch are fed by the same signal qsys_system:u0\|qsys_system_h2_one:heart_rate_ten\|data_out\[3\]" {  } { { "db/ip/qsys_system/submodules/qsys_system_h2_one.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_h2_one.v" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560304108696 ""}  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 655 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560304108696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_heart_rate_hun " "Latch data_heart_rate_hun has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA qsys_system:u0\|qsys_system_h2_one:heart_rate_hun\|data_out\[3\] " "Ports D and ENA on the latch are fed by the same signal qsys_system:u0\|qsys_system_h2_one:heart_rate_hun\|data_out\[3\]" {  } { { "db/ip/qsys_system/submodules/qsys_system_h2_one.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_h2_one.v" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560304108696 ""}  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 648 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560304108696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_body_temp_dec_ten " "Latch data_body_temp_dec_ten has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Body_temp_Process:Body_temp_Process\|bintobcd:bintobcd_2\|ten\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal Body_temp_Process:Body_temp_Process\|bintobcd:bintobcd_2\|ten\[2\]~synth" {  } { { "rtl/bintobcd/bintobcd.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/bintobcd/bintobcd.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560304108696 ""}  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 641 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560304108696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_body_temp_int_one " "Latch data_body_temp_int_one has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sensor:sensor\|dout\[297\] " "Ports D and ENA on the latch are fed by the same signal sensor:sensor\|dout\[297\]" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 52 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560304108697 ""}  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 634 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560304108697 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PC2FPGA_UART_Test:bt_inst\|txd_data\[0\] " "Latch PC2FPGA_UART_Test:bt_inst\|txd_data\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC2FPGA_UART_Test:bt_inst\|txd_cnt\[3\] " "Ports D and ENA on the latch are fed by the same signal PC2FPGA_UART_Test:bt_inst\|txd_cnt\[3\]" {  } { { "rtl/uart_tx/uart_test.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/uart_tx/uart_test.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560304108697 ""}  } { { "rtl/uart_tx/uart_test.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/uart_tx/uart_test.v" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560304108697 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PC2FPGA_UART_Test:bt_inst\|txd_data\[1\] " "Latch PC2FPGA_UART_Test:bt_inst\|txd_data\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC2FPGA_UART_Test:bt_inst\|txd_cnt\[3\] " "Ports D and ENA on the latch are fed by the same signal PC2FPGA_UART_Test:bt_inst\|txd_cnt\[3\]" {  } { { "rtl/uart_tx/uart_test.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/uart_tx/uart_test.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560304108697 ""}  } { { "rtl/uart_tx/uart_test.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/uart_tx/uart_test.v" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560304108697 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PC2FPGA_UART_Test:bt_inst\|txd_data\[4\] " "Latch PC2FPGA_UART_Test:bt_inst\|txd_data\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC2FPGA_UART_Test:bt_inst\|txd_cnt\[4\] " "Ports D and ENA on the latch are fed by the same signal PC2FPGA_UART_Test:bt_inst\|txd_cnt\[4\]" {  } { { "rtl/uart_tx/uart_test.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/uart_tx/uart_test.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560304108697 ""}  } { { "rtl/uart_tx/uart_test.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/uart_tx/uart_test.v" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560304108697 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PC2FPGA_UART_Test:bt_inst\|txd_data\[6\] " "Latch PC2FPGA_UART_Test:bt_inst\|txd_data\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC2FPGA_UART_Test:bt_inst\|txd_cnt\[4\] " "Ports D and ENA on the latch are fed by the same signal PC2FPGA_UART_Test:bt_inst\|txd_cnt\[4\]" {  } { { "rtl/uart_tx/uart_test.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/uart_tx/uart_test.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560304108697 ""}  } { { "rtl/uart_tx/uart_test.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/uart_tx/uart_test.v" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560304108697 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rdaddress_chinese\[13\] " "Latch rdaddress_chinese\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LCD_Driver:LCD_Driver\|lcd_request_theme " "Ports D and ENA on the latch are fed by the same signal LCD_Driver:LCD_Driver\|lcd_request_theme" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 100 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560304108697 ""}  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 545 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560304108697 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rdaddress_chinese\[0\] " "Latch rdaddress_chinese\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LCD_Driver:LCD_Driver\|lcd_request_theme " "Ports D and ENA on the latch are fed by the same signal LCD_Driver:LCD_Driver\|lcd_request_theme" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 100 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560304108697 ""}  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 545 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560304108697 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rdaddress_chinese\[1\] " "Latch rdaddress_chinese\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LCD_Driver:LCD_Driver\|lcd_request_theme " "Ports D and ENA on the latch are fed by the same signal LCD_Driver:LCD_Driver\|lcd_request_theme" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 100 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560304108697 ""}  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 545 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560304108697 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rdaddress_chinese\[2\] " "Latch rdaddress_chinese\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LCD_Driver:LCD_Driver\|lcd_request_theme " "Ports D and ENA on the latch are fed by the same signal LCD_Driver:LCD_Driver\|lcd_request_theme" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 100 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560304108697 ""}  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 545 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560304108697 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rdaddress_chinese\[3\] " "Latch rdaddress_chinese\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LCD_Driver:LCD_Driver\|lcd_request_theme " "Ports D and ENA on the latch are fed by the same signal LCD_Driver:LCD_Driver\|lcd_request_theme" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 100 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560304108698 ""}  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 545 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560304108698 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rdaddress_chinese\[4\] " "Latch rdaddress_chinese\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LCD_Driver:LCD_Driver\|lcd_request_theme " "Ports D and ENA on the latch are fed by the same signal LCD_Driver:LCD_Driver\|lcd_request_theme" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 100 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560304108698 ""}  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 545 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560304108698 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rdaddress_chinese\[5\] " "Latch rdaddress_chinese\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LCD_Driver:LCD_Driver\|lcd_request_theme " "Ports D and ENA on the latch are fed by the same signal LCD_Driver:LCD_Driver\|lcd_request_theme" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 100 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560304108698 ""}  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 545 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560304108698 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rdaddress_chinese\[6\] " "Latch rdaddress_chinese\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LCD_Driver:LCD_Driver\|lcd_request_theme " "Ports D and ENA on the latch are fed by the same signal LCD_Driver:LCD_Driver\|lcd_request_theme" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 100 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560304108698 ""}  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 545 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560304108698 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rdaddress_chinese\[7\] " "Latch rdaddress_chinese\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LCD_Driver:LCD_Driver\|lcd_request_theme " "Ports D and ENA on the latch are fed by the same signal LCD_Driver:LCD_Driver\|lcd_request_theme" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 100 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560304108698 ""}  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 545 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560304108698 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rdaddress_chinese\[8\] " "Latch rdaddress_chinese\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LCD_Driver:LCD_Driver\|lcd_request_theme " "Ports D and ENA on the latch are fed by the same signal LCD_Driver:LCD_Driver\|lcd_request_theme" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 100 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560304108698 ""}  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 545 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560304108698 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rdaddress_chinese\[9\] " "Latch rdaddress_chinese\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LCD_Driver:LCD_Driver\|lcd_request_theme " "Ports D and ENA on the latch are fed by the same signal LCD_Driver:LCD_Driver\|lcd_request_theme" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 100 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560304108698 ""}  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 545 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560304108698 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rdaddress_chinese\[10\] " "Latch rdaddress_chinese\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LCD_Driver:LCD_Driver\|lcd_request_theme " "Ports D and ENA on the latch are fed by the same signal LCD_Driver:LCD_Driver\|lcd_request_theme" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 100 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560304108698 ""}  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 545 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560304108698 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rdaddress_chinese\[11\] " "Latch rdaddress_chinese\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LCD_Driver:LCD_Driver\|lcd_request_theme " "Ports D and ENA on the latch are fed by the same signal LCD_Driver:LCD_Driver\|lcd_request_theme" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 100 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560304108698 ""}  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 545 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560304108698 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rdaddress_chinese\[12\] " "Latch rdaddress_chinese\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LCD_Driver:LCD_Driver\|lcd_request_theme " "Ports D and ENA on the latch are fed by the same signal LCD_Driver:LCD_Driver\|lcd_request_theme" {  } { { "rtl/LCD_Driver/LCD_Driver.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v" 100 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560304108698 ""}  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 545 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560304108698 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sensor:sensor\|key_data.10_5387 " "Latch sensor:sensor\|key_data.10_5387 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sensor:sensor\|num\[6\] " "Ports D and ENA on the latch are fed by the same signal sensor:sensor\|num\[6\]" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 112 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560304108699 ""}  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560304108699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sensor:sensor\|key_data.01_5395 " "Latch sensor:sensor\|key_data.01_5395 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sensor:sensor\|num\[6\] " "Ports D and ENA on the latch are fed by the same signal sensor:sensor\|num\[6\]" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 112 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560304108699 ""}  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560304108699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sensor:sensor\|slave_high\[7\] " "Latch sensor:sensor\|slave_high\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sensor:sensor\|num\[5\] " "Ports D and ENA on the latch are fed by the same signal sensor:sensor\|num\[5\]" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 112 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560304108699 ""}  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560304108699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sensor:sensor\|word_data\[7\] " "Latch sensor:sensor\|word_data\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sensor:sensor\|num\[6\] " "Ports D and ENA on the latch are fed by the same signal sensor:sensor\|num\[6\]" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 112 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560304108699 ""}  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560304108699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Oxygen:Oxygen\|word_data\[7\] " "Latch Oxygen:Oxygen\|word_data\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Oxygen:Oxygen\|num\[2\] " "Ports D and ENA on the latch are fed by the same signal Oxygen:Oxygen\|num\[2\]" {  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560304108700 ""}  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 320 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560304108700 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sensor:sensor\|word_data\[6\] " "Latch sensor:sensor\|word_data\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sensor:sensor\|num\[6\] " "Ports D and ENA on the latch are fed by the same signal sensor:sensor\|num\[6\]" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 112 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560304108700 ""}  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560304108700 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sensor:sensor\|slave_high\[6\] " "Latch sensor:sensor\|slave_high\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sensor:sensor\|num\[4\] " "Ports D and ENA on the latch are fed by the same signal sensor:sensor\|num\[4\]" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 112 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560304108700 ""}  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560304108700 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sensor:sensor\|memory_w\[6\] " "Latch sensor:sensor\|memory_w\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sensor:sensor\|num\[6\] " "Ports D and ENA on the latch are fed by the same signal sensor:sensor\|num\[6\]" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 112 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560304108700 ""}  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560304108700 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sensor:sensor\|word_data\[5\] " "Latch sensor:sensor\|word_data\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sensor:sensor\|num\[6\] " "Ports D and ENA on the latch are fed by the same signal sensor:sensor\|num\[6\]" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 112 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560304108700 ""}  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560304108700 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sensor:sensor\|memory_w\[5\] " "Latch sensor:sensor\|memory_w\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sensor:sensor\|num\[6\] " "Ports D and ENA on the latch are fed by the same signal sensor:sensor\|num\[6\]" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 112 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560304108700 ""}  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560304108700 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sensor:sensor\|word_data\[4\] " "Latch sensor:sensor\|word_data\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sensor:sensor\|num\[6\] " "Ports D and ENA on the latch are fed by the same signal sensor:sensor\|num\[6\]" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 112 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560304108700 ""}  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560304108700 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sensor:sensor\|slave_high\[4\] " "Latch sensor:sensor\|slave_high\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sensor:sensor\|num\[5\] " "Ports D and ENA on the latch are fed by the same signal sensor:sensor\|num\[5\]" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 112 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560304108700 ""}  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560304108700 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sensor:sensor\|memory_w\[4\] " "Latch sensor:sensor\|memory_w\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sensor:sensor\|num\[6\] " "Ports D and ENA on the latch are fed by the same signal sensor:sensor\|num\[6\]" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 112 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560304108700 ""}  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560304108700 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Oxygen:Oxygen\|slave_addr\[4\] " "Latch Oxygen:Oxygen\|slave_addr\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Oxygen:Oxygen\|num\[2\] " "Ports D and ENA on the latch are fed by the same signal Oxygen:Oxygen\|num\[2\]" {  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560304108700 ""}  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 320 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560304108700 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sensor:sensor\|slave_high\[3\] " "Latch sensor:sensor\|slave_high\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sensor:sensor\|num\[3\] " "Ports D and ENA on the latch are fed by the same signal sensor:sensor\|num\[3\]" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 112 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560304108700 ""}  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560304108700 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sensor:sensor\|word_data\[3\] " "Latch sensor:sensor\|word_data\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sensor:sensor\|num\[6\] " "Ports D and ENA on the latch are fed by the same signal sensor:sensor\|num\[6\]" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 112 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560304108701 ""}  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560304108701 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sensor:sensor\|word_data\[2\] " "Latch sensor:sensor\|word_data\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sensor:sensor\|num\[6\] " "Ports D and ENA on the latch are fed by the same signal sensor:sensor\|num\[6\]" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 112 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560304108701 ""}  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560304108701 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sensor:sensor\|slave_high\[2\] " "Latch sensor:sensor\|slave_high\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sensor:sensor\|num\[5\] " "Ports D and ENA on the latch are fed by the same signal sensor:sensor\|num\[5\]" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 112 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560304108701 ""}  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560304108701 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Oxygen:Oxygen\|word_data\[2\] " "Latch Oxygen:Oxygen\|word_data\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Oxygen:Oxygen\|num\[2\] " "Ports D and ENA on the latch are fed by the same signal Oxygen:Oxygen\|num\[2\]" {  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560304108701 ""}  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 320 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560304108701 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sensor:sensor\|slave_high\[1\] " "Latch sensor:sensor\|slave_high\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sensor:sensor\|num\[5\] " "Ports D and ENA on the latch are fed by the same signal sensor:sensor\|num\[5\]" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 112 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560304108701 ""}  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560304108701 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sensor:sensor\|memory_w\[1\] " "Latch sensor:sensor\|memory_w\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sensor:sensor\|num\[6\] " "Ports D and ENA on the latch are fed by the same signal sensor:sensor\|num\[6\]" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 112 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560304108701 ""}  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560304108701 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sensor:sensor\|word_data\[1\] " "Latch sensor:sensor\|word_data\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sensor:sensor\|num\[6\] " "Ports D and ENA on the latch are fed by the same signal sensor:sensor\|num\[6\]" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 112 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560304108701 ""}  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560304108701 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Oxygen:Oxygen\|slave_addr\[1\] " "Latch Oxygen:Oxygen\|slave_addr\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Oxygen:Oxygen\|num\[1\] " "Ports D and ENA on the latch are fed by the same signal Oxygen:Oxygen\|num\[1\]" {  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560304108701 ""}  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 320 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560304108701 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Oxygen:Oxygen\|word_data\[1\] " "Latch Oxygen:Oxygen\|word_data\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Oxygen:Oxygen\|num\[2\] " "Ports D and ENA on the latch are fed by the same signal Oxygen:Oxygen\|num\[2\]" {  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560304108701 ""}  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 320 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560304108701 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sensor:sensor\|slave_high\[0\] " "Latch sensor:sensor\|slave_high\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sensor:sensor\|num\[0\] " "Ports D and ENA on the latch are fed by the same signal sensor:sensor\|num\[0\]" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 112 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560304108701 ""}  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560304108701 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sensor:sensor\|word_data\[0\] " "Latch sensor:sensor\|word_data\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sensor:sensor\|num\[6\] " "Ports D and ENA on the latch are fed by the same signal sensor:sensor\|num\[6\]" {  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 112 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560304108701 ""}  } { { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 596 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560304108701 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Oxygen:Oxygen\|slave_addr\[0\] " "Latch Oxygen:Oxygen\|slave_addr\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Oxygen:Oxygen\|num\[2\] " "Ports D and ENA on the latch are fed by the same signal Oxygen:Oxygen\|num\[2\]" {  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560304108701 ""}  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 320 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560304108701 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Oxygen:Oxygen\|word_data\[0\] " "Latch Oxygen:Oxygen\|word_data\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Oxygen:Oxygen\|num\[2\] " "Ports D and ENA on the latch are fed by the same signal Oxygen:Oxygen\|num\[2\]" {  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560304108701 ""}  } { { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 320 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560304108701 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "rtl/key_control/key_control.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/key_control/key_control.v" 54 -1 0 } } { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 13 -1 0 } } { "rtl/ADC/AD7928.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/ADC/AD7928.v" 18 -1 0 } } { "rtl/ADC/AD7928.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/ADC/AD7928.v" 20 -1 0 } } { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 75 -1 0 } } { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 5 -1 0 } } { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 337 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "rtl/cmos_i2c_oVxxxx/i2c_timing_ctrl_16bit.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/cmos_i2c_oVxxxx/i2c_timing_ctrl_16bit.v" 164 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "rtl/cmos_i2c_oVxxxx/i2c_timing_ctrl_16bit.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/cmos_i2c_oVxxxx/i2c_timing_ctrl_16bit.v" 310 -1 0 } } { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 19 -1 0 } } { "rtl/sensor/sensor.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v" 20 -1 0 } } { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 9 -1 0 } } { "rtl/Oxygen/Oxygen.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v" 10 -1 0 } } { "db/ip/qsys_system/submodules/qsys_system_jtag_uart.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_jtag_uart.v" 352 -1 0 } } { "db/ip/qsys_system/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } } { "db/a_graycounter_1lc.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/a_graycounter_1lc.tdf" 32 2 0 } } { "rtl/cmos_i2c_oVxxxx/i2c_timing_ctrl_16bit.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/cmos_i2c_oVxxxx/i2c_timing_ctrl_16bit.v" 445 -1 0 } } { "db/ip/qsys_system/submodules/qsys_system_jtag_uart.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_jtag_uart.v" 398 -1 0 } } { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 3500 -1 0 } } { "db/a_graycounter_t57.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/a_graycounter_t57.tdf" 32 2 0 } } { "rtl/Sdram_Control_2Port/Sdram_Control_2Port.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Sdram_Control_2Port/Sdram_Control_2Port.v" 390 -1 0 } } { "db/ip/qsys_system/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 2878 -1 0 } } { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 3878 -1 0 } } { "db/a_graycounter_1lc.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/a_graycounter_1lc.tdf" 45 2 0 } } { "db/a_graycounter_477.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/a_graycounter_477.tdf" 37 2 0 } } { "alt_jtag_atlantic.v" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "db/a_graycounter_t57.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/a_graycounter_t57.tdf" 44 2 0 } } { "db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v" 2099 -1 0 } } { "rtl/key/Threshold_Adj.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/key/Threshold_Adj.v" 34 -1 0 } } { "db/a_graycounter_ojc.tdf" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/a_graycounter_ojc.tdf" 37 2 0 } } { "db/ip/qsys_system/submodules/altera_reset_synchronizer.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "rtl/key/Threshold_Adj.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/key/Threshold_Adj.v" 19 -1 0 } } { "rtl/key/key_counter_scan.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/key/key_counter_scan.v" 58 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1560304108740 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1560304108741 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "data_hum_ten " "LATCH primitive \"data_hum_ten\" is permanently enabled" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 753 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1560304113688 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "data_temp_ten " "LATCH primitive \"data_temp_ten\" is permanently enabled" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 739 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1560304113688 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "data_body_temp_dec_ten " "LATCH primitive \"data_body_temp_dec_ten\" is permanently enabled" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 641 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1560304113688 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_addr\[12\] GND " "Pin \"sdram_addr\[12\]\" is stuck at GND" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560304115899 "|FAMS|sdram_addr[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_pwm GND " "Pin \"lcd_pwm\" is stuck at GND" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560304115899 "|FAMS|lcd_pwm"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_reset GND " "Pin \"lcd_reset\" is stuck at GND" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560304115899 "|FAMS|lcd_reset"} { "Warning" "WMLS_MLS_STUCK_PIN" "bz VCC " "Pin \"bz\" is stuck at VCC" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560304115899 "|FAMS|bz"} { "Warning" "WMLS_MLS_STUCK_PIN" "cmos_ctl1 GND " "Pin \"cmos_ctl1\" is stuck at GND" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560304115899 "|FAMS|cmos_ctl1"} { "Warning" "WMLS_MLS_STUCK_PIN" "cmos_ctl2 GND " "Pin \"cmos_ctl2\" is stuck at GND" {  } { { "FAMS.v" "" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560304115899 "|FAMS|cmos_ctl2"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1560304115899 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560304116440 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "350 " "350 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1560304132792 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "Add58~4 " "Logic cell \"Add58~4\"" {  } { { "FAMS.v" "Add58~4" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 754 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1560304132895 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add56~4 " "Logic cell \"Add56~4\"" {  } { { "FAMS.v" "Add56~4" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 740 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1560304132895 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add42~2 " "Logic cell \"Add42~2\"" {  } { { "FAMS.v" "Add42~2" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 642 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1560304132895 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add42~4 " "Logic cell \"Add42~4\"" {  } { { "FAMS.v" "Add42~4" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 642 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1560304132895 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add42~6 " "Logic cell \"Add42~6\"" {  } { { "FAMS.v" "Add42~6" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 642 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1560304132895 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add40~6 " "Logic cell \"Add40~6\"" {  } { { "FAMS.v" "Add40~6" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 628 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1560304132895 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add34~0 " "Logic cell \"Add34~0\"" {  } { { "FAMS.v" "Add34~0" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 567 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1560304132895 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add55~4 " "Logic cell \"Add55~4\"" {  } { { "FAMS.v" "Add55~4" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 733 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1560304132895 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add55~6 " "Logic cell \"Add55~6\"" {  } { { "FAMS.v" "Add55~6" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 733 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1560304132895 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add47~4 " "Logic cell \"Add47~4\"" {  } { { "FAMS.v" "Add47~4" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 677 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1560304132895 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add47~6 " "Logic cell \"Add47~6\"" {  } { { "FAMS.v" "Add47~6" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 677 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1560304132895 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add54~6 " "Logic cell \"Add54~6\"" {  } { { "FAMS.v" "Add54~6" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 726 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1560304132895 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add46~6 " "Logic cell \"Add46~6\"" {  } { { "FAMS.v" "Add46~6" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 670 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1560304132895 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add57~4 " "Logic cell \"Add57~4\"" {  } { { "FAMS.v" "Add57~4" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 747 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1560304132895 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add57~6 " "Logic cell \"Add57~6\"" {  } { { "FAMS.v" "Add57~6" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 747 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1560304132895 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add59~0 " "Logic cell \"Add59~0\"" {  } { { "FAMS.v" "Add59~0" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 761 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1560304132895 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add59~2 " "Logic cell \"Add59~2\"" {  } { { "FAMS.v" "Add59~2" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 761 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1560304132895 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add44~0 " "Logic cell \"Add44~0\"" {  } { { "FAMS.v" "Add44~0" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 656 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1560304132895 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add44~2 " "Logic cell \"Add44~2\"" {  } { { "FAMS.v" "Add44~2" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 656 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1560304132895 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add43~6 " "Logic cell \"Add43~6\"" {  } { { "FAMS.v" "Add43~6" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 649 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1560304132895 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add53~0 " "Logic cell \"Add53~0\"" {  } { { "FAMS.v" "Add53~0" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 719 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1560304132895 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add53~6 " "Logic cell \"Add53~6\"" {  } { { "FAMS.v" "Add53~6" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 719 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1560304132895 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add52~6 " "Logic cell \"Add52~6\"" {  } { { "FAMS.v" "Add52~6" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 712 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1560304132895 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add51~0 " "Logic cell \"Add51~0\"" {  } { { "FAMS.v" "Add51~0" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 705 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1560304132895 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add51~6 " "Logic cell \"Add51~6\"" {  } { { "FAMS.v" "Add51~6" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 705 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1560304132895 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add50~6 " "Logic cell \"Add50~6\"" {  } { { "FAMS.v" "Add50~6" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 698 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1560304132895 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add49~0 " "Logic cell \"Add49~0\"" {  } { { "FAMS.v" "Add49~0" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 691 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1560304132895 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add49~2 " "Logic cell \"Add49~2\"" {  } { { "FAMS.v" "Add49~2" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 691 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1560304132895 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add41~0 " "Logic cell \"Add41~0\"" {  } { { "FAMS.v" "Add41~0" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 635 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1560304132895 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add41~6 " "Logic cell \"Add41~6\"" {  } { { "FAMS.v" "Add41~6" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 635 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1560304132895 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add48~6 " "Logic cell \"Add48~6\"" {  } { { "FAMS.v" "Add48~6" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 684 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1560304132895 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add45~6 " "Logic cell \"Add45~6\"" {  } { { "FAMS.v" "Add45~6" { Text "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v" 663 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1560304132895 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1560304132895 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9611 " "Implemented 9611 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "54 " "Implemented 54 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1560304132956 ""} { "Info" "ICUT_CUT_TM_OPINS" "74 " "Implemented 74 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1560304132956 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "20 " "Implemented 20 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1560304132956 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9094 " "Implemented 9094 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1560304132956 ""} { "Info" "ICUT_CUT_TM_RAMS" "368 " "Implemented 368 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1560304132956 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1560304132956 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1560304132956 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/output_files/FAMS.map.smsg " "Generated suppressed messages file E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/output_files/FAMS.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304133936 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 412 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 412 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5095 " "Peak virtual memory: 5095 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1560304135182 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 12 09:48:55 2019 " "Processing ended: Wed Jun 12 09:48:55 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1560304135182 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:13 " "Elapsed time: 00:02:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1560304135182 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:51 " "Total CPU time (on all processors): 00:02:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1560304135182 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1560304135182 ""}
