1. [VHDL tutorial](https://www.seas.upenn.edu/~ese171/vhdl/vhdl_primer.html)
2. [UART implementation](https://www.digikey.com/eewiki/pages/viewpage.action?pageId=59507062)
3. [Why flip-flops work](https://electronics.stackexchange.com/questions/14807)if-the-output-of-a-d-type-flip-flop-appears-immediately-on-the-clock-edge-how-c]
4. [Counters] (https://www.intel.com/content/www/us/en/programmable/quartushelp/13.0/mergedProjects/hdl/vhdl/vhdl_pro_counters.htm)

--------------------------------------------------------------------------------------------------------------------------------------

1. [Getting started with Vivado](https://www.xilinx.com/video/hardware/getting-started-with-the-vivado-ide.html)
2. [Getting Started with Vivado (Digilent)](https://reference.digilentinc.com/vivado/getting_started/start)
3. [First FPGA Project (Digilent)](https://blog.digilentinc.com/creating-and-programming-our-first-fpga-project-part-2-initial-project-creation/)
4. [FPGA Verilog Tutorial](https://numato.com/kb/learning-fpga-verilog-beginners-guide-part-1-introduction/)
5. [Microzed chronicles](http://www.microzedchronicles.com/)
6. [Xilinx Support (Datasheets and Knowledge base)](https://www.xilinx.com/support.html)
7. [Building FIR filter](https://zipcpu.com/dsp/2017/09/15/fastfir.html)
8. [Advanced synthesis techniques (Vivado)](https://www.xilinx.com/publications/prod_mktg/club_vivado/presentation-2015/paris/Xilinx-AdvancedSynthesis.pdf)
9. [FPGA Design with Verilog](https://verilogguide.readthedocs.io/en/latest/)
10. [FPGA Design with VHDL](https://vhdlguide.readthedocs.io/en/latest/index.html)
11. [Sine wave generator](https://www.element14.com/community/groups/fpga-group/blog/2019/09/20/fpga-waves-2-simple-sinewave)
