Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Oct  7 08:56:16 2024
| Host         : WIN-H8ULN2I4VKL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file II_3_timing_summary_routed.rpt -pb II_3_timing_summary_routed.pb -rpx II_3_timing_summary_routed.rpx -warn_on_violation
| Design       : II_3
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.967        0.000                      0                   75        0.155        0.000                      0                   75        4.500        0.000                       0                    43  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.967        0.000                      0                   75        0.155        0.000                      0                   75        4.500        0.000                       0                    43  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.967ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.967ns  (required time - arrival time)
  Source:                 vga_sync/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync/v_count_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.787ns  (logic 0.890ns (23.504%)  route 2.897ns (76.496%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.627     5.148    vga_sync/clock_IBUF_BUFG
    SLICE_X2Y18          FDCE                                         r  vga_sync/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDCE (Prop_fdce_C_Q)         0.518     5.666 r  vga_sync/h_count_reg_reg[0]/Q
                         net (fo=7, routed)           0.867     6.533    vga_sync/_vga_sync_x[0]
    SLICE_X2Y18          LUT4 (Prop_lut4_I2_O)        0.124     6.657 f  vga_sync/h_count_reg[7]_i_2/O
                         net (fo=4, routed)           0.792     7.449    vga_sync/h_count_reg[7]_i_2_n_0
    SLICE_X3Y18          LUT5 (Prop_lut5_I0_O)        0.124     7.573 f  vga_sync/h_count_reg[9]_i_3/O
                         net (fo=3, routed)           0.599     8.172    vga_sync/h_count_reg[9]_i_3_n_0
    SLICE_X5Y18          LUT5 (Prop_lut5_I4_O)        0.124     8.296 r  vga_sync/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.639     8.935    vga_sync/v_count_reg0
    SLICE_X6Y21          FDCE                                         r  vga_sync/v_count_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.505    14.846    vga_sync/clock_IBUF_BUFG
    SLICE_X6Y21          FDCE                                         r  vga_sync/v_count_reg_reg[5]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X6Y21          FDCE (Setup_fdce_C_CE)      -0.169    14.902    vga_sync/v_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.902    
                         arrival time                          -8.935    
  -------------------------------------------------------------------
                         slack                                  5.967    

Slack (MET) :             6.072ns  (required time - arrival time)
  Source:                 vga_sync/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync/v_count_reg_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.646ns  (logic 0.890ns (24.412%)  route 2.756ns (75.588%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.627     5.148    vga_sync/clock_IBUF_BUFG
    SLICE_X2Y18          FDCE                                         r  vga_sync/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDCE (Prop_fdce_C_Q)         0.518     5.666 r  vga_sync/h_count_reg_reg[0]/Q
                         net (fo=7, routed)           0.867     6.533    vga_sync/_vga_sync_x[0]
    SLICE_X2Y18          LUT4 (Prop_lut4_I2_O)        0.124     6.657 f  vga_sync/h_count_reg[7]_i_2/O
                         net (fo=4, routed)           0.792     7.449    vga_sync/h_count_reg[7]_i_2_n_0
    SLICE_X3Y18          LUT5 (Prop_lut5_I0_O)        0.124     7.573 f  vga_sync/h_count_reg[9]_i_3/O
                         net (fo=3, routed)           0.599     8.172    vga_sync/h_count_reg[9]_i_3_n_0
    SLICE_X5Y18          LUT5 (Prop_lut5_I4_O)        0.124     8.296 r  vga_sync/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.498     8.794    vga_sync/v_count_reg0
    SLICE_X5Y21          FDCE                                         r  vga_sync/v_count_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.505    14.846    vga_sync/clock_IBUF_BUFG
    SLICE_X5Y21          FDCE                                         r  vga_sync/v_count_reg_reg[7]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X5Y21          FDCE (Setup_fdce_C_CE)      -0.205    14.866    vga_sync/v_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         14.866    
                         arrival time                          -8.794    
  -------------------------------------------------------------------
                         slack                                  6.072    

Slack (MET) :             6.072ns  (required time - arrival time)
  Source:                 vga_sync/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync/v_count_reg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.646ns  (logic 0.890ns (24.412%)  route 2.756ns (75.588%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.627     5.148    vga_sync/clock_IBUF_BUFG
    SLICE_X2Y18          FDCE                                         r  vga_sync/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDCE (Prop_fdce_C_Q)         0.518     5.666 r  vga_sync/h_count_reg_reg[0]/Q
                         net (fo=7, routed)           0.867     6.533    vga_sync/_vga_sync_x[0]
    SLICE_X2Y18          LUT4 (Prop_lut4_I2_O)        0.124     6.657 f  vga_sync/h_count_reg[7]_i_2/O
                         net (fo=4, routed)           0.792     7.449    vga_sync/h_count_reg[7]_i_2_n_0
    SLICE_X3Y18          LUT5 (Prop_lut5_I0_O)        0.124     7.573 f  vga_sync/h_count_reg[9]_i_3/O
                         net (fo=3, routed)           0.599     8.172    vga_sync/h_count_reg[9]_i_3_n_0
    SLICE_X5Y18          LUT5 (Prop_lut5_I4_O)        0.124     8.296 r  vga_sync/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.498     8.794    vga_sync/v_count_reg0
    SLICE_X5Y21          FDCE                                         r  vga_sync/v_count_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.505    14.846    vga_sync/clock_IBUF_BUFG
    SLICE_X5Y21          FDCE                                         r  vga_sync/v_count_reg_reg[8]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X5Y21          FDCE (Setup_fdce_C_CE)      -0.205    14.866    vga_sync/v_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         14.866    
                         arrival time                          -8.794    
  -------------------------------------------------------------------
                         slack                                  6.072    

Slack (MET) :             6.072ns  (required time - arrival time)
  Source:                 vga_sync/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync/v_count_reg_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.646ns  (logic 0.890ns (24.412%)  route 2.756ns (75.588%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.627     5.148    vga_sync/clock_IBUF_BUFG
    SLICE_X2Y18          FDCE                                         r  vga_sync/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDCE (Prop_fdce_C_Q)         0.518     5.666 r  vga_sync/h_count_reg_reg[0]/Q
                         net (fo=7, routed)           0.867     6.533    vga_sync/_vga_sync_x[0]
    SLICE_X2Y18          LUT4 (Prop_lut4_I2_O)        0.124     6.657 f  vga_sync/h_count_reg[7]_i_2/O
                         net (fo=4, routed)           0.792     7.449    vga_sync/h_count_reg[7]_i_2_n_0
    SLICE_X3Y18          LUT5 (Prop_lut5_I0_O)        0.124     7.573 f  vga_sync/h_count_reg[9]_i_3/O
                         net (fo=3, routed)           0.599     8.172    vga_sync/h_count_reg[9]_i_3_n_0
    SLICE_X5Y18          LUT5 (Prop_lut5_I4_O)        0.124     8.296 r  vga_sync/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.498     8.794    vga_sync/v_count_reg0
    SLICE_X5Y21          FDCE                                         r  vga_sync/v_count_reg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.505    14.846    vga_sync/clock_IBUF_BUFG
    SLICE_X5Y21          FDCE                                         r  vga_sync/v_count_reg_reg[9]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X5Y21          FDCE (Setup_fdce_C_CE)      -0.205    14.866    vga_sync/v_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         14.866    
                         arrival time                          -8.794    
  -------------------------------------------------------------------
                         slack                                  6.072    

Slack (MET) :             6.110ns  (required time - arrival time)
  Source:                 vga_sync/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync/v_count_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.645ns  (logic 0.890ns (24.420%)  route 2.755ns (75.580%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.627     5.148    vga_sync/clock_IBUF_BUFG
    SLICE_X2Y18          FDCE                                         r  vga_sync/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDCE (Prop_fdce_C_Q)         0.518     5.666 r  vga_sync/h_count_reg_reg[0]/Q
                         net (fo=7, routed)           0.867     6.533    vga_sync/_vga_sync_x[0]
    SLICE_X2Y18          LUT4 (Prop_lut4_I2_O)        0.124     6.657 f  vga_sync/h_count_reg[7]_i_2/O
                         net (fo=4, routed)           0.792     7.449    vga_sync/h_count_reg[7]_i_2_n_0
    SLICE_X3Y18          LUT5 (Prop_lut5_I0_O)        0.124     7.573 f  vga_sync/h_count_reg[9]_i_3/O
                         net (fo=3, routed)           0.599     8.172    vga_sync/h_count_reg[9]_i_3_n_0
    SLICE_X5Y18          LUT5 (Prop_lut5_I4_O)        0.124     8.296 r  vga_sync/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.497     8.793    vga_sync/v_count_reg0
    SLICE_X6Y19          FDCE                                         r  vga_sync/v_count_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.506    14.847    vga_sync/clock_IBUF_BUFG
    SLICE_X6Y19          FDCE                                         r  vga_sync/v_count_reg_reg[0]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X6Y19          FDCE (Setup_fdce_C_CE)      -0.169    14.903    vga_sync/v_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.903    
                         arrival time                          -8.793    
  -------------------------------------------------------------------
                         slack                                  6.110    

Slack (MET) :             6.110ns  (required time - arrival time)
  Source:                 vga_sync/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync/v_count_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.645ns  (logic 0.890ns (24.420%)  route 2.755ns (75.580%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.627     5.148    vga_sync/clock_IBUF_BUFG
    SLICE_X2Y18          FDCE                                         r  vga_sync/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDCE (Prop_fdce_C_Q)         0.518     5.666 r  vga_sync/h_count_reg_reg[0]/Q
                         net (fo=7, routed)           0.867     6.533    vga_sync/_vga_sync_x[0]
    SLICE_X2Y18          LUT4 (Prop_lut4_I2_O)        0.124     6.657 f  vga_sync/h_count_reg[7]_i_2/O
                         net (fo=4, routed)           0.792     7.449    vga_sync/h_count_reg[7]_i_2_n_0
    SLICE_X3Y18          LUT5 (Prop_lut5_I0_O)        0.124     7.573 f  vga_sync/h_count_reg[9]_i_3/O
                         net (fo=3, routed)           0.599     8.172    vga_sync/h_count_reg[9]_i_3_n_0
    SLICE_X5Y18          LUT5 (Prop_lut5_I4_O)        0.124     8.296 r  vga_sync/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.497     8.793    vga_sync/v_count_reg0
    SLICE_X6Y19          FDCE                                         r  vga_sync/v_count_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.506    14.847    vga_sync/clock_IBUF_BUFG
    SLICE_X6Y19          FDCE                                         r  vga_sync/v_count_reg_reg[2]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X6Y19          FDCE (Setup_fdce_C_CE)      -0.169    14.903    vga_sync/v_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.903    
                         arrival time                          -8.793    
  -------------------------------------------------------------------
                         slack                                  6.110    

Slack (MET) :             6.110ns  (required time - arrival time)
  Source:                 vga_sync/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync/v_count_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.645ns  (logic 0.890ns (24.420%)  route 2.755ns (75.580%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.627     5.148    vga_sync/clock_IBUF_BUFG
    SLICE_X2Y18          FDCE                                         r  vga_sync/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDCE (Prop_fdce_C_Q)         0.518     5.666 r  vga_sync/h_count_reg_reg[0]/Q
                         net (fo=7, routed)           0.867     6.533    vga_sync/_vga_sync_x[0]
    SLICE_X2Y18          LUT4 (Prop_lut4_I2_O)        0.124     6.657 f  vga_sync/h_count_reg[7]_i_2/O
                         net (fo=4, routed)           0.792     7.449    vga_sync/h_count_reg[7]_i_2_n_0
    SLICE_X3Y18          LUT5 (Prop_lut5_I0_O)        0.124     7.573 f  vga_sync/h_count_reg[9]_i_3/O
                         net (fo=3, routed)           0.599     8.172    vga_sync/h_count_reg[9]_i_3_n_0
    SLICE_X5Y18          LUT5 (Prop_lut5_I4_O)        0.124     8.296 r  vga_sync/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.497     8.793    vga_sync/v_count_reg0
    SLICE_X6Y19          FDCE                                         r  vga_sync/v_count_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.506    14.847    vga_sync/clock_IBUF_BUFG
    SLICE_X6Y19          FDCE                                         r  vga_sync/v_count_reg_reg[3]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X6Y19          FDCE (Setup_fdce_C_CE)      -0.169    14.903    vga_sync/v_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.903    
                         arrival time                          -8.793    
  -------------------------------------------------------------------
                         slack                                  6.110    

Slack (MET) :             6.215ns  (required time - arrival time)
  Source:                 vga_sync/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync/v_count_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.504ns  (logic 0.890ns (25.400%)  route 2.614ns (74.600%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.627     5.148    vga_sync/clock_IBUF_BUFG
    SLICE_X2Y18          FDCE                                         r  vga_sync/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDCE (Prop_fdce_C_Q)         0.518     5.666 r  vga_sync/h_count_reg_reg[0]/Q
                         net (fo=7, routed)           0.867     6.533    vga_sync/_vga_sync_x[0]
    SLICE_X2Y18          LUT4 (Prop_lut4_I2_O)        0.124     6.657 f  vga_sync/h_count_reg[7]_i_2/O
                         net (fo=4, routed)           0.792     7.449    vga_sync/h_count_reg[7]_i_2_n_0
    SLICE_X3Y18          LUT5 (Prop_lut5_I0_O)        0.124     7.573 f  vga_sync/h_count_reg[9]_i_3/O
                         net (fo=3, routed)           0.599     8.172    vga_sync/h_count_reg[9]_i_3_n_0
    SLICE_X5Y18          LUT5 (Prop_lut5_I4_O)        0.124     8.296 r  vga_sync/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.356     8.652    vga_sync/v_count_reg0
    SLICE_X5Y20          FDCE                                         r  vga_sync/v_count_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.506    14.847    vga_sync/clock_IBUF_BUFG
    SLICE_X5Y20          FDCE                                         r  vga_sync/v_count_reg_reg[1]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X5Y20          FDCE (Setup_fdce_C_CE)      -0.205    14.867    vga_sync/v_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.867    
                         arrival time                          -8.652    
  -------------------------------------------------------------------
                         slack                                  6.215    

Slack (MET) :             6.215ns  (required time - arrival time)
  Source:                 vga_sync/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync/v_count_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.504ns  (logic 0.890ns (25.400%)  route 2.614ns (74.600%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.627     5.148    vga_sync/clock_IBUF_BUFG
    SLICE_X2Y18          FDCE                                         r  vga_sync/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDCE (Prop_fdce_C_Q)         0.518     5.666 r  vga_sync/h_count_reg_reg[0]/Q
                         net (fo=7, routed)           0.867     6.533    vga_sync/_vga_sync_x[0]
    SLICE_X2Y18          LUT4 (Prop_lut4_I2_O)        0.124     6.657 f  vga_sync/h_count_reg[7]_i_2/O
                         net (fo=4, routed)           0.792     7.449    vga_sync/h_count_reg[7]_i_2_n_0
    SLICE_X3Y18          LUT5 (Prop_lut5_I0_O)        0.124     7.573 f  vga_sync/h_count_reg[9]_i_3/O
                         net (fo=3, routed)           0.599     8.172    vga_sync/h_count_reg[9]_i_3_n_0
    SLICE_X5Y18          LUT5 (Prop_lut5_I4_O)        0.124     8.296 r  vga_sync/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.356     8.652    vga_sync/v_count_reg0
    SLICE_X5Y20          FDCE                                         r  vga_sync/v_count_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.506    14.847    vga_sync/clock_IBUF_BUFG
    SLICE_X5Y20          FDCE                                         r  vga_sync/v_count_reg_reg[4]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X5Y20          FDCE (Setup_fdce_C_CE)      -0.205    14.867    vga_sync/v_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.867    
                         arrival time                          -8.652    
  -------------------------------------------------------------------
                         slack                                  6.215    

Slack (MET) :             6.215ns  (required time - arrival time)
  Source:                 vga_sync/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync/v_count_reg_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.504ns  (logic 0.890ns (25.400%)  route 2.614ns (74.600%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.627     5.148    vga_sync/clock_IBUF_BUFG
    SLICE_X2Y18          FDCE                                         r  vga_sync/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDCE (Prop_fdce_C_Q)         0.518     5.666 r  vga_sync/h_count_reg_reg[0]/Q
                         net (fo=7, routed)           0.867     6.533    vga_sync/_vga_sync_x[0]
    SLICE_X2Y18          LUT4 (Prop_lut4_I2_O)        0.124     6.657 f  vga_sync/h_count_reg[7]_i_2/O
                         net (fo=4, routed)           0.792     7.449    vga_sync/h_count_reg[7]_i_2_n_0
    SLICE_X3Y18          LUT5 (Prop_lut5_I0_O)        0.124     7.573 f  vga_sync/h_count_reg[9]_i_3/O
                         net (fo=3, routed)           0.599     8.172    vga_sync/h_count_reg[9]_i_3_n_0
    SLICE_X5Y18          LUT5 (Prop_lut5_I4_O)        0.124     8.296 r  vga_sync/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.356     8.652    vga_sync/v_count_reg0
    SLICE_X5Y20          FDCE                                         r  vga_sync/v_count_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.506    14.847    vga_sync/clock_IBUF_BUFG
    SLICE_X5Y20          FDCE                                         r  vga_sync/v_count_reg_reg[6]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X5Y20          FDCE (Setup_fdce_C_CE)      -0.205    14.867    vga_sync/v_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.867    
                         arrival time                          -8.652    
  -------------------------------------------------------------------
                         slack                                  6.215    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 key/key_in_debouncer/Output_filiter_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.189ns (68.807%)  route 0.086ns (31.193%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.586     1.469    key/key_in_debouncer/clock_IBUF_BUFG
    SLICE_X0Y20          FDRE                                         r  key/key_in_debouncer/Output_filiter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  key/key_in_debouncer/Output_filiter_reg/Q
                         net (fo=2, routed)           0.086     1.696    key/key_in_debouncer/_key_in_debouncer_io_output
    SLICE_X1Y20          LUT4 (Prop_lut4_I0_O)        0.048     1.744 r  key/key_in_debouncer/state_i_1/O
                         net (fo=1, routed)           0.000     1.744    key_n_0
    SLICE_X1Y20          FDRE                                         r  state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.855     1.982    clock_IBUF_BUFG
    SLICE_X1Y20          FDRE                                         r  state_reg/C
                         clock pessimism             -0.500     1.482    
    SLICE_X1Y20          FDRE (Hold_fdre_C_D)         0.107     1.589    state_reg
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 key/key_in_debouncer/Output_filiter_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key/key_in_pre_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.586     1.469    key/key_in_debouncer/clock_IBUF_BUFG
    SLICE_X0Y20          FDRE                                         r  key/key_in_debouncer/Output_filiter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  key/key_in_debouncer/Output_filiter_reg/Q
                         net (fo=2, routed)           0.086     1.696    key/key_in_debouncer/_key_in_debouncer_io_output
    SLICE_X1Y20          LUT2 (Prop_lut2_I0_O)        0.045     1.741 r  key/key_in_debouncer/key_in_pre_i_1/O
                         net (fo=1, routed)           0.000     1.741    key/key_in_debouncer_n_1
    SLICE_X1Y20          FDRE                                         r  key/key_in_pre_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.855     1.982    key/clock_IBUF_BUFG
    SLICE_X1Y20          FDRE                                         r  key/key_in_pre_reg/C
                         clock pessimism             -0.500     1.482    
    SLICE_X1Y20          FDRE (Hold_fdre_C_D)         0.091     1.573    key/key_in_pre_reg
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 vga_sync/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync/h_count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.150%)  route 0.157ns (45.850%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.588     1.471    vga_sync/clock_IBUF_BUFG
    SLICE_X3Y18          FDCE                                         r  vga_sync/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDCE (Prop_fdce_C_Q)         0.141     1.612 r  vga_sync/h_count_reg_reg[4]/Q
                         net (fo=11, routed)          0.157     1.770    vga_sync/_vga_sync_x[4]
    SLICE_X3Y18          LUT6 (Prop_lut6_I5_O)        0.045     1.815 r  vga_sync/h_count_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.815    vga_sync/h_count_reg[5]_i_1_n_0
    SLICE_X3Y18          FDCE                                         r  vga_sync/h_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.857     1.984    vga_sync/clock_IBUF_BUFG
    SLICE_X3Y18          FDCE                                         r  vga_sync/h_count_reg_reg[5]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X3Y18          FDCE (Hold_fdce_C_D)         0.092     1.563    vga_sync/h_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 key/key_in_debouncer/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key/key_in_debouncer/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.585     1.468    key/key_in_debouncer/clock_IBUF_BUFG
    SLICE_X2Y21          FDRE                                         r  key/key_in_debouncer/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          FDRE (Prop_fdre_C_Q)         0.164     1.632 r  key/key_in_debouncer/count_reg[10]/Q
                         net (fo=2, routed)           0.125     1.758    key/key_in_debouncer/count_reg[10]
    SLICE_X2Y21          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.868 r  key/key_in_debouncer/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.868    key/key_in_debouncer/count_reg[8]_i_1_n_5
    SLICE_X2Y21          FDRE                                         r  key/key_in_debouncer/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.854     1.981    key/key_in_debouncer/clock_IBUF_BUFG
    SLICE_X2Y21          FDRE                                         r  key/key_in_debouncer/count_reg[10]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X2Y21          FDRE (Hold_fdre_C_D)         0.134     1.602    key/key_in_debouncer/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 key/key_in_debouncer/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key/key_in_debouncer/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.586     1.469    key/key_in_debouncer/clock_IBUF_BUFG
    SLICE_X2Y20          FDRE                                         r  key/key_in_debouncer/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDRE (Prop_fdre_C_Q)         0.164     1.633 r  key/key_in_debouncer/count_reg[6]/Q
                         net (fo=2, routed)           0.125     1.759    key/key_in_debouncer/count_reg[6]
    SLICE_X2Y20          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.869 r  key/key_in_debouncer/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.869    key/key_in_debouncer/count_reg[4]_i_1_n_5
    SLICE_X2Y20          FDRE                                         r  key/key_in_debouncer/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.855     1.982    key/key_in_debouncer/clock_IBUF_BUFG
    SLICE_X2Y20          FDRE                                         r  key/key_in_debouncer/count_reg[6]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X2Y20          FDRE (Hold_fdre_C_D)         0.134     1.603    key/key_in_debouncer/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 key/key_in_debouncer/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key/key_in_debouncer/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.587     1.470    key/key_in_debouncer/clock_IBUF_BUFG
    SLICE_X2Y19          FDRE                                         r  key/key_in_debouncer/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDRE (Prop_fdre_C_Q)         0.164     1.634 r  key/key_in_debouncer/count_reg[2]/Q
                         net (fo=2, routed)           0.127     1.761    key/key_in_debouncer/count_reg[2]
    SLICE_X2Y19          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.871 r  key/key_in_debouncer/count_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.871    key/key_in_debouncer/count_reg[0]_i_2_n_5
    SLICE_X2Y19          FDRE                                         r  key/key_in_debouncer/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.856     1.983    key/key_in_debouncer/clock_IBUF_BUFG
    SLICE_X2Y19          FDRE                                         r  key/key_in_debouncer/count_reg[2]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X2Y19          FDRE (Hold_fdre_C_D)         0.134     1.604    key/key_in_debouncer/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 vga_sync/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync/v_count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.209ns (53.290%)  route 0.183ns (46.710%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.585     1.468    vga_sync/clock_IBUF_BUFG
    SLICE_X6Y19          FDCE                                         r  vga_sync/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y19          FDCE (Prop_fdce_C_Q)         0.164     1.632 f  vga_sync/v_count_reg_reg[3]/Q
                         net (fo=14, routed)          0.183     1.815    vga_sync/_vga_sync_y[3]
    SLICE_X6Y19          LUT6 (Prop_lut6_I2_O)        0.045     1.860 r  vga_sync/v_count_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.860    vga_sync/v_count_reg[2]_i_1_n_0
    SLICE_X6Y19          FDCE                                         r  vga_sync/v_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.854     1.981    vga_sync/clock_IBUF_BUFG
    SLICE_X6Y19          FDCE                                         r  vga_sync/v_count_reg_reg[2]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X6Y19          FDCE (Hold_fdce_C_D)         0.120     1.588    vga_sync/v_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 vga_sync/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync/v_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.585     1.468    vga_sync/clock_IBUF_BUFG
    SLICE_X6Y19          FDCE                                         r  vga_sync/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y19          FDCE (Prop_fdce_C_Q)         0.164     1.632 r  vga_sync/v_count_reg_reg[2]/Q
                         net (fo=13, routed)          0.186     1.818    vga_sync/_vga_sync_y[2]
    SLICE_X6Y19          LUT6 (Prop_lut6_I2_O)        0.045     1.863 r  vga_sync/v_count_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.863    vga_sync/v_count_reg[3]_i_1_n_0
    SLICE_X6Y19          FDCE                                         r  vga_sync/v_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.854     1.981    vga_sync/clock_IBUF_BUFG
    SLICE_X6Y19          FDCE                                         r  vga_sync/v_count_reg_reg[3]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X6Y19          FDCE (Hold_fdce_C_D)         0.121     1.589    vga_sync/v_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 vga_sync/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync/v_count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.145%)  route 0.177ns (45.855%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.585     1.468    vga_sync/clock_IBUF_BUFG
    SLICE_X6Y19          FDCE                                         r  vga_sync/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y19          FDCE (Prop_fdce_C_Q)         0.164     1.632 r  vga_sync/v_count_reg_reg[3]/Q
                         net (fo=14, routed)          0.177     1.809    vga_sync/_vga_sync_y[3]
    SLICE_X5Y20          LUT5 (Prop_lut5_I2_O)        0.045     1.854 r  vga_sync/v_count_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.854    vga_sync/v_count_reg[4]_i_1_n_0
    SLICE_X5Y20          FDCE                                         r  vga_sync/v_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.853     1.980    vga_sync/clock_IBUF_BUFG
    SLICE_X5Y20          FDCE                                         r  vga_sync/v_count_reg_reg[4]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X5Y20          FDCE (Hold_fdce_C_D)         0.091     1.572    vga_sync/v_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 vga_sync/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync/h_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.186ns (43.835%)  route 0.238ns (56.165%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.588     1.471    vga_sync/clock_IBUF_BUFG
    SLICE_X3Y18          FDCE                                         r  vga_sync/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDCE (Prop_fdce_C_Q)         0.141     1.612 r  vga_sync/h_count_reg_reg[6]/Q
                         net (fo=11, routed)          0.238     1.850    vga_sync/_vga_sync_x[6]
    SLICE_X4Y18          LUT6 (Prop_lut6_I1_O)        0.045     1.895 r  vga_sync/h_count_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.895    vga_sync/h_count_reg[8]_i_1_n_0
    SLICE_X4Y18          FDCE                                         r  vga_sync/h_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.855     1.982    vga_sync/clock_IBUF_BUFG
    SLICE_X4Y18          FDCE                                         r  vga_sync/h_count_reg_reg[8]/C
                         clock pessimism             -0.478     1.504    
    SLICE_X4Y18          FDCE (Hold_fdce_C_D)         0.091     1.595    vga_sync/h_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.300    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y21    key/key_in_debouncer/Iv_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y20    key/key_in_debouncer/Output_filiter_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y19    key/key_in_debouncer/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y21    key/key_in_debouncer/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y21    key/key_in_debouncer/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y22    key/key_in_debouncer/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y22    key/key_in_debouncer/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y19    key/key_in_debouncer/count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y19    key/key_in_debouncer/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y21    key/key_in_debouncer/Iv_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y21    key/key_in_debouncer/Iv_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y20    key/key_in_debouncer/Output_filiter_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y19    key/key_in_debouncer/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y21    key/key_in_debouncer/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y21    key/key_in_debouncer/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y21    key/key_in_debouncer/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y21    key/key_in_debouncer/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y22    key/key_in_debouncer/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y22    key/key_in_debouncer/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y22    key/key_in_debouncer/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y22    key/key_in_debouncer/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y21    key/key_in_debouncer/Iv_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y21    key/key_in_debouncer/Iv_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y20    key/key_in_debouncer/Output_filiter_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y19    key/key_in_debouncer/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y21    key/key_in_debouncer/count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y21    key/key_in_debouncer/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y21    key/key_in_debouncer/count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y21    key/key_in_debouncer/count_reg[11]/C



