5 9 1 * 0
8 /ptmp/cvs/covered/diags/verilog -t main -vcd signed3.4.vcd -o signed3.4.cdd -v signed3.4.v
3 0 $root $root NA 0 0
3 0 main main signed3.4.v 1 26
2 1 6 50008 1 0 20004 0 0 1 4 0
2 2 6 10001 0 1 400 0 0 a
2 3 6 10008 1 37 1006 1 2
2 4 7 50008 1 0 20004 0 0 1 4 0
2 5 7 10001 0 1 400 0 0 b
2 6 7 10008 1 37 6 4 5
2 7 8 50008 1 0 20004 0 0 1 4 0
2 8 8 10001 0 1 400 0 0 c
2 9 8 10008 1 37 6 7 8
2 10 9 50008 1 0 20004 0 0 1 4 0
2 11 9 10001 0 1 400 0 0 d
2 12 9 10008 1 37 6 10 11
2 13 10 20002 1 0 20008 0 0 32 64 11 0 0 0 0 0 0 0
2 14 10 10002 2 2c 2000a 13 0 32 2 aa aa aa aa aa aa aa aa
2 15 11 d000e 1 0 20008 0 0 32 64 44 0 0 0 0 0 0 0
2 16 11 c000c 1 4d 20008 15 0 32 66 69aa f0aa f0aa f0aa f0aa f0aa f0aa f0aa
2 17 11 60007 1 0 20008 0 0 32 64 44 0 0 0 0 0 0 0
2 18 11 50005 1 4d 20008 17 0 32 66 69aa f0aa f0aa f0aa f0aa f0aa f0aa f0aa
2 19 11 5000e 1 14 20208 16 18 1 2 1002
2 20 11 10001 0 1 400 0 0 a
2 21 11 1000e 1 37 a 19 20
2 22 12 d000e 1 0 20008 0 0 32 64 44 0 0 0 0 0 0 0
2 23 12 60007 1 0 20008 0 0 32 64 44 0 0 0 0 0 0 0
2 24 12 50005 1 4d 20008 23 0 32 66 69aa f0aa f0aa f0aa f0aa f0aa f0aa f0aa
2 25 12 5000e 1 14 20204 22 24 1 2 102
2 26 12 10001 0 1 400 0 0 b
2 27 12 1000e 1 37 6 25 26
2 28 13 d000e 1 0 20008 0 0 32 64 44 0 0 0 0 0 0 0
2 29 13 c000c 1 4d 20008 28 0 32 66 69aa f0aa f0aa f0aa f0aa f0aa f0aa f0aa
2 30 13 60007 1 0 20008 0 0 32 64 44 0 0 0 0 0 0 0
2 31 13 6000e 1 14 20208 29 30 1 2 1002
2 32 13 10001 0 1 400 0 0 c
2 33 13 1000e 1 37 a 31 32
2 34 14 d000e 1 0 20008 0 0 32 64 44 0 0 0 0 0 0 0
2 35 14 60007 1 0 20008 0 0 32 64 44 0 0 0 0 0 0 0
2 36 14 6000e 1 14 20208 34 35 1 2 1002
2 37 14 10001 0 1 400 0 0 d
2 38 14 1000e 1 37 a 36 37
1 a 3 830004 1 0 0 0 1 1 102
1 b 3 830007 1 0 0 0 1 1 2
1 c 3 83000a 1 0 0 0 1 1 102
1 d 3 83000d 1 0 0 0 1 1 102
4 38 0 0
4 33 38 38
4 27 33 33
4 21 27 27
4 14 21 0
4 12 14 14
4 9 12 12
4 6 9 9
4 3 6 6
