From 2ce2847139720591b432256befd26da8e59d96e5 Mon Sep 17 00:00:00 2001
From: Peter Chiu <chui-hao.chiu@mediatek.com>
Date: Tue, 27 Aug 2024 18:05:37 +0800
Subject: [PATCH 035/119] mtk: mt76: mt7990: use device id macro in internal
 debug file

This is a preliminary patch to support mt7990 chipset.

Signed-off-by: Peter Chiu <chui-hao.chiu@mediatek.com>

mtk: mt76: mt7990: add new device id for mt7990 chipset

Signed-off-by: Peter Chiu <chui-hao.chiu@mediatek.com>

mtk: mt76: mt7990: enable TX/RX for MT7990

Support TXD assignment for MT7990.

Signed-off-by: Benjamin Lin <benjamin-jw.lin@mediatek.com>

mtk: mt76: mt7990: add fw/eeprom/sku support

1. Add mt7990 fw/eeprom definition
2. Add mt7990 sku/part number parsing
3. Add mt7990 efuse FT merge support

Signed-off-by: StanleyYP Wang <StanleyYP.Wang@mediatek.com>

mtk: mt76: mt7990: add fwdl support

Add mt7990 fwdl support

Signed-off-by: StanleyYP Wang <StanleyYP.Wang@mediatek.com>

mtk: mt76: mt7990: Increase pp auto mode listen time

Add the time is prevent for 5g link doing channel switch triggered by fw
event before 6g link setup is not finished. The case makes hostapd couldn't
setup mld successfully.

Change pp detection theshold align for 5 seconds timer.

Signed-off-by: Allen Ye <allen.ye@mediatek.com>

mtk: mt76: mt7990: add CR for mt7990

Add CR for mt7990
1. mt7990_offs is checked and revised
2. mt7996_reg_base is identical in both mt7990 and mt7996/mt7992.
3. mt7996_reg_map is checked and revised
4. The CRs in mt7996_mac_init_band are identical
5. The CRs in mt7996_configure_filter are identical
6. The flow & CRs of l1/l2/cbtop remapping are checked and revised

Signed-off-by: StanleyYP Wang <StanleyYP.Wang@mediatek.com>

mtk: mt76: mt7990: add testmode support

mt7990 does not support mem dpd cal, so refactor prek flow to support
both of the following cases.
1. mt7996/mt7992: has mem dpd cal
2. mt7990: no mem dpd cal, use legacy dpd cal for BW > 20 instead

Signed-off-by: StanleyYP Wang <StanleyYP.Wang@mediatek.com>

mtk: mt76: mt7990: modify mcu command to support mt7990 chipset

The mt7990 does not have WA so send command to wm directly and
change wa commands to wm command.

Although WA is removed from mt7990, the WM still use mcu command destination
to check whether handle command or not.
Fix the mcu command by the following rules.
- If it was handled by WM only, use macro MCU_WM_UNI_CMD.
- If it was handled by WA only, use macro MCU_WA_UNI_CMD.
- If it was handled by both WA and WM, use macro MCU_WMWA_UNI_CMD.

Above rules should be followed by mt7996 and mt7992 so this patch is
compatible to mt7996 and mt7992.

Signed-off-by: Peter Chiu <chui-hao.chiu@mediatek.com>

mtk: mt76: mt7990: modify dma ring for removing wa

Modify dma ring for removing wa
Avoid setting wa mcu command

Signed-off-by: StanleyYP Wang <StanleyYP.Wang@mediatek.com>

mtk: mt76: mt7990: add mt7990 support for debugfs

Revise the following debugfs
1. tr_info
2. ple_info
3. pse_info
4. mib_info

Signed-off-by: StanleyYP Wang <StanleyYP.Wang@mediatek.com>

mtk: mt76: mt7990: revise txfree format for mt7990

In mt7990, a new txfree format (ver7) is used.
The differences between ver5 (used by mt7996/mt7992) and ver7 are listed below.
1. Add TID(bit 11..8) and PID(bit 7..0) in DW2.
2. An additional DW is added for TXD release timestamp, TXD release period from
queue head, and PPDU RTS TX count. This DW also sets the Pair bit(bit 31), so skip
it temporarily to avoid misparsing.

Signed-off-by: StanleyYP Wang <StanleyYP.Wang@mediatek.com>

mtk: mt76: mt7990: add unicmd for removing WA

Add the following commands
1. MCU_WA_PARAM_CMD(QUERY) => SDO command, tag UNI_CMD_SDO_QUERY
2. MCU_WA_PARAM_CMD(SET) => SDO command, tag UNI_CMD_SDO_SET
3. QUERY MCU_WA_PARAM_BSS_ACQ_PKT_CNT => SDO command, tag UNI_CMD_SDO_GET_BSS_ACQ_PKT_NUM
4. MCU_EXT_EVENT_BSS_ACQ_PKT_CNT => SDO event, tag UNI_EVENT_SDO_BSS_ACQ_PKT_CNT
5. MCU_WA_EXT_CMD(CP_SUPPORT) => SDO command, tag UNI_CMD_SDO_CP_MODE
6. MCU_WA_EXT_CMD(SET_QOS_MAP) => SDO command, tag UNI_CMD_SDO_SET_QOS_MAP

Signed-off-by: Peter Chiu <chui-hao.chiu@mediatek.com>

mtk: mt76: mt7990: refactor platfrom related configuration

1. Use enum to represent txfree path.
1. Use enum to represent bypass rro option.
3. Add some debug logs.

Signed-off-by: Peter Chiu <chui-hao.chiu@mediatek.com>

mtk: mt76: mt7990: add DMA ring for TxFree

Signed-off-by: Peter Chiu <chui-hao.chiu@mediatek.com>

mtk: mt76: mt7990: modify wtbl CRs for MT7990

Signed-off-by: Peter Chiu <chui-hao.chiu@mediatek.com>

mtk: mt76: mt7990: rename MT_RXQ_BAND1_CTRL to MT_RXQ_EXT_CTRL

The MT_RXQ_EXT_CTRL is ring extension control register for prefetch which
is unrelated to the band. Use MT_RXQ_EXT_CTRL instead of
MT_RXQ_BAND1_CTRL to avoid confusion.

Signed-off-by: Peter Chiu <chui-hao.chiu@mediatek.com>

mtk: mt76: mt7990: modify wtbl debug CRs for mt7990

Signed-off-by: StanleyYP Wang <StanleyYP.Wang@mediatek.com>

mtk: mt76: mt7990: refactor prefetch

The mt7996 different prefetch value with mt7992 and mt7990.
Set the correct prefetch size for each chip.

Signed-off-by: Peter Chiu <chui-hao.chiu@mediatek.com>

mtk: mt76: mt7990: add configuration to suppot wed and rro

Signed-off-by: Peter Chiu <chui-hao.chiu@mediatek.com>

mtk: mt76: mt7990: set specific data frames as management frame

The SDO would drop all non-mgmt packets before authorized so the EAPOL
and 4 address null func cannot be sent. Set these frames as management
frame to prevent SDO dropping it.

mtk: mt76: mt7990: change hw capability for mt7990

Signed-off-by: Peter Chiu <chui-hao.chiu@mediatek.com>

Modify phy cap according to hw capability. The mt7990 can support different
ba size for tx and rx. Without this patch, cannot meet peak performance.

Signed-off-by: Peter Chiu <chui-hao.chiu@mediatek.com>

mtk: mt76: mt7990: add mt7990 background radar capability eeprom check

According to SA & SE from the Logan team, mt7990 (whether i/efem) can
switch from 3T3R (no ZWDFS) to 2T2R + 1R (ZWDFS) without hardware reworking.
In logan, when the eeprom specifies 3T3R, then background radar capability is disabled to prevent conflicts.
Therefore, align it in mt76.

Signed-off-by: StanleyYP Wang <StanleyYP.Wang@mediatek.com>

mtk: mt76: mt7996: do not wait response for the SDO command

The SDO command does not need the response event.
Without this patch, WM will show error log when sending SDO command.

Signed-off-by: Peter Chiu <chui-hao.chiu@mediatek.com>

mtk: mt76: mt7990: rework mib register mapping for mt7990

Rework mib register offset for mt7990.

Signed-off-by: Howard Hsu <howard-yh.hsu@mediatek.com>

Fix the FIPS & power boost cap bit num in the following patch
"Add mt7990 sku/part number parsing"

Signed-off-by: StanleyYP Wang <StanleyYP.Wang@mediatek.com>

Revise wtbl_info DebugFS knob for mt7990.

Signed-off-by: Benjamin Lin <benjamin-jw.lin@mediatek.com>

Fix incorrect definitions used by UNI_CMD_SDO_GET_BSS_ACQ_PKT_NUM command on mt7990.

Signed-off-by: Benjamin Lin <benjamin-jw.lin@mediatek.com>

Set the default value of eht_cap, fips_cap & pwr_boost_cap to true when
the hw cap is not written in efuse

Signed-off-by: StanleyYP Wang <StanleyYP.Wang@mediatek.com>
---
 mt7996/coredump.c    |   2 +
 mt7996/debugfs.c     |   2 +-
 mt7996/dma.c         |   2 +-
 mt7996/eeprom.c      |  26 ++-
 mt7996/eeprom.h      |  17 +-
 mt7996/init.c        |  64 +++---
 mt7996/mac.c         |   4 +-
 mt7996/main.c        |   1 +
 mt7996/mcu.c         | 336 ++++++++++++++++++++++++++------
 mt7996/mcu.h         |  33 +++-
 mt7996/mmio.c        |  84 ++++++--
 mt7996/mt7996.h      |  19 ++
 mt7996/mtk_debug.h   | 148 ++++++++++++--
 mt7996/mtk_debugfs.c | 450 ++++++++++++++++++++++++++++++++-----------
 mt7996/mtk_mcu.c     |   2 +-
 mt7996/mtk_mcu.h     |   4 +-
 mt7996/pci.c         |   5 +-
 mt7996/regs.h        |  24 ++-
 mt7996/testmode.c    |  28 ++-
 mt7996/vendor.c      |  10 +-
 testmode.c           |   2 +-
 21 files changed, 989 insertions(+), 274 deletions(-)

diff --git a/mt7996/coredump.c b/mt7996/coredump.c
index 9f4b14ce..a724f4fc 100644
--- a/mt7996/coredump.c
+++ b/mt7996/coredump.c
@@ -126,6 +126,8 @@ mt7996_coredump_get_mem_layout(struct mt7996_dev *dev, u8 type, u32 *num)
 		}
 		*num = ARRAY_SIZE(mt7992_wm_mem_regions);
 		return &mt7992_wm_mem_regions[0];
+	case MT7990_DEVICE_ID:
+		/* Todo: add mt7990 support */
 	default:
 		return NULL;
 	}
diff --git a/mt7996/debugfs.c b/mt7996/debugfs.c
index 091e99b5..931b2734 100644
--- a/mt7996/debugfs.c
+++ b/mt7996/debugfs.c
@@ -292,7 +292,7 @@ mt7996_rdd_monitor(struct seq_file *s, void *data)
 
 	mutex_lock(&dev->mt76.mutex);
 
-	if (!mt7996_has_background_radar(dev)) {
+	if (!mt7996_eeprom_has_background_radar(dev)) {
 		seq_puts(s, "no background radar capability\n");
 		goto out;
 	}
diff --git a/mt7996/dma.c b/mt7996/dma.c
index 7309b0f2..f16ede48 100644
--- a/mt7996/dma.c
+++ b/mt7996/dma.c
@@ -793,7 +793,7 @@ int mt7996_dma_init(struct mt7996_dev *dev)
 		if (ret)
 			return ret;
 
-		if (is_mt7992(&dev->mt76)) {
+		if (!is_mt7996(&dev->mt76)) {
 			dev->mt76.q_rx[MT_RXQ_RRO_BAND1].flags =
 				MT_WED_RRO_Q_DATA(1) | MT_QFLAG_WED_RRO_EN;
 			if (mtk_wed_device_active(wed) && mtk_wed_get_rx_capa(wed))
diff --git a/mt7996/eeprom.c b/mt7996/eeprom.c
index f2962d08..5a743d15 100644
--- a/mt7996/eeprom.c
+++ b/mt7996/eeprom.c
@@ -377,6 +377,8 @@ static int mt7996_eeprom_parse_efuse_hw_cap(struct mt7996_phy *phy,
 					    u8 *path, u8 *rx_path, u8 *nss)
 {
 #define MODE_HE_ONLY		BIT(0)
+#define PWR_BOOST_CAP		BIT(7)
+#define FIPS_CAP		BIT(8)
 #define WTBL_SIZE_GROUP		GENMASK(31, 28)
 #define STREAM_CAP(_offs)	((cap & (0x7 << (_offs))) >> (_offs))
 	struct mt7996_dev *dev = phy->dev;
@@ -387,8 +389,6 @@ static int mt7996_eeprom_parse_efuse_hw_cap(struct mt7996_phy *phy,
 	if (ret)
 		return ret;
 
-	/* for internal development */
-	dev->has_eht = true;
 	if (cap) {
 		u8 band_offs = phy->mt76->band_idx * 3;
 
@@ -397,6 +397,18 @@ static int mt7996_eeprom_parse_efuse_hw_cap(struct mt7996_phy *phy,
 		*nss = min_t(u8, *nss, STREAM_CAP(1 + band_offs));
 		*path = min_t(u8, *path, STREAM_CAP(10 + band_offs));
 		*rx_path = min_t(u8, *rx_path, STREAM_CAP(19 + band_offs));
+
+		if (is_mt7990(&dev->mt76)) {
+			dev->pwr_boost_cap = !!(cap & PWR_BOOST_CAP);
+			dev->fips_cap = !!(cap & FIPS_CAP);
+		}
+	} else {
+		/* for internal RFB without efuse hw cap */
+		dev->has_eht = true;
+		if (is_mt7990(&dev->mt76)) {
+			dev->pwr_boost_cap = true;
+			dev->fips_cap = true;
+		}
 	}
 
 	if (dev->wtbl_size_group < 2 || dev->wtbl_size_group > 4)
@@ -524,15 +536,18 @@ static void mt7996_eeprom_init_precal(struct mt7996_dev *dev)
 		dev->prek.dpd_ch_num[DPD_CH_NUM_BW320_6G] = ARRAY_SIZE(dpd_6g_ch_list_bw320);
 		break;
 	case MT7992_DEVICE_ID:
-		dev->prek.rev  = mt7992_prek_rev;
+		dev->prek.rev = mt7992_prek_rev;
 		dev->prek.dpd_ch_num[DPD_CH_NUM_BW80_5G] = ARRAY_SIZE(dpd_5g_ch_list_bw80);
 		/* 6g is not used in current sku */
 		dev->prek.dpd_ch_num[DPD_CH_NUM_BW20_6G] = 0;
 		dev->prek.dpd_ch_num[DPD_CH_NUM_BW80_6G] = 0;
 		dev->prek.dpd_ch_num[DPD_CH_NUM_BW160_6G] = 0;
 		break;
+	case MT7990_DEVICE_ID:
+		dev->prek.rev = mt7990_prek_rev;
+		break;
 	default:
-		dev->prek.rev  = mt7996_prek_rev;
+		dev->prek.rev = mt7996_prek_rev;
 		break;
 	}
 }
@@ -647,7 +662,8 @@ bool mt7996_eeprom_has_background_radar(struct mt7996_dev *dev)
 			return false;
 		break;
 	case MT7992_DEVICE_ID:
-		if (dev->var.type == MT7992_VAR_TYPE_23)
+		if (dev->var.type == MT7992_VAR_TYPE_23 ||
+		    dev->var.type == MT7992_VAR_TYPE_24)
 			return false;
 		break;
 	case MT7990_DEVICE_ID: {
diff --git a/mt7996/eeprom.h b/mt7996/eeprom.h
index cda1e453..47566ad4 100644
--- a/mt7996/eeprom.h
+++ b/mt7996/eeprom.h
@@ -95,6 +95,19 @@ static const u32 mt7992_prek_rev[] = {
 	[DPD_OTFG0_SIZE] =			2 * MT_EE_CAL_UNIT,
 };
 
+static const u32 mt7990_prek_rev[] = {
+	[GROUP_SIZE_2G] =			4 * MT_EE_CAL_UNIT,
+	[GROUP_SIZE_5G] =			45 * MT_EE_CAL_UNIT,
+	[GROUP_SIZE_6G] =			90 * MT_EE_CAL_UNIT,
+	[ADCDCOC_SIZE_2G] =			4 * 2,
+	[ADCDCOC_SIZE_5G] =			4 * 3,
+	[ADCDCOC_SIZE_6G] =			4 * 3,
+	[DPD_LEGACY_SIZE] =			5 * MT_EE_CAL_UNIT,
+	/* no mem dpd cal for griffin, use legacy dpd cal instead */
+	[DPD_MEM_SIZE] =			0,
+	[DPD_OTFG0_SIZE] =			2 * MT_EE_CAL_UNIT,
+};
+
 extern const struct ieee80211_channel dpd_2g_ch_list_bw20[];
 extern const struct ieee80211_channel dpd_5g_skip_ch_list[];
 extern const struct ieee80211_channel dpd_5g_ch_list_bw80[];
@@ -109,7 +122,9 @@ extern const struct ieee80211_channel dpd_6g_ch_list_bw320[];
 						 PREK(GROUP_SIZE_6G) + PREK(ADCDCOC_SIZE_2G) + \
 						 PREK(ADCDCOC_SIZE_5G) + PREK(ADCDCOC_SIZE_6G))
 #define DPD_PER_CH_BW20_SIZE			(PREK(DPD_LEGACY_SIZE) + PREK(DPD_OTFG0_SIZE))
-#define DPD_PER_CH_GT_BW20_SIZE			(PREK(DPD_MEM_SIZE) + PREK(DPD_OTFG0_SIZE))
+#define DPD_PER_CH_GT_BW20_SIZE			(PREK(DPD_MEM_SIZE) ? PREK(DPD_MEM_SIZE) + \
+								      PREK(DPD_OTFG0_SIZE) : \
+								      DPD_PER_CH_BW20_SIZE)
 #define MT_EE_CAL_DPD_SIZE_2G			(DPD_CH_NUM(BW20_2G) * DPD_PER_CH_BW20_SIZE)
 #define MT_EE_CAL_DPD_SIZE_5G			(DPD_CH_NUM(BW20_5G) * DPD_PER_CH_BW20_SIZE + \
 						 DPD_CH_NUM(BW80_5G) * DPD_PER_CH_GT_BW20_SIZE + \
diff --git a/mt7996/init.c b/mt7996/init.c
index fba2397d..78491baf 100644
--- a/mt7996/init.c
+++ b/mt7996/init.c
@@ -668,47 +668,65 @@ void mt7996_mac_init(struct mt7996_dev *dev)
 		mt76_rmw_field(dev, i, MT_LED_GPIO_SEL_MASK, 4);
 	}
 
-	/* rro module init */
-	rx_path_type = is_mt7996(&dev->mt76) ? 2 : 7;
-	rro_bypass = is_mt7996(&dev->mt76) ? 1 : 2;
-	txfree_path = is_mt7996(&dev->mt76) ? 0: 1;
+	/* rro module init, 2pcie */
+	switch (mt76_chip(&dev->mt76)) {
+	case MT7992_DEVICE_ID:
+		rx_path_type = 7;
+		rro_bypass = MT7996_RRO_BMC_BYPASS_UC_BASED_ON_WTBL;
+		txfree_path = MT7996_TXFREE_FROM_WA;
+		break;
+	case MT7990_DEVICE_ID:
+		rx_path_type = 7;
+		rro_bypass = MT7996_RRO_BMC_BYPASS_UC_BASED_ON_WTBL;
+		txfree_path = MT7996_TXFREE_FROM_MAC;
+		break;
+	case MT7996_DEVICE_ID:
+	default:
+		rx_path_type = 2;
+		rro_bypass = MT7996_RRO_ALL_NOT_BYPASS;
+		txfree_path = MT7996_TXFREE_FROM_MAC;
+		break;
+	}
 
 	switch (dev->option_type) {
 	case 2:
-		if (is_mt7996(&dev->mt76)) {
-			/* eagle + 7988d */
+		/* eagle + 7988d */
+		if (is_mt7996(&dev->mt76))
 			rx_path_type = 3;
-			rro_bypass = 1;
-			txfree_path = 0;
-		}
 		break;
 	case 3:
 		/* Airoha */
-		if (is_mt7996(&dev->mt76)) {
+		if (is_mt7996(&dev->mt76))
 			rx_path_type = 6;
-			rro_bypass = 1;
-			txfree_path = 0;
-		} else {
+		else
 			rx_path_type = 8;
-			rro_bypass = 2;
-			txfree_path = 1;
-		}
 		break;
 	case 4:
 		if (is_mt7996(&dev->mt76)) {
 			/* Bollinger */
 			rx_path_type = 2;
-			rro_bypass = 1;
-			txfree_path = 0;
+			rro_bypass = MT7996_RRO_ALL_NOT_BYPASS;
+			txfree_path = MT7996_TXFREE_FROM_MAC;
 		}
 		break;
 	default:
 		break;
 	}
 
-	mt7996_mcu_set_rro(dev, UNI_RRO_SET_PLATFORM_TYPE, dev->hif2 ? rx_path_type : 0);
-	mt7996_mcu_set_rro(dev, UNI_RRO_SET_BYPASS_MODE, dev->has_rro ? rro_bypass : 3);
-	mt7996_mcu_set_rro(dev, UNI_RRO_SET_TXFREE_PATH, dev->has_rro ? txfree_path : 1);
+	/* griffin does not have WA */
+	if (!dev->has_rro && mt7996_has_wa(dev))
+		txfree_path = MT7996_TXFREE_FROM_WA;
+
+	rx_path_type = dev->hif2 ? rx_path_type : 0;
+	rro_bypass = dev->has_rro ? rro_bypass : MT7996_RRO_ALL_BYPASS;
+
+	mt7996_mcu_set_rro(dev, UNI_RRO_SET_PLATFORM_TYPE, rx_path_type);
+	mt7996_mcu_set_rro(dev, UNI_RRO_SET_BYPASS_MODE, rro_bypass);
+	mt7996_mcu_set_rro(dev, UNI_RRO_SET_TXFREE_PATH, txfree_path);
+
+	dev_info(dev->mt76.dev,
+		"Platform_type = %d, bypass_rro = %d, txfree_path = %d\n",
+		rx_path_type, rro_bypass, txfree_path);
 
 	if (dev->has_rro) {
 		u16 timeout;
@@ -941,7 +959,7 @@ void mt7996_rro_hw_init(struct mt7996_dev *dev)
 	for (i = 0; i < MT7996_RRO_MSDU_PG_HASH_SIZE; i++)
 		INIT_LIST_HEAD(&dev->wed_rro.pg_hash_head[i]);
 
-	if (is_mt7992(&dev->mt76)) {
+	if (!is_mt7996(&dev->mt76)) {
 		/* set emul 3.0 function */
 		mt76_wr(dev, MT_RRO_3_0_EMU_CONF,
 			MT_RRO_3_0_EMU_CONF_EN_MASK);
@@ -994,7 +1012,7 @@ void mt7996_rro_hw_init(struct mt7996_dev *dev)
 	/* use max session idx + 1 as particular session id */
 	mt76_wr(dev, MT_RRO_PARTICULAR_CFG0, dev->wed_rro.session.phy_addr);
 
-	if (is_mt7992(&dev->mt76)) {
+	if (!is_mt7996(&dev->mt76)) {
 		reg = MT_RRO_MSDU_PG_SEG_ADDR0;
 
 		mt76_set(dev, MT_RRO_3_1_GLOBAL_CONFIG,
diff --git a/mt7996/mac.c b/mt7996/mac.c
index 37be4c55..7fea460a 100644
--- a/mt7996/mac.c
+++ b/mt7996/mac.c
@@ -3039,9 +3039,7 @@ void mt7996_mac_work(struct work_struct *work)
 				mt7996_mcu_get_all_sta_info(mdev, UNI_ALL_STA_TX_STAT);
 				mt7996_mcu_get_all_sta_info(mdev, UNI_ALL_STA_DATA_TX_RETRY_COUNT);
 
-				if (mt7996_mcu_wa_cmd(phy->dev, MCU_WA_PARAM_CMD(QUERY), MCU_WA_PARAM_BSS_ACQ_PKT_CNT,
-				                      BSS_ACQ_PKT_CNT_BSS_BITMAP_ALL | BSS_ACQ_PKT_CNT_READ_CLR, 0))
-					dev_err(mdev->dev, "Failed to query per-AC-queue packet counts.\n");
+				mt7996_mcu_get_bss_acq_pkt_cnt(phy->dev);
 
 				if (mphy->mac_work_count == 100) {
 					if (phy->dev->idxlog_enable && mt7996_mcu_fw_time_sync(mdev))
diff --git a/mt7996/main.c b/mt7996/main.c
index c7143149..35f7ff99 100644
--- a/mt7996/main.c
+++ b/mt7996/main.c
@@ -2483,6 +2483,7 @@ mt7996_background_radar_handle_7975_ifem(struct ieee80211_hw *hw,
 		is_ifem_adie = dev->var.type == MT7992_VAR_TYPE_44 &&
 			       dev->var.fem != MT7996_FEM_EXT;
 		break;
+	case MT7990_DEVICE_ID:
 	default:
 		return;
 	}
diff --git a/mt7996/mcu.c b/mt7996/mcu.c
index 3a2b7ed9..15f71f56 100644
--- a/mt7996/mcu.c
+++ b/mt7996/mcu.c
@@ -1180,38 +1180,53 @@ void mt7996_mcu_wmm_pbc_work(struct work_struct *work)
 #define WMM_PBC_LOW_BOUND_BK	900
 #define WMM_PBC_LOW_BOUND_MGMT	32
 	struct mt7996_dev *dev = container_of(work, struct mt7996_dev, wmm_pbc_work);
+
 	struct {
-		u8 bss_idx;
-		u8 queue_num;
-		__le16 wlan_idx;
-		u8 band_idx;
-		u8 __rsv[3];
+		u8 _rsv[4];
+
+		__le16 tag;
+		__le16 len;
+
 		struct {
-			__le16 low;
-			__le16 up;
-		} __packed bound[WMM_PBC_QUEUE_NUM];
+			u8 bss_idx;
+			u8 queue_num;
+			__le16 wlan_idx;
+			u8 band_idx;
+			u8 __rsv[3];
+			struct {
+				__le16 low;
+				__le16 up;
+			} __packed bound[WMM_PBC_QUEUE_NUM];
+		} __packed data;
 	} __packed req = {
-		.bss_idx = WMM_PBC_BSS_ALL,
-		.queue_num = WMM_PBC_QUEUE_NUM,
-		.wlan_idx = cpu_to_le16(WMM_PBC_WLAN_IDX_ALL),
-		.band_idx = dev->mphy.band_idx,
+		.tag = cpu_to_le16(UNI_CMD_SDO_PKT_BUDGET_CTRL_CFG),
+		.len = cpu_to_le16(sizeof(req) - 4),
+		.data.bss_idx = WMM_PBC_BSS_ALL,
+		.data.queue_num = WMM_PBC_QUEUE_NUM,
+		.data.wlan_idx = cpu_to_le16(WMM_PBC_WLAN_IDX_ALL),
+		.data.band_idx = dev->mphy.band_idx,
 	};
 	int i, ret;
 
-#define pbc_acq_low_bound_config(_ac, _bound)								\
-	req.bound[mt76_connac_lmac_mapping(_ac)].low = dev->wmm_pbc_enable ? cpu_to_le16(_bound) : 0
+#define pbc_acq_low_bound_config(_ac, _bound)						\
+	req.data.bound[mt76_connac_lmac_mapping(_ac)].low = dev->wmm_pbc_enable ?	\
+							    cpu_to_le16(_bound) : 0
 	pbc_acq_low_bound_config(IEEE80211_AC_VO, WMM_PBC_LOW_BOUND_VO);
 	pbc_acq_low_bound_config(IEEE80211_AC_VI, WMM_PBC_LOW_BOUND_VI);
 	pbc_acq_low_bound_config(IEEE80211_AC_BE, WMM_PBC_LOW_BOUND_BE);
 	pbc_acq_low_bound_config(IEEE80211_AC_BK, WMM_PBC_LOW_BOUND_BK);
-	req.bound[4].low = dev->wmm_pbc_enable
-	                   ? cpu_to_le16(WMM_PBC_LOW_BOUND_MGMT) : 0;
+	req.data.bound[4].low = dev->wmm_pbc_enable ?
+				cpu_to_le16(WMM_PBC_LOW_BOUND_MGMT) : 0;
 
 	for (i = 0; i < WMM_PBC_QUEUE_NUM; ++i)
-		req.bound[i].up = cpu_to_le16(WMM_PBC_BOUND_DEFAULT);
+		req.data.bound[i].up = cpu_to_le16(WMM_PBC_BOUND_DEFAULT);
 
-	ret = mt76_mcu_send_msg(&dev->mt76, MCU_WA_EXT_CMD(PKT_BUDGET_CTRL),
-	                        &req, sizeof(req), true);
+	if (is_mt7990(&dev->mt76))
+		ret = mt76_mcu_send_msg(&dev->mt76, MCU_WA_UNI_CMD(SDO),
+					 &req, sizeof(req), false);
+	else
+		ret = mt76_mcu_send_msg(&dev->mt76, MCU_WA_EXT_CMD(PKT_BUDGET_CTRL),
+					&req.data, sizeof(req.data), true);
 	if (ret)
 		dev_err(dev->mt76.dev, "Failed to configure WMM PBC.\n");
 }
@@ -1473,6 +1488,60 @@ mt7996_mcu_mld_event(struct mt7996_dev *dev, struct sk_buff *skb)
 	}
 }
 
+static void
+mt7996_mcu_uni_bss_acq_pkt_cnt(struct mt7996_dev *dev, struct tlv *tlv)
+{
+	struct mt7996_mld_sdo_bss_acq_pkt_cnt *data =
+		(struct mt7996_mld_sdo_bss_acq_pkt_cnt *)tlv->data;
+	u64 sum[IEEE80211_NUM_ACS] = {0};
+	u8 ac_cnt = 0;
+	int i, j;
+
+	for (i = 0; i < UNI_CMD_SDO_CFG_BSS_NUM; i++) {
+		for (j = IEEE80211_AC_VO; j < IEEE80211_NUM_ACS; j++)
+			sum[j] += le32_to_cpu(data->pkt_cnt[i][mt76_connac_lmac_mapping(j)]);
+	}
+
+	for (i = IEEE80211_AC_VO; i < IEEE80211_NUM_ACS; i++) {
+		if (sum[i] > WMM_PKT_THRESHOLD)
+			ac_cnt++;
+	}
+
+	if (ac_cnt > 1 && !dev->wmm_pbc_enable) {
+		dev->wmm_pbc_enable = true;
+		queue_work(dev->mt76.wq, &dev->wmm_pbc_work);
+	} else if (ac_cnt <= 1 && dev->wmm_pbc_enable) {
+		dev->wmm_pbc_enable = false;
+		queue_work(dev->mt76.wq, &dev->wmm_pbc_work);
+	}
+}
+
+static void
+mt7996_mcu_sdo_event(struct mt7996_dev *dev, struct sk_buff *skb)
+{
+	struct mt7996_mcu_sdo_event *event = (void *)skb->data;
+	struct tlv *tlv;
+	int len;
+
+	skb_pull(skb, sizeof(*event));
+	tlv = (struct tlv *)skb->data;
+	len = skb->len;
+
+	while (len > 0 && le16_to_cpu(tlv->len) <= len) {
+		switch (le16_to_cpu(tlv->tag)) {
+		case UNI_EVENT_SDO_BSS_ACQ_PKT_CNT:
+			mt7996_mcu_uni_bss_acq_pkt_cnt(dev, tlv);
+			break;
+		default:
+			break;
+		}
+
+		len -= le16_to_cpu(tlv->len);
+		tlv = (struct tlv *)((u8 *)(tlv) + le16_to_cpu(tlv->len));
+	}
+
+}
+
 static void
 mt7996_mcu_bss_bcn_crit_finish(void *priv, u8 *mac, struct ieee80211_vif *vif)
 {
@@ -1552,6 +1621,9 @@ mt7996_mcu_uni_rx_unsolicited_event(struct mt7996_dev *dev, struct sk_buff *skb)
 	case MCU_UNI_EVENT_MLD:
 		mt7996_mcu_mld_event(dev, skb);
 		break;
+	case MCU_UNI_EVENT_SDO:
+		mt7996_mcu_sdo_event(dev, skb);
+		break;
 	case MCU_UNI_EVENT_BSS_INFO:
 		mt7996_mcu_bss_event(dev, skb);
 		break;
@@ -2012,7 +2084,7 @@ int mt7996_mcu_set_timing(struct mt7996_phy *phy, struct ieee80211_vif *vif,
 	mt7996_mcu_bss_ifs_timing_tlv(skb, phy);
 
 	return mt76_mcu_skb_send_msg(&dev->mt76, skb,
-				     MCU_WMWA_UNI_CMD(BSS_INFO_UPDATE), true);
+				     MCU_WM_UNI_CMD(BSS_INFO_UPDATE), true);
 }
 
 static int
@@ -4415,7 +4487,7 @@ int mt7996_mcu_beacon_inband_discov(struct mt7996_dev *dev,
 	dev_kfree_skb(skb);
 
 	return mt76_mcu_skb_send_msg(&dev->mt76, rskb,
-				     MCU_WMWA_UNI_CMD(BSS_INFO_UPDATE), true);
+				     MCU_WM_UNI_CMD(BSS_INFO_UPDATE), true);
 }
 
 static int mt7996_driver_own(struct mt7996_dev *dev, u8 band)
@@ -4742,7 +4814,7 @@ int mt7996_mcu_fw_log_2_host(struct mt7996_dev *dev, u8 type, u8 ctrl)
 		.ctrl = ctrl,
 	};
 
-	if (type == MCU_FW_LOG_WA)
+	if (type == MCU_FW_LOG_WA && mt7996_has_wa(dev))
 		return mt76_mcu_send_msg(&dev->mt76, MCU_WA_UNI_CMD(WSYS_CONFIG),
 					 &data, sizeof(data), true);
 
@@ -4933,13 +5005,21 @@ out:
 
 static int mt7996_mcu_wa_red_config(struct mt7996_dev *dev)
 {
-#define RED_TOKEN_SRC_CNT	4
 #define RED_TOKEN_CONFIG	2
-	struct {
-		__le32 arg0;
-		__le32 arg1;
-		__le32 arg2;
+#define RED_TOKEN_SRC_CNT	4
+#define RED_MAX_BAND_CNT	4
+
+	struct mt7996_wa_params {
+		__le32 arg[3];
+	} __packed;
 
+	struct mt7996_red_config_hdr {
+		u8 rsv[4];
+		__le16 tag;
+		__le16 len;
+	} __packed;
+
+	struct mt7996_red_config {
 		u8 mode;
 		u8 version;
 		u8 _rsv[4];
@@ -4949,30 +5029,53 @@ static int mt7996_mcu_wa_red_config(struct mt7996_dev *dev)
 		__le16 priority_offset;
 		__le16 token_per_src[RED_TOKEN_SRC_CNT];
 		__le16 token_thr_per_src[RED_TOKEN_SRC_CNT];
+	} __packed;
+	struct mt7996_red_config *req;
+	void *data;
+	int ret, len = sizeof(struct mt7996_red_config);
+	u8 i;
 
-		u8 _rsv2[604];
-	} __packed req = {
-		.arg0 = cpu_to_le32(MCU_WA_PARAM_RED_CONFIG),
+	len += is_mt7990(&dev->mt76) ?
+		sizeof(struct mt7996_red_config_hdr) + 1120 :
+		sizeof(struct mt7996_wa_params) + 604;
 
-		.mode = RED_TOKEN_CONFIG,
-		.len = cpu_to_le16(sizeof(req) - sizeof(__le32) * 3),
+	data = kzalloc(len, GFP_KERNEL);
 
-		.tcp_offset = cpu_to_le16(200),
-		.priority_offset = cpu_to_le16(255),
-	};
-	u8 i;
+	if (is_mt7990(&dev->mt76)) {
+		struct mt7996_red_config_hdr *hdr = (struct mt7996_red_config_hdr *)data;
 
+		hdr->tag = cpu_to_le16(UNI_CMD_SDO_RED_SETTING);
+		hdr->len = cpu_to_le16(len - 4);
+		req = (struct mt7996_red_config *)(data + sizeof(*hdr));
+		req->len = cpu_to_le16(len - sizeof(*hdr));
+	} else {
+		struct mt7996_wa_params *param = (struct mt7996_wa_params *)data;
+
+		param->arg[0] = cpu_to_le32(MCU_WA_PARAM_RED_CONFIG);
+		req = (struct mt7996_red_config *)(data + sizeof(*param));
+		req->len = cpu_to_le16(len - sizeof(*param));
+	}
+
+	req->mode = RED_TOKEN_CONFIG;
+	req->tcp_offset = cpu_to_le16(200);
+	req->priority_offset = cpu_to_le16(255);
 	for (i = 0; i < RED_TOKEN_SRC_CNT; i++) {
-		req.token_per_src[i] = cpu_to_le16(MT7996_TOKEN_SIZE);
-		req.token_thr_per_src[i] = cpu_to_le16(MT7996_TOKEN_SIZE);
+		req->token_per_src[i] = cpu_to_le16(MT7996_TOKEN_SIZE);
+		req->token_thr_per_src[i] = cpu_to_le16(MT7996_TOKEN_SIZE);
 	}
 
-	if (!mtk_wed_device_active(&dev->mt76.mmio.wed))
-		req.token_per_src[RED_TOKEN_SRC_CNT - 1] =
-			cpu_to_le16(MT7996_SW_TOKEN_SIZE);
+	req->token_per_src[RED_TOKEN_SRC_CNT - 1] = dev->mt76.token_size;
 
-	return mt76_mcu_send_msg(&dev->mt76, MCU_WA_PARAM_CMD(SET),
-				 &req, sizeof(req), false);
+	if (is_mt7990(&dev->mt76))
+		ret = mt76_mcu_send_msg(&dev->mt76, MCU_WA_UNI_CMD(SDO), data,
+					len, false);
+	else
+		ret = mt76_mcu_send_msg(&dev->mt76, MCU_WA_PARAM_CMD(SET), data,
+					len, false);
+
+	kfree(data);
+
+	return ret;
 }
 
 int mt7996_mcu_red_config(struct mt7996_dev *dev, bool enable)
@@ -5428,6 +5531,9 @@ static int mt7996_mcu_set_cal_free_data(struct mt7996_dev *dev)
 	static const u16 adie_base_7992[] = {
 		EFUSE_BASE_OFFS_ADIE0, EFUSE_BASE_OFFS_ADIE1_7992, 0x0
 	};
+	static const u16 adie_base_7990[] = {
+		EFUSE_BASE_OFFS_ADIE0, 0x0, 0x0
+	};
 	static const u16 *adie_offs[__MT_MAX_BAND];
 	static const u16 *eep_offs[__MT_MAX_BAND];
 	static const u16 *adie_base;
@@ -5478,6 +5584,13 @@ static int mt7996_mcu_set_cal_free_data(struct mt7996_dev *dev)
 		adie_offs[1] = adie_offs_list[adie_id];
 		eep_offs[1] = eep_offs_list[adie_id];
 		break;
+	case MT7990_DEVICE_ID:
+		adie_base = adie_base_7990;
+		/* adie 0 */
+		adie_id = ADIE_7976;
+		adie_offs[0] = adie_offs_list[adie_id];
+		eep_offs[0] = eep_offs_list[adie_id];
+		break;
 	default:
 		return -EINVAL;
 	}
@@ -6691,7 +6804,7 @@ int mt7996_mcu_wtbl_update_hdr_trans(struct mt7996_dev *dev,
 	/* starec hdr trans */
 	mt7996_mcu_sta_hdr_trans_tlv(dev, skb, vif, &msta_link->wcid);
 	return mt76_mcu_skb_send_msg(&dev->mt76, skb,
-				     MCU_WMWA_UNI_CMD(STA_REC_UPDATE), true);
+				     MCU_WM_UNI_CMD(STA_REC_UPDATE), true);
 }
 
 int mt7996_mcu_ps_leave(struct mt7996_dev *dev, struct mt7996_vif_link *mconf,
@@ -6969,6 +7082,33 @@ int mt7996_mcu_get_all_sta_info(struct mt76_dev *dev, u16 tag)
 				 &req, sizeof(req), false);
 }
 
+int mt7996_mcu_get_bss_acq_pkt_cnt(struct mt7996_dev *dev)
+{
+	struct {
+		u8 _rsv[4];
+
+		__le16 tag;
+		__le16 len;
+
+		__le32 bitmap[UNI_CMD_SDO_CFG_BSS_MAP_WORDLEN];
+	} __packed req = {
+		.tag = cpu_to_le16(UNI_CMD_SDO_GET_BSS_ACQ_PKT_NUM),
+		.len = cpu_to_le16(sizeof(req) - 4),
+	};
+	int i = 0;
+
+	if (mt7996_has_wa(dev))
+		return mt7996_mcu_wa_cmd(dev, MCU_WA_PARAM_CMD(QUERY),
+			MCU_WA_PARAM_BSS_ACQ_PKT_CNT,
+			BSS_ACQ_PKT_CNT_BSS_BITMAP_ALL | BSS_ACQ_PKT_CNT_READ_CLR, 0);
+
+	for (i = 0; i < UNI_CMD_SDO_CFG_BSS_MAP_WORDLEN; i++)
+		req.bitmap[i] = cpu_to_le32(~0);
+
+	return mt76_mcu_send_msg(&dev->mt76, MCU_WA_UNI_CMD(SDO), &req,
+				 sizeof(req), false);
+}
+
 int mt7996_mcu_wed_rro_reset_sessions(struct mt7996_dev *dev, u16 id)
 {
 	struct {
@@ -7563,7 +7703,20 @@ int mt7996_mcu_set_pp_alg_ctrl(struct mt7996_phy *phy, u8 action)
 		__le16 len;
 
 		__le32 pp_timer_intv;
-		__le32 rsv2[14];
+		__le32 thr_x2_value;
+		__le32 thr_x2_shift;
+		__le32 thr_x3_value;
+		__le32 thr_x3_shift;
+		__le32 thr_x4_value;
+		__le32 thr_x4_shift;
+		__le32 thr_x5_value;
+		__le32 thr_x5_shift;
+		__le32 thr_x6_value;
+		__le32 thr_x6_shift;
+		__le32 thr_x7_value;
+		__le32 thr_x7_shift;
+		__le32 thr_x8_value;
+		__le32 thr_x8_shift;
 		u8 band_idx;
 		u8 pp_action;
 		u8 reset;
@@ -7572,12 +7725,53 @@ int mt7996_mcu_set_pp_alg_ctrl(struct mt7996_phy *phy, u8 action)
 		.tag = cpu_to_le16(UNI_CMD_PP_ALG_CTRL),
 		.len = cpu_to_le16(sizeof(req) - 4),
 
-		.pp_timer_intv = action == PP_ALG_SET_TIMER ? 2000 : 0,
+		.pp_timer_intv = 0,
+		.thr_x2_value = 0,
+		.thr_x2_shift = 0,
+		.thr_x3_value = 0,
+		.thr_x3_shift = 0,
+		.thr_x4_value = 0,
+		.thr_x4_shift = 0,
+		.thr_x5_value = 0,
+		.thr_x5_shift = 0,
+		.thr_x6_value = 0,
+		.thr_x6_shift = 0,
+		.thr_x7_value = 0,
+		.thr_x7_shift = 0,
+		.thr_x8_value = 0,
+		.thr_x8_shift = 0,
 		.band_idx = phy->mt76->band_idx,
 		.pp_action = action,
 		.reset = 0,
 	};
 
+	switch (action)
+	{
+	case PP_ALG_SET_TIMER:
+		req.pp_timer_intv = 5000;
+		break;
+	case PP_ALG_SET_THR:
+		req.thr_x2_value = 1;
+		req.thr_x2_shift = 0;
+		req.thr_x3_value = 5000000;
+		req.thr_x3_shift = 3;
+		req.thr_x4_value = 1;
+		req.thr_x4_shift = 1;
+		req.thr_x5_value = 1;
+		req.thr_x5_shift = 0;
+		req.thr_x6_value = 1;
+		req.thr_x6_shift = 3;
+		req.thr_x7_value = 1;
+		req.thr_x7_shift = 0;
+		req.thr_x8_value = 5000000;
+		req.thr_x8_shift = 2;
+		break;
+	case PP_ALG_GET_STATISTICS:
+		break;
+	default:
+		return 0;
+	}
+
 	return mt76_mcu_send_msg(&dev->mt76, MCU_WM_UNI_CMD(PP),
 				 &req, sizeof(req), false);
 }
@@ -8273,13 +8467,22 @@ int mt7996_mcu_set_qos_map(struct mt7996_dev *dev, struct mt7996_vif_link *mconf
 			   struct cfg80211_qos_map *usr_qos_map)
 {
 	struct {
-		u8 bss_idx;
-		u8 qos_map_enable;
-		u8 __rsv[2];
-		s8 qos_map[IP_DSCP_NUM];
+		u8 _rsv[4];
+
+		__le16 tag;
+		__le16 len;
+
+		struct {
+			u8 bss_idx;
+			u8 qos_map_enable;
+			u8 __rsv[2];
+			s8 qos_map[IP_DSCP_NUM];
+		} data;
 	} __packed req = {
-		.bss_idx = mconf->mt76.idx,
-		.qos_map_enable = true,
+		.tag = cpu_to_le16(UNI_CMD_SDO_SET_QOS_MAP),
+		.len = cpu_to_le16(sizeof(req) - 4),
+		.data.bss_idx = mconf->mt76.idx,
+		.data.qos_map_enable = true,
 	};
 	s8 i;
 
@@ -8287,17 +8490,18 @@ int mt7996_mcu_set_qos_map(struct mt7996_dev *dev, struct mt7996_vif_link *mconf
 	 * Three most significant bits of DSCP are used as UP.
 	 */
 	for (i = 0; i < IP_DSCP_NUM; ++i)
-		req.qos_map[i] = i >> 3;
+		req.data.qos_map[i] = i >> 3;
 
 	/* Recommended QoS map, defined in section 4 of RFC8325.
 	 * Used in cfg80211_classify8021d since kernel v6.8.
 	 */
-	req.qos_map[10] = req.qos_map[12] = req.qos_map[14] = req.qos_map[16] = 0;
-	req.qos_map[18] = req.qos_map[20] = req.qos_map[22] = 3;
-	req.qos_map[24] = 4;
-	req.qos_map[40] = 5;
-	req.qos_map[44] = req.qos_map[46] = 6;
-	req.qos_map[48] = 7;
+	req.data.qos_map[10] = req.data.qos_map[12] =
+			       req.data.qos_map[14] = req.data.qos_map[16] = 0;
+	req.data.qos_map[18] = req.data.qos_map[20] = req.data.qos_map[22] = 3;
+	req.data.qos_map[24] = 4;
+	req.data.qos_map[40] = 5;
+	req.data.qos_map[44] = req.data.qos_map[46] = 6;
+	req.data.qos_map[48] = 7;
 
 	/* User-defined QoS map */
 	if (usr_qos_map) {
@@ -8306,7 +8510,7 @@ int mt7996_mcu_set_qos_map(struct mt7996_dev *dev, struct mt7996_vif_link *mconf
 			u8 high = usr_qos_map->up[i].high;
 
 			if (low < IP_DSCP_NUM && high < IP_DSCP_NUM && low <= high)
-				memset(req.qos_map + low, i, high - low + 1);
+				memset(req.data.qos_map + low, i, high - low + 1);
 		}
 
 		for (i = 0; i < usr_qos_map->num_des; ++i) {
@@ -8314,13 +8518,17 @@ int mt7996_mcu_set_qos_map(struct mt7996_dev *dev, struct mt7996_vif_link *mconf
 			u8 up = usr_qos_map->dscp_exception[i].up;
 
 			if (dscp < IP_DSCP_NUM && up < IEEE80211_NUM_UPS)
-				req.qos_map[dscp] = up;
+				req.data.qos_map[dscp] = up;
 		}
 	}
 
-	memcpy(mconf->vif->qos_map, req.qos_map, IP_DSCP_NUM);
+	memcpy(mconf->vif->qos_map, req.data.qos_map, IP_DSCP_NUM);
 
-	return mt76_mcu_send_msg(&dev->mt76, MCU_WA_EXT_CMD(SET_QOS_MAP), &req,
-				 sizeof(req), false);
+	if (!mt7996_has_wa(dev))
+		return mt76_mcu_send_msg(&dev->mt76, MCU_WA_UNI_CMD(SDO),
+					 &req, sizeof(req), false);
+
+	return mt76_mcu_send_msg(&dev->mt76, MCU_WA_EXT_CMD(SET_QOS_MAP), &req.data,
+				 sizeof(req.data), false);
 }
 #endif
diff --git a/mt7996/mcu.h b/mt7996/mcu.h
index 2a588a2b..a7851e51 100644
--- a/mt7996/mcu.h
+++ b/mt7996/mcu.h
@@ -1259,6 +1259,27 @@ struct mt7996_mld_event_data {
 	u8 *data;
 };
 
+struct mt7996_mcu_sdo_event {
+	struct mt7996_mcu_rxd rxd;
+
+	/* fixed field */
+	u8 rsv[4];
+	/* tlv */
+	u8 buf[];
+} __packed;
+
+#define UNI_CMD_SDO_CFG_BSS_NUM 96
+#define UNI_CMD_SDO_CFG_BSS_MAP_WORDLEN ((UNI_CMD_SDO_CFG_BSS_NUM + 31) / 32)
+
+struct mt7996_mld_sdo_bss_acq_pkt_cnt {
+	__le32 bitmap[UNI_CMD_SDO_CFG_BSS_MAP_WORDLEN];
+	__le32 pkt_cnt[UNI_CMD_SDO_CFG_BSS_NUM][IEEE80211_NUM_ACS];
+};
+
+enum {
+	UNI_EVENT_SDO_BSS_ACQ_PKT_CNT = 1,
+};
+
 struct mt7996_mcu_mld_attlm_resp_event {
 	__le16 tag;
 	__le16 len;
@@ -1535,7 +1556,14 @@ enum {
 enum {
 	UNI_CMD_SDO_SET = 1,
 	UNI_CMD_SDO_QUERY,
-	UNI_CMD_SDO_CP_MODE = 6,
+	UNI_CMD_SDO_AUTO_BA,
+	UNI_CMD_SDO_SET_QOS_MAP,
+	UNI_CMD_SDO_HOTSPOT,
+	UNI_CMD_SDO_CP_MODE,
+	UNI_CMD_SDO_RED_SETTING,
+	UNI_CMD_SDO_PKT_BUDGET_CTRL_CFG,
+	UNI_CMD_SDO_GET_BSS_ACQ_PKT_NUM,
+	UNI_CMD_SDO_OVERRIDE_CTRL
 };
 
 enum {
@@ -1559,7 +1587,8 @@ enum pp_mode {
 
 enum pp_alg_action {
 	PP_ALG_SET_TIMER,
-	PP_ALG_GET_STATISTICS = 2,
+	PP_ALG_SET_THR,
+	PP_ALG_GET_STATISTICS,
 };
 
 enum {
diff --git a/mt7996/mmio.c b/mt7996/mmio.c
index b34dcf3e..88f7b34a 100644
--- a/mt7996/mmio.c
+++ b/mt7996/mmio.c
@@ -54,6 +54,14 @@ static const u32 mt7996_offs[] = {
 	[MIB_BSCR7]		= 0x9e8,
 	[MIB_BSCR17]		= 0xa10,
 	[MIB_TRDR1]		= 0xa28,
+	[MIB_TSCR0]		= 0x6b0,
+	[MIB_TSCR1]		= 0x6b4,
+	[MIB_TSCR2]		= 0x6b8,
+	[MIB_TSCR3]		= 0x6bc,
+	[MIB_TSCR4]		= 0x6c0,
+	[MIB_TSCR5]		= 0x6c4,
+	[MIB_TSCR6]		= 0x6c8,
+	[MIB_TSCR7]		= 0x6d0,
 	[HIF_REMAP_L1]		= 0x24,
 	[HIF_REMAP_BASE_L1]	= 0x130000,
 	[HIF_REMAP_L2]		= 0x1b4,
@@ -91,6 +99,14 @@ static const u32 mt7992_offs[] = {
 	[MIB_BSCR7]		= 0xae4,
 	[MIB_BSCR17]		= 0xb0c,
 	[MIB_TRDR1]		= 0xb24,
+	[MIB_TSCR0]		= 0x6b0,
+	[MIB_TSCR1]		= 0x6b4,
+	[MIB_TSCR2]		= 0x6b8,
+	[MIB_TSCR3]		= 0x6bc,
+	[MIB_TSCR4]		= 0x6c0,
+	[MIB_TSCR5]		= 0x6c4,
+	[MIB_TSCR6]		= 0x6c8,
+	[MIB_TSCR7]		= 0x6d0,
 	[HIF_REMAP_L1]		= 0x8,
 	[HIF_REMAP_BASE_L1]	= 0x40000,
 	[HIF_REMAP_L2]		= 0x1b4,
@@ -128,6 +144,14 @@ static const u32 mt7990_offs[] = {
 	[MIB_BSCR7]		= 0xbd4,
 	[MIB_BSCR17]		= 0xbfc,
 	[MIB_TRDR1]		= 0xc14,
+	[MIB_TSCR0]		= 0x750,
+	[MIB_TSCR1]		= 0x754,
+	[MIB_TSCR2]		= 0x758,
+	[MIB_TSCR3]		= 0x75c,
+	[MIB_TSCR4]		= 0x760,
+	[MIB_TSCR5]		= 0x764,
+	[MIB_TSCR6]		= 0x768,
+	[MIB_TSCR7]		= 0x770,
 	[HIF_REMAP_L1]		= 0x8,
 	[HIF_REMAP_BASE_L1]	= 0x40000,
 	[HIF_REMAP_L2]		= 0x1b8,
@@ -492,16 +516,26 @@ int mt7996_mmio_wed_init(struct mt7996_dev *dev, void *pdev_ptr,
 					     MT_TXQ_RING_BASE(0) +
 					     MT7996_TXQ_BAND2 * MT_RING_SIZE;
 		if (dev->has_rro) {
-			u8 rxq_id = is_mt7996(&dev->mt76) ?
-				    MT7996_RXQ_TXFREE2 : MT7996_RXQ_MCU_WA_EXT;
+			switch (mt76_chip(&dev->mt76)) {
+			case MT7996_DEVICE_ID:
+				intr = MT_INT_RX_TXFREE_EXT;
+				ring = MT7996_RXQ_TXFREE2;
+				break;
+			case MT7992_DEVICE_ID:
+				intr = MT_INT_RX_TXFREE_BAND1_EXT;
+				ring = MT7996_RXQ_MCU_WA_EXT;
+				break;
+			case MT7990_DEVICE_ID:
+			default:
+				intr = MT_INT_RX_TXFREE_BAND1_MT7990;
+				ring = MT7990_RXQ_TXFREE1;
+				break;
+			}
 
+			wed->wlan.txfree_tbit = ffs(intr) - 1;
 			wed->wlan.wpdma_txfree = wed->wlan.phy_base + hif1_ofs +
 						 MT_RXQ_RING_BASE(0) +
-						 rxq_id * MT_RING_SIZE;
-			if (is_mt7996(&dev->mt76))
-				wed->wlan.txfree_tbit = ffs(MT_INT_RX_TXFREE_EXT) - 1;
-			else
-				wed->wlan.txfree_tbit = ffs(MT_INT_RX_TXFREE_BAND1_EXT) - 1;
+						 ring * MT_RING_SIZE;
 		} else {
 			wed->wlan.wpdma_txfree = wed->wlan.phy_base + hif1_ofs +
 						 MT_RXQ_RING_BASE(0) +
@@ -569,24 +603,34 @@ int mt7996_mmio_wed_init(struct mt7996_dev *dev, void *pdev_ptr,
 
 		wed->wlan.tx_tbit[0] = ffs(MT_INT_TX_DONE_BAND0) - 1;
 		wed->wlan.tx_tbit[1] = ffs(MT_INT_TX_DONE_BAND1) - 1;
-		if (is_mt7996(&dev->mt76)) {
+		switch (mt76_chip(&dev->mt76)) {
+		case MT7996_DEVICE_ID:
 			if (dev->has_rro) {
-				wed->wlan.wpdma_txfree = wed->wlan.phy_base + MT_RXQ_RING_BASE(0) +
-							 MT7996_RXQ_TXFREE0 * MT_RING_SIZE;
-				wed->wlan.txfree_tbit = ffs(MT_INT_RX_TXFREE_MAIN) - 1;
+				intr = MT_INT_RX_TXFREE_MAIN;
+				ring = MT7996_RXQ_TXFREE0;
 			} else {
-				wed->wlan.txfree_tbit = ffs(MT_INT_RX_DONE_WA_MAIN) - 1;
-				wed->wlan.wpdma_txfree = wed->wlan.phy_base + MT_RXQ_RING_BASE(0) +
-							 MT7996_RXQ_MCU_WA_MAIN * MT_RING_SIZE;
+				intr = MT_INT_RX_DONE_WA_MAIN;
+				ring = MT7996_RXQ_MCU_WA_MAIN;
 			}
-		} else {
-			wed->wlan.txfree_tbit = ffs(MT_INT_RX_DONE_WA_MAIN) - 1;
-			wed->wlan.wpdma_txfree = wed->wlan.phy_base + MT_RXQ_RING_BASE(0) +
-						 MT7996_RXQ_MCU_WA_MAIN * MT_RING_SIZE;
+			break;
+		case MT7992_DEVICE_ID:
+			intr = MT_INT_RX_DONE_WA_MAIN;
+			ring = MT7996_RXQ_MCU_WA_MAIN;
+			if (dev->hif2)
+				wed->wlan.id = MT7992_DEVICE_ID;
+			break;
+		case MT7990_DEVICE_ID:
+		default:
+			intr = MT_INT_RX_TXFREE_BAND0_MT7990;
+			ring = MT7990_RXQ_TXFREE0;
+			if (dev->hif2)
+				wed->wlan.id = MT7990_DEVICE_ID;
+			break;
 		}
+		wed->wlan.txfree_tbit = ffs(intr) - 1;
+		wed->wlan.wpdma_txfree = wed->wlan.phy_base + MT_RXQ_RING_BASE(0) +
+					 ring * MT_RING_SIZE;
 		dev->mt76.rx_token_size = MT7996_TOKEN_SIZE + wed->wlan.rx_npkt;
-		if(dev->hif2 && is_mt7992(&dev->mt76))
-			wed->wlan.id = 0x7992;
 	}
 
 	wed->wlan.nbuf = MT7996_TOKEN_SIZE;
diff --git a/mt7996/mt7996.h b/mt7996/mt7996.h
index 9fd0ce89..bd5c2c65 100644
--- a/mt7996/mt7996.h
+++ b/mt7996/mt7996.h
@@ -74,6 +74,7 @@
 #define MT7990_FIRMWARE_WA		""
 #define MT7990_FIRMWARE_WM		"mediatek/mt7996/mt7990_wm.bin"
 #define MT7990_FIRMWARE_DSP		""
+#define MT7990_FIRMWARE_WM_TM		"mediatek/mt7996/mt7990_wm_tm.bin"
 #define MT7990_ROM_PATCH		"mediatek/mt7996/mt7990_rom_patch.bin"
 
 #define MT7996_EEPROM_DEFAULT		"mediatek/mt7996/mt7996_eeprom.bin"
@@ -215,6 +216,7 @@ enum mt7996_eeprom_mode {
 enum mt7996_ddie_type {
 	DDIE_7996,
 	DDIE_7992,
+	DDIE_7990,
 	DDIE_TYPE_NUM,
 };
 
@@ -275,6 +277,18 @@ enum mt7996_rxq_id {
 	MT7990_RXQ_TXFREE1 = 7,
 };
 
+enum {
+	MT7996_TXFREE_FROM_MAC,
+	MT7996_TXFREE_FROM_WA,
+};
+
+enum {
+	MT7996_RRO_BMC_NOT_BYPASS_UC_BASED_ON_WTBL,
+	MT7996_RRO_ALL_NOT_BYPASS,
+	MT7996_RRO_BMC_BYPASS_UC_BASED_ON_WTBL,
+	MT7996_RRO_ALL_BYPASS,
+};
+
 struct mt7996_twt_flow {
 	struct list_head list;
 	u64 start_tsf;
@@ -809,6 +823,9 @@ struct mt7996_dev {
 	bool has_eht:1;
 	bool has_rro:1;
 
+	bool fips_cap:1;
+	bool pwr_boost_cap:1;
+
 	struct {
 		struct {
 			void *ptr;
@@ -1011,6 +1028,7 @@ mt7996_has_ext_eeprom(struct mt7996_dev *dev)
 	case MT7996_DEVICE_ID:
 		return false;
 	case MT7992_DEVICE_ID:
+	case MT7990_DEVICE_ID:
 	default:
 		return true;
 	}
@@ -1195,6 +1213,7 @@ void mt7996_mcu_exit(struct mt7996_dev *dev);
 int mt7996_mcu_get_per_sta_info(struct mt76_dev *dev, u16 tag,
 	                        u16 sta_num, u16 *sta_list);
 int mt7996_mcu_get_all_sta_info(struct mt76_dev *dev, u16 tag);
+int mt7996_mcu_get_bss_acq_pkt_cnt(struct mt7996_dev *dev);
 int mt7996_mcu_wed_rro_reset_sessions(struct mt7996_dev *dev, u16 id);
 int mt7996_mcu_set_sniffer_mode(struct mt7996_phy *phy, bool enabled);
 int mt7996_mcu_set_tx_power_ctrl(struct mt7996_phy *phy, u8 power_ctrl_id, u8 data);
diff --git a/mt7996/mtk_debug.h b/mt7996/mtk_debug.h
index 82990239..afaaea59 100644
--- a/mt7996/mtk_debug.h
+++ b/mt7996/mtk_debug.h
@@ -46,6 +46,11 @@ enum dbg_offs_rev {
 	MIB_MSR2,
 	MIB_MCTR5,
 	MIB_MCTR6,
+	MIB_TSCR8,
+	MIB_TBCR0,
+	MIB_TBCR1,
+	MIB_TBCR2,
+	MIB_TBCR3,
 	__MT_DBG_OFFS_REV_MAX,
 };
 
@@ -83,6 +88,11 @@ static const u32 mt7996_dbg_offs[] = {
 	[MIB_MSR2]		= 0xa6c,
 	[MIB_MCTR5]		= 0xa70,
 	[MIB_MCTR6]		= 0xa74,
+	[MIB_TSCR8]		= 0x6cc,
+	[MIB_TBCR0]		= 0x6ec,
+	[MIB_TBCR1]		= 0x6f0,
+	[MIB_TBCR2]		= 0x6f4,
+	[MIB_TBCR3]		= 0x6f8,
 };
 
 static const u32 mt7992_dbg_offs[] = {
@@ -119,6 +129,52 @@ static const u32 mt7992_dbg_offs[] = {
 	[MIB_MSR2]		= 0xb68,
 	[MIB_MCTR5]		= 0xb6c,
 	[MIB_MCTR6]		= 0xb70,
+	[MIB_TSCR8]		= 0x6cc,
+	[MIB_TBCR0]		= 0x6ec,
+	[MIB_TBCR1]		= 0x6f0,
+	[MIB_TBCR2]		= 0x6f4,
+	[MIB_TBCR3]		= 0x6f8,
+};
+
+static const u32 mt7990_dbg_offs[] = {
+	[AGG_AALCR2]		= 0x12c,
+	[AGG_AALCR3]		= 0x130,
+	[AGG_AALCR4]		= 0x134,
+	[AGG_AALCR5]		= 0x138,
+	[AGG_AALCR6]		= 0x13c,
+	[AGG_AALCR7]		= 0x140,
+	[MIB_TDRCR0]		= 0x808,
+	[MIB_TDRCR1]		= 0x80c,
+	[MIB_TDRCR2]		= 0x810,
+	[MIB_TDRCR3]		= 0x814,
+	[MIB_TDRCR4]		= 0x818,
+	[MIB_RSCR26]		= 0xa34,
+	[MIB_TSCR18]		= 0xc08,
+	[MIB_TRDR0]		= 0xc10,
+	[MIB_TRDR2]		= 0xc18,
+	[MIB_TRDR3]		= 0xc1c,
+	[MIB_TRDR4]		= 0xc20,
+	[MIB_TRDR5]		= 0xc24,
+	[MIB_TRDR6]		= 0xc28,
+	[MIB_TRDR7]		= 0xc2c,
+	[MIB_TRDR8]		= 0xc30,
+	[MIB_TRDR9]		= 0xc34,
+	[MIB_TRDR10]		= 0xc38,
+	[MIB_TRDR11]		= 0xc3c,
+	[MIB_TRDR12]		= 0xc40,
+	[MIB_TRDR13]		= 0xc44,
+	[MIB_TRDR14]		= 0xc48,
+	[MIB_TRDR15]		= 0xc4c,
+	[MIB_MSR0]		= 0xc50,
+	[MIB_MSR1]		= 0xc54,
+	[MIB_MSR2]		= 0xc58,
+	[MIB_MCTR5]		= 0xc5c,
+	[MIB_MCTR6]		= 0xc60,
+	[MIB_TSCR8]		= 0x76c,
+	[MIB_TBCR0]		= 0x78c,
+	[MIB_TBCR1]		= 0x790,
+	[MIB_TBCR2]		= 0x794,
+	[MIB_TBCR3]		= 0x798,
 };
 
 /* used to differentiate between generations */
@@ -733,19 +789,13 @@ struct queue_desc {
 #define BN0_WF_MIB_TOP_BTCR_ADDR                               (BN0_WF_MIB_TOP_BASE + 0x5A0) // D5A0
 #define BN0_WF_MIB_TOP_RVSR0_ADDR                              (BN0_WF_MIB_TOP_BASE + __OFFS(MIB_RVSR0))
 
-#define BN0_WF_MIB_TOP_TSCR0_ADDR                              (BN0_WF_MIB_TOP_BASE + 0x6B0) // D6B0
-#define BN0_WF_MIB_TOP_TSCR3_ADDR                              (BN0_WF_MIB_TOP_BASE + 0x6BC) // D6BC
-#define BN0_WF_MIB_TOP_TSCR4_ADDR                              (BN0_WF_MIB_TOP_BASE + 0x6C0) // D6C0
-#define BN0_WF_MIB_TOP_TSCR5_ADDR                              (BN0_WF_MIB_TOP_BASE + 0x6C4) // D6C4
-#define BN0_WF_MIB_TOP_TSCR6_ADDR                              (BN0_WF_MIB_TOP_BASE + 0x6C8) // D6C8
-#define BN0_WF_MIB_TOP_TSCR7_ADDR                              (BN0_WF_MIB_TOP_BASE + 0x6D0) // D6D0
-#define BN0_WF_MIB_TOP_TSCR8_ADDR                              (BN0_WF_MIB_TOP_BASE + 0x6CC) // D6CC
+#define BN0_WF_MIB_TOP_TSCR8_ADDR                              (BN0_WF_MIB_TOP_BASE + __DBG_OFFS(MIB_TSCR8))
 
-#define BN0_WF_MIB_TOP_TBCR0_ADDR                              (BN0_WF_MIB_TOP_BASE + 0x6EC) // D6EC
-#define BN0_WF_MIB_TOP_TBCR1_ADDR                              (BN0_WF_MIB_TOP_BASE + 0x6F0) // D6F0
-#define BN0_WF_MIB_TOP_TBCR2_ADDR                              (BN0_WF_MIB_TOP_BASE + 0x6F4) // D6F4
-#define BN0_WF_MIB_TOP_TBCR3_ADDR                              (BN0_WF_MIB_TOP_BASE + 0x6F8) // D6F8
-#define BN0_WF_MIB_TOP_TBCR4_ADDR                              (BN0_WF_MIB_TOP_BASE + 0x6FC) // D6FC
+#define BN0_WF_MIB_TOP_TBCR0_ADDR                              (BN0_WF_MIB_TOP_BASE + __DBG_OFFS(MIB_TBCR0))
+#define BN0_WF_MIB_TOP_TBCR1_ADDR                              (BN0_WF_MIB_TOP_BASE + __DBG_OFFS(MIB_TBCR1))
+#define BN0_WF_MIB_TOP_TBCR2_ADDR                              (BN0_WF_MIB_TOP_BASE + __DBG_OFFS(MIB_TBCR2))
+#define BN0_WF_MIB_TOP_TBCR3_ADDR                              (BN0_WF_MIB_TOP_BASE + __DBG_OFFS(MIB_TBCR3))
+#define BN0_WF_MIB_TOP_TBCR4_ADDR                              (BN0_WF_MIB_TOP_BASE + 0x6FC) // D6FC, only for 7996
 
 #define BN0_WF_MIB_TOP_TDRCR0_ADDR                             (BN0_WF_MIB_TOP_BASE + __DBG_OFFS(MIB_TDRCR0))
 #define BN0_WF_MIB_TOP_TDRCR1_ADDR                             (BN0_WF_MIB_TOP_BASE + __DBG_OFFS(MIB_TDRCR1))
@@ -960,14 +1010,13 @@ enum cipher_suit {
 
 #define MT_DBG_WTBL_BASE		0x820D8000
 
-#define MT_DBG_WTBLON_TOP_BASE		0x820d4000
-#define MT_DBG_WTBLON_TOP_WDUCR_ADDR	(MT_DBG_WTBLON_TOP_BASE + 0x0370) // 4370
-#define MT_DBG_WTBLON_TOP_WDUCR_GROUP	GENMASK(4, 0)
-
 #define MT_DBG_UWTBL_TOP_BASE		0x820c4000
 #define MT_DBG_UWTBL_TOP_WDUCR_ADDR	(MT_DBG_UWTBL_TOP_BASE + 0x0104) // 4104
 #define MT_DBG_UWTBL_TOP_WDUCR_GROUP	GENMASK(5, 0)
 #define MT_DBG_UWTBL_TOP_WDUCR_TARGET	BIT(31)
+/* for 7990 */
+#define MT_DBG_UWTBL_TOP_KDUCR_ADDR	(MT_DBG_UWTBL_TOP_BASE + 0x010c) // 410c
+#define MT_DBG_UWTBL_TOP_KDUCR_GROUP	GENMASK(6, 0)
 
 #define LWTBL_IDX2BASE_ID		GENMASK(14, 8)
 #define LWTBL_IDX2BASE_DW		GENMASK(7, 2)
@@ -986,6 +1035,10 @@ enum cipher_suit {
 #define KEYTBL_IDX2BASE(_key, _dw)	(MT_DBG_UWTBL_TOP_BASE | 0x2000 | \
 					FIELD_PREP(KEYTBL_IDX2BASE_KEY, _key) | \
 					FIELD_PREP(KEYTBL_IDX2BASE_DW, _dw))
+#define KEYTBL_IDX2BASE_KEY_7990	GENMASK(11, 6)
+#define KEYTBL_IDX2BASE_7990(_key, _dw)	(MT_DBG_UWTBL_TOP_BASE | 0x1000 | \
+					FIELD_PREP(KEYTBL_IDX2BASE_KEY_7990, _key) | \
+					FIELD_PREP(KEYTBL_IDX2BASE_DW, _dw))
 
 // UMAC WTBL
 // DW0
@@ -1089,6 +1142,10 @@ enum cipher_suit {
 #define WF_UWTBL_SEC_ADDR_MODE_ADDR                                 32
 #define WF_UWTBL_SEC_ADDR_MODE_MASK                                 0x00300000 // 21-20
 #define WF_UWTBL_SEC_ADDR_MODE_SHIFT                                20
+#define WF_UWTBL_AAD_OM_DW                                          8
+#define WF_UWTBL_AAD_OM_ADDR                                        32
+#define WF_UWTBL_AAD_OM_MASK                                        0x01000000 // 24-24
+#define WF_UWTBL_AAD_OM_SHIFT                                       24
 #define WF_UWTBL_WMM_Q_DW                                           8
 #define WF_UWTBL_WMM_Q_ADDR                                         32
 #define WF_UWTBL_WMM_Q_MASK                                         0x06000000 // 26-25
@@ -1221,6 +1278,11 @@ enum cipher_suit {
 #define WF_LWTBL_DUAL_CTS_CAP_MASK \
 	0x00004000 // 14-14
 #define WF_LWTBL_DUAL_CTS_CAP_SHIFT                                 14
+#define WF_LWTBL_MURTS_DW                                           2
+#define WF_LWTBL_MURTS_ADDR                                         8
+#define WF_LWTBL_MURTS_MASK \
+	0x00008000 // 15-15
+#define WF_LWTBL_MURTS_SHIFT                                        15
 #define WF_LWTBL_CIPHER_SUIT_PGTK_DW                                2
 #define WF_LWTBL_CIPHER_SUIT_PGTK_ADDR                              8
 #define WF_LWTBL_CIPHER_SUIT_PGTK_MASK \
@@ -1446,6 +1508,11 @@ enum cipher_suit {
 #define WF_LWTBL_AF_HE_MASK \
 	0x00000018 // 4- 3
 #define WF_LWTBL_AF_HE_SHIFT                                        3
+#define WF_LWTBL_BSA_EN_DW                                          5
+#define WF_LWTBL_BSA_EN_ADDR                                        20
+#define WF_LWTBL_BSA_EN_MASK \
+	0x00000010 // 4- 4
+#define WF_LWTBL_BSA_EN_SHIFT                                       4
 #define WF_LWTBL_RTS_DW                                             5
 #define WF_LWTBL_RTS_ADDR                                           20
 #define WF_LWTBL_RTS_MASK \
@@ -1684,6 +1751,11 @@ enum cipher_suit {
 #define WF_LWTBL_PARTIAL_AID_MASK \
 	0x1ff00000 // 28-20
 #define WF_LWTBL_PARTIAL_AID_SHIFT                                  20
+#define WF_LWTBL_EHDD_DW                                            8
+#define WF_LWTBL_EHDD_ADDR                                          32
+#define WF_LWTBL_EHDD_MASK \
+	0x40000000 // 30-30
+#define WF_LWTBL_EHDD_SHIFT                                         30
 #define WF_LWTBL_CHK_PER_DW                                         8
 #define WF_LWTBL_CHK_PER_ADDR                                       32
 #define WF_LWTBL_CHK_PER_MASK \
@@ -1804,11 +1876,21 @@ enum cipher_suit {
 #define WF_LWTBL_CIPHER_SUIT_IGTK_MASK \
 	0x00003000 // 13-12
 #define WF_LWTBL_CIPHER_SUIT_IGTK_SHIFT                             12
+#define WF_LWTBL_CIPHER_SUIT_IGTK_DW_7990                           14
+#define WF_LWTBL_CIPHER_SUIT_IGTK_ADDR_7990                         56
+#define WF_LWTBL_CIPHER_SUIT_IGTK_MASK_7990 \
+	0x00000700 // 10- 8
+#define WF_LWTBL_CIPHER_SUIT_IGTK_SHIFT_7990                        8
 #define WF_LWTBL_CIPHER_SUIT_BIGTK_DW                               14
 #define WF_LWTBL_CIPHER_SUIT_BIGTK_ADDR                             56
 #define WF_LWTBL_CIPHER_SUIT_BIGTK_MASK \
 	0x0000c000 // 15-14
 #define WF_LWTBL_CIPHER_SUIT_BIGTK_SHIFT                            14
+#define WF_LWTBL_CIPHER_SUIT_BIGTK_DW_7990                          14
+#define WF_LWTBL_CIPHER_SUIT_BIGTK_ADDR_7990                        56
+#define WF_LWTBL_CIPHER_SUIT_BIGTK_MASK_7990 \
+	0x00007000 // 14-12
+#define WF_LWTBL_CIPHER_SUIT_BIGTK_SHIFT_7990                       12
 #define WF_LWTBL_RATE1_FAIL_CNT_DW                                  14
 #define WF_LWTBL_RATE1_FAIL_CNT_ADDR                                56
 #define WF_LWTBL_RATE1_FAIL_CNT_MASK \
@@ -2024,6 +2106,11 @@ enum cipher_suit {
 #define WF_LWTBL_DISPATCH_RATIO_MASK \
 	0x00003f80 // 13- 7
 #define WF_LWTBL_DISPATCH_RATIO_SHIFT                               7
+#define WF_LWTBL_EMLSR_TRANS_DLY_IDX_DW                             30
+#define WF_LWTBL_EMLSR_TRANS_DLY_IDX_ADDR                           120
+#define WF_LWTBL_EMLSR_TRANS_DLY_IDX_MASK \
+	0x0000c000 // 15-14
+#define WF_LWTBL_EMLSR_TRANS_DLY_IDX_SHIFT                          14
 #define WF_LWTBL_LINK_MGF_DW                                        30
 #define WF_LWTBL_LINK_MGF_ADDR                                      120
 #define WF_LWTBL_LINK_MGF_MASK \
@@ -2154,6 +2241,20 @@ enum cipher_suit {
 	0x00fc0000 // 23-18
 #define WF_LWTBL_SNR_RX3_SHIFT                                      18
 
+/* for 7992 & 7990 */
+#define WF_LWTBL_SNR_RX0_MASK_7992  \
+	0x000000ff //  7- 0
+#define WF_LWTBL_SNR_RX0_SHIFT_7992                                 0
+#define WF_LWTBL_SNR_RX1_MASK_7992 \
+	0x0000ff00 // 15- 8
+#define WF_LWTBL_SNR_RX1_SHIFT_7992                                 8
+#define WF_LWTBL_SNR_RX2_MASK_7992 \
+	0x00ff0000 // 23-16
+#define WF_LWTBL_SNR_RX2_SHIFT_7992                                 16
+#define WF_LWTBL_SNR_RX3_MASK_7992 \
+	0xff000000 // 31-24
+#define WF_LWTBL_SNR_RX3_SHIFT_7992                                 24
+
 /* WTBL Group - Packet Number */
 /* DW 2 */
 #define WTBL_PN0_MASK                   BITS(0, 7)
@@ -2275,7 +2376,7 @@ enum cipher_suit {
 #define WTBL_PSM				WF_LWTBL_PSM_MASK
 
 /* Need to sync with FW define */
-#define INVALID_KEY_ENTRY                       WTBL_KEY_LINK_DW_KEY_LOC0_MASK
+#define INVALID_KEY_ENTRY                       WF_UWTBL_KEY_LOC0_MASK
 
 // RATE
 #define WTBL_RATE_TX_RATE_MASK          	BITS(0, 5)
@@ -2324,6 +2425,10 @@ enum umac_ple_ctrl_port3_queue_idx {
 /* PSE PLE QUEUE */
 #define CR_NUM_OF_AC_MT7996	34
 #define CR_NUM_OF_AC_MT7992	17
+
+#define CR_NUM_OF_TWT_MT7996	34
+#define CR_NUM_OF_TWT_MT7992	17
+#define CR_NUM_OF_TWT_MT7990	18
 struct bmac_queue_info {
 	char *QueueName;
 	u32 Portid;
@@ -2672,6 +2777,15 @@ struct bmac_queue_info_t {
 #define WF_PSE_TOP_QUEUE_EMPTY_CPU_Q0_EMPTY_MASK               0x00000001                // CPU_Q0_EMPTY[0]
 #define WF_PSE_TOP_QUEUE_EMPTY_CPU_Q0_EMPTY_SHFT               0
 
+#define WF_PSE_TOP_QUEUE_EMPTY_1_HIF_16_EMPTY_ADDR             WF_PSE_TOP_QUEUE_EMPTY_1_ADDR
+#define WF_PSE_TOP_QUEUE_EMPTY_1_HIF_16_EMPTY_MASK             0x00001000
+#define WF_PSE_TOP_QUEUE_EMPTY_1_HIF_16_EMPTY_SHFT             12
+#define WF_PSE_TOP_QUEUE_EMPTY_1_HIF_15_EMPTY_ADDR             WF_PSE_TOP_QUEUE_EMPTY_1_ADDR
+#define WF_PSE_TOP_QUEUE_EMPTY_1_HIF_15_EMPTY_MASK             0x80000000                // HIF_15_EMPTY[31]
+#define WF_PSE_TOP_QUEUE_EMPTY_1_HIF_15_EMPTY_SHFT             31
+#define WF_PSE_TOP_QUEUE_EMPTY_1_HIF_14_EMPTY_ADDR             WF_PSE_TOP_QUEUE_EMPTY_1_ADDR
+#define WF_PSE_TOP_QUEUE_EMPTY_1_HIF_14_EMPTY_MASK             0x40000000                // HIF_14_EMPTY[30]
+#define WF_PSE_TOP_QUEUE_EMPTY_1_HIF_14_EMPTY_SHFT             30
 #define WF_PSE_TOP_QUEUE_EMPTY_1_HIF_13_EMPTY_ADDR             WF_PSE_TOP_QUEUE_EMPTY_1_ADDR
 #define WF_PSE_TOP_QUEUE_EMPTY_1_HIF_13_EMPTY_MASK             0x20000000                // HIF_13_EMPTY[29]
 #define WF_PSE_TOP_QUEUE_EMPTY_1_HIF_13_EMPTY_SHFT             29
diff --git a/mt7996/mtk_debugfs.c b/mt7996/mtk_debugfs.c
index 64b8523f..3c52004f 100644
--- a/mt7996/mtk_debugfs.c
+++ b/mt7996/mtk_debugfs.c
@@ -532,26 +532,48 @@ mt7996_show_dma_info(struct seq_file *s, struct mt7996_dev *dev)
 		WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_CTRL0_ADDR);
 	dump_dma_tx_ring_info(s, dev, "T17:Cmd(H2WM)", "Both",
 		WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_CTRL0_ADDR);
-	dump_dma_tx_ring_info(s, dev, "T18:TXD0(H2WA)", "AP",
-		WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_CTRL0_ADDR);
-	dump_dma_tx_ring_info(s, dev, "T19:TXD1(H2WA)", "AP",
-		WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_CTRL0_ADDR);
-	dump_dma_tx_ring_info(s, dev, "T20:Cmd(H2WA)", "AP",
-		WF_WFDMA_HOST_DMA0_WPDMA_TX_RING20_CTRL0_ADDR);
-	dump_dma_tx_ring_info(s, dev, "T21:TXD2(H2WA)", "AP",
-		WF_WFDMA_HOST_DMA0_WPDMA_TX_RING21_CTRL0_ADDR);
-	dump_dma_tx_ring_info(s, dev, "T22:TXD3(H2WA)", "AP",
-		WF_WFDMA_HOST_DMA0_WPDMA_TX_RING22_CTRL0_ADDR);
+	if (mt7996_has_wa(dev)) {
+		dump_dma_tx_ring_info(s, dev, "T18:TXD0(H2WA)", "AP",
+			WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_CTRL0_ADDR);
+		dump_dma_tx_ring_info(s, dev, "T19:TXD1(H2WA)", "AP",
+			WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_CTRL0_ADDR);
+		dump_dma_tx_ring_info(s, dev, "T20:Cmd(H2WA)", "AP",
+			WF_WFDMA_HOST_DMA0_WPDMA_TX_RING20_CTRL0_ADDR);
+		dump_dma_tx_ring_info(s, dev, "T21:TXD2(H2WA)", "AP",
+			WF_WFDMA_HOST_DMA0_WPDMA_TX_RING21_CTRL0_ADDR);
+		dump_dma_tx_ring_info(s, dev, "T22:TXD3(H2WA)", "AP",
+			WF_WFDMA_HOST_DMA0_WPDMA_TX_RING22_CTRL0_ADDR);
+	} else {
+		dump_dma_tx_ring_info(s, dev, "T18:TXD0(H2SDO)", "AP",
+			WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_CTRL0_ADDR);
+		dump_dma_tx_ring_info(s, dev, "T19:TXD1(H2SDO)", "AP",
+			WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_CTRL0_ADDR);
+		dump_dma_tx_ring_info(s, dev, "T20:Reserved", "AP",
+			WF_WFDMA_HOST_DMA0_WPDMA_TX_RING20_CTRL0_ADDR);
+		dump_dma_tx_ring_info(s, dev, "T21:TXD2(H2SDO)", "AP",
+			WF_WFDMA_HOST_DMA0_WPDMA_TX_RING21_CTRL0_ADDR);
+		dump_dma_tx_ring_info(s, dev, "T22:TXD3(H2SDO)", "AP",
+			WF_WFDMA_HOST_DMA0_WPDMA_TX_RING22_CTRL0_ADDR);
+	}
 
 
 	dump_dma_rx_ring_info(s, dev, "R0:Event(WM2H)", "Both",
 		WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_CTRL0_ADDR);
-	dump_dma_rx_ring_info(s, dev, "R1:Event(WA2H)", "AP",
-		WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_CTRL0_ADDR);
-	dump_dma_rx_ring_info(s, dev, "R2:TxDone0(WA2H)", "AP",
-		WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_CTRL0_ADDR);
-	dump_dma_rx_ring_info(s, dev, "R3:TxDone1(WA2H)", "AP",
-		WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_CTRL0_ADDR);
+	if (mt7996_has_wa(dev)) {
+		dump_dma_rx_ring_info(s, dev, "R1:Event(WA2H)", "AP",
+			WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_CTRL0_ADDR);
+		dump_dma_rx_ring_info(s, dev, "R2:TxDone0(WA2H)", "AP",
+			WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_CTRL0_ADDR);
+		dump_dma_rx_ring_info(s, dev, "R3:TxDone1(WA2H)", "AP",
+			WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_CTRL0_ADDR);
+	} else {
+		dump_dma_rx_ring_info(s, dev, "R1:Event(SDO2H)", "AP",
+			WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_CTRL0_ADDR);
+		dump_dma_rx_ring_info(s, dev, "R2:Reserved", "AP",
+			WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_CTRL0_ADDR);
+		dump_dma_rx_ring_info(s, dev, "R3:Reserved", "AP",
+			WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_CTRL0_ADDR);
+	}
 	dump_dma_rx_ring_info(s, dev, "R4:Data0(MAC2H)", "Both",
 		WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_CTRL0_ADDR);
 	dump_dma_rx_ring_info(s, dev, "R5:Data1(MAC2H)", "Both",
@@ -562,8 +584,12 @@ mt7996_show_dma_info(struct seq_file *s, struct mt7996_dev *dev)
 	else
 		dump_dma_rx_ring_info(s, dev, "R6:TxDone0(MAC2H)", "Both",
 			WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_CTRL0_ADDR);
-	dump_dma_rx_ring_info(s, dev, "R7:TxDone1(MAC2H)", "Both",
-		WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_CTRL0_ADDR);
+	if (is_mt7990(&dev->mt76))
+		dump_dma_rx_ring_info(s, dev, "R7:Reserved)", "Both",
+			WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_CTRL0_ADDR);
+	else
+		dump_dma_rx_ring_info(s, dev, "R7:TxDone1(MAC2H)", "Both",
+			WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_CTRL0_ADDR);
 	dump_dma_rx_ring_info(s, dev, "R8:BUF0(MAC2H)", "Both",
 		WF_WFDMA_HOST_DMA0_WPDMA_RX_RING8_CTRL0_ADDR);
 	if (is_mt7996(&dev->mt76))
@@ -585,12 +611,21 @@ mt7996_show_dma_info(struct seq_file *s, struct mt7996_dev *dev)
 		seq_printf(s, "HOST_DMA0 PCIe1 Ring Configuration\n");
 		seq_printf(s, "%20s %6s %10s %15s %10s %10s %10s\n",
 			"Name", "Used", "Base", "Ctrl1(Cnt)", "CIDX", "DIDX", "QCnt");
-		dump_dma_tx_ring_info(s, dev, "T21:TXD2(H2WA)", "AP",
-			WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING21_CTRL0_ADDR);
-		dump_dma_tx_ring_info(s, dev, "T22:TXD?(H2WA)", "AP",
-			WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING22_CTRL0_ADDR);
-		dump_dma_rx_ring_info(s, dev, "R3:TxDone1(WA2H)", "AP",
-			WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_CTRL0_ADDR);
+		if (mt7996_has_wa(dev)) {
+			dump_dma_tx_ring_info(s, dev, "T21:TXD2(H2WA)", "AP",
+				WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING21_CTRL0_ADDR);
+			dump_dma_tx_ring_info(s, dev, "T22:TXD?(H2WA)", "AP",
+				WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING22_CTRL0_ADDR);
+			dump_dma_rx_ring_info(s, dev, "R3:TxDone1(WA2H)", "AP",
+				WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_CTRL0_ADDR);
+		} else {
+			dump_dma_tx_ring_info(s, dev, "T21:TXD2(H2SDO)", "AP",
+				WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING21_CTRL0_ADDR);
+			dump_dma_tx_ring_info(s, dev, "T22:TXD?(H2SDO)", "AP",
+				WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING22_CTRL0_ADDR);
+			dump_dma_rx_ring_info(s, dev, "R3:Reserved", "AP",
+				WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_CTRL0_ADDR);
+		}
 		dump_dma_rx_ring_info(s, dev, "R5:Data1(MAC2H)", "Both",
 			WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_CTRL0_ADDR);
 		if (is_mt7996(&dev->mt76))
@@ -598,7 +633,7 @@ mt7996_show_dma_info(struct seq_file *s, struct mt7996_dev *dev)
 				WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING6_CTRL0_ADDR);
 		dump_dma_rx_ring_info(s, dev, "R7:TxDone1(MAC2H)", "Both",
 			WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING7_CTRL0_ADDR);
-		if (is_mt7992(&dev->mt76))
+		if (is_mt7992(&dev->mt76) || is_mt7990(&dev->mt76))
 			dump_dma_rx_ring_info(s, dev, "R9:BUF1(MAC2H)", "Both",
 				WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING9_CTRL0_ADDR);
 	}
@@ -627,36 +662,62 @@ mt7996_show_dma_info(struct seq_file *s, struct mt7996_dev *dev)
 		"Name", "Used", "Base", "Cnt", "CIDX", "DIDX", "QCnt");
 	dump_dma_tx_ring_info(s, dev, "T0:Event(WM2H)", "Both",
 		WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_CTRL0_ADDR);
-	dump_dma_tx_ring_info(s, dev, "T1:Event(WA2H)", "AP",
-		WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_CTRL0_ADDR);
-	dump_dma_tx_ring_info(s, dev, "T2:TxDone0(WA2H)", "AP",
-		WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_CTRL0_ADDR);
-	dump_dma_tx_ring_info(s, dev, "T3:TxDone1(WA2H)", "AP",
-		WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_CTRL0_ADDR);
+	if (mt7996_has_wa(dev)) {
+		dump_dma_tx_ring_info(s, dev, "T1:Event(WA2H)", "AP",
+			WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_CTRL0_ADDR);
+		dump_dma_tx_ring_info(s, dev, "T2:TxDone0(WA2H)", "AP",
+			WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_CTRL0_ADDR);
+		dump_dma_tx_ring_info(s, dev, "T3:TxDone1(WA2H)", "AP",
+			WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_CTRL0_ADDR);
+	} else {
+		dump_dma_tx_ring_info(s, dev, "T1:Event(SDO2H)", "AP",
+			WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_CTRL0_ADDR);
+		dump_dma_tx_ring_info(s, dev, "T2:Reserved", "AP",
+			WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_CTRL0_ADDR);
+		dump_dma_tx_ring_info(s, dev, "T3:Reserved", "AP",
+			WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_CTRL0_ADDR);
+	}
 	dump_dma_tx_ring_info(s, dev, "T4:TXD(WM2MAC)", "Both",
 		WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_CTRL0_ADDR);
 	dump_dma_tx_ring_info(s, dev, "T5:TXCMD(WM2MAC)", "Both",
 		WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_CTRL0_ADDR);
-	dump_dma_tx_ring_info(s, dev, "T6:TXD(WA2MAC)", "AP",
-		WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_CTRL0_ADDR);
+	if (mt7996_has_wa(dev))
+		dump_dma_tx_ring_info(s, dev, "T6:TXD(WA2MAC)", "AP",
+			WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_CTRL0_ADDR);
+	else
+		dump_dma_tx_ring_info(s, dev, "T6:TXD(SDO2MAC)", "AP",
+			WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_CTRL0_ADDR);
 	dump_dma_rx_ring_info(s, dev, "R0:FWDL", "Both",
 		WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_CTRL0_ADDR);
 	dump_dma_rx_ring_info(s, dev, "R1:Cmd(H2WM)", "Both",
 		WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_CTRL0_ADDR);
-	dump_dma_rx_ring_info(s, dev, "R2:TXD0(H2WA)", "AP",
-		WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_CTRL0_ADDR);
-	dump_dma_rx_ring_info(s, dev, "R3:TXD1(H2WA)", "AP",
-		WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_CTRL0_ADDR);
-	dump_dma_rx_ring_info(s, dev, "R4:Cmd(H2WA)", "AP",
-		WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_CTRL0_ADDR);
+	if (mt7996_has_wa(dev)) {
+		dump_dma_rx_ring_info(s, dev, "R2:TXD0(H2WA)", "AP",
+			WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_CTRL0_ADDR);
+		dump_dma_rx_ring_info(s, dev, "R3:TXD1(H2WA)", "AP",
+			WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_CTRL0_ADDR);
+		dump_dma_rx_ring_info(s, dev, "R4:Cmd(H2WA)", "AP",
+			WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_CTRL0_ADDR);
+	} else {
+		dump_dma_rx_ring_info(s, dev, "R2:TXD0(H2SDO)", "AP",
+			WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_CTRL0_ADDR);
+		dump_dma_rx_ring_info(s, dev, "R3:TXD1(H2SDO)", "AP",
+			WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_CTRL0_ADDR);
+		dump_dma_rx_ring_info(s, dev, "R4:Reserved", "AP",
+			WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_CTRL0_ADDR);
+	}
 	dump_dma_rx_ring_info(s, dev, "R5:Data0(MAC2WM)", "Both",
 		WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_CTRL0_ADDR);
 	dump_dma_rx_ring_info(s, dev, "R6:TxDone(MAC2WM)", "Both",
 		WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_CTRL0_ADDR);
 	dump_dma_rx_ring_info(s, dev, "R7:SPL/RPT(MAC2WM)", "Both",
 		WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_CTRL0_ADDR);
-	dump_dma_rx_ring_info(s, dev, "R8:TxDone(MAC2WA)", "AP",
-		WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_CTRL0_ADDR);
+	if (mt7996_has_wa(dev))
+		dump_dma_rx_ring_info(s, dev, "R8:TxDone(MAC2WA)", "AP",
+			WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_CTRL0_ADDR);
+	else
+		dump_dma_rx_ring_info(s, dev, "R8:Reserved", "AP",
+			WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_CTRL0_ADDR);
 	dump_dma_rx_ring_info(s, dev, "R9:Data1(MAC2WM)", "Both",
 		WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_CTRL0_ADDR);
 	dump_dma_rx_ring_info(s, dev, "R10:TXD2(H2WA)", "AP",
@@ -755,9 +816,9 @@ static int mt7996_mibinfo_show(struct seq_file *s, void *data)
 	msr0 = mt76_rr(dev, BN0_WF_MIB_TOP_MSR0_ADDR + band_offset);
 	msr1 = mt76_rr(dev, BN0_WF_MIB_TOP_MSR1_ADDR + band_offset);
 	msr2 = mt76_rr(dev, BN0_WF_MIB_TOP_MSR2_ADDR + band_offset);
-	ampdu_cnt[0] = mt76_rr(dev, BN0_WF_MIB_TOP_TSCR0_ADDR + band_offset);
-	ampdu_cnt[1] = mt76_rr(dev, BN0_WF_MIB_TOP_TSCR3_ADDR + band_offset);
-	ampdu_cnt[2] = mt76_rr(dev, BN0_WF_MIB_TOP_TSCR4_ADDR + band_offset);
+	ampdu_cnt[0] = mt76_rr(dev, MT_MIB_TSCR0(band_idx));
+	ampdu_cnt[1] = mt76_rr(dev, MT_MIB_TSCR3(band_idx));
+	ampdu_cnt[2] = mt76_rr(dev, MT_MIB_TSCR4(band_idx));
 	ampdu_cnt[1] &= BN0_WF_MIB_TOP_TSCR3_AMPDU_MPDU_COUNT_MASK;
 	ampdu_cnt[2] &= BN0_WF_MIB_TOP_TSCR4_AMPDU_ACKED_COUNT_MASK;
 
@@ -799,7 +860,7 @@ static int mt7996_mibinfo_show(struct seq_file *s, void *data)
 	tbcr3 = mt76_rr(dev, BN0_WF_MIB_TOP_TBCR3_ADDR + band_offset);
 	seq_printf(s, "\tTx 160MHz Cnt=0x%x\n",
 		tbcr3 & BN0_WF_MIB_TOP_TBCR3_TX_160MHZ_CNT_MASK);
-	tbcr4 = mt76_rr(dev, BN0_WF_MIB_TOP_TBCR4_ADDR + band_offset);
+	tbcr4 = is_mt7996(&dev->mt76) ? mt76_rr(dev, BN0_WF_MIB_TOP_TBCR4_ADDR + band_offset) : 0;
 	seq_printf(s, "\tTx 320MHz Cnt=0x%x\n",
 		tbcr4 & BN0_WF_MIB_TOP_TBCR4_TX_320MHZ_CNT_MASK);
 	seq_printf(s, "\tAMPDU Cnt=0x%x\n", ampdu_cnt[0]);
@@ -811,10 +872,10 @@ static int mt7996_mibinfo_show(struct seq_file *s, void *data)
 
 	seq_printf(s, "===MU Related Counters===\n");
 	mu_cnt[0] = mt76_rr(dev, BN0_WF_MIB_TOP_BSCR2_ADDR + band_offset);
-	mu_cnt[1] = mt76_rr(dev, BN0_WF_MIB_TOP_TSCR5_ADDR + band_offset);
-	mu_cnt[2] = mt76_rr(dev, BN0_WF_MIB_TOP_TSCR6_ADDR + band_offset);
+	mu_cnt[1] = mt76_rr(dev, MT_MIB_TSCR5(band_idx));
+	mu_cnt[2] = mt76_rr(dev, MT_MIB_TSCR6(band_idx));
 	mu_cnt[3] = mt76_rr(dev, BN0_WF_MIB_TOP_TSCR8_ADDR + band_offset);
-	mu_cnt[4] = mt76_rr(dev, BN0_WF_MIB_TOP_TSCR7_ADDR + band_offset);
+	mu_cnt[4] = mt76_rr(dev, MT_MIB_TSCR7(band_idx));
 
 	seq_printf(s, "\tMUBF_TX_COUNT=0x%x\n",
 		mu_cnt[0] & BN0_WF_MIB_TOP_BSCR2_MUBF_TX_COUNT_MASK);
@@ -936,18 +997,25 @@ mt7996_wtbl_read_raw(struct mt7996_dev *dev, u16 idx,
 		return 0xFF;
 
 	if (type == WTBL_TYPE_LMAC) {
-		mt76_wr(dev, MT_DBG_WTBLON_TOP_WDUCR_ADDR,
-			FIELD_PREP(MT_DBG_WTBLON_TOP_WDUCR_GROUP, (idx >> 7)));
+		mt76_wr(dev, MT_WTBLON_TOP_WDUCR,
+			FIELD_PREP(MT_WTBLON_TOP_WDUCR_GROUP, (idx >> 7)));
 		src = LWTBL_IDX2BASE(idx, start_dw);
 	} else if (type == WTBL_TYPE_UMAC) {
 		mt76_wr(dev,  MT_DBG_UWTBL_TOP_WDUCR_ADDR,
 			FIELD_PREP(MT_DBG_UWTBL_TOP_WDUCR_GROUP, (idx >> 7)));
 		src = UWTBL_IDX2BASE(idx, start_dw);
 	} else if (type == WTBL_TYPE_KEY) {
-		mt76_wr(dev,  MT_DBG_UWTBL_TOP_WDUCR_ADDR,
-			MT_DBG_UWTBL_TOP_WDUCR_TARGET |
-			FIELD_PREP(MT_DBG_UWTBL_TOP_WDUCR_GROUP, (idx >> 7)));
-		src = KEYTBL_IDX2BASE(idx, start_dw);
+		if (is_mt7990(&dev->mt76)) {
+			mt76_wr(dev,  MT_DBG_UWTBL_TOP_KDUCR_ADDR,
+				FIELD_PREP(MT_DBG_UWTBL_TOP_KDUCR_GROUP, (idx >> 6)));
+			src = KEYTBL_IDX2BASE_7990(idx, start_dw);
+		} else {
+			mt76_wr(dev,  MT_DBG_UWTBL_TOP_WDUCR_ADDR,
+				MT_DBG_UWTBL_TOP_WDUCR_TARGET |
+				FIELD_PREP(MT_DBG_UWTBL_TOP_WDUCR_GROUP, (idx >> 7)));
+			src = KEYTBL_IDX2BASE(idx, start_dw);
+		}
+
 	}
 
 	while (size_dw--) {
@@ -967,8 +1035,8 @@ mt7996_wtbl_write_raw(struct mt7996_dev *dev, u16 idx,
 	u32 addr = 0;
 
 	if (type == WTBL_TYPE_LMAC) {
-		mt76_wr(dev, MT_DBG_WTBLON_TOP_WDUCR_ADDR,
-			FIELD_PREP(MT_DBG_WTBLON_TOP_WDUCR_GROUP, (idx >> 7)));
+		mt76_wr(dev, MT_WTBLON_TOP_WDUCR,
+			FIELD_PREP(MT_WTBLON_TOP_WDUCR_GROUP, (idx >> 7)));
 		addr = LWTBL_IDX2BASE(idx, start_dw);
 	} else if (type == WTBL_TYPE_UMAC) {
 		mt76_wr(dev, MT_DBG_UWTBL_TOP_WDUCR_ADDR,
@@ -1069,6 +1137,27 @@ static const struct berse_wtbl_parse WTBL_LMAC_DW2_7992[] = {
 	{NULL,}
 };
 
+static const struct berse_wtbl_parse WTBL_LMAC_DW2_7990[] = {
+	{"AID",			WF_LWTBL_AID_MASK,		WF_LWTBL_AID_SHIFT,			false},
+	{"GID_SU",		WF_LWTBL_GID_SU_MASK,		NO_SHIFT_DEFINE,			false},
+	{"DUAL_PTEC_EN",	WF_LWTBL_DUAL_PTEC_EN_MASK,	NO_SHIFT_DEFINE,			false},
+	{"DUAL_CTS_CAP",	WF_LWTBL_DUAL_CTS_CAP_MASK,	NO_SHIFT_DEFINE,			false},
+	{"MURTS",		WF_LWTBL_MURTS_MASK,		NO_SHIFT_DEFINE,			false},
+	{"CIPHER_PGTK",		WF_LWTBL_CIPHER_SUIT_PGTK_MASK,	WF_LWTBL_CIPHER_SUIT_PGTK_SHIFT,	true},
+	{"FROM_DS",		WF_LWTBL_FD_MASK,		NO_SHIFT_DEFINE,			false},
+	{"TO_DS",		WF_LWTBL_TD_MASK,		NO_SHIFT_DEFINE,			false},
+	{"SW",			WF_LWTBL_SW_MASK,		NO_SHIFT_DEFINE,			false},
+	{"UL",			WF_LWTBL_UL_MASK,		NO_SHIFT_DEFINE,			false},
+	{"TX_POWER_SAVE",	WF_LWTBL_TX_PS_MASK,		NO_SHIFT_DEFINE,			true},
+	{"QOS",			WF_LWTBL_QOS_MASK,		NO_SHIFT_DEFINE,			false},
+	{"HT",			WF_LWTBL_HT_MASK,		NO_SHIFT_DEFINE,			false},
+	{"VHT",			WF_LWTBL_VHT_MASK,		NO_SHIFT_DEFINE,			false},
+	{"HE",			WF_LWTBL_HE_MASK,		NO_SHIFT_DEFINE,			false},
+	{"EHT",			WF_LWTBL_EHT_MASK,		NO_SHIFT_DEFINE,			false},
+	{"MESH",		WF_LWTBL_MESH_MASK,		NO_SHIFT_DEFINE,			true},
+	{NULL,}
+};
+
 static void parse_fmac_lwtbl_dw2(struct seq_file *s, u8 *lwtbl)
 {
 	u32 *addr = 0;
@@ -1222,6 +1311,28 @@ static const struct berse_wtbl_parse WTBL_LMAC_DW5_7992[] = {
 	{NULL,}
 };
 
+static const struct berse_wtbl_parse WTBL_LMAC_DW5_7990[] = {
+	{"AF",			WF_LWTBL_AF_MASK_7992,		WF_LWTBL_AF_SHIFT,		false},
+	{"BSA_EN",		WF_LWTBL_BSA_EN_MASK,		NO_SHIFT_DEFINE,		false},
+	{"RTS",			WF_LWTBL_RTS_MASK,		NO_SHIFT_DEFINE,		false},
+	{"SMPS",		WF_LWTBL_SMPS_MASK,		NO_SHIFT_DEFINE,		false},
+	{"DYN_BW",		WF_LWTBL_DYN_BW_MASK,		NO_SHIFT_DEFINE,		true},
+	{"MMSS",		WF_LWTBL_MMSS_MASK,		WF_LWTBL_MMSS_SHIFT,		false},
+	{"USR",			WF_LWTBL_USR_MASK,		NO_SHIFT_DEFINE,		false},
+	{"SR_RATE",		WF_LWTBL_SR_R_MASK,		WF_LWTBL_SR_R_SHIFT,		false},
+	{"SR_ABORT",		WF_LWTBL_SR_ABORT_MASK,		NO_SHIFT_DEFINE,		true},
+	{"TX_POWER_OFFSET",	WF_LWTBL_TX_POWER_OFFSET_MASK,	WF_LWTBL_TX_POWER_OFFSET_SHIFT,	false},
+	{"LTF_EHT",		WF_LWTBL_LTF_EHT_MASK,		WF_LWTBL_LTF_EHT_SHIFT,		false},
+	{"GI_EHT",		WF_LWTBL_GI_EHT_MASK,		WF_LWTBL_GI_EHT_SHIFT,		false},
+	{"DOPPL",		WF_LWTBL_DOPPL_MASK,		NO_SHIFT_DEFINE,		false},
+	{"TXOP_PS_CAP",		WF_LWTBL_TXOP_PS_CAP_MASK,	NO_SHIFT_DEFINE,		false},
+	{"DONOT_UPDATE_I_PSM",	WF_LWTBL_DU_I_PSM_MASK,		NO_SHIFT_DEFINE,		true},
+	{"I_PSM",		WF_LWTBL_I_PSM_MASK,		NO_SHIFT_DEFINE,		false},
+	{"PSM",			WF_LWTBL_PSM_MASK,		NO_SHIFT_DEFINE,		false},
+	{"SKIP_TX",		WF_LWTBL_SKIP_TX_MASK,		NO_SHIFT_DEFINE,		true},
+	{NULL,}
+};
+
 static void parse_fmac_lwtbl_dw5(struct seq_file *s, u8 *lwtbl)
 {
 	u32 *addr = 0;
@@ -1307,7 +1418,8 @@ static void parse_fmac_lwtbl_dw7(struct seq_file *s, u8 *lwtbl)
 	}
 }
 
-static const struct berse_wtbl_parse WTBL_LMAC_DW8[] = {
+static const struct berse_wtbl_parse *WTBL_LMAC_DW8;
+static const struct berse_wtbl_parse WTBL_LMAC_DW8_7996[] = {
 	{"RTS_FAIL_CNT_AC0",	WF_LWTBL_AC0_RTS_FAIL_CNT_MASK,	WF_LWTBL_AC0_RTS_FAIL_CNT_SHIFT,	false},
 	{"AC1",			WF_LWTBL_AC1_RTS_FAIL_CNT_MASK,	WF_LWTBL_AC1_RTS_FAIL_CNT_SHIFT,	false},
 	{"AC2",			WF_LWTBL_AC2_RTS_FAIL_CNT_MASK,	WF_LWTBL_AC2_RTS_FAIL_CNT_SHIFT,	false},
@@ -1317,6 +1429,17 @@ static const struct berse_wtbl_parse WTBL_LMAC_DW8[] = {
 	{NULL,}
 };
 
+static const struct berse_wtbl_parse WTBL_LMAC_DW8_7990[] = {
+	{"RTS_FAIL_CNT_AC0",	WF_LWTBL_AC0_RTS_FAIL_CNT_MASK,	WF_LWTBL_AC0_RTS_FAIL_CNT_SHIFT,	false},
+	{"AC1",			WF_LWTBL_AC1_RTS_FAIL_CNT_MASK,	WF_LWTBL_AC1_RTS_FAIL_CNT_SHIFT,	false},
+	{"AC2",			WF_LWTBL_AC2_RTS_FAIL_CNT_MASK,	WF_LWTBL_AC2_RTS_FAIL_CNT_SHIFT,	false},
+	{"AC3",			WF_LWTBL_AC3_RTS_FAIL_CNT_MASK,	WF_LWTBL_AC3_RTS_FAIL_CNT_SHIFT,	true},
+	{"PARTIAL_AID",		WF_LWTBL_PARTIAL_AID_MASK,	WF_LWTBL_PARTIAL_AID_SHIFT,		false},
+	{"EHDD",		WF_LWTBL_EHDD_MASK,		NO_SHIFT_DEFINE,			false},
+	{"CHK_PER",		WF_LWTBL_CHK_PER_MASK,		NO_SHIFT_DEFINE,			true},
+	{NULL,}
+};
+
 static void parse_fmac_lwtbl_dw8(struct seq_file *s, u8 *lwtbl)
 {
 	u32 *addr = 0;
@@ -1566,12 +1689,19 @@ static void parse_fmac_lwtbl_dw13(struct seq_file *s, u8 *lwtbl)
 	}
 }
 
-static const struct berse_wtbl_parse WTBL_LMAC_DW14_BMC[] = {
+static const struct berse_wtbl_parse *WTBL_LMAC_DW14_BMC;
+static const struct berse_wtbl_parse WTBL_LMAC_DW14_BMC_7996[] = {
 	{"CIPHER_IGTK",		WF_LWTBL_CIPHER_SUIT_IGTK_MASK,		WF_LWTBL_CIPHER_SUIT_IGTK_SHIFT,	false},
 	{"CIPHER_BIGTK",	WF_LWTBL_CIPHER_SUIT_BIGTK_MASK,	WF_LWTBL_CIPHER_SUIT_BIGTK_SHIFT,	true},
 	{NULL,}
 };
 
+static const struct berse_wtbl_parse WTBL_LMAC_DW14_BMC_7990[] = {
+	{"CIPHER_IGTK",		WF_LWTBL_CIPHER_SUIT_IGTK_MASK_7990,	WF_LWTBL_CIPHER_SUIT_IGTK_SHIFT_7990,	false},
+	{"CIPHER_BIGTK",	WF_LWTBL_CIPHER_SUIT_BIGTK_MASK_7990,	WF_LWTBL_CIPHER_SUIT_BIGTK_SHIFT_7990,	true},
+	{NULL,}
+};
+
 static const struct berse_wtbl_parse WTBL_LMAC_DW14[] = {
 	{"RATE1_TX_CNT",	WF_LWTBL_RATE1_TX_CNT_MASK,	WF_LWTBL_RATE1_TX_CNT_SHIFT,	false},
 	{"RATE1_FAIL_CNT",	WF_LWTBL_RATE1_FAIL_CNT_MASK,	WF_LWTBL_RATE1_FAIL_CNT_SHIFT,	true},
@@ -1591,7 +1721,7 @@ static void parse_fmac_lwtbl_dw14(struct seq_file *s, u8 *lwtbl)
 		== MUAR_INDEX_OWN_MAC_ADDR_BC_MC) {
 		/* LMAC WTBL DW 14 */
 		seq_printf(s, "\t\n");
-		seq_printf(s, "LWTBL DW 14\n");
+		seq_printf(s, "LWTBL DW 14_BMC\n");
 		addr = (u32 *)&(lwtbl[WF_LWTBL_CIPHER_SUIT_IGTK_DW*4]);
 		dw_value = *addr;
 
@@ -1700,10 +1830,19 @@ static void parse_fmac_lwtbl_dw29(struct seq_file *s, u8 *lwtbl)
 	}
 }
 
-static const struct berse_wtbl_parse WTBL_LMAC_DW30[] = {
-	{"DISPATCH_ORDER",	WF_LWTBL_DISPATCH_ORDER_MASK,	WF_LWTBL_DISPATCH_ORDER_SHIFT,	false},
-	{"DISPATCH_RATIO",	WF_LWTBL_DISPATCH_RATIO_MASK,	WF_LWTBL_DISPATCH_RATIO_SHIFT,	false},
-	{"LINK_MGF",		WF_LWTBL_LINK_MGF_MASK,		WF_LWTBL_LINK_MGF_SHIFT,	true},
+static const struct berse_wtbl_parse *WTBL_LMAC_DW30;
+static const struct berse_wtbl_parse WTBL_LMAC_DW30_7996[] = {
+	{"DISPATCH_ORDER",	WF_LWTBL_DISPATCH_ORDER_MASK,		WF_LWTBL_DISPATCH_ORDER_SHIFT,		false},
+	{"DISPATCH_RATIO",	WF_LWTBL_DISPATCH_RATIO_MASK,		WF_LWTBL_DISPATCH_RATIO_SHIFT,		false},
+	{"LINK_MGF",		WF_LWTBL_LINK_MGF_MASK,			WF_LWTBL_LINK_MGF_SHIFT,		true},
+	{NULL,}
+};
+
+static const struct berse_wtbl_parse WTBL_LMAC_DW30_7990[] = {
+	{"DISPATCH_ORDER",	WF_LWTBL_DISPATCH_ORDER_MASK,		WF_LWTBL_DISPATCH_ORDER_SHIFT,		false},
+	{"DISPATCH_RATIO",	WF_LWTBL_DISPATCH_RATIO_MASK,		WF_LWTBL_DISPATCH_RATIO_SHIFT,		false},
+	{"EMLSR_TRANS_DLY_IDX",	WF_LWTBL_EMLSR_TRANS_DLY_IDX_MASK,	WF_LWTBL_EMLSR_TRANS_DLY_IDX_SHIFT,	false},
+	{"LINK_MGF",		WF_LWTBL_LINK_MGF_MASK,			WF_LWTBL_LINK_MGF_SHIFT,		true},
 	{NULL,}
 };
 
@@ -1767,9 +1906,9 @@ static void parse_fmac_lwtbl_dw31(struct seq_file *s, u8 *lwtbl)
 }
 
 static const struct berse_wtbl_parse WTBL_LMAC_DW32[] = {
-	{"OM_INFO",			WF_LWTBL_OM_INFO_MASK,			WF_LWTBL_OM_INFO_SHIFT,		false},
-	{"OM_INFO_EHT",         WF_LWTBL_OM_INFO_EHT_MASK,         WF_LWTBL_OM_INFO_EHT_SHIFT,  false},
-	{"RXD_DUP_FOR_OM_CHG",		WF_LWTBL_RXD_DUP_FOR_OM_CHG_MASK,	NO_SHIFT_DEFINE,		false},
+	{"OM_INFO",		WF_LWTBL_OM_INFO_MASK,			WF_LWTBL_OM_INFO_SHIFT,			false},
+	{"OM_INFO_EHT",		WF_LWTBL_OM_INFO_EHT_MASK,		WF_LWTBL_OM_INFO_EHT_SHIFT,		false},
+	{"RXD_DUP_FOR_OM_CHG",	WF_LWTBL_RXD_DUP_FOR_OM_CHG_MASK,	NO_SHIFT_DEFINE,			false},
 	{"RXD_DUP_WHITE_LIST",	WF_LWTBL_RXD_DUP_WHITE_LIST_MASK,	WF_LWTBL_RXD_DUP_WHITE_LIST_SHIFT,	false},
 	{NULL,}
 };
@@ -1864,7 +2003,8 @@ static void parse_fmac_lwtbl_dw34(struct seq_file *s, u8 *lwtbl)
 	}
 }
 
-static const struct berse_wtbl_parse WTBL_LMAC_DW35[] = {
+static const struct berse_wtbl_parse *WTBL_LMAC_DW35;
+static const struct berse_wtbl_parse WTBL_LMAC_DW35_7996[] = {
 	{"SNR 0",	WF_LWTBL_SNR_RX0_MASK,		WF_LWTBL_SNR_RX0_SHIFT,		false},
 	{"SNR 1",	WF_LWTBL_SNR_RX1_MASK,		WF_LWTBL_SNR_RX1_SHIFT,		false},
 	{"SNR 2",	WF_LWTBL_SNR_RX2_MASK,		WF_LWTBL_SNR_RX2_SHIFT,		false},
@@ -1872,6 +2012,14 @@ static const struct berse_wtbl_parse WTBL_LMAC_DW35[] = {
 	{NULL,}
 };
 
+static const struct berse_wtbl_parse WTBL_LMAC_DW35_7992[] = {
+	{"SNR 0",	WF_LWTBL_SNR_RX0_MASK_7992,	WF_LWTBL_SNR_RX0_SHIFT_7992,	false},
+	{"SNR 1",	WF_LWTBL_SNR_RX1_MASK_7992,	WF_LWTBL_SNR_RX1_SHIFT_7992,	false},
+	{"SNR 2",	WF_LWTBL_SNR_RX2_MASK_7992,	WF_LWTBL_SNR_RX2_SHIFT_7992,	false},
+	{"SNR 3",	WF_LWTBL_SNR_RX3_MASK_7992,	WF_LWTBL_SNR_RX3_SHIFT_7992,	true},
+	{NULL,}
+};
+
 static void parse_fmac_lwtbl_dw35(struct seq_file *s, u8 *lwtbl)
 {
 	u32 *addr = 0;
@@ -1960,7 +2108,7 @@ static void parse_fmac_uwtbl_mlo_info(struct seq_file *s, u8 *uwtbl)
 }
 
 static bool
-is_wtbl_bigtk_exist(u8 *lwtbl)
+is_wtbl_bigtk_exist(struct mt76_dev *dev, u8 *lwtbl)
 {
 	u32 *addr = 0;
 	u32 dw_value = 0;
@@ -1971,8 +2119,10 @@ is_wtbl_bigtk_exist(u8 *lwtbl)
 					MUAR_INDEX_OWN_MAC_ADDR_BC_MC) {
 		addr = (u32 *)&(lwtbl[WF_LWTBL_CIPHER_SUIT_BIGTK_DW*4]);
 		dw_value = *addr;
-		if (((dw_value & WF_LWTBL_CIPHER_SUIT_BIGTK_MASK) >>
-			WF_LWTBL_CIPHER_SUIT_BIGTK_SHIFT) != IGTK_CIPHER_SUIT_NONE)
+		if ((!is_mt7990(dev) && ((dw_value & WF_LWTBL_CIPHER_SUIT_BIGTK_MASK) >>
+			WF_LWTBL_CIPHER_SUIT_BIGTK_SHIFT) != IGTK_CIPHER_SUIT_NONE) ||
+		    (is_mt7990(dev) && ((dw_value & WF_LWTBL_CIPHER_SUIT_BIGTK_MASK_7990) >>
+			WF_LWTBL_CIPHER_SUIT_BIGTK_SHIFT_7990) != IGTK_CIPHER_SUIT_NONE))
 			return true;
 	}
 
@@ -2010,6 +2160,7 @@ static const struct berse_wtbl_parse WTBL_UMAC_DW5_BIPN[] = {
 
 static void parse_fmac_uwtbl_pn(struct seq_file *s, u8 *uwtbl, u8 *lwtbl)
 {
+	struct mt7996_dev *dev = dev_get_drvdata(s->private);
 	u32 *addr = 0;
 	u32 dw_value = 0;
 	u16 i = 0;
@@ -2041,7 +2192,7 @@ static void parse_fmac_uwtbl_pn(struct seq_file *s, u8 *uwtbl, u8 *lwtbl)
 
 
 	/* UMAC WTBL DW 4/5 for BIGTK */
-	if (is_wtbl_bigtk_exist(lwtbl) == true) {
+	if (is_wtbl_bigtk_exist(&dev->mt76, lwtbl) == true) {
 		i = 0;
 		addr = (u32 *)&(uwtbl[WF_UWTBL_RX_BIPN_31_0__DW*4]);
 		dw_value = *addr;
@@ -2135,16 +2286,21 @@ static void dump_key_table(
 	seq_printf(s, "\t\n");
 	seq_printf(s, "\t%s:%d\n", "keyloc0", keyloc0);
 	if (keyloc0 != INVALID_KEY_ENTRY) {
-
 		/* Don't swap below two lines, halWtblReadRaw will
 		* write new value WF_WTBLON_TOP_WDUCR_ADDR
 		*/
 		mt7996_wtbl_read_raw(dev, keyloc0,
 			WTBL_TYPE_KEY, 0, ONE_KEY_ENTRY_LEN_IN_DW, keytbl);
-		seq_printf(s, "\t\tKEY WTBL Addr: group:0x%x=0x%x addr: 0x%lx\n",
-			MT_DBG_UWTBL_TOP_WDUCR_ADDR,
-			mt76_rr(dev, MT_DBG_UWTBL_TOP_WDUCR_ADDR),
-			KEYTBL_IDX2BASE(keyloc0, 0));
+		if (is_mt7990(&dev->mt76))
+			seq_printf(s, "\t\tKEY WTBL Addr: group:0x%x=0x%x addr: 0x%lx\n",
+				MT_DBG_UWTBL_TOP_KDUCR_ADDR,
+				mt76_rr(dev, MT_DBG_UWTBL_TOP_KDUCR_ADDR),
+				KEYTBL_IDX2BASE_7990(keyloc0, 0));
+		else
+			seq_printf(s, "\t\tKEY WTBL Addr: group:0x%x=0x%x addr: 0x%lx\n",
+				MT_DBG_UWTBL_TOP_WDUCR_ADDR,
+				mt76_rr(dev, MT_DBG_UWTBL_TOP_WDUCR_ADDR),
+				KEYTBL_IDX2BASE(keyloc0, 0));
 		for (x = 0; x < ONE_KEY_ENTRY_LEN_IN_DW; x++) {
 			seq_printf(s, "\t\tDW%02d: %02x %02x %02x %02x\n",
 				x,
@@ -2162,10 +2318,16 @@ static void dump_key_table(
 		*/
 		mt7996_wtbl_read_raw(dev, keyloc1,
 			WTBL_TYPE_KEY, 0, ONE_KEY_ENTRY_LEN_IN_DW, keytbl);
-		seq_printf(s, "\t\tKEY WTBL Addr: group:0x%x=0x%x addr: 0x%lx\n",
-			MT_DBG_UWTBL_TOP_WDUCR_ADDR,
-			mt76_rr(dev, MT_DBG_UWTBL_TOP_WDUCR_ADDR),
-			KEYTBL_IDX2BASE(keyloc1, 0));
+		if (is_mt7990(&dev->mt76))
+			seq_printf(s, "\t\tKEY WTBL Addr: group:0x%x=0x%x addr: 0x%lx\n",
+				MT_DBG_UWTBL_TOP_KDUCR_ADDR,
+				mt76_rr(dev, MT_DBG_UWTBL_TOP_KDUCR_ADDR),
+				KEYTBL_IDX2BASE_7990(keyloc1, 0));
+		else
+			seq_printf(s, "\t\tKEY WTBL Addr: group:0x%x=0x%x addr: 0x%lx\n",
+				MT_DBG_UWTBL_TOP_WDUCR_ADDR,
+				mt76_rr(dev, MT_DBG_UWTBL_TOP_WDUCR_ADDR),
+				KEYTBL_IDX2BASE(keyloc1, 0));
 		for (x = 0; x < ONE_KEY_ENTRY_LEN_IN_DW; x++) {
 			seq_printf(s, "\t\tDW%02d: %02x %02x %02x %02x\n",
 				x,
@@ -2183,10 +2345,16 @@ static void dump_key_table(
 		*/
 		mt7996_wtbl_read_raw(dev, keyloc2,
 			WTBL_TYPE_KEY, 0, ONE_KEY_ENTRY_LEN_IN_DW, keytbl);
-		seq_printf(s, "\t\tKEY WTBL Addr: group:0x%x=0x%x addr: 0x%lx\n",
-			MT_DBG_UWTBL_TOP_WDUCR_ADDR,
-			mt76_rr(dev, MT_DBG_UWTBL_TOP_WDUCR_ADDR),
-			KEYTBL_IDX2BASE(keyloc2, 0));
+		if (is_mt7990(&dev->mt76))
+			seq_printf(s, "\t\tKEY WTBL Addr: group:0x%x=0x%x addr: 0x%lx\n",
+				MT_DBG_UWTBL_TOP_KDUCR_ADDR,
+				mt76_rr(dev, MT_DBG_UWTBL_TOP_KDUCR_ADDR),
+				KEYTBL_IDX2BASE_7990(keyloc2, 0));
+		else
+			seq_printf(s, "\t\tKEY WTBL Addr: group:0x%x=0x%x addr: 0x%lx\n",
+				MT_DBG_UWTBL_TOP_WDUCR_ADDR,
+				mt76_rr(dev, MT_DBG_UWTBL_TOP_WDUCR_ADDR),
+				KEYTBL_IDX2BASE(keyloc2, 0));
 		for (x = 0; x < ONE_KEY_ENTRY_LEN_IN_DW; x++) {
 			seq_printf(s, "\t\tDW%02d: %02x %02x %02x %02x\n",
 				x,
@@ -2200,6 +2368,7 @@ static void dump_key_table(
 
 static void parse_fmac_uwtbl_key_info(struct seq_file *s, u8 *uwtbl, u8 *lwtbl)
 {
+	struct mt7996_dev *dev = dev_get_drvdata(s->private);
 	u32 *addr = 0;
 	u32 dw_value = 0;
 	uint16_t keyloc0 = INVALID_KEY_ENTRY;
@@ -2218,7 +2387,7 @@ static void parse_fmac_uwtbl_key_info(struct seq_file *s, u8 *uwtbl, u8 *lwtbl)
 	seq_printf(s, "\t%s:%u/%u\n", "Key Loc 0/1", keyloc0, keyloc1);
 
 	/* UMAC WTBL DW 6 for BIGTK */
-	if (is_wtbl_bigtk_exist(lwtbl) == true) {
+	if (is_wtbl_bigtk_exist(&dev->mt76, lwtbl) == true) {
 		addr = (u32 *)&(uwtbl[WF_UWTBL_KEY_LOC2_DW*4]);
 		dw_value = *addr;
 		keyloc2 = (dw_value & WF_UWTBL_KEY_LOC2_MASK) >>
@@ -2235,11 +2404,14 @@ static const struct berse_wtbl_parse WTBL_UMAC_DW8[] = {
 	{"UWTBL_QOS",		WF_UWTBL_QOS_MASK,		NO_SHIFT_DEFINE,	false},
 	{"UWTBL_HT_VHT_HE",	WF_UWTBL_HT_MASK,		NO_SHIFT_DEFINE,	false},
 	{"UWTBL_HDRT_MODE",	WF_UWTBL_HDRT_MODE_MASK,	NO_SHIFT_DEFINE,	true},
+	{"UWTBL_AAD_OM",	WF_UWTBL_AAD_OM_MASK,		WF_UWTBL_AAD_OM_SHIFT,	true},
 	{NULL,}
 };
 
 static void parse_fmac_uwtbl_msdu_info(struct seq_file *s, u8 *uwtbl)
 {
+	struct mt7996_dev *dev = dev_get_drvdata(s->private);
+	struct mt76_dev *mdev = &dev->mt76;
 	u32 *addr = 0;
 	u32 dw_value = 0;
 	u32 amsdu_len = 0;
@@ -2276,27 +2448,30 @@ static void parse_fmac_uwtbl_msdu_info(struct seq_file *s, u8 *uwtbl)
 
 	amsdu_len = (dw_value & WTBL_AMSDU_LEN_MASK) >> WTBL_AMSDU_LEN_OFFSET;
 	if (amsdu_len == 0)
-		seq_printf(s, "\t%s:invalid (WTBL value=0x%x)\n", "HW AMSDU Len",
+		seq_printf(s, "\t%s:%s (WTBL value=0x%x)\n", "HW AMSDU Len",
+			!is_mt7990(mdev) ? "invalid" : "1~255",
 			amsdu_len);
 	else if (amsdu_len == 1)
 		seq_printf(s, "\t%s:%d~%d (WTBL value=0x%x)\n", "HW AMSDU Len",
-			1,
-			255,
+			!is_mt7990(mdev) ? 1 : 256,
+			!is_mt7990(mdev) ? 255 : 511,
 			amsdu_len);
 	else if (amsdu_len == 2)
 		seq_printf(s, "\t%s:%d~%d (WTBL value=0x%x)\n", "HW AMSDU Len",
-			256,
-			511,
+			!is_mt7990(mdev) ? 256 : 512,
+			!is_mt7990(mdev) ? 511 : 767,
 			amsdu_len);
 	else if (amsdu_len == 3)
 		seq_printf(s, "\t%s:%d~%d (WTBL value=0x%x)\n", "HW AMSDU Len",
-			512,
-			767,
+			!is_mt7990(mdev) ? 512 : 768,
+			!is_mt7990(mdev) ? 767 : 1023,
 			amsdu_len);
 	else
 		seq_printf(s, "\t%s:%d~%d (WTBL value=0x%x)\n", "HW AMSDU Len",
-			256 * (amsdu_len - 1),
-			256 * (amsdu_len - 1) + 255,
+			!is_mt7990(mdev) ? (256 * (amsdu_len - 1))
+					: (256 * amsdu_len),
+			!is_mt7990(mdev) ? (256 * (amsdu_len - 1) + 255)
+					: (256 * amsdu_len + 255),
 			amsdu_len);
 
 	seq_printf(s, "\t%s:%lu (WTBL value=0x%lx)\n", "HW AMSDU Num",
@@ -2315,8 +2490,8 @@ static int mt7996_wtbl_read(struct seq_file *s, void *data)
 				 LWTBL_LEN_IN_DW, lwtbl);
 	seq_printf(s, "Dump WTBL info of WLAN_IDX:%d\n", dev->wlan_idx);
 	seq_printf(s, "LMAC WTBL Addr: group:0x%x=0x%x addr: 0x%lx\n",
-		   MT_DBG_WTBLON_TOP_WDUCR_ADDR,
-		   mt76_rr(dev, MT_DBG_WTBLON_TOP_WDUCR_ADDR),
+		   MT_WTBLON_TOP_WDUCR,
+		   mt76_rr(dev, MT_WTBLON_TOP_WDUCR),
 		   LWTBL_IDX2BASE(dev->wlan_idx, 0));
 	for (x = 0; x < LWTBL_LEN_IN_DW; x++) {
 		seq_printf(s, "DW%02d: %02x %02x %02x %02x\n",
@@ -3628,7 +3803,7 @@ mt7996_pseinfo_read(struct seq_file *s, void *data)
 			  ((pse_stat[0] & WF_PSE_TOP_QUEUE_EMPTY_CPU_Q2_EMPTY_MASK) >> WF_PSE_TOP_QUEUE_EMPTY_CPU_Q2_EMPTY_SHFT),
 			  ((pse_stat[0] & WF_PSE_TOP_QUEUE_EMPTY_CPU_Q3_EMPTY_MASK) >> WF_PSE_TOP_QUEUE_EMPTY_CPU_Q3_EMPTY_SHFT),
 			  ((pse_stat[0] & WF_PSE_TOP_QUEUE_EMPTY_CPU_Q4_EMPTY_MASK) >> WF_PSE_TOP_QUEUE_EMPTY_CPU_Q4_EMPTY_SHFT));
-	seq_printf(s, "\t\tHIF Q0/1/2/3/4/5/6/7/8/9/10/11/12/13 empty=%d/%d/%d/%d/%d/%d/%d/%d/%d/%d/%d/%d/%d/%d\n",
+	seq_printf(s, "\t\tHIF Q0/1/2/3/4/5/6/7/8 empty=%d/%d/%d/%d/%d/%d/%d/%d/%d\n",
 			  ((pse_stat[1] & WF_PSE_TOP_QUEUE_EMPTY_1_HIF_0_EMPTY_MASK) >> WF_PSE_TOP_QUEUE_EMPTY_1_HIF_0_EMPTY_SHFT),
 			  ((pse_stat[1] & WF_PSE_TOP_QUEUE_EMPTY_1_HIF_1_EMPTY_MASK) >> WF_PSE_TOP_QUEUE_EMPTY_1_HIF_1_EMPTY_SHFT),
 			  ((pse_stat[1] & WF_PSE_TOP_QUEUE_EMPTY_1_HIF_2_EMPTY_MASK) >> WF_PSE_TOP_QUEUE_EMPTY_1_HIF_2_EMPTY_SHFT),
@@ -3637,12 +3812,16 @@ mt7996_pseinfo_read(struct seq_file *s, void *data)
 			  ((pse_stat[1] & WF_PSE_TOP_QUEUE_EMPTY_1_HIF_5_EMPTY_MASK) >> WF_PSE_TOP_QUEUE_EMPTY_1_HIF_5_EMPTY_SHFT),
 			  ((pse_stat[1] & WF_PSE_TOP_QUEUE_EMPTY_1_HIF_6_EMPTY_MASK) >> WF_PSE_TOP_QUEUE_EMPTY_1_HIF_6_EMPTY_SHFT),
 			  ((pse_stat[1] & WF_PSE_TOP_QUEUE_EMPTY_1_HIF_7_EMPTY_MASK) >> WF_PSE_TOP_QUEUE_EMPTY_1_HIF_7_EMPTY_SHFT),
-			  ((pse_stat[1] & WF_PSE_TOP_QUEUE_EMPTY_1_HIF_8_EMPTY_MASK) >> WF_PSE_TOP_QUEUE_EMPTY_1_HIF_8_EMPTY_SHFT),
+			  ((pse_stat[1] & WF_PSE_TOP_QUEUE_EMPTY_1_HIF_8_EMPTY_MASK) >> WF_PSE_TOP_QUEUE_EMPTY_1_HIF_8_EMPTY_SHFT));
+	seq_printf(s, "\t\tHIF Q9/10/11/12/13/14/15/16 empty=%d/%d/%d/%d/%d/%d/%d/%d\n",
 			  ((pse_stat[1] & WF_PSE_TOP_QUEUE_EMPTY_1_HIF_9_EMPTY_MASK) >> WF_PSE_TOP_QUEUE_EMPTY_1_HIF_9_EMPTY_SHFT),
 			  ((pse_stat[1] & WF_PSE_TOP_QUEUE_EMPTY_1_HIF_10_EMPTY_MASK) >> WF_PSE_TOP_QUEUE_EMPTY_1_HIF_10_EMPTY_SHFT),
 			  ((pse_stat[1] & WF_PSE_TOP_QUEUE_EMPTY_1_HIF_11_EMPTY_MASK) >> WF_PSE_TOP_QUEUE_EMPTY_1_HIF_11_EMPTY_SHFT),
 			  ((pse_stat[1] & WF_PSE_TOP_QUEUE_EMPTY_1_HIF_12_EMPTY_MASK) >> WF_PSE_TOP_QUEUE_EMPTY_1_HIF_12_EMPTY_SHFT),
-			  ((pse_stat[1] & WF_PSE_TOP_QUEUE_EMPTY_1_HIF_13_EMPTY_MASK) >> WF_PSE_TOP_QUEUE_EMPTY_1_HIF_13_EMPTY_SHFT));
+			  ((pse_stat[1] & WF_PSE_TOP_QUEUE_EMPTY_1_HIF_13_EMPTY_MASK) >> WF_PSE_TOP_QUEUE_EMPTY_1_HIF_13_EMPTY_SHFT),
+			  ((pse_stat[1] & WF_PSE_TOP_QUEUE_EMPTY_1_HIF_14_EMPTY_MASK) >> WF_PSE_TOP_QUEUE_EMPTY_1_HIF_14_EMPTY_SHFT),
+			  ((pse_stat[1] & WF_PSE_TOP_QUEUE_EMPTY_1_HIF_15_EMPTY_MASK) >> WF_PSE_TOP_QUEUE_EMPTY_1_HIF_15_EMPTY_SHFT),
+			  ((pse_stat[1] & WF_PSE_TOP_QUEUE_EMPTY_1_HIF_16_EMPTY_MASK) >> WF_PSE_TOP_QUEUE_EMPTY_1_HIF_16_EMPTY_SHFT));
 	seq_printf(s, "\t\tLMAC TX Q empty=%d\n",
 			  ((pse_stat[0] & WF_PSE_TOP_QUEUE_EMPTY_LMAC_TX_QUEUE_EMPTY_MASK) >> WF_PSE_TOP_QUEUE_EMPTY_LMAC_TX_QUEUE_EMPTY_SHFT));
 	seq_printf(s, "\t\tMDP TX Q0/Q1/Q2/RX Q empty=%d/%d/%d/%d\n",
@@ -3833,14 +4012,29 @@ static size_t
 ple_cr_num_of_ac(struct mt76_dev *dev)
 {
 	switch (mt76_chip(dev)) {
-	case 0x7990:
+	case MT7996_DEVICE_ID:
 		return CR_NUM_OF_AC_MT7996;
-	case 0x7992:
+	case MT7992_DEVICE_ID:
+	case MT7990_DEVICE_ID:
 	default:
 		return CR_NUM_OF_AC_MT7992;
 	}
 }
 
+static size_t
+ple_cr_num_of_twt(struct mt76_dev *dev)
+{
+	switch (mt76_chip(dev)) {
+	case MT7996_DEVICE_ID:
+		return CR_NUM_OF_TWT_MT7996;
+	case MT7990_DEVICE_ID:
+		return CR_NUM_OF_TWT_MT7990;
+	case MT7992_DEVICE_ID:
+	default:
+		return CR_NUM_OF_TWT_MT7992;
+	}
+}
+
 static void
 mt7996_show_ple_pg_info(struct mt7996_dev *dev, struct seq_file *s)
 {
@@ -3921,13 +4115,14 @@ mt7996_get_ple_acq_stat(struct mt7996_dev *dev, unsigned long *ple_stat)
 {
 	u32 i, addr;
 	size_t cr_num_of_ac = ple_cr_num_of_ac(&dev->mt76);
+	bool has_ext = is_mt7992(&dev->mt76) || is_mt7990(&dev->mt76);
 
 	ple_stat[0] = mt76_rr(dev, WF_PLE_TOP_QUEUE_EMPTY_ADDR);
 
 	/* Legacy */
 	addr = WF_PLE_TOP_AC0_QUEUE_EMPTY0_ADDR;
 	for (i = 1; i <= cr_num_of_ac; i++, addr += 4) {
-		if (i == cr_num_of_ac && is_mt7992(&dev->mt76))
+		if (i == cr_num_of_ac && has_ext)
 			ple_stat[i] = mt76_rr(dev, WF_PLE_TOP_AC0_QUEUE_EMPTY_EXT0_ADDR);
 		else
 			ple_stat[i] = mt76_rr(dev, addr);
@@ -3935,7 +4130,7 @@ mt7996_get_ple_acq_stat(struct mt7996_dev *dev, unsigned long *ple_stat)
 
 	addr = WF_PLE_TOP_AC1_QUEUE_EMPTY0_ADDR;
 	for (; i <= cr_num_of_ac * 2; i++, addr += 4) {
-		if (i == cr_num_of_ac * 2 && is_mt7992(&dev->mt76))
+		if (i == cr_num_of_ac * 2 && has_ext)
 			ple_stat[i] = mt76_rr(dev, WF_PLE_TOP_AC1_QUEUE_EMPTY_EXT0_ADDR);
 		else
 			ple_stat[i] = mt76_rr(dev, addr);
@@ -3943,7 +4138,7 @@ mt7996_get_ple_acq_stat(struct mt7996_dev *dev, unsigned long *ple_stat)
 
 	addr = WF_PLE_TOP_AC2_QUEUE_EMPTY0_ADDR;
 	for (; i <= cr_num_of_ac * 3; i++, addr += 4) {
-		if (i == cr_num_of_ac * 3 && is_mt7992(&dev->mt76))
+		if (i == cr_num_of_ac * 3 && has_ext)
 			ple_stat[i] = mt76_rr(dev, WF_PLE_TOP_AC2_QUEUE_EMPTY_EXT0_ADDR);
 		else
 			ple_stat[i] = mt76_rr(dev, addr);
@@ -3951,7 +4146,7 @@ mt7996_get_ple_acq_stat(struct mt7996_dev *dev, unsigned long *ple_stat)
 
 	addr = WF_PLE_TOP_AC3_QUEUE_EMPTY0_ADDR;
 	for (; i <= cr_num_of_ac * 4; i++, addr += 4) {
-		if (i == cr_num_of_ac * 4 && is_mt7992(&dev->mt76))
+		if (i == cr_num_of_ac * 4 && has_ext)
 			ple_stat[i] = mt76_rr(dev, WF_PLE_TOP_AC3_QUEUE_EMPTY_EXT0_ADDR);
 		else
 			ple_stat[i] = mt76_rr(dev, addr);
@@ -3963,6 +4158,8 @@ mt7996_get_sta_pause(struct mt7996_dev *dev, u8 band, u32 *sta_pause, u32 *twt_p
 {
 	u32 i, addr;
 	size_t cr_num_of_ac = ple_cr_num_of_ac(&dev->mt76);
+	size_t cr_num_of_twt = ple_cr_num_of_twt(&dev->mt76);
+	bool has_ext = is_mt7992(&dev->mt76) || is_mt7990(&dev->mt76);
 
 	/* switch to target band */
 	mt76_wr(dev, WF_DRR_TOP_SBRR_ADDR, u32_encode_bits(band, WF_DRR_TOP_SBRR_TARGET_BAND_MASK));
@@ -3970,7 +4167,7 @@ mt7996_get_sta_pause(struct mt7996_dev *dev, u8 band, u32 *sta_pause, u32 *twt_p
 	/* Legacy */
 	addr = WF_DRR_TOP_AC0_STATION_PAUSE00_ADDR;
 	for (i = 0; i < cr_num_of_ac; i++, addr += 4) {
-		if (i == cr_num_of_ac - 1 && is_mt7992(&dev->mt76))
+		if (i == cr_num_of_ac - 1 && has_ext)
 			sta_pause[i] = mt76_rr(dev, WF_DRR_TOP_AC0_STATION_PAUSE_EXT_00_ADDR);
 		else
 			sta_pause[i] = mt76_rr(dev, addr);
@@ -3978,7 +4175,7 @@ mt7996_get_sta_pause(struct mt7996_dev *dev, u8 band, u32 *sta_pause, u32 *twt_p
 
 	addr = WF_DRR_TOP_AC1_STATION_PAUSE00_ADDR;
 	for (; i < cr_num_of_ac * 2; i++, addr += 4) {
-		if (i == cr_num_of_ac * 2 - 1 && is_mt7992(&dev->mt76))
+		if (i == cr_num_of_ac * 2 - 1 && has_ext)
 			sta_pause[i] = mt76_rr(dev, WF_DRR_TOP_AC1_STATION_PAUSE_EXT_00_ADDR);
 		else
 			sta_pause[i] = mt76_rr(dev, addr);
@@ -3986,7 +4183,7 @@ mt7996_get_sta_pause(struct mt7996_dev *dev, u8 band, u32 *sta_pause, u32 *twt_p
 
 	addr = WF_DRR_TOP_AC2_STATION_PAUSE00_ADDR;
 	for (; i < cr_num_of_ac * 3; i++, addr += 4) {
-		if (i == cr_num_of_ac * 3 - 1 && is_mt7992(&dev->mt76))
+		if (i == cr_num_of_ac * 3 - 1 && has_ext)
 			sta_pause[i] = mt76_rr(dev, WF_DRR_TOP_AC2_STATION_PAUSE_EXT_00_ADDR);
 		else
 			sta_pause[i] = mt76_rr(dev, addr);
@@ -3994,7 +4191,7 @@ mt7996_get_sta_pause(struct mt7996_dev *dev, u8 band, u32 *sta_pause, u32 *twt_p
 
 	addr = WF_DRR_TOP_AC3_STATION_PAUSE00_ADDR;
 	for (; i < cr_num_of_ac * 4; i++, addr += 4) {
-		if (i == cr_num_of_ac * 4 - 1 && is_mt7992(&dev->mt76))
+		if (i == cr_num_of_ac * 4 - 1 && has_ext)
 			sta_pause[i] = mt76_rr(dev, WF_DRR_TOP_AC3_STATION_PAUSE_EXT_00_ADDR);
 		else
 			sta_pause[i] = mt76_rr(dev, addr);
@@ -4002,8 +4199,8 @@ mt7996_get_sta_pause(struct mt7996_dev *dev, u8 band, u32 *sta_pause, u32 *twt_p
 
 	/* TWT */
 	addr = WF_DRR_TOP_TWT_STA_MAP00_ADDR;
-	for (i = 0; i < cr_num_of_ac; i++, addr += 4) {
-		if (i == cr_num_of_ac - 1 && is_mt7992(&dev->mt76))
+	for (i = 0; i < cr_num_of_twt; i++, addr += 4) {
+		if (i == cr_num_of_twt - 1 && has_ext)
 			twt_pause[i] = mt76_rr(dev, WF_DRR_TOP_TWT_STA_MAP_EXT_00_ADDR);
 		else
 			twt_pause[i] = mt76_rr(dev, addr);
@@ -4036,6 +4233,7 @@ mt7996_show_sta_acq_info(struct seq_file *s, unsigned long *ple_stat,
 	struct mt7996_dev *dev = dev_get_drvdata(s->private);
 	size_t cr_num_of_ac = ple_cr_num_of_ac(&dev->mt76);
 	size_t cr_num_of_all_ac = cr_num_of_ac * IEEE80211_NUM_ACS;
+	size_t cr_num_of_twt = ple_cr_num_of_twt(&dev->mt76);
 	int i, j;
 
 	for (j = 0; j < cr_num_of_all_ac; j++) { /* show AC Q info */
@@ -4069,7 +4267,7 @@ mt7996_show_sta_acq_info(struct seq_file *s, unsigned long *ple_stat,
 				if (sta_pause[idx] & BIT(i))
 					ctrl = 2;
 
-				idx = wcid->phy_idx * cr_num_of_ac + j % cr_num_of_ac;
+				idx = wcid->phy_idx * cr_num_of_twt + j % cr_num_of_twt;
 				if (twt_sta_pause[idx] & BIT(i))
 					ctrl = 3;
 
@@ -4131,6 +4329,7 @@ mt7996_pleinfo_read(struct seq_file *s, void *data)
 	struct mt7996_dev *dev = dev_get_drvdata(s->private);
 	size_t cr_num_of_ac = ple_cr_num_of_ac(&dev->mt76);
 	size_t cr_num_of_all_ac = cr_num_of_ac * IEEE80211_NUM_ACS;
+	size_t cr_num_of_twt = ple_cr_num_of_twt(&dev->mt76);
 	u32 *sta_pause, *twt_sta_pause;
 	unsigned long *ple_stat;
 	int i, j, ret = 0;
@@ -4145,7 +4344,7 @@ mt7996_pleinfo_read(struct seq_file *s, void *data)
 		goto out;
 	}
 
-	twt_sta_pause = kzalloc(__MT_MAX_BAND * cr_num_of_ac * sizeof(u32), GFP_KERNEL);
+	twt_sta_pause = kzalloc(__MT_MAX_BAND * cr_num_of_twt * sizeof(u32), GFP_KERNEL);
 	if (!twt_sta_pause) {
 		ret = -ENOMEM;
 		goto out;
@@ -4158,7 +4357,7 @@ mt7996_pleinfo_read(struct seq_file *s, void *data)
 		if (dev->mt76.phys[i])
 			mt7996_get_sta_pause(dev, i,
 					     sta_pause + i * cr_num_of_all_ac,
-					     twt_sta_pause + i * cr_num_of_ac);
+					     twt_sta_pause + i * cr_num_of_twt);
 	}
 
 	if ((ple_stat[0] & WF_PLE_TOP_QUEUE_EMPTY_ALL_AC_EMPTY_MASK) == 0) {
@@ -4481,8 +4680,9 @@ void mt7996_mtk_init_dev_debugfs(struct mt7996_dev *dev, struct dentry *dir)
 	u32 device_id = (dev->mt76.rev) >> 16;
 	int i = 0;
 	static const struct mt7996_dbg_reg_desc dbg_reg_s[] = {
-		{ 0x7990, mt7996_dbg_offs },
-		{ 0x7992, mt7992_dbg_offs },
+		{ MT7996_DEVICE_ID, mt7996_dbg_offs },
+		{ MT7992_DEVICE_ID, mt7992_dbg_offs },
+		{ MT7990_DEVICE_ID, mt7990_dbg_offs },
 	};
 
 	for (i = 0; i < ARRAY_SIZE(dbg_reg_s); i++) {
@@ -4495,11 +4695,27 @@ void mt7996_mtk_init_dev_debugfs(struct mt7996_dev *dev, struct dentry *dir)
 	if (is_mt7996(&dev->mt76)) {
 		WTBL_LMAC_DW2 = WTBL_LMAC_DW2_7996;
 		WTBL_LMAC_DW5 = WTBL_LMAC_DW5_7996;
+		WTBL_LMAC_DW8 = WTBL_LMAC_DW8_7996;
 		WTBL_LMAC_DW9 = WTBL_LMAC_DW9_7996;
-	} else {
+		WTBL_LMAC_DW14_BMC = WTBL_LMAC_DW14_BMC_7996;
+		WTBL_LMAC_DW30 = WTBL_LMAC_DW30_7996;
+		WTBL_LMAC_DW35 = WTBL_LMAC_DW35_7996;
+	} else if (is_mt7992(&dev->mt76)) {
 		WTBL_LMAC_DW2 = WTBL_LMAC_DW2_7992;
 		WTBL_LMAC_DW5 = WTBL_LMAC_DW5_7992;
+		WTBL_LMAC_DW8 = WTBL_LMAC_DW8_7996;
+		WTBL_LMAC_DW9 = WTBL_LMAC_DW9_7992;
+		WTBL_LMAC_DW14_BMC = WTBL_LMAC_DW14_BMC_7996;
+		WTBL_LMAC_DW30 = WTBL_LMAC_DW30_7996;
+		WTBL_LMAC_DW35 = WTBL_LMAC_DW35_7992;
+	} else {
+		WTBL_LMAC_DW2 = WTBL_LMAC_DW2_7990;
+		WTBL_LMAC_DW5 = WTBL_LMAC_DW5_7990;
+		WTBL_LMAC_DW8 = WTBL_LMAC_DW8_7990;
 		WTBL_LMAC_DW9 = WTBL_LMAC_DW9_7992;
+		WTBL_LMAC_DW14_BMC = WTBL_LMAC_DW14_BMC_7990;
+		WTBL_LMAC_DW30 = WTBL_LMAC_DW30_7990;
+		WTBL_LMAC_DW35 = WTBL_LMAC_DW35_7992;
 	}
 
 	/* amsdu */
diff --git a/mt7996/mtk_mcu.c b/mt7996/mtk_mcu.c
index 267e144a..77200ac8 100644
--- a/mt7996/mtk_mcu.c
+++ b/mt7996/mtk_mcu.c
@@ -1475,7 +1475,7 @@ int mt7996_mcu_set_muru_qos_cfg(struct mt7996_dev *dev, u16 wlan_idx, u8 dir,
 		return -EINVAL;
 	}
 
-	return mt76_mcu_send_msg(&dev->mt76, MCU_WM_UNI_CMD(MURU), &req,
+	return mt76_mcu_send_msg(&dev->mt76, MCU_WMWA_UNI_CMD(MURU), &req,
 				 sizeof(req), true);
 }
 #endif
diff --git a/mt7996/mtk_mcu.h b/mt7996/mtk_mcu.h
index 711903e0..df4e6c1e 100644
--- a/mt7996/mtk_mcu.h
+++ b/mt7996/mtk_mcu.h
@@ -819,9 +819,9 @@ enum ibf_version {
 static inline int get_ibf_version(struct mt7996_dev *dev)
 {
 	switch (mt76_chip(&dev->mt76)) {
-	case 0x7990:
+	case MT7996_DEVICE_ID:
 		return IBF_VER_1;
-	case 0x7992:
+	case MT7992_DEVICE_ID:
 	default:
 		return IBF_VER_2;
 	}
diff --git a/mt7996/pci.c b/mt7996/pci.c
index a63eeede..1abd5741 100644
--- a/mt7996/pci.c
+++ b/mt7996/pci.c
@@ -116,7 +116,10 @@ static int mt7996_pci_probe(struct pci_dev *pdev,
 	int irq, ret;
 	struct mt76_dev *mdev;
 
-	hif2_enable |= (id->device == 0x7990 || id->device == 0x7991 || id->device == 0x799a);
+	hif2_enable |= (id->device == MT7996_DEVICE_ID ||
+			id->device == MT7996_DEVICE_ID_2 ||
+			id->device == MT7992_DEVICE_ID_2 ||
+			id->device == MT7990_DEVICE_ID_2);
 
 	ret = pcim_enable_device(pdev);
 	if (ret)
diff --git a/mt7996/regs.h b/mt7996/regs.h
index fb52477f..ea770848 100644
--- a/mt7996/regs.h
+++ b/mt7996/regs.h
@@ -64,6 +64,14 @@ enum offs_rev {
 	MIB_BSCR7,
 	MIB_BSCR17,
 	MIB_TRDR1,
+	MIB_TSCR0,
+	MIB_TSCR1,
+	MIB_TSCR2,
+	MIB_TSCR3,
+	MIB_TSCR4,
+	MIB_TSCR5,
+	MIB_TSCR6,
+	MIB_TSCR7,
 	HIF_REMAP_L1,
 	HIF_REMAP_BASE_L1,
 	HIF_REMAP_L2,
@@ -244,9 +252,9 @@ enum offs_rev {
 #define MT_MIB_BSCR7(_band)			MT_WF_MIB(_band, __OFFS(MIB_BSCR7))
 #define MT_MIB_BSCR17(_band)			MT_WF_MIB(_band, __OFFS(MIB_BSCR17))
 
-#define MT_MIB_TSCR5(_band)			MT_WF_MIB(_band, 0x6c4)
-#define MT_MIB_TSCR6(_band)			MT_WF_MIB(_band, 0x6c8)
-#define MT_MIB_TSCR7(_band)			MT_WF_MIB(_band, 0x6d0)
+#define MT_MIB_TSCR5(_band)			MT_WF_MIB(_band, __OFFS(MIB_TSCR5))
+#define MT_MIB_TSCR6(_band)			MT_WF_MIB(_band, __OFFS(MIB_TSCR6))
+#define MT_MIB_TSCR7(_band)			MT_WF_MIB(_band, __OFFS(MIB_TSCR7))
 
 #define MT_MIB_RSCR1(_band)			MT_WF_MIB(_band, __OFFS(MIB_RSCR1))
 /* rx mpdu counter, full 32 bits */
@@ -262,14 +270,14 @@ enum offs_rev {
 #define MT_MIB_RSCR36(_band)			MT_WF_MIB(_band, __OFFS(MIB_RSCR36))
 
 /* tx ampdu cnt, full 32 bits */
-#define MT_MIB_TSCR0(_band)			MT_WF_MIB(_band, 0x6b0)
-#define MT_MIB_TSCR2(_band)			MT_WF_MIB(_band, 0x6b8)
+#define MT_MIB_TSCR0(_band)			MT_WF_MIB(_band, __OFFS(MIB_TSCR0))
+#define MT_MIB_TSCR2(_band)			MT_WF_MIB(_band, __OFFS(MIB_TSCR2))
 
 /* counts all mpdus in ampdu, regardless of success */
-#define MT_MIB_TSCR3(_band)			MT_WF_MIB(_band, 0x6bc)
+#define MT_MIB_TSCR3(_band)			MT_WF_MIB(_band, __OFFS(MIB_TSCR3))
 
 /* counts all successfully tx'd mpdus in ampdu */
-#define MT_MIB_TSCR4(_band)			MT_WF_MIB(_band, 0x6c0)
+#define MT_MIB_TSCR4(_band)			MT_WF_MIB(_band, __OFFS(MIB_TSCR4))
 
 /* rx ampdu count, 32-bit */
 #define MT_MIB_RSCR27(_band)			MT_WF_MIB(_band, __OFFS(MIB_RSCR27))
@@ -293,7 +301,7 @@ enum offs_rev {
 #define MT_MIB_RVSR1(_band)			MT_WF_MIB(_band, __OFFS(MIB_RVSR1))
 
 /* rx blockack count, 32 bits */
-#define MT_MIB_TSCR1(_band)			MT_WF_MIB(_band, 0x6b4)
+#define MT_MIB_TSCR1(_band)			MT_WF_MIB(_band, __OFFS(MIB_TSCR1))
 
 #define MT_MIB_BTSCR0(_band)			MT_WF_MIB(_band, 0x5e0)
 #define MT_MIB_BTSCR5(_band)			MT_WF_MIB(_band, __OFFS(MIB_BTSCR5))
diff --git a/mt7996/testmode.c b/mt7996/testmode.c
index 87033158..dcc8e50b 100644
--- a/mt7996/testmode.c
+++ b/mt7996/testmode.c
@@ -612,7 +612,7 @@ mt7996_tm_dpd_prek(struct mt7996_phy *phy, enum mt76_testmode_state state)
 		},
 	};
 	u32 i, j, group_size, dpd_size, size, offs, *pre_cal;
-	u32 wait_on_prek_offset = 0;
+	u32 func_data, wait_on_prek_offset = 0;
 	u8 do_precal, *eeprom;
 	int ret = 0;
 
@@ -656,10 +656,13 @@ mt7996_tm_dpd_prek(struct mt7996_phy *phy, enum mt76_testmode_state state)
 		wait_event_timeout(mdev->mcu.wait, dev->cur_prek_offset == wait_on_prek_offset,
 				   30 * HZ);
 
+		/* griffin does not support mem dpd cal */
+		func_data = PREK(DPD_MEM_SIZE) ? RF_DPD_FLAT_5G_MEM_CAL : RF_DPD_FLAT_5G_CAL;
+
 		/* 5g channel bw80 calibration */
 		ret = mt7996_tm_dpd_prek_send_req(phy, &req, dpd_5g_ch_list_bw80,
 						  DPD_CH_NUM(BW80_5G),
-						  NL80211_CHAN_WIDTH_80, RF_DPD_FLAT_5G_MEM_CAL);
+						  NL80211_CHAN_WIDTH_80, func_data);
 		if (ret)
 			return ret;
 		wait_on_prek_offset += DPD_CH_NUM(BW80_5G) * DPD_PER_CH_GT_BW20_SIZE;
@@ -669,7 +672,7 @@ mt7996_tm_dpd_prek(struct mt7996_phy *phy, enum mt76_testmode_state state)
 		/* 5g channel bw160 calibration */
 		ret = mt7996_tm_dpd_prek_send_req(phy, &req, dpd_5g_ch_list_bw160,
 						  DPD_CH_NUM(BW160_5G),
-						  NL80211_CHAN_WIDTH_160, RF_DPD_FLAT_5G_MEM_CAL);
+						  NL80211_CHAN_WIDTH_160, func_data);
 		wait_on_prek_offset += DPD_CH_NUM(BW160_5G) * DPD_PER_CH_GT_BW20_SIZE;
 		wait_event_timeout(mdev->mcu.wait, dev->cur_prek_offset == wait_on_prek_offset,
 				   30 * HZ);
@@ -687,10 +690,13 @@ mt7996_tm_dpd_prek(struct mt7996_phy *phy, enum mt76_testmode_state state)
 		wait_event_timeout(mdev->mcu.wait, dev->cur_prek_offset == wait_on_prek_offset,
 				   30 * HZ);
 
+		/* griffin does not support mem dpd cal */
+		func_data = PREK(DPD_MEM_SIZE) ? RF_DPD_FLAT_6G_MEM_CAL : RF_DPD_FLAT_6G_CAL;
+
 		/* 6g channel bw80 calibration */
 		ret = mt7996_tm_dpd_prek_send_req(phy, &req, dpd_6g_ch_list_bw80,
 						  DPD_CH_NUM(BW80_6G),
-						  NL80211_CHAN_WIDTH_80, RF_DPD_FLAT_6G_MEM_CAL);
+						  NL80211_CHAN_WIDTH_80, func_data);
 		if (ret)
 			return ret;
 		wait_on_prek_offset += DPD_CH_NUM(BW80_6G) * DPD_PER_CH_GT_BW20_SIZE;
@@ -700,7 +706,7 @@ mt7996_tm_dpd_prek(struct mt7996_phy *phy, enum mt76_testmode_state state)
 		/* 6g channel bw160 calibration */
 		ret = mt7996_tm_dpd_prek_send_req(phy, &req, dpd_6g_ch_list_bw160,
 						  DPD_CH_NUM(BW160_6G),
-						  NL80211_CHAN_WIDTH_160, RF_DPD_FLAT_6G_MEM_CAL);
+						  NL80211_CHAN_WIDTH_160, func_data);
 		if (ret)
 			return ret;
 		wait_on_prek_offset += DPD_CH_NUM(BW160_6G) * DPD_PER_CH_GT_BW20_SIZE;
@@ -710,7 +716,7 @@ mt7996_tm_dpd_prek(struct mt7996_phy *phy, enum mt76_testmode_state state)
 		/* 6g channel bw320 calibration */
 		ret = mt7996_tm_dpd_prek_send_req(phy, &req, dpd_6g_ch_list_bw320,
 						  DPD_CH_NUM(BW320_6G),
-						  NL80211_CHAN_WIDTH_320, RF_DPD_FLAT_6G_MEM_CAL);
+						  NL80211_CHAN_WIDTH_320, func_data);
 		wait_on_prek_offset += DPD_CH_NUM(BW320_6G) * DPD_PER_CH_GT_BW20_SIZE;
 		wait_event_timeout(mdev->mcu.wait, dev->cur_prek_offset == wait_on_prek_offset,
 				   30 * HZ);
@@ -2159,6 +2165,9 @@ mt7996_tm_efuse_update_is_valid(struct mt7996_dev *dev, u32 offset, u8 *write_bu
 		[DDIE_7992] = {{.start = 0x10, .end = 0x18f, .prot_mask = -1},
 			       {.start = 0x1b0, .end = 0x3ff, .prot_mask = -1},
 			       {.start = -1}},
+		[DDIE_7990] = {{.start = 0x10, .end = 0x18f, .prot_mask = -1},
+			       {.start = 0x1b0, .end = 0x3ff, .prot_mask = -1},
+			       {.start = -1}},
 	};
 	static const struct efuse_region adie_prot_offs[][PROT_OFFS_MAX_SIZE] = {
 		[ADIE_7975] = {{.start = 0x5c0, .end = 0x62f, .prot_mask = -1},
@@ -2229,6 +2238,13 @@ mt7996_tm_efuse_update_is_valid(struct mt7996_dev *dev, u32 offset, u8 *write_bu
 		base = EFUSE_BASE_OFFS_DDIE;
 		prot_offs = ddie_prot_offs[DDIE_7992];
 		break;
+	case MT7990_DEVICE_ID:
+		/* block all the adie region in efuse for griffin */
+		if (offset >= EFUSE_BASE_OFFS_ADIE0)
+			return false;
+		base = EFUSE_BASE_OFFS_DDIE;
+		prot_offs = ddie_prot_offs[DDIE_7990];
+		break;
 	default:
 		return false;
 	}
diff --git a/mt7996/vendor.c b/mt7996/vendor.c
index 206fc06a..e9e83b6a 100644
--- a/mt7996/vendor.c
+++ b/mt7996/vendor.c
@@ -882,11 +882,19 @@ static int mt7996_vendor_pp_ctrl(struct wiphy *wiphy, struct wireless_dev *wdev,
 		return 0;
 
 	switch (mode) {
+	case PP_FW_MODE:
+		err = mt7996_mcu_set_pp_alg_ctrl(phy, PP_ALG_SET_TIMER);
+		if (err)
+			return err;
+
+		err = mt7996_mcu_set_pp_alg_ctrl(phy, PP_ALG_SET_THR);
+		if (err)
+			return err;
+		fallthrough;
 	case PP_USR_MODE:
 		if (tb[MTK_VENDOR_ATTR_PP_BITMAP])
 			punct_bitmap = nla_get_u16(tb[MTK_VENDOR_ATTR_PP_BITMAP]);
 		fallthrough;
-	case PP_FW_MODE:
 	case PP_DISABLE:
 		err = mt7996_mcu_set_pp_en(phy, mode, punct_bitmap);
 		break;
diff --git a/testmode.c b/testmode.c
index 7b5b29c9..ea4e1541 100644
--- a/testmode.c
+++ b/testmode.c
@@ -41,7 +41,7 @@ EXPORT_SYMBOL_GPL(mt76_tm_policy);
 
 static inline bool mt76_testmode_offload(struct mt76_dev *dev)
 {
-	return is_mt7996(dev) || is_mt7992(dev);
+	return is_mt799x(dev);
 }
 
 void mt76_testmode_tx_pending(struct mt76_phy *phy)
-- 
2.45.2

