# Pixel-to-Pixel Image Fusion Using FPGA

![License](https://img.shields.io/badge/license-MIT-informational)

## ğŸ“Œ Project Overview
This project implements **pixel-to-pixel image fusion** using FPGA logic.  
It combines two input image streams at the pixel level, enabling high-throughput or real-time image processing in hardware (VHDL).

**Key Features:**
- VHDL modules for image buffering, synchronization, and fusion logic
- FPGA project files for building & synthesis
- Test modules and example image data for validation
- Extensible architecture for advanced fusion techniques

---

## ğŸ›  Directory Structure
Pixel-to-Pixel-Image-Fusion-Using-FPGA/
â”œâ”€â”€ 3x3window.qpf # FPGA project file
â”œâ”€â”€ 3x3window.qsf # Project settings file
â”œâ”€â”€ Divider_Circuit.vhd # Example VHDL module
â”œâ”€â”€ base_interf.vhd # Base interface definition
â”œâ”€â”€ fifo_new.* # FIFO modules
â”œâ”€â”€ fifoa.* # Additional FIFO instance
â”œâ”€â”€ fifob.* # Additional FIFO instance
â”œâ”€â”€ image1.* # Example input image module
â”œâ”€â”€ image2.* # Example input image module
â”œâ”€â”€ std_dev.txt # Standard deviation test data
â”œâ”€â”€ std_dev.vhd # VHDL logic for standard deviation
â”œâ”€â”€ sync_clk2.* # Clock synchronization modules
â”œâ”€â”€ vga_lab_1.vhd # VGA output module
â”œâ”€â”€ window_3x3.* # 3x3 windowing logic modules
â””â”€â”€ GROUP REPORT.docx # Project documentation



---

## âœ… Prerequisites
- FPGA development board compatible with the project files
- FPGA toolchain (e.g., Intel Quartus, Xilinx Vivado)
- Basic knowledge of VHDL and FPGA design flow
- Optional: image capture or interface logic for real-time testing

---

## ğŸš€ How to Build & Run
1. Open the FPGA project file (`3x3window.qpf`) in your FPGA design software
2. Set the target FPGA device, board settings, clock constraints, and I/O pins
3. Synthesize and implement the design
4. Generate the bitstream / programming file
5. Upload/program the bitstream to the FPGA board
6. Connect input image sources (test patterns or real sensors)
7. Monitor the fused output via VGA/HDMI or other interfaces
8. Use included example modules (`image1`, `image2`) for internal testing

---

## ğŸ“Š How It Works
- Input streams are buffered and synchronized using FIFO modules (`fifo_new`, `fifoa`, `fifob`)
- `window_3x3` generates a 3x3 pixel window for local neighborhood processing
- `std_dev.vhd` calculates standard deviation or other pixel statistics
- Fusion logic combines pixel values (e.g., averaging or high-contrast selection)
- Output is displayed via `vga_lab_1.vhd` for real-time observation

---

## ğŸ”§ Extension Ideas
- Implement advanced fusion techniques (multispectral, wavelet-based, neural networks)
- Add memory buffering for full-frame processing
- Hardware-accelerated image pre-processing (filtering, contrast adjustment)
- Adapt design for higher resolution or frame rates
- Integrate external camera modules for a full capture-process-display pipeline

---

## ğŸ“ License
This project is licensed under the MIT License â€“ see the LICENSE file for details.

---

## ğŸ’¬ Contact
Questions, suggestions, or collaborations?  
- GitHub: [rif7t](https://github.com/rif7t)  
- Issues / Pull Requests: Open on this repository
