{ "models": { "ILA":"m0" , "VERILOG": "m1" },
  "state mapping": { 
    "m_axi_awid"    : "m_axi_awid"   ,
    "m_axi_awaddr"  : "m_axi_awaddr" ,
    "m_axi_awlen"   : "m_axi_awlen"  ,
    "m_axi_awsize"  : "m_axi_awsize" ,
    "m_axi_awburst" : "m_axi_awburst",
    "m_axi_awlock"  : "m_axi_awlock" ,
    "m_axi_awcache" : "m_axi_awcache",
    "m_axi_awprot"  : "m_axi_awprot" ,
    "m_axi_awqos"   : "m_axi_awqos"  ,
    "m_axi_awvalid" : "m_axi_awvalid",
    "m_axi_wid"     : "m_axi_wid"   ,
    "m_axi_wdata"   : "m_axi_wdata" ,
    "m_axi_wstrb"   : "m_axi_wstrb" ,
    "m_axi_wlast"   : "m_axi_wlast" ,
    "m_axi_wvalid"  : "m_axi_wvalid",
    "m_axi_bready"  : "m_axi_bready",
    "tx_valid" : [["awvalid_b | wvalid_b","tx_valid == awvalid_b | wvalid_b"], ["1'b1","wr_access"]],
    "tx_addr_done" : "tx_addr_done == !m1.awvalid_b & m1.wvalid_b",
    "tx_data_done" : "tx_data_done == m1.awvalid_b & !m1.wvalid_b",
    "tx_burst" : [["awvalid_b | wvalid_b","m_axi_awburst"],        ["1'b1","m_axi_awburst"]],
    "tx_id"    : [["awvalid_b | wvalid_b","m_axi_awid"],           ["1'b1","m_axi_awid"]],
    "tx_addr"  : [["awvalid_b | wvalid_b","awaddr_b"],             ["1'b1","wr_dstaddr"]],
    "tx_data"  : [["awvalid_b | wvalid_b","wdata_b"],              ["1'b1","wdata_aligned"]],
    "tx_len"   : [["awvalid_b | wvalid_b","awlen_b"],              ["1'b1","tx_len == 8'b0"]],
    "tx_size"  : [["awvalid_b | wvalid_b","awsize_b"],             ["1'b1","tx_size == { 1'b0, wr_datamode[1:0] }"]],
    "tx_count" : "tx_count == 8'd0" },
  "interface mapping": {
   "m_axi_awready" :     "m_axi_awready",
   "m_axi_wready" :     "m_axi_wready",
   "m_axi_bid" :     "m_axi_bid",
   "m_axi_bresp" :     "m_axi_bresp",
   "m_axi_bvalid" :     "m_axi_bvalid",
   "m_axi_aresetn" :           "m_axi_aresetn", 
   "m_axi_aclk"    :           "**CLOCK**" },
  "functions":{
    "unknown0" : [[ "__IEND__", "m1.m_axi_awvalid" ]],
    "unknown1" : [[ "__IEND__", "m1.m_axi_awid"]],
    "unknown2" : [[ "__IEND__", "m1.m_axi_awaddr" ]],
    "unknown3" : [[ "__IEND__", "m_axi_awlen"]],
    "unknown4" : [[ "__IEND__", "m1.m_axi_awsize" ]],
    "unknown5" : [[ "__IEND__", "m1.m_axi_awburst"]],    
    "unknown7" : [[ "__START__", "m1.awvalid_b || m1.awvalid_in" ]],
    "unknown6" : [[ "__IEND__", "m1.m_axi_awvalid" ]],
    "unknown8" : [[ "__IEND__", "m1.m_axi_awid" ]],
    "unknown9" : [[ "__IEND__", "m1.m_axi_awaddr" ]],
    "unknown10": [[ "__IEND__", "m1.m_axi_awlen"]],
    "unknown11": [[ "__IEND__", "m1.m_axi_awsize"]],
    "unknown15": [[ "__IEND__", "m1.m_axi_wvalid" ]],
    "unknown16": [[ "__IEND__", "m1.m_axi_wid" ]],
    "unknown17": [[ "__IEND__", "m1.m_axi_wdata" ]],
    "unknown18": [[ "__IEND__", "m1.m_axi_wstrb" ]],
    "unknown19": [[ "__IEND__", "m1.m_axi_wlast" ]],
    "unknown20": [[ "__IEND__", "m_axi_wid"]],
    "unknown21": [[ "__IEND__", "m_axi_wdata"]],
    "unknown22": [[ "__IEND__", "m_axi_wstrb"]],
    "unknown23": [[ "__IEND__", "m_axi_wlast"]],
    "unknown25" :[[ "__START__", "m1.wvalid_b || m1.awvalid_in" ]],
    "unknown24": [[ "__IEND__", "m_axi_wvalid"]] }
}