-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    bckgndYUV_din : OUT STD_LOGIC_VECTOR (23 downto 0);
    bckgndYUV_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
    bckgndYUV_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
    bckgndYUV_full_n : IN STD_LOGIC;
    bckgndYUV_write : OUT STD_LOGIC;
    rampVal_3_flag_0 : IN STD_LOGIC_VECTOR (0 downto 0);
    hdata_flag_0 : IN STD_LOGIC_VECTOR (0 downto 0);
    rampVal_2_flag_0 : IN STD_LOGIC_VECTOR (0 downto 0);
    loopWidth : IN STD_LOGIC_VECTOR (15 downto 0);
    pix_val_V_5 : IN STD_LOGIC_VECTOR (7 downto 0);
    pix_val_V : IN STD_LOGIC_VECTOR (7 downto 0);
    conv2_i_i_i351 : IN STD_LOGIC_VECTOR (7 downto 0);
    conv2_i_i_i333_cast_cast : IN STD_LOGIC_VECTOR (4 downto 0);
    conv2_i_i_i_cast : IN STD_LOGIC_VECTOR (0 downto 0);
    select_ln214 : IN STD_LOGIC_VECTOR (7 downto 0);
    conv2_i_i10_i349_cast_cast_cast_cast : IN STD_LOGIC_VECTOR (2 downto 0);
    conv2_i_i10_i331 : IN STD_LOGIC_VECTOR (7 downto 0);
    conv2_i_i10_i326 : IN STD_LOGIC_VECTOR (7 downto 0);
    rampStart_1 : IN STD_LOGIC_VECTOR (7 downto 0);
    Zplate_Hor_Control_Start : IN STD_LOGIC_VECTOR (15 downto 0);
    bckgndId_load : IN STD_LOGIC_VECTOR (7 downto 0);
    cmp2_i321 : IN STD_LOGIC_VECTOR (0 downto 0);
    zext_ln1032 : IN STD_LOGIC_VECTOR (7 downto 0);
    y : IN STD_LOGIC_VECTOR (15 downto 0);
    colorFormatLocal : IN STD_LOGIC_VECTOR (7 downto 0);
    cmp141_i : IN STD_LOGIC_VECTOR (0 downto 0);
    icmp_ln1217 : IN STD_LOGIC_VECTOR (0 downto 0);
    barWidth_cast : IN STD_LOGIC_VECTOR (10 downto 0);
    barWidth : IN STD_LOGIC_VECTOR (10 downto 0);
    shl_ln : IN STD_LOGIC_VECTOR (15 downto 0);
    Zplate_Hor_Control_Delta : IN STD_LOGIC_VECTOR (15 downto 0);
    Zplate_Ver_Control_Start : IN STD_LOGIC_VECTOR (15 downto 0);
    cmp12_i : IN STD_LOGIC_VECTOR (0 downto 0);
    Zplate_Ver_Control_Delta : IN STD_LOGIC_VECTOR (15 downto 0);
    sub_i_i_i : IN STD_LOGIC_VECTOR (10 downto 0);
    barWidthMinSamples : IN STD_LOGIC_VECTOR (9 downto 0);
    icmp_ln1404_1 : IN STD_LOGIC_VECTOR (0 downto 0);
    icmp_ln1404 : IN STD_LOGIC_VECTOR (0 downto 0);
    sub40_i : IN STD_LOGIC_VECTOR (16 downto 0);
    add_ln1488 : IN STD_LOGIC_VECTOR (7 downto 0);
    cmp35_i526 : IN STD_LOGIC_VECTOR (0 downto 0);
    or_ln1592 : IN STD_LOGIC_VECTOR (0 downto 0);
    or_ln1592_1 : IN STD_LOGIC_VECTOR (0 downto 0);
    or_ln1592_2 : IN STD_LOGIC_VECTOR (0 downto 0);
    cmp59_i : IN STD_LOGIC_VECTOR (0 downto 0);
    cmp126_i : IN STD_LOGIC_VECTOR (0 downto 0);
    rampVal_3_flag_1_out : OUT STD_LOGIC_VECTOR (0 downto 0);
    rampVal_3_flag_1_out_ap_vld : OUT STD_LOGIC;
    rampVal_3_new_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    rampVal_3_new_1_out_ap_vld : OUT STD_LOGIC;
    rampVal_3_loc_1_out_i : IN STD_LOGIC_VECTOR (15 downto 0);
    rampVal_3_loc_1_out_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    rampVal_3_loc_1_out_o_ap_vld : OUT STD_LOGIC;
    rampVal_loc_1_out_i : IN STD_LOGIC_VECTOR (15 downto 0);
    rampVal_loc_1_out_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    rampVal_loc_1_out_o_ap_vld : OUT STD_LOGIC;
    hBarSel_4_loc_1_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
    hBarSel_4_loc_1_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
    hBarSel_4_loc_1_out_o_ap_vld : OUT STD_LOGIC;
    zonePlateVAddr_loc_1_out_i : IN STD_LOGIC_VECTOR (15 downto 0);
    zonePlateVAddr_loc_1_out_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    zonePlateVAddr_loc_1_out_o_ap_vld : OUT STD_LOGIC;
    vBarSel_loc_1_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
    vBarSel_loc_1_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
    vBarSel_loc_1_out_o_ap_vld : OUT STD_LOGIC;
    hBarSel_loc_1_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
    hBarSel_loc_1_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
    hBarSel_loc_1_out_o_ap_vld : OUT STD_LOGIC;
    hdata_flag_1_out : OUT STD_LOGIC_VECTOR (0 downto 0);
    hdata_flag_1_out_ap_vld : OUT STD_LOGIC;
    hdata_new_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    hdata_new_1_out_ap_vld : OUT STD_LOGIC;
    hdata_loc_1_out_i : IN STD_LOGIC_VECTOR (15 downto 0);
    hdata_loc_1_out_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    hdata_loc_1_out_o_ap_vld : OUT STD_LOGIC;
    vBarSel_2_loc_1_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
    vBarSel_2_loc_1_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
    vBarSel_2_loc_1_out_o_ap_vld : OUT STD_LOGIC;
    hBarSel_3_loc_1_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
    hBarSel_3_loc_1_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
    hBarSel_3_loc_1_out_o_ap_vld : OUT STD_LOGIC;
    rampVal_2_flag_1_out : OUT STD_LOGIC_VECTOR (0 downto 0);
    rampVal_2_flag_1_out_ap_vld : OUT STD_LOGIC;
    rampVal_2_new_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    rampVal_2_new_1_out_ap_vld : OUT STD_LOGIC;
    rampVal_2_loc_1_out_i : IN STD_LOGIC_VECTOR (15 downto 0);
    rampVal_2_loc_1_out_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    rampVal_2_loc_1_out_o_ap_vld : OUT STD_LOGIC;
    vBarSel_3_loc_1_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
    vBarSel_3_loc_1_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
    vBarSel_3_loc_1_out_o_ap_vld : OUT STD_LOGIC;
    hBarSel_5_loc_1_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
    hBarSel_5_loc_1_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
    hBarSel_5_loc_1_out_o_ap_vld : OUT STD_LOGIC;
    p_0_2_0_0_0557_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
    p_0_2_0_0_0557_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_0_2_0_0_0557_out_o_ap_vld : OUT STD_LOGIC;
    p_0_1_0_0_0555_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
    p_0_1_0_0_0555_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_0_1_0_0_0555_out_o_ap_vld : OUT STD_LOGIC;
    p_0_0_0_0_0553_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
    p_0_0_0_0_0553_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_0_0_0_0_0553_out_o_ap_vld : OUT STD_LOGIC;
    rampVal : OUT STD_LOGIC_VECTOR (7 downto 0);
    rampVal_ap_vld : OUT STD_LOGIC;
    hBarSel_2 : OUT STD_LOGIC_VECTOR (7 downto 0);
    hBarSel_2_ap_vld : OUT STD_LOGIC;
    s : IN STD_LOGIC_VECTOR (31 downto 0);
    zonePlateVAddr : OUT STD_LOGIC_VECTOR (15 downto 0);
    zonePlateVAddr_ap_vld : OUT STD_LOGIC;
    hBarSel : OUT STD_LOGIC_VECTOR (2 downto 0);
    hBarSel_ap_vld : OUT STD_LOGIC;
    vBarSel : OUT STD_LOGIC_VECTOR (2 downto 0);
    vBarSel_ap_vld : OUT STD_LOGIC;
    hBarSel_3 : OUT STD_LOGIC_VECTOR (2 downto 0);
    hBarSel_3_ap_vld : OUT STD_LOGIC;
    vBarSel_2 : OUT STD_LOGIC_VECTOR (7 downto 0);
    vBarSel_2_ap_vld : OUT STD_LOGIC;
    hBarSel_1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    hBarSel_1_ap_vld : OUT STD_LOGIC;
    vBarSel_1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    vBarSel_1_ap_vld : OUT STD_LOGIC );
end;


architecture behav of vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv8_C : STD_LOGIC_VECTOR (7 downto 0) := "00001100";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv8_8 : STD_LOGIC_VECTOR (7 downto 0) := "00001000";
    constant ap_const_lv8_7 : STD_LOGIC_VECTOR (7 downto 0) := "00000111";
    constant ap_const_lv8_6 : STD_LOGIC_VECTOR (7 downto 0) := "00000110";
    constant ap_const_lv8_5 : STD_LOGIC_VECTOR (7 downto 0) := "00000101";
    constant ap_const_lv8_4 : STD_LOGIC_VECTOR (7 downto 0) := "00000100";
    constant ap_const_lv8_13 : STD_LOGIC_VECTOR (7 downto 0) := "00010011";
    constant ap_const_lv8_11 : STD_LOGIC_VECTOR (7 downto 0) := "00010001";
    constant ap_const_lv8_F : STD_LOGIC_VECTOR (7 downto 0) := "00001111";
    constant ap_const_lv8_D : STD_LOGIC_VECTOR (7 downto 0) := "00001101";
    constant ap_const_lv8_B : STD_LOGIC_VECTOR (7 downto 0) := "00001011";
    constant ap_const_lv8_A : STD_LOGIC_VECTOR (7 downto 0) := "00001010";
    constant ap_const_lv8_2 : STD_LOGIC_VECTOR (7 downto 0) := "00000010";
    constant ap_const_lv8_9 : STD_LOGIC_VECTOR (7 downto 0) := "00001001";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv8_E : STD_LOGIC_VECTOR (7 downto 0) := "00001110";
    constant ap_const_lv8_12 : STD_LOGIC_VECTOR (7 downto 0) := "00010010";
    constant ap_const_lv8_10 : STD_LOGIC_VECTOR (7 downto 0) := "00010000";
    constant ap_const_lv8_3 : STD_LOGIC_VECTOR (7 downto 0) := "00000011";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv8_0_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv8_FF_2 : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv8_FF_3 : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv8_0_4 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv8_0_5 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv8_FF_6 : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv8_0_7 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv8_0_8 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv8_0_9 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv8_FF_10 : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv8_FF_11 : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv8_FF_12 : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv8_FF_13 : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv8_0_14 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv8_0_15 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv10_0_16 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv10_0_17 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv10_0_18 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv10_0_19 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv10_0_20 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv10_0_21 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv10_0_22 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv6_0_23 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv6_0_24 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv11_5 : STD_LOGIC_VECTOR (10 downto 0) := "00000000101";
    constant ap_const_lv11_2AA : STD_LOGIC_VECTOR (10 downto 0) := "01010101010";
    constant ap_const_lv6_3F : STD_LOGIC_VECTOR (5 downto 0) := "111111";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv11_554 : STD_LOGIC_VECTOR (10 downto 0) := "10101010100";
    constant ap_const_lv12_1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_80 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000000";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv24_0 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    constant ap_const_lv16_80 : STD_LOGIC_VECTOR (15 downto 0) := "0000000010000000";
    constant ap_const_lv16_FF : STD_LOGIC_VECTOR (15 downto 0) := "0000000011111111";
    constant ap_const_lv10_3F : STD_LOGIC_VECTOR (9 downto 0) := "0000111111";
    constant ap_const_lv10_3C1 : STD_LOGIC_VECTOR (9 downto 0) := "1111000001";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv24_8080 : STD_LOGIC_VECTOR (23 downto 0) := "000000001000000010000000";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv27_0 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000000000000";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv8_90 : STD_LOGIC_VECTOR (7 downto 0) := "10010000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv8_80 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";
    constant ap_const_lv17_FF : STD_LOGIC_VECTOR (16 downto 0) := "00000000011111111";
    constant ap_const_lv17_0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    constant ap_const_lv17_1FFFF : STD_LOGIC_VECTOR (16 downto 0) := "11111111111111111";
    constant ap_const_lv23_CCD : STD_LOGIC_VECTOR (22 downto 0) := "00000000000110011001101";
    constant ap_const_lv23_4D : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000001001101";
    constant ap_const_lv23_1080 : STD_LOGIC_VECTOR (22 downto 0) := "00000000001000010000000";
    constant ap_const_lv23_7FFFD5 : STD_LOGIC_VECTOR (22 downto 0) := "11111111111111111010101";
    constant ap_const_lv23_8080 : STD_LOGIC_VECTOR (22 downto 0) := "00000001000000010000000";
    constant ap_const_lv24_FFFF95 : STD_LOGIC_VECTOR (23 downto 0) := "111111111111111110010101";
    constant ap_const_lv24_96 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000010010110";
    constant ap_const_lv21_1D : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000011101";
    constant ap_const_lv24_FFFFAB : STD_LOGIC_VECTOR (23 downto 0) := "111111111111111110101011";
    constant ap_const_lv22_3FFFEB : STD_LOGIC_VECTOR (21 downto 0) := "1111111111111111101011";
    constant ap_const_lv28_DD : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000000000011011101";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter12 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter13 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter14 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter15 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter16 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter17 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter18 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter19 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter20 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter21 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter15 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter16 : BOOLEAN;
    signal ap_block_state18_pp0_stage0_iter17 : BOOLEAN;
    signal ap_block_state19_pp0_stage0_iter18 : BOOLEAN;
    signal ap_block_state20_pp0_stage0_iter19 : BOOLEAN;
    signal ap_block_state21_pp0_stage0_iter20 : BOOLEAN;
    signal ap_block_state22_pp0_stage0_iter21 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln520_fu_1635_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal redYuv_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal redYuv_ce0 : STD_LOGIC;
    signal redYuv_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grnYuv_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grnYuv_ce0 : STD_LOGIC;
    signal grnYuv_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal bluYuv_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal bluYuv_ce0 : STD_LOGIC;
    signal bluYuv_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal blkYuv_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal blkYuv_ce0 : STD_LOGIC;
    signal blkYuv_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal whiYuv_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal whiYuv_ce0 : STD_LOGIC;
    signal whiYuv_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgBarSelRgb_r_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal tpgBarSelRgb_r_ce0 : STD_LOGIC;
    signal tpgBarSelRgb_r_q0 : STD_LOGIC_VECTOR (1 downto 0);
    signal tpgBarSelYuv_y_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal tpgBarSelYuv_y_ce0 : STD_LOGIC;
    signal tpgBarSelYuv_y_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgBarSelRgb_g_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal tpgBarSelRgb_g_ce0 : STD_LOGIC;
    signal tpgBarSelRgb_g_q0 : STD_LOGIC_VECTOR (1 downto 0);
    signal tpgBarSelYuv_u_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal tpgBarSelYuv_u_ce0 : STD_LOGIC;
    signal tpgBarSelYuv_u_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgBarSelYuv_v_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal tpgBarSelYuv_v_ce0 : STD_LOGIC;
    signal tpgBarSelYuv_v_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal xBar_V : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    signal tpgBarSelRgb_b_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal tpgBarSelRgb_b_ce0 : STD_LOGIC;
    signal tpgBarSelRgb_b_q0 : STD_LOGIC_VECTOR (1 downto 0);
    signal tpgSinTableArray_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal tpgSinTableArray_ce0 : STD_LOGIC;
    signal tpgSinTableArray_q0 : STD_LOGIC_VECTOR (19 downto 0);
    signal zonePlateVDelta : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal tpgTartanBarArray_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal tpgTartanBarArray_ce0 : STD_LOGIC;
    signal tpgTartanBarArray_q0 : STD_LOGIC_VECTOR (2 downto 0);
    signal xCount_V : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal yCount_V : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal xCount_V_2 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal vHatch : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal yCount_V_2 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal whiYuv_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal whiYuv_1_ce0 : STD_LOGIC;
    signal whiYuv_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal blkYuv_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal blkYuv_1_ce0 : STD_LOGIC;
    signal blkYuv_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgSinTableArray_9bit_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal tpgSinTableArray_9bit_0_ce0 : STD_LOGIC;
    signal tpgSinTableArray_9bit_0_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgSinTableArray_9bit_0_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tpgSinTableArray_9bit_0_ce1 : STD_LOGIC;
    signal tpgSinTableArray_9bit_0_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgSinTableArray_9bit_0_address2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tpgSinTableArray_9bit_0_ce2 : STD_LOGIC;
    signal tpgSinTableArray_9bit_0_q2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgSinTableArray_9bit_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal tpgSinTableArray_9bit_1_ce0 : STD_LOGIC;
    signal tpgSinTableArray_9bit_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgSinTableArray_9bit_1_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tpgSinTableArray_9bit_1_ce1 : STD_LOGIC;
    signal tpgSinTableArray_9bit_1_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgSinTableArray_9bit_1_address2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tpgSinTableArray_9bit_1_ce2 : STD_LOGIC;
    signal tpgSinTableArray_9bit_1_q2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgSinTableArray_9bit_2_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal tpgSinTableArray_9bit_2_ce0 : STD_LOGIC;
    signal tpgSinTableArray_9bit_2_q0 : STD_LOGIC_VECTOR (8 downto 0);
    signal tpgSinTableArray_9bit_2_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tpgSinTableArray_9bit_2_ce1 : STD_LOGIC;
    signal tpgSinTableArray_9bit_2_q1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tpgSinTableArray_9bit_2_address2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tpgSinTableArray_9bit_2_ce2 : STD_LOGIC;
    signal tpgSinTableArray_9bit_2_q2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tpgSinTableArray_9bit_3_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal tpgSinTableArray_9bit_3_ce0 : STD_LOGIC;
    signal tpgSinTableArray_9bit_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgSinTableArray_9bit_3_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tpgSinTableArray_9bit_3_ce1 : STD_LOGIC;
    signal tpgSinTableArray_9bit_3_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgSinTableArray_9bit_3_address2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tpgSinTableArray_9bit_3_ce2 : STD_LOGIC;
    signal tpgSinTableArray_9bit_3_q2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgSinTableArray_9bit_4_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal tpgSinTableArray_9bit_4_ce0 : STD_LOGIC;
    signal tpgSinTableArray_9bit_4_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgSinTableArray_9bit_4_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tpgSinTableArray_9bit_4_ce1 : STD_LOGIC;
    signal tpgSinTableArray_9bit_4_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgSinTableArray_9bit_4_address2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tpgSinTableArray_9bit_4_ce2 : STD_LOGIC;
    signal tpgSinTableArray_9bit_4_q2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgCheckerBoardArray_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal tpgCheckerBoardArray_ce0 : STD_LOGIC;
    signal tpgCheckerBoardArray_q0 : STD_LOGIC_VECTOR (1 downto 0);
    signal xCount_V_3 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal yCount_V_3 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal rSerie_V : STD_LOGIC_VECTOR (27 downto 0) := "0101101001011010010110100101";
    signal gSerie_V : STD_LOGIC_VECTOR (27 downto 0) := "1010101001010101101010100101";
    signal bSerie_V : STD_LOGIC_VECTOR (27 downto 0) := "0000000011111111000000001111";
    signal DPtpgBarSelRgb_VESA_r_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal DPtpgBarSelRgb_VESA_r_ce0 : STD_LOGIC;
    signal DPtpgBarSelRgb_VESA_r_q0 : STD_LOGIC_VECTOR (1 downto 0);
    signal DPtpgBarSelRgb_VESA_g_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal DPtpgBarSelRgb_VESA_g_ce0 : STD_LOGIC;
    signal DPtpgBarSelRgb_VESA_g_q0 : STD_LOGIC_VECTOR (1 downto 0);
    signal DPtpgBarSelRgb_VESA_b_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal DPtpgBarSelRgb_VESA_b_ce0 : STD_LOGIC;
    signal DPtpgBarSelRgb_VESA_b_q0 : STD_LOGIC_VECTOR (1 downto 0);
    signal DPtpgBarArray_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal DPtpgBarArray_ce0 : STD_LOGIC;
    signal DPtpgBarArray_q0 : STD_LOGIC_VECTOR (2 downto 0);
    signal xCount_V_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal yCount_V_1 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal DPtpgBarSelRgb_CEA_r_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal DPtpgBarSelRgb_CEA_r_ce0 : STD_LOGIC;
    signal DPtpgBarSelRgb_CEA_r_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal DPtpgBarSelRgb_CEA_g_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal DPtpgBarSelRgb_CEA_g_ce0 : STD_LOGIC;
    signal DPtpgBarSelRgb_CEA_g_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal DPtpgBarSelRgb_CEA_b_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal DPtpgBarSelRgb_CEA_b_ce0 : STD_LOGIC;
    signal DPtpgBarSelRgb_CEA_b_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal DPtpgBarSelYuv_601_y_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal DPtpgBarSelYuv_601_y_ce0 : STD_LOGIC;
    signal DPtpgBarSelYuv_601_y_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal DPtpgBarSelYuv_601_v_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal DPtpgBarSelYuv_601_v_ce0 : STD_LOGIC;
    signal DPtpgBarSelYuv_601_v_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal DPtpgBarSelYuv_601_u_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal DPtpgBarSelYuv_601_u_ce0 : STD_LOGIC;
    signal DPtpgBarSelYuv_601_u_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal DPtpgBarSelYuv_709_y_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal DPtpgBarSelYuv_709_y_ce0 : STD_LOGIC;
    signal DPtpgBarSelYuv_709_y_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal DPtpgBarSelYuv_709_v_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal DPtpgBarSelYuv_709_v_ce0 : STD_LOGIC;
    signal DPtpgBarSelYuv_709_v_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal DPtpgBarSelYuv_709_u_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal DPtpgBarSelYuv_709_u_ce0 : STD_LOGIC;
    signal DPtpgBarSelYuv_709_u_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal bckgndYUV_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal grp_fu_1545_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln520_reg_4969 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln520_reg_4969_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal bckgndId_load_read_reg_4897 : STD_LOGIC_VECTOR (7 downto 0);
    signal colorFormatLocal_read_reg_4876 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln1449_reg_5067 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1449_reg_5067_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp126_i_read_reg_4786 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp59_i_read_reg_4790 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp35_i526_read_reg_4809 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1404_read_read_fu_562_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1404_read_reg_4820 : STD_LOGIC_VECTOR (0 downto 0);
    signal barWidthMinSamples_read_reg_4824 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_i_i_i_read_reg_4833 : STD_LOGIC_VECTOR (10 downto 0);
    signal Zplate_Ver_Control_Delta_read_reg_4840 : STD_LOGIC_VECTOR (15 downto 0);
    signal Zplate_Hor_Control_Delta_read_reg_4845 : STD_LOGIC_VECTOR (15 downto 0);
    signal barWidth_read_reg_4856 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln1217_read_reg_4861 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp141_i_read_reg_4868 : STD_LOGIC_VECTOR (0 downto 0);
    signal colorFormatLocal_read_read_fu_640_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal cmp2_i321_read_reg_4880 : STD_LOGIC_VECTOR (0 downto 0);
    signal bckgndId_load_read_read_fu_664_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal Zplate_Hor_Control_Start_read_reg_4901 : STD_LOGIC_VECTOR (15 downto 0);
    signal pix_val_V_read_reg_4919 : STD_LOGIC_VECTOR (7 downto 0);
    signal pix_val_V_5_read_reg_4927 : STD_LOGIC_VECTOR (7 downto 0);
    signal barWidth_cast_cast_fu_1563_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal barWidth_cast_cast_reg_4935 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln1032_cast_fu_1567_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln1032_cast_reg_4940 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln1302_fu_1619_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln520_fu_1623_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln520_reg_4950 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln520_reg_4950_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln520_reg_4950_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln520_reg_4950_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln520_reg_4950_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln520_reg_4950_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln520_reg_4950_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln520_reg_4950_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln520_reg_4950_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln520_reg_4950_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln520_reg_4950_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln520_reg_4950_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln520_reg_4950_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln520_reg_4950_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln520_reg_4950_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln520_reg_4950_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln520_reg_4950_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln520_reg_4950_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln520_reg_4950_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln520_reg_4950_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln520_2_fu_1631_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln520_2_reg_4962 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln520_2_reg_4962_pp0_iter1_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln520_2_reg_4962_pp0_iter2_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln520_2_reg_4962_pp0_iter3_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln520_2_reg_4962_pp0_iter4_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln520_2_reg_4962_pp0_iter5_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln520_2_reg_4962_pp0_iter6_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln520_2_reg_4962_pp0_iter7_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln520_2_reg_4962_pp0_iter8_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln520_2_reg_4962_pp0_iter9_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln520_reg_4969_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln520_reg_4969_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln520_reg_4969_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln520_reg_4969_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln520_reg_4969_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln520_reg_4969_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln520_reg_4969_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln520_reg_4969_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln520_reg_4969_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln520_reg_4969_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln520_reg_4969_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln520_reg_4969_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln520_reg_4969_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln520_reg_4969_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln520_reg_4969_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln520_reg_4969_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln520_reg_4969_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln520_reg_4969_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_fu_1641_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_reg_4973 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_reg_4973_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_reg_4973_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_reg_4973_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_reg_4973_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_reg_4973_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_reg_4973_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_reg_4973_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_reg_4973_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_reg_4973_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_reg_4973_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_reg_4973_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_reg_4973_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_reg_4973_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_reg_4973_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_reg_4973_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_reg_4973_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_reg_4973_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_reg_4973_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_reg_4973_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1701_fu_1659_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1701_reg_4983 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1701_reg_4983_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1701_reg_4983_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1701_reg_4983_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1701_reg_4983_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1701_reg_4983_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1701_reg_4983_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1701_reg_4983_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1701_reg_4983_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1701_reg_4983_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1701_reg_4983_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1701_reg_4983_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1701_reg_4983_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1701_reg_4983_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1701_reg_4983_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1701_reg_4983_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1701_reg_4983_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1584_fu_1671_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1584_reg_4987 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1584_reg_4987_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1584_reg_4987_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1584_reg_4987_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1584_reg_4987_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1584_reg_4987_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1584_reg_4987_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1584_reg_4987_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1584_reg_4987_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1584_reg_4987_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1584_reg_4987_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1584_reg_4987_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1584_reg_4987_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1584_reg_4987_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1584_reg_4987_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1584_reg_4987_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1584_reg_4987_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1584_reg_4987_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1584_reg_4987_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1584_reg_4987_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1518_fu_1683_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1518_reg_4992 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1518_reg_4992_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1518_reg_4992_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1518_reg_4992_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1518_reg_4992_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1518_reg_4992_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1518_reg_4992_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1518_reg_4992_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1518_reg_4992_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1518_reg_4992_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1518_reg_4992_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1518_reg_4992_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1518_reg_4992_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1518_reg_4992_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1518_reg_4992_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1518_reg_4992_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1518_reg_4992_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln1240_fu_1707_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln1240_reg_4996 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln1240_reg_4996_pp0_iter1_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln1240_reg_4996_pp0_iter2_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln1240_reg_4996_pp0_iter3_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln1240_reg_4996_pp0_iter4_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln1240_reg_4996_pp0_iter5_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln1240_reg_4996_pp0_iter6_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln1240_reg_4996_pp0_iter7_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln1240_reg_4996_pp0_iter8_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln1240_reg_4996_pp0_iter9_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal and_ln1404_fu_1725_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1404_reg_5002 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1428_fu_1737_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1428_reg_5006 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1336_fu_1761_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1336_reg_5010 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1336_reg_5010_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1336_reg_5010_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1336_reg_5010_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1336_reg_5010_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1336_reg_5010_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1336_reg_5010_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1336_reg_5010_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1336_reg_5010_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1336_reg_5010_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1336_reg_5010_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1336_reg_5010_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1336_reg_5010_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1336_reg_5010_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1336_reg_5010_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1336_reg_5010_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1336_reg_5010_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1285_fu_1785_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1285_reg_5014 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1285_reg_5014_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1285_reg_5014_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1285_reg_5014_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1285_reg_5014_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1292_fu_1791_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1292_reg_5018 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1292_reg_5018_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1292_reg_5018_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1292_reg_5018_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1292_reg_5018_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1050_fu_1887_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1050_reg_5022 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1050_reg_5022_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1050_reg_5022_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1050_reg_5022_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1050_reg_5022_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1050_reg_5022_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1050_reg_5022_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1050_reg_5022_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1050_reg_5022_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1050_reg_5022_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1050_reg_5022_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1050_reg_5022_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1050_reg_5022_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1050_reg_5022_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1050_reg_5022_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1050_reg_5022_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1050_reg_5022_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1050_reg_5022_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1050_reg_5022_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1706_fu_1908_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1706_reg_5026 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1706_reg_5026_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1706_reg_5026_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1706_reg_5026_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1706_reg_5026_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1706_reg_5026_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1706_reg_5026_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1706_reg_5026_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1706_reg_5026_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1706_reg_5026_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1706_reg_5026_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1706_reg_5026_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1706_reg_5026_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1706_reg_5026_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1706_reg_5026_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1706_reg_5026_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1523_fu_1944_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1523_reg_5030 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1523_reg_5030_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1523_reg_5030_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1523_reg_5030_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1523_reg_5030_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1523_reg_5030_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1523_reg_5030_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1523_reg_5030_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1523_reg_5030_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1523_reg_5030_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1523_reg_5030_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1523_reg_5030_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1523_reg_5030_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1523_reg_5030_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1523_reg_5030_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1523_reg_5030_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_6_fu_1971_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_6_reg_5034 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_6_reg_5034_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_6_reg_5034_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_6_reg_5034_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_6_reg_5034_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_6_reg_5034_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_6_reg_5034_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_6_reg_5034_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_6_reg_5034_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_6_reg_5034_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_6_reg_5034_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_6_reg_5034_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_6_reg_5034_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_6_reg_5034_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_6_reg_5034_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_6_reg_5034_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln1244_fu_1999_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln1244_reg_5038 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln1244_reg_5038_pp0_iter2_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln1244_reg_5038_pp0_iter3_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln1244_reg_5038_pp0_iter4_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln1244_reg_5038_pp0_iter5_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln1244_reg_5038_pp0_iter6_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln1244_reg_5038_pp0_iter7_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln1244_reg_5038_pp0_iter8_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln1244_reg_5038_pp0_iter9_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln1244_reg_5038_pp0_iter10_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln1027_8_fu_2068_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1019_1_fu_2074_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1341_fu_2123_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1341_reg_5055 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1341_reg_5055_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1341_reg_5055_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1341_reg_5055_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1341_reg_5055_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1341_reg_5055_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1341_reg_5055_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1341_reg_5055_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1341_reg_5055_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1341_reg_5055_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1341_reg_5055_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1341_reg_5055_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1341_reg_5055_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1341_reg_5055_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1341_reg_5055_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1341_reg_5055_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_5_fu_2150_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_5_reg_5059 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_5_reg_5059_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_5_reg_5059_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_5_reg_5059_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_5_reg_5059_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_5_reg_5059_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_5_reg_5059_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_5_reg_5059_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_5_reg_5059_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_5_reg_5059_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_5_reg_5059_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_5_reg_5059_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_5_reg_5059_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_5_reg_5059_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_5_reg_5059_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_5_reg_5059_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_1_fu_2192_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_1_reg_5063 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_1_reg_5063_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_1_reg_5063_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_1_reg_5063_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_1_reg_5063_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_1_reg_5063_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_1_reg_5063_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_1_reg_5063_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_1_reg_5063_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_1_reg_5063_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_1_reg_5063_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_1_reg_5063_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_1_reg_5063_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_1_reg_5063_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_1_reg_5063_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_1_reg_5063_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_1_reg_5063_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1449_fu_2224_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1449_reg_5067_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1449_reg_5067_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1449_reg_5067_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1449_reg_5067_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1449_reg_5067_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1449_reg_5067_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1449_reg_5067_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1449_reg_5067_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1449_reg_5067_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1449_reg_5067_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1449_reg_5067_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1449_reg_5067_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1449_reg_5067_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1449_reg_5067_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1449_reg_5067_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1449_reg_5067_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_reg_int_s_fu_2279_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal lshr_ln1_reg_5081 : STD_LOGIC_VECTOR (10 downto 0);
    signal lshr_ln1_reg_5081_pp0_iter8_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal lshr_ln1_reg_5081_pp0_iter9_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal lshr_ln1_reg_5081_pp0_iter10_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal lshr_ln1_reg_5081_pp0_iter11_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal lshr_ln1_reg_5081_pp0_iter12_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal lshr_ln1_reg_5081_pp0_iter13_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal lshr_ln1_reg_5081_pp0_iter14_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln1236_1_fu_2452_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln1236_1_reg_5151 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_13_reg_5156 : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln1240_1_fu_2512_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln1240_1_reg_5161 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_15_reg_5166 : STD_LOGIC_VECTOR (23 downto 0);
    signal r_fu_2560_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_reg_5196 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_reg_5196_pp0_iter16_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal r_reg_5196_pp0_iter17_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal r_reg_5196_pp0_iter18_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal g_fu_2578_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal g_reg_5202 : STD_LOGIC_VECTOR (15 downto 0);
    signal g_reg_5202_pp0_iter16_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal g_reg_5202_pp0_iter17_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal g_reg_5202_pp0_iter18_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal g_reg_5202_pp0_iter19_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln1244_1_fu_2626_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln1244_1_reg_5207 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_17_reg_5212 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln1257_fu_2646_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal zext_ln1257_1_fu_2650_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln1257_1_reg_5223 : STD_LOGIC_VECTOR (23 downto 0);
    signal b_fu_2698_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal b_reg_5235 : STD_LOGIC_VECTOR (15 downto 0);
    signal b_reg_5235_pp0_iter17_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal b_reg_5235_pp0_iter18_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal b_reg_5235_pp0_iter19_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4701_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal and_ln1756_fu_3157_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1756_reg_5289 : STD_LOGIC_VECTOR (0 downto 0);
    signal u_reg_5383 : STD_LOGIC_VECTOR (16 downto 0);
    signal v_reg_5388 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln1261_fu_3316_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1261_reg_5393 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1262_fu_3332_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1262_reg_5398 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_2_fu_3338_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_2_reg_5403 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln1314_fu_3414_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln1314_reg_5450 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_reg_ap_uint_10_s_fu_1719_ap_return : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_reg_ap_uint_10_s_fu_1719_ap_ce : STD_LOGIC;
    signal ap_predicate_op112_call_state1 : BOOLEAN;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call0 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call0 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call0 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call0 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call0 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call0 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call0 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call0 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call0 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call0 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call0 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call0 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call0 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14_ignore_call0 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter15_ignore_call0 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter16_ignore_call0 : BOOLEAN;
    signal ap_block_state18_pp0_stage0_iter17_ignore_call0 : BOOLEAN;
    signal ap_block_state19_pp0_stage0_iter18_ignore_call0 : BOOLEAN;
    signal ap_block_state20_pp0_stage0_iter19_ignore_call0 : BOOLEAN;
    signal ap_block_state21_pp0_stage0_iter20_ignore_call0 : BOOLEAN;
    signal ap_block_state22_pp0_stage0_iter21_ignore_call0 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp112 : BOOLEAN;
    signal grp_reg_int_s_fu_2279_d : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reg_int_s_fu_2279_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call5 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call5 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call5 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call5 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call5 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call5 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call5 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call5 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call5 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call5 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call5 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call5 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call5 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call5 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14_ignore_call5 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter15_ignore_call5 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter16_ignore_call5 : BOOLEAN;
    signal ap_block_state18_pp0_stage0_iter17_ignore_call5 : BOOLEAN;
    signal ap_block_state19_pp0_stage0_iter18_ignore_call5 : BOOLEAN;
    signal ap_block_state20_pp0_stage0_iter19_ignore_call5 : BOOLEAN;
    signal ap_block_state21_pp0_stage0_iter20_ignore_call5 : BOOLEAN;
    signal ap_block_state22_pp0_stage0_iter21_ignore_call5 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp275 : BOOLEAN;
    signal ap_phi_reg_pp0_iter0_hHatch_reg_1446 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_hHatch_reg_1446 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter2_hHatch_reg_1446 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_phi_ln1474_reg_1468 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter1_phi_ln1474_reg_1468 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter2_phi_ln1474_reg_1468 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter3_phi_ln1474_reg_1468 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter4_phi_ln1474_reg_1468 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter5_phi_ln1474_reg_1468 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter6_phi_ln1474_reg_1468 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter7_phi_ln1474_reg_1468 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter8_phi_ln1474_reg_1468 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter9_phi_ln1474_reg_1468 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter10_phi_ln1474_reg_1468 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter11_phi_ln1474_reg_1468 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter12_phi_ln1474_reg_1468 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter13_phi_ln1474_reg_1468 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter14_phi_ln1474_reg_1468 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter15_phi_ln1474_reg_1468 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter16_phi_ln1474_reg_1468 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter17_phi_ln1474_reg_1468 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter18_phi_ln1474_reg_1468 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter19_phi_ln1474_reg_1468 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter0_phi_ln1459_reg_1479 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter1_phi_ln1459_reg_1479 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter2_phi_ln1459_reg_1479 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter3_phi_ln1459_reg_1479 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter4_phi_ln1459_reg_1479 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter5_phi_ln1459_reg_1479 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter6_phi_ln1459_reg_1479 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter7_phi_ln1459_reg_1479 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter8_phi_ln1459_reg_1479 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter9_phi_ln1459_reg_1479 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter10_phi_ln1459_reg_1479 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter11_phi_ln1459_reg_1479 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter12_phi_ln1459_reg_1479 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter13_phi_ln1459_reg_1479 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter14_phi_ln1459_reg_1479 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter15_phi_ln1459_reg_1479 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter16_phi_ln1459_reg_1479 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter17_phi_ln1459_reg_1479 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter18_phi_ln1459_reg_1479 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter19_phi_ln1459_reg_1479 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter0_phi_ln1183_reg_1490 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter1_phi_ln1183_reg_1490 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter2_phi_ln1183_reg_1490 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter3_phi_ln1183_reg_1490 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter4_phi_ln1183_reg_1490 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter5_phi_ln1183_reg_1490 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter6_phi_ln1183_reg_1490 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter7_phi_ln1183_reg_1490 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter8_phi_ln1183_reg_1490 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter9_phi_ln1183_reg_1490 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter10_phi_ln1183_reg_1490 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter11_phi_ln1183_reg_1490 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter12_phi_ln1183_reg_1490 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter13_phi_ln1183_reg_1490 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter14_phi_ln1183_reg_1490 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter15_phi_ln1183_reg_1490 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter16_phi_ln1183_reg_1490 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter17_phi_ln1183_reg_1490 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter18_phi_ln1183_reg_1490 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter19_phi_ln1183_reg_1490 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter0_phi_ln1162_reg_1501 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter1_phi_ln1162_reg_1501 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter2_phi_ln1162_reg_1501 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter3_phi_ln1162_reg_1501 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter4_phi_ln1162_reg_1501 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter5_phi_ln1162_reg_1501 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter6_phi_ln1162_reg_1501 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter7_phi_ln1162_reg_1501 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter8_phi_ln1162_reg_1501 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter9_phi_ln1162_reg_1501 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter10_phi_ln1162_reg_1501 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter11_phi_ln1162_reg_1501 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter12_phi_ln1162_reg_1501 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter13_phi_ln1162_reg_1501 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter14_phi_ln1162_reg_1501 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter15_phi_ln1162_reg_1501 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter16_phi_ln1162_reg_1501 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter17_phi_ln1162_reg_1501 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter18_phi_ln1162_reg_1501 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter19_phi_ln1162_reg_1501 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter0_phi_ln1141_reg_1512 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter1_phi_ln1141_reg_1512 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter2_phi_ln1141_reg_1512 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter3_phi_ln1141_reg_1512 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter4_phi_ln1141_reg_1512 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter5_phi_ln1141_reg_1512 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter6_phi_ln1141_reg_1512 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter7_phi_ln1141_reg_1512 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter8_phi_ln1141_reg_1512 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter9_phi_ln1141_reg_1512 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter10_phi_ln1141_reg_1512 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter11_phi_ln1141_reg_1512 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter12_phi_ln1141_reg_1512 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter13_phi_ln1141_reg_1512 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter14_phi_ln1141_reg_1512 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter15_phi_ln1141_reg_1512 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter16_phi_ln1141_reg_1512 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter17_phi_ln1141_reg_1512 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter18_phi_ln1141_reg_1512 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter19_phi_ln1141_reg_1512 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter0_phi_ln1120_reg_1523 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter1_phi_ln1120_reg_1523 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter2_phi_ln1120_reg_1523 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter3_phi_ln1120_reg_1523 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter4_phi_ln1120_reg_1523 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter5_phi_ln1120_reg_1523 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter6_phi_ln1120_reg_1523 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter7_phi_ln1120_reg_1523 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter8_phi_ln1120_reg_1523 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter9_phi_ln1120_reg_1523 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter10_phi_ln1120_reg_1523 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter11_phi_ln1120_reg_1523 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter12_phi_ln1120_reg_1523 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter13_phi_ln1120_reg_1523 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter14_phi_ln1120_reg_1523 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter15_phi_ln1120_reg_1523 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter16_phi_ln1120_reg_1523 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter17_phi_ln1120_reg_1523 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter18_phi_ln1120_reg_1523 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter19_phi_ln1120_reg_1523 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter0_phi_ln1099_reg_1534 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter1_phi_ln1099_reg_1534 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter2_phi_ln1099_reg_1534 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter3_phi_ln1099_reg_1534 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter4_phi_ln1099_reg_1534 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter5_phi_ln1099_reg_1534 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter6_phi_ln1099_reg_1534 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter7_phi_ln1099_reg_1534 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter8_phi_ln1099_reg_1534 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter9_phi_ln1099_reg_1534 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter10_phi_ln1099_reg_1534 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter11_phi_ln1099_reg_1534 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter12_phi_ln1099_reg_1534 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter13_phi_ln1099_reg_1534 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter14_phi_ln1099_reg_1534 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter15_phi_ln1099_reg_1534 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter16_phi_ln1099_reg_1534 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter17_phi_ln1099_reg_1534 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter18_phi_ln1099_reg_1534 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter19_phi_ln1099_reg_1534 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln1236_fu_2385_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1240_fu_2403_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1244_fu_2541_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1310_fu_2654_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1739_fu_3010_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1555_fu_3045_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1374_fu_3086_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1739_1_fu_3141_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1555_1_fu_3165_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1474_fu_3345_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1459_fu_3350_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1374_1_fu_3355_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1215_fu_3424_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1183_fu_3434_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1162_fu_3439_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1141_fu_3444_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1120_fu_3449_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1099_fu_3454_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln544_fu_4571_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln1056_fu_3473_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln1212_fu_3113_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_71_fu_3095_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln1296_fu_2298_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln1348_fu_2922_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln1367_fu_2958_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln648_fu_4049_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln1530_fu_2848_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln1548_fu_2886_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln1619_fu_3692_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln1713_fu_2744_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln1730_fu_2806_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1027_7_fu_2774_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pix_val_V_11_cast_fu_3555_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln213_2_fu_3585_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln673_fu_3607_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_val_1_fu_3661_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_9_fu_3903_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgBarSelRgb_b_load_2_cast_fu_4012_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln214_2_fu_4036_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal b_2_fu_4149_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgBarSelRgb_b_load_1_cast_fu_4312_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln214_4_fu_4322_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgBarSelRgb_b_load_cast_fu_4402_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln214_3_fu_4519_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln214_1_fu_4558_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv2_i_i_i333_cast_cast_cast_fu_1587_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv2_i_i_i_cast_cast_fu_1579_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pix_val_V_10_cast_fu_3551_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln213_1_fu_3581_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_5_fu_3680_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln1817_fu_3929_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln520_2_fu_3986_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal g_2_fu_4142_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln520_1_fu_4286_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln520_fu_4376_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pix_val_V_9_cast_fu_3547_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln213_fu_3577_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_val_3_fu_3647_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln_fu_3881_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal op_assign_8_fu_3959_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln1487_fu_4030_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal op_assign_7_fu_4259_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal op_assign_5_fu_4349_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_70_fu_4515_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln1027_fu_4552_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv2_i_i10_i349_cast_cast_cast_cast_cast_cast_fu_1575_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln1056_fu_3467_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal sub_ln186_fu_2203_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln186_fu_2197_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln1298_fu_2310_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln1367_fu_2952_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal sub_ln841_fu_2155_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln840_4_fu_2166_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln840_fu_2134_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln1348_fu_2916_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal sub_ln841_2_fu_2080_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln840_7_fu_2098_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal and_ln1409_fu_2023_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln840_3_fu_2028_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln1548_fu_2880_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal sub_ln841_1_fu_1976_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln840_5_fu_1987_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln840_1_fu_1955_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal ret_V_4_fu_3765_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal ret_V_5_fu_3811_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal ret_V_6_fu_3857_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal add_ln1730_fu_2800_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln841_fu_2784_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln840_fu_2828_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln840_2_fu_1919_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal xor_ln1713_fu_2738_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phi_mul_fu_494 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln528_fu_2335_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal x_fu_498 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln520_fu_1647_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_x_4 : STD_LOGIC_VECTOR (15 downto 0);
    signal rampVal_2_flag_1_fu_502 : STD_LOGIC_VECTOR (0 downto 0);
    signal hdata_flag_1_fu_506 : STD_LOGIC_VECTOR (0 downto 0);
    signal rampVal_3_flag_1_fu_510 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal conv2_i_i10_i349_cast_cast_cast_cast_cast_fu_1571_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal or_ln1701_fu_1653_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln520_1_fu_1627_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln1518_fu_1677_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1701_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fu_1713_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_1713_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal or_ln1336_fu_1755_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal or_ln1285_fu_1779_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal or_ln1050_fu_1881_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln1027_4_fu_1902_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1027_1_fu_1935_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln1027_3_fu_1939_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2004_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_2004_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln1019_fu_2014_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln1019_fu_2018_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1027_fu_2114_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln1027_2_fu_2118_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1495_fu_2182_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal ret_V_fu_2186_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_4645_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal lshr_ln1_fu_2358_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4654_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_12_fu_2376_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal grp_fu_4662_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_12_fu_2376_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_14_fu_2394_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal grp_fu_4669_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_14_fu_2394_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_1701_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_fu_2436_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_fu_2436_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_fu_2436_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_fu_2436_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_fu_2436_p5 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_fu_2436_p6 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_fu_2436_p7 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln1236_fu_2456_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1713_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_3_fu_2496_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_3_fu_2496_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_3_fu_2496_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_3_fu_2496_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_3_fu_2496_p5 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_3_fu_2496_p6 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_3_fu_2496_p7 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln1240_1_fu_2516_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_16_fu_2532_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal grp_fu_4676_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_16_fu_2532_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln1236_fu_2550_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln1236_1_fu_2555_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln1240_fu_2568_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln1240_2_fu_2573_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2004_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_4_fu_2610_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_4_fu_2610_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_4_fu_2610_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_4_fu_2610_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_4_fu_2610_p5 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_4_fu_2610_p6 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_4_fu_2610_p7 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln1244_1_fu_2630_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1244_fu_2688_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln1244_2_fu_2693_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln520_8_fu_2734_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln520_11_fu_2796_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln1027_fu_2770_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln840_6_fu_2822_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln520_10_fu_2876_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln520_7_fu_2912_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln520_9_fu_2948_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln1733_fu_2984_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln5_fu_2988_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln1733_1_fu_3000_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal or_ln1733_fu_3004_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln1551_fu_3019_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1551_1_fu_3035_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal shl_ln4_fu_3023_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal tBarSel_fu_3039_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_4683_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal grp_fu_4692_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal trunc_ln1370_fu_3060_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal shl_ln3_fu_3064_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln1370_1_fu_3076_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal or_ln1370_fu_3080_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln520_6_fu_3103_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln1212_fu_3107_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal sext_ln1555_fu_3161_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fu_4716_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_fu_4707_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln1257_6_fu_3181_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal zext_ln1257_4_fu_3178_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal trunc_ln1257_1_fu_3187_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln1257_fu_3184_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln1_fu_3202_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal grp_fu_4724_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1258_1_fu_3213_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal zext_ln1258_fu_3209_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln1258_2_fu_3216_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal shl_ln2_fu_3232_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal zext_ln1259_fu_3239_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln1259_fu_3243_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_4732_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1259_1_fu_3253_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal zext_ln1259_1_fu_3249_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln1259_2_fu_3256_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln1257_2_fu_3190_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_18_fu_3272_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln1257_3_fu_3196_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln1260_fu_3282_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln8_fu_3288_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_19_fu_3306_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_20_fu_3322_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln1235_fu_3175_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_1_fu_3298_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4741_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal trunc_ln1311_fu_3365_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal sub_ln1311_fu_3375_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal trunc_ln1311_1_fu_3381_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_24_fu_3368_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln1311_1_fu_3391_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln1311_2_fu_3397_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln1311_fu_3406_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln520_5_fu_3463_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln1584_fu_3636_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_val_fu_3643_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal and_ln1616_fu_3668_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_fu_3680_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_5_fu_3680_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_5_fu_3680_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_21_fu_3741_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1499_fu_3737_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1498_fu_3759_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal lshr_ln_fu_3749_p4 : STD_LOGIC_VECTOR (26 downto 0);
    signal tmp_22_fu_3787_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1499_1_fu_3783_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1498_1_fu_3805_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal lshr_ln1498_1_fu_3795_p4 : STD_LOGIC_VECTOR (26 downto 0);
    signal tmp_23_fu_3833_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1499_2_fu_3829_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1498_2_fu_3851_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal lshr_ln1498_2_fu_3841_p4 : STD_LOGIC_VECTOR (26 downto 0);
    signal tmp_7_fu_3871_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_8_fu_3893_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_s_fu_3911_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal and_ln1817_fu_3889_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_fu_3921_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgBarSelRgb_r_load_2_cast_fu_3955_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgBarSelRgb_g_load_2_cast_fu_3966_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal and_ln520_4_fu_3977_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln520_5_fu_3981_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1558_fu_3970_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln520_4_fu_4026_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln1500_fu_4043_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln1261_fu_4094_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln1261_1_fu_4100_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1261_fu_4106_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln1262_fu_4118_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln1262_1_fu_4124_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1262_fu_4130_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln1239_fu_4088_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal g_1_fu_4110_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln1243_fu_4091_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal b_1_fu_4134_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgBarSelRgb_r_load_1_cast_fu_4255_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgBarSelRgb_g_load_1_cast_fu_4266_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal and_ln520_2_fu_4277_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln520_3_fu_4281_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1377_fu_4270_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgBarSelRgb_r_load_cast_fu_4345_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgBarSelRgb_g_load_cast_fu_4356_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal and_ln520_fu_4367_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln520_1_fu_4371_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1217_fu_4360_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln520_3_fu_4548_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln1039_fu_4565_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4645_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4645_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_4645_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4654_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4662_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_4662_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_4669_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_4669_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_4676_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_4676_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_4683_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4683_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_4683_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_4692_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4692_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_4692_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4701_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4701_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4707_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4707_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4707_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal grp_fu_4716_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4716_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_4724_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4724_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4732_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4732_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_4741_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1701_ce : STD_LOGIC;
    signal grp_fu_1713_ce : STD_LOGIC;
    signal grp_fu_2004_ce : STD_LOGIC;
    signal grp_fu_4645_ce : STD_LOGIC;
    signal grp_fu_4654_ce : STD_LOGIC;
    signal grp_fu_4662_ce : STD_LOGIC;
    signal grp_fu_4669_ce : STD_LOGIC;
    signal grp_fu_4676_ce : STD_LOGIC;
    signal grp_fu_4683_ce : STD_LOGIC;
    signal grp_fu_4692_ce : STD_LOGIC;
    signal grp_fu_4701_ce : STD_LOGIC;
    signal grp_fu_4707_ce : STD_LOGIC;
    signal grp_fu_4716_ce : STD_LOGIC;
    signal grp_fu_4724_ce : STD_LOGIC;
    signal grp_fu_4732_ce : STD_LOGIC;
    signal grp_fu_4741_ce : STD_LOGIC;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter7_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter8_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter9_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter10_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter11_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter12_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter13_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter14_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter15_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter16_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter17_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter18_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter19_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter20_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal grp_fu_4662_p00 : STD_LOGIC_VECTOR (22 downto 0);
    signal grp_fu_4669_p00 : STD_LOGIC_VECTOR (22 downto 0);
    signal grp_fu_4676_p00 : STD_LOGIC_VECTOR (22 downto 0);
    signal grp_fu_4701_p00 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_4707_p20 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_4716_p00 : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_fu_4732_p00 : STD_LOGIC_VECTOR (21 downto 0);
    signal ap_condition_631 : BOOLEAN;
    signal ap_condition_624 : BOOLEAN;
    signal ap_condition_617 : BOOLEAN;
    signal ap_condition_610 : BOOLEAN;
    signal ap_condition_603 : BOOLEAN;
    signal ap_condition_596 : BOOLEAN;
    signal ap_condition_593 : BOOLEAN;
    signal ap_condition_2136 : BOOLEAN;
    signal ap_condition_1899 : BOOLEAN;
    signal ap_condition_2111 : BOOLEAN;
    signal ap_condition_2086 : BOOLEAN;
    signal ap_condition_2061 : BOOLEAN;
    signal ap_condition_2036 : BOOLEAN;
    signal ap_condition_2010 : BOOLEAN;
    signal ap_condition_1986 : BOOLEAN;
    signal ap_condition_4424 : BOOLEAN;
    signal ap_condition_4430 : BOOLEAN;
    signal ap_condition_4433 : BOOLEAN;
    signal ap_condition_4439 : BOOLEAN;
    signal ap_condition_4442 : BOOLEAN;
    signal ap_condition_4446 : BOOLEAN;
    signal ap_condition_4450 : BOOLEAN;
    signal ap_condition_4455 : BOOLEAN;
    signal ap_condition_4462 : BOOLEAN;
    signal ap_condition_4466 : BOOLEAN;
    signal ap_condition_4471 : BOOLEAN;
    signal ap_condition_4477 : BOOLEAN;
    signal ap_condition_4483 : BOOLEAN;
    signal ap_condition_4488 : BOOLEAN;
    signal ap_condition_4492 : BOOLEAN;
    signal ap_condition_4496 : BOOLEAN;
    signal ap_condition_4501 : BOOLEAN;
    signal ap_condition_4505 : BOOLEAN;
    signal ap_condition_4510 : BOOLEAN;
    signal ap_condition_4515 : BOOLEAN;
    signal ap_condition_4519 : BOOLEAN;
    signal ap_condition_4524 : BOOLEAN;
    signal ap_condition_4528 : BOOLEAN;
    signal ap_condition_4535 : BOOLEAN;
    signal ap_condition_4541 : BOOLEAN;
    signal ap_condition_4546 : BOOLEAN;
    signal ap_condition_4552 : BOOLEAN;
    signal ap_condition_4555 : BOOLEAN;
    signal ap_condition_4560 : BOOLEAN;
    signal ap_condition_4564 : BOOLEAN;
    signal ap_condition_4569 : BOOLEAN;
    signal ap_condition_4576 : BOOLEAN;
    signal ap_condition_4580 : BOOLEAN;
    signal ap_condition_4584 : BOOLEAN;
    signal ap_condition_4590 : BOOLEAN;
    signal ap_condition_4595 : BOOLEAN;
    signal ap_condition_4600 : BOOLEAN;
    signal ap_condition_4606 : BOOLEAN;
    signal ap_condition_4610 : BOOLEAN;
    signal ap_condition_4613 : BOOLEAN;
    signal ap_condition_4618 : BOOLEAN;
    signal ap_condition_4622 : BOOLEAN;
    signal ap_condition_4628 : BOOLEAN;
    signal ap_condition_4634 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component vid_oe3_v_tpg_0_0_reg_ap_uint_10_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        d : IN STD_LOGIC_VECTOR (9 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (9 downto 0);
        ap_ce : IN STD_LOGIC );
    end component;


    component vid_oe3_v_tpg_0_0_reg_int_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        d : IN STD_LOGIC_VECTOR (15 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_ce : IN STD_LOGIC );
    end component;


    component vid_oe3_v_tpg_0_0_urem_11ns_4ns_3_15_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (10 downto 0);
        din1 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (2 downto 0) );
    end component;


    component vid_oe3_v_tpg_0_0_mux_53_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        din4 : IN STD_LOGIC_VECTOR (31 downto 0);
        din5 : IN STD_LOGIC_VECTOR (2 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component vid_oe3_v_tpg_0_0_mux_32_8_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (7 downto 0);
        din3 : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component vid_oe3_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (0 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (16 downto 0) );
    end component;


    component vid_oe3_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component vid_oe3_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (10 downto 0);
        din1 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (22 downto 0) );
    end component;


    component vid_oe3_v_tpg_0_0_mac_muladd_16ns_7ns_13ns_23_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (6 downto 0);
        din2 : IN STD_LOGIC_VECTOR (12 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (22 downto 0) );
    end component;


    component vid_oe3_v_tpg_0_0_mac_muladd_16ns_7s_16ns_23_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (6 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (22 downto 0) );
    end component;


    component vid_oe3_v_tpg_0_0_mul_mul_16ns_8s_24_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component vid_oe3_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (22 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component vid_oe3_v_tpg_0_0_mul_mul_16ns_5ns_21_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (20 downto 0) );
    end component;


    component vid_oe3_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (22 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component vid_oe3_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (5 downto 0);
        din2 : IN STD_LOGIC_VECTOR (23 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component vid_oe3_v_tpg_0_0_mul_mul_20s_8ns_28_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (19 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (27 downto 0) );
    end component;


    component vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_redYuv_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_grnYuv_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_bluYuv_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_blkYuv_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_whiYuv_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_r_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (1 downto 0) );
    end component;


    component vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_y_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_g_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (1 downto 0) );
    end component;


    component vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_u_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_v_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_b_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (1 downto 0) );
    end component;


    component vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (19 downto 0) );
    end component;


    component vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgTartanBarArray_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (2 downto 0) );
    end component;


    component vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_0_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address2 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce2 : IN STD_LOGIC;
        q2 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_1_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address2 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce2 : IN STD_LOGIC;
        q2 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_2_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        address1 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        address2 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce2 : IN STD_LOGIC;
        q2 : OUT STD_LOGIC_VECTOR (8 downto 0) );
    end component;


    component vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_3_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address2 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce2 : IN STD_LOGIC;
        q2 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_4_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address2 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce2 : IN STD_LOGIC;
        q2 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgCheckerBoardArray_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (1 downto 0) );
    end component;


    component vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarArray_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (2 downto 0) );
    end component;


    component vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_r_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (5 downto 0) );
    end component;


    component vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_g_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (5 downto 0) );
    end component;


    component vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_b_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (5 downto 0) );
    end component;


    component vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_y_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_v_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_u_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_y_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_v_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_u_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component vid_oe3_v_tpg_0_0_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    redYuv_U : component vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_redYuv_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => redYuv_address0,
        ce0 => redYuv_ce0,
        q0 => redYuv_q0);

    grnYuv_U : component vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_grnYuv_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grnYuv_address0,
        ce0 => grnYuv_ce0,
        q0 => grnYuv_q0);

    bluYuv_U : component vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_bluYuv_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => bluYuv_address0,
        ce0 => bluYuv_ce0,
        q0 => bluYuv_q0);

    blkYuv_U : component vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_blkYuv_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => blkYuv_address0,
        ce0 => blkYuv_ce0,
        q0 => blkYuv_q0);

    whiYuv_U : component vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_whiYuv_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => whiYuv_address0,
        ce0 => whiYuv_ce0,
        q0 => whiYuv_q0);

    tpgBarSelRgb_r_U : component vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_r_ROM_AUTO_1R
    generic map (
        DataWidth => 2,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgBarSelRgb_r_address0,
        ce0 => tpgBarSelRgb_r_ce0,
        q0 => tpgBarSelRgb_r_q0);

    tpgBarSelYuv_y_U : component vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_y_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgBarSelYuv_y_address0,
        ce0 => tpgBarSelYuv_y_ce0,
        q0 => tpgBarSelYuv_y_q0);

    tpgBarSelRgb_g_U : component vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_g_ROM_AUTO_1R
    generic map (
        DataWidth => 2,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgBarSelRgb_g_address0,
        ce0 => tpgBarSelRgb_g_ce0,
        q0 => tpgBarSelRgb_g_q0);

    tpgBarSelYuv_u_U : component vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_u_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgBarSelYuv_u_address0,
        ce0 => tpgBarSelYuv_u_ce0,
        q0 => tpgBarSelYuv_u_q0);

    tpgBarSelYuv_v_U : component vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_v_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgBarSelYuv_v_address0,
        ce0 => tpgBarSelYuv_v_ce0,
        q0 => tpgBarSelYuv_v_q0);

    tpgBarSelRgb_b_U : component vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_b_ROM_AUTO_1R
    generic map (
        DataWidth => 2,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgBarSelRgb_b_address0,
        ce0 => tpgBarSelRgb_b_ce0,
        q0 => tpgBarSelRgb_b_q0);

    tpgSinTableArray_U : component vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_ROM_AUTO_1R
    generic map (
        DataWidth => 20,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgSinTableArray_address0,
        ce0 => tpgSinTableArray_ce0,
        q0 => tpgSinTableArray_q0);

    tpgTartanBarArray_U : component vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgTartanBarArray_ROM_AUTO_1R
    generic map (
        DataWidth => 3,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgTartanBarArray_address0,
        ce0 => tpgTartanBarArray_ce0,
        q0 => tpgTartanBarArray_q0);

    whiYuv_1_U : component vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_whiYuv_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => whiYuv_1_address0,
        ce0 => whiYuv_1_ce0,
        q0 => whiYuv_1_q0);

    blkYuv_1_U : component vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_blkYuv_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => blkYuv_1_address0,
        ce0 => blkYuv_1_ce0,
        q0 => blkYuv_1_q0);

    tpgSinTableArray_9bit_0_U : component vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_0_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 410,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgSinTableArray_9bit_0_address0,
        ce0 => tpgSinTableArray_9bit_0_ce0,
        q0 => tpgSinTableArray_9bit_0_q0,
        address1 => tpgSinTableArray_9bit_0_address1,
        ce1 => tpgSinTableArray_9bit_0_ce1,
        q1 => tpgSinTableArray_9bit_0_q1,
        address2 => tpgSinTableArray_9bit_0_address2,
        ce2 => tpgSinTableArray_9bit_0_ce2,
        q2 => tpgSinTableArray_9bit_0_q2);

    tpgSinTableArray_9bit_1_U : component vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_1_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 410,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgSinTableArray_9bit_1_address0,
        ce0 => tpgSinTableArray_9bit_1_ce0,
        q0 => tpgSinTableArray_9bit_1_q0,
        address1 => tpgSinTableArray_9bit_1_address1,
        ce1 => tpgSinTableArray_9bit_1_ce1,
        q1 => tpgSinTableArray_9bit_1_q1,
        address2 => tpgSinTableArray_9bit_1_address2,
        ce2 => tpgSinTableArray_9bit_1_ce2,
        q2 => tpgSinTableArray_9bit_1_q2);

    tpgSinTableArray_9bit_2_U : component vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_2_ROM_AUTO_1R
    generic map (
        DataWidth => 9,
        AddressRange => 410,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgSinTableArray_9bit_2_address0,
        ce0 => tpgSinTableArray_9bit_2_ce0,
        q0 => tpgSinTableArray_9bit_2_q0,
        address1 => tpgSinTableArray_9bit_2_address1,
        ce1 => tpgSinTableArray_9bit_2_ce1,
        q1 => tpgSinTableArray_9bit_2_q1,
        address2 => tpgSinTableArray_9bit_2_address2,
        ce2 => tpgSinTableArray_9bit_2_ce2,
        q2 => tpgSinTableArray_9bit_2_q2);

    tpgSinTableArray_9bit_3_U : component vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_3_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 410,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgSinTableArray_9bit_3_address0,
        ce0 => tpgSinTableArray_9bit_3_ce0,
        q0 => tpgSinTableArray_9bit_3_q0,
        address1 => tpgSinTableArray_9bit_3_address1,
        ce1 => tpgSinTableArray_9bit_3_ce1,
        q1 => tpgSinTableArray_9bit_3_q1,
        address2 => tpgSinTableArray_9bit_3_address2,
        ce2 => tpgSinTableArray_9bit_3_ce2,
        q2 => tpgSinTableArray_9bit_3_q2);

    tpgSinTableArray_9bit_4_U : component vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_4_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 410,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgSinTableArray_9bit_4_address0,
        ce0 => tpgSinTableArray_9bit_4_ce0,
        q0 => tpgSinTableArray_9bit_4_q0,
        address1 => tpgSinTableArray_9bit_4_address1,
        ce1 => tpgSinTableArray_9bit_4_ce1,
        q1 => tpgSinTableArray_9bit_4_q1,
        address2 => tpgSinTableArray_9bit_4_address2,
        ce2 => tpgSinTableArray_9bit_4_ce2,
        q2 => tpgSinTableArray_9bit_4_q2);

    tpgCheckerBoardArray_U : component vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgCheckerBoardArray_ROM_AUTO_1R
    generic map (
        DataWidth => 2,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgCheckerBoardArray_address0,
        ce0 => tpgCheckerBoardArray_ce0,
        q0 => tpgCheckerBoardArray_q0);

    DPtpgBarSelRgb_VESA_r_U : component vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_r_ROM_AUTO_1R
    generic map (
        DataWidth => 2,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => DPtpgBarSelRgb_VESA_r_address0,
        ce0 => DPtpgBarSelRgb_VESA_r_ce0,
        q0 => DPtpgBarSelRgb_VESA_r_q0);

    DPtpgBarSelRgb_VESA_g_U : component vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_g_ROM_AUTO_1R
    generic map (
        DataWidth => 2,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => DPtpgBarSelRgb_VESA_g_address0,
        ce0 => DPtpgBarSelRgb_VESA_g_ce0,
        q0 => DPtpgBarSelRgb_VESA_g_q0);

    DPtpgBarSelRgb_VESA_b_U : component vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_b_ROM_AUTO_1R
    generic map (
        DataWidth => 2,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => DPtpgBarSelRgb_VESA_b_address0,
        ce0 => DPtpgBarSelRgb_VESA_b_ce0,
        q0 => DPtpgBarSelRgb_VESA_b_q0);

    DPtpgBarArray_U : component vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarArray_ROM_AUTO_1R
    generic map (
        DataWidth => 3,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => DPtpgBarArray_address0,
        ce0 => DPtpgBarArray_ce0,
        q0 => DPtpgBarArray_q0);

    DPtpgBarSelRgb_CEA_r_U : component vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_r_ROM_AUTO_1R
    generic map (
        DataWidth => 6,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => DPtpgBarSelRgb_CEA_r_address0,
        ce0 => DPtpgBarSelRgb_CEA_r_ce0,
        q0 => DPtpgBarSelRgb_CEA_r_q0);

    DPtpgBarSelRgb_CEA_g_U : component vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_g_ROM_AUTO_1R
    generic map (
        DataWidth => 6,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => DPtpgBarSelRgb_CEA_g_address0,
        ce0 => DPtpgBarSelRgb_CEA_g_ce0,
        q0 => DPtpgBarSelRgb_CEA_g_q0);

    DPtpgBarSelRgb_CEA_b_U : component vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_b_ROM_AUTO_1R
    generic map (
        DataWidth => 6,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => DPtpgBarSelRgb_CEA_b_address0,
        ce0 => DPtpgBarSelRgb_CEA_b_ce0,
        q0 => DPtpgBarSelRgb_CEA_b_q0);

    DPtpgBarSelYuv_601_y_U : component vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_y_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => DPtpgBarSelYuv_601_y_address0,
        ce0 => DPtpgBarSelYuv_601_y_ce0,
        q0 => DPtpgBarSelYuv_601_y_q0);

    DPtpgBarSelYuv_601_v_U : component vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_v_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => DPtpgBarSelYuv_601_v_address0,
        ce0 => DPtpgBarSelYuv_601_v_ce0,
        q0 => DPtpgBarSelYuv_601_v_q0);

    DPtpgBarSelYuv_601_u_U : component vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_u_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => DPtpgBarSelYuv_601_u_address0,
        ce0 => DPtpgBarSelYuv_601_u_ce0,
        q0 => DPtpgBarSelYuv_601_u_q0);

    DPtpgBarSelYuv_709_y_U : component vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_y_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => DPtpgBarSelYuv_709_y_address0,
        ce0 => DPtpgBarSelYuv_709_y_ce0,
        q0 => DPtpgBarSelYuv_709_y_q0);

    DPtpgBarSelYuv_709_v_U : component vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_v_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => DPtpgBarSelYuv_709_v_address0,
        ce0 => DPtpgBarSelYuv_709_v_ce0,
        q0 => DPtpgBarSelYuv_709_v_q0);

    DPtpgBarSelYuv_709_u_U : component vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_u_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => DPtpgBarSelYuv_709_u_address0,
        ce0 => DPtpgBarSelYuv_709_u_ce0,
        q0 => DPtpgBarSelYuv_709_u_q0);

    grp_reg_ap_uint_10_s_fu_1719 : component vid_oe3_v_tpg_0_0_reg_ap_uint_10_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        d => barWidthMinSamples,
        ap_return => grp_reg_ap_uint_10_s_fu_1719_ap_return,
        ap_ce => grp_reg_ap_uint_10_s_fu_1719_ap_ce);

    grp_reg_int_s_fu_2279 : component vid_oe3_v_tpg_0_0_reg_int_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        d => grp_reg_int_s_fu_2279_d,
        ap_return => grp_reg_int_s_fu_2279_ap_return,
        ap_ce => grp_reg_int_s_fu_2279_ap_ce);

    urem_11ns_4ns_3_15_1_U4 : component vid_oe3_v_tpg_0_0_urem_11ns_4ns_3_15_1
    generic map (
        ID => 1,
        NUM_STAGE => 15,
        din0_WIDTH => 11,
        din1_WIDTH => 4,
        dout_WIDTH => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => trunc_ln520_2_fu_1631_p1,
        din1 => grp_fu_1701_p1,
        ce => grp_fu_1701_ce,
        dout => grp_fu_1701_p2);

    urem_11ns_4ns_3_15_1_U5 : component vid_oe3_v_tpg_0_0_urem_11ns_4ns_3_15_1
    generic map (
        ID => 1,
        NUM_STAGE => 15,
        din0_WIDTH => 11,
        din1_WIDTH => 4,
        dout_WIDTH => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1713_p0,
        din1 => grp_fu_1713_p1,
        ce => grp_fu_1713_ce,
        dout => grp_fu_1713_p2);

    urem_11ns_4ns_3_15_1_U6 : component vid_oe3_v_tpg_0_0_urem_11ns_4ns_3_15_1
    generic map (
        ID => 1,
        NUM_STAGE => 15,
        din0_WIDTH => 11,
        din1_WIDTH => 4,
        dout_WIDTH => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2004_p0,
        din1 => grp_fu_2004_p1,
        ce => grp_fu_2004_ce,
        dout => grp_fu_2004_p2);

    mux_53_32_1_1_U7 : component vid_oe3_v_tpg_0_0_mux_53_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 3,
        dout_WIDTH => 32)
    port map (
        din0 => tmp_fu_2436_p1,
        din1 => tmp_fu_2436_p2,
        din2 => tmp_fu_2436_p3,
        din3 => tmp_fu_2436_p4,
        din4 => tmp_fu_2436_p5,
        din5 => tmp_fu_2436_p6,
        dout => tmp_fu_2436_p7);

    mux_53_32_1_1_U8 : component vid_oe3_v_tpg_0_0_mux_53_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 3,
        dout_WIDTH => 32)
    port map (
        din0 => tmp_3_fu_2496_p1,
        din1 => tmp_3_fu_2496_p2,
        din2 => tmp_3_fu_2496_p3,
        din3 => tmp_3_fu_2496_p4,
        din4 => tmp_3_fu_2496_p5,
        din5 => tmp_3_fu_2496_p6,
        dout => tmp_3_fu_2496_p7);

    mux_53_32_1_1_U9 : component vid_oe3_v_tpg_0_0_mux_53_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 3,
        dout_WIDTH => 32)
    port map (
        din0 => tmp_4_fu_2610_p1,
        din1 => tmp_4_fu_2610_p2,
        din2 => tmp_4_fu_2610_p3,
        din3 => tmp_4_fu_2610_p4,
        din4 => tmp_4_fu_2610_p5,
        din5 => tmp_4_fu_2610_p6,
        dout => tmp_4_fu_2610_p7);

    mux_32_8_1_1_U10 : component vid_oe3_v_tpg_0_0_mux_32_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => ap_const_lv8_0,
        din1 => tmp_5_fu_3680_p2,
        din2 => tmp_5_fu_3680_p3,
        din3 => tmp_5_fu_3680_p4,
        dout => tmp_5_fu_3680_p5);

    am_addmul_16ns_1s_16ns_17_4_1_U11 : component vid_oe3_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 1,
        din2_WIDTH => 16,
        dout_WIDTH => 17)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_4645_p0,
        din1 => grp_fu_4645_p1,
        din2 => grp_fu_4645_p2,
        ce => grp_fu_4645_ce,
        dout => grp_fu_4645_p3);

    mac_muladd_16s_16s_16ns_16_4_1_U12 : component vid_oe3_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => Zplate_Hor_Control_Delta_read_reg_4845,
        din1 => grp_reg_int_s_fu_2279_ap_return,
        din2 => grp_fu_4654_p2,
        ce => grp_fu_4654_ce,
        dout => grp_fu_4654_p3);

    mul_mul_11ns_12ns_23_4_1_U13 : component vid_oe3_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 11,
        din1_WIDTH => 12,
        dout_WIDTH => 23)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_4662_p0,
        din1 => grp_fu_4662_p1,
        ce => grp_fu_4662_ce,
        dout => grp_fu_4662_p2);

    mul_mul_11ns_12ns_23_4_1_U14 : component vid_oe3_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 11,
        din1_WIDTH => 12,
        dout_WIDTH => 23)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_4669_p0,
        din1 => grp_fu_4669_p1,
        ce => grp_fu_4669_ce,
        dout => grp_fu_4669_p2);

    mul_mul_11ns_12ns_23_4_1_U15 : component vid_oe3_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 11,
        din1_WIDTH => 12,
        dout_WIDTH => 23)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_4676_p0,
        din1 => grp_fu_4676_p1,
        ce => grp_fu_4676_ce,
        dout => grp_fu_4676_p2);

    mac_muladd_16ns_7ns_13ns_23_4_1_U16 : component vid_oe3_v_tpg_0_0_mac_muladd_16ns_7ns_13ns_23_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 7,
        din2_WIDTH => 13,
        dout_WIDTH => 23)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_4683_p0,
        din1 => grp_fu_4683_p1,
        din2 => grp_fu_4683_p2,
        ce => grp_fu_4683_ce,
        dout => grp_fu_4683_p3);

    mac_muladd_16ns_7s_16ns_23_4_1_U17 : component vid_oe3_v_tpg_0_0_mac_muladd_16ns_7s_16ns_23_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 7,
        din2_WIDTH => 16,
        dout_WIDTH => 23)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_4692_p0,
        din1 => grp_fu_4692_p1,
        din2 => grp_fu_4692_p2,
        ce => grp_fu_4692_ce,
        dout => grp_fu_4692_p3);

    mul_mul_16ns_8s_24_4_1_U18 : component vid_oe3_v_tpg_0_0_mul_mul_16ns_8s_24_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 8,
        dout_WIDTH => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_4701_p0,
        din1 => grp_fu_4701_p1,
        ce => grp_fu_4701_ce,
        dout => grp_fu_4701_p2);

    mac_muladd_16ns_8ns_23ns_24_4_1_U19 : component vid_oe3_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 8,
        din2_WIDTH => 23,
        dout_WIDTH => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_4707_p0,
        din1 => grp_fu_4707_p1,
        din2 => grp_fu_4707_p2,
        ce => grp_fu_4707_ce,
        dout => grp_fu_4707_p3);

    mul_mul_16ns_5ns_21_4_1_U20 : component vid_oe3_v_tpg_0_0_mul_mul_16ns_5ns_21_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 5,
        dout_WIDTH => 21)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_4716_p0,
        din1 => grp_fu_4716_p1,
        ce => grp_fu_4716_ce,
        dout => grp_fu_4716_p2);

    mac_muladd_16ns_8s_23s_24_4_1_U21 : component vid_oe3_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 8,
        din2_WIDTH => 23,
        dout_WIDTH => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_4724_p0,
        din1 => grp_fu_4724_p1,
        din2 => grp_fu_4692_p3,
        ce => grp_fu_4724_ce,
        dout => grp_fu_4724_p3);

    mac_muladd_16ns_6s_24s_24_4_1_U22 : component vid_oe3_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 6,
        din2_WIDTH => 24,
        dout_WIDTH => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_4732_p0,
        din1 => grp_fu_4732_p1,
        din2 => grp_fu_4701_p2,
        ce => grp_fu_4732_ce,
        dout => grp_fu_4732_p3);

    mul_mul_20s_8ns_28_4_1_U23 : component vid_oe3_v_tpg_0_0_mul_mul_20s_8ns_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 20,
        din1_WIDTH => 8,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tpgSinTableArray_q0,
        din1 => grp_fu_4741_p1,
        ce => grp_fu_4741_ce,
        dout => grp_fu_4741_p2);

    flow_control_loop_pipe_sequential_init_U : component vid_oe3_v_tpg_0_0_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready_pp0_iter20_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter12 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter13 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter14 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter15 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter16_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter16 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter17_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter17 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter18_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter18 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter19_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter19 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter20_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter20 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter21_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter21 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter19_phi_ln1099_reg_1534_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_const_boolean_1 = ap_condition_631)) then 
                    ap_phi_reg_pp0_iter19_phi_ln1099_reg_1534 <= grp_fu_1545_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter19_phi_ln1099_reg_1534 <= ap_phi_reg_pp0_iter18_phi_ln1099_reg_1534;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter19_phi_ln1120_reg_1523_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_const_boolean_1 = ap_condition_624)) then 
                    ap_phi_reg_pp0_iter19_phi_ln1120_reg_1523 <= grp_fu_1545_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter19_phi_ln1120_reg_1523 <= ap_phi_reg_pp0_iter18_phi_ln1120_reg_1523;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter19_phi_ln1141_reg_1512_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_const_boolean_1 = ap_condition_617)) then 
                    ap_phi_reg_pp0_iter19_phi_ln1141_reg_1512 <= grp_fu_1545_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter19_phi_ln1141_reg_1512 <= ap_phi_reg_pp0_iter18_phi_ln1141_reg_1512;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter19_phi_ln1162_reg_1501_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_const_boolean_1 = ap_condition_610)) then 
                    ap_phi_reg_pp0_iter19_phi_ln1162_reg_1501 <= grp_fu_1545_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter19_phi_ln1162_reg_1501 <= ap_phi_reg_pp0_iter18_phi_ln1162_reg_1501;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter19_phi_ln1183_reg_1490_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_const_boolean_1 = ap_condition_603)) then 
                    ap_phi_reg_pp0_iter19_phi_ln1183_reg_1490 <= grp_fu_1545_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter19_phi_ln1183_reg_1490 <= ap_phi_reg_pp0_iter18_phi_ln1183_reg_1490;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter19_phi_ln1459_reg_1479_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_const_boolean_1 = ap_condition_596)) then 
                    ap_phi_reg_pp0_iter19_phi_ln1459_reg_1479 <= grp_fu_1545_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter19_phi_ln1459_reg_1479 <= ap_phi_reg_pp0_iter18_phi_ln1459_reg_1479;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter19_phi_ln1474_reg_1468_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_const_boolean_1 = ap_condition_593)) then 
                    ap_phi_reg_pp0_iter19_phi_ln1474_reg_1468 <= grp_fu_1545_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter19_phi_ln1474_reg_1468 <= ap_phi_reg_pp0_iter18_phi_ln1474_reg_1468;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_hHatch_reg_1446_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((bckgndId_load = ap_const_lv8_C) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln520_fu_1635_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1027_fu_1641_p2 = ap_const_lv1_1)) or ((bckgndId_load = ap_const_lv8_C) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln520_fu_1635_p2 = ap_const_lv1_0) and (icmp_ln1428_fu_1737_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1027_fu_1641_p2 = ap_const_lv1_0)))) then 
                ap_phi_reg_pp0_iter1_hHatch_reg_1446 <= ap_const_lv1_1;
            elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter1_hHatch_reg_1446 <= ap_phi_reg_pp0_iter0_hHatch_reg_1446;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_phi_ln1099_reg_1534_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1899)) then
                if ((ap_const_boolean_1 = ap_condition_2136)) then 
                    ap_phi_reg_pp0_iter1_phi_ln1099_reg_1534 <= ap_const_lv2_1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_phi_ln1099_reg_1534 <= ap_phi_reg_pp0_iter0_phi_ln1099_reg_1534;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_phi_ln1120_reg_1523_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1899)) then
                if ((ap_const_boolean_1 = ap_condition_2111)) then 
                    ap_phi_reg_pp0_iter1_phi_ln1120_reg_1523 <= ap_const_lv2_1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_phi_ln1120_reg_1523 <= ap_phi_reg_pp0_iter0_phi_ln1120_reg_1523;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_phi_ln1141_reg_1512_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1899)) then
                if ((ap_const_boolean_1 = ap_condition_2086)) then 
                    ap_phi_reg_pp0_iter1_phi_ln1141_reg_1512 <= ap_const_lv2_1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_phi_ln1141_reg_1512 <= ap_phi_reg_pp0_iter0_phi_ln1141_reg_1512;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_phi_ln1162_reg_1501_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1899)) then
                if ((ap_const_boolean_1 = ap_condition_2061)) then 
                    ap_phi_reg_pp0_iter1_phi_ln1162_reg_1501 <= ap_const_lv2_1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_phi_ln1162_reg_1501 <= ap_phi_reg_pp0_iter0_phi_ln1162_reg_1501;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_phi_ln1183_reg_1490_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1899)) then
                if ((ap_const_boolean_1 = ap_condition_2036)) then 
                    ap_phi_reg_pp0_iter1_phi_ln1183_reg_1490 <= ap_const_lv2_1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_phi_ln1183_reg_1490 <= ap_phi_reg_pp0_iter0_phi_ln1183_reg_1490;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_hHatch_reg_1446_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((bckgndId_load_read_reg_4897 = ap_const_lv8_C) and (icmp_ln520_reg_4969 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln1019_1_fu_2074_p2 = ap_const_lv1_1) and (icmp_ln1027_8_fu_2068_p2 = ap_const_lv1_0) and (icmp_ln1428_reg_5006 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1027_reg_4973 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter2_hHatch_reg_1446 <= ap_const_lv1_1;
            elsif ((((bckgndId_load_read_reg_4897 = ap_const_lv8_C) and (icmp_ln520_reg_4969 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln1019_1_fu_2074_p2 = ap_const_lv1_0) and (icmp_ln1027_8_fu_2068_p2 = ap_const_lv1_0) and (icmp_ln1428_reg_5006 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1027_reg_4973 = ap_const_lv1_0)) or ((bckgndId_load_read_reg_4897 = ap_const_lv8_C) and (icmp_ln520_reg_4969 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln1027_8_fu_2068_p2 = ap_const_lv1_1) and (icmp_ln1428_reg_5006 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1027_reg_4973 = ap_const_lv1_0)))) then 
                ap_phi_reg_pp0_iter2_hHatch_reg_1446 <= ap_const_lv1_0;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter2_hHatch_reg_1446 <= ap_phi_reg_pp0_iter1_hHatch_reg_1446;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_phi_ln1459_reg_1479_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_const_boolean_1 = ap_condition_2010)) then 
                    ap_phi_reg_pp0_iter3_phi_ln1459_reg_1479 <= ap_const_lv2_1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter3_phi_ln1459_reg_1479 <= ap_phi_reg_pp0_iter2_phi_ln1459_reg_1479;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_phi_ln1474_reg_1468_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_const_boolean_1 = ap_condition_1986)) then 
                    ap_phi_reg_pp0_iter3_phi_ln1474_reg_1468 <= ap_const_lv2_1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter3_phi_ln1474_reg_1468 <= ap_phi_reg_pp0_iter2_phi_ln1474_reg_1468;
                end if;
            end if; 
        end if;
    end process;

    hdata_flag_1_fu_506_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    hdata_flag_1_fu_506 <= hdata_flag_0;
                elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_E))) then 
                    hdata_flag_1_fu_506 <= ap_const_lv1_1;
                end if;
            end if; 
        end if;
    end process;

    phi_mul_fu_494_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    phi_mul_fu_494 <= ap_const_lv16_0;
                elsif ((ap_enable_reg_pp0_iter6 = ap_const_logic_1)) then 
                    phi_mul_fu_494 <= add_ln528_fu_2335_p2;
                end if;
            end if; 
        end if;
    end process;

    rampVal_2_flag_1_fu_502_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    rampVal_2_flag_1_fu_502 <= rampVal_2_flag_0;
                elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_11))) then 
                    rampVal_2_flag_1_fu_502 <= ap_const_lv1_1;
                end if;
            end if; 
        end if;
    end process;

    rampVal_3_flag_1_fu_510_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    rampVal_3_flag_1_fu_510 <= rampVal_3_flag_0;
                elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_1))) then 
                    rampVal_3_flag_1_fu_510 <= ap_const_lv1_1;
                end if;
            end if; 
        end if;
    end process;

    vHatch_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (((icmp_ln1404_read_reg_4820 = ap_const_lv1_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_C) and (icmp_ln1027_reg_4973 = ap_const_lv1_1)) or ((icmp_ln1404_read_reg_4820 = ap_const_lv1_0) and (bckgndId_load_read_reg_4897 = ap_const_lv8_C) and (ap_const_lv1_1 = and_ln1404_reg_5002)))) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (((icmp_ln1404_read_reg_4820 = ap_const_lv1_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_C) and (ap_const_lv1_1 = and_ln1409_fu_2023_p2) and (icmp_ln1027_reg_4973 = ap_const_lv1_0)) or ((icmp_ln1404_read_reg_4820 = ap_const_lv1_0) and (bckgndId_load_read_reg_4897 = ap_const_lv8_C) and (ap_const_lv1_0 = and_ln1404_reg_5002) and (ap_const_lv1_1 = and_ln1409_fu_2023_p2)))))) then 
                vHatch <= ap_const_lv1_1;
            elsif (((icmp_ln1404_read_reg_4820 = ap_const_lv1_0) and (bckgndId_load_read_reg_4897 = ap_const_lv8_C) and (ap_const_lv1_0 = and_ln1409_fu_2023_p2) and (ap_const_lv1_0 = and_ln1404_reg_5002) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1027_reg_4973 = ap_const_lv1_1))) then 
                vHatch <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    xBar_V_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_const_boolean_1 = ap_condition_4510)) then 
                    xBar_V <= ap_const_lv11_0;
                elsif ((ap_const_boolean_1 = ap_condition_4505)) then 
                    xBar_V <= add_ln186_fu_2197_p2;
                elsif ((ap_const_boolean_1 = ap_condition_4501)) then 
                    xBar_V <= sub_ln186_fu_2203_p2;
                end if;
            end if; 
        end if;
    end process;

    xCount_V_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_const_boolean_1 = ap_condition_4524)) then 
                    xCount_V <= ap_const_lv10_0;
                elsif ((ap_const_boolean_1 = ap_condition_4519)) then 
                    xCount_V <= add_ln840_4_fu_2166_p2;
                elsif ((ap_const_boolean_1 = ap_condition_4515)) then 
                    xCount_V <= sub_ln841_fu_2155_p2;
                end if;
            end if; 
        end if;
    end process;

    xCount_V_1_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((bckgndId_load_read_reg_4897 = ap_const_lv8_13) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((ap_enable_reg_pp0_iter16 = ap_const_logic_1) and (icmp_ln1027_reg_4973_pp0_iter15_reg = ap_const_lv1_1))) then 
                    xCount_V_1 <= ap_const_lv10_0;
                elsif ((ap_const_boolean_1 = ap_condition_4528)) then 
                    xCount_V_1 <= zext_ln840_fu_2828_p1;
                elsif ((ap_const_boolean_1 = ap_condition_4430)) then 
                    xCount_V_1 <= add_ln841_fu_2784_p2;
                end if;
            end if; 
        end if;
    end process;

    xCount_V_2_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_const_boolean_1 = ap_condition_4555)) then 
                    xCount_V_2 <= ap_const_lv10_0_20;
                elsif ((ap_const_boolean_1 = ap_condition_4552)) then 
                    xCount_V_2 <= ap_const_lv10_0_19;
                elsif ((ap_const_boolean_1 = ap_condition_4546)) then 
                    xCount_V_2 <= add_ln840_7_fu_2098_p2;
                elsif ((ap_const_boolean_1 = ap_condition_4541)) then 
                    xCount_V_2 <= ap_const_lv10_0_18;
                elsif ((ap_const_boolean_1 = ap_condition_4535)) then 
                    xCount_V_2 <= sub_ln841_2_fu_2080_p2;
                end if;
            end if; 
        end if;
    end process;

    xCount_V_3_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_const_boolean_1 = ap_condition_4569)) then 
                    xCount_V_3 <= ap_const_lv10_0;
                elsif ((ap_const_boolean_1 = ap_condition_4564)) then 
                    xCount_V_3 <= add_ln840_5_fu_1987_p2;
                elsif ((ap_const_boolean_1 = ap_condition_4560)) then 
                    xCount_V_3 <= sub_ln841_1_fu_1976_p2;
                end if;
            end if; 
        end if;
    end process;

    x_fu_498_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln520_fu_1635_p2 = ap_const_lv1_0))) then 
                    x_fu_498 <= add_ln520_fu_1647_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    x_fu_498 <= ap_const_lv16_0;
                end if;
            end if; 
        end if;
    end process;

    yCount_V_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_const_boolean_1 = ap_condition_4584)) then 
                    yCount_V <= ap_const_lv10_0_17;
                elsif ((ap_const_boolean_1 = ap_condition_4580)) then 
                    yCount_V <= add_ln840_fu_2134_p2;
                elsif ((ap_const_boolean_1 = ap_condition_4576)) then 
                    yCount_V <= ap_const_lv10_0_16;
                end if;
            end if; 
        end if;
    end process;

    yCount_V_1_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_const_boolean_1 = ap_condition_4600)) then 
                    yCount_V_1 <= ap_const_lv6_0_24;
                elsif ((ap_const_boolean_1 = ap_condition_4595)) then 
                    yCount_V_1 <= add_ln840_2_fu_1919_p2;
                elsif ((ap_const_boolean_1 = ap_condition_4590)) then 
                    yCount_V_1 <= ap_const_lv6_0_23;
                end if;
            end if; 
        end if;
    end process;

    yCount_V_2_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (((icmp_ln1404_read_reg_4820 = ap_const_lv1_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_C) and (ap_const_lv1_1 = and_ln1409_fu_2023_p2) and (icmp_ln1027_reg_4973 = ap_const_lv1_0)) or ((icmp_ln1404_read_reg_4820 = ap_const_lv1_0) and (bckgndId_load_read_reg_4897 = ap_const_lv8_C) and (ap_const_lv1_0 = and_ln1404_reg_5002) and (ap_const_lv1_1 = and_ln1409_fu_2023_p2)))) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (((bckgndId_load = ap_const_lv8_C) and (icmp_ln1404_read_read_fu_562_p2 = ap_const_lv1_1) and (icmp_ln520_fu_1635_p2 = ap_const_lv1_0) and (icmp_ln1027_fu_1641_p2 = ap_const_lv1_1)) or ((bckgndId_load = ap_const_lv8_C) and (icmp_ln1404_read_read_fu_562_p2 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln1404_fu_1725_p2) and (icmp_ln520_fu_1635_p2 = ap_const_lv1_0)))))) then 
                yCount_V_2 <= ap_const_lv10_0;
            elsif (((icmp_ln1404_read_reg_4820 = ap_const_lv1_0) and (bckgndId_load_read_reg_4897 = ap_const_lv8_C) and (ap_const_lv1_0 = and_ln1409_fu_2023_p2) and (ap_const_lv1_0 = and_ln1404_reg_5002) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1027_reg_4973 = ap_const_lv1_1))) then 
                yCount_V_2 <= add_ln840_3_fu_2028_p2;
            end if; 
        end if;
    end process;

    yCount_V_3_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_const_boolean_1 = ap_condition_4613)) then 
                    yCount_V_3 <= ap_const_lv10_0_22;
                elsif ((ap_const_boolean_1 = ap_condition_4610)) then 
                    yCount_V_3 <= add_ln840_1_fu_1955_p2;
                elsif ((ap_const_boolean_1 = ap_condition_4606)) then 
                    yCount_V_3 <= ap_const_lv10_0_21;
                end if;
            end if; 
        end if;
    end process;

    zonePlateVDelta_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if ((ap_const_boolean_1 = ap_condition_4634)) then 
                    zonePlateVDelta <= Zplate_Ver_Control_Start;
                elsif ((ap_const_boolean_1 = ap_condition_4628)) then 
                    zonePlateVDelta <= add_ln1298_fu_2310_p2;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                Zplate_Hor_Control_Delta_read_reg_4845 <= Zplate_Hor_Control_Delta;
                Zplate_Hor_Control_Start_read_reg_4901 <= Zplate_Hor_Control_Start;
                Zplate_Ver_Control_Delta_read_reg_4840 <= Zplate_Ver_Control_Delta;
                add_ln1240_reg_4996_pp0_iter1_reg <= add_ln1240_reg_4996;
                and_ln1292_reg_5018_pp0_iter1_reg <= and_ln1292_reg_5018;
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                barWidthMinSamples_read_reg_4824 <= barWidthMinSamples;
                    barWidth_cast_cast_reg_4935(10 downto 0) <= barWidth_cast_cast_fu_1563_p1(10 downto 0);
                barWidth_read_reg_4856 <= barWidth;
                bckgndId_load_read_reg_4897 <= bckgndId_load;
                cmp126_i_read_reg_4786 <= cmp126_i;
                cmp141_i_read_reg_4868 <= cmp141_i;
                cmp2_i321_read_reg_4880 <= cmp2_i321;
                cmp35_i526_read_reg_4809 <= cmp35_i526;
                cmp59_i_read_reg_4790 <= cmp59_i;
                colorFormatLocal_read_reg_4876 <= colorFormatLocal;
                icmp_ln1027_reg_4973 <= icmp_ln1027_fu_1641_p2;
                icmp_ln1027_reg_4973_pp0_iter1_reg <= icmp_ln1027_reg_4973;
                icmp_ln1050_reg_5022_pp0_iter1_reg <= icmp_ln1050_reg_5022;
                icmp_ln1217_read_reg_4861 <= icmp_ln1217;
                icmp_ln1285_reg_5014_pp0_iter1_reg <= icmp_ln1285_reg_5014;
                icmp_ln1336_reg_5010_pp0_iter1_reg <= icmp_ln1336_reg_5010;
                icmp_ln1518_reg_4992_pp0_iter1_reg <= icmp_ln1518_reg_4992;
                icmp_ln1584_reg_4987_pp0_iter1_reg <= icmp_ln1584_reg_4987;
                icmp_ln1701_reg_4983_pp0_iter1_reg <= icmp_ln1701_reg_4983;
                icmp_ln520_reg_4969 <= icmp_ln520_fu_1635_p2;
                icmp_ln520_reg_4969_pp0_iter1_reg <= icmp_ln520_reg_4969;
                pix_val_V_5_read_reg_4927 <= pix_val_V_5;
                pix_val_V_read_reg_4919 <= pix_val_V;
                sub_i_i_i_read_reg_4833 <= sub_i_i_i;
                trunc_ln520_2_reg_4962 <= trunc_ln520_2_fu_1631_p1;
                trunc_ln520_2_reg_4962_pp0_iter1_reg <= trunc_ln520_2_reg_4962;
                trunc_ln520_reg_4950 <= trunc_ln520_fu_1623_p1;
                trunc_ln520_reg_4950_pp0_iter1_reg <= trunc_ln520_reg_4950;
                    zext_ln1032_cast_reg_4940(7 downto 0) <= zext_ln1032_cast_fu_1567_p1(7 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((bckgndId_load = ap_const_lv8_D) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln520_fu_1635_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                add_ln1240_reg_4996 <= add_ln1240_fu_1707_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                add_ln1240_reg_4996_pp0_iter2_reg <= add_ln1240_reg_4996_pp0_iter1_reg;
                add_ln1240_reg_4996_pp0_iter3_reg <= add_ln1240_reg_4996_pp0_iter2_reg;
                add_ln1240_reg_4996_pp0_iter4_reg <= add_ln1240_reg_4996_pp0_iter3_reg;
                add_ln1240_reg_4996_pp0_iter5_reg <= add_ln1240_reg_4996_pp0_iter4_reg;
                add_ln1240_reg_4996_pp0_iter6_reg <= add_ln1240_reg_4996_pp0_iter5_reg;
                add_ln1240_reg_4996_pp0_iter7_reg <= add_ln1240_reg_4996_pp0_iter6_reg;
                add_ln1240_reg_4996_pp0_iter8_reg <= add_ln1240_reg_4996_pp0_iter7_reg;
                add_ln1240_reg_4996_pp0_iter9_reg <= add_ln1240_reg_4996_pp0_iter8_reg;
                add_ln1244_reg_5038_pp0_iter10_reg <= add_ln1244_reg_5038_pp0_iter9_reg;
                add_ln1244_reg_5038_pp0_iter2_reg <= add_ln1244_reg_5038;
                add_ln1244_reg_5038_pp0_iter3_reg <= add_ln1244_reg_5038_pp0_iter2_reg;
                add_ln1244_reg_5038_pp0_iter4_reg <= add_ln1244_reg_5038_pp0_iter3_reg;
                add_ln1244_reg_5038_pp0_iter5_reg <= add_ln1244_reg_5038_pp0_iter4_reg;
                add_ln1244_reg_5038_pp0_iter6_reg <= add_ln1244_reg_5038_pp0_iter5_reg;
                add_ln1244_reg_5038_pp0_iter7_reg <= add_ln1244_reg_5038_pp0_iter6_reg;
                add_ln1244_reg_5038_pp0_iter8_reg <= add_ln1244_reg_5038_pp0_iter7_reg;
                add_ln1244_reg_5038_pp0_iter9_reg <= add_ln1244_reg_5038_pp0_iter8_reg;
                and_ln1292_reg_5018_pp0_iter2_reg <= and_ln1292_reg_5018_pp0_iter1_reg;
                and_ln1292_reg_5018_pp0_iter3_reg <= and_ln1292_reg_5018_pp0_iter2_reg;
                and_ln1292_reg_5018_pp0_iter4_reg <= and_ln1292_reg_5018_pp0_iter3_reg;
                and_ln1341_reg_5055_pp0_iter10_reg <= and_ln1341_reg_5055_pp0_iter9_reg;
                and_ln1341_reg_5055_pp0_iter11_reg <= and_ln1341_reg_5055_pp0_iter10_reg;
                and_ln1341_reg_5055_pp0_iter12_reg <= and_ln1341_reg_5055_pp0_iter11_reg;
                and_ln1341_reg_5055_pp0_iter13_reg <= and_ln1341_reg_5055_pp0_iter12_reg;
                and_ln1341_reg_5055_pp0_iter14_reg <= and_ln1341_reg_5055_pp0_iter13_reg;
                and_ln1341_reg_5055_pp0_iter15_reg <= and_ln1341_reg_5055_pp0_iter14_reg;
                and_ln1341_reg_5055_pp0_iter16_reg <= and_ln1341_reg_5055_pp0_iter15_reg;
                and_ln1341_reg_5055_pp0_iter2_reg <= and_ln1341_reg_5055;
                and_ln1341_reg_5055_pp0_iter3_reg <= and_ln1341_reg_5055_pp0_iter2_reg;
                and_ln1341_reg_5055_pp0_iter4_reg <= and_ln1341_reg_5055_pp0_iter3_reg;
                and_ln1341_reg_5055_pp0_iter5_reg <= and_ln1341_reg_5055_pp0_iter4_reg;
                and_ln1341_reg_5055_pp0_iter6_reg <= and_ln1341_reg_5055_pp0_iter5_reg;
                and_ln1341_reg_5055_pp0_iter7_reg <= and_ln1341_reg_5055_pp0_iter6_reg;
                and_ln1341_reg_5055_pp0_iter8_reg <= and_ln1341_reg_5055_pp0_iter7_reg;
                and_ln1341_reg_5055_pp0_iter9_reg <= and_ln1341_reg_5055_pp0_iter8_reg;
                and_ln1523_reg_5030_pp0_iter10_reg <= and_ln1523_reg_5030_pp0_iter9_reg;
                and_ln1523_reg_5030_pp0_iter11_reg <= and_ln1523_reg_5030_pp0_iter10_reg;
                and_ln1523_reg_5030_pp0_iter12_reg <= and_ln1523_reg_5030_pp0_iter11_reg;
                and_ln1523_reg_5030_pp0_iter13_reg <= and_ln1523_reg_5030_pp0_iter12_reg;
                and_ln1523_reg_5030_pp0_iter14_reg <= and_ln1523_reg_5030_pp0_iter13_reg;
                and_ln1523_reg_5030_pp0_iter15_reg <= and_ln1523_reg_5030_pp0_iter14_reg;
                and_ln1523_reg_5030_pp0_iter16_reg <= and_ln1523_reg_5030_pp0_iter15_reg;
                and_ln1523_reg_5030_pp0_iter2_reg <= and_ln1523_reg_5030;
                and_ln1523_reg_5030_pp0_iter3_reg <= and_ln1523_reg_5030_pp0_iter2_reg;
                and_ln1523_reg_5030_pp0_iter4_reg <= and_ln1523_reg_5030_pp0_iter3_reg;
                and_ln1523_reg_5030_pp0_iter5_reg <= and_ln1523_reg_5030_pp0_iter4_reg;
                and_ln1523_reg_5030_pp0_iter6_reg <= and_ln1523_reg_5030_pp0_iter5_reg;
                and_ln1523_reg_5030_pp0_iter7_reg <= and_ln1523_reg_5030_pp0_iter6_reg;
                and_ln1523_reg_5030_pp0_iter8_reg <= and_ln1523_reg_5030_pp0_iter7_reg;
                and_ln1523_reg_5030_pp0_iter9_reg <= and_ln1523_reg_5030_pp0_iter8_reg;
                and_ln1706_reg_5026_pp0_iter10_reg <= and_ln1706_reg_5026_pp0_iter9_reg;
                and_ln1706_reg_5026_pp0_iter11_reg <= and_ln1706_reg_5026_pp0_iter10_reg;
                and_ln1706_reg_5026_pp0_iter12_reg <= and_ln1706_reg_5026_pp0_iter11_reg;
                and_ln1706_reg_5026_pp0_iter13_reg <= and_ln1706_reg_5026_pp0_iter12_reg;
                and_ln1706_reg_5026_pp0_iter14_reg <= and_ln1706_reg_5026_pp0_iter13_reg;
                and_ln1706_reg_5026_pp0_iter15_reg <= and_ln1706_reg_5026_pp0_iter14_reg;
                and_ln1706_reg_5026_pp0_iter16_reg <= and_ln1706_reg_5026_pp0_iter15_reg;
                and_ln1706_reg_5026_pp0_iter2_reg <= and_ln1706_reg_5026;
                and_ln1706_reg_5026_pp0_iter3_reg <= and_ln1706_reg_5026_pp0_iter2_reg;
                and_ln1706_reg_5026_pp0_iter4_reg <= and_ln1706_reg_5026_pp0_iter3_reg;
                and_ln1706_reg_5026_pp0_iter5_reg <= and_ln1706_reg_5026_pp0_iter4_reg;
                and_ln1706_reg_5026_pp0_iter6_reg <= and_ln1706_reg_5026_pp0_iter5_reg;
                and_ln1706_reg_5026_pp0_iter7_reg <= and_ln1706_reg_5026_pp0_iter6_reg;
                and_ln1706_reg_5026_pp0_iter8_reg <= and_ln1706_reg_5026_pp0_iter7_reg;
                and_ln1706_reg_5026_pp0_iter9_reg <= and_ln1706_reg_5026_pp0_iter8_reg;
                ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
                ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
                ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
                ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
                ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
                ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
                ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
                ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
                ap_loop_exit_ready_pp0_iter18_reg <= ap_loop_exit_ready_pp0_iter17_reg;
                ap_loop_exit_ready_pp0_iter19_reg <= ap_loop_exit_ready_pp0_iter18_reg;
                ap_loop_exit_ready_pp0_iter20_reg <= ap_loop_exit_ready_pp0_iter19_reg;
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
                ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
                ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
                ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
                b_reg_5235_pp0_iter17_reg <= b_reg_5235;
                b_reg_5235_pp0_iter18_reg <= b_reg_5235_pp0_iter17_reg;
                b_reg_5235_pp0_iter19_reg <= b_reg_5235_pp0_iter18_reg;
                g_reg_5202_pp0_iter16_reg <= g_reg_5202;
                g_reg_5202_pp0_iter17_reg <= g_reg_5202_pp0_iter16_reg;
                g_reg_5202_pp0_iter18_reg <= g_reg_5202_pp0_iter17_reg;
                g_reg_5202_pp0_iter19_reg <= g_reg_5202_pp0_iter18_reg;
                icmp_ln1027_1_reg_5063_pp0_iter10_reg <= icmp_ln1027_1_reg_5063_pp0_iter9_reg;
                icmp_ln1027_1_reg_5063_pp0_iter11_reg <= icmp_ln1027_1_reg_5063_pp0_iter10_reg;
                icmp_ln1027_1_reg_5063_pp0_iter12_reg <= icmp_ln1027_1_reg_5063_pp0_iter11_reg;
                icmp_ln1027_1_reg_5063_pp0_iter13_reg <= icmp_ln1027_1_reg_5063_pp0_iter12_reg;
                icmp_ln1027_1_reg_5063_pp0_iter14_reg <= icmp_ln1027_1_reg_5063_pp0_iter13_reg;
                icmp_ln1027_1_reg_5063_pp0_iter15_reg <= icmp_ln1027_1_reg_5063_pp0_iter14_reg;
                icmp_ln1027_1_reg_5063_pp0_iter16_reg <= icmp_ln1027_1_reg_5063_pp0_iter15_reg;
                icmp_ln1027_1_reg_5063_pp0_iter17_reg <= icmp_ln1027_1_reg_5063_pp0_iter16_reg;
                icmp_ln1027_1_reg_5063_pp0_iter2_reg <= icmp_ln1027_1_reg_5063;
                icmp_ln1027_1_reg_5063_pp0_iter3_reg <= icmp_ln1027_1_reg_5063_pp0_iter2_reg;
                icmp_ln1027_1_reg_5063_pp0_iter4_reg <= icmp_ln1027_1_reg_5063_pp0_iter3_reg;
                icmp_ln1027_1_reg_5063_pp0_iter5_reg <= icmp_ln1027_1_reg_5063_pp0_iter4_reg;
                icmp_ln1027_1_reg_5063_pp0_iter6_reg <= icmp_ln1027_1_reg_5063_pp0_iter5_reg;
                icmp_ln1027_1_reg_5063_pp0_iter7_reg <= icmp_ln1027_1_reg_5063_pp0_iter6_reg;
                icmp_ln1027_1_reg_5063_pp0_iter8_reg <= icmp_ln1027_1_reg_5063_pp0_iter7_reg;
                icmp_ln1027_1_reg_5063_pp0_iter9_reg <= icmp_ln1027_1_reg_5063_pp0_iter8_reg;
                icmp_ln1027_5_reg_5059_pp0_iter10_reg <= icmp_ln1027_5_reg_5059_pp0_iter9_reg;
                icmp_ln1027_5_reg_5059_pp0_iter11_reg <= icmp_ln1027_5_reg_5059_pp0_iter10_reg;
                icmp_ln1027_5_reg_5059_pp0_iter12_reg <= icmp_ln1027_5_reg_5059_pp0_iter11_reg;
                icmp_ln1027_5_reg_5059_pp0_iter13_reg <= icmp_ln1027_5_reg_5059_pp0_iter12_reg;
                icmp_ln1027_5_reg_5059_pp0_iter14_reg <= icmp_ln1027_5_reg_5059_pp0_iter13_reg;
                icmp_ln1027_5_reg_5059_pp0_iter15_reg <= icmp_ln1027_5_reg_5059_pp0_iter14_reg;
                icmp_ln1027_5_reg_5059_pp0_iter16_reg <= icmp_ln1027_5_reg_5059_pp0_iter15_reg;
                icmp_ln1027_5_reg_5059_pp0_iter2_reg <= icmp_ln1027_5_reg_5059;
                icmp_ln1027_5_reg_5059_pp0_iter3_reg <= icmp_ln1027_5_reg_5059_pp0_iter2_reg;
                icmp_ln1027_5_reg_5059_pp0_iter4_reg <= icmp_ln1027_5_reg_5059_pp0_iter3_reg;
                icmp_ln1027_5_reg_5059_pp0_iter5_reg <= icmp_ln1027_5_reg_5059_pp0_iter4_reg;
                icmp_ln1027_5_reg_5059_pp0_iter6_reg <= icmp_ln1027_5_reg_5059_pp0_iter5_reg;
                icmp_ln1027_5_reg_5059_pp0_iter7_reg <= icmp_ln1027_5_reg_5059_pp0_iter6_reg;
                icmp_ln1027_5_reg_5059_pp0_iter8_reg <= icmp_ln1027_5_reg_5059_pp0_iter7_reg;
                icmp_ln1027_5_reg_5059_pp0_iter9_reg <= icmp_ln1027_5_reg_5059_pp0_iter8_reg;
                icmp_ln1027_6_reg_5034_pp0_iter10_reg <= icmp_ln1027_6_reg_5034_pp0_iter9_reg;
                icmp_ln1027_6_reg_5034_pp0_iter11_reg <= icmp_ln1027_6_reg_5034_pp0_iter10_reg;
                icmp_ln1027_6_reg_5034_pp0_iter12_reg <= icmp_ln1027_6_reg_5034_pp0_iter11_reg;
                icmp_ln1027_6_reg_5034_pp0_iter13_reg <= icmp_ln1027_6_reg_5034_pp0_iter12_reg;
                icmp_ln1027_6_reg_5034_pp0_iter14_reg <= icmp_ln1027_6_reg_5034_pp0_iter13_reg;
                icmp_ln1027_6_reg_5034_pp0_iter15_reg <= icmp_ln1027_6_reg_5034_pp0_iter14_reg;
                icmp_ln1027_6_reg_5034_pp0_iter16_reg <= icmp_ln1027_6_reg_5034_pp0_iter15_reg;
                icmp_ln1027_6_reg_5034_pp0_iter2_reg <= icmp_ln1027_6_reg_5034;
                icmp_ln1027_6_reg_5034_pp0_iter3_reg <= icmp_ln1027_6_reg_5034_pp0_iter2_reg;
                icmp_ln1027_6_reg_5034_pp0_iter4_reg <= icmp_ln1027_6_reg_5034_pp0_iter3_reg;
                icmp_ln1027_6_reg_5034_pp0_iter5_reg <= icmp_ln1027_6_reg_5034_pp0_iter4_reg;
                icmp_ln1027_6_reg_5034_pp0_iter6_reg <= icmp_ln1027_6_reg_5034_pp0_iter5_reg;
                icmp_ln1027_6_reg_5034_pp0_iter7_reg <= icmp_ln1027_6_reg_5034_pp0_iter6_reg;
                icmp_ln1027_6_reg_5034_pp0_iter8_reg <= icmp_ln1027_6_reg_5034_pp0_iter7_reg;
                icmp_ln1027_6_reg_5034_pp0_iter9_reg <= icmp_ln1027_6_reg_5034_pp0_iter8_reg;
                icmp_ln1027_reg_4973_pp0_iter10_reg <= icmp_ln1027_reg_4973_pp0_iter9_reg;
                icmp_ln1027_reg_4973_pp0_iter11_reg <= icmp_ln1027_reg_4973_pp0_iter10_reg;
                icmp_ln1027_reg_4973_pp0_iter12_reg <= icmp_ln1027_reg_4973_pp0_iter11_reg;
                icmp_ln1027_reg_4973_pp0_iter13_reg <= icmp_ln1027_reg_4973_pp0_iter12_reg;
                icmp_ln1027_reg_4973_pp0_iter14_reg <= icmp_ln1027_reg_4973_pp0_iter13_reg;
                icmp_ln1027_reg_4973_pp0_iter15_reg <= icmp_ln1027_reg_4973_pp0_iter14_reg;
                icmp_ln1027_reg_4973_pp0_iter16_reg <= icmp_ln1027_reg_4973_pp0_iter15_reg;
                icmp_ln1027_reg_4973_pp0_iter17_reg <= icmp_ln1027_reg_4973_pp0_iter16_reg;
                icmp_ln1027_reg_4973_pp0_iter18_reg <= icmp_ln1027_reg_4973_pp0_iter17_reg;
                icmp_ln1027_reg_4973_pp0_iter19_reg <= icmp_ln1027_reg_4973_pp0_iter18_reg;
                icmp_ln1027_reg_4973_pp0_iter2_reg <= icmp_ln1027_reg_4973_pp0_iter1_reg;
                icmp_ln1027_reg_4973_pp0_iter3_reg <= icmp_ln1027_reg_4973_pp0_iter2_reg;
                icmp_ln1027_reg_4973_pp0_iter4_reg <= icmp_ln1027_reg_4973_pp0_iter3_reg;
                icmp_ln1027_reg_4973_pp0_iter5_reg <= icmp_ln1027_reg_4973_pp0_iter4_reg;
                icmp_ln1027_reg_4973_pp0_iter6_reg <= icmp_ln1027_reg_4973_pp0_iter5_reg;
                icmp_ln1027_reg_4973_pp0_iter7_reg <= icmp_ln1027_reg_4973_pp0_iter6_reg;
                icmp_ln1027_reg_4973_pp0_iter8_reg <= icmp_ln1027_reg_4973_pp0_iter7_reg;
                icmp_ln1027_reg_4973_pp0_iter9_reg <= icmp_ln1027_reg_4973_pp0_iter8_reg;
                icmp_ln1050_reg_5022_pp0_iter10_reg <= icmp_ln1050_reg_5022_pp0_iter9_reg;
                icmp_ln1050_reg_5022_pp0_iter11_reg <= icmp_ln1050_reg_5022_pp0_iter10_reg;
                icmp_ln1050_reg_5022_pp0_iter12_reg <= icmp_ln1050_reg_5022_pp0_iter11_reg;
                icmp_ln1050_reg_5022_pp0_iter13_reg <= icmp_ln1050_reg_5022_pp0_iter12_reg;
                icmp_ln1050_reg_5022_pp0_iter14_reg <= icmp_ln1050_reg_5022_pp0_iter13_reg;
                icmp_ln1050_reg_5022_pp0_iter15_reg <= icmp_ln1050_reg_5022_pp0_iter14_reg;
                icmp_ln1050_reg_5022_pp0_iter16_reg <= icmp_ln1050_reg_5022_pp0_iter15_reg;
                icmp_ln1050_reg_5022_pp0_iter17_reg <= icmp_ln1050_reg_5022_pp0_iter16_reg;
                icmp_ln1050_reg_5022_pp0_iter18_reg <= icmp_ln1050_reg_5022_pp0_iter17_reg;
                icmp_ln1050_reg_5022_pp0_iter2_reg <= icmp_ln1050_reg_5022_pp0_iter1_reg;
                icmp_ln1050_reg_5022_pp0_iter3_reg <= icmp_ln1050_reg_5022_pp0_iter2_reg;
                icmp_ln1050_reg_5022_pp0_iter4_reg <= icmp_ln1050_reg_5022_pp0_iter3_reg;
                icmp_ln1050_reg_5022_pp0_iter5_reg <= icmp_ln1050_reg_5022_pp0_iter4_reg;
                icmp_ln1050_reg_5022_pp0_iter6_reg <= icmp_ln1050_reg_5022_pp0_iter5_reg;
                icmp_ln1050_reg_5022_pp0_iter7_reg <= icmp_ln1050_reg_5022_pp0_iter6_reg;
                icmp_ln1050_reg_5022_pp0_iter8_reg <= icmp_ln1050_reg_5022_pp0_iter7_reg;
                icmp_ln1050_reg_5022_pp0_iter9_reg <= icmp_ln1050_reg_5022_pp0_iter8_reg;
                icmp_ln1285_reg_5014_pp0_iter2_reg <= icmp_ln1285_reg_5014_pp0_iter1_reg;
                icmp_ln1285_reg_5014_pp0_iter3_reg <= icmp_ln1285_reg_5014_pp0_iter2_reg;
                icmp_ln1285_reg_5014_pp0_iter4_reg <= icmp_ln1285_reg_5014_pp0_iter3_reg;
                icmp_ln1336_reg_5010_pp0_iter10_reg <= icmp_ln1336_reg_5010_pp0_iter9_reg;
                icmp_ln1336_reg_5010_pp0_iter11_reg <= icmp_ln1336_reg_5010_pp0_iter10_reg;
                icmp_ln1336_reg_5010_pp0_iter12_reg <= icmp_ln1336_reg_5010_pp0_iter11_reg;
                icmp_ln1336_reg_5010_pp0_iter13_reg <= icmp_ln1336_reg_5010_pp0_iter12_reg;
                icmp_ln1336_reg_5010_pp0_iter14_reg <= icmp_ln1336_reg_5010_pp0_iter13_reg;
                icmp_ln1336_reg_5010_pp0_iter15_reg <= icmp_ln1336_reg_5010_pp0_iter14_reg;
                icmp_ln1336_reg_5010_pp0_iter16_reg <= icmp_ln1336_reg_5010_pp0_iter15_reg;
                icmp_ln1336_reg_5010_pp0_iter2_reg <= icmp_ln1336_reg_5010_pp0_iter1_reg;
                icmp_ln1336_reg_5010_pp0_iter3_reg <= icmp_ln1336_reg_5010_pp0_iter2_reg;
                icmp_ln1336_reg_5010_pp0_iter4_reg <= icmp_ln1336_reg_5010_pp0_iter3_reg;
                icmp_ln1336_reg_5010_pp0_iter5_reg <= icmp_ln1336_reg_5010_pp0_iter4_reg;
                icmp_ln1336_reg_5010_pp0_iter6_reg <= icmp_ln1336_reg_5010_pp0_iter5_reg;
                icmp_ln1336_reg_5010_pp0_iter7_reg <= icmp_ln1336_reg_5010_pp0_iter6_reg;
                icmp_ln1336_reg_5010_pp0_iter8_reg <= icmp_ln1336_reg_5010_pp0_iter7_reg;
                icmp_ln1336_reg_5010_pp0_iter9_reg <= icmp_ln1336_reg_5010_pp0_iter8_reg;
                icmp_ln1518_reg_4992_pp0_iter10_reg <= icmp_ln1518_reg_4992_pp0_iter9_reg;
                icmp_ln1518_reg_4992_pp0_iter11_reg <= icmp_ln1518_reg_4992_pp0_iter10_reg;
                icmp_ln1518_reg_4992_pp0_iter12_reg <= icmp_ln1518_reg_4992_pp0_iter11_reg;
                icmp_ln1518_reg_4992_pp0_iter13_reg <= icmp_ln1518_reg_4992_pp0_iter12_reg;
                icmp_ln1518_reg_4992_pp0_iter14_reg <= icmp_ln1518_reg_4992_pp0_iter13_reg;
                icmp_ln1518_reg_4992_pp0_iter15_reg <= icmp_ln1518_reg_4992_pp0_iter14_reg;
                icmp_ln1518_reg_4992_pp0_iter16_reg <= icmp_ln1518_reg_4992_pp0_iter15_reg;
                icmp_ln1518_reg_4992_pp0_iter2_reg <= icmp_ln1518_reg_4992_pp0_iter1_reg;
                icmp_ln1518_reg_4992_pp0_iter3_reg <= icmp_ln1518_reg_4992_pp0_iter2_reg;
                icmp_ln1518_reg_4992_pp0_iter4_reg <= icmp_ln1518_reg_4992_pp0_iter3_reg;
                icmp_ln1518_reg_4992_pp0_iter5_reg <= icmp_ln1518_reg_4992_pp0_iter4_reg;
                icmp_ln1518_reg_4992_pp0_iter6_reg <= icmp_ln1518_reg_4992_pp0_iter5_reg;
                icmp_ln1518_reg_4992_pp0_iter7_reg <= icmp_ln1518_reg_4992_pp0_iter6_reg;
                icmp_ln1518_reg_4992_pp0_iter8_reg <= icmp_ln1518_reg_4992_pp0_iter7_reg;
                icmp_ln1518_reg_4992_pp0_iter9_reg <= icmp_ln1518_reg_4992_pp0_iter8_reg;
                icmp_ln1584_reg_4987_pp0_iter10_reg <= icmp_ln1584_reg_4987_pp0_iter9_reg;
                icmp_ln1584_reg_4987_pp0_iter11_reg <= icmp_ln1584_reg_4987_pp0_iter10_reg;
                icmp_ln1584_reg_4987_pp0_iter12_reg <= icmp_ln1584_reg_4987_pp0_iter11_reg;
                icmp_ln1584_reg_4987_pp0_iter13_reg <= icmp_ln1584_reg_4987_pp0_iter12_reg;
                icmp_ln1584_reg_4987_pp0_iter14_reg <= icmp_ln1584_reg_4987_pp0_iter13_reg;
                icmp_ln1584_reg_4987_pp0_iter15_reg <= icmp_ln1584_reg_4987_pp0_iter14_reg;
                icmp_ln1584_reg_4987_pp0_iter16_reg <= icmp_ln1584_reg_4987_pp0_iter15_reg;
                icmp_ln1584_reg_4987_pp0_iter17_reg <= icmp_ln1584_reg_4987_pp0_iter16_reg;
                icmp_ln1584_reg_4987_pp0_iter18_reg <= icmp_ln1584_reg_4987_pp0_iter17_reg;
                icmp_ln1584_reg_4987_pp0_iter19_reg <= icmp_ln1584_reg_4987_pp0_iter18_reg;
                icmp_ln1584_reg_4987_pp0_iter2_reg <= icmp_ln1584_reg_4987_pp0_iter1_reg;
                icmp_ln1584_reg_4987_pp0_iter3_reg <= icmp_ln1584_reg_4987_pp0_iter2_reg;
                icmp_ln1584_reg_4987_pp0_iter4_reg <= icmp_ln1584_reg_4987_pp0_iter3_reg;
                icmp_ln1584_reg_4987_pp0_iter5_reg <= icmp_ln1584_reg_4987_pp0_iter4_reg;
                icmp_ln1584_reg_4987_pp0_iter6_reg <= icmp_ln1584_reg_4987_pp0_iter5_reg;
                icmp_ln1584_reg_4987_pp0_iter7_reg <= icmp_ln1584_reg_4987_pp0_iter6_reg;
                icmp_ln1584_reg_4987_pp0_iter8_reg <= icmp_ln1584_reg_4987_pp0_iter7_reg;
                icmp_ln1584_reg_4987_pp0_iter9_reg <= icmp_ln1584_reg_4987_pp0_iter8_reg;
                icmp_ln1701_reg_4983_pp0_iter10_reg <= icmp_ln1701_reg_4983_pp0_iter9_reg;
                icmp_ln1701_reg_4983_pp0_iter11_reg <= icmp_ln1701_reg_4983_pp0_iter10_reg;
                icmp_ln1701_reg_4983_pp0_iter12_reg <= icmp_ln1701_reg_4983_pp0_iter11_reg;
                icmp_ln1701_reg_4983_pp0_iter13_reg <= icmp_ln1701_reg_4983_pp0_iter12_reg;
                icmp_ln1701_reg_4983_pp0_iter14_reg <= icmp_ln1701_reg_4983_pp0_iter13_reg;
                icmp_ln1701_reg_4983_pp0_iter15_reg <= icmp_ln1701_reg_4983_pp0_iter14_reg;
                icmp_ln1701_reg_4983_pp0_iter16_reg <= icmp_ln1701_reg_4983_pp0_iter15_reg;
                icmp_ln1701_reg_4983_pp0_iter2_reg <= icmp_ln1701_reg_4983_pp0_iter1_reg;
                icmp_ln1701_reg_4983_pp0_iter3_reg <= icmp_ln1701_reg_4983_pp0_iter2_reg;
                icmp_ln1701_reg_4983_pp0_iter4_reg <= icmp_ln1701_reg_4983_pp0_iter3_reg;
                icmp_ln1701_reg_4983_pp0_iter5_reg <= icmp_ln1701_reg_4983_pp0_iter4_reg;
                icmp_ln1701_reg_4983_pp0_iter6_reg <= icmp_ln1701_reg_4983_pp0_iter5_reg;
                icmp_ln1701_reg_4983_pp0_iter7_reg <= icmp_ln1701_reg_4983_pp0_iter6_reg;
                icmp_ln1701_reg_4983_pp0_iter8_reg <= icmp_ln1701_reg_4983_pp0_iter7_reg;
                icmp_ln1701_reg_4983_pp0_iter9_reg <= icmp_ln1701_reg_4983_pp0_iter8_reg;
                icmp_ln520_reg_4969_pp0_iter10_reg <= icmp_ln520_reg_4969_pp0_iter9_reg;
                icmp_ln520_reg_4969_pp0_iter11_reg <= icmp_ln520_reg_4969_pp0_iter10_reg;
                icmp_ln520_reg_4969_pp0_iter12_reg <= icmp_ln520_reg_4969_pp0_iter11_reg;
                icmp_ln520_reg_4969_pp0_iter13_reg <= icmp_ln520_reg_4969_pp0_iter12_reg;
                icmp_ln520_reg_4969_pp0_iter14_reg <= icmp_ln520_reg_4969_pp0_iter13_reg;
                icmp_ln520_reg_4969_pp0_iter15_reg <= icmp_ln520_reg_4969_pp0_iter14_reg;
                icmp_ln520_reg_4969_pp0_iter16_reg <= icmp_ln520_reg_4969_pp0_iter15_reg;
                icmp_ln520_reg_4969_pp0_iter17_reg <= icmp_ln520_reg_4969_pp0_iter16_reg;
                icmp_ln520_reg_4969_pp0_iter18_reg <= icmp_ln520_reg_4969_pp0_iter17_reg;
                icmp_ln520_reg_4969_pp0_iter19_reg <= icmp_ln520_reg_4969_pp0_iter18_reg;
                icmp_ln520_reg_4969_pp0_iter2_reg <= icmp_ln520_reg_4969_pp0_iter1_reg;
                icmp_ln520_reg_4969_pp0_iter3_reg <= icmp_ln520_reg_4969_pp0_iter2_reg;
                icmp_ln520_reg_4969_pp0_iter4_reg <= icmp_ln520_reg_4969_pp0_iter3_reg;
                icmp_ln520_reg_4969_pp0_iter5_reg <= icmp_ln520_reg_4969_pp0_iter4_reg;
                icmp_ln520_reg_4969_pp0_iter6_reg <= icmp_ln520_reg_4969_pp0_iter5_reg;
                icmp_ln520_reg_4969_pp0_iter7_reg <= icmp_ln520_reg_4969_pp0_iter6_reg;
                icmp_ln520_reg_4969_pp0_iter8_reg <= icmp_ln520_reg_4969_pp0_iter7_reg;
                icmp_ln520_reg_4969_pp0_iter9_reg <= icmp_ln520_reg_4969_pp0_iter8_reg;
                lshr_ln1_reg_5081_pp0_iter10_reg <= lshr_ln1_reg_5081_pp0_iter9_reg;
                lshr_ln1_reg_5081_pp0_iter11_reg <= lshr_ln1_reg_5081_pp0_iter10_reg;
                lshr_ln1_reg_5081_pp0_iter12_reg <= lshr_ln1_reg_5081_pp0_iter11_reg;
                lshr_ln1_reg_5081_pp0_iter13_reg <= lshr_ln1_reg_5081_pp0_iter12_reg;
                lshr_ln1_reg_5081_pp0_iter14_reg <= lshr_ln1_reg_5081_pp0_iter13_reg;
                lshr_ln1_reg_5081_pp0_iter8_reg <= lshr_ln1_reg_5081;
                lshr_ln1_reg_5081_pp0_iter9_reg <= lshr_ln1_reg_5081_pp0_iter8_reg;
                or_ln1449_reg_5067_pp0_iter10_reg <= or_ln1449_reg_5067_pp0_iter9_reg;
                or_ln1449_reg_5067_pp0_iter11_reg <= or_ln1449_reg_5067_pp0_iter10_reg;
                or_ln1449_reg_5067_pp0_iter12_reg <= or_ln1449_reg_5067_pp0_iter11_reg;
                or_ln1449_reg_5067_pp0_iter13_reg <= or_ln1449_reg_5067_pp0_iter12_reg;
                or_ln1449_reg_5067_pp0_iter14_reg <= or_ln1449_reg_5067_pp0_iter13_reg;
                or_ln1449_reg_5067_pp0_iter15_reg <= or_ln1449_reg_5067_pp0_iter14_reg;
                or_ln1449_reg_5067_pp0_iter16_reg <= or_ln1449_reg_5067_pp0_iter15_reg;
                or_ln1449_reg_5067_pp0_iter17_reg <= or_ln1449_reg_5067_pp0_iter16_reg;
                or_ln1449_reg_5067_pp0_iter18_reg <= or_ln1449_reg_5067_pp0_iter17_reg;
                or_ln1449_reg_5067_pp0_iter19_reg <= or_ln1449_reg_5067_pp0_iter18_reg;
                or_ln1449_reg_5067_pp0_iter3_reg <= or_ln1449_reg_5067;
                or_ln1449_reg_5067_pp0_iter4_reg <= or_ln1449_reg_5067_pp0_iter3_reg;
                or_ln1449_reg_5067_pp0_iter5_reg <= or_ln1449_reg_5067_pp0_iter4_reg;
                or_ln1449_reg_5067_pp0_iter6_reg <= or_ln1449_reg_5067_pp0_iter5_reg;
                or_ln1449_reg_5067_pp0_iter7_reg <= or_ln1449_reg_5067_pp0_iter6_reg;
                or_ln1449_reg_5067_pp0_iter8_reg <= or_ln1449_reg_5067_pp0_iter7_reg;
                or_ln1449_reg_5067_pp0_iter9_reg <= or_ln1449_reg_5067_pp0_iter8_reg;
                r_reg_5196_pp0_iter16_reg <= r_reg_5196;
                r_reg_5196_pp0_iter17_reg <= r_reg_5196_pp0_iter16_reg;
                r_reg_5196_pp0_iter18_reg <= r_reg_5196_pp0_iter17_reg;
                trunc_ln520_2_reg_4962_pp0_iter2_reg <= trunc_ln520_2_reg_4962_pp0_iter1_reg;
                trunc_ln520_2_reg_4962_pp0_iter3_reg <= trunc_ln520_2_reg_4962_pp0_iter2_reg;
                trunc_ln520_2_reg_4962_pp0_iter4_reg <= trunc_ln520_2_reg_4962_pp0_iter3_reg;
                trunc_ln520_2_reg_4962_pp0_iter5_reg <= trunc_ln520_2_reg_4962_pp0_iter4_reg;
                trunc_ln520_2_reg_4962_pp0_iter6_reg <= trunc_ln520_2_reg_4962_pp0_iter5_reg;
                trunc_ln520_2_reg_4962_pp0_iter7_reg <= trunc_ln520_2_reg_4962_pp0_iter6_reg;
                trunc_ln520_2_reg_4962_pp0_iter8_reg <= trunc_ln520_2_reg_4962_pp0_iter7_reg;
                trunc_ln520_2_reg_4962_pp0_iter9_reg <= trunc_ln520_2_reg_4962_pp0_iter8_reg;
                trunc_ln520_reg_4950_pp0_iter10_reg <= trunc_ln520_reg_4950_pp0_iter9_reg;
                trunc_ln520_reg_4950_pp0_iter11_reg <= trunc_ln520_reg_4950_pp0_iter10_reg;
                trunc_ln520_reg_4950_pp0_iter12_reg <= trunc_ln520_reg_4950_pp0_iter11_reg;
                trunc_ln520_reg_4950_pp0_iter13_reg <= trunc_ln520_reg_4950_pp0_iter12_reg;
                trunc_ln520_reg_4950_pp0_iter14_reg <= trunc_ln520_reg_4950_pp0_iter13_reg;
                trunc_ln520_reg_4950_pp0_iter15_reg <= trunc_ln520_reg_4950_pp0_iter14_reg;
                trunc_ln520_reg_4950_pp0_iter16_reg <= trunc_ln520_reg_4950_pp0_iter15_reg;
                trunc_ln520_reg_4950_pp0_iter17_reg <= trunc_ln520_reg_4950_pp0_iter16_reg;
                trunc_ln520_reg_4950_pp0_iter18_reg <= trunc_ln520_reg_4950_pp0_iter17_reg;
                trunc_ln520_reg_4950_pp0_iter19_reg <= trunc_ln520_reg_4950_pp0_iter18_reg;
                trunc_ln520_reg_4950_pp0_iter2_reg <= trunc_ln520_reg_4950_pp0_iter1_reg;
                trunc_ln520_reg_4950_pp0_iter3_reg <= trunc_ln520_reg_4950_pp0_iter2_reg;
                trunc_ln520_reg_4950_pp0_iter4_reg <= trunc_ln520_reg_4950_pp0_iter3_reg;
                trunc_ln520_reg_4950_pp0_iter5_reg <= trunc_ln520_reg_4950_pp0_iter4_reg;
                trunc_ln520_reg_4950_pp0_iter6_reg <= trunc_ln520_reg_4950_pp0_iter5_reg;
                trunc_ln520_reg_4950_pp0_iter7_reg <= trunc_ln520_reg_4950_pp0_iter6_reg;
                trunc_ln520_reg_4950_pp0_iter8_reg <= trunc_ln520_reg_4950_pp0_iter7_reg;
                trunc_ln520_reg_4950_pp0_iter9_reg <= trunc_ln520_reg_4950_pp0_iter8_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((bckgndId_load_read_reg_4897 = ap_const_lv8_D) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                add_ln1244_reg_5038 <= add_ln1244_fu_1999_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((bckgndId_load_read_reg_4897 = ap_const_lv8_A) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                add_ln1314_reg_5450 <= add_ln1314_fu_3414_p2;
                lshr_ln1_reg_5081 <= lshr_ln1_fu_2358_p1(15 downto 5);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((bckgndId_load = ap_const_lv8_A) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln1285_fu_1785_p2 = ap_const_lv1_0) and (icmp_ln520_fu_1635_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                and_ln1292_reg_5018 <= and_ln1292_fu_1791_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((bckgndId_load_read_reg_4897 = ap_const_lv8_B) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln1336_reg_5010 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                and_ln1341_reg_5055 <= and_ln1341_fu_2123_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((bckgndId_load = ap_const_lv8_C) and (icmp_ln1404_read_read_fu_562_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln520_fu_1635_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                and_ln1404_reg_5002 <= and_ln1404_fu_1725_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((bckgndId_load_read_reg_4897 = ap_const_lv8_F) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1518_reg_4992 = ap_const_lv1_0))) then
                and_ln1523_reg_5030 <= and_ln1523_fu_1944_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((bckgndId_load_read_reg_4897 = ap_const_lv8_13) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1701_reg_4983 = ap_const_lv1_0))) then
                and_ln1706_reg_5026 <= and_ln1706_fu_1908_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((cmp2_i321_read_reg_4880 = ap_const_lv1_0) and (bckgndId_load_read_reg_4897 = ap_const_lv8_13) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                and_ln1756_reg_5289 <= and_ln1756_fu_3157_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter10_phi_ln1099_reg_1534 <= ap_phi_reg_pp0_iter9_phi_ln1099_reg_1534;
                ap_phi_reg_pp0_iter10_phi_ln1120_reg_1523 <= ap_phi_reg_pp0_iter9_phi_ln1120_reg_1523;
                ap_phi_reg_pp0_iter10_phi_ln1141_reg_1512 <= ap_phi_reg_pp0_iter9_phi_ln1141_reg_1512;
                ap_phi_reg_pp0_iter10_phi_ln1162_reg_1501 <= ap_phi_reg_pp0_iter9_phi_ln1162_reg_1501;
                ap_phi_reg_pp0_iter10_phi_ln1183_reg_1490 <= ap_phi_reg_pp0_iter9_phi_ln1183_reg_1490;
                ap_phi_reg_pp0_iter10_phi_ln1459_reg_1479 <= ap_phi_reg_pp0_iter9_phi_ln1459_reg_1479;
                ap_phi_reg_pp0_iter10_phi_ln1474_reg_1468 <= ap_phi_reg_pp0_iter9_phi_ln1474_reg_1468;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter11_phi_ln1099_reg_1534 <= ap_phi_reg_pp0_iter10_phi_ln1099_reg_1534;
                ap_phi_reg_pp0_iter11_phi_ln1120_reg_1523 <= ap_phi_reg_pp0_iter10_phi_ln1120_reg_1523;
                ap_phi_reg_pp0_iter11_phi_ln1141_reg_1512 <= ap_phi_reg_pp0_iter10_phi_ln1141_reg_1512;
                ap_phi_reg_pp0_iter11_phi_ln1162_reg_1501 <= ap_phi_reg_pp0_iter10_phi_ln1162_reg_1501;
                ap_phi_reg_pp0_iter11_phi_ln1183_reg_1490 <= ap_phi_reg_pp0_iter10_phi_ln1183_reg_1490;
                ap_phi_reg_pp0_iter11_phi_ln1459_reg_1479 <= ap_phi_reg_pp0_iter10_phi_ln1459_reg_1479;
                ap_phi_reg_pp0_iter11_phi_ln1474_reg_1468 <= ap_phi_reg_pp0_iter10_phi_ln1474_reg_1468;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter12_phi_ln1099_reg_1534 <= ap_phi_reg_pp0_iter11_phi_ln1099_reg_1534;
                ap_phi_reg_pp0_iter12_phi_ln1120_reg_1523 <= ap_phi_reg_pp0_iter11_phi_ln1120_reg_1523;
                ap_phi_reg_pp0_iter12_phi_ln1141_reg_1512 <= ap_phi_reg_pp0_iter11_phi_ln1141_reg_1512;
                ap_phi_reg_pp0_iter12_phi_ln1162_reg_1501 <= ap_phi_reg_pp0_iter11_phi_ln1162_reg_1501;
                ap_phi_reg_pp0_iter12_phi_ln1183_reg_1490 <= ap_phi_reg_pp0_iter11_phi_ln1183_reg_1490;
                ap_phi_reg_pp0_iter12_phi_ln1459_reg_1479 <= ap_phi_reg_pp0_iter11_phi_ln1459_reg_1479;
                ap_phi_reg_pp0_iter12_phi_ln1474_reg_1468 <= ap_phi_reg_pp0_iter11_phi_ln1474_reg_1468;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter13_phi_ln1099_reg_1534 <= ap_phi_reg_pp0_iter12_phi_ln1099_reg_1534;
                ap_phi_reg_pp0_iter13_phi_ln1120_reg_1523 <= ap_phi_reg_pp0_iter12_phi_ln1120_reg_1523;
                ap_phi_reg_pp0_iter13_phi_ln1141_reg_1512 <= ap_phi_reg_pp0_iter12_phi_ln1141_reg_1512;
                ap_phi_reg_pp0_iter13_phi_ln1162_reg_1501 <= ap_phi_reg_pp0_iter12_phi_ln1162_reg_1501;
                ap_phi_reg_pp0_iter13_phi_ln1183_reg_1490 <= ap_phi_reg_pp0_iter12_phi_ln1183_reg_1490;
                ap_phi_reg_pp0_iter13_phi_ln1459_reg_1479 <= ap_phi_reg_pp0_iter12_phi_ln1459_reg_1479;
                ap_phi_reg_pp0_iter13_phi_ln1474_reg_1468 <= ap_phi_reg_pp0_iter12_phi_ln1474_reg_1468;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter14_phi_ln1099_reg_1534 <= ap_phi_reg_pp0_iter13_phi_ln1099_reg_1534;
                ap_phi_reg_pp0_iter14_phi_ln1120_reg_1523 <= ap_phi_reg_pp0_iter13_phi_ln1120_reg_1523;
                ap_phi_reg_pp0_iter14_phi_ln1141_reg_1512 <= ap_phi_reg_pp0_iter13_phi_ln1141_reg_1512;
                ap_phi_reg_pp0_iter14_phi_ln1162_reg_1501 <= ap_phi_reg_pp0_iter13_phi_ln1162_reg_1501;
                ap_phi_reg_pp0_iter14_phi_ln1183_reg_1490 <= ap_phi_reg_pp0_iter13_phi_ln1183_reg_1490;
                ap_phi_reg_pp0_iter14_phi_ln1459_reg_1479 <= ap_phi_reg_pp0_iter13_phi_ln1459_reg_1479;
                ap_phi_reg_pp0_iter14_phi_ln1474_reg_1468 <= ap_phi_reg_pp0_iter13_phi_ln1474_reg_1468;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter14 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter15_phi_ln1099_reg_1534 <= ap_phi_reg_pp0_iter14_phi_ln1099_reg_1534;
                ap_phi_reg_pp0_iter15_phi_ln1120_reg_1523 <= ap_phi_reg_pp0_iter14_phi_ln1120_reg_1523;
                ap_phi_reg_pp0_iter15_phi_ln1141_reg_1512 <= ap_phi_reg_pp0_iter14_phi_ln1141_reg_1512;
                ap_phi_reg_pp0_iter15_phi_ln1162_reg_1501 <= ap_phi_reg_pp0_iter14_phi_ln1162_reg_1501;
                ap_phi_reg_pp0_iter15_phi_ln1183_reg_1490 <= ap_phi_reg_pp0_iter14_phi_ln1183_reg_1490;
                ap_phi_reg_pp0_iter15_phi_ln1459_reg_1479 <= ap_phi_reg_pp0_iter14_phi_ln1459_reg_1479;
                ap_phi_reg_pp0_iter15_phi_ln1474_reg_1468 <= ap_phi_reg_pp0_iter14_phi_ln1474_reg_1468;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter15 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter16_phi_ln1099_reg_1534 <= ap_phi_reg_pp0_iter15_phi_ln1099_reg_1534;
                ap_phi_reg_pp0_iter16_phi_ln1120_reg_1523 <= ap_phi_reg_pp0_iter15_phi_ln1120_reg_1523;
                ap_phi_reg_pp0_iter16_phi_ln1141_reg_1512 <= ap_phi_reg_pp0_iter15_phi_ln1141_reg_1512;
                ap_phi_reg_pp0_iter16_phi_ln1162_reg_1501 <= ap_phi_reg_pp0_iter15_phi_ln1162_reg_1501;
                ap_phi_reg_pp0_iter16_phi_ln1183_reg_1490 <= ap_phi_reg_pp0_iter15_phi_ln1183_reg_1490;
                ap_phi_reg_pp0_iter16_phi_ln1459_reg_1479 <= ap_phi_reg_pp0_iter15_phi_ln1459_reg_1479;
                ap_phi_reg_pp0_iter16_phi_ln1474_reg_1468 <= ap_phi_reg_pp0_iter15_phi_ln1474_reg_1468;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter16 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter17_phi_ln1099_reg_1534 <= ap_phi_reg_pp0_iter16_phi_ln1099_reg_1534;
                ap_phi_reg_pp0_iter17_phi_ln1120_reg_1523 <= ap_phi_reg_pp0_iter16_phi_ln1120_reg_1523;
                ap_phi_reg_pp0_iter17_phi_ln1141_reg_1512 <= ap_phi_reg_pp0_iter16_phi_ln1141_reg_1512;
                ap_phi_reg_pp0_iter17_phi_ln1162_reg_1501 <= ap_phi_reg_pp0_iter16_phi_ln1162_reg_1501;
                ap_phi_reg_pp0_iter17_phi_ln1183_reg_1490 <= ap_phi_reg_pp0_iter16_phi_ln1183_reg_1490;
                ap_phi_reg_pp0_iter17_phi_ln1459_reg_1479 <= ap_phi_reg_pp0_iter16_phi_ln1459_reg_1479;
                ap_phi_reg_pp0_iter17_phi_ln1474_reg_1468 <= ap_phi_reg_pp0_iter16_phi_ln1474_reg_1468;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter18_phi_ln1099_reg_1534 <= ap_phi_reg_pp0_iter17_phi_ln1099_reg_1534;
                ap_phi_reg_pp0_iter18_phi_ln1120_reg_1523 <= ap_phi_reg_pp0_iter17_phi_ln1120_reg_1523;
                ap_phi_reg_pp0_iter18_phi_ln1141_reg_1512 <= ap_phi_reg_pp0_iter17_phi_ln1141_reg_1512;
                ap_phi_reg_pp0_iter18_phi_ln1162_reg_1501 <= ap_phi_reg_pp0_iter17_phi_ln1162_reg_1501;
                ap_phi_reg_pp0_iter18_phi_ln1183_reg_1490 <= ap_phi_reg_pp0_iter17_phi_ln1183_reg_1490;
                ap_phi_reg_pp0_iter18_phi_ln1459_reg_1479 <= ap_phi_reg_pp0_iter17_phi_ln1459_reg_1479;
                ap_phi_reg_pp0_iter18_phi_ln1474_reg_1468 <= ap_phi_reg_pp0_iter17_phi_ln1474_reg_1468;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter1_phi_ln1459_reg_1479 <= ap_phi_reg_pp0_iter0_phi_ln1459_reg_1479;
                ap_phi_reg_pp0_iter1_phi_ln1474_reg_1468 <= ap_phi_reg_pp0_iter0_phi_ln1474_reg_1468;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter2_phi_ln1099_reg_1534 <= ap_phi_reg_pp0_iter1_phi_ln1099_reg_1534;
                ap_phi_reg_pp0_iter2_phi_ln1120_reg_1523 <= ap_phi_reg_pp0_iter1_phi_ln1120_reg_1523;
                ap_phi_reg_pp0_iter2_phi_ln1141_reg_1512 <= ap_phi_reg_pp0_iter1_phi_ln1141_reg_1512;
                ap_phi_reg_pp0_iter2_phi_ln1162_reg_1501 <= ap_phi_reg_pp0_iter1_phi_ln1162_reg_1501;
                ap_phi_reg_pp0_iter2_phi_ln1183_reg_1490 <= ap_phi_reg_pp0_iter1_phi_ln1183_reg_1490;
                ap_phi_reg_pp0_iter2_phi_ln1459_reg_1479 <= ap_phi_reg_pp0_iter1_phi_ln1459_reg_1479;
                ap_phi_reg_pp0_iter2_phi_ln1474_reg_1468 <= ap_phi_reg_pp0_iter1_phi_ln1474_reg_1468;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter3_phi_ln1099_reg_1534 <= ap_phi_reg_pp0_iter2_phi_ln1099_reg_1534;
                ap_phi_reg_pp0_iter3_phi_ln1120_reg_1523 <= ap_phi_reg_pp0_iter2_phi_ln1120_reg_1523;
                ap_phi_reg_pp0_iter3_phi_ln1141_reg_1512 <= ap_phi_reg_pp0_iter2_phi_ln1141_reg_1512;
                ap_phi_reg_pp0_iter3_phi_ln1162_reg_1501 <= ap_phi_reg_pp0_iter2_phi_ln1162_reg_1501;
                ap_phi_reg_pp0_iter3_phi_ln1183_reg_1490 <= ap_phi_reg_pp0_iter2_phi_ln1183_reg_1490;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter4_phi_ln1099_reg_1534 <= ap_phi_reg_pp0_iter3_phi_ln1099_reg_1534;
                ap_phi_reg_pp0_iter4_phi_ln1120_reg_1523 <= ap_phi_reg_pp0_iter3_phi_ln1120_reg_1523;
                ap_phi_reg_pp0_iter4_phi_ln1141_reg_1512 <= ap_phi_reg_pp0_iter3_phi_ln1141_reg_1512;
                ap_phi_reg_pp0_iter4_phi_ln1162_reg_1501 <= ap_phi_reg_pp0_iter3_phi_ln1162_reg_1501;
                ap_phi_reg_pp0_iter4_phi_ln1183_reg_1490 <= ap_phi_reg_pp0_iter3_phi_ln1183_reg_1490;
                ap_phi_reg_pp0_iter4_phi_ln1459_reg_1479 <= ap_phi_reg_pp0_iter3_phi_ln1459_reg_1479;
                ap_phi_reg_pp0_iter4_phi_ln1474_reg_1468 <= ap_phi_reg_pp0_iter3_phi_ln1474_reg_1468;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter5_phi_ln1099_reg_1534 <= ap_phi_reg_pp0_iter4_phi_ln1099_reg_1534;
                ap_phi_reg_pp0_iter5_phi_ln1120_reg_1523 <= ap_phi_reg_pp0_iter4_phi_ln1120_reg_1523;
                ap_phi_reg_pp0_iter5_phi_ln1141_reg_1512 <= ap_phi_reg_pp0_iter4_phi_ln1141_reg_1512;
                ap_phi_reg_pp0_iter5_phi_ln1162_reg_1501 <= ap_phi_reg_pp0_iter4_phi_ln1162_reg_1501;
                ap_phi_reg_pp0_iter5_phi_ln1183_reg_1490 <= ap_phi_reg_pp0_iter4_phi_ln1183_reg_1490;
                ap_phi_reg_pp0_iter5_phi_ln1459_reg_1479 <= ap_phi_reg_pp0_iter4_phi_ln1459_reg_1479;
                ap_phi_reg_pp0_iter5_phi_ln1474_reg_1468 <= ap_phi_reg_pp0_iter4_phi_ln1474_reg_1468;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter6_phi_ln1099_reg_1534 <= ap_phi_reg_pp0_iter5_phi_ln1099_reg_1534;
                ap_phi_reg_pp0_iter6_phi_ln1120_reg_1523 <= ap_phi_reg_pp0_iter5_phi_ln1120_reg_1523;
                ap_phi_reg_pp0_iter6_phi_ln1141_reg_1512 <= ap_phi_reg_pp0_iter5_phi_ln1141_reg_1512;
                ap_phi_reg_pp0_iter6_phi_ln1162_reg_1501 <= ap_phi_reg_pp0_iter5_phi_ln1162_reg_1501;
                ap_phi_reg_pp0_iter6_phi_ln1183_reg_1490 <= ap_phi_reg_pp0_iter5_phi_ln1183_reg_1490;
                ap_phi_reg_pp0_iter6_phi_ln1459_reg_1479 <= ap_phi_reg_pp0_iter5_phi_ln1459_reg_1479;
                ap_phi_reg_pp0_iter6_phi_ln1474_reg_1468 <= ap_phi_reg_pp0_iter5_phi_ln1474_reg_1468;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter7_phi_ln1099_reg_1534 <= ap_phi_reg_pp0_iter6_phi_ln1099_reg_1534;
                ap_phi_reg_pp0_iter7_phi_ln1120_reg_1523 <= ap_phi_reg_pp0_iter6_phi_ln1120_reg_1523;
                ap_phi_reg_pp0_iter7_phi_ln1141_reg_1512 <= ap_phi_reg_pp0_iter6_phi_ln1141_reg_1512;
                ap_phi_reg_pp0_iter7_phi_ln1162_reg_1501 <= ap_phi_reg_pp0_iter6_phi_ln1162_reg_1501;
                ap_phi_reg_pp0_iter7_phi_ln1183_reg_1490 <= ap_phi_reg_pp0_iter6_phi_ln1183_reg_1490;
                ap_phi_reg_pp0_iter7_phi_ln1459_reg_1479 <= ap_phi_reg_pp0_iter6_phi_ln1459_reg_1479;
                ap_phi_reg_pp0_iter7_phi_ln1474_reg_1468 <= ap_phi_reg_pp0_iter6_phi_ln1474_reg_1468;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter8_phi_ln1099_reg_1534 <= ap_phi_reg_pp0_iter7_phi_ln1099_reg_1534;
                ap_phi_reg_pp0_iter8_phi_ln1120_reg_1523 <= ap_phi_reg_pp0_iter7_phi_ln1120_reg_1523;
                ap_phi_reg_pp0_iter8_phi_ln1141_reg_1512 <= ap_phi_reg_pp0_iter7_phi_ln1141_reg_1512;
                ap_phi_reg_pp0_iter8_phi_ln1162_reg_1501 <= ap_phi_reg_pp0_iter7_phi_ln1162_reg_1501;
                ap_phi_reg_pp0_iter8_phi_ln1183_reg_1490 <= ap_phi_reg_pp0_iter7_phi_ln1183_reg_1490;
                ap_phi_reg_pp0_iter8_phi_ln1459_reg_1479 <= ap_phi_reg_pp0_iter7_phi_ln1459_reg_1479;
                ap_phi_reg_pp0_iter8_phi_ln1474_reg_1468 <= ap_phi_reg_pp0_iter7_phi_ln1474_reg_1468;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter9_phi_ln1099_reg_1534 <= ap_phi_reg_pp0_iter8_phi_ln1099_reg_1534;
                ap_phi_reg_pp0_iter9_phi_ln1120_reg_1523 <= ap_phi_reg_pp0_iter8_phi_ln1120_reg_1523;
                ap_phi_reg_pp0_iter9_phi_ln1141_reg_1512 <= ap_phi_reg_pp0_iter8_phi_ln1141_reg_1512;
                ap_phi_reg_pp0_iter9_phi_ln1162_reg_1501 <= ap_phi_reg_pp0_iter8_phi_ln1162_reg_1501;
                ap_phi_reg_pp0_iter9_phi_ln1183_reg_1490 <= ap_phi_reg_pp0_iter8_phi_ln1183_reg_1490;
                ap_phi_reg_pp0_iter9_phi_ln1459_reg_1479 <= ap_phi_reg_pp0_iter8_phi_ln1459_reg_1479;
                ap_phi_reg_pp0_iter9_phi_ln1474_reg_1468 <= ap_phi_reg_pp0_iter8_phi_ln1474_reg_1468;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_10) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                bSerie_V <= ret_V_6_fu_3857_p3;
                gSerie_V <= ret_V_5_fu_3811_p3;
                rSerie_V <= ret_V_4_fu_3765_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((bckgndId_load_read_reg_4897 = ap_const_lv8_D) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                b_reg_5235 <= b_fu_2698_p3;
                g_reg_5202 <= g_fu_2578_p3;
                r_2_reg_5403 <= r_2_fu_3338_p3;
                r_reg_5196 <= r_fu_2560_p3;
                tmp_13_reg_5156 <= add_ln1236_fu_2456_p2(31 downto 8);
                tmp_15_reg_5166 <= add_ln1240_1_fu_2516_p2(31 downto 8);
                tmp_17_reg_5212 <= add_ln1244_1_fu_2630_p2(31 downto 8);
                trunc_ln1236_1_reg_5151 <= trunc_ln1236_1_fu_2452_p1;
                trunc_ln1240_1_reg_5161 <= trunc_ln1240_1_fu_2512_p1;
                trunc_ln1244_1_reg_5207 <= trunc_ln1244_1_fu_2626_p1;
                    zext_ln1257_1_reg_5223(15 downto 0) <= zext_ln1257_1_fu_2650_p1(15 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((bckgndId_load_read_reg_4897 = ap_const_lv8_9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1027_reg_4973 = ap_const_lv1_0))) then
                icmp_ln1027_1_reg_5063 <= icmp_ln1027_1_fu_2192_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((bckgndId_load_read_reg_4897 = ap_const_lv8_B) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1027_reg_4973 = ap_const_lv1_0))) then
                icmp_ln1027_5_reg_5059 <= icmp_ln1027_5_fu_2150_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((bckgndId_load_read_reg_4897 = ap_const_lv8_F) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1027_reg_4973 = ap_const_lv1_0))) then
                icmp_ln1027_6_reg_5034 <= icmp_ln1027_6_fu_1971_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((bckgndId_load_read_read_fu_664_p2 = ap_const_lv8_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln520_fu_1635_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln1050_reg_5022 <= icmp_ln1050_fu_1887_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((cmp2_i321_read_reg_4880 = ap_const_lv1_0) and (bckgndId_load_read_reg_4897 = ap_const_lv8_D) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln1261_reg_5393 <= icmp_ln1261_fu_3316_p2;
                icmp_ln1262_reg_5398 <= icmp_ln1262_fu_3332_p2;
                u_reg_5383 <= add_ln1258_2_fu_3216_p2(24 downto 8);
                v_reg_5388 <= add_ln1259_2_fu_3256_p2(24 downto 8);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((bckgndId_load = ap_const_lv8_A) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln520_fu_1635_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln1285_reg_5014 <= icmp_ln1285_fu_1785_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((bckgndId_load_read_read_fu_664_p2 = ap_const_lv8_B) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln520_fu_1635_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln1336_reg_5010 <= icmp_ln1336_fu_1761_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((bckgndId_load = ap_const_lv8_C) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln520_fu_1635_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1027_fu_1641_p2 = ap_const_lv1_0))) then
                icmp_ln1428_reg_5006 <= icmp_ln1428_fu_1737_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((bckgndId_load_read_read_fu_664_p2 = ap_const_lv8_F) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln520_fu_1635_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln1518_reg_4992 <= icmp_ln1518_fu_1683_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((bckgndId_load_read_read_fu_664_p2 = ap_const_lv8_11) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln520_fu_1635_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln1584_reg_4987 <= icmp_ln1584_fu_1671_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((bckgndId_load_read_read_fu_664_p2 = ap_const_lv8_13) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln520_fu_1635_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln1701_reg_4983 <= icmp_ln1701_fu_1659_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((bckgndId_load_read_reg_4897 = ap_const_lv8_C) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                or_ln1449_reg_5067 <= or_ln1449_fu_2224_p2;
            end if;
        end if;
    end process;
    barWidth_cast_cast_reg_4935(11) <= '0';
    zext_ln1032_cast_reg_4940(15 downto 8) <= "00000000";
    zext_ln1257_1_reg_5223(23 downto 16) <= "00000000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    DPtpgBarArray_address0 <= zext_ln1739_fu_3010_p1(4 - 1 downto 0);

    DPtpgBarArray_ce0_assign_proc : process(ap_enable_reg_pp0_iter18, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            DPtpgBarArray_ce0 <= ap_const_logic_1;
        else 
            DPtpgBarArray_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    DPtpgBarSelRgb_CEA_b_address0 <= zext_ln1739_1_fu_3141_p1(3 - 1 downto 0);

    DPtpgBarSelRgb_CEA_b_ce0_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            DPtpgBarSelRgb_CEA_b_ce0 <= ap_const_logic_1;
        else 
            DPtpgBarSelRgb_CEA_b_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    DPtpgBarSelRgb_CEA_g_address0 <= zext_ln1739_1_fu_3141_p1(3 - 1 downto 0);

    DPtpgBarSelRgb_CEA_g_ce0_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            DPtpgBarSelRgb_CEA_g_ce0 <= ap_const_logic_1;
        else 
            DPtpgBarSelRgb_CEA_g_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    DPtpgBarSelRgb_CEA_r_address0 <= zext_ln1739_1_fu_3141_p1(3 - 1 downto 0);

    DPtpgBarSelRgb_CEA_r_ce0_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            DPtpgBarSelRgb_CEA_r_ce0 <= ap_const_logic_1;
        else 
            DPtpgBarSelRgb_CEA_r_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    DPtpgBarSelRgb_VESA_b_address0 <= zext_ln1739_1_fu_3141_p1(3 - 1 downto 0);

    DPtpgBarSelRgb_VESA_b_ce0_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            DPtpgBarSelRgb_VESA_b_ce0 <= ap_const_logic_1;
        else 
            DPtpgBarSelRgb_VESA_b_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    DPtpgBarSelRgb_VESA_g_address0 <= zext_ln1739_1_fu_3141_p1(3 - 1 downto 0);

    DPtpgBarSelRgb_VESA_g_ce0_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            DPtpgBarSelRgb_VESA_g_ce0 <= ap_const_logic_1;
        else 
            DPtpgBarSelRgb_VESA_g_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    DPtpgBarSelRgb_VESA_r_address0 <= zext_ln1739_1_fu_3141_p1(3 - 1 downto 0);

    DPtpgBarSelRgb_VESA_r_ce0_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            DPtpgBarSelRgb_VESA_r_ce0 <= ap_const_logic_1;
        else 
            DPtpgBarSelRgb_VESA_r_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    DPtpgBarSelYuv_601_u_address0 <= zext_ln1739_1_fu_3141_p1(3 - 1 downto 0);

    DPtpgBarSelYuv_601_u_ce0_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            DPtpgBarSelYuv_601_u_ce0 <= ap_const_logic_1;
        else 
            DPtpgBarSelYuv_601_u_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    DPtpgBarSelYuv_601_v_address0 <= zext_ln1739_1_fu_3141_p1(3 - 1 downto 0);

    DPtpgBarSelYuv_601_v_ce0_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            DPtpgBarSelYuv_601_v_ce0 <= ap_const_logic_1;
        else 
            DPtpgBarSelYuv_601_v_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    DPtpgBarSelYuv_601_y_address0 <= zext_ln1739_1_fu_3141_p1(3 - 1 downto 0);

    DPtpgBarSelYuv_601_y_ce0_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            DPtpgBarSelYuv_601_y_ce0 <= ap_const_logic_1;
        else 
            DPtpgBarSelYuv_601_y_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    DPtpgBarSelYuv_709_u_address0 <= zext_ln1739_1_fu_3141_p1(3 - 1 downto 0);

    DPtpgBarSelYuv_709_u_ce0_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            DPtpgBarSelYuv_709_u_ce0 <= ap_const_logic_1;
        else 
            DPtpgBarSelYuv_709_u_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    DPtpgBarSelYuv_709_v_address0 <= zext_ln1739_1_fu_3141_p1(3 - 1 downto 0);

    DPtpgBarSelYuv_709_v_ce0_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            DPtpgBarSelYuv_709_v_ce0 <= ap_const_logic_1;
        else 
            DPtpgBarSelYuv_709_v_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    DPtpgBarSelYuv_709_y_address0 <= zext_ln1739_1_fu_3141_p1(3 - 1 downto 0);

    DPtpgBarSelYuv_709_y_ce0_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            DPtpgBarSelYuv_709_y_ce0 <= ap_const_logic_1;
        else 
            DPtpgBarSelYuv_709_y_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    add_ln1039_fu_4565_p2 <= std_logic_vector(unsigned(select_ln1027_fu_4552_p3) + unsigned(ap_const_lv8_1));
    add_ln1056_fu_3467_p2 <= std_logic_vector(unsigned(trunc_ln520_5_fu_3463_p1) + unsigned(ap_const_lv8_1));
    add_ln1212_fu_3107_p2 <= std_logic_vector(unsigned(trunc_ln520_6_fu_3103_p1) + unsigned(ap_const_lv3_1));
    add_ln1236_1_fu_2555_p2 <= std_logic_vector(unsigned(trunc_ln1236_1_reg_5151) + unsigned(ap_const_lv16_80));
    add_ln1236_fu_2456_p2 <= std_logic_vector(unsigned(tmp_fu_2436_p7) + unsigned(ap_const_lv32_80));
    add_ln1240_1_fu_2516_p2 <= std_logic_vector(unsigned(tmp_3_fu_2496_p7) + unsigned(ap_const_lv32_80));
    add_ln1240_2_fu_2573_p2 <= std_logic_vector(unsigned(trunc_ln1240_1_reg_5161) + unsigned(ap_const_lv16_80));
    add_ln1240_fu_1707_p2 <= std_logic_vector(unsigned(trunc_ln520_2_fu_1631_p1) + unsigned(ap_const_lv11_2AA));
    add_ln1244_1_fu_2630_p2 <= std_logic_vector(unsigned(tmp_4_fu_2610_p7) + unsigned(ap_const_lv32_80));
    add_ln1244_2_fu_2693_p2 <= std_logic_vector(unsigned(trunc_ln1244_1_reg_5207) + unsigned(ap_const_lv16_80));
    add_ln1244_fu_1999_p2 <= std_logic_vector(unsigned(trunc_ln520_2_reg_4962) + unsigned(ap_const_lv11_554));
    add_ln1257_2_fu_3190_p2 <= std_logic_vector(unsigned(zext_ln1257_6_fu_3181_p1) + unsigned(zext_ln1257_4_fu_3178_p1));
    add_ln1257_3_fu_3196_p2 <= std_logic_vector(unsigned(trunc_ln1257_1_fu_3187_p1) + unsigned(trunc_ln1257_fu_3184_p1));
    add_ln1258_2_fu_3216_p2 <= std_logic_vector(signed(sext_ln1258_1_fu_3213_p1) + signed(zext_ln1258_fu_3209_p1));
    add_ln1259_2_fu_3256_p2 <= std_logic_vector(signed(sext_ln1259_1_fu_3253_p1) + signed(zext_ln1259_1_fu_3249_p1));
    add_ln1259_fu_3243_p2 <= std_logic_vector(unsigned(zext_ln1259_fu_3239_p1) + unsigned(ap_const_lv24_8080));
    add_ln1296_fu_2298_p2 <= std_logic_vector(unsigned(zonePlateVDelta) + unsigned(zonePlateVAddr_loc_1_out_i));
    add_ln1298_fu_2310_p2 <= std_logic_vector(unsigned(zonePlateVDelta) + unsigned(Zplate_Ver_Control_Delta_read_reg_4840));
    add_ln1314_fu_3414_p2 <= std_logic_vector(unsigned(select_ln1311_fu_3406_p3) + unsigned(ap_const_lv8_90));
    add_ln1348_fu_2916_p2 <= std_logic_vector(unsigned(trunc_ln520_7_fu_2912_p1) + unsigned(ap_const_lv3_1));
    add_ln1367_fu_2952_p2 <= std_logic_vector(unsigned(trunc_ln520_9_fu_2948_p1) + unsigned(ap_const_lv3_1));
    add_ln1500_fu_4043_p2 <= std_logic_vector(unsigned(select_ln1487_fu_4030_p3) + unsigned(ap_const_lv8_1));
    add_ln1530_fu_2848_p2 <= std_logic_vector(unsigned(vBarSel_2_loc_1_out_i) + unsigned(ap_const_lv8_1));
    add_ln1548_fu_2880_p2 <= std_logic_vector(unsigned(trunc_ln520_10_fu_2876_p1) + unsigned(ap_const_lv3_1));
    add_ln1619_fu_3692_p2 <= std_logic_vector(unsigned(select_ln1584_fu_3636_p3) + unsigned(ap_const_lv16_1));
    add_ln1730_fu_2800_p2 <= std_logic_vector(unsigned(trunc_ln520_11_fu_2796_p1) + unsigned(ap_const_lv3_1));
    add_ln186_fu_2197_p2 <= std_logic_vector(unsigned(xBar_V) + unsigned(ap_const_lv11_1));
    add_ln520_fu_1647_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_x_4) + unsigned(ap_const_lv16_1));
    add_ln528_fu_2335_p2 <= std_logic_vector(unsigned(phi_mul_fu_494) + unsigned(Zplate_Hor_Control_Start_read_reg_4901));
    add_ln840_1_fu_1955_p2 <= std_logic_vector(unsigned(yCount_V_3) + unsigned(ap_const_lv10_1));
    add_ln840_2_fu_1919_p2 <= std_logic_vector(unsigned(yCount_V_1) + unsigned(ap_const_lv6_1));
    add_ln840_3_fu_2028_p2 <= std_logic_vector(unsigned(yCount_V_2) + unsigned(ap_const_lv10_1));
    add_ln840_4_fu_2166_p2 <= std_logic_vector(unsigned(xCount_V) + unsigned(ap_const_lv10_1));
    add_ln840_5_fu_1987_p2 <= std_logic_vector(unsigned(xCount_V_3) + unsigned(ap_const_lv10_1));
    add_ln840_6_fu_2822_p2 <= std_logic_vector(unsigned(trunc_ln1027_fu_2770_p1) + unsigned(ap_const_lv6_1));
    add_ln840_7_fu_2098_p2 <= std_logic_vector(unsigned(xCount_V_2) + unsigned(ap_const_lv10_1));
    add_ln840_fu_2134_p2 <= std_logic_vector(unsigned(yCount_V) + unsigned(ap_const_lv10_1));
    add_ln841_fu_2784_p2 <= std_logic_vector(unsigned(xCount_V_1) + unsigned(ap_const_lv10_3C1));
    and_ln1292_fu_1791_p2 <= (icmp_ln1027_fu_1641_p2 and cmp12_i);
    and_ln1341_fu_2123_p2 <= (icmp_ln1027_reg_4973 and icmp_ln1027_2_fu_2118_p2);
    and_ln1404_fu_1725_p2 <= (icmp_ln1404_1 and icmp_ln1027_fu_1641_p2);
    and_ln1409_fu_2023_p2 <= (icmp_ln1027_reg_4973 and icmp_ln1019_fu_2018_p2);
    and_ln1523_fu_1944_p2 <= (icmp_ln1027_reg_4973 and icmp_ln1027_3_fu_1939_p2);
    and_ln1616_fu_3668_p2 <= (trunc_ln520_reg_4950_pp0_iter19_reg and cmp35_i526_read_reg_4809);
    and_ln1706_fu_1908_p2 <= (icmp_ln1027_reg_4973 and icmp_ln1027_4_fu_1902_p2);
    and_ln1756_fu_3157_p2 <= (trunc_ln520_reg_4950_pp0_iter18_reg and cmp141_i_read_reg_4868);
    and_ln1817_fu_3889_p2 <= (trunc_ln520_reg_4950_pp0_iter19_reg and cmp35_i526_read_reg_4809);
    and_ln520_1_fu_4371_p2 <= (icmp_ln1217_read_reg_4861 and and_ln520_fu_4367_p2);
    and_ln520_2_fu_4277_p2 <= (trunc_ln520_reg_4950_pp0_iter19_reg and cmp141_i_read_reg_4868);
    and_ln520_3_fu_4281_p2 <= (icmp_ln1217_read_reg_4861 and and_ln520_2_fu_4277_p2);
    and_ln520_4_fu_3977_p2 <= (trunc_ln520_reg_4950_pp0_iter19_reg and cmp141_i_read_reg_4868);
    and_ln520_5_fu_3981_p2 <= (icmp_ln1217_read_reg_4861 and and_ln520_4_fu_3977_p2);
    and_ln520_fu_4367_p2 <= (trunc_ln520_reg_4950_pp0_iter19_reg and cmp141_i_read_reg_4868);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter21, bckgndYUV_full_n)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (bckgndYUV_full_n = ap_const_logic_0));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter21, bckgndYUV_full_n)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (bckgndYUV_full_n = ap_const_logic_0));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp112_assign_proc : process(ap_enable_reg_pp0_iter21, bckgndYUV_full_n)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp112 <= ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (bckgndYUV_full_n = ap_const_logic_0));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp275_assign_proc : process(ap_enable_reg_pp0_iter21, bckgndYUV_full_n)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp275 <= ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (bckgndYUV_full_n = ap_const_logic_0));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter21, bckgndYUV_full_n)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (bckgndYUV_full_n = ap_const_logic_0));
    end process;

        ap_block_state10_pp0_stage0_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14_ignore_call5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter15 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter15_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter15_ignore_call5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter16 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter16_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter16_ignore_call5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage0_iter17 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage0_iter17_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage0_iter17_ignore_call5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage0_iter18 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage0_iter18_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage0_iter18_ignore_call5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0_ignore_call5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp0_stage0_iter19 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp0_stage0_iter19_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp0_stage0_iter19_ignore_call5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage0_iter20 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage0_iter20_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage0_iter20_ignore_call5 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state22_pp0_stage0_iter21_assign_proc : process(bckgndYUV_full_n)
    begin
                ap_block_state22_pp0_stage0_iter21 <= (bckgndYUV_full_n = ap_const_logic_0);
    end process;


    ap_block_state22_pp0_stage0_iter21_ignore_call0_assign_proc : process(bckgndYUV_full_n)
    begin
                ap_block_state22_pp0_stage0_iter21_ignore_call0 <= (bckgndYUV_full_n = ap_const_logic_0);
    end process;


    ap_block_state22_pp0_stage0_iter21_ignore_call5_assign_proc : process(bckgndYUV_full_n)
    begin
                ap_block_state22_pp0_stage0_iter21_ignore_call5 <= (bckgndYUV_full_n = ap_const_logic_0);
    end process;

        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call5 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_1899_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
                ap_condition_1899 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001));
    end process;


    ap_condition_1986_assign_proc : process(bckgndId_load_read_reg_4897, colorFormatLocal_read_reg_4876, icmp_ln520_reg_4969_pp0_iter1_reg, or_ln1449_fu_2224_p2)
    begin
                ap_condition_1986 <= ((colorFormatLocal_read_reg_4876 = ap_const_lv8_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_C) and (or_ln1449_fu_2224_p2 = ap_const_lv1_0) and (icmp_ln520_reg_4969_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_condition_2010_assign_proc : process(bckgndId_load_read_reg_4897, colorFormatLocal_read_reg_4876, icmp_ln520_reg_4969_pp0_iter1_reg, or_ln1449_fu_2224_p2)
    begin
                ap_condition_2010 <= ((colorFormatLocal_read_reg_4876 = ap_const_lv8_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_C) and (or_ln1449_fu_2224_p2 = ap_const_lv1_1) and (icmp_ln520_reg_4969_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_condition_2036_assign_proc : process(icmp_ln520_fu_1635_p2, colorFormatLocal_read_read_fu_640_p2, bckgndId_load_read_read_fu_664_p2)
    begin
                ap_condition_2036 <= ((bckgndId_load_read_read_fu_664_p2 = ap_const_lv8_8) and (colorFormatLocal_read_read_fu_640_p2 = ap_const_lv8_1) and (icmp_ln520_fu_1635_p2 = ap_const_lv1_0));
    end process;


    ap_condition_2061_assign_proc : process(icmp_ln520_fu_1635_p2, colorFormatLocal_read_read_fu_640_p2, bckgndId_load_read_read_fu_664_p2)
    begin
                ap_condition_2061 <= ((bckgndId_load_read_read_fu_664_p2 = ap_const_lv8_7) and (colorFormatLocal_read_read_fu_640_p2 = ap_const_lv8_1) and (icmp_ln520_fu_1635_p2 = ap_const_lv1_0));
    end process;


    ap_condition_2086_assign_proc : process(icmp_ln520_fu_1635_p2, colorFormatLocal_read_read_fu_640_p2, bckgndId_load_read_read_fu_664_p2)
    begin
                ap_condition_2086 <= ((bckgndId_load_read_read_fu_664_p2 = ap_const_lv8_6) and (colorFormatLocal_read_read_fu_640_p2 = ap_const_lv8_1) and (icmp_ln520_fu_1635_p2 = ap_const_lv1_0));
    end process;


    ap_condition_2111_assign_proc : process(icmp_ln520_fu_1635_p2, colorFormatLocal_read_read_fu_640_p2, bckgndId_load_read_read_fu_664_p2)
    begin
                ap_condition_2111 <= ((bckgndId_load_read_read_fu_664_p2 = ap_const_lv8_5) and (colorFormatLocal_read_read_fu_640_p2 = ap_const_lv8_1) and (icmp_ln520_fu_1635_p2 = ap_const_lv1_0));
    end process;


    ap_condition_2136_assign_proc : process(icmp_ln520_fu_1635_p2, colorFormatLocal_read_read_fu_640_p2, bckgndId_load_read_read_fu_664_p2)
    begin
                ap_condition_2136 <= ((bckgndId_load_read_read_fu_664_p2 = ap_const_lv8_4) and (colorFormatLocal_read_read_fu_640_p2 = ap_const_lv8_1) and (icmp_ln520_fu_1635_p2 = ap_const_lv1_0));
    end process;


    ap_condition_4424_assign_proc : process(ap_enable_reg_pp0_iter17, icmp_ln1027_reg_4973_pp0_iter16_reg, icmp_ln1027_5_reg_5059_pp0_iter16_reg)
    begin
                ap_condition_4424 <= ((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (icmp_ln1027_5_reg_5059_pp0_iter16_reg = ap_const_lv1_0) and (icmp_ln1027_reg_4973_pp0_iter16_reg = ap_const_lv1_0));
    end process;


    ap_condition_4430_assign_proc : process(ap_enable_reg_pp0_iter17, icmp_ln1027_reg_4973_pp0_iter16_reg, icmp_ln1027_7_fu_2774_p2)
    begin
                ap_condition_4430 <= ((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (icmp_ln1027_7_fu_2774_p2 = ap_const_lv1_0) and (icmp_ln1027_reg_4973_pp0_iter16_reg = ap_const_lv1_0));
    end process;


    ap_condition_4433_assign_proc : process(ap_enable_reg_pp0_iter18, ap_block_pp0_stage0, bckgndId_load_read_reg_4897)
    begin
                ap_condition_4433 <= ((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_9) and (ap_const_boolean_0 = ap_block_pp0_stage0));
    end process;


    ap_condition_4439_assign_proc : process(ap_enable_reg_pp0_iter17, icmp_ln1027_reg_4973_pp0_iter16_reg, icmp_ln1027_6_reg_5034_pp0_iter16_reg)
    begin
                ap_condition_4439 <= ((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (icmp_ln1027_6_reg_5034_pp0_iter16_reg = ap_const_lv1_0) and (icmp_ln1027_reg_4973_pp0_iter16_reg = ap_const_lv1_0));
    end process;


    ap_condition_4442_assign_proc : process(ap_enable_reg_pp0_iter17, ap_block_pp0_stage0, bckgndId_load_read_reg_4897)
    begin
                ap_condition_4442 <= ((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_F) and (ap_const_boolean_0 = ap_block_pp0_stage0));
    end process;


    ap_condition_4446_assign_proc : process(ap_enable_reg_pp0_iter17, ap_block_pp0_stage0, bckgndId_load_read_reg_4897)
    begin
                ap_condition_4446 <= ((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_13) and (ap_const_boolean_0 = ap_block_pp0_stage0));
    end process;


    ap_condition_4450_assign_proc : process(ap_enable_reg_pp0_iter17, ap_block_pp0_stage0, bckgndId_load_read_reg_4897)
    begin
                ap_condition_4450 <= ((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_B) and (ap_const_boolean_0 = ap_block_pp0_stage0));
    end process;


    ap_condition_4455_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0, bckgndId_load_read_reg_4897)
    begin
                ap_condition_4455 <= ((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_2) and (ap_const_boolean_0 = ap_block_pp0_stage0));
    end process;


    ap_condition_4462_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0, cmp2_i321_read_reg_4880)
    begin
                ap_condition_4462 <= ((cmp2_i321_read_reg_4880 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0));
    end process;


    ap_condition_4466_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0, cmp2_i321_read_reg_4880)
    begin
                ap_condition_4466 <= ((cmp2_i321_read_reg_4880 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0));
    end process;


    ap_condition_4471_assign_proc : process(ap_enable_reg_pp0_iter17, icmp_ln1027_reg_4973_pp0_iter16_reg, icmp_ln1336_reg_5010_pp0_iter16_reg, and_ln1341_reg_5055_pp0_iter16_reg)
    begin
                ap_condition_4471 <= ((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_const_lv1_0 = and_ln1341_reg_5055_pp0_iter16_reg) and (icmp_ln1336_reg_5010_pp0_iter16_reg = ap_const_lv1_0) and (icmp_ln1027_reg_4973_pp0_iter16_reg = ap_const_lv1_1));
    end process;


    ap_condition_4477_assign_proc : process(ap_enable_reg_pp0_iter17, icmp_ln1027_reg_4973_pp0_iter16_reg, icmp_ln1701_reg_4983_pp0_iter16_reg, and_ln1706_reg_5026_pp0_iter16_reg)
    begin
                ap_condition_4477 <= ((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_const_lv1_0 = and_ln1706_reg_5026_pp0_iter16_reg) and (icmp_ln1701_reg_4983_pp0_iter16_reg = ap_const_lv1_0) and (icmp_ln1027_reg_4973_pp0_iter16_reg = ap_const_lv1_1));
    end process;


    ap_condition_4483_assign_proc : process(ap_enable_reg_pp0_iter17, icmp_ln1027_reg_4973_pp0_iter16_reg, icmp_ln1518_reg_4992_pp0_iter16_reg, and_ln1523_reg_5030_pp0_iter16_reg)
    begin
                ap_condition_4483 <= ((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_const_lv1_0 = and_ln1523_reg_5030_pp0_iter16_reg) and (icmp_ln1518_reg_4992_pp0_iter16_reg = ap_const_lv1_0) and (icmp_ln1027_reg_4973_pp0_iter16_reg = ap_const_lv1_1));
    end process;


    ap_condition_4488_assign_proc : process(icmp_ln1027_reg_4973_pp0_iter16_reg, icmp_ln1518_reg_4992_pp0_iter16_reg, and_ln1523_reg_5030_pp0_iter16_reg)
    begin
                ap_condition_4488 <= ((ap_const_lv1_0 = and_ln1523_reg_5030_pp0_iter16_reg) and (icmp_ln1518_reg_4992_pp0_iter16_reg = ap_const_lv1_0) and (icmp_ln1027_reg_4973_pp0_iter16_reg = ap_const_lv1_1));
    end process;


    ap_condition_4492_assign_proc : process(icmp_ln1027_reg_4973_pp0_iter16_reg, icmp_ln1701_reg_4983_pp0_iter16_reg, and_ln1706_reg_5026_pp0_iter16_reg)
    begin
                ap_condition_4492 <= ((ap_const_lv1_0 = and_ln1706_reg_5026_pp0_iter16_reg) and (icmp_ln1701_reg_4983_pp0_iter16_reg = ap_const_lv1_0) and (icmp_ln1027_reg_4973_pp0_iter16_reg = ap_const_lv1_1));
    end process;


    ap_condition_4496_assign_proc : process(icmp_ln1027_reg_4973_pp0_iter16_reg, icmp_ln1336_reg_5010_pp0_iter16_reg, and_ln1341_reg_5055_pp0_iter16_reg)
    begin
                ap_condition_4496 <= ((ap_const_lv1_0 = and_ln1341_reg_5055_pp0_iter16_reg) and (icmp_ln1336_reg_5010_pp0_iter16_reg = ap_const_lv1_0) and (icmp_ln1027_reg_4973_pp0_iter16_reg = ap_const_lv1_1));
    end process;


    ap_condition_4501_assign_proc : process(ap_enable_reg_pp0_iter1, bckgndId_load_read_reg_4897, icmp_ln1027_reg_4973, icmp_ln1027_1_fu_2192_p2)
    begin
                ap_condition_4501 <= ((bckgndId_load_read_reg_4897 = ap_const_lv8_9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1027_1_fu_2192_p2 = ap_const_lv1_0) and (icmp_ln1027_reg_4973 = ap_const_lv1_0));
    end process;


    ap_condition_4505_assign_proc : process(ap_enable_reg_pp0_iter1, bckgndId_load_read_reg_4897, icmp_ln1027_reg_4973, icmp_ln1027_1_fu_2192_p2)
    begin
                ap_condition_4505 <= ((bckgndId_load_read_reg_4897 = ap_const_lv8_9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1027_1_fu_2192_p2 = ap_const_lv1_1) and (icmp_ln1027_reg_4973 = ap_const_lv1_0));
    end process;


    ap_condition_4510_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln520_fu_1635_p2, bckgndId_load_read_read_fu_664_p2, icmp_ln1027_fu_1641_p2)
    begin
                ap_condition_4510 <= ((bckgndId_load_read_read_fu_664_p2 = ap_const_lv8_9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln520_fu_1635_p2 = ap_const_lv1_0) and (icmp_ln1027_fu_1641_p2 = ap_const_lv1_1));
    end process;


    ap_condition_4515_assign_proc : process(ap_enable_reg_pp0_iter1, bckgndId_load_read_reg_4897, icmp_ln1027_reg_4973, icmp_ln1027_5_fu_2150_p2)
    begin
                ap_condition_4515 <= ((bckgndId_load_read_reg_4897 = ap_const_lv8_B) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1027_5_fu_2150_p2 = ap_const_lv1_0) and (icmp_ln1027_reg_4973 = ap_const_lv1_0));
    end process;


    ap_condition_4519_assign_proc : process(ap_enable_reg_pp0_iter1, bckgndId_load_read_reg_4897, icmp_ln1027_reg_4973, icmp_ln1027_5_fu_2150_p2)
    begin
                ap_condition_4519 <= ((bckgndId_load_read_reg_4897 = ap_const_lv8_B) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1027_5_fu_2150_p2 = ap_const_lv1_1) and (icmp_ln1027_reg_4973 = ap_const_lv1_0));
    end process;


    ap_condition_4524_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln520_fu_1635_p2, bckgndId_load_read_read_fu_664_p2, icmp_ln1027_fu_1641_p2)
    begin
                ap_condition_4524 <= ((bckgndId_load_read_read_fu_664_p2 = ap_const_lv8_B) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln520_fu_1635_p2 = ap_const_lv1_0) and (icmp_ln1027_fu_1641_p2 = ap_const_lv1_1));
    end process;


    ap_condition_4528_assign_proc : process(ap_enable_reg_pp0_iter17, icmp_ln1027_reg_4973_pp0_iter16_reg, icmp_ln1027_7_fu_2774_p2)
    begin
                ap_condition_4528 <= ((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (icmp_ln1027_7_fu_2774_p2 = ap_const_lv1_1) and (icmp_ln1027_reg_4973_pp0_iter16_reg = ap_const_lv1_0));
    end process;


    ap_condition_4535_assign_proc : process(ap_enable_reg_pp0_iter1, icmp_ln520_reg_4969, bckgndId_load_read_reg_4897, icmp_ln1027_reg_4973, icmp_ln1428_reg_5006, icmp_ln1027_8_fu_2068_p2, icmp_ln1019_1_fu_2074_p2)
    begin
                ap_condition_4535 <= ((bckgndId_load_read_reg_4897 = ap_const_lv8_C) and (icmp_ln520_reg_4969 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1019_1_fu_2074_p2 = ap_const_lv1_0) and (icmp_ln1027_8_fu_2068_p2 = ap_const_lv1_0) and (icmp_ln1428_reg_5006 = ap_const_lv1_0) and (icmp_ln1027_reg_4973 = ap_const_lv1_0));
    end process;


    ap_condition_4541_assign_proc : process(ap_enable_reg_pp0_iter1, icmp_ln520_reg_4969, bckgndId_load_read_reg_4897, icmp_ln1027_reg_4973, icmp_ln1428_reg_5006, icmp_ln1027_8_fu_2068_p2, icmp_ln1019_1_fu_2074_p2)
    begin
                ap_condition_4541 <= ((bckgndId_load_read_reg_4897 = ap_const_lv8_C) and (icmp_ln520_reg_4969 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1019_1_fu_2074_p2 = ap_const_lv1_1) and (icmp_ln1027_8_fu_2068_p2 = ap_const_lv1_0) and (icmp_ln1428_reg_5006 = ap_const_lv1_0) and (icmp_ln1027_reg_4973 = ap_const_lv1_0));
    end process;


    ap_condition_4546_assign_proc : process(ap_enable_reg_pp0_iter1, icmp_ln520_reg_4969, bckgndId_load_read_reg_4897, icmp_ln1027_reg_4973, icmp_ln1428_reg_5006, icmp_ln1027_8_fu_2068_p2)
    begin
                ap_condition_4546 <= ((bckgndId_load_read_reg_4897 = ap_const_lv8_C) and (icmp_ln520_reg_4969 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1027_8_fu_2068_p2 = ap_const_lv1_1) and (icmp_ln1428_reg_5006 = ap_const_lv1_0) and (icmp_ln1027_reg_4973 = ap_const_lv1_0));
    end process;


    ap_condition_4552_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln520_fu_1635_p2, bckgndId_load, icmp_ln1027_fu_1641_p2, icmp_ln1428_fu_1737_p2)
    begin
                ap_condition_4552 <= ((bckgndId_load = ap_const_lv8_C) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln520_fu_1635_p2 = ap_const_lv1_0) and (icmp_ln1428_fu_1737_p2 = ap_const_lv1_1) and (icmp_ln1027_fu_1641_p2 = ap_const_lv1_0));
    end process;


    ap_condition_4555_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln520_fu_1635_p2, bckgndId_load, icmp_ln1027_fu_1641_p2)
    begin
                ap_condition_4555 <= ((bckgndId_load = ap_const_lv8_C) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln520_fu_1635_p2 = ap_const_lv1_0) and (icmp_ln1027_fu_1641_p2 = ap_const_lv1_1));
    end process;


    ap_condition_4560_assign_proc : process(ap_enable_reg_pp0_iter1, bckgndId_load_read_reg_4897, icmp_ln1027_reg_4973, icmp_ln1027_6_fu_1971_p2)
    begin
                ap_condition_4560 <= ((bckgndId_load_read_reg_4897 = ap_const_lv8_F) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1027_6_fu_1971_p2 = ap_const_lv1_0) and (icmp_ln1027_reg_4973 = ap_const_lv1_0));
    end process;


    ap_condition_4564_assign_proc : process(ap_enable_reg_pp0_iter1, bckgndId_load_read_reg_4897, icmp_ln1027_reg_4973, icmp_ln1027_6_fu_1971_p2)
    begin
                ap_condition_4564 <= ((bckgndId_load_read_reg_4897 = ap_const_lv8_F) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1027_6_fu_1971_p2 = ap_const_lv1_1) and (icmp_ln1027_reg_4973 = ap_const_lv1_0));
    end process;


    ap_condition_4569_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln520_fu_1635_p2, bckgndId_load_read_read_fu_664_p2, icmp_ln1027_fu_1641_p2)
    begin
                ap_condition_4569 <= ((bckgndId_load_read_read_fu_664_p2 = ap_const_lv8_F) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln520_fu_1635_p2 = ap_const_lv1_0) and (icmp_ln1027_fu_1641_p2 = ap_const_lv1_1));
    end process;


    ap_condition_4576_assign_proc : process(ap_enable_reg_pp0_iter1, bckgndId_load_read_reg_4897, icmp_ln1027_reg_4973, icmp_ln1336_reg_5010, and_ln1341_fu_2123_p2)
    begin
                ap_condition_4576 <= ((bckgndId_load_read_reg_4897 = ap_const_lv8_B) and (ap_const_lv1_0 = and_ln1341_fu_2123_p2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1336_reg_5010 = ap_const_lv1_0) and (icmp_ln1027_reg_4973 = ap_const_lv1_1));
    end process;


    ap_condition_4580_assign_proc : process(ap_enable_reg_pp0_iter1, bckgndId_load_read_reg_4897, icmp_ln1336_reg_5010, and_ln1341_fu_2123_p2)
    begin
                ap_condition_4580 <= ((bckgndId_load_read_reg_4897 = ap_const_lv8_B) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1336_reg_5010 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln1341_fu_2123_p2));
    end process;


    ap_condition_4584_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln520_fu_1635_p2, bckgndId_load_read_read_fu_664_p2, icmp_ln1336_fu_1761_p2)
    begin
                ap_condition_4584 <= ((bckgndId_load_read_read_fu_664_p2 = ap_const_lv8_B) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln1336_fu_1761_p2 = ap_const_lv1_1) and (icmp_ln520_fu_1635_p2 = ap_const_lv1_0));
    end process;


    ap_condition_4590_assign_proc : process(ap_enable_reg_pp0_iter1, bckgndId_load_read_reg_4897, icmp_ln1027_reg_4973, icmp_ln1701_reg_4983, and_ln1706_fu_1908_p2)
    begin
                ap_condition_4590 <= ((bckgndId_load_read_reg_4897 = ap_const_lv8_13) and (ap_const_lv1_0 = and_ln1706_fu_1908_p2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1701_reg_4983 = ap_const_lv1_0) and (icmp_ln1027_reg_4973 = ap_const_lv1_1));
    end process;


    ap_condition_4595_assign_proc : process(ap_enable_reg_pp0_iter1, bckgndId_load_read_reg_4897, icmp_ln1701_reg_4983, and_ln1706_fu_1908_p2)
    begin
                ap_condition_4595 <= ((bckgndId_load_read_reg_4897 = ap_const_lv8_13) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_lv1_1 = and_ln1706_fu_1908_p2) and (icmp_ln1701_reg_4983 = ap_const_lv1_0));
    end process;


    ap_condition_4600_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln520_fu_1635_p2, bckgndId_load_read_read_fu_664_p2, icmp_ln1701_fu_1659_p2)
    begin
                ap_condition_4600 <= ((bckgndId_load_read_read_fu_664_p2 = ap_const_lv8_13) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln520_fu_1635_p2 = ap_const_lv1_0) and (icmp_ln1701_fu_1659_p2 = ap_const_lv1_1));
    end process;


    ap_condition_4606_assign_proc : process(ap_enable_reg_pp0_iter1, bckgndId_load_read_reg_4897, icmp_ln1027_reg_4973, icmp_ln1518_reg_4992, and_ln1523_fu_1944_p2)
    begin
                ap_condition_4606 <= ((bckgndId_load_read_reg_4897 = ap_const_lv8_F) and (ap_const_lv1_0 = and_ln1523_fu_1944_p2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1518_reg_4992 = ap_const_lv1_0) and (icmp_ln1027_reg_4973 = ap_const_lv1_1));
    end process;


    ap_condition_4610_assign_proc : process(ap_enable_reg_pp0_iter1, bckgndId_load_read_reg_4897, icmp_ln1518_reg_4992, and_ln1523_fu_1944_p2)
    begin
                ap_condition_4610 <= ((bckgndId_load_read_reg_4897 = ap_const_lv8_F) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_lv1_1 = and_ln1523_fu_1944_p2) and (icmp_ln1518_reg_4992 = ap_const_lv1_0));
    end process;


    ap_condition_4613_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln520_fu_1635_p2, bckgndId_load_read_read_fu_664_p2, icmp_ln1518_fu_1683_p2)
    begin
                ap_condition_4613 <= ((bckgndId_load_read_read_fu_664_p2 = ap_const_lv8_F) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln520_fu_1635_p2 = ap_const_lv1_0) and (icmp_ln1518_fu_1683_p2 = ap_const_lv1_1));
    end process;


    ap_condition_4618_assign_proc : process(ap_enable_reg_pp0_iter5, icmp_ln1285_reg_5014_pp0_iter4_reg, and_ln1292_reg_5018_pp0_iter4_reg)
    begin
                ap_condition_4618 <= ((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (icmp_ln1285_reg_5014_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln1292_reg_5018_pp0_iter4_reg));
    end process;


    ap_condition_4622_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0, bckgndId_load_read_reg_4897)
    begin
                ap_condition_4622 <= ((bckgndId_load_read_reg_4897 = ap_const_lv8_A) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0));
    end process;


    ap_condition_4628_assign_proc : process(ap_enable_reg_pp0_iter5, bckgndId_load_read_reg_4897, icmp_ln1285_reg_5014_pp0_iter4_reg, and_ln1292_reg_5018_pp0_iter4_reg)
    begin
                ap_condition_4628 <= ((bckgndId_load_read_reg_4897 = ap_const_lv8_A) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (icmp_ln1285_reg_5014_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln1292_reg_5018_pp0_iter4_reg));
    end process;


    ap_condition_4634_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, icmp_ln520_fu_1635_p2, bckgndId_load, icmp_ln1285_fu_1785_p2)
    begin
                ap_condition_4634 <= ((bckgndId_load = ap_const_lv8_A) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln1285_fu_1785_p2 = ap_const_lv1_1) and (icmp_ln520_fu_1635_p2 = ap_const_lv1_0));
    end process;


    ap_condition_593_assign_proc : process(icmp_ln520_reg_4969_pp0_iter17_reg, bckgndId_load_read_reg_4897, colorFormatLocal_read_reg_4876, or_ln1449_reg_5067_pp0_iter17_reg)
    begin
                ap_condition_593 <= (not((colorFormatLocal_read_reg_4876 = ap_const_lv8_1)) and not((colorFormatLocal_read_reg_4876 = ap_const_lv8_0)) and (or_ln1449_reg_5067_pp0_iter17_reg = ap_const_lv1_0) and (bckgndId_load_read_reg_4897 = ap_const_lv8_C) and (icmp_ln520_reg_4969_pp0_iter17_reg = ap_const_lv1_0));
    end process;


    ap_condition_596_assign_proc : process(icmp_ln520_reg_4969_pp0_iter17_reg, bckgndId_load_read_reg_4897, colorFormatLocal_read_reg_4876, or_ln1449_reg_5067_pp0_iter17_reg)
    begin
                ap_condition_596 <= (not((colorFormatLocal_read_reg_4876 = ap_const_lv8_1)) and not((colorFormatLocal_read_reg_4876 = ap_const_lv8_0)) and (or_ln1449_reg_5067_pp0_iter17_reg = ap_const_lv1_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_C) and (icmp_ln520_reg_4969_pp0_iter17_reg = ap_const_lv1_0));
    end process;


    ap_condition_603_assign_proc : process(icmp_ln520_reg_4969_pp0_iter17_reg, bckgndId_load_read_reg_4897, colorFormatLocal_read_reg_4876)
    begin
                ap_condition_603 <= (not((colorFormatLocal_read_reg_4876 = ap_const_lv8_1)) and not((colorFormatLocal_read_reg_4876 = ap_const_lv8_0)) and (bckgndId_load_read_reg_4897 = ap_const_lv8_8) and (icmp_ln520_reg_4969_pp0_iter17_reg = ap_const_lv1_0));
    end process;


    ap_condition_610_assign_proc : process(icmp_ln520_reg_4969_pp0_iter17_reg, bckgndId_load_read_reg_4897, colorFormatLocal_read_reg_4876)
    begin
                ap_condition_610 <= (not((colorFormatLocal_read_reg_4876 = ap_const_lv8_1)) and not((colorFormatLocal_read_reg_4876 = ap_const_lv8_0)) and (bckgndId_load_read_reg_4897 = ap_const_lv8_7) and (icmp_ln520_reg_4969_pp0_iter17_reg = ap_const_lv1_0));
    end process;


    ap_condition_617_assign_proc : process(icmp_ln520_reg_4969_pp0_iter17_reg, bckgndId_load_read_reg_4897, colorFormatLocal_read_reg_4876)
    begin
                ap_condition_617 <= (not((colorFormatLocal_read_reg_4876 = ap_const_lv8_1)) and not((colorFormatLocal_read_reg_4876 = ap_const_lv8_0)) and (bckgndId_load_read_reg_4897 = ap_const_lv8_6) and (icmp_ln520_reg_4969_pp0_iter17_reg = ap_const_lv1_0));
    end process;


    ap_condition_624_assign_proc : process(icmp_ln520_reg_4969_pp0_iter17_reg, bckgndId_load_read_reg_4897, colorFormatLocal_read_reg_4876)
    begin
                ap_condition_624 <= (not((colorFormatLocal_read_reg_4876 = ap_const_lv8_1)) and not((colorFormatLocal_read_reg_4876 = ap_const_lv8_0)) and (bckgndId_load_read_reg_4897 = ap_const_lv8_5) and (icmp_ln520_reg_4969_pp0_iter17_reg = ap_const_lv1_0));
    end process;


    ap_condition_631_assign_proc : process(icmp_ln520_reg_4969_pp0_iter17_reg, bckgndId_load_read_reg_4897, colorFormatLocal_read_reg_4876)
    begin
                ap_condition_631 <= (not((colorFormatLocal_read_reg_4876 = ap_const_lv8_1)) and not((colorFormatLocal_read_reg_4876 = ap_const_lv8_0)) and (bckgndId_load_read_reg_4897 = ap_const_lv8_4) and (icmp_ln520_reg_4969_pp0_iter17_reg = ap_const_lv1_0));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln520_fu_1635_p2)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln520_fu_1635_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter20_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter20_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter13, ap_enable_reg_pp0_iter14, ap_enable_reg_pp0_iter15, ap_enable_reg_pp0_iter16, ap_enable_reg_pp0_iter17, ap_enable_reg_pp0_iter18, ap_enable_reg_pp0_iter19, ap_enable_reg_pp0_iter20, ap_enable_reg_pp0_iter21)
    begin
        if (((ap_enable_reg_pp0_iter21 = ap_const_logic_0) and (ap_enable_reg_pp0_iter20 = ap_const_logic_0) and (ap_enable_reg_pp0_iter19 = ap_const_logic_0) and (ap_enable_reg_pp0_iter18 = ap_const_logic_0) and (ap_enable_reg_pp0_iter17 = ap_const_logic_0) and (ap_enable_reg_pp0_iter16 = ap_const_logic_0) and (ap_enable_reg_pp0_iter15 = ap_const_logic_0) and (ap_enable_reg_pp0_iter14 = ap_const_logic_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;
    ap_phi_reg_pp0_iter0_hHatch_reg_1446 <= "X";
    ap_phi_reg_pp0_iter0_phi_ln1099_reg_1534 <= "XX";
    ap_phi_reg_pp0_iter0_phi_ln1120_reg_1523 <= "XX";
    ap_phi_reg_pp0_iter0_phi_ln1141_reg_1512 <= "XX";
    ap_phi_reg_pp0_iter0_phi_ln1162_reg_1501 <= "XX";
    ap_phi_reg_pp0_iter0_phi_ln1183_reg_1490 <= "XX";
    ap_phi_reg_pp0_iter0_phi_ln1459_reg_1479 <= "XX";
    ap_phi_reg_pp0_iter0_phi_ln1474_reg_1468 <= "XX";

    ap_predicate_op112_call_state1_assign_proc : process(icmp_ln520_fu_1635_p2, bckgndId_load)
    begin
                ap_predicate_op112_call_state1 <= ((bckgndId_load = ap_const_lv8_C) and (icmp_ln520_fu_1635_p2 = ap_const_lv1_0));
    end process;


    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_x_4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, x_fu_498)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_x_4 <= ap_const_lv16_0;
        else 
            ap_sig_allocacmp_x_4 <= x_fu_498;
        end if; 
    end process;

    b_1_fu_4134_p3 <= 
        trunc_ln1262_fu_4130_p1 when (icmp_ln1262_1_fu_4124_p2(0) = '1') else 
        ap_const_lv8_0;
    b_2_fu_4149_p3 <= 
        trunc_ln1243_fu_4091_p1 when (cmp2_i321_read_reg_4880(0) = '1') else 
        b_1_fu_4134_p3;
    b_fu_2698_p3 <= 
        ap_const_lv16_FF when (icmp_ln1244_fu_2688_p2(0) = '1') else 
        add_ln1244_2_fu_2693_p2;
    barWidth_cast_cast_fu_1563_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(barWidth_cast),12));
    bckgndId_load_read_read_fu_664_p2 <= bckgndId_load;

    bckgndYUV_blk_n_assign_proc : process(ap_enable_reg_pp0_iter21, bckgndYUV_full_n, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            bckgndYUV_blk_n <= bckgndYUV_full_n;
        else 
            bckgndYUV_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    bckgndYUV_din <= ((p_0_2_0_0_0557_out_i & p_0_1_0_0_0555_out_i) & p_0_0_0_0_0553_out_i);

    bckgndYUV_write_assign_proc : process(ap_enable_reg_pp0_iter21, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            bckgndYUV_write <= ap_const_logic_1;
        else 
            bckgndYUV_write <= ap_const_logic_0;
        end if; 
    end process;

    blkYuv_1_address0 <= zext_ln1474_fu_3345_p1(2 - 1 downto 0);

    blkYuv_1_ce0_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            blkYuv_1_ce0 <= ap_const_logic_1;
        else 
            blkYuv_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    blkYuv_address0 <= zext_ln1162_fu_3439_p1(2 - 1 downto 0);

    blkYuv_ce0_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            blkYuv_ce0 <= ap_const_logic_1;
        else 
            blkYuv_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    bluYuv_address0 <= zext_ln1141_fu_3444_p1(2 - 1 downto 0);

    bluYuv_ce0_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            bluYuv_ce0 <= ap_const_logic_1;
        else 
            bluYuv_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    colorFormatLocal_read_read_fu_640_p2 <= colorFormatLocal;
    conv2_i_i10_i349_cast_cast_cast_cast_cast_cast_fu_1575_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(conv2_i_i10_i349_cast_cast_cast_cast_cast_fu_1571_p1),8));
        conv2_i_i10_i349_cast_cast_cast_cast_cast_fu_1571_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(conv2_i_i10_i349_cast_cast_cast_cast),5));

    conv2_i_i_i333_cast_cast_cast_fu_1587_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(conv2_i_i_i333_cast_cast),8));
    conv2_i_i_i_cast_cast_fu_1579_p3 <= 
        ap_const_lv8_FF when (conv2_i_i_i_cast(0) = '1') else 
        ap_const_lv8_0;
    empty_70_fu_4515_p1 <= rampVal_loc_1_out_i(8 - 1 downto 0);
    empty_71_fu_3095_p1 <= s(8 - 1 downto 0);
    g_1_fu_4110_p3 <= 
        trunc_ln1261_fu_4106_p1 when (icmp_ln1261_1_fu_4100_p2(0) = '1') else 
        ap_const_lv8_0;
    g_2_fu_4142_p3 <= 
        trunc_ln1239_fu_4088_p1 when (cmp2_i321_read_reg_4880(0) = '1') else 
        g_1_fu_4110_p3;
    g_fu_2578_p3 <= 
        ap_const_lv16_FF when (icmp_ln1240_fu_2568_p2(0) = '1') else 
        add_ln1240_2_fu_2573_p2;
    grnYuv_address0 <= zext_ln1120_fu_3449_p1(2 - 1 downto 0);

    grnYuv_ce0_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grnYuv_ce0 <= ap_const_logic_1;
        else 
            grnYuv_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1545_p3 <= 
        ap_const_lv2_2 when (trunc_ln520_reg_4950_pp0_iter17_reg(0) = '1') else 
        ap_const_lv2_1;

    grp_fu_1701_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_1701_ce <= ap_const_logic_1;
        else 
            grp_fu_1701_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1701_p1 <= ap_const_lv11_5(4 - 1 downto 0);

    grp_fu_1713_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_1713_ce <= ap_const_logic_1;
        else 
            grp_fu_1713_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1713_p0 <= std_logic_vector(unsigned(trunc_ln520_2_fu_1631_p1) + unsigned(ap_const_lv11_2AA));
    grp_fu_1713_p1 <= ap_const_lv11_5(4 - 1 downto 0);

    grp_fu_2004_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_2004_ce <= ap_const_logic_1;
        else 
            grp_fu_2004_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2004_p0 <= std_logic_vector(unsigned(trunc_ln520_2_reg_4962) + unsigned(ap_const_lv11_554));
    grp_fu_2004_p1 <= ap_const_lv11_5(4 - 1 downto 0);

    grp_fu_4645_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_4645_ce <= ap_const_logic_1;
        else 
            grp_fu_4645_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4645_p0 <= zext_ln1302_fu_1619_p1(16 - 1 downto 0);
    grp_fu_4645_p1 <= ap_const_lv17_1FFFF(1 - 1 downto 0);
    grp_fu_4645_p2 <= zext_ln1302_fu_1619_p1(16 - 1 downto 0);

    grp_fu_4654_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_4654_ce <= ap_const_logic_1;
        else 
            grp_fu_4654_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4654_p2 <= std_logic_vector(unsigned(phi_mul_fu_494) + unsigned(zonePlateVAddr_loc_1_out_i));

    grp_fu_4662_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_4662_ce <= ap_const_logic_1;
        else 
            grp_fu_4662_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4662_p0 <= grp_fu_4662_p00(11 - 1 downto 0);
    grp_fu_4662_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln520_2_reg_4962_pp0_iter9_reg),23));
    grp_fu_4662_p1 <= ap_const_lv23_CCD(12 - 1 downto 0);

    grp_fu_4669_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_4669_ce <= ap_const_logic_1;
        else 
            grp_fu_4669_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4669_p0 <= grp_fu_4669_p00(11 - 1 downto 0);
    grp_fu_4669_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1240_reg_4996_pp0_iter9_reg),23));
    grp_fu_4669_p1 <= ap_const_lv23_CCD(12 - 1 downto 0);

    grp_fu_4676_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_4676_ce <= ap_const_logic_1;
        else 
            grp_fu_4676_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4676_p0 <= grp_fu_4676_p00(11 - 1 downto 0);
    grp_fu_4676_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1244_reg_5038_pp0_iter10_reg),23));
    grp_fu_4676_p1 <= ap_const_lv23_CCD(12 - 1 downto 0);

    grp_fu_4683_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_4683_ce <= ap_const_logic_1;
        else 
            grp_fu_4683_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4683_p0 <= zext_ln1257_fu_2646_p1(16 - 1 downto 0);
    grp_fu_4683_p1 <= ap_const_lv23_4D(7 - 1 downto 0);
    grp_fu_4683_p2 <= ap_const_lv23_1080(13 - 1 downto 0);

    grp_fu_4692_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_4692_ce <= ap_const_logic_1;
        else 
            grp_fu_4692_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4692_p0 <= zext_ln1257_fu_2646_p1(16 - 1 downto 0);
    grp_fu_4692_p1 <= ap_const_lv23_7FFFD5(7 - 1 downto 0);
    grp_fu_4692_p2 <= ap_const_lv23_8080(16 - 1 downto 0);

    grp_fu_4701_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_4701_ce <= ap_const_logic_1;
        else 
            grp_fu_4701_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4701_p0 <= grp_fu_4701_p00(16 - 1 downto 0);
    grp_fu_4701_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(g_fu_2578_p3),24));
    grp_fu_4701_p1 <= ap_const_lv24_FFFF95(8 - 1 downto 0);

    grp_fu_4707_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_4707_ce <= ap_const_logic_1;
        else 
            grp_fu_4707_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4707_p0 <= zext_ln1257_1_reg_5223(16 - 1 downto 0);
    grp_fu_4707_p1 <= ap_const_lv24_96(8 - 1 downto 0);
    grp_fu_4707_p2 <= grp_fu_4707_p20(23 - 1 downto 0);
    grp_fu_4707_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_4683_p3),24));

    grp_fu_4716_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_4716_ce <= ap_const_logic_1;
        else 
            grp_fu_4716_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4716_p0 <= grp_fu_4716_p00(16 - 1 downto 0);
    grp_fu_4716_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(b_fu_2698_p3),21));
    grp_fu_4716_p1 <= ap_const_lv21_1D(5 - 1 downto 0);

    grp_fu_4724_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_4724_ce <= ap_const_logic_1;
        else 
            grp_fu_4724_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4724_p0 <= zext_ln1257_1_reg_5223(16 - 1 downto 0);
    grp_fu_4724_p1 <= ap_const_lv24_FFFFAB(8 - 1 downto 0);

    grp_fu_4732_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_4732_ce <= ap_const_logic_1;
        else 
            grp_fu_4732_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4732_p0 <= grp_fu_4732_p00(16 - 1 downto 0);
    grp_fu_4732_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(b_fu_2698_p3),22));
    grp_fu_4732_p1 <= ap_const_lv22_3FFFEB(6 - 1 downto 0);

    grp_fu_4741_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_4741_ce <= ap_const_logic_1;
        else 
            grp_fu_4741_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4741_p1 <= ap_const_lv28_DD(8 - 1 downto 0);

    grp_reg_ap_uint_10_s_fu_1719_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp112)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp112))) then 
            grp_reg_ap_uint_10_s_fu_1719_ap_ce <= ap_const_logic_1;
        else 
            grp_reg_ap_uint_10_s_fu_1719_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_reg_int_s_fu_2279_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp275)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp275))) then 
            grp_reg_int_s_fu_2279_ap_ce <= ap_const_logic_1;
        else 
            grp_reg_int_s_fu_2279_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_reg_int_s_fu_2279_d <= grp_fu_4645_p3(16 downto 1);

    hBarSel_assign_proc : process(ap_enable_reg_pp0_iter16, ap_block_pp0_stage0, bckgndId_load_read_reg_4897, icmp_ln1027_reg_4973_pp0_iter15_reg, add_ln1367_fu_2952_p2, ap_condition_4424)
    begin
        if (((bckgndId_load_read_reg_4897 = ap_const_lv8_B) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if (((ap_enable_reg_pp0_iter16 = ap_const_logic_1) and (icmp_ln1027_reg_4973_pp0_iter15_reg = ap_const_lv1_1))) then 
                hBarSel <= ap_const_lv3_0;
            elsif ((ap_const_boolean_1 = ap_condition_4424)) then 
                hBarSel <= add_ln1367_fu_2952_p2;
            else 
                hBarSel <= "XXX";
            end if;
        else 
            hBarSel <= "XXX";
        end if; 
    end process;


    hBarSel_1_assign_proc : process(ap_enable_reg_pp0_iter16, ap_block_pp0_stage0, bckgndId_load_read_reg_4897, icmp_ln1027_reg_4973_pp0_iter15_reg, add_ln1730_fu_2800_p2, ap_condition_4430)
    begin
        if (((bckgndId_load_read_reg_4897 = ap_const_lv8_13) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if (((ap_enable_reg_pp0_iter16 = ap_const_logic_1) and (icmp_ln1027_reg_4973_pp0_iter15_reg = ap_const_lv1_1))) then 
                hBarSel_1 <= ap_const_lv3_0;
            elsif ((ap_const_boolean_1 = ap_condition_4430)) then 
                hBarSel_1 <= add_ln1730_fu_2800_p2;
            else 
                hBarSel_1 <= "XXX";
            end if;
        else 
            hBarSel_1 <= "XXX";
        end if; 
    end process;


    hBarSel_1_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter16, ap_enable_reg_pp0_iter17, ap_block_pp0_stage0_11001, bckgndId_load_read_reg_4897, icmp_ln1027_reg_4973_pp0_iter15_reg, icmp_ln1027_reg_4973_pp0_iter16_reg, icmp_ln1027_7_fu_2774_p2)
    begin
        if ((((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_13) and (icmp_ln1027_7_fu_2774_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1027_reg_4973_pp0_iter16_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter16 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_13) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1027_reg_4973_pp0_iter15_reg = ap_const_lv1_1)))) then 
            hBarSel_1_ap_vld <= ap_const_logic_1;
        else 
            hBarSel_1_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    hBarSel_2_assign_proc : process(icmp_ln1027_reg_4973_pp0_iter17_reg, icmp_ln1027_1_reg_5063_pp0_iter17_reg, zext_ln1212_fu_3113_p1, empty_71_fu_3095_p1, ap_condition_4433)
    begin
        if ((ap_const_boolean_1 = ap_condition_4433)) then
            if ((icmp_ln1027_reg_4973_pp0_iter17_reg = ap_const_lv1_1)) then 
                hBarSel_2 <= empty_71_fu_3095_p1;
            elsif (((icmp_ln1027_1_reg_5063_pp0_iter17_reg = ap_const_lv1_0) and (icmp_ln1027_reg_4973_pp0_iter17_reg = ap_const_lv1_0))) then 
                hBarSel_2 <= zext_ln1212_fu_3113_p1;
            else 
                hBarSel_2 <= "XXXXXXXX";
            end if;
        else 
            hBarSel_2 <= "XXXXXXXX";
        end if; 
    end process;


    hBarSel_2_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter18, ap_block_pp0_stage0_11001, bckgndId_load_read_reg_4897, icmp_ln1027_reg_4973_pp0_iter17_reg, icmp_ln1027_1_reg_5063_pp0_iter17_reg)
    begin
        if ((((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1027_reg_4973_pp0_iter17_reg = ap_const_lv1_1)) or ((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_9) and (icmp_ln1027_1_reg_5063_pp0_iter17_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1027_reg_4973_pp0_iter17_reg = ap_const_lv1_0)))) then 
            hBarSel_2_ap_vld <= ap_const_logic_1;
        else 
            hBarSel_2_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    hBarSel_3_assign_proc : process(ap_enable_reg_pp0_iter16, ap_block_pp0_stage0, bckgndId_load_read_reg_4897, icmp_ln1027_reg_4973_pp0_iter15_reg, add_ln1548_fu_2880_p2, ap_condition_4439)
    begin
        if (((bckgndId_load_read_reg_4897 = ap_const_lv8_F) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if (((ap_enable_reg_pp0_iter16 = ap_const_logic_1) and (icmp_ln1027_reg_4973_pp0_iter15_reg = ap_const_lv1_1))) then 
                hBarSel_3 <= ap_const_lv3_0;
            elsif ((ap_const_boolean_1 = ap_condition_4439)) then 
                hBarSel_3 <= add_ln1548_fu_2880_p2;
            else 
                hBarSel_3 <= "XXX";
            end if;
        else 
            hBarSel_3 <= "XXX";
        end if; 
    end process;


    hBarSel_3_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter16, ap_enable_reg_pp0_iter17, ap_block_pp0_stage0_11001, bckgndId_load_read_reg_4897, icmp_ln1027_reg_4973_pp0_iter15_reg, icmp_ln1027_reg_4973_pp0_iter16_reg, icmp_ln1027_6_reg_5034_pp0_iter16_reg)
    begin
        if ((((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_F) and (icmp_ln1027_6_reg_5034_pp0_iter16_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1027_reg_4973_pp0_iter16_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter16 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_F) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1027_reg_4973_pp0_iter15_reg = ap_const_lv1_1)))) then 
            hBarSel_3_ap_vld <= ap_const_logic_1;
        else 
            hBarSel_3_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    hBarSel_3_loc_1_out_o_assign_proc : process(hBarSel_3_loc_1_out_i, icmp_ln1027_reg_4973_pp0_iter16_reg, icmp_ln1027_6_reg_5034_pp0_iter16_reg, zext_ln1548_fu_2886_p1, ap_condition_4442)
    begin
        if ((ap_const_boolean_1 = ap_condition_4442)) then
            if ((icmp_ln1027_reg_4973_pp0_iter16_reg = ap_const_lv1_1)) then 
                hBarSel_3_loc_1_out_o <= ap_const_lv8_0;
            elsif (((icmp_ln1027_6_reg_5034_pp0_iter16_reg = ap_const_lv1_0) and (icmp_ln1027_reg_4973_pp0_iter16_reg = ap_const_lv1_0))) then 
                hBarSel_3_loc_1_out_o <= zext_ln1548_fu_2886_p1;
            else 
                hBarSel_3_loc_1_out_o <= hBarSel_3_loc_1_out_i;
            end if;
        else 
            hBarSel_3_loc_1_out_o <= hBarSel_3_loc_1_out_i;
        end if; 
    end process;


    hBarSel_3_loc_1_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter17, ap_block_pp0_stage0_11001, bckgndId_load_read_reg_4897, icmp_ln1027_reg_4973_pp0_iter16_reg, icmp_ln1027_6_reg_5034_pp0_iter16_reg)
    begin
        if ((((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_F) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1027_reg_4973_pp0_iter16_reg = ap_const_lv1_1)) or ((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_F) and (icmp_ln1027_6_reg_5034_pp0_iter16_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1027_reg_4973_pp0_iter16_reg = ap_const_lv1_0)))) then 
            hBarSel_3_loc_1_out_o_ap_vld <= ap_const_logic_1;
        else 
            hBarSel_3_loc_1_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    hBarSel_4_loc_1_out_o_assign_proc : process(hBarSel_4_loc_1_out_i, icmp_ln1027_reg_4973_pp0_iter17_reg, icmp_ln1027_1_reg_5063_pp0_iter17_reg, zext_ln1212_fu_3113_p1, empty_71_fu_3095_p1, ap_condition_4433)
    begin
        if ((ap_const_boolean_1 = ap_condition_4433)) then
            if ((icmp_ln1027_reg_4973_pp0_iter17_reg = ap_const_lv1_1)) then 
                hBarSel_4_loc_1_out_o <= empty_71_fu_3095_p1;
            elsif (((icmp_ln1027_1_reg_5063_pp0_iter17_reg = ap_const_lv1_0) and (icmp_ln1027_reg_4973_pp0_iter17_reg = ap_const_lv1_0))) then 
                hBarSel_4_loc_1_out_o <= zext_ln1212_fu_3113_p1;
            else 
                hBarSel_4_loc_1_out_o <= hBarSel_4_loc_1_out_i;
            end if;
        else 
            hBarSel_4_loc_1_out_o <= hBarSel_4_loc_1_out_i;
        end if; 
    end process;


    hBarSel_4_loc_1_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter18, ap_block_pp0_stage0_11001, bckgndId_load_read_reg_4897, icmp_ln1027_reg_4973_pp0_iter17_reg, icmp_ln1027_1_reg_5063_pp0_iter17_reg)
    begin
        if ((((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1027_reg_4973_pp0_iter17_reg = ap_const_lv1_1)) or ((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_9) and (icmp_ln1027_1_reg_5063_pp0_iter17_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1027_reg_4973_pp0_iter17_reg = ap_const_lv1_0)))) then 
            hBarSel_4_loc_1_out_o_ap_vld <= ap_const_logic_1;
        else 
            hBarSel_4_loc_1_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    hBarSel_5_loc_1_out_o_assign_proc : process(hBarSel_5_loc_1_out_i, icmp_ln1027_reg_4973_pp0_iter16_reg, zext_ln1730_fu_2806_p1, icmp_ln1027_7_fu_2774_p2, ap_condition_4446)
    begin
        if ((ap_const_boolean_1 = ap_condition_4446)) then
            if ((icmp_ln1027_reg_4973_pp0_iter16_reg = ap_const_lv1_1)) then 
                hBarSel_5_loc_1_out_o <= ap_const_lv8_0;
            elsif (((icmp_ln1027_7_fu_2774_p2 = ap_const_lv1_0) and (icmp_ln1027_reg_4973_pp0_iter16_reg = ap_const_lv1_0))) then 
                hBarSel_5_loc_1_out_o <= zext_ln1730_fu_2806_p1;
            else 
                hBarSel_5_loc_1_out_o <= hBarSel_5_loc_1_out_i;
            end if;
        else 
            hBarSel_5_loc_1_out_o <= hBarSel_5_loc_1_out_i;
        end if; 
    end process;


    hBarSel_5_loc_1_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter17, ap_block_pp0_stage0_11001, bckgndId_load_read_reg_4897, icmp_ln1027_reg_4973_pp0_iter16_reg, icmp_ln1027_7_fu_2774_p2)
    begin
        if ((((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_13) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1027_reg_4973_pp0_iter16_reg = ap_const_lv1_1)) or ((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_13) and (icmp_ln1027_7_fu_2774_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1027_reg_4973_pp0_iter16_reg = ap_const_lv1_0)))) then 
            hBarSel_5_loc_1_out_o_ap_vld <= ap_const_logic_1;
        else 
            hBarSel_5_loc_1_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    hBarSel_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter16, ap_enable_reg_pp0_iter17, ap_block_pp0_stage0_11001, bckgndId_load_read_reg_4897, icmp_ln1027_reg_4973_pp0_iter15_reg, icmp_ln1027_reg_4973_pp0_iter16_reg, icmp_ln1027_5_reg_5059_pp0_iter16_reg)
    begin
        if ((((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_B) and (icmp_ln1027_5_reg_5059_pp0_iter16_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1027_reg_4973_pp0_iter16_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter16 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_B) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1027_reg_4973_pp0_iter15_reg = ap_const_lv1_1)))) then 
            hBarSel_ap_vld <= ap_const_logic_1;
        else 
            hBarSel_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    hBarSel_loc_1_out_o_assign_proc : process(hBarSel_loc_1_out_i, icmp_ln1027_reg_4973_pp0_iter16_reg, icmp_ln1027_5_reg_5059_pp0_iter16_reg, zext_ln1367_fu_2958_p1, ap_condition_4450)
    begin
        if ((ap_const_boolean_1 = ap_condition_4450)) then
            if ((icmp_ln1027_reg_4973_pp0_iter16_reg = ap_const_lv1_1)) then 
                hBarSel_loc_1_out_o <= ap_const_lv8_0;
            elsif (((icmp_ln1027_5_reg_5059_pp0_iter16_reg = ap_const_lv1_0) and (icmp_ln1027_reg_4973_pp0_iter16_reg = ap_const_lv1_0))) then 
                hBarSel_loc_1_out_o <= zext_ln1367_fu_2958_p1;
            else 
                hBarSel_loc_1_out_o <= hBarSel_loc_1_out_i;
            end if;
        else 
            hBarSel_loc_1_out_o <= hBarSel_loc_1_out_i;
        end if; 
    end process;


    hBarSel_loc_1_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter17, ap_block_pp0_stage0_11001, bckgndId_load_read_reg_4897, icmp_ln1027_reg_4973_pp0_iter16_reg, icmp_ln1027_5_reg_5059_pp0_iter16_reg)
    begin
        if ((((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_B) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1027_reg_4973_pp0_iter16_reg = ap_const_lv1_1)) or ((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_B) and (icmp_ln1027_5_reg_5059_pp0_iter16_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1027_reg_4973_pp0_iter16_reg = ap_const_lv1_0)))) then 
            hBarSel_loc_1_out_o_ap_vld <= ap_const_logic_1;
        else 
            hBarSel_loc_1_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    hdata_flag_1_out <= hdata_flag_1_fu_506;

    hdata_flag_1_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln520_reg_4969_pp0_iter19_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln520_reg_4969_pp0_iter19_reg = ap_const_lv1_1))) then 
            hdata_flag_1_out_ap_vld <= ap_const_logic_1;
        else 
            hdata_flag_1_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    hdata_loc_1_out_o_assign_proc : process(ap_enable_reg_pp0_iter20, hdata_loc_1_out_i, ap_block_pp0_stage0, bckgndId_load_read_reg_4897, zext_ln648_fu_4049_p1)
    begin
        if (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_E) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            hdata_loc_1_out_o <= zext_ln648_fu_4049_p1;
        else 
            hdata_loc_1_out_o <= hdata_loc_1_out_i;
        end if; 
    end process;


    hdata_loc_1_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter20, ap_block_pp0_stage0_11001, bckgndId_load_read_reg_4897)
    begin
        if (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_E) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            hdata_loc_1_out_o_ap_vld <= ap_const_logic_1;
        else 
            hdata_loc_1_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    hdata_new_1_out <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1500_fu_4043_p2),16));

    hdata_new_1_out_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter20, ap_block_pp0_stage0_11001, bckgndId_load_read_reg_4897)
    begin
        if (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_E) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            hdata_new_1_out_ap_vld <= ap_const_logic_1;
        else 
            hdata_new_1_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln1019_1_fu_2074_p2 <= "1" when (xCount_V_2 = grp_reg_ap_uint_10_s_fu_1719_ap_return) else "0";
    icmp_ln1019_fu_2018_p2 <= "1" when (sub_i_i_i_read_reg_4833 = zext_ln1019_fu_2014_p1) else "0";
    icmp_ln1027_1_fu_2192_p2 <= "1" when (unsigned(ret_V_fu_2186_p2) < unsigned(barWidth_cast_cast_reg_4935)) else "0";
    icmp_ln1027_2_fu_2118_p2 <= "1" when (signed(sub_i_i_i_read_reg_4833) > signed(zext_ln1027_fu_2114_p1)) else "0";
    icmp_ln1027_3_fu_1939_p2 <= "1" when (signed(sub_i_i_i_read_reg_4833) > signed(zext_ln1027_1_fu_1935_p1)) else "0";
    icmp_ln1027_4_fu_1902_p2 <= "0" when (yCount_V_1 = ap_const_lv6_3F) else "1";
    icmp_ln1027_5_fu_2150_p2 <= "1" when (unsigned(xCount_V) < unsigned(barWidthMinSamples_read_reg_4824)) else "0";
    icmp_ln1027_6_fu_1971_p2 <= "1" when (unsigned(xCount_V_3) < unsigned(barWidthMinSamples_read_reg_4824)) else "0";
    icmp_ln1027_7_fu_2774_p2 <= "1" when (unsigned(xCount_V_1) < unsigned(ap_const_lv10_3F)) else "0";
    icmp_ln1027_8_fu_2068_p2 <= "1" when (unsigned(grp_reg_ap_uint_10_s_fu_1719_ap_return) > unsigned(xCount_V_2)) else "0";
    icmp_ln1027_fu_1641_p2 <= "1" when (ap_sig_allocacmp_x_4 = ap_const_lv16_0) else "0";
    icmp_ln1050_fu_1887_p2 <= "1" when (or_ln1050_fu_1881_p2 = ap_const_lv16_0) else "0";
    icmp_ln1236_fu_2550_p2 <= "1" when (signed(tmp_13_reg_5156) > signed(ap_const_lv24_0)) else "0";
    icmp_ln1240_fu_2568_p2 <= "1" when (signed(tmp_15_reg_5166) > signed(ap_const_lv24_0)) else "0";
    icmp_ln1244_fu_2688_p2 <= "1" when (signed(tmp_17_reg_5212) > signed(ap_const_lv24_0)) else "0";
    icmp_ln1260_fu_3282_p2 <= "0" when (tmp_18_fu_3272_p4 = ap_const_lv9_0) else "1";
    icmp_ln1261_1_fu_4100_p2 <= "1" when (signed(select_ln1261_fu_4094_p3) > signed(ap_const_lv17_0)) else "0";
    icmp_ln1261_fu_3316_p2 <= "1" when (signed(tmp_19_fu_3306_p4) > signed(ap_const_lv9_0)) else "0";
    icmp_ln1262_1_fu_4124_p2 <= "1" when (signed(select_ln1262_fu_4118_p3) > signed(ap_const_lv17_0)) else "0";
    icmp_ln1262_fu_3332_p2 <= "1" when (signed(tmp_20_fu_3322_p4) > signed(ap_const_lv9_0)) else "0";
    icmp_ln1285_fu_1785_p2 <= "1" when (or_ln1285_fu_1779_p2 = ap_const_lv16_0) else "0";
    icmp_ln1336_fu_1761_p2 <= "1" when (or_ln1336_fu_1755_p2 = ap_const_lv16_0) else "0";
    icmp_ln1404_read_read_fu_562_p2 <= icmp_ln1404;
    icmp_ln1404_read_reg_4820 <= icmp_ln1404;
    icmp_ln1428_fu_1737_p2 <= "1" when (sub40_i = zext_ln1302_fu_1619_p1) else "0";
    icmp_ln1518_fu_1683_p2 <= "1" when (or_ln1518_fu_1677_p2 = ap_const_lv16_0) else "0";
    icmp_ln1584_fu_1671_p2 <= "1" when (trunc_ln520_1_fu_1627_p1 = ap_const_lv8_0) else "0";
    icmp_ln1701_fu_1659_p2 <= "1" when (or_ln1701_fu_1653_p2 = ap_const_lv16_0) else "0";
    icmp_ln520_fu_1635_p2 <= "1" when (ap_sig_allocacmp_x_4 = loopWidth) else "0";
    lshr_ln1498_1_fu_3795_p4 <= gSerie_V(27 downto 1);
    lshr_ln1498_2_fu_3841_p4 <= bSerie_V(27 downto 1);
    lshr_ln1_fu_2358_p1 <= grp_fu_4654_p3;
    lshr_ln_fu_3749_p4 <= rSerie_V(27 downto 1);
    op_assign_5_fu_4349_p3 <= 
        tpgBarSelRgb_r_load_cast_fu_4345_p1 when (cmp2_i321_read_reg_4880(0) = '1') else 
        tpgBarSelYuv_y_q0;
    op_assign_7_fu_4259_p3 <= 
        tpgBarSelRgb_r_load_1_cast_fu_4255_p1 when (cmp2_i321_read_reg_4880(0) = '1') else 
        tpgBarSelYuv_y_q0;
    op_assign_8_fu_3959_p3 <= 
        tpgBarSelRgb_r_load_2_cast_fu_3955_p1 when (cmp2_i321_read_reg_4880(0) = '1') else 
        tpgBarSelYuv_y_q0;
    or_ln1050_fu_1881_p2 <= (y or ap_sig_allocacmp_x_4);
    or_ln1285_fu_1779_p2 <= (y or ap_sig_allocacmp_x_4);
    or_ln1336_fu_1755_p2 <= (y or ap_sig_allocacmp_x_4);
    or_ln1370_fu_3080_p2 <= (trunc_ln1370_1_fu_3076_p1 or shl_ln3_fu_3064_p3);
    or_ln1449_fu_2224_p2 <= (vHatch or ap_phi_reg_pp0_iter2_hHatch_reg_1446);
    or_ln1518_fu_1677_p2 <= (y or ap_sig_allocacmp_x_4);
    or_ln1701_fu_1653_p2 <= (y or ap_sig_allocacmp_x_4);
    or_ln1733_fu_3004_p2 <= (trunc_ln1733_1_fu_3000_p1 or shl_ln5_fu_2988_p3);

    p_0_0_0_0_0553_out_o_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter20, icmp_ln520_fu_1635_p2, conv2_i_i10_i331, conv2_i_i10_i326, rampStart_1, p_0_0_0_0_0553_out_i, DPtpgBarSelYuv_601_y_q0, DPtpgBarSelYuv_709_y_q0, ap_block_pp0_stage0, bckgndId_load_read_reg_4897, colorFormatLocal_read_reg_4876, cmp126_i_read_reg_4786, cmp59_i_read_reg_4790, colorFormatLocal_read_read_fu_640_p2, cmp2_i321_read_reg_4880, bckgndId_load_read_read_fu_664_p2, trunc_ln520_reg_4950_pp0_iter19_reg, or_ln1449_reg_5067_pp0_iter19_reg, r_2_reg_5403, add_ln1314_reg_5450, select_ln673_fu_3607_p3, pix_val_V_9_cast_fu_3547_p1, sext_ln213_fu_3577_p1, tmp_val_3_fu_3647_p3, trunc_ln_fu_3881_p3, op_assign_8_fu_3959_p3, select_ln1487_fu_4030_p3, op_assign_7_fu_4259_p3, op_assign_5_fu_4349_p3, empty_70_fu_4515_p1, select_ln1027_fu_4552_p3, conv2_i_i10_i349_cast_cast_cast_cast_cast_cast_fu_1575_p1)
    begin
        if (((not((colorFormatLocal_read_read_fu_640_p2 = ap_const_lv8_0)) and (bckgndId_load_read_read_fu_664_p2 = ap_const_lv8_4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln520_fu_1635_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((bckgndId_load_read_read_fu_664_p2 = ap_const_lv8_4) and (colorFormatLocal_read_read_fu_640_p2 = ap_const_lv8_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln520_fu_1635_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            p_0_0_0_0_0553_out_o <= conv2_i_i10_i326;
        elsif (((not((colorFormatLocal_read_read_fu_640_p2 = ap_const_lv8_0)) and (bckgndId_load_read_read_fu_664_p2 = ap_const_lv8_5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln520_fu_1635_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((bckgndId_load_read_read_fu_664_p2 = ap_const_lv8_5) and (colorFormatLocal_read_read_fu_640_p2 = ap_const_lv8_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln520_fu_1635_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            p_0_0_0_0_0553_out_o <= conv2_i_i10_i331;
        elsif (((not((colorFormatLocal_read_read_fu_640_p2 = ap_const_lv8_0)) and (bckgndId_load_read_read_fu_664_p2 = ap_const_lv8_6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln520_fu_1635_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((bckgndId_load_read_read_fu_664_p2 = ap_const_lv8_6) and (colorFormatLocal_read_read_fu_640_p2 = ap_const_lv8_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln520_fu_1635_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            p_0_0_0_0_0553_out_o <= conv2_i_i10_i349_cast_cast_cast_cast_cast_cast_fu_1575_p1;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_0_0_0_0553_out_o <= select_ln1027_fu_4552_p3;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_2) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_0_0_0_0553_out_o <= empty_70_fu_4515_p1;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_3) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_0_0_0_0553_out_o <= rampStart_1;
        elsif ((not((colorFormatLocal_read_reg_4876 = ap_const_lv8_0)) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_7) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_0_0_0_0553_out_o <= ap_const_lv8_0_15;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (colorFormatLocal_read_reg_4876 = ap_const_lv8_0) and (bckgndId_load_read_reg_4897 = ap_const_lv8_7) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_0_0_0_0553_out_o <= ap_const_lv8_0_14;
        elsif ((not((colorFormatLocal_read_reg_4876 = ap_const_lv8_0)) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_8) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_0_0_0_0553_out_o <= ap_const_lv8_FF_13;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (colorFormatLocal_read_reg_4876 = ap_const_lv8_0) and (bckgndId_load_read_reg_4897 = ap_const_lv8_8) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_0_0_0_0553_out_o <= ap_const_lv8_FF_12;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_9) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_0_0_0_0553_out_o <= op_assign_5_fu_4349_p3;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_A) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_0_0_0_0553_out_o <= add_ln1314_reg_5450;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_B) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_0_0_0_0553_out_o <= op_assign_7_fu_4259_p3;
        elsif ((not((colorFormatLocal_read_reg_4876 = ap_const_lv8_0)) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_C) and (or_ln1449_reg_5067_pp0_iter19_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_0_0_0_0553_out_o <= ap_const_lv8_FF_11;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (colorFormatLocal_read_reg_4876 = ap_const_lv8_0) and (bckgndId_load_read_reg_4897 = ap_const_lv8_C) and (or_ln1449_reg_5067_pp0_iter19_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_0_0_0_0553_out_o <= ap_const_lv8_FF_10;
        elsif ((not((colorFormatLocal_read_reg_4876 = ap_const_lv8_0)) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_C) and (or_ln1449_reg_5067_pp0_iter19_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_0_0_0_0553_out_o <= ap_const_lv8_0_9;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (colorFormatLocal_read_reg_4876 = ap_const_lv8_0) and (bckgndId_load_read_reg_4897 = ap_const_lv8_C) and (or_ln1449_reg_5067_pp0_iter19_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_0_0_0_0553_out_o <= ap_const_lv8_0_8;
        elsif (((not((colorFormatLocal_read_reg_4876 = ap_const_lv8_1)) and not((colorFormatLocal_read_reg_4876 = ap_const_lv8_0)) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_D) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (trunc_ln520_reg_4950_pp0_iter19_reg = ap_const_lv1_1)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (colorFormatLocal_read_reg_4876 = ap_const_lv8_0) and (bckgndId_load_read_reg_4897 = ap_const_lv8_D) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and ((not((colorFormatLocal_read_reg_4876 = ap_const_lv8_0)) and (colorFormatLocal_read_reg_4876 = ap_const_lv8_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_D)) or (not((colorFormatLocal_read_reg_4876 = ap_const_lv8_0)) and (bckgndId_load_read_reg_4897 = ap_const_lv8_D) and (trunc_ln520_reg_4950_pp0_iter19_reg = ap_const_lv1_0)))))) then 
            p_0_0_0_0_0553_out_o <= r_2_reg_5403;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_E) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_0_0_0_0553_out_o <= select_ln1487_fu_4030_p3;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_F) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_0_0_0_0553_out_o <= op_assign_8_fu_3959_p3;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_10) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_0_0_0_0553_out_o <= trunc_ln_fu_3881_p3;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_11) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_0_0_0_0553_out_o <= tmp_val_3_fu_3647_p3;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_12) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_0_0_0_0553_out_o <= select_ln673_fu_3607_p3;
        elsif (((cmp2_i321_read_reg_4880 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (cmp59_i_read_reg_4790 = ap_const_lv1_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_13) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_0_0_0_0553_out_o <= sext_ln213_fu_3577_p1;
        elsif (((cmp2_i321_read_reg_4880 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (cmp59_i_read_reg_4790 = ap_const_lv1_0) and (bckgndId_load_read_reg_4897 = ap_const_lv8_13) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_0_0_0_0553_out_o <= pix_val_V_9_cast_fu_3547_p1;
        elsif (((cmp2_i321_read_reg_4880 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (cmp126_i_read_reg_4786 = ap_const_lv1_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_13) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_0_0_0_0553_out_o <= DPtpgBarSelYuv_601_y_q0;
        elsif (((cmp2_i321_read_reg_4880 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (cmp126_i_read_reg_4786 = ap_const_lv1_0) and (bckgndId_load_read_reg_4897 = ap_const_lv8_13) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_0_0_0_0553_out_o <= DPtpgBarSelYuv_709_y_q0;
        else 
            p_0_0_0_0_0553_out_o <= p_0_0_0_0_0553_out_i;
        end if; 
    end process;


    p_0_0_0_0_0553_out_o_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter20, icmp_ln520_fu_1635_p2, ap_block_pp0_stage0_11001, bckgndId_load_read_reg_4897, colorFormatLocal_read_reg_4876, cmp126_i_read_reg_4786, cmp59_i_read_reg_4790, colorFormatLocal_read_read_fu_640_p2, cmp2_i321_read_reg_4880, bckgndId_load_read_read_fu_664_p2, trunc_ln520_reg_4950_pp0_iter19_reg, or_ln1449_reg_5067_pp0_iter19_reg)
    begin
        if (((not((colorFormatLocal_read_reg_4876 = ap_const_lv8_1)) and not((colorFormatLocal_read_reg_4876 = ap_const_lv8_0)) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_D) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln520_reg_4950_pp0_iter19_reg = ap_const_lv1_1)) or (not((colorFormatLocal_read_reg_4876 = ap_const_lv8_0)) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_7) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or (not((colorFormatLocal_read_reg_4876 = ap_const_lv8_0)) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_8) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or (not((colorFormatLocal_read_reg_4876 = ap_const_lv8_0)) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_C) and (or_ln1449_reg_5067_pp0_iter19_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or (not((colorFormatLocal_read_reg_4876 = ap_const_lv8_0)) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_C) and (or_ln1449_reg_5067_pp0_iter19_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or (not((colorFormatLocal_read_read_fu_640_p2 = ap_const_lv8_0)) and (bckgndId_load_read_read_fu_664_p2 = ap_const_lv8_4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln520_fu_1635_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or (not((colorFormatLocal_read_read_fu_640_p2 = ap_const_lv8_0)) and (bckgndId_load_read_read_fu_664_p2 = ap_const_lv8_5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln520_fu_1635_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or (not((colorFormatLocal_read_read_fu_640_p2 = ap_const_lv8_0)) and (bckgndId_load_read_read_fu_664_p2 = ap_const_lv8_6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln520_fu_1635_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (colorFormatLocal_read_reg_4876 = ap_const_lv8_0) and (bckgndId_load_read_reg_4897 = ap_const_lv8_7) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (colorFormatLocal_read_reg_4876 = ap_const_lv8_0) and (bckgndId_load_read_reg_4897 = ap_const_lv8_8) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (colorFormatLocal_read_reg_4876 = ap_const_lv8_0) and (bckgndId_load_read_reg_4897 = ap_const_lv8_C) and (or_ln1449_reg_5067_pp0_iter19_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (colorFormatLocal_read_reg_4876 = ap_const_lv8_0) and (bckgndId_load_read_reg_4897 = ap_const_lv8_C) and (or_ln1449_reg_5067_pp0_iter19_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (colorFormatLocal_read_reg_4876 = ap_const_lv8_0) and (bckgndId_load_read_reg_4897 = ap_const_lv8_D) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and ((not((colorFormatLocal_read_reg_4876 = ap_const_lv8_0)) and (colorFormatLocal_read_reg_4876 = ap_const_lv8_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_D)) or (not((colorFormatLocal_read_reg_4876 = ap_const_lv8_0)) and (bckgndId_load_read_reg_4897 = ap_const_lv8_D) and (trunc_ln520_reg_4950_pp0_iter19_reg = ap_const_lv1_0)))) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_10) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_12) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_11) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_E) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_A) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_B) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_F) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((bckgndId_load_read_read_fu_664_p2 = ap_const_lv8_4) and (colorFormatLocal_read_read_fu_640_p2 = ap_const_lv8_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln520_fu_1635_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((bckgndId_load_read_read_fu_664_p2 = ap_const_lv8_5) and (colorFormatLocal_read_read_fu_640_p2 = ap_const_lv8_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln520_fu_1635_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((bckgndId_load_read_read_fu_664_p2 = ap_const_lv8_6) and (colorFormatLocal_read_read_fu_640_p2 = ap_const_lv8_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln520_fu_1635_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((cmp2_i321_read_reg_4880 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (cmp59_i_read_reg_4790 = ap_const_lv1_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_13) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((cmp2_i321_read_reg_4880 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (cmp59_i_read_reg_4790 = ap_const_lv1_0) and (bckgndId_load_read_reg_4897 = ap_const_lv8_13) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((cmp2_i321_read_reg_4880 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (cmp126_i_read_reg_4786 = ap_const_lv1_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_13) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((cmp2_i321_read_reg_4880 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (cmp126_i_read_reg_4786 = ap_const_lv1_0) and (bckgndId_load_read_reg_4897 = ap_const_lv8_13) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            p_0_0_0_0_0553_out_o_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_0_0_0553_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    p_0_1_0_0_0555_out_o_assign_proc : process(ap_enable_reg_pp0_iter20, select_ln214, p_0_1_0_0_0555_out_i, redYuv_q0, grnYuv_q0, bluYuv_q0, blkYuv_q0, whiYuv_q0, whiYuv_1_q0, blkYuv_1_q0, DPtpgBarSelYuv_601_v_q0, DPtpgBarSelYuv_601_u_q0, DPtpgBarSelYuv_709_v_q0, DPtpgBarSelYuv_709_u_q0, ap_block_pp0_stage0, bckgndId_load_read_reg_4897, colorFormatLocal_read_reg_4876, cmp126_i_read_reg_4786, cmp59_i_read_reg_4790, cmp2_i321_read_reg_4880, trunc_ln520_reg_4950_pp0_iter19_reg, or_ln1449_reg_5067_pp0_iter19_reg, and_ln1756_reg_5289, select_ln673_fu_3607_p3, select_ln214_2_fu_4036_p3, b_2_fu_4149_p3, select_ln214_4_fu_4322_p3, select_ln214_3_fu_4519_p3, select_ln214_1_fu_4558_p3, pix_val_V_10_cast_fu_3551_p1, sext_ln213_1_fu_3581_p1, tmp_5_fu_3680_p5, select_ln1817_fu_3929_p3, select_ln520_2_fu_3986_p3, g_2_fu_4142_p3, select_ln520_1_fu_4286_p3, select_ln520_fu_4376_p3)
    begin
        if (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_1_0_0_0555_out_o <= select_ln214_1_fu_4558_p3;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_2) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_1_0_0_0555_out_o <= select_ln214_3_fu_4519_p3;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_3) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_1_0_0_0555_out_o <= select_ln214;
        elsif ((not((colorFormatLocal_read_reg_4876 = ap_const_lv8_0)) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_4) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_1_0_0_0555_out_o <= redYuv_q0;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (colorFormatLocal_read_reg_4876 = ap_const_lv8_0) and (bckgndId_load_read_reg_4897 = ap_const_lv8_4) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_1_0_0_0555_out_o <= ap_const_lv8_0_7;
        elsif ((not((colorFormatLocal_read_reg_4876 = ap_const_lv8_0)) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_5) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_1_0_0_0555_out_o <= grnYuv_q0;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (colorFormatLocal_read_reg_4876 = ap_const_lv8_0) and (bckgndId_load_read_reg_4897 = ap_const_lv8_5) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_1_0_0_0555_out_o <= ap_const_lv8_FF_6;
        elsif ((not((colorFormatLocal_read_reg_4876 = ap_const_lv8_0)) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_6) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_1_0_0_0555_out_o <= bluYuv_q0;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (colorFormatLocal_read_reg_4876 = ap_const_lv8_0) and (bckgndId_load_read_reg_4897 = ap_const_lv8_6) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_1_0_0_0555_out_o <= ap_const_lv8_0_5;
        elsif ((not((colorFormatLocal_read_reg_4876 = ap_const_lv8_0)) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_7) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_1_0_0_0555_out_o <= blkYuv_q0;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (colorFormatLocal_read_reg_4876 = ap_const_lv8_0) and (bckgndId_load_read_reg_4897 = ap_const_lv8_7) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_1_0_0_0555_out_o <= ap_const_lv8_0_4;
        elsif ((not((colorFormatLocal_read_reg_4876 = ap_const_lv8_0)) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_8) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_1_0_0_0555_out_o <= whiYuv_q0;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (colorFormatLocal_read_reg_4876 = ap_const_lv8_0) and (bckgndId_load_read_reg_4897 = ap_const_lv8_8) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_1_0_0_0555_out_o <= ap_const_lv8_FF_3;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_9) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_1_0_0_0555_out_o <= select_ln520_fu_4376_p3;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_A) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_1_0_0_0555_out_o <= select_ln214_4_fu_4322_p3;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_B) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_1_0_0_0555_out_o <= select_ln520_1_fu_4286_p3;
        elsif ((not((colorFormatLocal_read_reg_4876 = ap_const_lv8_0)) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_C) and (or_ln1449_reg_5067_pp0_iter19_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_1_0_0_0555_out_o <= whiYuv_1_q0;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (colorFormatLocal_read_reg_4876 = ap_const_lv8_0) and (bckgndId_load_read_reg_4897 = ap_const_lv8_C) and (or_ln1449_reg_5067_pp0_iter19_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_1_0_0_0555_out_o <= ap_const_lv8_FF_2;
        elsif ((not((colorFormatLocal_read_reg_4876 = ap_const_lv8_0)) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_C) and (or_ln1449_reg_5067_pp0_iter19_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_1_0_0_0555_out_o <= blkYuv_1_q0;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (colorFormatLocal_read_reg_4876 = ap_const_lv8_0) and (bckgndId_load_read_reg_4897 = ap_const_lv8_C) and (or_ln1449_reg_5067_pp0_iter19_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_1_0_0_0555_out_o <= ap_const_lv8_0_1;
        elsif ((not((colorFormatLocal_read_reg_4876 = ap_const_lv8_1)) and not((colorFormatLocal_read_reg_4876 = ap_const_lv8_0)) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_D) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (trunc_ln520_reg_4950_pp0_iter19_reg = ap_const_lv1_1))) then 
            p_0_1_0_0_0555_out_o <= b_2_fu_4149_p3;
        elsif ((((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (colorFormatLocal_read_reg_4876 = ap_const_lv8_0) and (bckgndId_load_read_reg_4897 = ap_const_lv8_D) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and ((not((colorFormatLocal_read_reg_4876 = ap_const_lv8_0)) and (colorFormatLocal_read_reg_4876 = ap_const_lv8_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_D)) or (not((colorFormatLocal_read_reg_4876 = ap_const_lv8_0)) and (bckgndId_load_read_reg_4897 = ap_const_lv8_D) and (trunc_ln520_reg_4950_pp0_iter19_reg = ap_const_lv1_0)))))) then 
            p_0_1_0_0_0555_out_o <= g_2_fu_4142_p3;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_E) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_1_0_0_0555_out_o <= select_ln214_2_fu_4036_p3;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_F) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_1_0_0_0555_out_o <= select_ln520_2_fu_3986_p3;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_10) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_1_0_0_0555_out_o <= select_ln1817_fu_3929_p3;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_11) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_1_0_0_0555_out_o <= tmp_5_fu_3680_p5;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_12) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_1_0_0_0555_out_o <= select_ln673_fu_3607_p3;
        elsif (((cmp2_i321_read_reg_4880 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (cmp59_i_read_reg_4790 = ap_const_lv1_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_13) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_1_0_0_0555_out_o <= sext_ln213_1_fu_3581_p1;
        elsif (((cmp2_i321_read_reg_4880 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (cmp59_i_read_reg_4790 = ap_const_lv1_0) and (bckgndId_load_read_reg_4897 = ap_const_lv8_13) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_1_0_0_0555_out_o <= pix_val_V_10_cast_fu_3551_p1;
        elsif (((cmp2_i321_read_reg_4880 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (cmp126_i_read_reg_4786 = ap_const_lv1_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_13) and (ap_const_lv1_1 = and_ln1756_reg_5289) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_1_0_0_0555_out_o <= DPtpgBarSelYuv_601_v_q0;
        elsif (((cmp2_i321_read_reg_4880 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (cmp126_i_read_reg_4786 = ap_const_lv1_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_13) and (ap_const_lv1_0 = and_ln1756_reg_5289) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_1_0_0_0555_out_o <= DPtpgBarSelYuv_601_u_q0;
        elsif (((cmp2_i321_read_reg_4880 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (cmp126_i_read_reg_4786 = ap_const_lv1_0) and (bckgndId_load_read_reg_4897 = ap_const_lv8_13) and (ap_const_lv1_1 = and_ln1756_reg_5289) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_1_0_0_0555_out_o <= DPtpgBarSelYuv_709_v_q0;
        elsif (((cmp2_i321_read_reg_4880 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (cmp126_i_read_reg_4786 = ap_const_lv1_0) and (bckgndId_load_read_reg_4897 = ap_const_lv8_13) and (ap_const_lv1_0 = and_ln1756_reg_5289) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_1_0_0_0555_out_o <= DPtpgBarSelYuv_709_u_q0;
        else 
            p_0_1_0_0_0555_out_o <= p_0_1_0_0_0555_out_i;
        end if; 
    end process;


    p_0_1_0_0_0555_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter20, ap_block_pp0_stage0_11001, bckgndId_load_read_reg_4897, colorFormatLocal_read_reg_4876, cmp126_i_read_reg_4786, cmp59_i_read_reg_4790, cmp2_i321_read_reg_4880, trunc_ln520_reg_4950_pp0_iter19_reg, or_ln1449_reg_5067_pp0_iter19_reg, and_ln1756_reg_5289)
    begin
        if (((not((colorFormatLocal_read_reg_4876 = ap_const_lv8_1)) and not((colorFormatLocal_read_reg_4876 = ap_const_lv8_0)) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_D) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln520_reg_4950_pp0_iter19_reg = ap_const_lv1_1)) or (not((colorFormatLocal_read_reg_4876 = ap_const_lv8_0)) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or (not((colorFormatLocal_read_reg_4876 = ap_const_lv8_0)) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_5) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or (not((colorFormatLocal_read_reg_4876 = ap_const_lv8_0)) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or (not((colorFormatLocal_read_reg_4876 = ap_const_lv8_0)) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_7) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or (not((colorFormatLocal_read_reg_4876 = ap_const_lv8_0)) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_8) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or (not((colorFormatLocal_read_reg_4876 = ap_const_lv8_0)) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_C) and (or_ln1449_reg_5067_pp0_iter19_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or (not((colorFormatLocal_read_reg_4876 = ap_const_lv8_0)) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_C) and (or_ln1449_reg_5067_pp0_iter19_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (colorFormatLocal_read_reg_4876 = ap_const_lv8_0) and (bckgndId_load_read_reg_4897 = ap_const_lv8_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (colorFormatLocal_read_reg_4876 = ap_const_lv8_0) and (bckgndId_load_read_reg_4897 = ap_const_lv8_5) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (colorFormatLocal_read_reg_4876 = ap_const_lv8_0) and (bckgndId_load_read_reg_4897 = ap_const_lv8_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (colorFormatLocal_read_reg_4876 = ap_const_lv8_0) and (bckgndId_load_read_reg_4897 = ap_const_lv8_7) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (colorFormatLocal_read_reg_4876 = ap_const_lv8_0) and (bckgndId_load_read_reg_4897 = ap_const_lv8_8) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (colorFormatLocal_read_reg_4876 = ap_const_lv8_0) and (bckgndId_load_read_reg_4897 = ap_const_lv8_C) and (or_ln1449_reg_5067_pp0_iter19_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (colorFormatLocal_read_reg_4876 = ap_const_lv8_0) and (bckgndId_load_read_reg_4897 = ap_const_lv8_C) and (or_ln1449_reg_5067_pp0_iter19_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (colorFormatLocal_read_reg_4876 = ap_const_lv8_0) and (bckgndId_load_read_reg_4897 = ap_const_lv8_D) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and ((not((colorFormatLocal_read_reg_4876 = ap_const_lv8_0)) and (colorFormatLocal_read_reg_4876 = ap_const_lv8_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_D)) or (not((colorFormatLocal_read_reg_4876 = ap_const_lv8_0)) and (bckgndId_load_read_reg_4897 = ap_const_lv8_D) and (trunc_ln520_reg_4950_pp0_iter19_reg = ap_const_lv1_0)))) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_10) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_12) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_11) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_E) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_A) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_B) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_F) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((cmp2_i321_read_reg_4880 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (cmp59_i_read_reg_4790 = ap_const_lv1_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_13) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((cmp2_i321_read_reg_4880 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (cmp59_i_read_reg_4790 = ap_const_lv1_0) and (bckgndId_load_read_reg_4897 = ap_const_lv8_13) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((cmp2_i321_read_reg_4880 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (cmp126_i_read_reg_4786 = ap_const_lv1_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_13) and (ap_const_lv1_1 = and_ln1756_reg_5289) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((cmp2_i321_read_reg_4880 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (cmp126_i_read_reg_4786 = ap_const_lv1_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_13) and (ap_const_lv1_0 = and_ln1756_reg_5289) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((cmp2_i321_read_reg_4880 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (cmp126_i_read_reg_4786 = ap_const_lv1_0) and (bckgndId_load_read_reg_4897 = ap_const_lv8_13) and (ap_const_lv1_1 = and_ln1756_reg_5289) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((cmp2_i321_read_reg_4880 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (cmp126_i_read_reg_4786 = ap_const_lv1_0) and (bckgndId_load_read_reg_4897 = ap_const_lv8_13) and (ap_const_lv1_0 = and_ln1756_reg_5289) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            p_0_1_0_0_0555_out_o_ap_vld <= ap_const_logic_1;
        else 
            p_0_1_0_0_0555_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    p_0_2_0_0_0557_out_o_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter20, icmp_ln520_fu_1635_p2, conv2_i_i_i351, select_ln214, p_0_2_0_0_0557_out_i, tpgBarSelYuv_v_q0, DPtpgBarSelYuv_601_v_q0, DPtpgBarSelYuv_709_v_q0, ap_block_pp0_stage0, bckgndId_load_read_reg_4897, colorFormatLocal_read_reg_4876, cmp126_i_read_reg_4786, cmp59_i_read_reg_4790, colorFormatLocal_read_read_fu_640_p2, cmp2_i321_read_reg_4880, bckgndId_load_read_read_fu_664_p2, pix_val_V_read_reg_4919, pix_val_V_5_read_reg_4927, trunc_ln520_reg_4950_pp0_iter19_reg, or_ln1449_fu_2224_p2, pix_val_V_11_cast_fu_3555_p1, sext_ln213_2_fu_3585_p1, select_ln673_fu_3607_p3, tmp_val_1_fu_3661_p3, tmp_9_fu_3903_p3, tpgBarSelRgb_b_load_2_cast_fu_4012_p1, select_ln214_2_fu_4036_p3, b_2_fu_4149_p3, tpgBarSelRgb_b_load_1_cast_fu_4312_p1, select_ln214_4_fu_4322_p3, tpgBarSelRgb_b_load_cast_fu_4402_p1, select_ln214_3_fu_4519_p3, select_ln214_1_fu_4558_p3, conv2_i_i_i333_cast_cast_cast_fu_1587_p1, conv2_i_i_i_cast_cast_fu_1579_p3)
    begin
        if (((not((colorFormatLocal_read_read_fu_640_p2 = ap_const_lv8_0)) and (bckgndId_load_read_read_fu_664_p2 = ap_const_lv8_4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln520_fu_1635_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((bckgndId_load_read_read_fu_664_p2 = ap_const_lv8_4) and (colorFormatLocal_read_read_fu_640_p2 = ap_const_lv8_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln520_fu_1635_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            p_0_2_0_0_0557_out_o <= conv2_i_i_i_cast_cast_fu_1579_p3;
        elsif (((not((colorFormatLocal_read_read_fu_640_p2 = ap_const_lv8_0)) and (bckgndId_load_read_read_fu_664_p2 = ap_const_lv8_5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln520_fu_1635_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((bckgndId_load_read_read_fu_664_p2 = ap_const_lv8_5) and (colorFormatLocal_read_read_fu_640_p2 = ap_const_lv8_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln520_fu_1635_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            p_0_2_0_0_0557_out_o <= conv2_i_i_i333_cast_cast_cast_fu_1587_p1;
        elsif (((not((colorFormatLocal_read_read_fu_640_p2 = ap_const_lv8_0)) and (bckgndId_load_read_read_fu_664_p2 = ap_const_lv8_6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln520_fu_1635_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((bckgndId_load_read_read_fu_664_p2 = ap_const_lv8_6) and (colorFormatLocal_read_read_fu_640_p2 = ap_const_lv8_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln520_fu_1635_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            p_0_2_0_0_0557_out_o <= conv2_i_i_i351;
        elsif (((not((colorFormatLocal_read_reg_4876 = ap_const_lv8_0)) and (bckgndId_load_read_reg_4897 = ap_const_lv8_8) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or (not((colorFormatLocal_read_reg_4876 = ap_const_lv8_0)) and (bckgndId_load_read_reg_4897 = ap_const_lv8_C) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (or_ln1449_fu_2224_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((colorFormatLocal_read_reg_4876 = ap_const_lv8_0) and (bckgndId_load_read_reg_4897 = ap_const_lv8_8) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((colorFormatLocal_read_reg_4876 = ap_const_lv8_0) and (bckgndId_load_read_reg_4897 = ap_const_lv8_C) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (or_ln1449_fu_2224_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            p_0_2_0_0_0557_out_o <= pix_val_V_5_read_reg_4927;
        elsif (((not((colorFormatLocal_read_reg_4876 = ap_const_lv8_0)) and (bckgndId_load_read_reg_4897 = ap_const_lv8_7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or (not((colorFormatLocal_read_reg_4876 = ap_const_lv8_0)) and (bckgndId_load_read_reg_4897 = ap_const_lv8_C) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (or_ln1449_fu_2224_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((colorFormatLocal_read_reg_4876 = ap_const_lv8_0) and (bckgndId_load_read_reg_4897 = ap_const_lv8_7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((colorFormatLocal_read_reg_4876 = ap_const_lv8_0) and (bckgndId_load_read_reg_4897 = ap_const_lv8_C) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (or_ln1449_fu_2224_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            p_0_2_0_0_0557_out_o <= pix_val_V_read_reg_4919;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_2_0_0_0557_out_o <= select_ln214_1_fu_4558_p3;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_2) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_2_0_0_0557_out_o <= select_ln214_3_fu_4519_p3;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_3) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_2_0_0_0557_out_o <= select_ln214;
        elsif (((cmp2_i321_read_reg_4880 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_9) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_2_0_0_0557_out_o <= tpgBarSelRgb_b_load_cast_fu_4402_p1;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_A) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_2_0_0_0557_out_o <= select_ln214_4_fu_4322_p3;
        elsif (((cmp2_i321_read_reg_4880 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_B) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_2_0_0_0557_out_o <= tpgBarSelRgb_b_load_1_cast_fu_4312_p1;
        elsif (((not((colorFormatLocal_read_reg_4876 = ap_const_lv8_1)) and not((colorFormatLocal_read_reg_4876 = ap_const_lv8_0)) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_D) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (trunc_ln520_reg_4950_pp0_iter19_reg = ap_const_lv1_1)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (colorFormatLocal_read_reg_4876 = ap_const_lv8_0) and (bckgndId_load_read_reg_4897 = ap_const_lv8_D) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and ((not((colorFormatLocal_read_reg_4876 = ap_const_lv8_0)) and (colorFormatLocal_read_reg_4876 = ap_const_lv8_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_D)) or (not((colorFormatLocal_read_reg_4876 = ap_const_lv8_0)) and (bckgndId_load_read_reg_4897 = ap_const_lv8_D) and (trunc_ln520_reg_4950_pp0_iter19_reg = ap_const_lv1_0)))))) then 
            p_0_2_0_0_0557_out_o <= b_2_fu_4149_p3;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_E) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_2_0_0_0557_out_o <= select_ln214_2_fu_4036_p3;
        elsif (((cmp2_i321_read_reg_4880 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_F) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_2_0_0_0557_out_o <= tpgBarSelRgb_b_load_2_cast_fu_4012_p1;
        elsif ((((cmp2_i321_read_reg_4880 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_9) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((cmp2_i321_read_reg_4880 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_B) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((cmp2_i321_read_reg_4880 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_F) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            p_0_2_0_0_0557_out_o <= tpgBarSelYuv_v_q0;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_10) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_2_0_0_0557_out_o <= tmp_9_fu_3903_p3;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_11) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_2_0_0_0557_out_o <= tmp_val_1_fu_3661_p3;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_12) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_2_0_0_0557_out_o <= select_ln673_fu_3607_p3;
        elsif (((cmp2_i321_read_reg_4880 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (cmp59_i_read_reg_4790 = ap_const_lv1_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_13) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_2_0_0_0557_out_o <= sext_ln213_2_fu_3585_p1;
        elsif (((cmp2_i321_read_reg_4880 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (cmp59_i_read_reg_4790 = ap_const_lv1_0) and (bckgndId_load_read_reg_4897 = ap_const_lv8_13) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_2_0_0_0557_out_o <= pix_val_V_11_cast_fu_3555_p1;
        elsif (((cmp2_i321_read_reg_4880 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (cmp126_i_read_reg_4786 = ap_const_lv1_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_13) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_2_0_0_0557_out_o <= DPtpgBarSelYuv_601_v_q0;
        elsif (((cmp2_i321_read_reg_4880 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (cmp126_i_read_reg_4786 = ap_const_lv1_0) and (bckgndId_load_read_reg_4897 = ap_const_lv8_13) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_0_2_0_0_0557_out_o <= DPtpgBarSelYuv_709_v_q0;
        else 
            p_0_2_0_0_0557_out_o <= p_0_2_0_0_0557_out_i;
        end if; 
    end process;


    p_0_2_0_0_0557_out_o_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter20, icmp_ln520_fu_1635_p2, ap_block_pp0_stage0_11001, bckgndId_load_read_reg_4897, colorFormatLocal_read_reg_4876, cmp126_i_read_reg_4786, cmp59_i_read_reg_4790, colorFormatLocal_read_read_fu_640_p2, cmp2_i321_read_reg_4880, bckgndId_load_read_read_fu_664_p2, trunc_ln520_reg_4950_pp0_iter19_reg, or_ln1449_fu_2224_p2)
    begin
        if (((not((colorFormatLocal_read_reg_4876 = ap_const_lv8_1)) and not((colorFormatLocal_read_reg_4876 = ap_const_lv8_0)) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_D) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln520_reg_4950_pp0_iter19_reg = ap_const_lv1_1)) or (not((colorFormatLocal_read_reg_4876 = ap_const_lv8_0)) and (bckgndId_load_read_reg_4897 = ap_const_lv8_7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or (not((colorFormatLocal_read_reg_4876 = ap_const_lv8_0)) and (bckgndId_load_read_reg_4897 = ap_const_lv8_8) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or (not((colorFormatLocal_read_reg_4876 = ap_const_lv8_0)) and (bckgndId_load_read_reg_4897 = ap_const_lv8_C) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (or_ln1449_fu_2224_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or (not((colorFormatLocal_read_reg_4876 = ap_const_lv8_0)) and (bckgndId_load_read_reg_4897 = ap_const_lv8_C) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (or_ln1449_fu_2224_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((colorFormatLocal_read_reg_4876 = ap_const_lv8_0) and (bckgndId_load_read_reg_4897 = ap_const_lv8_7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((colorFormatLocal_read_reg_4876 = ap_const_lv8_0) and (bckgndId_load_read_reg_4897 = ap_const_lv8_8) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((colorFormatLocal_read_reg_4876 = ap_const_lv8_0) and (bckgndId_load_read_reg_4897 = ap_const_lv8_C) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (or_ln1449_fu_2224_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((colorFormatLocal_read_reg_4876 = ap_const_lv8_0) and (bckgndId_load_read_reg_4897 = ap_const_lv8_C) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (or_ln1449_fu_2224_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or (not((colorFormatLocal_read_read_fu_640_p2 = ap_const_lv8_0)) and (bckgndId_load_read_read_fu_664_p2 = ap_const_lv8_4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln520_fu_1635_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or (not((colorFormatLocal_read_read_fu_640_p2 = ap_const_lv8_0)) and (bckgndId_load_read_read_fu_664_p2 = ap_const_lv8_5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln520_fu_1635_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or (not((colorFormatLocal_read_read_fu_640_p2 = ap_const_lv8_0)) and (bckgndId_load_read_read_fu_664_p2 = ap_const_lv8_6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln520_fu_1635_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (colorFormatLocal_read_reg_4876 = ap_const_lv8_0) and (bckgndId_load_read_reg_4897 = ap_const_lv8_D) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and ((not((colorFormatLocal_read_reg_4876 = ap_const_lv8_0)) and (colorFormatLocal_read_reg_4876 = ap_const_lv8_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_D)) or (not((colorFormatLocal_read_reg_4876 = ap_const_lv8_0)) and (bckgndId_load_read_reg_4897 = ap_const_lv8_D) and (trunc_ln520_reg_4950_pp0_iter19_reg = ap_const_lv1_0)))) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_10) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_12) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_11) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_E) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_A) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((bckgndId_load_read_read_fu_664_p2 = ap_const_lv8_4) and (colorFormatLocal_read_read_fu_640_p2 = ap_const_lv8_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln520_fu_1635_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((bckgndId_load_read_read_fu_664_p2 = ap_const_lv8_5) and (colorFormatLocal_read_read_fu_640_p2 = ap_const_lv8_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln520_fu_1635_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((bckgndId_load_read_read_fu_664_p2 = ap_const_lv8_6) and (colorFormatLocal_read_read_fu_640_p2 = ap_const_lv8_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln520_fu_1635_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((cmp2_i321_read_reg_4880 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (cmp59_i_read_reg_4790 = ap_const_lv1_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_13) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((cmp2_i321_read_reg_4880 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (cmp59_i_read_reg_4790 = ap_const_lv1_0) and (bckgndId_load_read_reg_4897 = ap_const_lv8_13) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((cmp2_i321_read_reg_4880 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((cmp2_i321_read_reg_4880 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_B) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((cmp2_i321_read_reg_4880 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_F) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((cmp2_i321_read_reg_4880 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (cmp126_i_read_reg_4786 = ap_const_lv1_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_13) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((cmp2_i321_read_reg_4880 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (cmp126_i_read_reg_4786 = ap_const_lv1_0) and (bckgndId_load_read_reg_4897 = ap_const_lv8_13) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((cmp2_i321_read_reg_4880 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((cmp2_i321_read_reg_4880 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_B) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((cmp2_i321_read_reg_4880 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_F) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            p_0_2_0_0_0557_out_o_ap_vld <= ap_const_logic_1;
        else 
            p_0_2_0_0_0557_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

        pix_val_V_10_cast_fu_3551_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(DPtpgBarSelRgb_CEA_g_q0),8));

        pix_val_V_11_cast_fu_3555_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(DPtpgBarSelRgb_CEA_b_q0),8));

        pix_val_V_9_cast_fu_3547_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(DPtpgBarSelRgb_CEA_r_q0),8));

    r_1_fu_3298_p3 <= 
        ap_const_lv8_FF when (icmp_ln1260_fu_3282_p2(0) = '1') else 
        trunc_ln8_fu_3288_p4;
    r_2_fu_3338_p3 <= 
        trunc_ln1235_fu_3175_p1 when (cmp2_i321_read_reg_4880(0) = '1') else 
        r_1_fu_3298_p3;
    r_fu_2560_p3 <= 
        ap_const_lv16_FF when (icmp_ln1236_fu_2550_p2(0) = '1') else 
        add_ln1236_1_fu_2555_p2;

    rampVal_assign_proc : process(rampStart_1, icmp_ln1027_reg_4973_pp0_iter18_reg, icmp_ln1050_reg_5022_pp0_iter18_reg, add_ln1056_fu_3467_p2, ap_condition_4455)
    begin
        if ((ap_const_boolean_1 = ap_condition_4455)) then
            if ((icmp_ln1050_reg_5022_pp0_iter18_reg = ap_const_lv1_1)) then 
                rampVal <= rampStart_1;
            elsif (((icmp_ln1050_reg_5022_pp0_iter18_reg = ap_const_lv1_0) and (icmp_ln1027_reg_4973_pp0_iter18_reg = ap_const_lv1_1))) then 
                rampVal <= add_ln1056_fu_3467_p2;
            else 
                rampVal <= "XXXXXXXX";
            end if;
        else 
            rampVal <= "XXXXXXXX";
        end if; 
    end process;

    rampVal_2_flag_1_out <= rampVal_2_flag_1_fu_502;

    rampVal_2_flag_1_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln520_reg_4969_pp0_iter19_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln520_reg_4969_pp0_iter19_reg = ap_const_lv1_1))) then 
            rampVal_2_flag_1_out_ap_vld <= ap_const_logic_1;
        else 
            rampVal_2_flag_1_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    rampVal_2_loc_1_out_o_assign_proc : process(ap_enable_reg_pp0_iter20, rampVal_2_loc_1_out_i, ap_block_pp0_stage0, bckgndId_load_read_reg_4897, add_ln1619_fu_3692_p2)
    begin
        if (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_11) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            rampVal_2_loc_1_out_o <= add_ln1619_fu_3692_p2;
        else 
            rampVal_2_loc_1_out_o <= rampVal_2_loc_1_out_i;
        end if; 
    end process;


    rampVal_2_loc_1_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter20, ap_block_pp0_stage0_11001, bckgndId_load_read_reg_4897)
    begin
        if (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_11) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            rampVal_2_loc_1_out_o_ap_vld <= ap_const_logic_1;
        else 
            rampVal_2_loc_1_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    rampVal_2_new_1_out <= std_logic_vector(unsigned(select_ln1584_fu_3636_p3) + unsigned(ap_const_lv16_1));

    rampVal_2_new_1_out_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter20, ap_block_pp0_stage0_11001, bckgndId_load_read_reg_4897)
    begin
        if (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_11) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            rampVal_2_new_1_out_ap_vld <= ap_const_logic_1;
        else 
            rampVal_2_new_1_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    rampVal_3_flag_1_out <= rampVal_3_flag_1_fu_510;

    rampVal_3_flag_1_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln520_reg_4969_pp0_iter19_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln520_reg_4969_pp0_iter19_reg = ap_const_lv1_1))) then 
            rampVal_3_flag_1_out_ap_vld <= ap_const_logic_1;
        else 
            rampVal_3_flag_1_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    rampVal_3_loc_1_out_o_assign_proc : process(ap_enable_reg_pp0_iter20, rampVal_3_loc_1_out_i, ap_block_pp0_stage0, bckgndId_load_read_reg_4897, zext_ln544_fu_4571_p1)
    begin
        if (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            rampVal_3_loc_1_out_o <= zext_ln544_fu_4571_p1;
        else 
            rampVal_3_loc_1_out_o <= rampVal_3_loc_1_out_i;
        end if; 
    end process;


    rampVal_3_loc_1_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter20, ap_block_pp0_stage0_11001, bckgndId_load_read_reg_4897)
    begin
        if (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            rampVal_3_loc_1_out_o_ap_vld <= ap_const_logic_1;
        else 
            rampVal_3_loc_1_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    rampVal_3_new_1_out <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1039_fu_4565_p2),16));

    rampVal_3_new_1_out_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter20, ap_block_pp0_stage0_11001, bckgndId_load_read_reg_4897)
    begin
        if (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            rampVal_3_new_1_out_ap_vld <= ap_const_logic_1;
        else 
            rampVal_3_new_1_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    rampVal_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001, bckgndId_load_read_reg_4897, icmp_ln1027_reg_4973_pp0_iter18_reg, icmp_ln1050_reg_5022_pp0_iter18_reg)
    begin
        if ((((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_2) and (icmp_ln1050_reg_5022_pp0_iter18_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_2) and (icmp_ln1050_reg_5022_pp0_iter18_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1027_reg_4973_pp0_iter18_reg = ap_const_lv1_1)))) then 
            rampVal_ap_vld <= ap_const_logic_1;
        else 
            rampVal_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    rampVal_loc_1_out_o_assign_proc : process(rampVal_loc_1_out_i, zext_ln1032_cast_reg_4940, icmp_ln1027_reg_4973_pp0_iter18_reg, icmp_ln1050_reg_5022_pp0_iter18_reg, zext_ln1056_fu_3473_p1, ap_condition_4455)
    begin
        if ((ap_const_boolean_1 = ap_condition_4455)) then
            if ((icmp_ln1050_reg_5022_pp0_iter18_reg = ap_const_lv1_1)) then 
                rampVal_loc_1_out_o <= zext_ln1032_cast_reg_4940;
            elsif (((icmp_ln1050_reg_5022_pp0_iter18_reg = ap_const_lv1_0) and (icmp_ln1027_reg_4973_pp0_iter18_reg = ap_const_lv1_1))) then 
                rampVal_loc_1_out_o <= zext_ln1056_fu_3473_p1;
            else 
                rampVal_loc_1_out_o <= rampVal_loc_1_out_i;
            end if;
        else 
            rampVal_loc_1_out_o <= rampVal_loc_1_out_i;
        end if; 
    end process;


    rampVal_loc_1_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001, bckgndId_load_read_reg_4897, icmp_ln1027_reg_4973_pp0_iter18_reg, icmp_ln1050_reg_5022_pp0_iter18_reg)
    begin
        if ((((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_2) and (icmp_ln1050_reg_5022_pp0_iter18_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_2) and (icmp_ln1050_reg_5022_pp0_iter18_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1027_reg_4973_pp0_iter18_reg = ap_const_lv1_1)))) then 
            rampVal_loc_1_out_o_ap_vld <= ap_const_logic_1;
        else 
            rampVal_loc_1_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    redYuv_address0 <= zext_ln1099_fu_3454_p1(2 - 1 downto 0);

    redYuv_ce0_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            redYuv_ce0 <= ap_const_logic_1;
        else 
            redYuv_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    ret_V_4_fu_3765_p3 <= (xor_ln1498_fu_3759_p2 & lshr_ln_fu_3749_p4);
    ret_V_5_fu_3811_p3 <= (xor_ln1498_1_fu_3805_p2 & lshr_ln1498_1_fu_3795_p4);
    ret_V_6_fu_3857_p3 <= (xor_ln1498_2_fu_3851_p2 & lshr_ln1498_2_fu_3841_p4);
    ret_V_fu_2186_p2 <= std_logic_vector(unsigned(zext_ln1495_fu_2182_p1) + unsigned(ap_const_lv12_1));
    select_ln1027_fu_4552_p3 <= 
        rampStart_1 when (icmp_ln1027_reg_4973_pp0_iter19_reg(0) = '1') else 
        trunc_ln520_3_fu_4548_p1;
    select_ln1217_fu_4360_p3 <= 
        tpgBarSelRgb_g_load_cast_fu_4356_p1 when (cmp2_i321_read_reg_4880(0) = '1') else 
        tpgBarSelYuv_u_q0;
    select_ln1261_fu_4094_p3 <= 
        ap_const_lv17_FF when (icmp_ln1261_reg_5393(0) = '1') else 
        u_reg_5383;
    select_ln1262_fu_4118_p3 <= 
        ap_const_lv17_FF when (icmp_ln1262_reg_5398(0) = '1') else 
        v_reg_5388;
    select_ln1311_fu_3406_p3 <= 
        sub_ln1311_1_fu_3391_p2 when (tmp_24_fu_3368_p3(0) = '1') else 
        trunc_ln1311_2_fu_3397_p4;
    select_ln1377_fu_4270_p3 <= 
        tpgBarSelRgb_g_load_1_cast_fu_4266_p1 when (cmp2_i321_read_reg_4880(0) = '1') else 
        tpgBarSelYuv_u_q0;
    select_ln1487_fu_4030_p3 <= 
        add_ln1488 when (icmp_ln1027_reg_4973_pp0_iter19_reg(0) = '1') else 
        trunc_ln520_4_fu_4026_p1;
    select_ln1558_fu_3970_p3 <= 
        tpgBarSelRgb_g_load_2_cast_fu_3966_p1 when (cmp2_i321_read_reg_4880(0) = '1') else 
        tpgBarSelYuv_u_q0;
    select_ln1584_fu_3636_p3 <= 
        ap_const_lv16_0 when (icmp_ln1584_reg_4987_pp0_iter19_reg(0) = '1') else 
        rampVal_2_loc_1_out_i;
    select_ln1817_fu_3929_p3 <= 
        tmp_9_fu_3903_p3 when (and_ln1817_fu_3889_p2(0) = '1') else 
        tmp_1_fu_3921_p3;
    select_ln214_1_fu_4558_p3 <= 
        select_ln1027_fu_4552_p3 when (cmp2_i321_read_reg_4880(0) = '1') else 
        ap_const_lv8_80;
    select_ln214_2_fu_4036_p3 <= 
        select_ln1487_fu_4030_p3 when (cmp2_i321_read_reg_4880(0) = '1') else 
        ap_const_lv8_80;
    select_ln214_3_fu_4519_p3 <= 
        empty_70_fu_4515_p1 when (cmp2_i321_read_reg_4880(0) = '1') else 
        ap_const_lv8_80;
    select_ln214_4_fu_4322_p3 <= 
        add_ln1314_reg_5450 when (cmp2_i321_read_reg_4880(0) = '1') else 
        ap_const_lv8_80;
    select_ln520_1_fu_4286_p3 <= 
        tpgBarSelYuv_v_q0 when (and_ln520_3_fu_4281_p2(0) = '1') else 
        select_ln1377_fu_4270_p3;
    select_ln520_2_fu_3986_p3 <= 
        tpgBarSelYuv_v_q0 when (and_ln520_5_fu_3981_p2(0) = '1') else 
        select_ln1558_fu_3970_p3;
    select_ln520_fu_4376_p3 <= 
        tpgBarSelYuv_v_q0 when (and_ln520_1_fu_4371_p2(0) = '1') else 
        select_ln1217_fu_4360_p3;
    select_ln673_fu_3607_p3 <= 
        ap_const_lv8_FF when (trunc_ln520_reg_4950_pp0_iter19_reg(0) = '1') else 
        ap_const_lv8_0;
        sext_ln1258_1_fu_3213_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_4724_p3),25));

        sext_ln1259_1_fu_3253_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_4732_p3),25));

        sext_ln1555_fu_3161_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgCheckerBoardArray_q0),3));

        sext_ln213_1_fu_3581_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(DPtpgBarSelRgb_VESA_g_q0),8));

        sext_ln213_2_fu_3585_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(DPtpgBarSelRgb_VESA_b_q0),8));

        sext_ln213_fu_3577_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(DPtpgBarSelRgb_VESA_r_q0),8));

    shl_ln1_fu_3202_p3 <= (b_reg_5235_pp0_iter18_reg & ap_const_lv7_0);
    shl_ln2_fu_3232_p3 <= (r_reg_5196_pp0_iter18_reg & ap_const_lv7_0);
    shl_ln3_fu_3064_p3 <= (trunc_ln1370_fu_3060_p1 & ap_const_lv3_0);
    shl_ln4_fu_3023_p3 <= (trunc_ln1551_fu_3019_p1 & ap_const_lv4_0);
    shl_ln5_fu_2988_p3 <= (trunc_ln1733_fu_2984_p1 & ap_const_lv3_0);
    sub_ln1311_1_fu_3391_p2 <= std_logic_vector(unsigned(ap_const_lv8_0) - unsigned(trunc_ln1311_1_fu_3381_p4));
    sub_ln1311_fu_3375_p2 <= std_logic_vector(unsigned(ap_const_lv27_0) - unsigned(trunc_ln1311_fu_3365_p1));
    sub_ln186_fu_2203_p2 <= std_logic_vector(unsigned(add_ln186_fu_2197_p2) - unsigned(barWidth_read_reg_4856));
    sub_ln841_1_fu_1976_p2 <= std_logic_vector(unsigned(xCount_V_3) - unsigned(barWidthMinSamples_read_reg_4824));
    sub_ln841_2_fu_2080_p2 <= std_logic_vector(unsigned(xCount_V_2) - unsigned(grp_reg_ap_uint_10_s_fu_1719_ap_return));
    sub_ln841_fu_2155_p2 <= std_logic_vector(unsigned(xCount_V) - unsigned(barWidthMinSamples_read_reg_4824));
    tBarSel_fu_3039_p2 <= (trunc_ln1551_1_fu_3035_p1 or shl_ln4_fu_3023_p3);
    tmp_12_fu_2376_p1 <= grp_fu_4662_p2;
    tmp_12_fu_2376_p4 <= tmp_12_fu_2376_p1(22 downto 14);
    tmp_14_fu_2394_p1 <= grp_fu_4669_p2;
    tmp_14_fu_2394_p4 <= tmp_14_fu_2394_p1(22 downto 14);
    tmp_16_fu_2532_p1 <= grp_fu_4676_p2;
    tmp_16_fu_2532_p4 <= tmp_16_fu_2532_p1(22 downto 14);
    tmp_18_fu_3272_p4 <= add_ln1257_2_fu_3190_p2(24 downto 16);
    tmp_19_fu_3306_p4 <= add_ln1258_2_fu_3216_p2(24 downto 16);
    tmp_1_fu_3921_p3 <= (xor_ln1498_1_fu_3805_p2 & tmp_s_fu_3911_p4);
    tmp_20_fu_3322_p4 <= add_ln1259_2_fu_3256_p2(24 downto 16);
    tmp_21_fu_3741_p3 <= rSerie_V(3 downto 3);
    tmp_22_fu_3787_p3 <= gSerie_V(3 downto 3);
    tmp_23_fu_3833_p3 <= bSerie_V(3 downto 3);
    tmp_24_fu_3368_p3 <= grp_fu_4741_p2(27 downto 27);
        tmp_3_fu_2496_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgSinTableArray_9bit_0_q1),32));

        tmp_3_fu_2496_p2 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgSinTableArray_9bit_1_q1),32));

        tmp_3_fu_2496_p3 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgSinTableArray_9bit_2_q1),32));

        tmp_3_fu_2496_p4 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgSinTableArray_9bit_3_q1),32));

        tmp_3_fu_2496_p5 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgSinTableArray_9bit_4_q1),32));

    tmp_3_fu_2496_p6 <= grp_fu_1713_p2(3 - 1 downto 0);
        tmp_4_fu_2610_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgSinTableArray_9bit_0_q0),32));

        tmp_4_fu_2610_p2 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgSinTableArray_9bit_1_q0),32));

        tmp_4_fu_2610_p3 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgSinTableArray_9bit_2_q0),32));

        tmp_4_fu_2610_p4 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgSinTableArray_9bit_3_q0),32));

        tmp_4_fu_2610_p5 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgSinTableArray_9bit_4_q0),32));

    tmp_4_fu_2610_p6 <= grp_fu_2004_p2(3 - 1 downto 0);
    tmp_5_fu_3680_p2 <= 
        ap_const_lv8_0 when (or_ln1592_1(0) = '1') else 
        tmp_val_fu_3643_p1;
    tmp_5_fu_3680_p3 <= 
        ap_const_lv8_0 when (or_ln1592_2(0) = '1') else 
        tmp_val_fu_3643_p1;
    tmp_5_fu_3680_p4 <= 
        ap_const_lv2_2 when (and_ln1616_fu_3668_p2(0) = '1') else 
        ap_const_lv2_1;
    tmp_7_fu_3871_p4 <= rSerie_V(27 downto 21);
    tmp_8_fu_3893_p4 <= bSerie_V(27 downto 21);
    tmp_9_fu_3903_p3 <= (xor_ln1498_2_fu_3851_p2 & tmp_8_fu_3893_p4);
        tmp_fu_2436_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgSinTableArray_9bit_0_q2),32));

        tmp_fu_2436_p2 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgSinTableArray_9bit_1_q2),32));

        tmp_fu_2436_p3 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgSinTableArray_9bit_2_q2),32));

        tmp_fu_2436_p4 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgSinTableArray_9bit_3_q2),32));

        tmp_fu_2436_p5 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgSinTableArray_9bit_4_q2),32));

    tmp_fu_2436_p6 <= grp_fu_1701_p2(3 - 1 downto 0);
    tmp_s_fu_3911_p4 <= gSerie_V(27 downto 21);
    tmp_val_1_fu_3661_p3 <= 
        ap_const_lv8_0 when (or_ln1592_2(0) = '1') else 
        tmp_val_fu_3643_p1;
    tmp_val_3_fu_3647_p3 <= 
        ap_const_lv8_0 when (or_ln1592(0) = '1') else 
        tmp_val_fu_3643_p1;
    tmp_val_fu_3643_p1 <= select_ln1584_fu_3636_p3(8 - 1 downto 0);

    tpgBarSelRgb_b_address0_assign_proc : process(bckgndId_load_read_reg_4897, zext_ln1555_1_fu_3165_p1, zext_ln1374_1_fu_3355_p1, zext_ln1215_fu_3424_p1, ap_condition_4462)
    begin
        if ((ap_const_boolean_1 = ap_condition_4462)) then
            if ((bckgndId_load_read_reg_4897 = ap_const_lv8_9)) then 
                tpgBarSelRgb_b_address0 <= zext_ln1215_fu_3424_p1(3 - 1 downto 0);
            elsif ((bckgndId_load_read_reg_4897 = ap_const_lv8_B)) then 
                tpgBarSelRgb_b_address0 <= zext_ln1374_1_fu_3355_p1(3 - 1 downto 0);
            elsif ((bckgndId_load_read_reg_4897 = ap_const_lv8_F)) then 
                tpgBarSelRgb_b_address0 <= zext_ln1555_1_fu_3165_p1(3 - 1 downto 0);
            else 
                tpgBarSelRgb_b_address0 <= "XXX";
            end if;
        else 
            tpgBarSelRgb_b_address0 <= "XXX";
        end if; 
    end process;


    tpgBarSelRgb_b_ce0_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001, bckgndId_load_read_reg_4897, cmp2_i321_read_reg_4880)
    begin
        if ((((cmp2_i321_read_reg_4880 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((cmp2_i321_read_reg_4880 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_B) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((cmp2_i321_read_reg_4880 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_F) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            tpgBarSelRgb_b_ce0 <= ap_const_logic_1;
        else 
            tpgBarSelRgb_b_ce0 <= ap_const_logic_0;
        end if; 
    end process;

        tpgBarSelRgb_b_load_1_cast_fu_4312_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgBarSelRgb_b_q0),8));

        tpgBarSelRgb_b_load_2_cast_fu_4012_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgBarSelRgb_b_q0),8));

        tpgBarSelRgb_b_load_cast_fu_4402_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgBarSelRgb_b_q0),8));


    tpgBarSelRgb_g_address0_assign_proc : process(bckgndId_load_read_reg_4897, zext_ln1555_1_fu_3165_p1, zext_ln1374_1_fu_3355_p1, zext_ln1215_fu_3424_p1, ap_condition_4462)
    begin
        if ((ap_const_boolean_1 = ap_condition_4462)) then
            if ((bckgndId_load_read_reg_4897 = ap_const_lv8_9)) then 
                tpgBarSelRgb_g_address0 <= zext_ln1215_fu_3424_p1(3 - 1 downto 0);
            elsif ((bckgndId_load_read_reg_4897 = ap_const_lv8_B)) then 
                tpgBarSelRgb_g_address0 <= zext_ln1374_1_fu_3355_p1(3 - 1 downto 0);
            elsif ((bckgndId_load_read_reg_4897 = ap_const_lv8_F)) then 
                tpgBarSelRgb_g_address0 <= zext_ln1555_1_fu_3165_p1(3 - 1 downto 0);
            else 
                tpgBarSelRgb_g_address0 <= "XXX";
            end if;
        else 
            tpgBarSelRgb_g_address0 <= "XXX";
        end if; 
    end process;


    tpgBarSelRgb_g_ce0_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001, bckgndId_load_read_reg_4897, cmp2_i321_read_reg_4880)
    begin
        if ((((cmp2_i321_read_reg_4880 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((cmp2_i321_read_reg_4880 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_B) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((cmp2_i321_read_reg_4880 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_F) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            tpgBarSelRgb_g_ce0 <= ap_const_logic_1;
        else 
            tpgBarSelRgb_g_ce0 <= ap_const_logic_0;
        end if; 
    end process;

        tpgBarSelRgb_g_load_1_cast_fu_4266_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgBarSelRgb_g_q0),8));

        tpgBarSelRgb_g_load_2_cast_fu_3966_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgBarSelRgb_g_q0),8));

        tpgBarSelRgb_g_load_cast_fu_4356_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgBarSelRgb_g_q0),8));


    tpgBarSelRgb_r_address0_assign_proc : process(bckgndId_load_read_reg_4897, zext_ln1555_1_fu_3165_p1, zext_ln1374_1_fu_3355_p1, zext_ln1215_fu_3424_p1, ap_condition_4462)
    begin
        if ((ap_const_boolean_1 = ap_condition_4462)) then
            if ((bckgndId_load_read_reg_4897 = ap_const_lv8_9)) then 
                tpgBarSelRgb_r_address0 <= zext_ln1215_fu_3424_p1(3 - 1 downto 0);
            elsif ((bckgndId_load_read_reg_4897 = ap_const_lv8_B)) then 
                tpgBarSelRgb_r_address0 <= zext_ln1374_1_fu_3355_p1(3 - 1 downto 0);
            elsif ((bckgndId_load_read_reg_4897 = ap_const_lv8_F)) then 
                tpgBarSelRgb_r_address0 <= zext_ln1555_1_fu_3165_p1(3 - 1 downto 0);
            else 
                tpgBarSelRgb_r_address0 <= "XXX";
            end if;
        else 
            tpgBarSelRgb_r_address0 <= "XXX";
        end if; 
    end process;


    tpgBarSelRgb_r_ce0_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001, bckgndId_load_read_reg_4897, cmp2_i321_read_reg_4880)
    begin
        if ((((cmp2_i321_read_reg_4880 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((cmp2_i321_read_reg_4880 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_B) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((cmp2_i321_read_reg_4880 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_F) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            tpgBarSelRgb_r_ce0 <= ap_const_logic_1;
        else 
            tpgBarSelRgb_r_ce0 <= ap_const_logic_0;
        end if; 
    end process;

        tpgBarSelRgb_r_load_1_cast_fu_4255_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgBarSelRgb_r_q0),8));

        tpgBarSelRgb_r_load_2_cast_fu_3955_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgBarSelRgb_r_q0),8));

        tpgBarSelRgb_r_load_cast_fu_4345_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgBarSelRgb_r_q0),8));


    tpgBarSelYuv_u_address0_assign_proc : process(bckgndId_load_read_reg_4897, zext_ln1555_1_fu_3165_p1, zext_ln1374_1_fu_3355_p1, zext_ln1215_fu_3424_p1, ap_condition_4466)
    begin
        if ((ap_const_boolean_1 = ap_condition_4466)) then
            if ((bckgndId_load_read_reg_4897 = ap_const_lv8_9)) then 
                tpgBarSelYuv_u_address0 <= zext_ln1215_fu_3424_p1(3 - 1 downto 0);
            elsif ((bckgndId_load_read_reg_4897 = ap_const_lv8_B)) then 
                tpgBarSelYuv_u_address0 <= zext_ln1374_1_fu_3355_p1(3 - 1 downto 0);
            elsif ((bckgndId_load_read_reg_4897 = ap_const_lv8_F)) then 
                tpgBarSelYuv_u_address0 <= zext_ln1555_1_fu_3165_p1(3 - 1 downto 0);
            else 
                tpgBarSelYuv_u_address0 <= "XXX";
            end if;
        else 
            tpgBarSelYuv_u_address0 <= "XXX";
        end if; 
    end process;


    tpgBarSelYuv_u_ce0_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001, bckgndId_load_read_reg_4897, cmp2_i321_read_reg_4880)
    begin
        if ((((cmp2_i321_read_reg_4880 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((cmp2_i321_read_reg_4880 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_B) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((cmp2_i321_read_reg_4880 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_F) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            tpgBarSelYuv_u_ce0 <= ap_const_logic_1;
        else 
            tpgBarSelYuv_u_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    tpgBarSelYuv_v_address0_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0, bckgndId_load_read_reg_4897, zext_ln1555_1_fu_3165_p1, zext_ln1374_1_fu_3355_p1, zext_ln1215_fu_3424_p1)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((bckgndId_load_read_reg_4897 = ap_const_lv8_9)) then 
                tpgBarSelYuv_v_address0 <= zext_ln1215_fu_3424_p1(3 - 1 downto 0);
            elsif ((bckgndId_load_read_reg_4897 = ap_const_lv8_B)) then 
                tpgBarSelYuv_v_address0 <= zext_ln1374_1_fu_3355_p1(3 - 1 downto 0);
            elsif ((bckgndId_load_read_reg_4897 = ap_const_lv8_F)) then 
                tpgBarSelYuv_v_address0 <= zext_ln1555_1_fu_3165_p1(3 - 1 downto 0);
            else 
                tpgBarSelYuv_v_address0 <= "XXX";
            end if;
        else 
            tpgBarSelYuv_v_address0 <= "XXX";
        end if; 
    end process;


    tpgBarSelYuv_v_ce0_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001, bckgndId_load_read_reg_4897)
    begin
        if ((((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_B) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_F) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            tpgBarSelYuv_v_ce0 <= ap_const_logic_1;
        else 
            tpgBarSelYuv_v_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    tpgBarSelYuv_y_address0_assign_proc : process(bckgndId_load_read_reg_4897, zext_ln1555_1_fu_3165_p1, zext_ln1374_1_fu_3355_p1, zext_ln1215_fu_3424_p1, ap_condition_4466)
    begin
        if ((ap_const_boolean_1 = ap_condition_4466)) then
            if ((bckgndId_load_read_reg_4897 = ap_const_lv8_9)) then 
                tpgBarSelYuv_y_address0 <= zext_ln1215_fu_3424_p1(3 - 1 downto 0);
            elsif ((bckgndId_load_read_reg_4897 = ap_const_lv8_B)) then 
                tpgBarSelYuv_y_address0 <= zext_ln1374_1_fu_3355_p1(3 - 1 downto 0);
            elsif ((bckgndId_load_read_reg_4897 = ap_const_lv8_F)) then 
                tpgBarSelYuv_y_address0 <= zext_ln1555_1_fu_3165_p1(3 - 1 downto 0);
            else 
                tpgBarSelYuv_y_address0 <= "XXX";
            end if;
        else 
            tpgBarSelYuv_y_address0 <= "XXX";
        end if; 
    end process;


    tpgBarSelYuv_y_ce0_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001, bckgndId_load_read_reg_4897, cmp2_i321_read_reg_4880)
    begin
        if ((((cmp2_i321_read_reg_4880 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((cmp2_i321_read_reg_4880 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_B) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((cmp2_i321_read_reg_4880 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_F) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            tpgBarSelYuv_y_ce0 <= ap_const_logic_1;
        else 
            tpgBarSelYuv_y_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    tpgCheckerBoardArray_address0 <= zext_ln1555_fu_3045_p1(5 - 1 downto 0);

    tpgCheckerBoardArray_ce0_assign_proc : process(ap_enable_reg_pp0_iter18, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tpgCheckerBoardArray_ce0 <= ap_const_logic_1;
        else 
            tpgCheckerBoardArray_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    tpgSinTableArray_9bit_0_address0 <= zext_ln1244_fu_2541_p1(9 - 1 downto 0);
    tpgSinTableArray_9bit_0_address1 <= zext_ln1240_fu_2403_p1(9 - 1 downto 0);
    tpgSinTableArray_9bit_0_address2 <= zext_ln1236_fu_2385_p1(9 - 1 downto 0);

    tpgSinTableArray_9bit_0_ce0_assign_proc : process(ap_enable_reg_pp0_iter14, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter14 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tpgSinTableArray_9bit_0_ce0 <= ap_const_logic_1;
        else 
            tpgSinTableArray_9bit_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    tpgSinTableArray_9bit_0_ce1_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tpgSinTableArray_9bit_0_ce1 <= ap_const_logic_1;
        else 
            tpgSinTableArray_9bit_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    tpgSinTableArray_9bit_0_ce2_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tpgSinTableArray_9bit_0_ce2 <= ap_const_logic_1;
        else 
            tpgSinTableArray_9bit_0_ce2 <= ap_const_logic_0;
        end if; 
    end process;

    tpgSinTableArray_9bit_1_address0 <= zext_ln1244_fu_2541_p1(9 - 1 downto 0);
    tpgSinTableArray_9bit_1_address1 <= zext_ln1240_fu_2403_p1(9 - 1 downto 0);
    tpgSinTableArray_9bit_1_address2 <= zext_ln1236_fu_2385_p1(9 - 1 downto 0);

    tpgSinTableArray_9bit_1_ce0_assign_proc : process(ap_enable_reg_pp0_iter14, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter14 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tpgSinTableArray_9bit_1_ce0 <= ap_const_logic_1;
        else 
            tpgSinTableArray_9bit_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    tpgSinTableArray_9bit_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tpgSinTableArray_9bit_1_ce1 <= ap_const_logic_1;
        else 
            tpgSinTableArray_9bit_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    tpgSinTableArray_9bit_1_ce2_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tpgSinTableArray_9bit_1_ce2 <= ap_const_logic_1;
        else 
            tpgSinTableArray_9bit_1_ce2 <= ap_const_logic_0;
        end if; 
    end process;

    tpgSinTableArray_9bit_2_address0 <= zext_ln1244_fu_2541_p1(9 - 1 downto 0);
    tpgSinTableArray_9bit_2_address1 <= zext_ln1240_fu_2403_p1(9 - 1 downto 0);
    tpgSinTableArray_9bit_2_address2 <= zext_ln1236_fu_2385_p1(9 - 1 downto 0);

    tpgSinTableArray_9bit_2_ce0_assign_proc : process(ap_enable_reg_pp0_iter14, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter14 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tpgSinTableArray_9bit_2_ce0 <= ap_const_logic_1;
        else 
            tpgSinTableArray_9bit_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    tpgSinTableArray_9bit_2_ce1_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tpgSinTableArray_9bit_2_ce1 <= ap_const_logic_1;
        else 
            tpgSinTableArray_9bit_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    tpgSinTableArray_9bit_2_ce2_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tpgSinTableArray_9bit_2_ce2 <= ap_const_logic_1;
        else 
            tpgSinTableArray_9bit_2_ce2 <= ap_const_logic_0;
        end if; 
    end process;

    tpgSinTableArray_9bit_3_address0 <= zext_ln1244_fu_2541_p1(9 - 1 downto 0);
    tpgSinTableArray_9bit_3_address1 <= zext_ln1240_fu_2403_p1(9 - 1 downto 0);
    tpgSinTableArray_9bit_3_address2 <= zext_ln1236_fu_2385_p1(9 - 1 downto 0);

    tpgSinTableArray_9bit_3_ce0_assign_proc : process(ap_enable_reg_pp0_iter14, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter14 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tpgSinTableArray_9bit_3_ce0 <= ap_const_logic_1;
        else 
            tpgSinTableArray_9bit_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    tpgSinTableArray_9bit_3_ce1_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tpgSinTableArray_9bit_3_ce1 <= ap_const_logic_1;
        else 
            tpgSinTableArray_9bit_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    tpgSinTableArray_9bit_3_ce2_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tpgSinTableArray_9bit_3_ce2 <= ap_const_logic_1;
        else 
            tpgSinTableArray_9bit_3_ce2 <= ap_const_logic_0;
        end if; 
    end process;

    tpgSinTableArray_9bit_4_address0 <= zext_ln1244_fu_2541_p1(9 - 1 downto 0);
    tpgSinTableArray_9bit_4_address1 <= zext_ln1240_fu_2403_p1(9 - 1 downto 0);
    tpgSinTableArray_9bit_4_address2 <= zext_ln1236_fu_2385_p1(9 - 1 downto 0);

    tpgSinTableArray_9bit_4_ce0_assign_proc : process(ap_enable_reg_pp0_iter14, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter14 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tpgSinTableArray_9bit_4_ce0 <= ap_const_logic_1;
        else 
            tpgSinTableArray_9bit_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    tpgSinTableArray_9bit_4_ce1_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tpgSinTableArray_9bit_4_ce1 <= ap_const_logic_1;
        else 
            tpgSinTableArray_9bit_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    tpgSinTableArray_9bit_4_ce2_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tpgSinTableArray_9bit_4_ce2 <= ap_const_logic_1;
        else 
            tpgSinTableArray_9bit_4_ce2 <= ap_const_logic_0;
        end if; 
    end process;

    tpgSinTableArray_address0 <= zext_ln1310_fu_2654_p1(11 - 1 downto 0);

    tpgSinTableArray_ce0_assign_proc : process(ap_enable_reg_pp0_iter15, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter15 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tpgSinTableArray_ce0 <= ap_const_logic_1;
        else 
            tpgSinTableArray_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    tpgTartanBarArray_address0 <= zext_ln1374_fu_3086_p1(6 - 1 downto 0);

    tpgTartanBarArray_ce0_assign_proc : process(ap_enable_reg_pp0_iter18, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tpgTartanBarArray_ce0 <= ap_const_logic_1;
        else 
            tpgTartanBarArray_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    trunc_ln1027_fu_2770_p1 <= xCount_V_1(6 - 1 downto 0);
    trunc_ln1235_fu_3175_p1 <= r_reg_5196_pp0_iter18_reg(8 - 1 downto 0);
    trunc_ln1236_1_fu_2452_p1 <= tmp_fu_2436_p7(16 - 1 downto 0);
    trunc_ln1239_fu_4088_p1 <= g_reg_5202_pp0_iter19_reg(8 - 1 downto 0);
    trunc_ln1240_1_fu_2512_p1 <= tmp_3_fu_2496_p7(16 - 1 downto 0);
    trunc_ln1243_fu_4091_p1 <= b_reg_5235_pp0_iter19_reg(8 - 1 downto 0);
    trunc_ln1244_1_fu_2626_p1 <= tmp_4_fu_2610_p7(16 - 1 downto 0);
    trunc_ln1257_1_fu_3187_p1 <= grp_fu_4707_p3(16 - 1 downto 0);
    trunc_ln1257_fu_3184_p1 <= grp_fu_4716_p2(16 - 1 downto 0);
    trunc_ln1261_fu_4106_p1 <= select_ln1261_fu_4094_p3(8 - 1 downto 0);
    trunc_ln1262_fu_4130_p1 <= select_ln1262_fu_4118_p3(8 - 1 downto 0);
    trunc_ln1311_1_fu_3381_p4 <= sub_ln1311_fu_3375_p2(26 downto 19);
    trunc_ln1311_2_fu_3397_p4 <= grp_fu_4741_p2(26 downto 19);
    trunc_ln1311_fu_3365_p1 <= grp_fu_4741_p2(27 - 1 downto 0);
    trunc_ln1370_1_fu_3076_p1 <= hBarSel_loc_1_out_i(6 - 1 downto 0);
    trunc_ln1370_fu_3060_p1 <= vBarSel_loc_1_out_i(3 - 1 downto 0);
    trunc_ln1499_1_fu_3783_p1 <= gSerie_V(1 - 1 downto 0);
    trunc_ln1499_2_fu_3829_p1 <= bSerie_V(1 - 1 downto 0);
    trunc_ln1499_fu_3737_p1 <= rSerie_V(1 - 1 downto 0);
    trunc_ln1551_1_fu_3035_p1 <= hBarSel_3_loc_1_out_i(5 - 1 downto 0);
    trunc_ln1551_fu_3019_p1 <= vBarSel_2_loc_1_out_i(1 - 1 downto 0);
    trunc_ln1733_1_fu_3000_p1 <= hBarSel_5_loc_1_out_i(4 - 1 downto 0);
    trunc_ln1733_fu_2984_p1 <= vBarSel_3_loc_1_out_i(1 - 1 downto 0);
    trunc_ln520_10_fu_2876_p1 <= hBarSel_3_loc_1_out_i(3 - 1 downto 0);
    trunc_ln520_11_fu_2796_p1 <= hBarSel_5_loc_1_out_i(3 - 1 downto 0);
    trunc_ln520_1_fu_1627_p1 <= ap_sig_allocacmp_x_4(8 - 1 downto 0);
    trunc_ln520_2_fu_1631_p1 <= ap_sig_allocacmp_x_4(11 - 1 downto 0);
    trunc_ln520_3_fu_4548_p1 <= rampVal_3_loc_1_out_i(8 - 1 downto 0);
    trunc_ln520_4_fu_4026_p1 <= hdata_loc_1_out_i(8 - 1 downto 0);
    trunc_ln520_5_fu_3463_p1 <= rampVal_loc_1_out_i(8 - 1 downto 0);
    trunc_ln520_6_fu_3103_p1 <= hBarSel_4_loc_1_out_i(3 - 1 downto 0);
    trunc_ln520_7_fu_2912_p1 <= vBarSel_loc_1_out_i(3 - 1 downto 0);
    trunc_ln520_8_fu_2734_p1 <= vBarSel_3_loc_1_out_i(1 - 1 downto 0);
    trunc_ln520_9_fu_2948_p1 <= hBarSel_loc_1_out_i(3 - 1 downto 0);
    trunc_ln520_fu_1623_p1 <= ap_sig_allocacmp_x_4(1 - 1 downto 0);
    trunc_ln8_fu_3288_p4 <= add_ln1257_3_fu_3196_p2(15 downto 8);
    trunc_ln_fu_3881_p3 <= (xor_ln1498_fu_3759_p2 & tmp_7_fu_3871_p4);

    vBarSel_assign_proc : process(ap_enable_reg_pp0_iter16, ap_block_pp0_stage0, bckgndId_load_read_reg_4897, icmp_ln1336_reg_5010_pp0_iter15_reg, add_ln1348_fu_2916_p2, ap_condition_4471)
    begin
        if (((bckgndId_load_read_reg_4897 = ap_const_lv8_B) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if (((ap_enable_reg_pp0_iter16 = ap_const_logic_1) and (icmp_ln1336_reg_5010_pp0_iter15_reg = ap_const_lv1_1))) then 
                vBarSel <= ap_const_lv3_0;
            elsif ((ap_const_boolean_1 = ap_condition_4471)) then 
                vBarSel <= add_ln1348_fu_2916_p2;
            else 
                vBarSel <= "XXX";
            end if;
        else 
            vBarSel <= "XXX";
        end if; 
    end process;


    vBarSel_1_assign_proc : process(ap_enable_reg_pp0_iter16, ap_block_pp0_stage0, bckgndId_load_read_reg_4897, icmp_ln1701_reg_4983_pp0_iter15_reg, xor_ln1713_fu_2738_p2, ap_condition_4477)
    begin
        if (((bckgndId_load_read_reg_4897 = ap_const_lv8_13) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if (((ap_enable_reg_pp0_iter16 = ap_const_logic_1) and (icmp_ln1701_reg_4983_pp0_iter15_reg = ap_const_lv1_1))) then 
                vBarSel_1 <= ap_const_lv1_0;
            elsif ((ap_const_boolean_1 = ap_condition_4477)) then 
                vBarSel_1 <= xor_ln1713_fu_2738_p2;
            else 
                vBarSel_1 <= "X";
            end if;
        else 
            vBarSel_1 <= "X";
        end if; 
    end process;


    vBarSel_1_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter16, ap_enable_reg_pp0_iter17, ap_block_pp0_stage0_11001, bckgndId_load_read_reg_4897, icmp_ln1027_reg_4973_pp0_iter16_reg, icmp_ln1701_reg_4983_pp0_iter15_reg, icmp_ln1701_reg_4983_pp0_iter16_reg, and_ln1706_reg_5026_pp0_iter16_reg)
    begin
        if ((((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_13) and (ap_const_lv1_0 = and_ln1706_reg_5026_pp0_iter16_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1701_reg_4983_pp0_iter16_reg = ap_const_lv1_0) and (icmp_ln1027_reg_4973_pp0_iter16_reg = ap_const_lv1_1)) or ((ap_enable_reg_pp0_iter16 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_13) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1701_reg_4983_pp0_iter15_reg = ap_const_lv1_1)))) then 
            vBarSel_1_ap_vld <= ap_const_logic_1;
        else 
            vBarSel_1_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    vBarSel_2_assign_proc : process(ap_enable_reg_pp0_iter16, ap_block_pp0_stage0, bckgndId_load_read_reg_4897, icmp_ln1518_reg_4992_pp0_iter15_reg, add_ln1530_fu_2848_p2, ap_condition_4483)
    begin
        if (((bckgndId_load_read_reg_4897 = ap_const_lv8_F) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if (((ap_enable_reg_pp0_iter16 = ap_const_logic_1) and (icmp_ln1518_reg_4992_pp0_iter15_reg = ap_const_lv1_1))) then 
                vBarSel_2 <= ap_const_lv8_0;
            elsif ((ap_const_boolean_1 = ap_condition_4483)) then 
                vBarSel_2 <= add_ln1530_fu_2848_p2;
            else 
                vBarSel_2 <= "XXXXXXXX";
            end if;
        else 
            vBarSel_2 <= "XXXXXXXX";
        end if; 
    end process;


    vBarSel_2_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter16, ap_enable_reg_pp0_iter17, ap_block_pp0_stage0_11001, bckgndId_load_read_reg_4897, icmp_ln1027_reg_4973_pp0_iter16_reg, icmp_ln1518_reg_4992_pp0_iter15_reg, icmp_ln1518_reg_4992_pp0_iter16_reg, and_ln1523_reg_5030_pp0_iter16_reg)
    begin
        if ((((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_F) and (ap_const_lv1_0 = and_ln1523_reg_5030_pp0_iter16_reg) and (icmp_ln1518_reg_4992_pp0_iter16_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1027_reg_4973_pp0_iter16_reg = ap_const_lv1_1)) or ((ap_enable_reg_pp0_iter16 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_F) and (icmp_ln1518_reg_4992_pp0_iter15_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            vBarSel_2_ap_vld <= ap_const_logic_1;
        else 
            vBarSel_2_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    vBarSel_2_loc_1_out_o_assign_proc : process(vBarSel_2_loc_1_out_i, icmp_ln1518_reg_4992_pp0_iter16_reg, add_ln1530_fu_2848_p2, ap_condition_4442, ap_condition_4488)
    begin
        if ((ap_const_boolean_1 = ap_condition_4442)) then
            if ((icmp_ln1518_reg_4992_pp0_iter16_reg = ap_const_lv1_1)) then 
                vBarSel_2_loc_1_out_o <= ap_const_lv8_0;
            elsif ((ap_const_boolean_1 = ap_condition_4488)) then 
                vBarSel_2_loc_1_out_o <= add_ln1530_fu_2848_p2;
            else 
                vBarSel_2_loc_1_out_o <= vBarSel_2_loc_1_out_i;
            end if;
        else 
            vBarSel_2_loc_1_out_o <= vBarSel_2_loc_1_out_i;
        end if; 
    end process;


    vBarSel_2_loc_1_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter17, ap_block_pp0_stage0_11001, bckgndId_load_read_reg_4897, icmp_ln1027_reg_4973_pp0_iter16_reg, icmp_ln1518_reg_4992_pp0_iter16_reg, and_ln1523_reg_5030_pp0_iter16_reg)
    begin
        if ((((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_F) and (icmp_ln1518_reg_4992_pp0_iter16_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_F) and (ap_const_lv1_0 = and_ln1523_reg_5030_pp0_iter16_reg) and (icmp_ln1518_reg_4992_pp0_iter16_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1027_reg_4973_pp0_iter16_reg = ap_const_lv1_1)))) then 
            vBarSel_2_loc_1_out_o_ap_vld <= ap_const_logic_1;
        else 
            vBarSel_2_loc_1_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    vBarSel_3_loc_1_out_o_assign_proc : process(vBarSel_3_loc_1_out_i, icmp_ln1701_reg_4983_pp0_iter16_reg, zext_ln1713_fu_2744_p1, ap_condition_4446, ap_condition_4492)
    begin
        if ((ap_const_boolean_1 = ap_condition_4446)) then
            if ((icmp_ln1701_reg_4983_pp0_iter16_reg = ap_const_lv1_1)) then 
                vBarSel_3_loc_1_out_o <= ap_const_lv8_0;
            elsif ((ap_const_boolean_1 = ap_condition_4492)) then 
                vBarSel_3_loc_1_out_o <= zext_ln1713_fu_2744_p1;
            else 
                vBarSel_3_loc_1_out_o <= vBarSel_3_loc_1_out_i;
            end if;
        else 
            vBarSel_3_loc_1_out_o <= vBarSel_3_loc_1_out_i;
        end if; 
    end process;


    vBarSel_3_loc_1_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter17, ap_block_pp0_stage0_11001, bckgndId_load_read_reg_4897, icmp_ln1027_reg_4973_pp0_iter16_reg, icmp_ln1701_reg_4983_pp0_iter16_reg, and_ln1706_reg_5026_pp0_iter16_reg)
    begin
        if ((((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_13) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1701_reg_4983_pp0_iter16_reg = ap_const_lv1_1)) or ((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_13) and (ap_const_lv1_0 = and_ln1706_reg_5026_pp0_iter16_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1701_reg_4983_pp0_iter16_reg = ap_const_lv1_0) and (icmp_ln1027_reg_4973_pp0_iter16_reg = ap_const_lv1_1)))) then 
            vBarSel_3_loc_1_out_o_ap_vld <= ap_const_logic_1;
        else 
            vBarSel_3_loc_1_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    vBarSel_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter16, ap_enable_reg_pp0_iter17, ap_block_pp0_stage0_11001, bckgndId_load_read_reg_4897, icmp_ln1027_reg_4973_pp0_iter16_reg, icmp_ln1336_reg_5010_pp0_iter15_reg, icmp_ln1336_reg_5010_pp0_iter16_reg, and_ln1341_reg_5055_pp0_iter16_reg)
    begin
        if ((((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_B) and (ap_const_lv1_0 = and_ln1341_reg_5055_pp0_iter16_reg) and (icmp_ln1336_reg_5010_pp0_iter16_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1027_reg_4973_pp0_iter16_reg = ap_const_lv1_1)) or ((ap_enable_reg_pp0_iter16 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_B) and (icmp_ln1336_reg_5010_pp0_iter15_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            vBarSel_ap_vld <= ap_const_logic_1;
        else 
            vBarSel_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    vBarSel_loc_1_out_o_assign_proc : process(vBarSel_loc_1_out_i, icmp_ln1336_reg_5010_pp0_iter16_reg, zext_ln1348_fu_2922_p1, ap_condition_4450, ap_condition_4496)
    begin
        if ((ap_const_boolean_1 = ap_condition_4450)) then
            if ((icmp_ln1336_reg_5010_pp0_iter16_reg = ap_const_lv1_1)) then 
                vBarSel_loc_1_out_o <= ap_const_lv8_0;
            elsif ((ap_const_boolean_1 = ap_condition_4496)) then 
                vBarSel_loc_1_out_o <= zext_ln1348_fu_2922_p1;
            else 
                vBarSel_loc_1_out_o <= vBarSel_loc_1_out_i;
            end if;
        else 
            vBarSel_loc_1_out_o <= vBarSel_loc_1_out_i;
        end if; 
    end process;


    vBarSel_loc_1_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter17, ap_block_pp0_stage0_11001, bckgndId_load_read_reg_4897, icmp_ln1027_reg_4973_pp0_iter16_reg, icmp_ln1336_reg_5010_pp0_iter16_reg, and_ln1341_reg_5055_pp0_iter16_reg)
    begin
        if ((((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_B) and (icmp_ln1336_reg_5010_pp0_iter16_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (bckgndId_load_read_reg_4897 = ap_const_lv8_B) and (ap_const_lv1_0 = and_ln1341_reg_5055_pp0_iter16_reg) and (icmp_ln1336_reg_5010_pp0_iter16_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1027_reg_4973_pp0_iter16_reg = ap_const_lv1_1)))) then 
            vBarSel_loc_1_out_o_ap_vld <= ap_const_logic_1;
        else 
            vBarSel_loc_1_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    whiYuv_1_address0 <= zext_ln1459_fu_3350_p1(2 - 1 downto 0);

    whiYuv_1_ce0_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            whiYuv_1_ce0 <= ap_const_logic_1;
        else 
            whiYuv_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    whiYuv_address0 <= zext_ln1183_fu_3434_p1(2 - 1 downto 0);

    whiYuv_ce0_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            whiYuv_ce0 <= ap_const_logic_1;
        else 
            whiYuv_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    xor_ln1498_1_fu_3805_p2 <= (trunc_ln1499_1_fu_3783_p1 xor tmp_22_fu_3787_p3);
    xor_ln1498_2_fu_3851_p2 <= (trunc_ln1499_2_fu_3829_p1 xor tmp_23_fu_3833_p3);
    xor_ln1498_fu_3759_p2 <= (trunc_ln1499_fu_3737_p1 xor tmp_21_fu_3741_p3);
    xor_ln1713_fu_2738_p2 <= (trunc_ln520_8_fu_2734_p1 xor ap_const_lv1_1);
    zext_ln1019_fu_2014_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(yCount_V_2),11));
    zext_ln1027_1_fu_1935_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(yCount_V_3),11));
    zext_ln1027_fu_2114_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(yCount_V),11));
    zext_ln1032_cast_fu_1567_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln1032),16));
    zext_ln1056_fu_3473_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1056_fu_3467_p2),16));
    zext_ln1099_fu_3454_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter19_phi_ln1099_reg_1534),64));
    zext_ln1120_fu_3449_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter19_phi_ln1120_reg_1523),64));
    zext_ln1141_fu_3444_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter19_phi_ln1141_reg_1512),64));
    zext_ln1162_fu_3439_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter19_phi_ln1162_reg_1501),64));
    zext_ln1183_fu_3434_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter19_phi_ln1183_reg_1490),64));
    zext_ln1212_fu_3113_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1212_fu_3107_p2),8));
    zext_ln1215_fu_3424_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(hBarSel_4_loc_1_out_i),64));
    zext_ln1236_fu_2385_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_12_fu_2376_p4),64));
    zext_ln1240_fu_2403_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_14_fu_2394_p4),64));
    zext_ln1244_fu_2541_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_16_fu_2532_p4),64));
    zext_ln1257_1_fu_2650_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(g_fu_2578_p3),24));
    zext_ln1257_4_fu_3178_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_4716_p2),25));
    zext_ln1257_6_fu_3181_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_4707_p3),25));
    zext_ln1257_fu_2646_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_fu_2560_p3),23));
    zext_ln1258_fu_3209_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln1_fu_3202_p3),25));
    zext_ln1259_1_fu_3249_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1259_fu_3243_p2),25));
    zext_ln1259_fu_3239_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln2_fu_3232_p3),24));
    zext_ln1302_fu_1619_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_x_4),17));
    zext_ln1310_fu_2654_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln1_reg_5081_pp0_iter14_reg),64));
    zext_ln1348_fu_2922_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1348_fu_2916_p2),8));
    zext_ln1367_fu_2958_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1367_fu_2952_p2),8));
    zext_ln1374_1_fu_3355_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tpgTartanBarArray_q0),64));
    zext_ln1374_fu_3086_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln1370_fu_3080_p2),64));
    zext_ln1459_fu_3350_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter19_phi_ln1459_reg_1479),64));
    zext_ln1474_fu_3345_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter19_phi_ln1474_reg_1468),64));
    zext_ln1495_fu_2182_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xBar_V),12));
    zext_ln1548_fu_2886_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1548_fu_2880_p2),8));
    zext_ln1555_1_fu_3165_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln1555_fu_3161_p1),64));
    zext_ln1555_fu_3045_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tBarSel_fu_3039_p2),64));
    zext_ln1713_fu_2744_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xor_ln1713_fu_2738_p2),8));
    zext_ln1730_fu_2806_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1730_fu_2800_p2),8));
    zext_ln1739_1_fu_3141_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(DPtpgBarArray_q0),64));
    zext_ln1739_fu_3010_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln1733_fu_3004_p2),64));
    zext_ln544_fu_4571_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1039_fu_4565_p2),16));
    zext_ln648_fu_4049_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1500_fu_4043_p2),16));
    zext_ln840_fu_2828_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln840_6_fu_2822_p2),10));

    zonePlateVAddr_assign_proc : process(ap_enable_reg_pp0_iter4, shl_ln, ap_block_pp0_stage0, bckgndId_load_read_reg_4897, icmp_ln1285_reg_5014_pp0_iter3_reg, add_ln1296_fu_2298_p2, ap_condition_4618)
    begin
        if (((bckgndId_load_read_reg_4897 = ap_const_lv8_A) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (icmp_ln1285_reg_5014_pp0_iter3_reg = ap_const_lv1_1))) then 
                zonePlateVAddr <= shl_ln;
            elsif ((ap_const_boolean_1 = ap_condition_4618)) then 
                zonePlateVAddr <= add_ln1296_fu_2298_p2;
            else 
                zonePlateVAddr <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            zonePlateVAddr <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    zonePlateVAddr_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001, bckgndId_load_read_reg_4897, icmp_ln1285_reg_5014_pp0_iter3_reg, icmp_ln1285_reg_5014_pp0_iter4_reg, and_ln1292_reg_5018_pp0_iter4_reg)
    begin
        if ((((bckgndId_load_read_reg_4897 = ap_const_lv8_A) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (icmp_ln1285_reg_5014_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln1292_reg_5018_pp0_iter4_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((bckgndId_load_read_reg_4897 = ap_const_lv8_A) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (icmp_ln1285_reg_5014_pp0_iter3_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            zonePlateVAddr_ap_vld <= ap_const_logic_1;
        else 
            zonePlateVAddr_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    zonePlateVAddr_loc_1_out_o_assign_proc : process(shl_ln, zonePlateVAddr_loc_1_out_i, icmp_ln1285_reg_5014_pp0_iter4_reg, and_ln1292_reg_5018_pp0_iter4_reg, add_ln1296_fu_2298_p2, ap_condition_4622)
    begin
        if ((ap_const_boolean_1 = ap_condition_4622)) then
            if ((icmp_ln1285_reg_5014_pp0_iter4_reg = ap_const_lv1_1)) then 
                zonePlateVAddr_loc_1_out_o <= shl_ln;
            elsif (((icmp_ln1285_reg_5014_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln1292_reg_5018_pp0_iter4_reg))) then 
                zonePlateVAddr_loc_1_out_o <= add_ln1296_fu_2298_p2;
            else 
                zonePlateVAddr_loc_1_out_o <= zonePlateVAddr_loc_1_out_i;
            end if;
        else 
            zonePlateVAddr_loc_1_out_o <= zonePlateVAddr_loc_1_out_i;
        end if; 
    end process;


    zonePlateVAddr_loc_1_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001, bckgndId_load_read_reg_4897, icmp_ln1285_reg_5014_pp0_iter4_reg, and_ln1292_reg_5018_pp0_iter4_reg)
    begin
        if ((((bckgndId_load_read_reg_4897 = ap_const_lv8_A) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (icmp_ln1285_reg_5014_pp0_iter4_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((bckgndId_load_read_reg_4897 = ap_const_lv8_A) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (icmp_ln1285_reg_5014_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln1292_reg_5018_pp0_iter4_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            zonePlateVAddr_loc_1_out_o_ap_vld <= ap_const_logic_1;
        else 
            zonePlateVAddr_loc_1_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

end behav;
