[05/25 19:41:18      0s] 
[05/25 19:41:18      0s] Cadence Innovus(TM) Implementation System.
[05/25 19:41:18      0s] Copyright 2016 Cadence Design Systems, Inc. All rights reserved worldwide.
[05/25 19:41:18      0s] 
[05/25 19:41:18      0s] Version:	v16.20-p002_1, built Tue Nov 8 11:31:23 PST 2016
[05/25 19:41:18      0s] Options:	
[05/25 19:41:18      0s] Date:		Sat May 25 19:41:18 2024
[05/25 19:41:18      0s] Host:		gordon.ece.northwestern.edu (x86_64 w/Linux 4.18.0-553.el8_10.x86_64) (8cores*8cpus*Intel(R) Core(TM) i7-9700 CPU @ 3.00GHz 12288KB)
[05/25 19:41:18      0s] OS:		Red Hat Enterprise Linux release 8.10 (Ootpa)
[05/25 19:41:18      0s] 
[05/25 19:41:18      0s] License:
[05/25 19:41:18      0s] 		invs	Innovus Implementation System	16.2	checkout succeeded
[05/25 19:41:18      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[05/25 19:41:24      4s] @(#)CDS: Innovus v16.20-p002_1 (64bit) 11/08/2016 11:31 (Linux 2.6.18-194.el5)
[05/25 19:41:24      4s] @(#)CDS: NanoRoute 16.20-p002_1 NR161103-1425/16_20-UB (database version 2.30, 354.6.1) {superthreading v1.34}
[05/25 19:41:24      4s] @(#)CDS: AAE 16.20-p004 (64bit) 11/08/2016 (Linux 2.6.18-194.el5)
[05/25 19:41:24      4s] @(#)CDS: CTE 16.20-p008_1 () Oct 29 2016 08:26:57 ( )
[05/25 19:41:24      4s] @(#)CDS: SYNTECH 16.20-p001_1 () Oct 27 2016 11:33:00 ( )
[05/25 19:41:24      4s] @(#)CDS: CPE v16.20-p011
[05/25 19:41:24      4s] @(#)CDS: IQRC/TQRC 15.2.5-s803 (64bit) Tue Sep 13 18:23:58 PDT 2016 (Linux 2.6.18-194.el5)
[05/25 19:41:24      4s] @(#)CDS: OA 22.50-p051 Thu Aug  4 00:05:16 2016
[05/25 19:41:24      4s] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[05/25 19:41:24      4s] @(#)CDS: RCDB 11.8
[05/25 19:41:24      4s] --- Running on gordon.ece.northwestern.edu (x86_64 w/Linux 4.18.0-553.el8_10.x86_64) (8cores*8cpus*Intel(R) Core(TM) i7-9700 CPU @ 3.00GHz 12288KB) ---
[05/25 19:41:24      4s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_157935_gordon.ece.northwestern.edu_sfs6562_sAbbGa.

[05/25 19:41:24      4s] 
[05/25 19:41:24      4s] **INFO:  MMMC transition support version v31-84 
[05/25 19:41:24      4s] 
[05/25 19:41:24      4s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[05/25 19:41:24      4s] <CMD> suppressMessage ENCEXT-2799
[05/25 19:41:24      4s] <CMD> getDrawView
[05/25 19:41:24      4s] <CMD> loadWorkspace -name Physical
[05/25 19:41:24      4s] <CMD> win
[05/25 19:41:45      5s] <CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
[05/25 19:41:45      5s] <CMD> set conf_ioOri R0
[05/25 19:41:45      5s] <CMD> set conf_row_height 1.4
[05/25 19:41:45      5s] <CMD> set dbgSavedDesignHasNewPreserves 1
[05/25 19:41:45      5s] <CMD> set dcgHonorSignalNetNDR 1
[05/25 19:41:45      5s] <CMD> set defHierChar /
[05/25 19:41:45      5s] Set Default Input Pin Transition as 0.1 ps.
[05/25 19:41:45      5s] <CMD> set delaycal_input_transition_delay 0.1ps
[05/25 19:41:45      5s] <CMD> set distributed_client_message_echo 1
[05/25 19:41:45      5s] <CMD> set distributed_mmmc_disable_reports_auto_redirection 0
[05/25 19:41:45      5s] <CMD> set edi_pe::pegEnablePreRouteDelayedExtraction 0
[05/25 19:41:45      5s] <CMD> set floorplan_default_site FreePDK45_38x28_10R_NP_162NW_34O
[05/25 19:41:45      5s] <CMD> set fpIsMaxIoHeight 0
[05/25 19:41:45      5s] <CMD> set fp_core_height 268.8
[05/25 19:41:45      5s] <CMD> set fp_core_to_bottom 2.1
[05/25 19:41:45      5s] <CMD> set fp_core_to_left 2.09
[05/25 19:41:45      5s] <CMD> set fp_core_to_right 2.09
[05/25 19:41:45      5s] <CMD> set fp_core_to_top 2.1
[05/25 19:41:45      5s] <CMD> set fp_core_width 269.99
[05/25 19:41:45      5s] <CMD> set gpsPrivate::oigCGFixOutOfCoreChannels 1
[05/25 19:41:45      5s] <CMD> set gpsPrivate::oigPBAwareTopoMode 23
[05/25 19:41:45      5s] <CMD> set gpsPrivate::oigTopoBCMode 0
[05/25 19:41:45      5s] <CMD> set gpsPrivate::oigTopoUseBABInTopLvlNodesInOCP 1
[05/25 19:41:45      5s] <CMD> set gpsPrivate::oigUseNewMaxBufDistAPI 1
[05/25 19:41:45      5s] <CMD> set init_gnd_net VSS
[05/25 19:41:45      5s] <CMD> set init_lef_file /home/sfs6562/CE392/backend/innovus/Top.enc.dat/libs/lef/NangateOpenCellLibrary.lef
[05/25 19:41:45      5s] <CMD> set init_mmmc_file /home/sfs6562/CE392/backend/innovus/Top.enc.dat/viewDefinition.tcl
[05/25 19:41:45      5s] <CMD> set init_oa_search_lib {}
[05/25 19:41:45      5s] <CMD> set init_pwr_net VDD
[05/25 19:41:45      5s] <CMD> set init_verilog /home/sfs6562/CE392/backend/innovus/Top.enc.dat/key_generation.v.bin
[05/25 19:41:46      5s] <CMD> set latch_time_borrow_mode max_borrow
[05/25 19:41:46      5s] <CMD> set pegDefaultResScaleFactor 1
[05/25 19:41:46      5s] <CMD> set pegDetailResScaleFactor 1
[05/25 19:41:46      5s] <CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
[05/25 19:41:46      5s] <CMD> set spgLimitedSearchRadius 1
[05/25 19:41:46      5s] <CMD> set trgGlbOverflowPctH 0.0267985
[05/25 19:41:46      5s] <CMD> set trgGlbOverflowPctV 0.0350964
[05/25 19:41:46      5s] <CMD> set tso_post_client_restore_command {update_timing ; write_eco_opt_db ;}
[05/25 19:41:46      5s] <CMD> set_global lib_build_asynch_de_assert_arc "true"
[05/25 19:41:46      5s] <CMD> set_global report_precision "3"
[05/25 19:41:46      5s] <CMD> set_global timing_collection_result_display_limit "100"
[05/25 19:41:46      5s] <CMD> set_global timing_report_enable_efficient_collection_handling "true"
[05/25 19:41:46      5s] <CMD> set_global timing_report_slack_on_timing_point "false"
[05/25 19:41:46      5s] <CMD> set_global timing_report_enable_si_debug "false"
[05/25 19:41:46      5s] <CMD> set_global timing_report_inferred_clock_gating_end_point_backward_compatible_mode "true"
[05/25 19:41:46      5s] <CMD> set_global timing_report_arrival_window_property_backward_compatible_mode "true"
[05/25 19:41:46      5s] <CMD> set_global timing_report_path_collection_ignore_unsupported_argument "false"
[05/25 19:41:46      5s] <CMD> set_global timing_allow_input_delay_on_clock_source "false"
[05/25 19:41:46      5s] <CMD> set_global timing_apply_default_primary_input_assertion "true"
[05/25 19:41:46      5s] <CMD> set_global timing_build_all_hierarchical_pins "false"
[05/25 19:41:46      5s] <CMD> set_global timing_case_analysis_for_sequential_propagation "false"
[05/25 19:41:46      5s] <CMD> set_global timing_case_analysis_for_icg_propagation "false"
[05/25 19:41:46      5s] <CMD> set_global timing_clock_phase_propagation "both"
[05/25 19:41:46      5s] <CMD> set_global timing_cppr_threshold_ps "20"
[05/25 19:41:46      5s] <CMD> set_global timing_pba_exhaustive_path_nworst_limit "10000"
[05/25 19:41:46      5s] <CMD> set_global timing_cppr_transition_sense "normal"
[05/25 19:41:46      5s] <CMD> set_global timing_collection_all_fanin_fanout_traversal_mode "flat"
[05/25 19:41:46      5s] <CMD> set_global timing_cppr_self_loop_mode "true"
[05/25 19:41:46      5s] <CMD> set_global timing_cppr_remove_clock_to_data_crp "false"
[05/25 19:41:46      5s] <CMD> set_global timing_cppr_skip_clock_reconvergence "false"
[05/25 19:41:46      5s] <CMD> set_global timing_default_opcond_per_lib "true"
[05/25 19:41:46      5s] <CMD> set_global timing_disable_bus_contention_check "false"
[05/25 19:41:46      5s] <CMD> set_global timing_disable_clockperiod_checks "false"
[05/25 19:41:46      5s] <CMD> set_global timing_disable_floating_bus_check "false"
[05/25 19:41:46      5s] <CMD> set_global timing_disable_inferred_clock_gating_checks "false"
[05/25 19:41:46      5s] <CMD> set_global timing_enable_tristate_clock_gating "false"
[05/25 19:41:46      5s] <CMD> set_global timing_enable_efficient_inter_power_domain_analysis "false"
[05/25 19:41:46      5s] <CMD> set_global timing_disable_internal_inout_cell_paths "true"
[05/25 19:41:46      5s] <CMD> set_global timing_disable_internal_inout_net_arcs "true"
[05/25 19:41:46      5s] <CMD> set_global timing_disable_lib_pulsewidth_checks "false"
[05/25 19:41:46      5s] <CMD> set_global timing_disable_library_data_to_data_checks "true"
[05/25 19:41:46      5s] <CMD> set_global timing_disable_nochange_checks "false"
[05/25 19:41:46      5s] <CMD> set_global timing_disable_recovery_removal_checks "false"
[05/25 19:41:46      5s] <CMD> set_global timing_disable_set_case_analysis "false"
[05/25 19:41:46      5s] <CMD> set_global timing_disable_skew_checks "false"
[05/25 19:41:46      5s] <CMD> set_global timing_disable_test_signal_arc "false"
[05/25 19:41:46      5s] <CMD> set_global timing_disable_tristate_disable_arcs "false"
[05/25 19:41:46      5s] <CMD> set_global timing_disable_user_data_to_data_checks "true"
[05/25 19:41:46      5s] <CMD> set_global timing_enable_default_delay_arc "true"
[05/25 19:41:46      5s] **WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
[05/25 19:41:46      5s] <CMD> set_global timing_enable_power_ground_constants "false"
[05/25 19:41:46      5s] <CMD> set_global timing_enable_case_analysis_conflict_warning "true"
[05/25 19:41:46      5s] <CMD> set_global timing_enable_preset_clear_arcs "false"
[05/25 19:41:46      5s] <CMD> set_global timing_enable_si_cppr "true"
[05/25 19:41:46      5s] <CMD> set_global timing_enable_uncertainty_for_pulsewidth_checks "false"
[05/25 19:41:46      5s] <CMD> set_global timing_extract_model_slew_propagation_mode "worst_slew"
[05/25 19:41:46      5s] <CMD> set_global timing_io_use_clock_network_latency "ideal"
[05/25 19:41:46      5s] <CMD> set_global timing_path_groups_for_clocks "false"
[05/25 19:41:46      5s] <CMD> set_global timing_reduce_multi_drive_net_arcs "true"
[05/25 19:41:46      5s] <CMD> set_global timing_reduce_multi_drive_net_arcs_threshold "10000"
[05/25 19:41:46      5s] <CMD> set_global timing_remove_clock_reconvergence_pessimism "false"
[05/25 19:41:46      5s] <CMD> set_global timing_enable_timing_window_pessimism_removal "false"
[05/25 19:41:46      5s] <CMD> set_global timing_self_loop_paths_no_skew "false"
[05/25 19:41:46      5s] <CMD> set_global timing_self_loop_paths_no_skew_max_depth "10"
[05/25 19:41:46      5s] <CMD> set_global timing_pba_coverage_mode_depth_limit "10"
[05/25 19:41:46      5s] <CMD> set_global timing_self_loop_paths_no_skew_max_slack "0"
[05/25 19:41:46      5s] <CMD> set_global timing_set_scaling_for_negative_checks "default"
[05/25 19:41:46      5s] <CMD> set_global timing_set_scaling_for_negative_delays "default"
[05/25 19:41:46      5s] <CMD> set_global timing_use_latch_time_borrow "true"
[05/25 19:41:46      5s] <CMD> set_global write_global_slack_worst_trigger_path_on_clocks "false"
[05/25 19:41:46      5s] <CMD> set_global timing_disable_non_sequential_checks "false"
[05/25 19:41:46      5s] <CMD> set_global timing_disable_clock_gating_checks "false"
[05/25 19:41:46      5s] <CMD> set_global timing_enable_data_through_clock_gating "true"
[05/25 19:41:46      5s] <CMD> set_global aocv_chip_size "1e+30"
[05/25 19:41:46      5s] <CMD> set_global aocv_core_size "1e+30"
[05/25 19:41:46      5s] <CMD> set_global timing_dynamic_loop_breaking "false"
[05/25 19:41:46      5s] <CMD> set_global timing_enable_mmmc_loop_handling "true"
[05/25 19:41:46      5s] <CMD> set_global timing_propagate_latch_data_uncertainty "false"
[05/25 19:41:46      5s] <CMD> set_global timing_allow_useful_skew_latency_per_view "false"
[05/25 19:41:46      5s] <CMD> set_global timing_suppress_ilm_constraint_mismatches "false"
[05/25 19:41:46      5s] <CMD> set_global timing_disable_report_header_info "false"
[05/25 19:41:46      5s] <CMD> set_global timing_hier_object_name_compatibility "true"
[05/25 19:41:46      5s] <CMD> set_global timing_max_gclock_latency_loops "2"
[05/25 19:41:46      5s] <CMD> set_global timing_enable_new_path_exception_overwriting "true"
[05/25 19:41:46      5s] <CMD> set_global timing_enable_simultaneous_setup_hold_mode "false"
[05/25 19:41:46      5s] <CMD> set_global timing_null_collection_return_compatibility "false"
[05/25 19:41:46      5s] <CMD> set_global timing_enable_get_object_escaped_name_backward_compatible "false"
[05/25 19:41:46      5s] <CMD> set_global timing_report_use_worst_parallel_cell_arc "false"
[05/25 19:41:46      5s] <CMD> set_global timing_report_generated_clock_info "true"
[05/25 19:41:46      5s] <CMD> set_global timing_warn_precision_setting_masks_violation "false"
[05/25 19:41:46      5s] <CMD> set_global timing_report_group_based_mode "false"
[05/25 19:41:46      5s] <CMD> set_global timing_report_filter_user_paths_from_group "false"
[05/25 19:41:46      5s] <CMD> set_global timing_report_enable_worst_interclock_skew "true"
[05/25 19:41:46      5s] <CMD> set_global timing_report_enable_markers "true"
[05/25 19:41:46      5s] <CMD> set_global timing_report_enable_efficiency_improvements "false"
[05/25 19:41:46      5s] <CMD> set_global _timing_mt_reporting_cmd_global "false"
[05/25 19:41:46      5s] <CMD> set_global timing_disable_bidi_output_timing_checks "true"
[05/25 19:41:46      5s] <CMD> set_global timing_disable_timing_model_latch_inferencing "true"
[05/25 19:41:46      5s] <CMD> set_global timing_enable_multifrequency_latch_analysis "false"
[05/25 19:41:46      5s] <CMD> set_global timing_ignore_lumped_rc_assertions "false"
[05/25 19:41:46      5s] <CMD> set_global timing_library_genclk_use_group_name "false"
[05/25 19:41:46      5s] <CMD> set_global timing_library_zero_negative_timing_check_arcs "false"
[05/25 19:41:46      5s] <CMD> set_global timing_prefix_module_name_with_library_genclk "true"
[05/25 19:41:46      5s] <CMD> set_global timing_enable_minmax_delay_segmentation "true"
[05/25 19:41:46      5s] <CMD> set_global timing_twf_include_clock_groups "false"
[05/25 19:41:46      5s] <CMD> set_global timing_report_constraint_use_report_timing_format "false"
[05/25 19:41:46      5s] <CMD> set_global timing_defer_mmmc_object_updates "false"
[05/25 19:41:46      5s] <CMD> set_global timing_enable_genclk_edge_based_source_latency "true"
[05/25 19:41:46      5s] <CMD> set_global timing_set_clock_source_to_output_as_data "false"
[05/25 19:41:46      5s] <CMD> set_global latch_time_borrow_mode "max_borrow"
[05/25 19:41:46      5s] <CMD> set_global timing_use_latch_early_launch_edge "true"
[05/25 19:41:46      5s] <CMD> set_global timing_report_timing_header_detail_info "default"
[05/25 19:41:46      5s] <CMD> set_global timing_path_based_recompute_noise "false"
[05/25 19:41:46      5s] <CMD> set_global timing_path_based_recompute_use_incr_slew "false"
[05/25 19:41:46      5s] <CMD> set_global timing_enable_warning_on_partially_search_failure "false"
[05/25 19:41:46      5s] <CMD> set_global timing_get_of_objects_hier_compatibility "false"
[05/25 19:41:46      5s] <CMD> set_global timing_suppress_escape_characters "true"
[05/25 19:41:46      5s] <CMD> set_global timing_enable_pessimistic_cppr_for_reconvergent_clock_paths "false"
[05/25 19:41:46      5s] <CMD> set_global timing_multifrequency_clock_rounding_factor "1e-05"
[05/25 19:41:46      5s] <CMD> set_global timing_disable_drv_reports_on_constant_nets "false"
[05/25 19:41:46      5s] <CMD> set_global timing_use_incremental_si_transition "false"
[05/25 19:41:46      5s] <CMD> set_global timing_enable_all_fanin_fanout_levels_compatibility "true"
[05/25 19:41:46      5s] <CMD> set_global timing_clock_source_use_driving_cell "true"
[05/25 19:41:46      5s] <CMD> set_global timing_disable_netlist_constants "false"
[05/25 19:41:46      5s] <CMD> set_global timing_report_unconstrained_paths "false"
[05/25 19:41:46      5s] <CMD> set_global timing_resolve_driver_conflicts "aggressive"
[05/25 19:41:46      5s] <CMD> set_global timing_write_sdf_no_escape_backslash_control "false"
[05/25 19:41:46      5s] <CMD> set_global timing_apply_exceptions_to_data_check_related_pin "false"
[05/25 19:41:46      5s] <CMD> set_global timing_sdf_adjust_negative_setuphold "false"
[05/25 19:41:46      5s] <CMD> set_global timing_disable_library_tiehi_tielo "false"
[05/25 19:41:46      5s] <CMD> set_global timing_enable_uncertainty_for_clock_checks "false"
[05/25 19:41:46      5s] <CMD> set_global timing_create_clock_default_propagated "false"
[05/25 19:41:46      5s] <CMD> set_global timing_disable_retime_clock_path_slew_propagation "true"
[05/25 19:41:46      5s] <CMD> set_global timing_ssta_generate_sta_timing_report_format "false"
[05/25 19:41:46      5s] <CMD> set_global timing_ipd_derate_flow_use_path_segment_delay_difference "false"
[05/25 19:41:46      5s] <CMD> set_global timing_driving_cell_override_library "false"
[05/25 19:41:46      5s] <CMD> set_global timing_path_based_use_min_max_clock_slew_for_check "true"
[05/25 19:41:46      5s] <CMD> set_global timing_ssta_enable_nsigma_enumeration "false"
[05/25 19:41:46      5s] <CMD> set_global timing_extract_model_compatibility_mode "false"
[05/25 19:41:46      5s] <CMD> set_global timing_extract_model_backward_compatible_report_mode "true"
[05/25 19:41:46      5s] <CMD> set_global timing_enable_efficient_reporting "false"
[05/25 19:41:46      5s] <CMD> set_global timing_path_based_enable_efficient_mode "true"
[05/25 19:41:46      5s] <CMD> set_global timing_path_based_enable_multithreading "false"
[05/25 19:41:46      5s] <CMD> set_global timing_enable_get_property_alias_access "true"
[05/25 19:41:46      5s] <CMD> set_global _timing_constraint_efficient_clock_for_write_sdc "true"
[05/25 19:41:46      5s] <CMD> set_global _timing_report_enable_efficient_mt_voltage_column "false"
[05/25 19:41:46      5s] <CMD> set_global timing_report_disable_report_timing_rename_warning "true"
[05/25 19:41:46      5s] <CMD> set_global timing_constraint_enable_property_keywords_with_filter_expression "true"
[05/25 19:41:46      5s] <CMD> set_global timing_multi_voltage_enable_user_ipd_assertion "false"
[05/25 19:41:46      5s] <CMD> set_global timing_report_property_case_value_support_rise_fall "false"
[05/25 19:41:46      5s] <CMD> set_global timing_path_based_enable_multi_pass "false"
[05/25 19:41:46      5s] <CMD> set_global timing_extract_model_aocv_mode "none"
[05/25 19:41:46      5s] <CMD> set_global timing_extract_model_case_analysis_in_library "true"
[05/25 19:41:46      5s] <CMD> set_global timing_extract_model_consider_design_level_drv "true"
[05/25 19:41:46      5s] <CMD> set_global timing_extract_model_gating_as_nochange_arc "true"
[05/25 19:41:46      5s] <CMD> set_global timing_extract_model_improved_characterization_point_selection "false"
[05/25 19:41:46      5s] <CMD> set_global timing_extract_model_enable_cppr "false"
[05/25 19:41:46      5s] <CMD> set_global timing_extract_model_clock_style_backward_compatible "false"
[05/25 19:41:46      5s] <CMD> set_global timing_extract_model_include_latency_and_uncertainty "false"
[05/25 19:41:46      5s] <CMD> set_global timing_extract_model_include_applied_slew_in_characterization_range "false"
[05/25 19:41:46      5s] <CMD> set_global timing_extract_model_rise_fall_cap_range "false"
[05/25 19:41:46      5s] <CMD> set_global timing_extract_model_internal_power_ground_rails "true"
[05/25 19:41:46      5s] <CMD> set_global timing_extract_model_disable_cycle_adjustment "false"
[05/25 19:41:46      5s] <CMD> set_global timing_extract_model_mcp_through_internal_pin "false"
[05/25 19:41:46      5s] <CMD> set_global timing_extract_model_si_aware "false"
[05/25 19:41:46      5s] <CMD> set_global timing_extract_model_d2d_check_as_non_seq_check "true"
[05/25 19:41:46      5s] <CMD> set_global timing_extract_model_enable_waveform_propagation "false"
[05/25 19:41:46      5s] <CMD> set_global timing_extract_model_disable_3d_arcs "true"
[05/25 19:41:46      5s] <CMD> set_global timing_extract_model_enable_ndw_writing "false"
[05/25 19:41:46      5s] <CMD> set_global timing_extract_model_write_waveforms "false"
[05/25 19:41:46      5s] <CMD> set_global timing_extract_model_enable_concurrent_extraction "false"
[05/25 19:41:46      5s] <CMD> set_global timing_extract_model_enable_parallel_arc_reduction "true"
[05/25 19:41:46      5s] <CMD> set_global timing_generated_clocks_inherit_ideal_latency "false"
[05/25 19:41:46      5s] <CMD> set_global timing_enable_timing_window_pessimism_removal "false"
[05/25 19:41:46      5s] <CMD> set_global timing_enable_multi_drive_net_reduction_with_assertions "none"
[05/25 19:41:46      5s] <CMD> set_global timing_ssta_report_endpoint_description "false"
[05/25 19:41:46      5s] <CMD> set_global locv_inter_clock_use_worst_derate "false"
[05/25 19:41:46      5s] <CMD> set_global locv_stage_count_with_IO "true"
[05/25 19:41:46      5s] <CMD> set_global timing_aocv_analysis_mode "launch_capture"
[05/25 19:41:46      5s] <CMD> set_global timing_apply_check_derate_to_external_output_delay "false"
[05/25 19:41:46      5s] <CMD> set_global timing_disable_sdf_retain_arc_merging "false"
[05/25 19:41:46      5s] <CMD> set_global timing_enable_clock_phase_based_rise_fall_derating "false"
[05/25 19:41:46      5s] <CMD> set_global timing_enable_derating_for_pulsewidth_checks "false"
[05/25 19:41:46      5s] <CMD> set_global timing_enable_multi_threaded_reporting "true"
[05/25 19:41:46      5s] <CMD> set_global timing_enable_sdc_compatible_data_check_mcp "false"
[05/25 19:41:46      5s] <CMD> set_global timing_continue_on_mmmc_creation_error "false"
[05/25 19:41:46      5s] <CMD> set_global timing_aocv_stage_count_recalculate_on_timing_reset "false"
[05/25 19:41:46      5s] <CMD> set_global timing_disable_backward_compatible_input_output_delay "true"
[05/25 19:41:46      5s] <CMD> set_global timing_report_backward_compatible_max_paths_reporting "false"
[05/25 19:41:46      5s] <CMD> set_global timing_constraint_apply_annotation_value "0"
[05/25 19:41:46      5s] <CMD> set_global _timing_enable_backward_compatible_latch_mode "true"
[05/25 19:41:46      5s] <CMD> set_global timing_path_based_retimed_paths_limit "0"
[05/25 19:41:46      5s] <CMD> set_global timing_enable_ssta_clock_only "false"
[05/25 19:41:46      5s] <CMD> set_global timing_library_infer_cap_range_from_ccs_receiver_model "false"
[05/25 19:41:46      5s] <CMD> set_global timing_library_ccs_receiver_weight_K "1"
[05/25 19:41:46      5s] <CMD> set_global timing_read_library_without_sensitivity "false"
[05/25 19:41:46      5s] <CMD> set_global timing_read_library_without_ecsm "false"
[05/25 19:41:46      5s] <CMD> set_global timing_consider_false_path_in_timing_window "false"
[05/25 19:41:46      5s] <CMD> set_global timing_path_based_enable_physical_branch_point "true"
[05/25 19:41:46      5s] <CMD> set_global timing_enable_aocv_slack_based "false"
[05/25 19:41:46      5s] <CMD> set_global timing_path_based_enable_transition_sense_based_branch_point "true"
[05/25 19:41:46      5s] <CMD> set_global timing_derate_aocv_reference_point "1"
[05/25 19:41:46      5s] <CMD> set_global timing_constraint_enable_efficient_property_writing_in_sdc "false"
[05/25 19:41:46      5s] <CMD> set_global timing_constraint_enable_logging "false"
[05/25 19:41:46      5s] <CMD> set_global _timing_constraint_lib_cell_support_for_driving_cell "false"
[05/25 19:41:46      5s] <CMD> set_global timing_derate_ocv_reference_point "1"
[05/25 19:41:46      5s] <CMD> set_global timing_all_registers_include_icg_cells "true"
[05/25 19:41:46      5s] <CMD> set_global timing_enable_tcl_lists_with_collections "true"
[05/25 19:41:46      5s] <CMD> set_global timing_enable_smart_ilm_constraint_messages "false"
[05/25 19:41:46      5s] <CMD> set_global timing_report_enable_max_path_limit_crossed "false"
[05/25 19:41:46      5s] <CMD> set_global timing_extract_model_ideal_clock_latency_arc "false"
[05/25 19:41:46      5s] <CMD> set_global timing_enable_efficient_get_objects "false"
[05/25 19:41:46      5s] <CMD> set_global timing_enable_efficient_non_regexp_token_based_search "false"
[05/25 19:41:46      5s] <CMD> set_global timing_enable_efficient_non_regexp_token_based_filter "false"
[05/25 19:41:46      5s] <CMD> set_global timing_constraint_enable_efficient_mode "true"
[05/25 19:41:46      5s] <CMD> set_global timing_stage_evaluation_high_fanout_net_compatibility "false"
[05/25 19:41:46      5s] <CMD> set_global timing_disable_output_as_clock_port "false"
[05/25 19:41:46      5s] <CMD> set_global timing_enable_aocv_accurate_mode "false"
[05/25 19:41:46      5s] <CMD> set_global timing_disable_tw_propagation_for_non_si_views "false"
[05/25 19:41:46      5s] <CMD> set_global timing_enable_rc_mode_constraints_reader "false"
[05/25 19:41:46      5s] <CMD> set_global timing_derate_aocv_dynamic_delays "true"
[05/25 19:41:46      5s] <CMD> set_global timing_aocv_derate_mode "aocv_multiplicative"
[05/25 19:41:46      5s] <CMD> set_global timing_constraint_enable_efficient_timing_update "true"
[05/25 19:41:46      5s] <CMD> set_global timing_constraint_efficient_pins_filter_collection "false"
[05/25 19:41:46      5s] <CMD> set_global timing_derate_dynamic_compatibility "true"
[05/25 19:41:46      5s] <CMD> set_global timing_constraint_enable_report_invalid_begin_end_points "false"
[05/25 19:41:46      5s] <CMD> set_global timing_constraint_skip_path_exception_ordering "false"
[05/25 19:41:46      5s] <CMD> set_global timing_collection_preserve_db_collection "true"
[05/25 19:41:46      5s] <CMD> set_global timing_constraint_enable_efficient_all_register_flow "true"
[05/25 19:41:46      5s] <CMD> set_global timing_enable_backward_compatible_setspace_mode "false"
[05/25 19:41:46      5s] <CMD> set_global timing_disable_parallel_arcs "true"
[05/25 19:41:46      5s] <CMD> set_global timing_continue_on_error "false"
[05/25 19:41:46      5s] <CMD> set_global timing_enable_get_objects_nocase_without_regexp "true"
[05/25 19:41:46      5s] <CMD> set_global timing_skip_clock_mesh_cppr_common_point "false"
[05/25 19:41:46      5s] <CMD> set_global timing_skip_non_sdc_commands_from_sdc_file "false"
[05/25 19:41:46      5s] <CMD> set_global timing_property_exclude_clock_edge_adjustment_in_arrival "false"
[05/25 19:41:46      5s] <CMD> set_global timing_enable_mt_get_pins_filter "true"
[05/25 19:41:46      5s] <CMD> set_global timing_enable_mt_get_nets "true"
[05/25 19:41:46      5s] <CMD> set_global timing_report_drv_per_frequency "false"
[05/25 19:41:46      5s] <CMD> set_global timing_report_max_transition_check_using_nsigma_slew "false"
[05/25 19:41:46      5s] <CMD> set_global _timing_constraint_support_drive_cell_set_load_on_black_box_pins "false"
[05/25 19:41:46      5s] <CMD> set_global _timing_constraint_reset_net_frequency_with_reset_timing "true"
[05/25 19:41:46      5s] <CMD> set_global timing_constraint_enable_efficient_path_exception_resetting "true"
[05/25 19:41:46      5s] <CMD> set_global timing_enable_efficient_threading_mode_for_get_objects "0"
[05/25 19:41:46      5s] <CMD> set_global timing_socv_statistical_min_max_mode "mean_and_three_sigma_bounded"
[05/25 19:41:46      5s] <CMD> set_global _timing_enable_backward_compatible_socv_parallel_arcs "false"
[05/25 19:41:46      5s] <CMD> set_global _timing_enable_backward_compatible_socv_separate_sensitivities "false"
[05/25 19:41:46      5s] <CMD> set_global timing_set_nsigma_multiplier "3"
[05/25 19:41:46      5s] <CMD> set_global timing_socv_analysis_nsigma_multiplier "3"
[05/25 19:41:46      5s] <CMD> set_global timing_enable_cppr_random_adjustment "true"
[05/25 19:41:46      5s] <CMD> set_global timing_enable_get_ports_for_current_instance "false"
[05/25 19:41:46      5s] <CMD> set_global timing_report_enable_verbose_ssta_mode "false"
[05/25 19:41:46      5s] <CMD> set_global timing_constraint_efficient_lib_pin "true"
[05/25 19:41:46      5s] <CMD> set_global timing_enable_backward_compatible_timing_derate_mode "true"
[05/25 19:41:46      5s] <CMD> set_global write_global_slack_report_time_unit_backward_compatible_mode "false"
[05/25 19:41:46      5s] <CMD> set_global timing_enable_get_objects_regexp_compatibility "false"
[05/25 19:41:46      5s] <CMD> set_global timing_aocv_use_cell_depth_for_net "false"
[05/25 19:41:46      5s] <CMD> set_global timing_enable_backward_compatible_minmax_delay_mode "false"
[05/25 19:41:46      5s] <CMD> set_global timing_enable_early_late_data_slews_for_setuphold_mode_checks "false"
[05/25 19:41:46      5s] <CMD> set_global timing_property_defined_clocks_compatibility_mode "false"
[05/25 19:41:46      5s] <CMD> set_global timing_enable_backward_compatible_delay_constraint_mode "false"
[05/25 19:41:46      5s] <CMD> set_global timing_enable_path_delay_to_unconstrained_endpoints_compatibility "false"
[05/25 19:41:46      5s] <CMD> set_global timing_enable_backward_compatible_spatial_derate_mode "false"
[05/25 19:41:46      5s] <CMD> set_global timing_enable_clock2clock_clockgating_check "false"
[05/25 19:41:46      5s] <CMD> set_global timing_report_enable_auto_column_width "false"
[05/25 19:41:46      5s] <CMD> set_global timing_report_enable_clock_unrolling "false"
[05/25 19:41:46      5s] <CMD> set_global timing_enable_simultaneous_switching_derate "false"
[05/25 19:41:46      5s] <CMD> set_global timing_disable_genclk_combinational_blocking "false"
[05/25 19:41:46      5s] <CMD> set_global timing_path_based_enable_skip_reconvergent_clock_path "false"
[05/25 19:41:46      5s] <CMD> set_global timing_enable_latch_thru_mode "false"
[05/25 19:41:46      5s] <CMD> set_global timing_cppr_propagate_thru_latches "false"
[05/25 19:41:46      5s] <CMD> set_global timing_enable_backward_compatible_path_adjust_mode "false"
[05/25 19:41:46      5s] <CMD> set_global timing_enable_constraint_development_mode "false"
[05/25 19:41:46      5s] <CMD> set_global _timing_enable_backward_compatible_aocv_slack_based_mode "false"
[05/25 19:41:46      5s] <CMD> set_global timing_case_analysis_precedence_backward_compatibility "true"
[05/25 19:41:46      5s] <CMD> set_global timing_latch_disabled_arc_compatibility "true"
[05/25 19:41:46      5s] <CMD> set_global timing_abstracted_model_flow_filter_zero_sdf "false"
[05/25 19:41:46      5s] <CMD> set_global timing_enable_latch_setup_paths "true"
[05/25 19:41:46      5s] <CMD> set_global timing_aocv_enable_slack_based_efficient_mode "true"
[05/25 19:41:46      5s] <CMD> set_global timing_disable_backward_compatible_timing_derate_mode "false"
[05/25 19:41:46      5s] <CMD> set_global timing_aocv_backward_compatible_slack_based_mode "false"
[05/25 19:41:46      5s] <CMD> set_global timing_aocv_efficient_accurate_mode "true"
[05/25 19:41:46      5s] <CMD> set_global timing_socv_preserve_variation_with_annotations "false"
[05/25 19:41:46      5s] <CMD> set_global timing_enable_latch_borrow_mode_for_si_snalysis "true"
[05/25 19:41:46      5s] <CMD> set_global timing_extract_model_exhaustive_validation_mode "false"
[05/25 19:41:46      5s] <CMD> set_global timing_report_enable_skew_in_reports "false"
[05/25 19:41:46      5s] <CMD> set_global timing_enable_hierarchical_get_nets_support "false"
[05/25 19:41:46      5s] <CMD> set_global timing_enable_backward_compatible_clock2clock_path_exception_mode "false"
[05/25 19:41:46      5s] <CMD> set_global timing_enable_pulsed_latch "true"
[05/25 19:41:46      5s] <CMD> set_global timing_report_enable_novus_header "false"
[05/25 19:41:46      5s] <CMD> set_global timing_extract_model_validate_unconstrained_paths "true"
[05/25 19:41:46      5s] <CMD> set_global timing_path_based_enable_new_efficient_mode "false"
[05/25 19:41:46      5s] <CMD> set_global timing_path_based_enable_efficient_session_mode "false"
[05/25 19:41:46      5s] <CMD> set_global timing_continue_on_global_eol_error "true"
[05/25 19:41:46      5s] <CMD> set_global _timing_report_get_arcs_use_default_syntech_arc "true"
[05/25 19:41:46      5s] <CMD> set_global timing_enable_latency_through_clock_gating "true"
[05/25 19:41:46      5s] <CMD> set_global timing_enable_clock_gating_backward_compatibility "true"
[05/25 19:41:46      5s] <CMD> set_global timing_use_clock_pin_attribute_for_clock_net_marking "false"
[05/25 19:41:46      5s] <CMD> set_global timing_constraint_append_to_collection_compatibility_mode "true"
[05/25 19:41:46      5s] <CMD> set_global timing_report_retime_formatting_mode "manual"
[05/25 19:41:46      5s] <CMD> set_global timing_enable_backward_compatible_cppr_branch_pin_mode "false"
[05/25 19:41:46      5s] <CMD> set_global timing_report_backward_compatible_number_alignment "true"
[05/25 19:41:46      5s] <CMD> set_global novus_get_property_error_suppress_rise_fall "false"
[05/25 19:41:46      5s] <CMD> set_global timing_disable_backward_compatible_cppr_mode "false"
[05/25 19:41:46      5s] <CMD> set_global timing_report_enable_clock_object_in_from_to "false"
[05/25 19:41:46      5s] <CMD> set_global timing_report_enable_flag_field_symbols "false"
[05/25 19:41:46      5s] <CMD> set_global timing_enable_efficient_unconstrained_report_timing "false"
[05/25 19:41:46      5s] <CMD> set_global timing_path_based_enable_mvdd_multithreading "false"
[05/25 19:41:46      5s] <CMD> set_global timing_path_based_enable_efficient_mvdd_flow "false"
[05/25 19:41:46      5s] <CMD> set_global timing_path_based_enable_mvdd_flow "false"
[05/25 19:41:46      5s] <CMD> set_global timing_enable_backward_compatible_nsigma_multiplier "true"
[05/25 19:41:46      5s] <CMD> set_global timing_socv_view_based_nsigma_multiplier_mode "false"
[05/25 19:41:46      5s] <CMD> set_global timing_enable_separate_device_slew_effect_sensitivities "false"
[05/25 19:41:46      5s] <CMD> set_global timing_report_constraint_extended_cell_em_flow "false"
[05/25 19:41:46      5s] <CMD> set_global timing_constraint_enable_group_path_resetting "false"
[05/25 19:41:46      5s] <CMD> set_global auto_wire_load_selection "true"
[05/25 19:41:46      5s] <CMD> set_global timing_report_constraint_format_compatibility "false"
[05/25 19:41:46      5s] <CMD> set_global timing_report_constraint_enable_drv_on_ideal_network "true"
[05/25 19:41:46      5s] <CMD> set_global timing_constraint_path_exceptions_from_to_precedence "true"
[05/25 19:41:46      5s] <CMD> set_global timing_report_constraint_enable_extended_drv_format "false"
[05/25 19:41:46      5s] <CMD> set_global timing_constraint_enable_search_path "false"
[05/25 19:41:46      5s] <CMD> set_global timing_report_drv_per_frequency_per_input_slew "false"
[05/25 19:41:46      5s] <CMD> set_global timing_property_build_hier_pin "true"
[05/25 19:41:46      5s] <CMD> set_global timing_enable_path_exception_to_pin_compatibility "false"
[05/25 19:41:46      5s] <CMD> set_global timing_coverage_mode_acceptable_worst_slack_threshold_ps "-1"
[05/25 19:41:46      5s] <CMD> set_global timing_path_based_enable_data_to_data_check_retiming "false"
[05/25 19:41:46      5s] <CMD> set_global timing_path_based_enable_multi_dimensional_filter "false"
[05/25 19:41:46      5s] <CMD> set_global timing_report_enable_unique_pins_multiple_capture_clock_paths "false"
[05/25 19:41:46      5s] <CMD> set_global timing_path_based_exhaustive_enable_design_coverage "false"
[05/25 19:41:46      5s] <CMD> set_global timing_path_based_exhaustive_max_paths_limit "20000000"
[05/25 19:41:46      5s] <CMD> set_global timing_path_based_enable_exhaustive_depth_bounded_by_gba "false"
[05/25 19:41:46      5s] <CMD> set_global timing_enable_get_objects_bus_name_compatibility "false"
[05/25 19:41:46      5s] <CMD> set_global timing_path_based_enable_efficient_exhaustive_mode "false"
[05/25 19:41:46      5s] <CMD> set_global timing_path_based_enable_aocv_efficient_exhaustive_mode "false"
[05/25 19:41:46      5s] <CMD> set_global timing_socv_rc_variation_mode "false"
[05/25 19:41:46      5s] <CMD> set_global timing_report_enable_disable_clock_gating_merged_constraint "true"
[05/25 19:41:46      5s] <CMD> set_global timing_path_based_exhaustive_enable_violation_only_mode "true"
[05/25 19:41:46      5s] <CMD> set_global timing_enable_backward_compatible_mt_mode "true"
[05/25 19:41:46      5s] <CMD> set_global timing_write_sdc_dump_compressed_timing_derate "false"
[05/25 19:41:46      5s] <CMD> set_global _timing_write_sdc_dump_compressed_max_transition "false"
[05/25 19:41:46      5s] <CMD> set_global timing_path_based_automated_path_peeling "false"
[05/25 19:41:46      5s] <CMD> set_global timing_report_enable_ipd_paths_only "false"
[05/25 19:41:46      5s] <CMD> set_global timing_multi_voltage_enable_capture_clock_ipd_path "true"
[05/25 19:41:46      5s] <CMD> set_global timing_report_enable_ipd_post_cppr_point "false"
[05/25 19:41:46      5s] <CMD> set_global _timing_write_sdc_dump_compressed_max_capacitance "false"
[05/25 19:41:46      5s] <CMD> set_global timing_path_based_aocv_efficient_distance_derate "false"
[05/25 19:41:46      5s] <CMD> set_global timing_path_based_enable_efficient_adaptive_eco_db "false"
[05/25 19:41:46      5s] <CMD> set_global timing_path_based_efficient_adaptive_eco_db_threshold "20"
[05/25 19:41:46      5s] <CMD> set_global _timing_socv_enable_backward_compatible_mode "false"
[05/25 19:41:46      5s] <CMD> set_global _timing_socv_enable_backward_compatible_accurate_mode "true"
[05/25 19:41:46      5s] <CMD> set_global timing_enable_backward_compatible_socv_mode "false"
[05/25 19:41:46      5s] <CMD> set_global timing_socv_enable_backward_compatible_analysis_mode "false"
[05/25 19:41:46      5s] <CMD> set_global timing_path_based_enable_efficient_clock_path_pba "false"
[05/25 19:41:46      5s] <CMD> set_global timing_path_based_memory_efficiency_level "false"
[05/25 19:41:46      5s] <CMD> set_global timing_enable_lru_clear_level_for_pba_cache "4"
[05/25 19:41:46      5s] <CMD> set_global timing_path_based_maximum_time_limit "0"
[05/25 19:41:46      5s] <CMD> set_global timing_path_based_coverage_enable_incr_depth_mode "false"
[05/25 19:41:46      5s] <CMD> set_global timing_all_registers_identify_macros_using_is_macro_cell "false"
[05/25 19:41:46      5s] <CMD> set_global timing_path_based_enable_exhaustive_mode_compatibility "false"
[05/25 19:41:46      5s] <CMD> set_global timing_report_enable_max_path_nworst_limit_warning "false"
[05/25 19:41:46      5s] <CMD> set_global timing_path_based_enable_multi_pass_socv "false"
[05/25 19:41:46      5s] <CMD> set_global _timing_property_transition_assertion_lib_compatibilty "true"
[05/25 19:41:46      5s] <CMD> set_global _allow_line_number_display_for_error_warn_messages "true"
[05/25 19:41:46      5s] <CMD> set_global _scale_capacitance_to_1ff "true"
[05/25 19:41:46      5s] <CMD> set_global _scale_time_to_100fs "true"
[05/25 19:41:46      5s] <CMD> set_global _scale_leakage_power_to_1pw "true"
[05/25 19:41:46      5s] <CMD> set_global _timing_combine_tlf_non_unate_arcs "true"
[05/25 19:41:46      5s] <CMD> set_global _timing_library_switch_on_undeclared_arcs_function "false"
[05/25 19:41:46      5s] <CMD> set_global _map_2007_03_low_power_to_2004_06 "true"
[05/25 19:41:51      6s] <CMD> init_design
[05/25 19:41:51      6s] #- Begin Load MMMC data ... (date=05/25 19:41:51, mem=506.2M)
[05/25 19:41:51      6s] #- End Load MMMC data ... (date=05/25 19:41:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=75.4M, current mem=506.2M)
[05/25 19:41:51      6s] **WARN: (GLOBAL-100):	Global 'timing_disable_backward_compatible_mmmc_mode' has become obsolete. It will be removed in the next release.
[05/25 19:41:51      6s] 
[05/25 19:41:51      6s] Loading LEF file /home/sfs6562/CE392/backend/innovus/Top.enc.dat/libs/lef/NangateOpenCellLibrary.lef ...
[05/25 19:41:51      6s] Set DBUPerIGU to M2 pitch 380.
[05/25 19:41:51      6s] 
[05/25 19:41:51      6s] viaInitial starts at Sat May 25 19:41:51 2024
viaInitial ends at Sat May 25 19:41:51 2024
Loading view definition file from /home/sfs6562/CE392/backend/innovus/Top.enc.dat/viewDefinition.tcl
[05/25 19:41:51      6s] Reading lib timing library '/vol/ece303/genus_tutorial/NangateOpenCellLibrary_typical.lib' ...
[05/25 19:41:51      6s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X1' is not defined in the library. (File /vol/ece303/genus_tutorial/NangateOpenCellLibrary_typical.lib)
[05/25 19:41:51      6s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X2' is not defined in the library. (File /vol/ece303/genus_tutorial/NangateOpenCellLibrary_typical.lib)
[05/25 19:41:51      6s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X4' is not defined in the library. (File /vol/ece303/genus_tutorial/NangateOpenCellLibrary_typical.lib)
[05/25 19:41:51      6s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X1' is not defined in the library. (File /vol/ece303/genus_tutorial/NangateOpenCellLibrary_typical.lib)
[05/25 19:41:51      6s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X2' is not defined in the library. (File /vol/ece303/genus_tutorial/NangateOpenCellLibrary_typical.lib)
[05/25 19:41:51      6s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X4' is not defined in the library. (File /vol/ece303/genus_tutorial/NangateOpenCellLibrary_typical.lib)
[05/25 19:41:51      6s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X1' is not defined in the library. (File /vol/ece303/genus_tutorial/NangateOpenCellLibrary_typical.lib)
[05/25 19:41:51      6s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X2' is not defined in the library. (File /vol/ece303/genus_tutorial/NangateOpenCellLibrary_typical.lib)
[05/25 19:41:51      6s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X4' is not defined in the library. (File /vol/ece303/genus_tutorial/NangateOpenCellLibrary_typical.lib)
[05/25 19:41:51      6s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X1' is not defined in the library. (File /vol/ece303/genus_tutorial/NangateOpenCellLibrary_typical.lib)
[05/25 19:41:51      6s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X2' is not defined in the library. (File /vol/ece303/genus_tutorial/NangateOpenCellLibrary_typical.lib)
[05/25 19:41:51      6s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X4' is not defined in the library. (File /vol/ece303/genus_tutorial/NangateOpenCellLibrary_typical.lib)
[05/25 19:41:51      6s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X1' is not defined in the library. (File /vol/ece303/genus_tutorial/NangateOpenCellLibrary_typical.lib)
[05/25 19:41:51      6s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X2' is not defined in the library. (File /vol/ece303/genus_tutorial/NangateOpenCellLibrary_typical.lib)
[05/25 19:41:51      6s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X4' is not defined in the library. (File /vol/ece303/genus_tutorial/NangateOpenCellLibrary_typical.lib)
[05/25 19:41:51      6s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X1' is not defined in the library. (File /vol/ece303/genus_tutorial/NangateOpenCellLibrary_typical.lib)
[05/25 19:41:51      6s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X2' is not defined in the library. (File /vol/ece303/genus_tutorial/NangateOpenCellLibrary_typical.lib)
[05/25 19:41:51      6s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X4' is not defined in the library. (File /vol/ece303/genus_tutorial/NangateOpenCellLibrary_typical.lib)
[05/25 19:41:51      6s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI221_X1' is not defined in the library. (File /vol/ece303/genus_tutorial/NangateOpenCellLibrary_typical.lib)
[05/25 19:41:51      6s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI221_X2' is not defined in the library. (File /vol/ece303/genus_tutorial/NangateOpenCellLibrary_typical.lib)
[05/25 19:41:51      6s] Message <TECHLIB-436> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[05/25 19:41:51      6s] Read 134 cells in library 'NangateOpenCellLibrary' 
[05/25 19:41:51      6s] *** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.10min, fe_real=0.55min, fe_mem=526.5M) ***
[05/25 19:41:51      6s] #- Begin Load netlist data ... (date=05/25 19:41:51, mem=526.5M)
[05/25 19:41:51      6s] *** Begin netlist parsing (mem=526.5M) ***
[05/25 19:41:51      6s] Created 134 new cells from 1 timing libraries.
[05/25 19:41:51      6s] Reading netlist ...
[05/25 19:41:51      6s] Backslashed names will retain backslash and a trailing blank character.
[05/25 19:41:51      6s] Reading verilogBinary netlist '/home/sfs6562/CE392/backend/innovus/Top.enc.dat/key_generation.v.bin'
[05/25 19:41:51      6s] Reading binary database version 1
[05/25 19:41:51      6s] 
[05/25 19:41:51      6s] *** Memory Usage v#1 (Current mem = 1049.496M, initial mem = 175.527M) ***
[05/25 19:41:51      6s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=1049.5M) ***
[05/25 19:41:51      6s] #- End Load netlist data ... (date=05/25 19:41:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=105.5M, current mem=1049.5M)
[05/25 19:41:51      6s] Top level cell is key_generation.
[05/25 19:41:51      6s] Hooked 134 DB cells to tlib cells.
[05/25 19:41:51      6s] Starting recursive module instantiation check.
[05/25 19:41:51      6s] No recursion found.
[05/25 19:41:51      6s] Building hierarchical netlist for Cell key_generation ...
[05/25 19:41:51      6s] *** Netlist is unique.
[05/25 19:41:51      6s] ** info: there are 135 modules.
[05/25 19:41:51      6s] ** info: there are 21750 stdCell insts.
[05/25 19:41:51      6s] 
[05/25 19:41:51      6s] *** Memory Usage v#1 (Current mem = 1065.496M, initial mem = 175.527M) ***
[05/25 19:41:51      6s] *info: set bottom ioPad orient R0
[05/25 19:41:51      6s] Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
[05/25 19:41:51      6s] Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
[05/25 19:41:51      6s] Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
[05/25 19:41:51      6s] Set Default Net Delay as 1000 ps.
[05/25 19:41:51      6s] Set Default Net Load as 0.5 pF. 
[05/25 19:41:51      6s] Set Default Input Pin Transition as 0.1 ps.
[05/25 19:41:51      6s] Extraction setup Started 
[05/25 19:41:51      6s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[05/25 19:41:51      6s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 19:41:51      6s] Type 'man IMPEXT-2773' for more detail.
[05/25 19:41:51      6s] **WARN: (IMPEXT-2773):	The via resistance between layers M1 and M2 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 19:41:51      6s] Type 'man IMPEXT-2773' for more detail.
[05/25 19:41:51      6s] **WARN: (IMPEXT-2773):	The via resistance between layers M2 and M3 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 19:41:51      6s] Type 'man IMPEXT-2773' for more detail.
[05/25 19:41:51      6s] **WARN: (IMPEXT-2773):	The via resistance between layers M3 and M4 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 19:41:51      6s] Type 'man IMPEXT-2773' for more detail.
[05/25 19:41:51      6s] **WARN: (IMPEXT-2773):	The via resistance between layers M4 and M5 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 19:41:51      6s] Type 'man IMPEXT-2773' for more detail.
[05/25 19:41:51      6s] **WARN: (IMPEXT-2773):	The via resistance between layers M5 and M6 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 19:41:51      6s] Type 'man IMPEXT-2773' for more detail.
[05/25 19:41:51      6s] **WARN: (IMPEXT-2773):	The via resistance between layers M6 and M7 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 19:41:51      6s] Type 'man IMPEXT-2773' for more detail.
[05/25 19:41:51      6s] **WARN: (IMPEXT-2773):	The via resistance between layers M7 and M8 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 19:41:51      6s] Type 'man IMPEXT-2773' for more detail.
[05/25 19:41:51      6s] **WARN: (IMPEXT-2773):	The via resistance between layers M8 and M9 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 19:41:51      6s] Type 'man IMPEXT-2773' for more detail.
[05/25 19:41:51      6s] **WARN: (IMPEXT-2773):	The via resistance between layers M9 and M10 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/25 19:41:51      6s] Type 'man IMPEXT-2773' for more detail.
[05/25 19:41:51      6s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.38 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 19:41:51      6s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 19:41:51      6s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 19:41:51      6s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 19:41:51      6s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 19:41:51      6s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 19:41:51      6s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.075 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 19:41:51      6s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M8 is not defined in the cap table. Therefore, the LEF value 0.075 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 19:41:51      6s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M9 is not defined in the cap table. Therefore, the LEF value 0.03 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 19:41:51      6s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M10 is not defined in the cap table. Therefore, the LEF value 0.03 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/25 19:41:51      6s] Summary of Active RC-Corners : 
[05/25 19:41:51      6s]  
[05/25 19:41:51      6s]  Analysis View: an
[05/25 19:41:51      6s]     RC-Corner Name        : rc
[05/25 19:41:51      6s]     RC-Corner Index       : 0
[05/25 19:41:51      6s]     RC-Corner Temperature : 25 Celsius
[05/25 19:41:51      6s]     RC-Corner Cap Table   : ''
[05/25 19:41:51      6s]     RC-Corner PreRoute Res Factor         : 1
[05/25 19:41:51      6s]     RC-Corner PreRoute Cap Factor         : 1
[05/25 19:41:51      6s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[05/25 19:41:51      6s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[05/25 19:41:51      6s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[05/25 19:41:51      6s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[05/25 19:41:51      6s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[05/25 19:41:51      6s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[05/25 19:41:51      6s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[05/25 19:41:51      6s] *Info: initialize multi-corner CTS.
[05/25 19:41:51      6s] Reading timing constraints file '/home/sfs6562/CE392/backend/innovus/Top.enc.dat/libs/mmmc/key_generation.sdc' ...
[05/25 19:41:51      6s] Current (total cpu=0:00:06.5, real=0:00:33.0, peak res=269.8M, current mem=691.8M)
[05/25 19:41:51      6s] INFO (CTE): Constraints read successfully.
[05/25 19:41:51      6s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=277.1M, current mem=698.3M)
[05/25 19:41:51      6s] Current (total cpu=0:00:06.5, real=0:00:33.0, peak res=277.1M, current mem=698.3M)
[05/25 19:41:51      6s] Summary for sequential cells identification: 
[05/25 19:41:51      6s] Identified SBFF number: 16
[05/25 19:41:51      6s] Identified MBFF number: 0
[05/25 19:41:51      6s] Identified SB Latch number: 0
[05/25 19:41:51      6s] Identified MB Latch number: 0
[05/25 19:41:51      6s] Not identified SBFF number: 0
[05/25 19:41:51      6s] Not identified MBFF number: 0
[05/25 19:41:51      6s] Not identified SB Latch number: 0
[05/25 19:41:51      6s] Not identified MB Latch number: 0
[05/25 19:41:51      6s] Number of sequential cells which are not FFs: 13
[05/25 19:41:51      6s] 
[05/25 19:41:51      6s] Total number of combinational cells: 99
[05/25 19:41:51      6s] Total number of sequential cells: 29
[05/25 19:41:51      6s] Total number of tristate cells: 6
[05/25 19:41:51      6s] Total number of level shifter cells: 0
[05/25 19:41:51      6s] Total number of power gating cells: 0
[05/25 19:41:51      6s] Total number of isolation cells: 0
[05/25 19:41:51      6s] Total number of power switch cells: 0
[05/25 19:41:51      6s] Total number of pulse generator cells: 0
[05/25 19:41:51      6s] Total number of always on buffers: 0
[05/25 19:41:51      6s] Total number of retention cells: 0
[05/25 19:41:51      6s] List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
[05/25 19:41:51      6s] Total number of usable buffers: 9
[05/25 19:41:51      6s] List of unusable buffers:
[05/25 19:41:51      6s] Total number of unusable buffers: 0
[05/25 19:41:51      6s] List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
[05/25 19:41:51      6s] Total number of usable inverters: 6
[05/25 19:41:51      6s] List of unusable inverters:
[05/25 19:41:51      6s] Total number of unusable inverters: 0
[05/25 19:41:51      6s] List of identified usable delay cells:
[05/25 19:41:51      6s] Total number of identified usable delay cells: 0
[05/25 19:41:51      6s] List of identified unusable delay cells:
[05/25 19:41:51      6s] Total number of identified unusable delay cells: 0
[05/25 19:41:51      6s] No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
[05/25 19:41:51      6s] 
[05/25 19:41:51      6s] *** Summary of all messages that are not suppressed in this session:
[05/25 19:41:51      6s] Severity  ID               Count  Summary                                  
[05/25 19:41:51      6s] WARNING   IMPEXT-2766         10  The sheet resistance for layer %s is not...
[05/25 19:41:51      6s] WARNING   IMPEXT-2773         10  The via resistance between layers %s and...
[05/25 19:41:51      6s] *** Message Summary: 20 warning(s), 0 error(s)
[05/25 19:41:51      6s] 
[05/25 19:43:59     13s] <CMD> set init_verilog ../synth/Top_mapped.v
[05/25 19:43:59     13s] <CMD> set init_mmmc_file ../key_generation.view
[05/25 19:43:59     13s] <CMD> init_design
[05/25 19:43:59     13s] **WARN: (IMPSYT-7329):	Cannot load design with init_design, after design is already in memory.  This command is skipped.
[05/25 19:43:59     13s] 
[05/25 19:43:59     13s] *** Summary of all messages that are not suppressed in this session:
[05/25 19:43:59     13s] Severity  ID               Count  Summary                                  
[05/25 19:43:59     13s] WARNING   IMPSYT-7329          1  Cannot load design with init_design, aft...
[05/25 19:43:59     13s] *** Message Summary: 1 warning(s), 0 error(s)
[05/25 19:43:59     13s] 
[05/25 19:44:07     13s] **INFO (INTERRUPT): One more Ctrl-C to exit Innovus ...
[05/25 19:44:08     13s] Innovus terminated by user interrupt.
[05/25 19:44:08     13s] 
[05/25 19:44:08     13s] *** Memory Usage v#1 (Current mem = 841.332M, initial mem = 175.527M) ***
[05/25 19:44:08     13s] 
[05/25 19:44:08     13s] *** Summary of all messages that are not suppressed in this session:
[05/25 19:44:08     13s] Severity  ID               Count  Summary                                  
[05/25 19:44:08     13s] WARNING   IMPEXT-2766         10  The sheet resistance for layer %s is not...
[05/25 19:44:08     13s] WARNING   IMPEXT-2773         10  The via resistance between layers %s and...
[05/25 19:44:08     13s] WARNING   IMPSYT-7329          1  Cannot load design with init_design, aft...
[05/25 19:44:08     13s] *** Message Summary: 21 warning(s), 0 error(s)
[05/25 19:44:08     13s] 
[05/25 19:44:08     13s] --- Ending "Innovus" (totcpu=0:00:13.9, real=0:02:50, mem=841.3M) ---
