<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Adder1Bit_Proj.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Adder1Bit_TestBench_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Adder1Bit_TestBench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Adder1Bit_TestBench_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Adder1Bit_TestBench_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="FA.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="FA.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_GYD" xil_pn:name="FA.gyd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="FA.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MFD" xil_pn:name="FA.mfd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGA" xil_pn:name="FA.nga"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="FA.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="FA.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="FA.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="FA.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PNX" xil_pn:name="FA.pnx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="FA.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="FA.rpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="FA.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="FA.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VM6" xil_pn:name="FA.vm6"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="FA.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="FA.xst"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="FA_build.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="FA_html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="FA_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="FA_ngdbuild.xrpt"/>
    <file xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="FA_pad.csv"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="FA_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="FA_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="FA_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="FA_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1603393243" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1603393243">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1603394441" xil_pn:in_ck="6524068822711258454" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1603394441">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Adder1Bit_TestBench.vhd"/>
      <outfile xil_pn:name="FA.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1603394445" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-8583091134856845515" xil_pn:start_ts="1603394445">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1603394445" xil_pn:in_ck="6524068822711258454" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1603394445">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Adder1Bit_TestBench.vhd"/>
      <outfile xil_pn:name="FA.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1603394448" xil_pn:in_ck="6524068822711258454" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="4808797516542941576" xil_pn:start_ts="1603394445">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Adder1Bit_TestBench_beh.prj"/>
      <outfile xil_pn:name="Adder1Bit_TestBench_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1603394675" xil_pn:in_ck="-7303500959815095084" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="3648316647738767253" xil_pn:start_ts="1603394675">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Adder1Bit_TestBench_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1603393050" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1603393050">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1603393050" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="8621175780997627802" xil_pn:start_ts="1603393050">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1603393062" xil_pn:in_ck="2818347511" xil_pn:name="TRANEXT_xstsynthesize_xc9500xl" xil_pn:prop_ck="4772831132915026424" xil_pn:start_ts="1603393050">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="FA.lso"/>
      <outfile xil_pn:name="FA.ngc"/>
      <outfile xil_pn:name="FA.ngr"/>
      <outfile xil_pn:name="FA.prj"/>
      <outfile xil_pn:name="FA.stx"/>
      <outfile xil_pn:name="FA.syr"/>
      <outfile xil_pn:name="FA.xst"/>
      <outfile xil_pn:name="FA_vhdl.prj"/>
      <outfile xil_pn:name="FA_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1603393124" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="3342585314257004479" xil_pn:start_ts="1603393124">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1603393132" xil_pn:in_ck="2818338765" xil_pn:name="TRAN_ngdbuild" xil_pn:prop_ck="1893441463969615248" xil_pn:start_ts="1603393124">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="FA.bld"/>
      <outfile xil_pn:name="FA.ngd"/>
      <outfile xil_pn:name="FA_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1603393150" xil_pn:in_ck="2818338766" xil_pn:name="TRANEXT_vm6File_xc9500xl" xil_pn:prop_ck="7153653501841626699" xil_pn:start_ts="1603393132">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="FA.gyd"/>
      <outfile xil_pn:name="FA.mfd"/>
      <outfile xil_pn:name="FA.nga"/>
      <outfile xil_pn:name="FA.pad"/>
      <outfile xil_pn:name="FA.pnx"/>
      <outfile xil_pn:name="FA.rpt"/>
      <outfile xil_pn:name="FA.vm6"/>
      <outfile xil_pn:name="FA.xml"/>
      <outfile xil_pn:name="FA_build.xml"/>
      <outfile xil_pn:name="FA_html"/>
      <outfile xil_pn:name="FA_pad.csv"/>
    </transform>
    <transform xil_pn:end_ts="1603393150" xil_pn:in_ck="2818347630" xil_pn:name="TRAN_timRpt" xil_pn:prop_ck="111903974446" xil_pn:start_ts="1603393148">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
  </transforms>

</generated_project>
