{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1747891772913 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1747891772913 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 22 10:29:32 2025 " "Processing started: Thu May 22 10:29:32 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1747891772913 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1747891772913 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Wrapper -c Wrapper " "Command: quartus_map --read_settings_files=on --write_settings_files=off Wrapper -c Wrapper" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1747891772923 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1747891773333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ssd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ssd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SSD-dataflow " "Found design unit 1: SSD-dataflow" {  } { { "ssd.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/ssd.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1747891774084 ""} { "Info" "ISGN_ENTITY_NAME" "1 SSD " "Found entity 1: SSD" {  } { { "ssd.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/ssd.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1747891774084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1747891774084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fetch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fetch-bhv " "Found design unit 1: fetch-bhv" {  } { { "fetch.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/fetch.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1747891774084 ""} { "Info" "ISGN_ENTITY_NAME" "1 fetch " "Found entity 1: fetch" {  } { { "fetch.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/fetch.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1747891774084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1747891774084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_components.vhd 1 0 " "Found 1 design units, including 0 entities, in source file my_components.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_components " "Found design unit 1: my_components" {  } { { "my_components.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/my_components.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1747891774084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1747891774084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wrapper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wrapper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Wrapper-structural " "Found design unit 1: Wrapper-structural" {  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1747891774094 ""} { "Info" "ISGN_ENTITY_NAME" "1 Wrapper " "Found entity 1: Wrapper" {  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1747891774094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1747891774094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decode-behavioral " "Found design unit 1: decode-behavioral" {  } { { "decode.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/decode.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1747891774094 ""} { "Info" "ISGN_ENTITY_NAME" "1 decode " "Found entity 1: decode" {  } { { "decode.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/decode.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1747891774094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1747891774094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control-behv " "Found design unit 1: control-behv" {  } { { "control.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/control.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1747891774104 ""} { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/control.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1747891774104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1747891774104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-behavioral " "Found design unit 1: memory-behavioral" {  } { { "memory.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/memory.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1747891774104 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/memory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1747891774104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1747891774104 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Wrapper " "Elaborating entity \"Wrapper\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1747891774164 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "top_pcout Wrapper.vhd(17) " "Verilog HDL or VHDL warning at Wrapper.vhd(17): object \"top_pcout\" assigned a value but never read" {  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1747891774164 "|Wrapper"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "zero_addr Wrapper.vhd(19) " "VHDL Signal Declaration warning at Wrapper.vhd(19): used explicit default value for signal \"zero_addr\" because signal was never assigned a value" {  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 19 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1747891774164 "|Wrapper"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "zero_ctrl Wrapper.vhd(20) " "VHDL Signal Declaration warning at Wrapper.vhd(20): used explicit default value for signal \"zero_ctrl\" because signal was never assigned a value" {  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 20 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1747891774164 "|Wrapper"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ALUSrc Wrapper.vhd(25) " "Verilog HDL or VHDL warning at Wrapper.vhd(25): object \"ALUSrc\" assigned a value but never read" {  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1747891774164 "|Wrapper"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "beq_control Wrapper.vhd(25) " "Verilog HDL or VHDL warning at Wrapper.vhd(25): object \"beq_control\" assigned a value but never read" {  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1747891774164 "|Wrapper"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ALUOp Wrapper.vhd(26) " "Verilog HDL or VHDL warning at Wrapper.vhd(26): object \"ALUOp\" assigned a value but never read" {  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1747891774164 "|Wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[0\] Wrapper.vhd(86) " "Inferred latch for \"hexout\[0\]\" at Wrapper.vhd(86)" {  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747891774164 "|Wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[1\] Wrapper.vhd(86) " "Inferred latch for \"hexout\[1\]\" at Wrapper.vhd(86)" {  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747891774164 "|Wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[2\] Wrapper.vhd(86) " "Inferred latch for \"hexout\[2\]\" at Wrapper.vhd(86)" {  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747891774164 "|Wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[3\] Wrapper.vhd(86) " "Inferred latch for \"hexout\[3\]\" at Wrapper.vhd(86)" {  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747891774164 "|Wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[4\] Wrapper.vhd(86) " "Inferred latch for \"hexout\[4\]\" at Wrapper.vhd(86)" {  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747891774164 "|Wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[5\] Wrapper.vhd(86) " "Inferred latch for \"hexout\[5\]\" at Wrapper.vhd(86)" {  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747891774164 "|Wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[6\] Wrapper.vhd(86) " "Inferred latch for \"hexout\[6\]\" at Wrapper.vhd(86)" {  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747891774164 "|Wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[7\] Wrapper.vhd(86) " "Inferred latch for \"hexout\[7\]\" at Wrapper.vhd(86)" {  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747891774164 "|Wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[8\] Wrapper.vhd(86) " "Inferred latch for \"hexout\[8\]\" at Wrapper.vhd(86)" {  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747891774164 "|Wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[9\] Wrapper.vhd(86) " "Inferred latch for \"hexout\[9\]\" at Wrapper.vhd(86)" {  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747891774164 "|Wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[10\] Wrapper.vhd(86) " "Inferred latch for \"hexout\[10\]\" at Wrapper.vhd(86)" {  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747891774164 "|Wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[11\] Wrapper.vhd(86) " "Inferred latch for \"hexout\[11\]\" at Wrapper.vhd(86)" {  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747891774164 "|Wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[12\] Wrapper.vhd(86) " "Inferred latch for \"hexout\[12\]\" at Wrapper.vhd(86)" {  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747891774164 "|Wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[13\] Wrapper.vhd(86) " "Inferred latch for \"hexout\[13\]\" at Wrapper.vhd(86)" {  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747891774164 "|Wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[14\] Wrapper.vhd(86) " "Inferred latch for \"hexout\[14\]\" at Wrapper.vhd(86)" {  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747891774164 "|Wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[15\] Wrapper.vhd(86) " "Inferred latch for \"hexout\[15\]\" at Wrapper.vhd(86)" {  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747891774164 "|Wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[16\] Wrapper.vhd(86) " "Inferred latch for \"hexout\[16\]\" at Wrapper.vhd(86)" {  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747891774164 "|Wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[17\] Wrapper.vhd(86) " "Inferred latch for \"hexout\[17\]\" at Wrapper.vhd(86)" {  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747891774164 "|Wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[18\] Wrapper.vhd(86) " "Inferred latch for \"hexout\[18\]\" at Wrapper.vhd(86)" {  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747891774164 "|Wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[19\] Wrapper.vhd(86) " "Inferred latch for \"hexout\[19\]\" at Wrapper.vhd(86)" {  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747891774164 "|Wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[20\] Wrapper.vhd(86) " "Inferred latch for \"hexout\[20\]\" at Wrapper.vhd(86)" {  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747891774164 "|Wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[21\] Wrapper.vhd(86) " "Inferred latch for \"hexout\[21\]\" at Wrapper.vhd(86)" {  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747891774164 "|Wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[22\] Wrapper.vhd(86) " "Inferred latch for \"hexout\[22\]\" at Wrapper.vhd(86)" {  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747891774164 "|Wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[23\] Wrapper.vhd(86) " "Inferred latch for \"hexout\[23\]\" at Wrapper.vhd(86)" {  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747891774164 "|Wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[24\] Wrapper.vhd(86) " "Inferred latch for \"hexout\[24\]\" at Wrapper.vhd(86)" {  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747891774164 "|Wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[25\] Wrapper.vhd(86) " "Inferred latch for \"hexout\[25\]\" at Wrapper.vhd(86)" {  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747891774164 "|Wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[26\] Wrapper.vhd(86) " "Inferred latch for \"hexout\[26\]\" at Wrapper.vhd(86)" {  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747891774164 "|Wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[27\] Wrapper.vhd(86) " "Inferred latch for \"hexout\[27\]\" at Wrapper.vhd(86)" {  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747891774164 "|Wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[28\] Wrapper.vhd(86) " "Inferred latch for \"hexout\[28\]\" at Wrapper.vhd(86)" {  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747891774164 "|Wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[29\] Wrapper.vhd(86) " "Inferred latch for \"hexout\[29\]\" at Wrapper.vhd(86)" {  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747891774164 "|Wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[30\] Wrapper.vhd(86) " "Inferred latch for \"hexout\[30\]\" at Wrapper.vhd(86)" {  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747891774164 "|Wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[31\] Wrapper.vhd(86) " "Inferred latch for \"hexout\[31\]\" at Wrapper.vhd(86)" {  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747891774164 "|Wrapper"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch fetch:u_fetch " "Elaborating entity \"fetch\" for hierarchy \"fetch:u_fetch\"" {  } { { "Wrapper.vhd" "u_fetch" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747891774174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:u_control " "Elaborating entity \"control\" for hierarchy \"control:u_control\"" {  } { { "Wrapper.vhd" "u_control" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747891774174 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "pc control.vhd(7) " "VHDL Signal Declaration warning at control.vhd(7): used implicit default value for signal \"pc\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "control.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/control.vhd" 7 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1747891774174 "|Wrapper|control:u_control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "jump control.vhd(23) " "VHDL Process Statement warning at control.vhd(23): inferring latch(es) for signal or variable \"jump\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/control.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1747891774174 "|Wrapper|control:u_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump control.vhd(23) " "Inferred latch for \"jump\" at control.vhd(23)" {  } { { "control.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/control.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747891774174 "|Wrapper|control:u_control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode decode:u_decode " "Elaborating entity \"decode\" for hierarchy \"decode:u_decode\"" {  } { { "Wrapper.vhd" "u_decode" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747891774174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:u_memory " "Elaborating entity \"memory\" for hierarchy \"memory:u_memory\"" {  } { { "Wrapper.vhd" "u_memory" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747891774184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SSD SSD:u_hex0 " "Elaborating entity \"SSD\" for hierarchy \"SSD:u_hex0\"" {  } { { "Wrapper.vhd" "u_hex0" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747891774194 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "fetch:u_fetch\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"fetch:u_fetch\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1747891774924 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1747891774924 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1747891774924 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 17 " "Parameter NUMWORDS_A set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1747891774924 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1747891774924 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1747891774924 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1747891774924 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1747891774924 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1747891774924 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Wrapper.ram0_fetch_6891918.hdl.mif " "Parameter INIT_FILE set to db/Wrapper.ram0_fetch_6891918.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1747891774924 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1747891774924 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1747891774924 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fetch:u_fetch\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"fetch:u_fetch\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1747891775004 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fetch:u_fetch\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"fetch:u_fetch\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747891775004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747891775004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747891775004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 17 " "Parameter \"NUMWORDS_A\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747891775004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747891775004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747891775004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747891775004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747891775004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747891775004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/Wrapper.ram0_fetch_6891918.hdl.mif " "Parameter \"INIT_FILE\" = \"db/Wrapper.ram0_fetch_6891918.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747891775004 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1747891775004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0i61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0i61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0i61 " "Found entity 1: altsyncram_0i61" {  } { { "db/altsyncram_0i61.tdf" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/db/altsyncram_0i61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1747891775084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1747891775084 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1747891775534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexout\[1\] " "Latch hexout\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[0\] " "Ports D and ENA on the latch are fed by the same signal sw\[0\]" {  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1747891775604 ""}  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1747891775604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexout\[3\] " "Latch hexout\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[0\] " "Ports D and ENA on the latch are fed by the same signal sw\[0\]" {  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1747891775604 ""}  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1747891775604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexout\[0\] " "Latch hexout\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[0\] " "Ports D and ENA on the latch are fed by the same signal sw\[0\]" {  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1747891775604 ""}  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1747891775604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexout\[2\] " "Latch hexout\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[0\] " "Ports D and ENA on the latch are fed by the same signal sw\[0\]" {  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1747891775604 ""}  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1747891775604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexout\[4\] " "Latch hexout\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[0\] " "Ports D and ENA on the latch are fed by the same signal sw\[0\]" {  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1747891775604 ""}  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1747891775604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexout\[6\] " "Latch hexout\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[0\] " "Ports D and ENA on the latch are fed by the same signal sw\[0\]" {  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1747891775604 ""}  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1747891775604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexout\[5\] " "Latch hexout\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[0\] " "Ports D and ENA on the latch are fed by the same signal sw\[0\]" {  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1747891775604 ""}  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1747891775604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexout\[7\] " "Latch hexout\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[0\] " "Ports D and ENA on the latch are fed by the same signal sw\[0\]" {  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1747891775604 ""}  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1747891775604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexout\[10\] " "Latch hexout\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[0\] " "Ports D and ENA on the latch are fed by the same signal sw\[0\]" {  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1747891775604 ""}  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1747891775604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexout\[9\] " "Latch hexout\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[0\] " "Ports D and ENA on the latch are fed by the same signal sw\[0\]" {  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1747891775604 ""}  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1747891775604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexout\[8\] " "Latch hexout\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[0\] " "Ports D and ENA on the latch are fed by the same signal sw\[0\]" {  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1747891775604 ""}  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1747891775604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexout\[11\] " "Latch hexout\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[0\] " "Ports D and ENA on the latch are fed by the same signal sw\[0\]" {  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1747891775604 ""}  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1747891775604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexout\[14\] " "Latch hexout\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[0\] " "Ports D and ENA on the latch are fed by the same signal sw\[0\]" {  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1747891775604 ""}  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1747891775604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexout\[13\] " "Latch hexout\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[0\] " "Ports D and ENA on the latch are fed by the same signal sw\[0\]" {  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1747891775604 ""}  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1747891775604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexout\[12\] " "Latch hexout\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[0\] " "Ports D and ENA on the latch are fed by the same signal sw\[0\]" {  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1747891775604 ""}  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1747891775604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexout\[15\] " "Latch hexout\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[0\] " "Ports D and ENA on the latch are fed by the same signal sw\[0\]" {  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1747891775604 ""}  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1747891775604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexout\[18\] " "Latch hexout\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[0\] " "Ports D and ENA on the latch are fed by the same signal sw\[0\]" {  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1747891775604 ""}  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1747891775604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexout\[17\] " "Latch hexout\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[0\] " "Ports D and ENA on the latch are fed by the same signal sw\[0\]" {  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1747891775604 ""}  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1747891775604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexout\[16\] " "Latch hexout\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[0\] " "Ports D and ENA on the latch are fed by the same signal sw\[0\]" {  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1747891775604 ""}  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1747891775604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexout\[19\] " "Latch hexout\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[0\] " "Ports D and ENA on the latch are fed by the same signal sw\[0\]" {  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1747891775604 ""}  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1747891775604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexout\[22\] " "Latch hexout\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[0\] " "Ports D and ENA on the latch are fed by the same signal sw\[0\]" {  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1747891775604 ""}  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1747891775604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexout\[21\] " "Latch hexout\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[0\] " "Ports D and ENA on the latch are fed by the same signal sw\[0\]" {  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1747891775604 ""}  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1747891775604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexout\[20\] " "Latch hexout\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[0\] " "Ports D and ENA on the latch are fed by the same signal sw\[0\]" {  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1747891775604 ""}  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1747891775604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexout\[23\] " "Latch hexout\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[0\] " "Ports D and ENA on the latch are fed by the same signal sw\[0\]" {  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1747891775604 ""}  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1747891775604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexout\[26\] " "Latch hexout\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[0\] " "Ports D and ENA on the latch are fed by the same signal sw\[0\]" {  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1747891775604 ""}  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1747891775604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexout\[25\] " "Latch hexout\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[0\] " "Ports D and ENA on the latch are fed by the same signal sw\[0\]" {  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1747891775614 ""}  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1747891775614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexout\[24\] " "Latch hexout\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[0\] " "Ports D and ENA on the latch are fed by the same signal sw\[0\]" {  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1747891775614 ""}  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1747891775614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexout\[27\] " "Latch hexout\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[0\] " "Ports D and ENA on the latch are fed by the same signal sw\[0\]" {  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1747891775614 ""}  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1747891775614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexout\[30\] " "Latch hexout\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[0\] " "Ports D and ENA on the latch are fed by the same signal sw\[0\]" {  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1747891775614 ""}  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1747891775614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexout\[29\] " "Latch hexout\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[0\] " "Ports D and ENA on the latch are fed by the same signal sw\[0\]" {  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1747891775614 ""}  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1747891775614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexout\[28\] " "Latch hexout\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[0\] " "Ports D and ENA on the latch are fed by the same signal sw\[0\]" {  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1747891775614 ""}  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1747891775614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexout\[31\] " "Latch hexout\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[0\] " "Ports D and ENA on the latch are fed by the same signal sw\[0\]" {  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1747891775614 ""}  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1747891775614 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "decode.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/decode.vhd" 34 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1747891775614 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1747891775614 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1747891776024 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "28 " "28 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1747891776440 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "fetch:u_fetch\|altsyncram:mem_rtl_0\|altsyncram_0i61:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"fetch:u_fetch\|altsyncram:mem_rtl_0\|altsyncram_0i61:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_0i61.tdf" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/db/altsyncram_0i61.tdf" 622 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 32 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Quartus II" 0 -1 1747891776440 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1747891776820 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1747891776820 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RegWRT " "No output dependent on input pin \"RegWRT\"" {  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1747891776930 "|Wrapper|RegWRT"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1747891776930 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "364 " "Implemented 364 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1747891776950 ""} { "Info" "ICUT_CUT_TM_OPINS" "65 " "Implemented 65 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1747891776950 ""} { "Info" "ICUT_CUT_TM_LCELLS" "259 " "Implemented 259 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1747891776950 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1747891776950 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1747891776950 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 76 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 76 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4648 " "Peak virtual memory: 4648 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1747891777030 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 22 10:29:37 2025 " "Processing ended: Thu May 22 10:29:37 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1747891777030 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1747891777030 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1747891777030 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1747891777030 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1747891778424 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1747891778424 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 22 10:29:37 2025 " "Processing started: Thu May 22 10:29:37 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1747891778424 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1747891778424 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Wrapper -c Wrapper " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Wrapper -c Wrapper" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1747891778424 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1747891778584 ""}
{ "Info" "0" "" "Project  = Wrapper" {  } {  } 0 0 "Project  = Wrapper" 0 0 "Fitter" 0 0 1747891778584 ""}
{ "Info" "0" "" "Revision = Wrapper" {  } {  } 0 0 "Revision = Wrapper" 0 0 "Fitter" 0 0 1747891778584 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1747891778654 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Wrapper EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"Wrapper\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1747891778664 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1747891778744 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1747891778744 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1747891778744 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1747891778954 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1747891778974 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1747891779714 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1747891779714 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1747891779714 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1747891779714 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1747891779714 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1747891779714 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1747891779714 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1747891779714 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1747891779714 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1747891779714 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Abdullah/Desktop/lab7/lab7/" { { 0 { 0 ""} 0 830 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1747891779714 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Abdullah/Desktop/lab7/lab7/" { { 0 { 0 ""} 0 832 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1747891779714 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Abdullah/Desktop/lab7/lab7/" { { 0 { 0 ""} 0 834 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1747891779714 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Abdullah/Desktop/lab7/lab7/" { { 0 { 0 ""} 0 836 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1747891779714 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Abdullah/Desktop/lab7/lab7/" { { 0 { 0 ""} 0 838 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1747891779714 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1747891779714 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1747891779714 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1747891779724 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "5 73 " "No exact pin location assignment(s) for 5 pins of 73 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "leds\[4\] " "Pin leds\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { leds[4] } } } { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { leds[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Abdullah/Desktop/lab7/lab7/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1747891782373 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "leds\[5\] " "Pin leds\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { leds[5] } } } { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { leds[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Abdullah/Desktop/lab7/lab7/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1747891782373 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "leds\[6\] " "Pin leds\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { leds[6] } } } { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { leds[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Abdullah/Desktop/lab7/lab7/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1747891782373 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "leds\[7\] " "Pin leds\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { leds[7] } } } { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { leds[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Abdullah/Desktop/lab7/lab7/" { { 0 { 0 ""} 0 88 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1747891782373 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "leds\[8\] " "Pin leds\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { leds[8] } } } { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { leds[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Abdullah/Desktop/lab7/lab7/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1747891782373 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1747891782373 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "32 " "TimeQuest Timing Analyzer is analyzing 32 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1747891782843 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Wrapper.sdc " "Synopsys Design Constraints File file not found: 'Wrapper.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1747891782843 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1747891782843 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hexout\[16\]~26  from: dataa  to: combout " "Cell: hexout\[16\]~26  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1747891782853 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1747891782853 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1747891782853 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1747891782853 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1747891782853 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "hexout\[5\]~27  " "Automatically promoted node hexout\[5\]~27 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1747891782873 ""}  } { { "Wrapper.vhd" "" { Text "C:/Users/Abdullah/Desktop/lab7/lab7/Wrapper.vhd" 86 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hexout[5]~27 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Abdullah/Desktop/lab7/lab7/" { { 0 { 0 ""} 0 373 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1747891782873 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1747891783373 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1747891783373 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1747891783373 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1747891783373 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1747891783383 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1747891783383 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1747891783383 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1747891783383 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1747891783383 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1747891783383 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1747891783383 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "5 unused 2.5V 0 5 0 " "Number of I/O pins in group: 5 (unused VREF, 2.5V VCCIO, 0 input, 5 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1747891783393 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1747891783393 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1747891783393 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1747891783393 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 63 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1747891783393 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 1 72 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 1 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1747891783393 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 32 39 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 32 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1747891783393 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 22 43 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 22 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1747891783393 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 7 51 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 7 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1747891783393 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 7 65 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 7 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1747891783393 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1747891783393 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1747891783393 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1747891783393 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1747891783453 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1747891790504 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1747891790834 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1747891790844 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1747891795135 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1747891795135 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1747891795734 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X104_Y12 X115_Y23 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X104_Y12 to location X115_Y23" {  } { { "loc" "" { Generic "C:/Users/Abdullah/Desktop/lab7/lab7/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X104_Y12 to location X115_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X104_Y12 to location X115_Y23"} 104 12 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1747891799430 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1747891799430 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1747891801670 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1747891801680 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1747891801680 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.36 " "Total time spent on timing analysis during the Fitter is 0.36 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1747891801710 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1747891801800 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1747891802386 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1747891802466 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1747891803135 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1747891804146 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Abdullah/Desktop/lab7/lab7/output_files/Wrapper.fit.smsg " "Generated suppressed messages file C:/Users/Abdullah/Desktop/lab7/lab7/output_files/Wrapper.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1747891806266 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5080 " "Peak virtual memory: 5080 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1747891806848 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 22 10:30:06 2025 " "Processing ended: Thu May 22 10:30:06 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1747891806848 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1747891806848 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1747891806848 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1747891806848 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1747891807830 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1747891807830 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 22 10:30:07 2025 " "Processing started: Thu May 22 10:30:07 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1747891807830 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1747891807830 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Wrapper -c Wrapper " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Wrapper -c Wrapper" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1747891807830 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1747891812009 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1747891812169 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4563 " "Peak virtual memory: 4563 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1747891813799 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 22 10:30:13 2025 " "Processing ended: Thu May 22 10:30:13 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1747891813799 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1747891813799 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1747891813799 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1747891813799 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1747891814430 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1747891815040 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1747891815040 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 22 10:30:14 2025 " "Processing started: Thu May 22 10:30:14 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1747891815040 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1747891815040 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Wrapper -c Wrapper " "Command: quartus_sta Wrapper -c Wrapper" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1747891815040 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1747891815190 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1747891815410 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1747891815410 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1747891815490 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1747891815490 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "32 " "TimeQuest Timing Analyzer is analyzing 32 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1747891815800 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Wrapper.sdc " "Synopsys Design Constraints File file not found: 'Wrapper.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1747891815900 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1747891815900 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name topclock topclock " "create_clock -period 1.000 -name topclock topclock" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1747891815900 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name sw\[0\] sw\[0\] " "create_clock -period 1.000 -name sw\[0\] sw\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1747891815900 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1747891815900 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hexout\[16\]~26  from: datad  to: combout " "Cell: hexout\[16\]~26  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1747891816400 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1747891816400 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1747891816400 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1747891816400 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1747891816400 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1747891816430 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1747891816470 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1747891816470 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.921 " "Worst-case setup slack is -5.921" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747891816480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747891816480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.921       -87.093 topclock  " "   -5.921       -87.093 topclock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747891816480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.236      -132.960 sw\[0\]  " "   -5.236      -132.960 sw\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747891816480 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1747891816480 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.694 " "Worst-case hold slack is -1.694" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747891816490 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747891816490 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.694       -45.994 sw\[0\]  " "   -1.694       -45.994 sw\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747891816490 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.440         0.000 topclock  " "    0.440         0.000 topclock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747891816490 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1747891816490 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1747891816507 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1747891816515 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747891816525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747891816525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -31.393 topclock  " "   -3.000       -31.393 topclock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747891816525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -3.000 sw\[0\]  " "   -3.000        -3.000 sw\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747891816525 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1747891816525 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1747891816665 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1747891816705 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1747891817595 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hexout\[16\]~26  from: datad  to: combout " "Cell: hexout\[16\]~26  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1747891817705 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1747891817705 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1747891817705 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1747891817735 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1747891817735 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.273 " "Worst-case setup slack is -5.273" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747891817755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747891817755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.273       -77.361 topclock  " "   -5.273       -77.361 topclock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747891817755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.825      -123.767 sw\[0\]  " "   -4.825      -123.767 sw\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747891817755 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1747891817755 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.413 " "Worst-case hold slack is -1.413" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747891817775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747891817775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.413       -39.247 sw\[0\]  " "   -1.413       -39.247 sw\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747891817775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.387         0.000 topclock  " "    0.387         0.000 topclock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747891817775 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1747891817775 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1747891817795 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1747891818015 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747891818025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747891818025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -31.349 topclock  " "   -3.000       -31.349 topclock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747891818025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -3.000 sw\[0\]  " "   -3.000        -3.000 sw\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747891818025 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1747891818025 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1747891818225 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hexout\[16\]~26  from: datad  to: combout " "Cell: hexout\[16\]~26  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1747891818475 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1747891818475 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1747891818485 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1747891818485 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1747891818485 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.181 " "Worst-case setup slack is -2.181" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747891818505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747891818505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.181       -30.758 topclock  " "   -2.181       -30.758 topclock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747891818505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.614       -36.005 sw\[0\]  " "   -1.614       -36.005 sw\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747891818505 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1747891818505 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.131 " "Worst-case hold slack is -1.131" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747891818518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747891818518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.131       -30.632 sw\[0\]  " "   -1.131       -30.632 sw\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747891818518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201         0.000 topclock  " "    0.201         0.000 topclock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747891818518 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1747891818518 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1747891818545 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1747891818565 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747891818585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747891818585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -29.096 topclock  " "   -3.000       -29.096 topclock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747891818585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -3.082 sw\[0\]  " "   -3.000        -3.082 sw\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747891818585 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1747891818585 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1747891819376 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1747891819376 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4657 " "Peak virtual memory: 4657 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1747891819660 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 22 10:30:19 2025 " "Processing ended: Thu May 22 10:30:19 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1747891819660 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1747891819660 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1747891819660 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1747891819660 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 88 s " "Quartus II Full Compilation was successful. 0 errors, 88 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1747891820400 ""}
