digraph "CFG for '_Z12addNccValuesPKfPfi' function" {
	label="CFG for '_Z12addNccValuesPKfPfi' function";

	Node0x5671920 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%3:\l  %4 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %5 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %6 = getelementptr i8, i8 addrspace(4)* %5, i64 4\l  %7 = bitcast i8 addrspace(4)* %6 to i16 addrspace(4)*\l  %8 = load i16, i16 addrspace(4)* %7, align 4, !range !4, !invariant.load !5\l  %9 = zext i16 %8 to i32\l  %10 = mul i32 %4, %9\l  %11 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %12 = add i32 %10, %11\l  %13 = icmp slt i32 %12, %2\l  br i1 %13, label %14, label %58\l|{<s0>T|<s1>F}}"];
	Node0x5671920:s0 -> Node0x5673820;
	Node0x5671920:s1 -> Node0x56738b0;
	Node0x5673820 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ef886b70",label="{%14:\l14:                                               \l  %15 = mul nsw i32 %12, 3\l  %16 = add nsw i32 %15, 1\l  %17 = sext i32 %16 to i64\l  %18 = getelementptr inbounds float, float addrspace(1)* %0, i64 %17\l  %19 = load float, float addrspace(1)* %18, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %20 = add nsw i32 %15, 2\l  %21 = sext i32 %20 to i64\l  %22 = getelementptr inbounds float, float addrspace(1)* %0, i64 %21\l  %23 = load float, float addrspace(1)* %22, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %24 = fmul contract float %19, %23\l  %25 = fcmp contract ogt float %24, 0.000000e+00\l  br i1 %25, label %26, label %52\l|{<s0>T|<s1>F}}"];
	Node0x5673820:s0 -> Node0x56758f0;
	Node0x5673820:s1 -> Node0x5675980;
	Node0x56758f0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f1ccb870",label="{%26:\l26:                                               \l  %27 = sext i32 %15 to i64\l  %28 = getelementptr inbounds float, float addrspace(1)* %0, i64 %27\l  %29 = load float, float addrspace(1)* %28, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %30 = fcmp olt float %24, 0x39F0000000000000\l  %31 = select i1 %30, float 0x41F0000000000000, float 1.000000e+00\l  %32 = fmul float %24, %31\l  %33 = tail call float @llvm.sqrt.f32(float %32)\l  %34 = bitcast float %33 to i32\l  %35 = add nsw i32 %34, -1\l  %36 = bitcast i32 %35 to float\l  %37 = add nsw i32 %34, 1\l  %38 = bitcast i32 %37 to float\l  %39 = tail call i1 @llvm.amdgcn.class.f32(float %32, i32 608)\l  %40 = select i1 %30, float 0x3EF0000000000000, float 1.000000e+00\l  %41 = fneg float %38\l  %42 = tail call float @llvm.fma.f32(float %41, float %33, float %32)\l  %43 = fcmp ogt float %42, 0.000000e+00\l  %44 = fneg float %36\l  %45 = tail call float @llvm.fma.f32(float %44, float %33, float %32)\l  %46 = fcmp ole float %45, 0.000000e+00\l  %47 = select i1 %46, float %36, float %33\l  %48 = select i1 %43, float %38, float %47\l  %49 = fmul float %40, %48\l  %50 = select i1 %39, float %32, float %49\l  %51 = fdiv contract float %29, %50\l  br label %52\l}"];
	Node0x56758f0 -> Node0x5675980;
	Node0x5675980 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ef886b70",label="{%52:\l52:                                               \l  %53 = phi float [ %51, %26 ], [ 0.000000e+00, %14 ]\l  %54 = sext i32 %12 to i64\l  %55 = getelementptr inbounds float, float addrspace(1)* %1, i64 %54\l  %56 = load float, float addrspace(1)* %55, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %57 = fadd contract float %53, %56\l  store float %57, float addrspace(1)* %55, align 4, !tbaa !7\l  br label %58\l}"];
	Node0x5675980 -> Node0x56738b0;
	Node0x56738b0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%58:\l58:                                               \l  ret void\l}"];
}
