vio_0.v,verilog,xil_defaultlib,../../../../../../ip_repo/accelerator_1.0/vio_0/sim/vio_0.v,incdir="../../../../../../ip_repo/accelerator_1.0/vio_0/hdl/verilog"incdir="../../../../../../ip_repo/accelerator_1.0/vio_0/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
