728 5.0 0.4 4:20.88
728 0.0 0.4 4:20.91
728 0.0 0.4 4:20.94
728 5.6 0.4 4:20.98
728 0.0 0.4 4:21.00
728 5.6 0.4 4:21.03
728 5.3 0.4 4:21.07
728 5.3 0.4 4:21.09
728 0.0 0.4 4:21.12
728 5.6 0.4 4:21.16
728 5.6 0.4 4:21.19
728 0.0 0.4 4:21.21
728 5.0 0.4 4:21.25
728 0.0 0.4 4:21.27
728 5.6 0.4 4:21.31
728 11.1 0.4 4:21.35
728 0.0 0.4 4:21.38
728 0.0 0.4 4:21.42
728 5.3 0.4 4:21.46
728 5.3 0.4 4:21.49
728 5.6 0.4 4:21.53
728 5.6 0.4 4:21.57
728 5.6 0.4 4:21.60
728 0.0 0.4 4:21.63
728 0.0 0.4 4:21.67
728 5.6 0.4 4:21.70
728 5.3 0.4 4:21.73
728 5.3 0.4 4:21.77
728 5.6 0.4 4:21.80
728 0.0 0.4 4:21.83
728 0.0 0.4 4:21.86
728 5.3 0.4 4:21.89
728 5.9 0.4 4:21.92
728 5.6 0.4 4:21.96
728 11.1 0.4 4:22.01
728 0.0 0.4 4:22.04
728 5.6 0.4 4:22.09
728 5.3 0.4 4:22.13
728 5.6 0.4 4:22.17
728 5.3 0.4 4:22.20
728 5.3 0.4 4:22.23
728 5.6 0.4 4:22.27
728 5.0 0.4 4:22.31
728 0.0 0.4 4:22.34
728 5.6 0.4 4:22.38
KiB 1524728 avail Mem
728 5.6 0.4 4:22.45
728 5.3 0.4 4:22.48
728 5.3 0.4 4:22.51
728 0.0 0.4 4:22.53
728 0.0 0.4 4:22.56
728 5.6 0.4 4:22.60
728 5.6 0.4 4:22.63
KiB used, 455728 buff/cache
728 0.0 0.4 4:22.69
728 11.1 0.4 4:22.74
728 5.3 0.4 4:22.76
728 5.0 0.4 4:22.80
728 0.0 0.4 4:22.84
728 0.0 0.4 4:22.87
728 5.6 0.4 4:22.91
728 11.8 0.4 4:22.96
728 0.0 0.4 4:22.98
728 0.0 0.4 4:23.00
728 5.6 0.4 4:23.04
5728 11.1 0.2 0:00.04
728 5.3 0.4 4:23.11
728 5.6 0.4 4:23.15
728 0.0 0.4 4:23.18
728 5.6 0.4 4:23.22
728 5.6 0.4 4:23.26
728 5.6 0.4 4:23.29
728 5.3 0.4 4:23.32
728 5.3 0.4 4:23.37
728 5.6 0.4 4:23.41
728 5.3 0.4 4:23.44
728 5.0 0.4 4:23.47
728 11.1 0.4 4:23.51
728 5.6 0.4 4:23.55
728 0.0 0.4 4:23.57
728 0.0 0.4 4:23.57
728 0.0 0.4 4:23.57
728 0.0 0.4 4:23.57
728 0.0 0.4 4:23.57
728 0.0 0.4 4:23.57
728 0.0 0.4 4:23.57
728 0.0 0.4 4:23.57
728 0.0 0.4 4:23.57
728 0.0 0.4 4:23.57
6728 16.7 0.2 0:00.03
728 0.0 0.4 4:23.57
