{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1512705162444 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1512705162460 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 07 22:52:42 2017 " "Processing started: Thu Dec 07 22:52:42 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1512705162460 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705162460 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off baseline -c baseline " "Command: quartus_map --read_settings_files=on --write_settings_files=off baseline -c baseline" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705162460 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1512705166585 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1512705166585 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "baseline_qsys.qsys " "Elaborating Qsys system entity \"baseline_qsys.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512705180507 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.07.22:53:06 Progress: Loading hardware/baseline_qsys.qsys " "2017.12.07.22:53:06 Progress: Loading hardware/baseline_qsys.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705186194 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.07.22:53:06 Progress: Reading input file " "2017.12.07.22:53:06 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705186710 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.07.22:53:06 Progress: Adding clk_0 \[clock_source 17.0\] " "2017.12.07.22:53:06 Progress: Adding clk_0 \[clock_source 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705186850 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.07.22:53:07 Progress: Parameterizing module clk_0 " "2017.12.07.22:53:07 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705187819 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.07.22:53:07 Progress: Adding hps_0 \[altera_hps 17.0\] " "2017.12.07.22:53:07 Progress: Adding hps_0 \[altera_hps 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705187819 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.07.22:53:09 Progress: Parameterizing module hps_0 " "2017.12.07.22:53:09 Progress: Parameterizing module hps_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705189600 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.07.22:53:09 Progress: Adding hw_correlate_0 \[hw_correlate 1.0\] " "2017.12.07.22:53:09 Progress: Adding hw_correlate_0 \[hw_correlate 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705189647 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.07.22:53:10 Progress: Parameterizing module hw_correlate_0 " "2017.12.07.22:53:10 Progress: Parameterizing module hw_correlate_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705190147 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.07.22:53:10 Progress: Adding led_pio_0 \[altera_avalon_pio 17.0\] " "2017.12.07.22:53:10 Progress: Adding led_pio_0 \[altera_avalon_pio 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705190179 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.07.22:53:10 Progress: Parameterizing module led_pio_0 " "2017.12.07.22:53:10 Progress: Parameterizing module led_pio_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705190225 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.07.22:53:10 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 17.0\] " "2017.12.07.22:53:10 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705190225 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.07.22:53:10 Progress: Parameterizing module onchip_memory2_0 " "2017.12.07.22:53:10 Progress: Parameterizing module onchip_memory2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705190225 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.07.22:53:10 Progress: Adding pll_0 \[altera_pll 17.0\] " "2017.12.07.22:53:10 Progress: Adding pll_0 \[altera_pll 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705190225 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.07.22:53:10 Progress: Parameterizing module pll_0 " "2017.12.07.22:53:10 Progress: Parameterizing module pll_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705190725 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.07.22:53:10 Progress: Adding switch_pio_1 \[altera_avalon_pio 17.0\] " "2017.12.07.22:53:10 Progress: Adding switch_pio_1 \[altera_avalon_pio 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705190772 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.07.22:53:10 Progress: Parameterizing module switch_pio_1 " "2017.12.07.22:53:10 Progress: Parameterizing module switch_pio_1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705190772 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.07.22:53:10 Progress: Building connections " "2017.12.07.22:53:10 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705190772 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.07.22:53:10 Progress: Parameterizing connections " "2017.12.07.22:53:10 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705190772 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.07.22:53:10 Progress: Validating " "2017.12.07.22:53:10 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705190772 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.07.22:53:23 Progress: Done reading input file " "2017.12.07.22:53:23 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705203116 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Baseline_qsys.hps_0: HPS Main PLL counter settings: n = 0  m = 73 " "Baseline_qsys.hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705205507 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Baseline_qsys.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39 " "Baseline_qsys.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705205522 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Baseline_qsys.hps_0: \"Configuration/HPS-to-FPGA user 0 clock frequency\" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz " "Baseline_qsys.hps_0: \"Configuration/HPS-to-FPGA user 0 clock frequency\" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705205522 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Baseline_qsys.hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz " "Baseline_qsys.hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705205522 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Baseline_qsys.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies. " "Baseline_qsys.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705205522 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Baseline_qsys.pll_0: The legal reference clock frequency is 5.0 MHz..800.0 MHz " "Baseline_qsys.pll_0: The legal reference clock frequency is 5.0 MHz..800.0 MHz" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705205522 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Baseline_qsys.pll_0: Able to implement PLL with user settings " "Baseline_qsys.pll_0: Able to implement PLL with user settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705205522 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Baseline_qsys.switch_pio_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Baseline_qsys.switch_pio_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705205522 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Baseline_qsys.pll_0: pll_0.locked must be exported, or connected to a matching conduit. " "Baseline_qsys.pll_0: pll_0.locked must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705205522 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Baseline_qsys: Generating baseline_qsys \"baseline_qsys\" for QUARTUS_SYNTH " "Baseline_qsys: Generating baseline_qsys \"baseline_qsys\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705209257 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master hps_0.h2f_axi_master and slave onchip_memory2_0.s1 because the master is of type axi and the slave is of type avalon. " "Interconnect is inserted between master hps_0.h2f_axi_master and slave onchip_memory2_0.s1 because the master is of type axi and the slave is of type avalon." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705213090 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: \"Running  for module: hps_0\" " "Hps_0: \"Running  for module: hps_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705219602 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: HPS Main PLL counter settings: n = 0  m = 73 " "Hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705220352 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: HPS peripherial PLL counter settings: n = 0  m = 39 " "Hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705220962 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_0: \"Configuration/HPS-to-FPGA user 0 clock frequency\" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz " "Hps_0: \"Configuration/HPS-to-FPGA user 0 clock frequency\" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705220962 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz " "Hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705220962 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies. " "Hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705220962 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: \"baseline_qsys\" instantiated altera_hps \"hps_0\" " "Hps_0: \"baseline_qsys\" instantiated altera_hps \"hps_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705222099 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hw_correlate_0: \"baseline_qsys\" instantiated hw_correlate \"hw_correlate_0\" " "Hw_correlate_0: \"baseline_qsys\" instantiated hw_correlate \"hw_correlate_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705222193 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_pio_0: Starting RTL generation for module 'baseline_qsys_led_pio_0' " "Led_pio_0: Starting RTL generation for module 'baseline_qsys_led_pio_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705222224 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_pio_0:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=baseline_qsys_led_pio_0 --dir=C:/Users/VIDURK~1/AppData/Local/Temp/alt7508_2144614839099337489.dir/0002_led_pio_0_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/VIDURK~1/AppData/Local/Temp/alt7508_2144614839099337489.dir/0002_led_pio_0_gen//baseline_qsys_led_pio_0_component_configuration.pl  --do_build_sim=0  \] " "Led_pio_0:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=baseline_qsys_led_pio_0 --dir=C:/Users/VIDURK~1/AppData/Local/Temp/alt7508_2144614839099337489.dir/0002_led_pio_0_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/VIDURK~1/AppData/Local/Temp/alt7508_2144614839099337489.dir/0002_led_pio_0_gen//baseline_qsys_led_pio_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705222224 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_pio_0: Done RTL generation for module 'baseline_qsys_led_pio_0' " "Led_pio_0: Done RTL generation for module 'baseline_qsys_led_pio_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705222505 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_pio_0: \"baseline_qsys\" instantiated altera_avalon_pio \"led_pio_0\" " "Led_pio_0: \"baseline_qsys\" instantiated altera_avalon_pio \"led_pio_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705222521 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Starting RTL generation for module 'baseline_qsys_onchip_memory2_0' " "Onchip_memory2_0: Starting RTL generation for module 'baseline_qsys_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705222521 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=baseline_qsys_onchip_memory2_0 --dir=C:/Users/VIDURK~1/AppData/Local/Temp/alt7508_2144614839099337489.dir/0003_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/VIDURK~1/AppData/Local/Temp/alt7508_2144614839099337489.dir/0003_onchip_memory2_0_gen//baseline_qsys_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=baseline_qsys_onchip_memory2_0 --dir=C:/Users/VIDURK~1/AppData/Local/Temp/alt7508_2144614839099337489.dir/0003_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/VIDURK~1/AppData/Local/Temp/alt7508_2144614839099337489.dir/0003_onchip_memory2_0_gen//baseline_qsys_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512705222536 ""}
