<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html>
<head>
  <meta http-equiv="content-type" content="text/html; charset=utf-8">
  <title>Config</title>
  <meta name="author" content="Daniel Reimer">
  <meta name="description"
 content="Lists the Settings in the Config Script in RosBE">
</head>
<body>
<dl>
  <dt><br>
    <em></em></dt>
</dl>
<br>
<table style="text-align: left; width: 100%;" border="1" cellpadding="2"
 cellspacing="2">
  <tbody>
    <tr>
      <td style="vertical-align: top;"><em>i486</em></td>
      <td style="vertical-align: top;">Intel's i486 CPU. (No scheduling
is implemented for this chip.) </td>
    </tr>
    <tr>
      <td style="vertical-align: top;"><em>i586, pentium</em></td>
      <td style="vertical-align: top;">Intel Pentium CPU with no MMX
support. </td>
    </tr>
    <tr>
      <td style="vertical-align: top;"><em>pentium-mmx</em></td>
      <td style="vertical-align: top;">Intel PentiumMMX CPU based on
Pentium core with MMX instruction set support. </td>
    </tr>
    <tr>
      <td style="vertical-align: top;"><em>i686, pentiumpro</em></td>
      <td style="vertical-align: top;">Intel PentiumPro CPU. </td>
    </tr>
    <tr>
      <td style="vertical-align: top;"><em>pentium2</em></td>
      <td style="vertical-align: top;">Intel Pentium2 CPU based on
PentiumPro core with MMX instruction set support. </td>
    </tr>
    <tr>
      <td style="vertical-align: top;"><em>pentium3, pentium3m</em></td>
      <td style="vertical-align: top;">Intel Pentium3 CPU based on
PentiumPro core with MMX and SSE instruction set
support. </td>
    </tr>
    <tr>
      <td style="vertical-align: top;"><em>pentium-m</em></td>
      <td style="vertical-align: top;">Low power version of Intel
Pentium3 CPU with MMX, SSE and SSE2 instruction set
support. Used by Centrino notebooks. </td>
    </tr>
    <tr>
      <td style="vertical-align: top;"><em>pentium4, pentium4m</em></td>
      <td style="vertical-align: top;">Intel Pentium4 CPU with MMX, SSE
and SSE2 instruction set support. </td>
    </tr>
    <tr>
      <td style="vertical-align: top;"><em>prescott</em></td>
      <td style="vertical-align: top;">Improved version of Intel
Pentium4 CPU with MMX, SSE, SSE2 and SSE3 instruction
set support. </td>
    </tr>
    <tr>
      <td style="vertical-align: top;"><em>nocona</em></td>
      <td style="vertical-align: top;">Improved version of Intel
Pentium4 CPU with 64-bit extensions, MMX, SSE,
SSE2 and SSE3 instruction set support. </td>
    </tr>
    <tr>
      <td style="vertical-align: top;"><em>k6</em></td>
      <td style="vertical-align: top;">AMD K6 CPU with MMX instruction
set support. </td>
    </tr>
    <tr>
      <td style="vertical-align: top;"><em>k6-2, k6-3</em></td>
      <td style="vertical-align: top;">Improved versions of AMD K6 CPU
with MMX and 3dNOW! instruction set support. </td>
    </tr>
    <tr>
      <td style="vertical-align: top;"><em>athlon, athlon-tbird</em></td>
      <td style="vertical-align: top;">AMD Athlon CPU with MMX, 3dNOW!,
enhanced 3dNOW! and SSE prefetch instructions
support. </td>
    </tr>
    <tr>
      <td style="vertical-align: top;"><em>athlon-4, athlon-xp,
athlon-mp</em></td>
      <td style="vertical-align: top;">Improved AMD Athlon CPU with
MMX, 3dNOW!, enhanced 3dNOW! and full SSE
instruction set support. </td>
    </tr>
    <tr>
      <td style="vertical-align: top;"><em>k8, opteron, athlon64,
athlon-fx</em></td>
      <td style="vertical-align: top;">AMD K8 core based CPUs with
x86-64 instruction set support. (This supersets
MMX, SSE, SSE2, 3dNOW!, enhanced 3dNOW! and 64-bit instruction set
extensions.) </td>
    </tr>
    <tr>
      <td style="vertical-align: top;"><em>winchip-c6</em></td>
      <td style="vertical-align: top;">IDT Winchip C6 CPU, dealt in
same way as i486 with additional MMX instruction
set support. </td>
    </tr>
    <tr>
      <td style="vertical-align: top;"><em>winchip2</em></td>
      <td style="vertical-align: top;">IDT Winchip2 CPU, dealt in same
way as i486 with additional MMX and 3dNOW! instruction set support. </td>
    </tr>
    <tr>
      <td style="vertical-align: top;">c3<br>
      </td>
      <td style="vertical-align: top;">Via C3 CPU with MMX and 3dNOW!
instruction set support. (No scheduling is
implemented for this chip.) </td>
    </tr>
    <tr>
      <td style="vertical-align: top;">c3-2<br>
      </td>
      <td style="vertical-align: top;">Via C3-2 CPU with MMX and SSE
instruction set support. (No scheduling is
implemented for this chip.)</td>
    </tr>
  </tbody>
</table>
<br>
<br>
<br>
</body>
</html>
