map_mem_gen_0.v,verilog,xil_defaultlib,../../../../ECG_acc9.srcs/sources_1/ip/map_mem_gen_0/sim/map_mem_gen_0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
