`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 21.15-s080_1
// Generated on: Jun  4 2025 00:42:41 CST (Jun  3 2025 16:42:41 UTC)

module dut_GreaterThan_15Ux7U_1U_1(in2, in1, out1);
  input [14:0] in2;
  input [6:0] in1;
  output out1;
  wire [14:0] in2;
  wire [6:0] in1;
  wire out1;
  wire gt_16_23_n_0, gt_16_23_n_1, gt_16_23_n_2, gt_16_23_n_3,
       gt_16_23_n_4, gt_16_23_n_5, gt_16_23_n_6, gt_16_23_n_7;
  wire gt_16_23_n_8, gt_16_23_n_9, gt_16_23_n_10, gt_16_23_n_11,
       gt_16_23_n_12, gt_16_23_n_13, gt_16_23_n_14, gt_16_23_n_15;
  wire gt_16_23_n_16, gt_16_23_n_17, gt_16_23_n_18, gt_16_23_n_19,
       gt_16_23_n_20, gt_16_23_n_21, gt_16_23_n_22, gt_16_23_n_23;
  wire gt_16_23_n_24, gt_16_23_n_25, gt_16_23_n_26, gt_16_23_n_27,
       gt_16_23_n_28, gt_16_23_n_29, gt_16_23_n_30, gt_16_23_n_31;
  wire gt_16_23_n_32, gt_16_23_n_33, gt_16_23_n_34;
  OAI21X1 gt_16_23_g272(.A0 (gt_16_23_n_32), .A1 (gt_16_23_n_34), .B0
       (gt_16_23_n_29), .Y (out1));
  NOR2X1 gt_16_23_g273(.A (gt_16_23_n_26), .B (gt_16_23_n_33), .Y
       (gt_16_23_n_34));
  NOR2X1 gt_16_23_g274(.A (gt_16_23_n_28), .B (gt_16_23_n_31), .Y
       (gt_16_23_n_33));
  OAI21X1 gt_16_23_g275(.A0 (gt_16_23_n_25), .A1 (gt_16_23_n_27), .B0
       (gt_16_23_n_23), .Y (gt_16_23_n_32));
  NOR2X1 gt_16_23_g276(.A (gt_16_23_n_21), .B (gt_16_23_n_30), .Y
       (gt_16_23_n_31));
  NOR2X1 gt_16_23_g277(.A (gt_16_23_n_0), .B (gt_16_23_n_17), .Y
       (gt_16_23_n_30));
  AND2XL gt_16_23_g278(.A (gt_16_23_n_20), .B (gt_16_23_n_16), .Y
       (gt_16_23_n_29));
  NAND2X1 gt_16_23_g279(.A (gt_16_23_n_12), .B (gt_16_23_n_19), .Y
       (gt_16_23_n_28));
  NOR2X1 gt_16_23_g280(.A (gt_16_23_n_11), .B (gt_16_23_n_18), .Y
       (gt_16_23_n_27));
  NAND2X1 gt_16_23_g281(.A (gt_16_23_n_24), .B (gt_16_23_n_22), .Y
       (gt_16_23_n_26));
  INVX1 gt_16_23_g282(.A (gt_16_23_n_24), .Y (gt_16_23_n_25));
  AOI21X1 gt_16_23_g283(.A0 (in2[6]), .A1 (gt_16_23_n_7), .B0 (in2[7]),
       .Y (gt_16_23_n_24));
  NAND2BX1 gt_16_23_g284(.AN (in2[7]), .B (gt_16_23_n_13), .Y
       (gt_16_23_n_23));
  NOR2X1 gt_16_23_g285(.A (gt_16_23_n_3), .B (gt_16_23_n_14), .Y
       (gt_16_23_n_22));
  NAND2X1 gt_16_23_g286(.A (gt_16_23_n_4), .B (gt_16_23_n_9), .Y
       (gt_16_23_n_21));
  NOR3X1 gt_16_23_g287(.A (in2[14]), .B (in2[13]), .C (in2[12]), .Y
       (gt_16_23_n_20));
  NAND2X1 gt_16_23_g288(.A (gt_16_23_n_4), .B (gt_16_23_n_10), .Y
       (gt_16_23_n_19));
  NOR2X1 gt_16_23_g289(.A (gt_16_23_n_3), .B (gt_16_23_n_1), .Y
       (gt_16_23_n_18));
  NOR2X1 gt_16_23_g290(.A (gt_16_23_n_5), .B (gt_16_23_n_2), .Y
       (gt_16_23_n_17));
  NOR2X1 gt_16_23_g291(.A (gt_16_23_n_6), .B (gt_16_23_n_15), .Y
       (gt_16_23_n_16));
  OR2XL gt_16_23_g292(.A (in2[9]), .B (in2[8]), .Y (gt_16_23_n_15));
  NOR2BX1 gt_16_23_g293(.AN (in2[4]), .B (in1[4]), .Y (gt_16_23_n_14));
  NOR2X1 gt_16_23_g294(.A (gt_16_23_n_7), .B (in2[6]), .Y
       (gt_16_23_n_13));
  NAND2BX1 gt_16_23_g295(.AN (in2[3]), .B (in1[3]), .Y (gt_16_23_n_12));
  NOR2BX1 gt_16_23_g301(.AN (in1[5]), .B (in2[5]), .Y (gt_16_23_n_11));
  NOR2X1 gt_16_23_g302(.A (gt_16_23_n_8), .B (in2[2]), .Y
       (gt_16_23_n_10));
  NAND2X1 gt_16_23_g304(.A (in2[2]), .B (gt_16_23_n_8), .Y
       (gt_16_23_n_9));
  INVX1 gt_16_23_g310(.A (in1[2]), .Y (gt_16_23_n_8));
  INVX1 gt_16_23_g314(.A (in1[6]), .Y (gt_16_23_n_7));
  OR2XL gt_16_23_g2(.A (in2[11]), .B (in2[10]), .Y (gt_16_23_n_6));
  NOR2BX1 gt_16_23_g316(.AN (in2[1]), .B (in1[1]), .Y (gt_16_23_n_5));
  NAND2BX4 gt_16_23_g317(.AN (in1[3]), .B (in2[3]), .Y (gt_16_23_n_4));
  NOR2BX1 gt_16_23_g318(.AN (in2[5]), .B (in1[5]), .Y (gt_16_23_n_3));
  NOR2BX1 gt_16_23_g319(.AN (in2[0]), .B (in1[0]), .Y (gt_16_23_n_2));
  NAND2BX1 gt_16_23_g320(.AN (in2[4]), .B (in1[4]), .Y (gt_16_23_n_1));
  NOR2BX1 gt_16_23_g321(.AN (in1[1]), .B (in2[1]), .Y (gt_16_23_n_0));
endmodule


