<design_size title="Design Size Report">
    <item name="Total Instructions per Compilation Phase">
        <table>
            <keys size="4">Phase, Step, Instructions, Description</keys>
            <column name="Compile/Link">,    353, After all functions are compiled and linked into a single design</column>
            <column name="">, , </column>
            <column name="Unroll/Inline">, , After user unroll and inline pragmas are applied</column>
            <column name="">(1) unroll,  7389, user unroll pragmas are applied</column>
            <column name="">(2) simplification,  2729, simplification of applied user unroll pragmas</column>
            <column name="">(3) inline,  1745, user inline pragmas are applied</column>
            <column name="">(4) simplification,  1747, simplification of applied user inline pragmas</column>
            <column name="">, , </column>
            <column name="Array/Struct">, , After user array partition and struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(1) array partition, 53248, user array partition pragmas are applied</column>
            <column name="">(2) simplification,  1984, simplification of applied user array partition &amp; struct aggregate/disaggregate pragmas</column>
            <column name="">(3) aggregate/disaggregate ,  1984, user struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(4) array reshape,  1984, apply array reshape pragmas</column>
            <column name="">(5) access patterns,  1890, array access pattern optmizations</column>
            <column name="">, , </column>
            <column name="Performance">, , After transformations are applied to meet performance pragma targets</column>
            <column name="">(1) loop simplification,  1819, loop and instruction simplification</column>
            <column name="">(2) parallelization,  1819, loops are unrolled or pipelined to meet performance targets</column>
            <column name="">(3) array partition,  1819, arrays are partitioned to meet performance targets</column>
            <column name="">(4) simplification,  1773, simplification of design after performance transformations</column>
            <column name="">, , </column>
            <column name="HW Transforms">, , After hardware transfomations</column>
            <column name="">(1) lowering,  2898, initial conversion to HW specific instructions</column>
            <column name="">(2) optimizations,  2982, high level synthesis optimizations</column>
        </table>
    </item>
    <item name="Instructions per Function for each Compilation Phase">
        <hiertable>
            <header size="7" col0="Function" col1="Location" col2="Compile/Link" col3="Unroll/Inline" col4="Array/Struct" col5="Performance" col6="HW Transforms"/>
            <rows>
                <row id="0" col0="forward" col1="bicg.cpp:131" col2="353" col3="1747" col4="1890" col5="1773" col6="2982">
                    <row id="3" col0="node3" col1="bicg.cpp:91" col2="106" col3="812" col4="859" col5="788" col6="1001"/>
                    <row id="4" col0="node2" col1="bicg.cpp:51" col2="106" col3="772" col4="794" col5="748" col6="951"/>
                    <row id="2" col0="node1" col1="bicg.cpp:34" col2="40" col3="80" col4="66" col5="66" col6="116"/>
                    <row id="1" col0="node0" col1="bicg.cpp:17" col2="40" col3="55" col4="46" col5="46" col6="81"/>
                </row>
            </rows>
            <notes/>
        </hiertable>
    </item>
    <item name="Design Size Message Settings">
        <table>
            <keys size="3">Message Setting, Value, Description</keys>
            <column name="config_compile -design_size_maximum_warning">100000, Show a warning when total design instructions exceeds this value</column>
        </table>
    </item>
</design_size>

