

================================================================
== Vitis HLS Report for 'bnn_Pipeline_WRITE_OUTPUT'
================================================================
* Date:           Fri Dec 12 17:09:51 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        bnn
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       12|       12|  0.120 us|  0.120 us|   11|   11|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- WRITE_OUTPUT  |       10|       10|         2|          1|          1|    10|       yes|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     30|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     53|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     45|    -|
|Register         |        -|    -|      15|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      15|    128|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+----+---+----+-----+
    |          Instance         |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------+----------------------+---------+----+---+----+-----+
    |sparsemux_21_4_8_1_1_U487  |sparsemux_21_4_8_1_1  |        0|   0|  0|  53|    0|
    +---------------------------+----------------------+---------+----+---+----+-----+
    |Total                      |                      |        0|   0|  0|  53|    0|
    +---------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln149_fu_188_p2        |         +|   0|  0|  13|           4|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln149_fu_182_p2       |      icmp|   0|  0|  13|           4|           4|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  30|          10|           8|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|    4|          8|
    |gmem_blk_n_W             |   9|          2|    1|          2|
    |i_1_fu_92                |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   11|         22|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |i_1_fu_92                |  4|   0|    4|          0|
    |tmp_reg_272              |  8|   0|    8|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 15|   0|   15|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+---------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+-----------------------+-----+-----+------------+---------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  bnn_Pipeline_WRITE_OUTPUT|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  bnn_Pipeline_WRITE_OUTPUT|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  bnn_Pipeline_WRITE_OUTPUT|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  bnn_Pipeline_WRITE_OUTPUT|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  bnn_Pipeline_WRITE_OUTPUT|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  bnn_Pipeline_WRITE_OUTPUT|  return value|
|m_axi_gmem_0_AWVALID   |  out|    1|       m_axi|                       gmem|       pointer|
|m_axi_gmem_0_AWREADY   |   in|    1|       m_axi|                       gmem|       pointer|
|m_axi_gmem_0_AWADDR    |  out|   64|       m_axi|                       gmem|       pointer|
|m_axi_gmem_0_AWID      |  out|    1|       m_axi|                       gmem|       pointer|
|m_axi_gmem_0_AWLEN     |  out|   32|       m_axi|                       gmem|       pointer|
|m_axi_gmem_0_AWSIZE    |  out|    3|       m_axi|                       gmem|       pointer|
|m_axi_gmem_0_AWBURST   |  out|    2|       m_axi|                       gmem|       pointer|
|m_axi_gmem_0_AWLOCK    |  out|    2|       m_axi|                       gmem|       pointer|
|m_axi_gmem_0_AWCACHE   |  out|    4|       m_axi|                       gmem|       pointer|
|m_axi_gmem_0_AWPROT    |  out|    3|       m_axi|                       gmem|       pointer|
|m_axi_gmem_0_AWQOS     |  out|    4|       m_axi|                       gmem|       pointer|
|m_axi_gmem_0_AWREGION  |  out|    4|       m_axi|                       gmem|       pointer|
|m_axi_gmem_0_AWUSER    |  out|    1|       m_axi|                       gmem|       pointer|
|m_axi_gmem_0_WVALID    |  out|    1|       m_axi|                       gmem|       pointer|
|m_axi_gmem_0_WREADY    |   in|    1|       m_axi|                       gmem|       pointer|
|m_axi_gmem_0_WDATA     |  out|   32|       m_axi|                       gmem|       pointer|
|m_axi_gmem_0_WSTRB     |  out|    4|       m_axi|                       gmem|       pointer|
|m_axi_gmem_0_WLAST     |  out|    1|       m_axi|                       gmem|       pointer|
|m_axi_gmem_0_WID       |  out|    1|       m_axi|                       gmem|       pointer|
|m_axi_gmem_0_WUSER     |  out|    1|       m_axi|                       gmem|       pointer|
|m_axi_gmem_0_ARVALID   |  out|    1|       m_axi|                       gmem|       pointer|
|m_axi_gmem_0_ARREADY   |   in|    1|       m_axi|                       gmem|       pointer|
|m_axi_gmem_0_ARADDR    |  out|   64|       m_axi|                       gmem|       pointer|
|m_axi_gmem_0_ARID      |  out|    1|       m_axi|                       gmem|       pointer|
|m_axi_gmem_0_ARLEN     |  out|   32|       m_axi|                       gmem|       pointer|
|m_axi_gmem_0_ARSIZE    |  out|    3|       m_axi|                       gmem|       pointer|
|m_axi_gmem_0_ARBURST   |  out|    2|       m_axi|                       gmem|       pointer|
|m_axi_gmem_0_ARLOCK    |  out|    2|       m_axi|                       gmem|       pointer|
|m_axi_gmem_0_ARCACHE   |  out|    4|       m_axi|                       gmem|       pointer|
|m_axi_gmem_0_ARPROT    |  out|    3|       m_axi|                       gmem|       pointer|
|m_axi_gmem_0_ARQOS     |  out|    4|       m_axi|                       gmem|       pointer|
|m_axi_gmem_0_ARREGION  |  out|    4|       m_axi|                       gmem|       pointer|
|m_axi_gmem_0_ARUSER    |  out|    1|       m_axi|                       gmem|       pointer|
|m_axi_gmem_0_RVALID    |   in|    1|       m_axi|                       gmem|       pointer|
|m_axi_gmem_0_RREADY    |  out|    1|       m_axi|                       gmem|       pointer|
|m_axi_gmem_0_RDATA     |   in|   32|       m_axi|                       gmem|       pointer|
|m_axi_gmem_0_RLAST     |   in|    1|       m_axi|                       gmem|       pointer|
|m_axi_gmem_0_RID       |   in|    1|       m_axi|                       gmem|       pointer|
|m_axi_gmem_0_RFIFONUM  |   in|   10|       m_axi|                       gmem|       pointer|
|m_axi_gmem_0_RUSER     |   in|    1|       m_axi|                       gmem|       pointer|
|m_axi_gmem_0_RRESP     |   in|    2|       m_axi|                       gmem|       pointer|
|m_axi_gmem_0_BVALID    |   in|    1|       m_axi|                       gmem|       pointer|
|m_axi_gmem_0_BREADY    |  out|    1|       m_axi|                       gmem|       pointer|
|m_axi_gmem_0_BRESP     |   in|    2|       m_axi|                       gmem|       pointer|
|m_axi_gmem_0_BID       |   in|    1|       m_axi|                       gmem|       pointer|
|m_axi_gmem_0_BUSER     |   in|    1|       m_axi|                       gmem|       pointer|
|sext_ln149             |   in|   62|     ap_none|                 sext_ln149|        scalar|
|layer3_output_load     |   in|    8|     ap_none|         layer3_output_load|        scalar|
|layer3_output_1_load   |   in|    8|     ap_none|       layer3_output_1_load|        scalar|
|layer3_output_2_load   |   in|    8|     ap_none|       layer3_output_2_load|        scalar|
|layer3_output_3_load   |   in|    8|     ap_none|       layer3_output_3_load|        scalar|
|layer3_output_4_load   |   in|    8|     ap_none|       layer3_output_4_load|        scalar|
|layer3_output_5_load   |   in|    8|     ap_none|       layer3_output_5_load|        scalar|
|layer3_output_6_load   |   in|    8|     ap_none|       layer3_output_6_load|        scalar|
|layer3_output_7_load   |   in|    8|     ap_none|       layer3_output_7_load|        scalar|
|layer3_output_8_load   |   in|    8|     ap_none|       layer3_output_8_load|        scalar|
|layer3_output_9_load   |   in|    8|     ap_none|       layer3_output_9_load|        scalar|
+-----------------------+-----+-----+------------+---------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.91>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1" [bnn.cpp:149]   --->   Operation 5 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%layer3_output_9_load_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %layer3_output_9_load"   --->   Operation 6 'read' 'layer3_output_9_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%layer3_output_8_load_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %layer3_output_8_load"   --->   Operation 7 'read' 'layer3_output_8_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%layer3_output_7_load_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %layer3_output_7_load"   --->   Operation 8 'read' 'layer3_output_7_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%layer3_output_6_load_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %layer3_output_6_load"   --->   Operation 9 'read' 'layer3_output_6_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%layer3_output_5_load_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %layer3_output_5_load"   --->   Operation 10 'read' 'layer3_output_5_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%layer3_output_4_load_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %layer3_output_4_load"   --->   Operation 11 'read' 'layer3_output_4_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%layer3_output_3_load_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %layer3_output_3_load"   --->   Operation 12 'read' 'layer3_output_3_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%layer3_output_2_load_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %layer3_output_2_load"   --->   Operation 13 'read' 'layer3_output_2_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%layer3_output_1_load_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %layer3_output_1_load"   --->   Operation 14 'read' 'layer3_output_1_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%layer3_output_load_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %layer3_output_load"   --->   Operation 15 'read' 'layer3_output_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln149_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln149"   --->   Operation 16 'read' 'sext_ln149_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sext_ln149_cast = sext i62 %sext_ln149_read"   --->   Operation 17 'sext' 'sext_ln149_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_0, i32 0, i32 0, void @empty_11, i32 0, i32 25, void @empty_13, void @empty_14, void @empty_11, i32 16, i32 16, i32 32, i32 16, void @empty_11, void @empty_11, i32 4294967295, i32 0, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln149 = store i4 0, i4 %i_1" [bnn.cpp:149]   --->   Operation 19 'store' 'store_ln149' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc21"   --->   Operation 20 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%i = load i4 %i_1" [bnn.cpp:149]   --->   Operation 21 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.73ns)   --->   "%icmp_ln149 = icmp_eq  i4 %i, i4 10" [bnn.cpp:149]   --->   Operation 23 'icmp' 'icmp_ln149' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (1.73ns)   --->   "%add_ln149 = add i4 %i, i4 1" [bnn.cpp:149]   --->   Operation 24 'add' 'add_ln149' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln149 = br i1 %icmp_ln149, void %for.inc21.split, void %for.end23.exitStub" [bnn.cpp:149]   --->   Operation 25 'br' 'br_ln149' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (2.54ns)   --->   "%tmp = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.10i8.i8.i4, i4 0, i8 %layer3_output_load_read, i4 1, i8 %layer3_output_1_load_read, i4 2, i8 %layer3_output_2_load_read, i4 3, i8 %layer3_output_3_load_read, i4 4, i8 %layer3_output_4_load_read, i4 5, i8 %layer3_output_5_load_read, i4 6, i8 %layer3_output_6_load_read, i4 7, i8 %layer3_output_7_load_read, i4 8, i8 %layer3_output_8_load_read, i4 9, i8 %layer3_output_9_load_read, i8 0, i4 %i" [bnn.cpp:151]   --->   Operation 26 'sparsemux' 'tmp' <Predicate = (!icmp_ln149)> <Delay = 2.54> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 2.54> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln149 = store i4 %add_ln149, i4 %i_1" [bnn.cpp:149]   --->   Operation 27 'store' 'store_ln149' <Predicate = (!icmp_ln149)> <Delay = 1.58>
ST_1 : Operation 35 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 35 'ret' 'ret_ln0' <Predicate = (icmp_ln149)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln149_cast" [bnn.cpp:149]   --->   Operation 28 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specpipeline_ln150 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_11" [bnn.cpp:150]   --->   Operation 29 'specpipeline' 'specpipeline_ln150' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%speclooptripcount_ln149 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10" [bnn.cpp:149]   --->   Operation 30 'speclooptripcount' 'speclooptripcount_ln149' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%specloopname_ln149 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [bnn.cpp:149]   --->   Operation 31 'specloopname' 'specloopname_ln149' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln151 = sext i8 %tmp" [bnn.cpp:151]   --->   Operation 32 'sext' 'sext_ln151' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (7.30ns)   --->   "%write_ln151 = write void @_ssdm_op_Write.m_axi.p1i32, i64 %gmem_addr, i32 %sext_ln151, i4 15" [bnn.cpp:151]   --->   Operation 33 'write' 'write_ln151' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln149 = br void %for.inc21" [bnn.cpp:149]   --->   Operation 34 'br' 'br_ln149' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln149]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer3_output_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer3_output_1_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer3_output_2_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer3_output_3_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer3_output_4_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer3_output_5_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer3_output_6_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer3_output_7_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer3_output_8_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer3_output_9_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_1                       (alloca           ) [ 010]
layer3_output_9_load_read (read             ) [ 000]
layer3_output_8_load_read (read             ) [ 000]
layer3_output_7_load_read (read             ) [ 000]
layer3_output_6_load_read (read             ) [ 000]
layer3_output_5_load_read (read             ) [ 000]
layer3_output_4_load_read (read             ) [ 000]
layer3_output_3_load_read (read             ) [ 000]
layer3_output_2_load_read (read             ) [ 000]
layer3_output_1_load_read (read             ) [ 000]
layer3_output_load_read   (read             ) [ 000]
sext_ln149_read           (read             ) [ 000]
sext_ln149_cast           (sext             ) [ 011]
specinterface_ln0         (specinterface    ) [ 000]
store_ln149               (store            ) [ 000]
br_ln0                    (br               ) [ 000]
i                         (load             ) [ 000]
specbitsmap_ln0           (specbitsmap      ) [ 000]
icmp_ln149                (icmp             ) [ 010]
add_ln149                 (add              ) [ 000]
br_ln149                  (br               ) [ 000]
tmp                       (sparsemux        ) [ 011]
store_ln149               (store            ) [ 000]
gmem_addr                 (getelementptr    ) [ 000]
specpipeline_ln150        (specpipeline     ) [ 000]
speclooptripcount_ln149   (speclooptripcount) [ 000]
specloopname_ln149        (specloopname     ) [ 000]
sext_ln151                (sext             ) [ 000]
write_ln151               (write            ) [ 000]
br_ln149                  (br               ) [ 000]
ret_ln0                   (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln149">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln149"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="layer3_output_load">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer3_output_load"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="layer3_output_1_load">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer3_output_1_load"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="layer3_output_2_load">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer3_output_2_load"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="layer3_output_3_load">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer3_output_3_load"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="layer3_output_4_load">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer3_output_4_load"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="layer3_output_5_load">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer3_output_5_load"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="layer3_output_6_load">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer3_output_6_load"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="layer3_output_7_load">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer3_output_7_load"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="layer3_output_8_load">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer3_output_8_load"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="layer3_output_9_load">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer3_output_9_load"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.10i8.i8.i4"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1004" name="i_1_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="layer3_output_9_load_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="8" slack="0"/>
<pin id="98" dir="0" index="1" bw="8" slack="0"/>
<pin id="99" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="layer3_output_9_load_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="layer3_output_8_load_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="8" slack="0"/>
<pin id="104" dir="0" index="1" bw="8" slack="0"/>
<pin id="105" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="layer3_output_8_load_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="layer3_output_7_load_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="8" slack="0"/>
<pin id="110" dir="0" index="1" bw="8" slack="0"/>
<pin id="111" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="layer3_output_7_load_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="layer3_output_6_load_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="8" slack="0"/>
<pin id="116" dir="0" index="1" bw="8" slack="0"/>
<pin id="117" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="layer3_output_6_load_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="layer3_output_5_load_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="8" slack="0"/>
<pin id="122" dir="0" index="1" bw="8" slack="0"/>
<pin id="123" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="layer3_output_5_load_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="layer3_output_4_load_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="8" slack="0"/>
<pin id="128" dir="0" index="1" bw="8" slack="0"/>
<pin id="129" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="layer3_output_4_load_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="layer3_output_3_load_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="8" slack="0"/>
<pin id="134" dir="0" index="1" bw="8" slack="0"/>
<pin id="135" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="layer3_output_3_load_read/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="layer3_output_2_load_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="8" slack="0"/>
<pin id="140" dir="0" index="1" bw="8" slack="0"/>
<pin id="141" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="layer3_output_2_load_read/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="layer3_output_1_load_read_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="8" slack="0"/>
<pin id="146" dir="0" index="1" bw="8" slack="0"/>
<pin id="147" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="layer3_output_1_load_read/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="layer3_output_load_read_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="8" slack="0"/>
<pin id="152" dir="0" index="1" bw="8" slack="0"/>
<pin id="153" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="layer3_output_load_read/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="sext_ln149_read_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="62" slack="0"/>
<pin id="158" dir="0" index="1" bw="62" slack="0"/>
<pin id="159" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln149_read/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="write_ln151_write_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="0" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="0"/>
<pin id="165" dir="0" index="2" bw="8" slack="0"/>
<pin id="166" dir="0" index="3" bw="1" slack="0"/>
<pin id="167" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln151/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="sext_ln149_cast_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="62" slack="0"/>
<pin id="172" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln149_cast/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="store_ln149_store_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="0" index="1" bw="4" slack="0"/>
<pin id="177" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln149/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="i_load_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="4" slack="0"/>
<pin id="181" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="icmp_ln149_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="4" slack="0"/>
<pin id="184" dir="0" index="1" bw="4" slack="0"/>
<pin id="185" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln149/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="add_ln149_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="4" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln149/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="tmp_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="8" slack="0"/>
<pin id="196" dir="0" index="1" bw="4" slack="0"/>
<pin id="197" dir="0" index="2" bw="8" slack="0"/>
<pin id="198" dir="0" index="3" bw="4" slack="0"/>
<pin id="199" dir="0" index="4" bw="8" slack="0"/>
<pin id="200" dir="0" index="5" bw="4" slack="0"/>
<pin id="201" dir="0" index="6" bw="8" slack="0"/>
<pin id="202" dir="0" index="7" bw="4" slack="0"/>
<pin id="203" dir="0" index="8" bw="8" slack="0"/>
<pin id="204" dir="0" index="9" bw="4" slack="0"/>
<pin id="205" dir="0" index="10" bw="8" slack="0"/>
<pin id="206" dir="0" index="11" bw="4" slack="0"/>
<pin id="207" dir="0" index="12" bw="8" slack="0"/>
<pin id="208" dir="0" index="13" bw="4" slack="0"/>
<pin id="209" dir="0" index="14" bw="8" slack="0"/>
<pin id="210" dir="0" index="15" bw="4" slack="0"/>
<pin id="211" dir="0" index="16" bw="8" slack="0"/>
<pin id="212" dir="0" index="17" bw="4" slack="0"/>
<pin id="213" dir="0" index="18" bw="8" slack="0"/>
<pin id="214" dir="0" index="19" bw="4" slack="0"/>
<pin id="215" dir="0" index="20" bw="8" slack="0"/>
<pin id="216" dir="0" index="21" bw="8" slack="0"/>
<pin id="217" dir="0" index="22" bw="4" slack="0"/>
<pin id="218" dir="1" index="23" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="store_ln149_store_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="4" slack="0"/>
<pin id="244" dir="0" index="1" bw="4" slack="0"/>
<pin id="245" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln149/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="gmem_addr_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="64" slack="0"/>
<pin id="249" dir="0" index="1" bw="64" slack="1"/>
<pin id="250" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="sext_ln151_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="8" slack="1"/>
<pin id="255" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln151/2 "/>
</bind>
</comp>

<comp id="257" class="1005" name="i_1_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="4" slack="0"/>
<pin id="259" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="264" class="1005" name="sext_ln149_cast_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="64" slack="1"/>
<pin id="266" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln149_cast "/>
</bind>
</comp>

<comp id="272" class="1005" name="tmp_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="8" slack="1"/>
<pin id="274" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="95"><net_src comp="24" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="100"><net_src comp="26" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="22" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="26" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="20" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="26" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="18" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="26" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="16" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="26" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="14" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="26" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="12" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="26" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="10" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="26" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="8" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="26" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="6" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="26" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="4" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="28" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="2" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="168"><net_src comp="88" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="90" pin="0"/><net_sink comp="162" pin=3"/></net>

<net id="173"><net_src comp="156" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="178"><net_src comp="50" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="186"><net_src comp="179" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="54" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="179" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="56" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="219"><net_src comp="58" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="220"><net_src comp="50" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="221"><net_src comp="150" pin="2"/><net_sink comp="194" pin=2"/></net>

<net id="222"><net_src comp="56" pin="0"/><net_sink comp="194" pin=3"/></net>

<net id="223"><net_src comp="144" pin="2"/><net_sink comp="194" pin=4"/></net>

<net id="224"><net_src comp="60" pin="0"/><net_sink comp="194" pin=5"/></net>

<net id="225"><net_src comp="138" pin="2"/><net_sink comp="194" pin=6"/></net>

<net id="226"><net_src comp="62" pin="0"/><net_sink comp="194" pin=7"/></net>

<net id="227"><net_src comp="132" pin="2"/><net_sink comp="194" pin=8"/></net>

<net id="228"><net_src comp="64" pin="0"/><net_sink comp="194" pin=9"/></net>

<net id="229"><net_src comp="126" pin="2"/><net_sink comp="194" pin=10"/></net>

<net id="230"><net_src comp="66" pin="0"/><net_sink comp="194" pin=11"/></net>

<net id="231"><net_src comp="120" pin="2"/><net_sink comp="194" pin=12"/></net>

<net id="232"><net_src comp="68" pin="0"/><net_sink comp="194" pin=13"/></net>

<net id="233"><net_src comp="114" pin="2"/><net_sink comp="194" pin=14"/></net>

<net id="234"><net_src comp="70" pin="0"/><net_sink comp="194" pin=15"/></net>

<net id="235"><net_src comp="108" pin="2"/><net_sink comp="194" pin=16"/></net>

<net id="236"><net_src comp="72" pin="0"/><net_sink comp="194" pin=17"/></net>

<net id="237"><net_src comp="102" pin="2"/><net_sink comp="194" pin=18"/></net>

<net id="238"><net_src comp="74" pin="0"/><net_sink comp="194" pin=19"/></net>

<net id="239"><net_src comp="96" pin="2"/><net_sink comp="194" pin=20"/></net>

<net id="240"><net_src comp="76" pin="0"/><net_sink comp="194" pin=21"/></net>

<net id="241"><net_src comp="179" pin="1"/><net_sink comp="194" pin=22"/></net>

<net id="246"><net_src comp="188" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="251"><net_src comp="0" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="247" pin="2"/><net_sink comp="162" pin=1"/></net>

<net id="256"><net_src comp="253" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="260"><net_src comp="92" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="262"><net_src comp="257" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="263"><net_src comp="257" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="267"><net_src comp="170" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="275"><net_src comp="194" pin="23"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="253" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {2 }
 - Input state : 
	Port: bnn_Pipeline_WRITE_OUTPUT : gmem | {}
	Port: bnn_Pipeline_WRITE_OUTPUT : sext_ln149 | {1 }
	Port: bnn_Pipeline_WRITE_OUTPUT : layer3_output_load | {1 }
	Port: bnn_Pipeline_WRITE_OUTPUT : layer3_output_1_load | {1 }
	Port: bnn_Pipeline_WRITE_OUTPUT : layer3_output_2_load | {1 }
	Port: bnn_Pipeline_WRITE_OUTPUT : layer3_output_3_load | {1 }
	Port: bnn_Pipeline_WRITE_OUTPUT : layer3_output_4_load | {1 }
	Port: bnn_Pipeline_WRITE_OUTPUT : layer3_output_5_load | {1 }
	Port: bnn_Pipeline_WRITE_OUTPUT : layer3_output_6_load | {1 }
	Port: bnn_Pipeline_WRITE_OUTPUT : layer3_output_7_load | {1 }
	Port: bnn_Pipeline_WRITE_OUTPUT : layer3_output_8_load | {1 }
	Port: bnn_Pipeline_WRITE_OUTPUT : layer3_output_9_load | {1 }
  - Chain level:
	State 1
		store_ln149 : 1
		i : 1
		icmp_ln149 : 2
		add_ln149 : 2
		br_ln149 : 3
		tmp : 2
		store_ln149 : 3
	State 2
		write_ln151 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------|---------|---------|
| Operation|            Functional Unit            |    FF   |   LUT   |
|----------|---------------------------------------|---------|---------|
| sparsemux|               tmp_fu_194              |    0    |    53   |
|----------|---------------------------------------|---------|---------|
|   icmp   |           icmp_ln149_fu_182           |    0    |    13   |
|----------|---------------------------------------|---------|---------|
|    add   |            add_ln149_fu_188           |    0    |    13   |
|----------|---------------------------------------|---------|---------|
|          |  layer3_output_9_load_read_read_fu_96 |    0    |    0    |
|          | layer3_output_8_load_read_read_fu_102 |    0    |    0    |
|          | layer3_output_7_load_read_read_fu_108 |    0    |    0    |
|          | layer3_output_6_load_read_read_fu_114 |    0    |    0    |
|          | layer3_output_5_load_read_read_fu_120 |    0    |    0    |
|   read   | layer3_output_4_load_read_read_fu_126 |    0    |    0    |
|          | layer3_output_3_load_read_read_fu_132 |    0    |    0    |
|          | layer3_output_2_load_read_read_fu_138 |    0    |    0    |
|          | layer3_output_1_load_read_read_fu_144 |    0    |    0    |
|          |  layer3_output_load_read_read_fu_150  |    0    |    0    |
|          |      sext_ln149_read_read_fu_156      |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|   write  |        write_ln151_write_fu_162       |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|   sext   |         sext_ln149_cast_fu_170        |    0    |    0    |
|          |           sext_ln151_fu_253           |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|   Total  |                                       |    0    |    79   |
|----------|---------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|      i_1_reg_257      |    4   |
|sext_ln149_cast_reg_264|   64   |
|      tmp_reg_272      |    8   |
+-----------------------+--------+
|         Total         |   76   |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   79   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   76   |    -   |
+-----------+--------+--------+
|   Total   |   76   |   79   |
+-----------+--------+--------+
