input {
    gate: logic
    length: virtual_cv
    height: virtual_cv
  }

output virtual_cv
