<html><head><title></title></head><body><a name=TopSummary>
#### START OF AREA REPORT #####[<pre>
Part:			MPF100TFCG484-1 (Microchip)

Click here to go to specific block report:
<a href="rpt_top_areasrr.htm#top"><h5 align="center">top</h5></a><br><a href="rpt_top_areasrr.htm#top.AXI4_Interconnect"><h5 align="center">AXI4_Interconnect</h5></a><br><a href="rpt_top_areasrr.htm#AXI4_Interconnect.COREAXI4INTERCONNECT_Z29_layer0"><h5 align="center">COREAXI4INTERCONNECT_Z29_layer0</h5></a><br><a href="rpt_top_areasrr.htm#COREAXI4INTERCONNECT_Z29_layer0.caxi4interconnect_ResetSycnc"><h5 align="center">caxi4interconnect_ResetSycnc</h5></a><br><a href="rpt_top_areasrr.htm#COREAXI4INTERCONNECT_Z29_layer0.caxi4interconnect_Axi4CrossBar_Z1_layer0"><h5 align="center">caxi4interconnect_Axi4CrossBar_Z1_layer0</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_Axi4CrossBar_Z1_layer0.caxi4interconnect_AddressController_Z3_layer0"><h5 align="center">caxi4interconnect_AddressController_Z3_layer0</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_AddressController_Z3_layer0.caxi4interconnect_MasterControl_Z9_layer0"><h5 align="center">caxi4interconnect_MasterControl_Z9_layer0</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_MasterControl_Z9_layer0.caxi4interconnect_DependenceChecker_Z4_layer0"><h5 align="center">caxi4interconnect_DependenceChecker_Z4_layer0</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_MasterControl_Z9_layer0.caxi4interconnect_TransactionController_3s_6s_1s_1s_1s_1s_0_10s_4294967295s_0"><h5 align="center">caxi4interconnect_TransactionController_3s_6s_1s_1s_1s_1s_0_10s_4294967295s_0</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_AddressController_Z3_layer0.caxi4interconnect_MasterControl_Z15_layer0_1"><h5 align="center">caxi4interconnect_MasterControl_Z15_layer0_1</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_MasterControl_Z15_layer0_1.caxi4interconnect_DependenceChecker_Z10_layer0_1"><h5 align="center">caxi4interconnect_DependenceChecker_Z10_layer0_1</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_DependenceChecker_Z10_layer0_1.caxi4interconnect_MasterAddressDecoder_3s_5s_2s_32s_32s_0s_0_536870912_805306367_28_12_layer0"><h5 align="center">caxi4interconnect_MasterAddressDecoder_3s_5s_2s_32s_32s_0s_0_536870912_805306367_28_12_layer0</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_MasterControl_Z15_layer0_1.caxi4interconnect_TransactionController_3s_6s_1s_1s_1s_1s_0_10s_4294967295s_1_0"><h5 align="center">caxi4interconnect_TransactionController_3s_6s_1s_1s_1s_1s_0_10s_4294967295s_1_0</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_AddressController_Z3_layer0.caxi4interconnect_MasterControl_Z15_layer0_0"><h5 align="center">caxi4interconnect_MasterControl_Z15_layer0_0</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_MasterControl_Z15_layer0_0.caxi4interconnect_DependenceChecker_Z10_layer0"><h5 align="center">caxi4interconnect_DependenceChecker_Z10_layer0</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_DependenceChecker_Z10_layer0.caxi4interconnect_MasterAddressDecoder_3s_5s_4s_32s_32s_0s_0_1073741824_1342177279_14_layer0_0"><h5 align="center">caxi4interconnect_MasterAddressDecoder_3s_5s_4s_32s_32s_0s_0_1073741824_1342177279_14_layer0_0</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_MasterControl_Z15_layer0_0.caxi4interconnect_TransactionController_3s_6s_1s_1s_1s_1s_0_10s_4294967295s_1_1"><h5 align="center">caxi4interconnect_TransactionController_3s_6s_1s_1s_1s_1s_0_10s_4294967295s_1_1</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_AddressController_Z3_layer0.caxi4interconnect_RoundRobinArb_3s_2s_1s_0"><h5 align="center">caxi4interconnect_RoundRobinArb_3s_2s_1s_0</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_AddressController_Z3_layer0.caxi4interconnect_TargetMuxController_Z2_layer0"><h5 align="center">caxi4interconnect_TargetMuxController_Z2_layer0</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_Axi4CrossBar_Z1_layer0.caxi4interconnect_RDataController_Z16_layer0"><h5 align="center">caxi4interconnect_RDataController_Z16_layer0</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_RDataController_Z16_layer0.caxi4interconnect_ReadDataController_Z17_layer0"><h5 align="center">caxi4interconnect_ReadDataController_Z17_layer0</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_ReadDataController_Z17_layer0.caxi4interconnect_RdFifoDualPort_1s_2_2s_3s_6s_2_0"><h5 align="center">caxi4interconnect_RdFifoDualPort_1s_2_2s_3s_6s_2_0</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_RdFifoDualPort_1s_2_2s_3s_6s_2_0.caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_3s_4s"><h5 align="center">caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_3s_4s</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_ReadDataController_Z17_layer0.caxi4interconnect_ReadDataMux_2s_6s_3s_4s_64s_0s_1s_63_6s_9s"><h5 align="center">caxi4interconnect_ReadDataMux_2s_6s_3s_4s_64s_0s_1s_63_6s_9s</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_RDataController_Z16_layer0.caxi4interconnect_ReadDataController_Z18_layer0"><h5 align="center">caxi4interconnect_ReadDataController_Z18_layer0</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_ReadDataController_Z18_layer0.caxi4interconnect_RdFifoDualPort_1s_2_2s_3s_6s_2"><h5 align="center">caxi4interconnect_RdFifoDualPort_1s_2_2s_3s_6s_2</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_RdFifoDualPort_1s_2_2s_3s_6s_2.caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_3s_4s_0"><h5 align="center">caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_3s_4s_0</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_ReadDataController_Z18_layer0.caxi4interconnect_ReadDataMux_2s_6s_3s_4s_64s_0s_1s_60_6s_9s"><h5 align="center">caxi4interconnect_ReadDataMux_2s_6s_3s_4s_64s_0s_1s_60_6s_9s</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_RDataController_Z16_layer0.caxi4interconnect_ReadDataController_Z19_layer0"><h5 align="center">caxi4interconnect_ReadDataController_Z19_layer0</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_ReadDataController_Z19_layer0.caxi4interconnect_RdFifoDualPort_1s_2_2s_3s_6s_2_1"><h5 align="center">caxi4interconnect_RdFifoDualPort_1s_2_2s_3s_6s_2_1</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_RdFifoDualPort_1s_2_2s_3s_6s_2_1.caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_3s_4s_1"><h5 align="center">caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_3s_4s_1</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_ReadDataController_Z19_layer0.caxi4interconnect_ReadDataMux_2s_6s_3s_4s_64s_0s_1s_60_6s_9s_0"><h5 align="center">caxi4interconnect_ReadDataMux_2s_6s_3s_4s_64s_0s_1s_60_6s_9s_0</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_Axi4CrossBar_Z1_layer0.caxi4interconnect_AddressController_Z20_layer0"><h5 align="center">caxi4interconnect_AddressController_Z20_layer0</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_AddressController_Z20_layer0.caxi4interconnect_MasterControl_Z21_layer0"><h5 align="center">caxi4interconnect_MasterControl_Z21_layer0</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_MasterControl_Z21_layer0.caxi4interconnect_TransactionController_3s_6s_1s_1s_1s_1s_1_10s_4294967295s_0"><h5 align="center">caxi4interconnect_TransactionController_3s_6s_1s_1s_1s_1s_1_10s_4294967295s_0</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_AddressController_Z20_layer0.caxi4interconnect_MasterControl_Z22_layer0_1"><h5 align="center">caxi4interconnect_MasterControl_Z22_layer0_1</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_MasterControl_Z22_layer0_1.caxi4interconnect_DependenceChecker_Z10_layer0_1_0"><h5 align="center">caxi4interconnect_DependenceChecker_Z10_layer0_1_0</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_DependenceChecker_Z10_layer0_1_0.caxi4interconnect_MasterAddressDecoder_3s_5s_3s_32s_32s_0s_0_805306368_1073741823_13_layer0_1"><h5 align="center">caxi4interconnect_MasterAddressDecoder_3s_5s_3s_32s_32s_0s_0_805306368_1073741823_13_layer0_1</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_MasterControl_Z22_layer0_1.caxi4interconnect_TransactionController_3s_6s_1s_1s_1s_1s_1_10s_4294967295s_1_0"><h5 align="center">caxi4interconnect_TransactionController_3s_6s_1s_1s_1s_1s_1_10s_4294967295s_1_0</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_AddressController_Z20_layer0.caxi4interconnect_MasterControl_Z22_layer0_0"><h5 align="center">caxi4interconnect_MasterControl_Z22_layer0_0</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_MasterControl_Z22_layer0_0.caxi4interconnect_DependenceChecker_Z10_layer0_0"><h5 align="center">caxi4interconnect_DependenceChecker_Z10_layer0_0</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_MasterControl_Z22_layer0_0.caxi4interconnect_TransactionController_3s_6s_1s_1s_1s_1s_1_10s_4294967295s_1_1"><h5 align="center">caxi4interconnect_TransactionController_3s_6s_1s_1s_1s_1s_1_10s_4294967295s_1_1</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_AddressController_Z20_layer0.caxi4interconnect_RoundRobinArb_3s_2s_1s_0_0"><h5 align="center">caxi4interconnect_RoundRobinArb_3s_2s_1s_0_0</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_AddressController_Z20_layer0.caxi4interconnect_TargetMuxController_Z2_layer0_0"><h5 align="center">caxi4interconnect_TargetMuxController_Z2_layer0_0</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_Axi4CrossBar_Z1_layer0.caxi4interconnect_WDataController_Z23_layer0"><h5 align="center">caxi4interconnect_WDataController_Z23_layer0</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_WDataController_Z23_layer0.caxi4interconnect_FifoDualPort_1s_2_2s_2s_2"><h5 align="center">caxi4interconnect_FifoDualPort_1s_2_2s_2s_2</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_FifoDualPort_1s_2_2s_2s_2.caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_2s_4s"><h5 align="center">caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_2s_4s</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_WDataController_Z23_layer0.caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_0"><h5 align="center">caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_0</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_0.caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_2s_4s_0"><h5 align="center">caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_2s_4s_0</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_WDataController_Z23_layer0.caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_1"><h5 align="center">caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_1</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_1.caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_2s_4s_1"><h5 align="center">caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_2s_4s_1</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_WDataController_Z23_layer0.caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_2"><h5 align="center">caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_2</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_2.caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_2s_4s_2"><h5 align="center">caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_2s_4s_2</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_WDataController_Z23_layer0.caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_3"><h5 align="center">caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_3</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_3.caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_2s_4s_3"><h5 align="center">caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_2s_4s_3</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_WDataController_Z23_layer0.caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_4"><h5 align="center">caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_4</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_4.caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_2s_4s_4"><h5 align="center">caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_2s_4s_4</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_WDataController_Z23_layer0.caxi4interconnect_WriteDataMux_Z24_layer0"><h5 align="center">caxi4interconnect_WriteDataMux_Z24_layer0</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_WDataController_Z23_layer0.caxi4interconnect_WriteDataMux_Z24_layer0_0"><h5 align="center">caxi4interconnect_WriteDataMux_Z24_layer0_0</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_WDataController_Z23_layer0.caxi4interconnect_WriteDataMux_Z24_layer0_1"><h5 align="center">caxi4interconnect_WriteDataMux_Z24_layer0_1</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_WDataController_Z23_layer0.caxi4interconnect_WriteDataMux_Z24_layer0_2"><h5 align="center">caxi4interconnect_WriteDataMux_Z24_layer0_2</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_WDataController_Z23_layer0.caxi4interconnect_WriteDataMux_Z25_layer0"><h5 align="center">caxi4interconnect_WriteDataMux_Z25_layer0</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_WDataController_Z23_layer0.caxi4interconnect_WriteDataMux_Z25_layer0_0"><h5 align="center">caxi4interconnect_WriteDataMux_Z25_layer0_0</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_Axi4CrossBar_Z1_layer0.caxi4interconnect_RespController_Z27_layer0"><h5 align="center">caxi4interconnect_RespController_Z27_layer0</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_RespController_Z27_layer0.caxi4interconnect_RoundRobinArb_6s_3s_0s_0"><h5 align="center">caxi4interconnect_RoundRobinArb_6s_3s_0s_0</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_RespController_Z27_layer0.caxi4interconnect_SlaveDataMuxController_Z26_layer0"><h5 align="center">caxi4interconnect_SlaveDataMuxController_Z26_layer0</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_Axi4CrossBar_Z1_layer0.caxi4interconnect_DERR_Slave_Z28_layer0"><h5 align="center">caxi4interconnect_DERR_Slave_Z28_layer0</h5></a><br><a href="rpt_top_areasrr.htm#COREAXI4INTERCONNECT_Z29_layer0.caxi4interconnect_MasterConvertor_Z36_layer0"><h5 align="center">caxi4interconnect_MasterConvertor_Z36_layer0</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_MasterConvertor_Z36_layer0.caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_0"><h5 align="center">caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_0</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_67s_0_1_3_2"><h5 align="center">caxi4interconnect_RegSliceFull_67s_0_1_3_2</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_67s_0_1_3_1"><h5 align="center">caxi4interconnect_RegSliceFull_67s_0_1_3_1</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_72s_0_1_3_2"><h5 align="center">caxi4interconnect_RegSliceFull_72s_0_1_3_2</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_78s_0_1_3_0"><h5 align="center">caxi4interconnect_RegSliceFull_78s_0_1_3_0</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_7s_0_1_3_2"><h5 align="center">caxi4interconnect_RegSliceFull_7s_0_1_3_2</h5></a><br><a href="rpt_top_areasrr.htm#COREAXI4INTERCONNECT_Z29_layer0.caxi4interconnect_MasterConvertor_Z34_layer0"><h5 align="center">caxi4interconnect_MasterConvertor_Z34_layer0</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_MasterConvertor_Z34_layer0.caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_1"><h5 align="center">caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_1</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_1.caxi4interconnect_RegSliceFull_67s_0_1_3_5"><h5 align="center">caxi4interconnect_RegSliceFull_67s_0_1_3_5</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_1.caxi4interconnect_RegSliceFull_67s_0_1_3_4"><h5 align="center">caxi4interconnect_RegSliceFull_67s_0_1_3_4</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_1.caxi4interconnect_RegSliceFull_72s_0_1_3_0"><h5 align="center">caxi4interconnect_RegSliceFull_72s_0_1_3_0</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_1.caxi4interconnect_RegSliceFull_78s_0_1_3_2"><h5 align="center">caxi4interconnect_RegSliceFull_78s_0_1_3_2</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_1.caxi4interconnect_RegSliceFull_7s_0_1_3_1"><h5 align="center">caxi4interconnect_RegSliceFull_7s_0_1_3_1</h5></a><br><a href="rpt_top_areasrr.htm#COREAXI4INTERCONNECT_Z29_layer0.caxi4interconnect_MasterConvertor_Z32_layer0"><h5 align="center">caxi4interconnect_MasterConvertor_Z32_layer0</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_MasterConvertor_Z32_layer0.caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_2"><h5 align="center">caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_2</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_2.caxi4interconnect_RegSliceFull_67s_0_1_3_6"><h5 align="center">caxi4interconnect_RegSliceFull_67s_0_1_3_6</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_2.caxi4interconnect_RegSliceFull_67s_0_1_3_0"><h5 align="center">caxi4interconnect_RegSliceFull_67s_0_1_3_0</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_2.caxi4interconnect_RegSliceFull_72s_0_1_3_1"><h5 align="center">caxi4interconnect_RegSliceFull_72s_0_1_3_1</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_2.caxi4interconnect_RegSliceFull_78s_0_1_3_1"><h5 align="center">caxi4interconnect_RegSliceFull_78s_0_1_3_1</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_2.caxi4interconnect_RegSliceFull_7s_0_1_3_0"><h5 align="center">caxi4interconnect_RegSliceFull_7s_0_1_3_0</h5></a><br><a href="rpt_top_areasrr.htm#COREAXI4INTERCONNECT_Z29_layer0.caxi4interconnect_SlaveConvertor_Z42_layer0"><h5 align="center">caxi4interconnect_SlaveConvertor_Z42_layer0</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_SlaveConvertor_Z42_layer0.caxi4interconnect_ResetSycnc_0"><h5 align="center">caxi4interconnect_ResetSycnc_0</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_SlaveConvertor_Z42_layer0.caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_0"><h5 align="center">caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_0</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_69s_0_1_3_2"><h5 align="center">caxi4interconnect_RegSliceFull_69s_0_1_3_2</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_69s_0_1_3_0"><h5 align="center">caxi4interconnect_RegSliceFull_69s_0_1_3_0</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_74s_0_1_3_5"><h5 align="center">caxi4interconnect_RegSliceFull_74s_0_1_3_5</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_80s_0_1_3_0"><h5 align="center">caxi4interconnect_RegSliceFull_80s_0_1_3_0</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_9s_0_1_3_0"><h5 align="center">caxi4interconnect_RegSliceFull_9s_0_1_3_0</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_SlaveConvertor_Z42_layer0.caxi4interconnect_SlvProtocolConverter_Z38_layer0"><h5 align="center">caxi4interconnect_SlvProtocolConverter_Z38_layer0</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_SlvProtocolConverter_Z38_layer0.caxi4interconnect_SlvAxi4ProtocolConv_0s_3_32s_64s_1s_6s_4s_4s_3s_0"><h5 align="center">caxi4interconnect_SlvAxi4ProtocolConv_0s_3_32s_64s_1s_6s_4s_4s_3s_0</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_SlvAxi4ProtocolConv_0s_3_32s_64s_1s_6s_4s_4s_3s_0.caxi4interconnect_SlvAxi4ProtConvWrite_Z39_layer0"><h5 align="center">caxi4interconnect_SlvAxi4ProtConvWrite_Z39_layer0</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_SlvAxi4ProtConvWrite_Z39_layer0.caxi4interconnect_FifoDualPort_0_2s_4s_10s_1"><h5 align="center">caxi4interconnect_FifoDualPort_0_2s_4s_10s_1</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_FifoDualPort_0_2s_4s_10s_1.caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_10s_0s_16s"><h5 align="center">caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_10s_0s_16s</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_SlvAxi4ProtConvWrite_Z39_layer0.caxi4interconnect_FifoDualPort_0_2s_4s_73s_1"><h5 align="center">caxi4interconnect_FifoDualPort_0_2s_4s_73s_1</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_FifoDualPort_0_2s_4s_73s_1.caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_73s_0s_16s"><h5 align="center">caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_73s_0s_16s</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_SlvAxi4ProtocolConv_0s_3_32s_64s_1s_6s_4s_4s_3s_0.caxi4interconnect_SlvAxi4ProtConvRead_Z40_layer0"><h5 align="center">caxi4interconnect_SlvAxi4ProtConvRead_Z40_layer0</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_SlvAxi4ProtConvRead_Z40_layer0.caxi4interconnect_FifoDualPort_0_2s_4s_14s_1"><h5 align="center">caxi4interconnect_FifoDualPort_0_2s_4s_14s_1</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_FifoDualPort_0_2s_4s_14s_1.caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_14s_0s_16s"><h5 align="center">caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_14s_0s_16s</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_SlvAxi4ProtConvRead_Z40_layer0.caxi4interconnect_FifoDualPort_0_2s_4s_72s_1"><h5 align="center">caxi4interconnect_FifoDualPort_0_2s_4s_72s_1</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_FifoDualPort_0_2s_4s_72s_1.caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_72s_0s_16s"><h5 align="center">caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_72s_0s_16s</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_SlaveConvertor_Z42_layer0.caxi4interconnect_SlvClockDomainCrossing_Z41_layer0"><h5 align="center">caxi4interconnect_SlvClockDomainCrossing_Z41_layer0</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_SlvClockDomainCrossing_Z41_layer0.caxi4interconnect_CDC_FIFO_8s_69s_0s_3s_1"><h5 align="center">caxi4interconnect_CDC_FIFO_8s_69s_0s_3s_1</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_CDC_FIFO_8s_69s_0s_3s_1.caxi4interconnect_RAM_BLOCK_8s_3s_69s_0s_2"><h5 align="center">caxi4interconnect_RAM_BLOCK_8s_3s_69s_0s_2</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_CDC_FIFO_8s_69s_0s_3s_1.caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s"><h5 align="center">caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s.caxi4interconnect_Bin2Gray_3s_5_24"><h5 align="center">caxi4interconnect_Bin2Gray_3s_5_24</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_CDC_FIFO_8s_69s_0s_3s_1.caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s"><h5 align="center">caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_CDC_FIFO_8s_69s_0s_3s_1.caxi4interconnect_CDC_grayCodeCounter_3s_3s_3s_3_2"><h5 align="center">caxi4interconnect_CDC_grayCodeCounter_3s_3s_3s_3_2</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_CDC_FIFO_8s_69s_0s_3s_1.caxi4interconnect_CDC_wrCtrl_3s"><h5 align="center">caxi4interconnect_CDC_wrCtrl_3s</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_CDC_FIFO_8s_69s_0s_3s_1.caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_7"><h5 align="center">caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_7</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_7.caxi4interconnect_Bin2Gray_3s_5_24_2"><h5 align="center">caxi4interconnect_Bin2Gray_3s_5_24_2</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_CDC_FIFO_8s_69s_0s_3s_1.caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_7"><h5 align="center">caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_7</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_CDC_FIFO_8s_69s_0s_3s_1.caxi4interconnect_CDC_rdCtrl_3s"><h5 align="center">caxi4interconnect_CDC_rdCtrl_3s</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_SlvClockDomainCrossing_Z41_layer0.caxi4interconnect_CDC_FIFO_8s_80s_0s_3s"><h5 align="center">caxi4interconnect_CDC_FIFO_8s_80s_0s_3s</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_CDC_FIFO_8s_80s_0s_3s.caxi4interconnect_RAM_BLOCK_8s_3s_80s_0s"><h5 align="center">caxi4interconnect_RAM_BLOCK_8s_3s_80s_0s</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_CDC_FIFO_8s_80s_0s_3s.caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_8"><h5 align="center">caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_8</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_8.caxi4interconnect_Bin2Gray_3s_5_24_4"><h5 align="center">caxi4interconnect_Bin2Gray_3s_5_24_4</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_CDC_FIFO_8s_80s_0s_3s.caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_8"><h5 align="center">caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_8</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_CDC_FIFO_8s_80s_0s_3s.caxi4interconnect_CDC_grayCodeCounter_3s_3s_3s_3_2_0"><h5 align="center">caxi4interconnect_CDC_grayCodeCounter_3s_3s_3s_3_2_0</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_CDC_FIFO_8s_80s_0s_3s.caxi4interconnect_CDC_wrCtrl_3s_0"><h5 align="center">caxi4interconnect_CDC_wrCtrl_3s_0</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_CDC_FIFO_8s_80s_0s_3s.caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_7_2"><h5 align="center">caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_7_2</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_7_2.caxi4interconnect_Bin2Gray_3s_5_24_7"><h5 align="center">caxi4interconnect_Bin2Gray_3s_5_24_7</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_CDC_FIFO_8s_80s_0s_3s.caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_7_2"><h5 align="center">caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_7_2</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_CDC_FIFO_8s_80s_0s_3s.caxi4interconnect_CDC_rdCtrl_3s_0"><h5 align="center">caxi4interconnect_CDC_rdCtrl_3s_0</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_SlvClockDomainCrossing_Z41_layer0.caxi4interconnect_CDC_FIFO_8s_69s_0s_3s_1_0"><h5 align="center">caxi4interconnect_CDC_FIFO_8s_69s_0s_3s_1_0</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_CDC_FIFO_8s_69s_0s_3s_1_0.caxi4interconnect_RAM_BLOCK_8s_3s_69s_0s_2_0"><h5 align="center">caxi4interconnect_RAM_BLOCK_8s_3s_69s_0s_2_0</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_CDC_FIFO_8s_69s_0s_3s_1_0.caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_9"><h5 align="center">caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_9</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_9.caxi4interconnect_Bin2Gray_3s_5_24_9"><h5 align="center">caxi4interconnect_Bin2Gray_3s_5_24_9</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_CDC_FIFO_8s_69s_0s_3s_1_0.caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_9"><h5 align="center">caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_9</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_CDC_FIFO_8s_69s_0s_3s_1_0.caxi4interconnect_CDC_grayCodeCounter_3s_3s_3s_3_2_1"><h5 align="center">caxi4interconnect_CDC_grayCodeCounter_3s_3s_3s_3_2_1</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_CDC_FIFO_8s_69s_0s_3s_1_0.caxi4interconnect_CDC_wrCtrl_3s_1"><h5 align="center">caxi4interconnect_CDC_wrCtrl_3s_1</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_CDC_FIFO_8s_69s_0s_3s_1_0.caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_7_3"><h5 align="center">caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_7_3</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_7_3.caxi4interconnect_Bin2Gray_3s_5_24_12"><h5 align="center">caxi4interconnect_Bin2Gray_3s_5_24_12</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_CDC_FIFO_8s_69s_0s_3s_1_0.caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_7_3"><h5 align="center">caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_7_3</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_CDC_FIFO_8s_69s_0s_3s_1_0.caxi4interconnect_CDC_rdCtrl_3s_2"><h5 align="center">caxi4interconnect_CDC_rdCtrl_3s_2</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_SlvClockDomainCrossing_Z41_layer0.caxi4interconnect_CDC_FIFO_8s_74s_0s_3s_0"><h5 align="center">caxi4interconnect_CDC_FIFO_8s_74s_0s_3s_0</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_CDC_FIFO_8s_74s_0s_3s_0.caxi4interconnect_RAM_BLOCK_8s_3s_74s_0s_0"><h5 align="center">caxi4interconnect_RAM_BLOCK_8s_3s_74s_0s_0</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_CDC_FIFO_8s_74s_0s_3s_0.caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_7_4"><h5 align="center">caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_7_4</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_7_4.caxi4interconnect_Bin2Gray_3s_5_24_14"><h5 align="center">caxi4interconnect_Bin2Gray_3s_5_24_14</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_CDC_FIFO_8s_74s_0s_3s_0.caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_7_4"><h5 align="center">caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_7_4</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_CDC_FIFO_8s_74s_0s_3s_0.caxi4interconnect_CDC_grayCodeCounter_3s_3s_3s_3"><h5 align="center">caxi4interconnect_CDC_grayCodeCounter_3s_3s_3s_3</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_CDC_FIFO_8s_74s_0s_3s_0.caxi4interconnect_CDC_wrCtrl_3s_2"><h5 align="center">caxi4interconnect_CDC_wrCtrl_3s_2</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_CDC_FIFO_8s_74s_0s_3s_0.caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_10"><h5 align="center">caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_10</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_10.caxi4interconnect_Bin2Gray_3s_5_24_17"><h5 align="center">caxi4interconnect_Bin2Gray_3s_5_24_17</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_CDC_FIFO_8s_74s_0s_3s_0.caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_10"><h5 align="center">caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_10</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_CDC_FIFO_8s_74s_0s_3s_0.caxi4interconnect_CDC_rdCtrl_3s_1"><h5 align="center">caxi4interconnect_CDC_rdCtrl_3s_1</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_SlvClockDomainCrossing_Z41_layer0.caxi4interconnect_CDC_FIFO_8s_9s_0s_3s_0"><h5 align="center">caxi4interconnect_CDC_FIFO_8s_9s_0s_3s_0</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_CDC_FIFO_8s_9s_0s_3s_0.caxi4interconnect_RAM_BLOCK_8s_3s_9s_0s_0"><h5 align="center">caxi4interconnect_RAM_BLOCK_8s_3s_9s_0s_0</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_CDC_FIFO_8s_9s_0s_3s_0.caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_7_5"><h5 align="center">caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_7_5</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_7_5.caxi4interconnect_Bin2Gray_3s_5_24_19"><h5 align="center">caxi4interconnect_Bin2Gray_3s_5_24_19</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_CDC_FIFO_8s_9s_0s_3s_0.caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_7_5"><h5 align="center">caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_7_5</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_CDC_FIFO_8s_9s_0s_3s_0.caxi4interconnect_CDC_grayCodeCounter_3s_3s_3s_3_1"><h5 align="center">caxi4interconnect_CDC_grayCodeCounter_3s_3s_3s_3_1</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_CDC_FIFO_8s_9s_0s_3s_0.caxi4interconnect_CDC_wrCtrl_3s_2_0"><h5 align="center">caxi4interconnect_CDC_wrCtrl_3s_2_0</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_CDC_FIFO_8s_9s_0s_3s_0.caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_11"><h5 align="center">caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_11</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_11.caxi4interconnect_Bin2Gray_3s_5_24_22"><h5 align="center">caxi4interconnect_Bin2Gray_3s_5_24_22</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_CDC_FIFO_8s_9s_0s_3s_0.caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_11"><h5 align="center">caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_11</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_CDC_FIFO_8s_9s_0s_3s_0.caxi4interconnect_CDC_rdCtrl_3s_1_0"><h5 align="center">caxi4interconnect_CDC_rdCtrl_3s_1_0</h5></a><br><a href="rpt_top_areasrr.htm#COREAXI4INTERCONNECT_Z29_layer0.caxi4interconnect_SlaveConvertor_Z56_layer0"><h5 align="center">caxi4interconnect_SlaveConvertor_Z56_layer0</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_SlaveConvertor_Z56_layer0.caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_1"><h5 align="center">caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_1</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_1.caxi4interconnect_RegSliceFull_69s_0_1_3_1"><h5 align="center">caxi4interconnect_RegSliceFull_69s_0_1_3_1</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_1.caxi4interconnect_RegSliceFull_69s_0_1_3_3"><h5 align="center">caxi4interconnect_RegSliceFull_69s_0_1_3_3</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_1.caxi4interconnect_RegSliceFull_74s_0_1_3_0"><h5 align="center">caxi4interconnect_RegSliceFull_74s_0_1_3_0</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_1.caxi4interconnect_RegSliceFull_80s_0_1_3_2"><h5 align="center">caxi4interconnect_RegSliceFull_80s_0_1_3_2</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_1.caxi4interconnect_RegSliceFull_9s_0_1_3_2"><h5 align="center">caxi4interconnect_RegSliceFull_9s_0_1_3_2</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_SlaveConvertor_Z56_layer0.caxi4interconnect_SlvProtocolConverter_Z55_layer0"><h5 align="center">caxi4interconnect_SlvProtocolConverter_Z55_layer0</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_SlvProtocolConverter_Z55_layer0.caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_0_2"><h5 align="center">caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_0_2</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_0_2.caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s"><h5 align="center">caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s.caxi4interconnect_RAM_BLOCK_16s_4s_6s_0s"><h5 align="center">caxi4interconnect_RAM_BLOCK_16s_4s_6s_0s</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s.caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_1_4"><h5 align="center">caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_1_4</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_SlvProtocolConverter_Z55_layer0.caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_0_7_2"><h5 align="center">caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_0_7_2</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_0_7_2.caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_1"><h5 align="center">caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_1</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_1.caxi4interconnect_RAM_BLOCK_16s_4s_6s_0s_0"><h5 align="center">caxi4interconnect_RAM_BLOCK_16s_4s_6s_0s_0</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_1.caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_1_4_0"><h5 align="center">caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_1_4_0</h5></a><br><a href="rpt_top_areasrr.htm#COREAXI4INTERCONNECT_Z29_layer0.caxi4interconnect_SlaveConvertor_Z53_layer0"><h5 align="center">caxi4interconnect_SlaveConvertor_Z53_layer0</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_SlaveConvertor_Z53_layer0.caxi4interconnect_RegisterSlice_1_1_1_1_1_6s_32s_64s_0s_1s"><h5 align="center">caxi4interconnect_RegisterSlice_1_1_1_1_1_6s_32s_64s_0s_1s</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_RegisterSlice_1_1_1_1_1_6s_32s_64s_0s_1s.caxi4interconnect_RegSliceFull_69s_0_1_3_4"><h5 align="center">caxi4interconnect_RegSliceFull_69s_0_1_3_4</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_RegisterSlice_1_1_1_1_1_6s_32s_64s_0s_1s.caxi4interconnect_RegSliceFull_69s_0_1_3_5"><h5 align="center">caxi4interconnect_RegSliceFull_69s_0_1_3_5</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_RegisterSlice_1_1_1_1_1_6s_32s_64s_0s_1s.caxi4interconnect_RegSliceFull_74s_0_1_3_2"><h5 align="center">caxi4interconnect_RegSliceFull_74s_0_1_3_2</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_RegisterSlice_1_1_1_1_1_6s_32s_64s_0s_1s.caxi4interconnect_RegSliceFull_80s_0_1_3_1"><h5 align="center">caxi4interconnect_RegSliceFull_80s_0_1_3_1</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_RegisterSlice_1_1_1_1_1_6s_32s_64s_0s_1s.caxi4interconnect_RegSliceFull_9s_0_1_3_1"><h5 align="center">caxi4interconnect_RegSliceFull_9s_0_1_3_1</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_SlaveConvertor_Z53_layer0.caxi4interconnect_SlvProtocolConverter_Z52_layer0"><h5 align="center">caxi4interconnect_SlvProtocolConverter_Z52_layer0</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_SlvProtocolConverter_Z52_layer0.caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_0_2_0"><h5 align="center">caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_0_2_0</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_0_2_0.caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_2"><h5 align="center">caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_2</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_2.caxi4interconnect_RAM_BLOCK_16s_4s_6s_0s_1"><h5 align="center">caxi4interconnect_RAM_BLOCK_16s_4s_6s_0s_1</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_2.caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_1_4_1"><h5 align="center">caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_1_4_1</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_SlvProtocolConverter_Z52_layer0.caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_0_7_1"><h5 align="center">caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_0_7_1</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_0_7_1.caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_3"><h5 align="center">caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_3</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_3.caxi4interconnect_RAM_BLOCK_16s_4s_6s_0s_2"><h5 align="center">caxi4interconnect_RAM_BLOCK_16s_4s_6s_0s_2</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_3.caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_1_4_2"><h5 align="center">caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_1_4_2</h5></a><br><a href="rpt_top_areasrr.htm#COREAXI4INTERCONNECT_Z29_layer0.caxi4interconnect_SlaveConvertor_Z50_layer0"><h5 align="center">caxi4interconnect_SlaveConvertor_Z50_layer0</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_SlaveConvertor_Z50_layer0.caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_3"><h5 align="center">caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_3</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_3.caxi4interconnect_RegSliceFull_69s_0_1_3_6"><h5 align="center">caxi4interconnect_RegSliceFull_69s_0_1_3_6</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_3.caxi4interconnect_RegSliceFull_69s_0_1_3_7"><h5 align="center">caxi4interconnect_RegSliceFull_69s_0_1_3_7</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_3.caxi4interconnect_RegSliceFull_74s_0_1_3_4"><h5 align="center">caxi4interconnect_RegSliceFull_74s_0_1_3_4</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_3.caxi4interconnect_RegSliceFull_80s_0_1_3_3"><h5 align="center">caxi4interconnect_RegSliceFull_80s_0_1_3_3</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_3.caxi4interconnect_RegSliceFull_9s_0_1_3_4"><h5 align="center">caxi4interconnect_RegSliceFull_9s_0_1_3_4</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_SlaveConvertor_Z50_layer0.caxi4interconnect_SlvClockDomainCrossing_Z49_layer0"><h5 align="center">caxi4interconnect_SlvClockDomainCrossing_Z49_layer0</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_SlvClockDomainCrossing_Z49_layer0.caxi4interconnect_CDC_FIFO_8s_69s_0s_3s"><h5 align="center">caxi4interconnect_CDC_FIFO_8s_69s_0s_3s</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_CDC_FIFO_8s_69s_0s_3s.caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_12"><h5 align="center">caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_12</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_12.caxi4interconnect_Bin2Gray_3s_5_24_24"><h5 align="center">caxi4interconnect_Bin2Gray_3s_5_24_24</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_CDC_FIFO_8s_69s_0s_3s.caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_12"><h5 align="center">caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_12</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_CDC_FIFO_8s_69s_0s_3s.caxi4interconnect_CDC_grayCodeCounter_3s_3s_3s_3_2_2"><h5 align="center">caxi4interconnect_CDC_grayCodeCounter_3s_3s_3s_3_2_2</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_CDC_FIFO_8s_69s_0s_3s.caxi4interconnect_CDC_wrCtrl_3s_3"><h5 align="center">caxi4interconnect_CDC_wrCtrl_3s_3</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_SlvClockDomainCrossing_Z49_layer0.caxi4interconnect_CDC_FIFO_8s_74s_0s_3s_2"><h5 align="center">caxi4interconnect_CDC_FIFO_8s_74s_0s_3s_2</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_CDC_FIFO_8s_74s_0s_3s_2.caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_13"><h5 align="center">caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_13</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_13.caxi4interconnect_Bin2Gray_3s_5_24_27"><h5 align="center">caxi4interconnect_Bin2Gray_3s_5_24_27</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_CDC_FIFO_8s_74s_0s_3s_2.caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_13"><h5 align="center">caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_13</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_CDC_FIFO_8s_74s_0s_3s_2.caxi4interconnect_CDC_grayCodeCounter_3s_3s_3s_3_2_3"><h5 align="center">caxi4interconnect_CDC_grayCodeCounter_3s_3s_3s_3_2_3</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_CDC_FIFO_8s_74s_0s_3s_2.caxi4interconnect_CDC_wrCtrl_3s_4"><h5 align="center">caxi4interconnect_CDC_wrCtrl_3s_4</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_SlvClockDomainCrossing_Z49_layer0.caxi4interconnect_CDC_FIFO_8s_69s_0s_3s_2"><h5 align="center">caxi4interconnect_CDC_FIFO_8s_69s_0s_3s_2</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_CDC_FIFO_8s_69s_0s_3s_2.caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_14"><h5 align="center">caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_14</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_14.caxi4interconnect_Bin2Gray_3s_5_24_30"><h5 align="center">caxi4interconnect_Bin2Gray_3s_5_24_30</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_CDC_FIFO_8s_69s_0s_3s_2.caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_14"><h5 align="center">caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_14</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_CDC_FIFO_8s_69s_0s_3s_2.caxi4interconnect_CDC_grayCodeCounter_3s_3s_3s_3_2_4"><h5 align="center">caxi4interconnect_CDC_grayCodeCounter_3s_3s_3s_3_2_4</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_CDC_FIFO_8s_69s_0s_3s_2.caxi4interconnect_CDC_wrCtrl_3s_5"><h5 align="center">caxi4interconnect_CDC_wrCtrl_3s_5</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_SlvClockDomainCrossing_Z49_layer0.caxi4interconnect_CDC_FIFO_8s_74s_0s_3s_1"><h5 align="center">caxi4interconnect_CDC_FIFO_8s_74s_0s_3s_1</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_CDC_FIFO_8s_74s_0s_3s_1.caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_15"><h5 align="center">caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_15</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_15.caxi4interconnect_Bin2Gray_3s_5_24_33"><h5 align="center">caxi4interconnect_Bin2Gray_3s_5_24_33</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_CDC_FIFO_8s_74s_0s_3s_1.caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_15"><h5 align="center">caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_15</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_CDC_FIFO_8s_74s_0s_3s_1.caxi4interconnect_CDC_rdCtrl_3s_1_1"><h5 align="center">caxi4interconnect_CDC_rdCtrl_3s_1_1</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_SlvClockDomainCrossing_Z49_layer0.caxi4interconnect_CDC_FIFO_8s_9s_0s_3s_1"><h5 align="center">caxi4interconnect_CDC_FIFO_8s_9s_0s_3s_1</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_CDC_FIFO_8s_9s_0s_3s_1.caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_16"><h5 align="center">caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_16</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_16.caxi4interconnect_Bin2Gray_3s_5_24_35"><h5 align="center">caxi4interconnect_Bin2Gray_3s_5_24_35</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_CDC_FIFO_8s_9s_0s_3s_1.caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_16"><h5 align="center">caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_16</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_CDC_FIFO_8s_9s_0s_3s_1.caxi4interconnect_CDC_rdCtrl_3s_1_2"><h5 align="center">caxi4interconnect_CDC_rdCtrl_3s_1_2</h5></a><br><a href="rpt_top_areasrr.htm#COREAXI4INTERCONNECT_Z29_layer0.caxi4interconnect_SlaveConvertor_Z46_layer0"><h5 align="center">caxi4interconnect_SlaveConvertor_Z46_layer0</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_SlaveConvertor_Z46_layer0.caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_2"><h5 align="center">caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_2</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_2.caxi4interconnect_RegSliceFull_69s_0_1_3_8"><h5 align="center">caxi4interconnect_RegSliceFull_69s_0_1_3_8</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_2.caxi4interconnect_RegSliceFull_69s_0_1_3_9"><h5 align="center">caxi4interconnect_RegSliceFull_69s_0_1_3_9</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_2.caxi4interconnect_RegSliceFull_74s_0_1_3_1"><h5 align="center">caxi4interconnect_RegSliceFull_74s_0_1_3_1</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_2.caxi4interconnect_RegSliceFull_80s_0_1_3_4"><h5 align="center">caxi4interconnect_RegSliceFull_80s_0_1_3_4</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_2.caxi4interconnect_RegSliceFull_9s_0_1_3_3"><h5 align="center">caxi4interconnect_RegSliceFull_9s_0_1_3_3</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_SlaveConvertor_Z46_layer0.caxi4interconnect_SlvProtocolConverter_Z44_layer0"><h5 align="center">caxi4interconnect_SlvProtocolConverter_Z44_layer0</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_SlvProtocolConverter_Z44_layer0.caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_0_2_1"><h5 align="center">caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_0_2_1</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_0_2_1.caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_4"><h5 align="center">caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_4</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_4.caxi4interconnect_RAM_BLOCK_16s_4s_6s_0s_3"><h5 align="center">caxi4interconnect_RAM_BLOCK_16s_4s_6s_0s_3</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_4.caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_1_4_3"><h5 align="center">caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_1_4_3</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_SlvProtocolConverter_Z44_layer0.caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_0_7_3"><h5 align="center">caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_0_7_3</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_0_7_3.caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_5"><h5 align="center">caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_5</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_5.caxi4interconnect_RAM_BLOCK_16s_4s_6s_0s_4"><h5 align="center">caxi4interconnect_RAM_BLOCK_16s_4s_6s_0s_4</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_5.caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_1_4_4"><h5 align="center">caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_1_4_4</h5></a><br><a href="rpt_top_areasrr.htm#top.AXItoAPB"><h5 align="center">AXItoAPB</h5></a><br><a href="rpt_top_areasrr.htm#AXItoAPB.AHBtoAPB"><h5 align="center">AHBtoAPB</h5></a><br><a href="rpt_top_areasrr.htm#AHBtoAPB.COREAHBTOAPB3_26s_0s"><h5 align="center">COREAHBTOAPB3_26s_0s</h5></a><br><a href="rpt_top_areasrr.htm#COREAHBTOAPB3_26s_0s.CoreAHBtoAPB3_AhbToApbSM_0s_0_1_0_1_2_3_4"><h5 align="center">CoreAHBtoAPB3_AhbToApbSM_0s_0_1_0_1_2_3_4</h5></a><br><a href="rpt_top_areasrr.htm#COREAHBTOAPB3_26s_0s.CoreAHBtoAPB3_PenableScheduler_0s_0_1_2"><h5 align="center">CoreAHBtoAPB3_PenableScheduler_0s_0_1_2</h5></a><br><a href="rpt_top_areasrr.htm#COREAHBTOAPB3_26s_0s.CoreAHBtoAPB3_ApbAddrData_0s"><h5 align="center">CoreAHBtoAPB3_ApbAddrData_0s</h5></a><br><a href="rpt_top_areasrr.htm#AXItoAPB.AXItoAHBL"><h5 align="center">AXItoAHBL</h5></a><br><a href="rpt_top_areasrr.htm#AXItoAHBL.AXItoAHBL_AXItoAHBL_0_COREAXITOAHBL_6s_0s_0s_0s_0s_0s_64s_2s_8s"><h5 align="center">AXItoAHBL_AXItoAHBL_0_COREAXITOAHBL_6s_0s_0s_0s_0s_0s_64s_2s_8s</h5></a><br><a href="rpt_top_areasrr.htm#AXItoAHBL_AXItoAHBL_0_COREAXITOAHBL_6s_0s_0s_0s_0s_0s_64s_2s_8s.COREAXITOAHBL_AXISlaveCtrl_Z57_layer0"><h5 align="center">COREAXITOAHBL_AXISlaveCtrl_Z57_layer0</h5></a><br><a href="rpt_top_areasrr.htm#COREAXITOAHBL_AXISlaveCtrl_Z57_layer0.COREAXITOAHBL_WSTRBPopCntr_64s_8s"><h5 align="center">COREAXITOAHBL_WSTRBPopCntr_64s_8s</h5></a><br><a href="rpt_top_areasrr.htm#COREAXITOAHBL_AXISlaveCtrl_Z57_layer0.COREAXITOAHBL_WSRTBAddrOffset_64s_8s"><h5 align="center">COREAXITOAHBL_WSRTBAddrOffset_64s_8s</h5></a><br><a href="rpt_top_areasrr.htm#COREAXITOAHBL_AXISlaveCtrl_Z57_layer0.COREAXITOAHBL_readByteCnt_64s"><h5 align="center">COREAXITOAHBL_readByteCnt_64s</h5></a><br><a href="rpt_top_areasrr.htm#AXItoAHBL_AXItoAHBL_0_COREAXITOAHBL_6s_0s_0s_0s_0s_0s_64s_2s_8s.COREAXITOAHBL_AXIOutReg_6s_64s_8s"><h5 align="center">COREAXITOAHBL_AXIOutReg_6s_64s_8s</h5></a><br><a href="rpt_top_areasrr.htm#AXItoAHBL_AXItoAHBL_0_COREAXITOAHBL_6s_0s_0s_0s_0s_0s_64s_2s_8s.COREAXITOAHBL_RAM_syncWrAsyncRd_64s_8s"><h5 align="center">COREAXITOAHBL_RAM_syncWrAsyncRd_64s_8s</h5></a><br><a href="rpt_top_areasrr.htm#AXItoAHBL_AXItoAHBL_0_COREAXITOAHBL_6s_0s_0s_0s_0s_0s_64s_2s_8s.COREAXITOAHBL_RAM_syncWrAsyncRd_64s_8s_0"><h5 align="center">COREAXITOAHBL_RAM_syncWrAsyncRd_64s_8s_0</h5></a><br><a href="rpt_top_areasrr.htm#AXItoAHBL_AXItoAHBL_0_COREAXITOAHBL_6s_0s_0s_0s_0s_0s_64s_2s_8s.COREAXITOAHBL_AHBMasterCtrl_Z58_layer0"><h5 align="center">COREAXITOAHBL_AHBMasterCtrl_Z58_layer0</h5></a><br><a href="rpt_top_areasrr.htm#AXItoAPB.Core_AHBL"><h5 align="center">Core_AHBL</h5></a><br><a href="rpt_top_areasrr.htm#Core_AHBL.Core_AHBL_Core_AHBL_0_CoreAHBLite_Z62_layer0"><h5 align="center">Core_AHBL_Core_AHBL_0_CoreAHBLite_Z62_layer0</h5></a><br><a href="rpt_top_areasrr.htm#Core_AHBL_Core_AHBL_0_CoreAHBLite_Z62_layer0.COREAHBLITE_MATRIX4X16_1_1_0_1_0_0_0_0s"><h5 align="center">COREAHBLITE_MATRIX4X16_1_1_0_1_0_0_0_0s</h5></a><br><a href="rpt_top_areasrr.htm#COREAHBLITE_MATRIX4X16_1_1_0_1_0_0_0_0s.COREAHBLITE_MASTERSTAGE_1_1_0_1_0s_0_1_0"><h5 align="center">COREAHBLITE_MASTERSTAGE_1_1_0_1_0s_0_1_0</h5></a><br><a href="rpt_top_areasrr.htm#COREAHBLITE_MASTERSTAGE_1_1_0_1_0s_0_1_0.COREAHBLITE_DEFAULTSLAVESM_0s_0_1_0"><h5 align="center">COREAHBLITE_DEFAULTSLAVESM_0s_0_1_0</h5></a><br><a href="rpt_top_areasrr.htm#COREAHBLITE_MATRIX4X16_1_1_0_1_0_0_0_0s.COREAHBLITE_SLAVESTAGE_0s_0_0_1"><h5 align="center">COREAHBLITE_SLAVESTAGE_0s_0_0_1</h5></a><br><a href="rpt_top_areasrr.htm#COREAHBLITE_SLAVESTAGE_0s_0_0_1.COREAHBLITE_SLAVEARBITER_Z61_layer0_0"><h5 align="center">COREAHBLITE_SLAVEARBITER_Z61_layer0_0</h5></a><br><a href="rpt_top_areasrr.htm#AXItoAPB.Core_APB"><h5 align="center">Core_APB</h5></a><br><a href="rpt_top_areasrr.htm#Core_APB.CoreAPB3_Z63_layer0"><h5 align="center">CoreAPB3_Z63_layer0</h5></a><br><a href="rpt_top_areasrr.htm#top.CoreDMA_IO_CTRL"><h5 align="center">CoreDMA_IO_CTRL</h5></a><br><a href="rpt_top_areasrr.htm#CoreDMA_IO_CTRL.axi4dma_init"><h5 align="center">axi4dma_init</h5></a><br><a href="rpt_top_areasrr.htm#CoreDMA_IO_CTRL.axi_io_ctrl"><h5 align="center">axi_io_ctrl</h5></a><br><a href="rpt_top_areasrr.htm#CoreDMA_IO_CTRL.CoreAXI4_Lite"><h5 align="center">CoreAXI4_Lite</h5></a><br><a href="rpt_top_areasrr.htm#CoreAXI4_Lite.COREAXI4INTERCONNECT_Z65_layer0"><h5 align="center">COREAXI4INTERCONNECT_Z65_layer0</h5></a><br><a href="rpt_top_areasrr.htm#COREAXI4INTERCONNECT_Z65_layer0.caxi4interconnect_ResetSycnc_2"><h5 align="center">caxi4interconnect_ResetSycnc_2</h5></a><br><a href="rpt_top_areasrr.htm#COREAXI4INTERCONNECT_Z65_layer0.caxi4interconnect_MasterConvertor_Z68_layer0"><h5 align="center">caxi4interconnect_MasterConvertor_Z68_layer0</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_MasterConvertor_Z68_layer0.caxi4interconnect_RegisterSlice_1_1_1_1_1_3s_16s_32s_0s_1s"><h5 align="center">caxi4interconnect_RegisterSlice_1_1_1_1_1_3s_16s_32s_0s_1s</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_RegisterSlice_1_1_1_1_1_3s_16s_32s_0s_1s.caxi4interconnect_RegSliceFull_50s_0_1_3_1"><h5 align="center">caxi4interconnect_RegSliceFull_50s_0_1_3_1</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_RegisterSlice_1_1_1_1_1_3s_16s_32s_0s_1s.caxi4interconnect_RegSliceFull_50s_0_1_3_0"><h5 align="center">caxi4interconnect_RegSliceFull_50s_0_1_3_0</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_RegisterSlice_1_1_1_1_1_3s_16s_32s_0s_1s.caxi4interconnect_RegSliceFull_39s_0_1_3_2"><h5 align="center">caxi4interconnect_RegSliceFull_39s_0_1_3_2</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_RegisterSlice_1_1_1_1_1_3s_16s_32s_0s_1s.caxi4interconnect_RegSliceFull_41s_0_1_3_2"><h5 align="center">caxi4interconnect_RegSliceFull_41s_0_1_3_2</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_RegisterSlice_1_1_1_1_1_3s_16s_32s_0s_1s.caxi4interconnect_RegSliceFull_6s_0_1_3_2"><h5 align="center">caxi4interconnect_RegSliceFull_6s_0_1_3_2</h5></a><br><a href="rpt_top_areasrr.htm#COREAXI4INTERCONNECT_Z65_layer0.caxi4interconnect_SlaveConvertor_Z74_layer0"><h5 align="center">caxi4interconnect_SlaveConvertor_Z74_layer0</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_SlaveConvertor_Z74_layer0.caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_16s_32s_0s_1s"><h5 align="center">caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_16s_32s_0s_1s</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_16s_32s_0s_1s.caxi4interconnect_RegSliceFull_51s_0_1_3_2"><h5 align="center">caxi4interconnect_RegSliceFull_51s_0_1_3_2</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_16s_32s_0s_1s.caxi4interconnect_RegSliceFull_51s_0_1_3_0"><h5 align="center">caxi4interconnect_RegSliceFull_51s_0_1_3_0</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_16s_32s_0s_1s.caxi4interconnect_RegSliceFull_40s_0_1_3_2"><h5 align="center">caxi4interconnect_RegSliceFull_40s_0_1_3_2</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_16s_32s_0s_1s.caxi4interconnect_RegSliceFull_42s_0_1_3_2"><h5 align="center">caxi4interconnect_RegSliceFull_42s_0_1_3_2</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_16s_32s_0s_1s.caxi4interconnect_RegSliceFull_7s_0_1_3_4"><h5 align="center">caxi4interconnect_RegSliceFull_7s_0_1_3_4</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_SlaveConvertor_Z74_layer0.caxi4interconnect_SlvProtocolConverter_Z70_layer0"><h5 align="center">caxi4interconnect_SlvProtocolConverter_Z70_layer0</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_SlvProtocolConverter_Z70_layer0.caxi4interconnect_SlvAxi4ProtocolConv_0s_1_16s_32s_1s_4s_4s_4s_8s_1s"><h5 align="center">caxi4interconnect_SlvAxi4ProtocolConv_0s_1_16s_32s_1s_4s_4s_4s_8s_1s</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_SlvAxi4ProtocolConv_0s_1_16s_32s_1s_4s_4s_4s_8s_1s.caxi4interconnect_SlvAxi4ProtConvWrite_Z71_layer0"><h5 align="center">caxi4interconnect_SlvAxi4ProtConvWrite_Z71_layer0</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_SlvAxi4ProtConvWrite_Z71_layer0.caxi4interconnect_FifoDualPort_0_2s_4s_12s_1"><h5 align="center">caxi4interconnect_FifoDualPort_0_2s_4s_12s_1</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_FifoDualPort_0_2s_4s_12s_1.caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_12s_0s_16s"><h5 align="center">caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_12s_0s_16s</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_SlvAxi4ProtConvWrite_Z71_layer0.caxi4interconnect_FifoDualPort_0_2s_4s_37s_1"><h5 align="center">caxi4interconnect_FifoDualPort_0_2s_4s_37s_1</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_FifoDualPort_0_2s_4s_37s_1.caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_37s_0s_16s"><h5 align="center">caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_37s_0s_16s</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_SlvAxi4ProtocolConv_0s_1_16s_32s_1s_4s_4s_4s_8s_1s.caxi4interconnect_SlvAxi4ProtConvRead_Z72_layer0"><h5 align="center">caxi4interconnect_SlvAxi4ProtConvRead_Z72_layer0</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_SlvAxi4ProtConvRead_Z72_layer0.caxi4interconnect_FifoDualPort_0_2s_4s_12s_1_0"><h5 align="center">caxi4interconnect_FifoDualPort_0_2s_4s_12s_1_0</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_FifoDualPort_0_2s_4s_12s_1_0.caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_12s_0s_16s_0"><h5 align="center">caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_12s_0s_16s_0</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_SlvAxi4ProtConvRead_Z72_layer0.caxi4interconnect_FifoDualPort_0_2s_4s_38s_1"><h5 align="center">caxi4interconnect_FifoDualPort_0_2s_4s_38s_1</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_FifoDualPort_0_2s_4s_38s_1.caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_38s_0s_16s"><h5 align="center">caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_38s_0s_16s</h5></a><br><a href="rpt_top_areasrr.htm#CoreDMA_IO_CTRL.CoreDMA_Controller"><h5 align="center">CoreDMA_Controller</h5></a><br><a href="rpt_top_areasrr.htm#CoreDMA_Controller.CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z85_layer0"><h5 align="center">CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z85_layer0</h5></a><br><a href="rpt_top_areasrr.htm#CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z85_layer0.CAXI4DMAI1OOI"><h5 align="center">CAXI4DMAI1OOI</h5></a><br><a href="rpt_top_areasrr.htm#CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z85_layer0.CAXI4DMAIOIOI"><h5 align="center">CAXI4DMAIOIOI</h5></a><br><a href="rpt_top_areasrr.htm#CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z85_layer0.CAXI4DMAllIOI_Z75_layer0"><h5 align="center">CAXI4DMAllIOI_Z75_layer0</h5></a><br><a href="rpt_top_areasrr.htm#CAXI4DMAllIOI_Z75_layer0.CAXI4DMAI1OlI_2s_1"><h5 align="center">CAXI4DMAI1OlI_2s_1</h5></a><br><a href="rpt_top_areasrr.htm#CAXI4DMAllIOI_Z75_layer0.CAXI4DMAI1OlI_2s_1_0"><h5 align="center">CAXI4DMAI1OlI_2s_1_0</h5></a><br><a href="rpt_top_areasrr.htm#CAXI4DMAllIOI_Z75_layer0.CAXI4DMAI1OlI_2s_1_1"><h5 align="center">CAXI4DMAI1OlI_2s_1_1</h5></a><br><a href="rpt_top_areasrr.htm#CAXI4DMAllIOI_Z75_layer0.CAXI4DMAI1OlI_2s_1_2"><h5 align="center">CAXI4DMAI1OlI_2s_1_2</h5></a><br><a href="rpt_top_areasrr.htm#CAXI4DMAllIOI_Z75_layer0.CAXI4DMAI1OlI_2s_1_3"><h5 align="center">CAXI4DMAI1OlI_2s_1_3</h5></a><br><a href="rpt_top_areasrr.htm#CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z85_layer0.CAXI4DMAl1IOI_Z83_layer0"><h5 align="center">CAXI4DMAl1IOI_Z83_layer0</h5></a><br><a href="rpt_top_areasrr.htm#CAXI4DMAl1IOI_Z83_layer0.CAXI4DMAI110I_4s_2s"><h5 align="center">CAXI4DMAI110I_4s_2s</h5></a><br><a href="rpt_top_areasrr.htm#CAXI4DMAI110I_4s_2s.CAXI4DMAOI11I_4s_1_2"><h5 align="center">CAXI4DMAOI11I_4s_1_2</h5></a><br><a href="rpt_top_areasrr.htm#CAXI4DMAl1IOI_Z83_layer0.CAXI4DMAOOO1I_Z76_layer0"><h5 align="center">CAXI4DMAOOO1I_Z76_layer0</h5></a><br><a href="rpt_top_areasrr.htm#CAXI4DMAOOO1I_Z76_layer0.CAXI4DMAOI11I_3s_1_2"><h5 align="center">CAXI4DMAOI11I_3s_1_2</h5></a><br><a href="rpt_top_areasrr.htm#CAXI4DMAl1IOI_Z83_layer0.CAXI4DMAllO1I_Z77_layer0"><h5 align="center">CAXI4DMAllO1I_Z77_layer0</h5></a><br><a href="rpt_top_areasrr.htm#CAXI4DMAl1IOI_Z83_layer0.CAXI4DMAO0IlI_Z78_layer0"><h5 align="center">CAXI4DMAO0IlI_Z78_layer0</h5></a><br><a href="rpt_top_areasrr.htm#CAXI4DMAO0IlI_Z78_layer0.CAXI4DMAII1lI_4s_2s_1s_0s_1s"><h5 align="center">CAXI4DMAII1lI_4s_2s_1s_0s_1s</h5></a><br><a href="rpt_top_areasrr.htm#CAXI4DMAO0IlI_Z78_layer0.CAXI4DMAIIO0I_4s"><h5 align="center">CAXI4DMAIIO0I_4s</h5></a><br><a href="rpt_top_areasrr.htm#CAXI4DMAO0IlI_Z78_layer0.CAXI4DMAIOI0I_4s_2s_24s_134s_167s"><h5 align="center">CAXI4DMAIOI0I_4s_2s_24s_134s_167s</h5></a><br><a href="rpt_top_areasrr.htm#CAXI4DMAl1IOI_Z83_layer0.CAXI4DMAO0I1I_2s_1_2"><h5 align="center">CAXI4DMAO0I1I_2s_1_2</h5></a><br><a href="rpt_top_areasrr.htm#CAXI4DMAl1IOI_Z83_layer0.CAXI4DMAl1I1I_Z82_layer0"><h5 align="center">CAXI4DMAl1I1I_Z82_layer0</h5></a><br><a href="rpt_top_areasrr.htm#CAXI4DMAl1I1I_Z82_layer0.CAXI4DMAlO1Ol_Z79_layer0"><h5 align="center">CAXI4DMAlO1Ol_Z79_layer0</h5></a><br><a href="rpt_top_areasrr.htm#CAXI4DMAl1I1I_Z82_layer0.CAXI4DMAO01Ol_4s_2s_1s_24s"><h5 align="center">CAXI4DMAO01Ol_4s_2s_1s_24s</h5></a><br><a href="rpt_top_areasrr.htm#CAXI4DMAl1I1I_Z82_layer0.CAXI4DMAllOIl_Z80_layer0"><h5 align="center">CAXI4DMAllOIl_Z80_layer0</h5></a><br><a href="rpt_top_areasrr.htm#CAXI4DMAl1I1I_Z82_layer0.CAXI4DMAIOIIl_2s_24s_12s_0s_1_2_4_1"><h5 align="center">CAXI4DMAIOIIl_2s_24s_12s_0s_1_2_4_1</h5></a><br><a href="rpt_top_areasrr.htm#CAXI4DMAl1I1I_Z82_layer0.CAXI4DMAIlIIl_4s_2s_1s_24s"><h5 align="center">CAXI4DMAIlIIl_4s_2s_1s_24s</h5></a><br><a href="rpt_top_areasrr.htm#CAXI4DMAl1I1I_Z82_layer0.CAXI4DMAl0IIl_Z81_layer0"><h5 align="center">CAXI4DMAl0IIl_Z81_layer0</h5></a><br><a href="rpt_top_areasrr.htm#CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z85_layer0.CAXI4DMAI1lOI_2s_0s_100s_4s_0_4"><h5 align="center">CAXI4DMAI1lOI_2s_0s_100s_4s_0_4</h5></a><br><a href="rpt_top_areasrr.htm#CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z85_layer0.CAXI4DMAIO0OI_4s_2s_1s_1s_1s_1s_3s_1s_0s_0s"><h5 align="center">CAXI4DMAIO0OI_4s_2s_1s_1s_1s_1s_3s_1s_0s_0s</h5></a><br><a href="rpt_top_areasrr.htm#CAXI4DMAIO0OI_4s_2s_1s_1s_1s_1s_3s_1s_0s_0s.CAXI4DMAOlIll_1s_0_1"><h5 align="center">CAXI4DMAOlIll_1s_0_1</h5></a><br><a href="rpt_top_areasrr.htm#CAXI4DMAOlIll_1s_0_1.CAXI4DMAII10_42s_1s_4s_2s"><h5 align="center">CAXI4DMAII10_42s_1s_4s_2s</h5></a><br><a href="rpt_top_areasrr.htm#CAXI4DMAIO0OI_4s_2s_1s_1s_1s_1s_3s_1s_0s_0s.CAXI4DMAOlIll_1s_0_1_1"><h5 align="center">CAXI4DMAOlIll_1s_0_1_1</h5></a><br><a href="rpt_top_areasrr.htm#CAXI4DMAOlIll_1s_0_1_1.CAXI4DMAII10_42s_1s_4s_2s_0"><h5 align="center">CAXI4DMAII10_42s_1s_4s_2s_0</h5></a><br><a href="rpt_top_areasrr.htm#CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z85_layer0.CAXI4DMAO_Z84_layer0"><h5 align="center">CAXI4DMAO_Z84_layer0</h5></a><br><a href="rpt_top_areasrr.htm#CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z85_layer0.CAXI4DMAOI00_8s_256s_2048s_4s_12s_8s"><h5 align="center">CAXI4DMAOI00_8s_256s_2048s_4s_12s_8s</h5></a><br><a href="rpt_top_areasrr.htm#CoreDMA_IO_CTRL.UART_SD"><h5 align="center">UART_SD</h5></a><br><a href="rpt_top_areasrr.htm#UART_SD.cmd_ctrlr"><h5 align="center">cmd_ctrlr</h5></a><br><a href="rpt_top_areasrr.htm#UART_SD.Core_UART"><h5 align="center">Core_UART</h5></a><br><a href="rpt_top_areasrr.htm#Core_UART.Core_UART_Core_UART_0_COREUART_0s_0s_0s_26s_0s_0s"><h5 align="center">Core_UART_Core_UART_0_COREUART_0s_0s_0s_26s_0s_0s</h5></a><br><a href="rpt_top_areasrr.htm#Core_UART_Core_UART_0_COREUART_0s_0s_0s_26s_0s_0s.Core_UART_Core_UART_0_Clock_gen_0s_0s"><h5 align="center">Core_UART_Core_UART_0_Clock_gen_0s_0s</h5></a><br><a href="rpt_top_areasrr.htm#Core_UART_Core_UART_0_COREUART_0s_0s_0s_26s_0s_0s.Core_UART_Core_UART_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s"><h5 align="center">Core_UART_Core_UART_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s</h5></a><br><a href="rpt_top_areasrr.htm#Core_UART_Core_UART_0_COREUART_0s_0s_0s_26s_0s_0s.Core_UART_Core_UART_0_Rx_async_0s_0s_0s_1s_2s_3s"><h5 align="center">Core_UART_Core_UART_0_Rx_async_0s_0s_0s_1s_2s_3s</h5></a><br><a href="rpt_top_areasrr.htm#UART_SD.pattern_gen_checker"><h5 align="center">pattern_gen_checker</h5></a><br><a href="rpt_top_areasrr.htm#top.CORERESET_PF_C0"><h5 align="center">CORERESET_PF_C0</h5></a><br><a href="rpt_top_areasrr.htm#CORERESET_PF_C0.CORERESET_PF_C0_CORERESET_PF_C0_0_CORERESET_PF"><h5 align="center">CORERESET_PF_C0_CORERESET_PF_C0_0_CORERESET_PF</h5></a><br><a href="rpt_top_areasrr.htm#top.PCIe_EP"><h5 align="center">PCIe_EP</h5></a><br><a href="rpt_top_areasrr.htm#PCIe_EP.PCIe_EP_PCIe_REF_CLK_0_PF_XCVR_REF_CLK"><h5 align="center">PCIe_EP_PCIe_REF_CLK_0_PF_XCVR_REF_CLK</h5></a><br><a href="rpt_top_areasrr.htm#PCIe_EP.PCIe_TL_CLK"><h5 align="center">PCIe_TL_CLK</h5></a><br><a href="rpt_top_areasrr.htm#PCIe_TL_CLK.CLK_DIV2"><h5 align="center">CLK_DIV2</h5></a><br><a href="rpt_top_areasrr.htm#CLK_DIV2.CLK_DIV2_CLK_DIV2_0_PF_CLK_DIV"><h5 align="center">CLK_DIV2_CLK_DIV2_0_PF_CLK_DIV</h5></a><br><a href="rpt_top_areasrr.htm#PCIe_TL_CLK.NGMUX"><h5 align="center">NGMUX</h5></a><br><a href="rpt_top_areasrr.htm#NGMUX.NGMUX_NGMUX_0_PF_NGMUX"><h5 align="center">NGMUX_NGMUX_0_PF_NGMUX</h5></a><br><a href="rpt_top_areasrr.htm#PCIe_TL_CLK.OSC_160MHz"><h5 align="center">OSC_160MHz</h5></a><br><a href="rpt_top_areasrr.htm#OSC_160MHz.OSC_160MHz_OSC_160MHz_0_PF_OSC"><h5 align="center">OSC_160MHz_OSC_160MHz_0_PF_OSC</h5></a><br><a href="rpt_top_areasrr.htm#PCIe_TL_CLK.PCIe_INIT_MONITOR"><h5 align="center">PCIe_INIT_MONITOR</h5></a><br><a href="rpt_top_areasrr.htm#PCIe_INIT_MONITOR.PCIe_INIT_MONITOR_PCIe_INIT_MONITOR_0_PF_INIT_MONITOR"><h5 align="center">PCIe_INIT_MONITOR_PCIe_INIT_MONITOR_0_PF_INIT_MONITOR</h5></a><br><a href="rpt_top_areasrr.htm#PCIe_EP.PCIe_TX_PLL"><h5 align="center">PCIe_TX_PLL</h5></a><br><a href="rpt_top_areasrr.htm#PCIe_TX_PLL.PCIe_TX_PLL_PCIe_TX_PLL_0_PF_TX_PLL"><h5 align="center">PCIe_TX_PLL_PCIe_TX_PLL_0_PF_TX_PLL</h5></a><br><a href="rpt_top_areasrr.htm#PCIe_EP.PCIe_EP_PCIex4_0_PF_PCIE"><h5 align="center">PCIe_EP_PCIex4_0_PF_PCIE</h5></a><br><a href="rpt_top_areasrr.htm#PCIe_EP_PCIex4_0_PF_PCIE.G5_APBLINK_MASTER"><h5 align="center">G5_APBLINK_MASTER</h5></a><br><a href="rpt_top_areasrr.htm#PCIe_EP.sw_debounce"><h5 align="center">sw_debounce</h5></a><br><a href="rpt_top_areasrr.htm#sw_debounce.debounce_2"><h5 align="center">debounce_2</h5></a><br><a href="rpt_top_areasrr.htm#top.PF_CCC_C0"><h5 align="center">PF_CCC_C0</h5></a><br><a href="rpt_top_areasrr.htm#PF_CCC_C0.PF_CCC_C0_PF_CCC_C0_0_PF_CCC"><h5 align="center">PF_CCC_C0_PF_CCC_C0_0_PF_CCC</h5></a><br><a href="rpt_top_areasrr.htm#top.PF_DDR4_SS"><h5 align="center">PF_DDR4_SS</h5></a><br><a href="rpt_top_areasrr.htm#PF_DDR4_SS.PF_DDR4_SS_DDRCTRL_0_CoreDDRMemCtrlr_Z140_layer0"><h5 align="center">PF_DDR4_SS_DDRCTRL_0_CoreDDRMemCtrlr_Z140_layer0</h5></a><br><a href="rpt_top_areasrr.htm#PF_DDR4_SS_DDRCTRL_0_CoreDDRMemCtrlr_Z140_layer0.C0_sdram_sys_top_Z139_layer0"><h5 align="center">C0_sdram_sys_top_Z139_layer0</h5></a><br><a href="rpt_top_areasrr.htm#C0_sdram_sys_top_Z139_layer0.C0_phy_top_Z87_layer0"><h5 align="center">C0_phy_top_Z87_layer0</h5></a><br><a href="rpt_top_areasrr.htm#C0_phy_top_Z87_layer0.C0_ddr4_nwl_phy_init_Z86_layer0"><h5 align="center">C0_ddr4_nwl_phy_init_Z86_layer0</h5></a><br><a href="rpt_top_areasrr.htm#C0_ddr4_nwl_phy_init_Z86_layer0.C0_util_sync_reset"><h5 align="center">C0_util_sync_reset</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_reset.C0_util_sync_flops_0_8"><h5 align="center">C0_util_sync_flops_0_8</h5></a><br><a href="rpt_top_areasrr.htm#C0_sdram_sys_top_Z139_layer0.C0_util_sync_reset_0"><h5 align="center">C0_util_sync_reset_0</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_reset_0.C0_util_sync_flops_0_8_0"><h5 align="center">C0_util_sync_flops_0_8_0</h5></a><br><a href="rpt_top_areasrr.htm#C0_sdram_sys_top_Z139_layer0.C0_sdram_lb_Z138_layer0"><h5 align="center">C0_sdram_lb_Z138_layer0</h5></a><br><a href="rpt_top_areasrr.htm#C0_sdram_lb_Z138_layer0.C0_util_sync_1s_0_0"><h5 align="center">C0_util_sync_1s_0_0</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_1s_0_0.C0_util_sync_flops_0"><h5 align="center">C0_util_sync_flops_0</h5></a><br><a href="rpt_top_areasrr.htm#C0_sdram_lb_Z138_layer0.C0_axi_if_Z91_layer0"><h5 align="center">C0_axi_if_Z91_layer0</h5></a><br><a href="rpt_top_areasrr.htm#C0_axi_if_Z91_layer0.C0_wrap_calc_Z88_layer0"><h5 align="center">C0_wrap_calc_Z88_layer0</h5></a><br><a href="rpt_top_areasrr.htm#C0_axi_if_Z91_layer0.C0_util_fifo_Z93_layer0"><h5 align="center">C0_util_fifo_Z93_layer0</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_fifo_Z93_layer0.C0_util_fifo_core_Z92_layer0"><h5 align="center">C0_util_fifo_core_Z92_layer0</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_fifo_core_Z92_layer0.C0_util_lat1_to_lat0_8s"><h5 align="center">C0_util_lat1_to_lat0_8s</h5></a><br><a href="rpt_top_areasrr.htm#C0_axi_if_Z91_layer0.C0_util_fifo_Z95_layer0"><h5 align="center">C0_util_fifo_Z95_layer0</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_fifo_Z95_layer0.C0_util_fifo_core_Z94_layer0"><h5 align="center">C0_util_fifo_core_Z94_layer0</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_fifo_core_Z94_layer0.C0_util_gray_sync_bin_10s"><h5 align="center">C0_util_gray_sync_bin_10s</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_gray_sync_bin_10s.C0_util_sync_10s_0_0"><h5 align="center">C0_util_sync_10s_0_0</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_10s_0_0.C0_util_sync_flops_0_7_0"><h5 align="center">C0_util_sync_flops_0_7_0</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_10s_0_0.C0_util_sync_flops_0_7_1"><h5 align="center">C0_util_sync_flops_0_7_1</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_10s_0_0.C0_util_sync_flops_0_7_2"><h5 align="center">C0_util_sync_flops_0_7_2</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_10s_0_0.C0_util_sync_flops_0_7_3"><h5 align="center">C0_util_sync_flops_0_7_3</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_10s_0_0.C0_util_sync_flops_0_7_4"><h5 align="center">C0_util_sync_flops_0_7_4</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_10s_0_0.C0_util_sync_flops_0_7_5"><h5 align="center">C0_util_sync_flops_0_7_5</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_10s_0_0.C0_util_sync_flops_0_7_6"><h5 align="center">C0_util_sync_flops_0_7_6</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_10s_0_0.C0_util_sync_flops_0_7_7"><h5 align="center">C0_util_sync_flops_0_7_7</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_10s_0_0.C0_util_sync_flops_0_7_8"><h5 align="center">C0_util_sync_flops_0_7_8</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_10s_0_0.C0_util_sync_flops_0_7_9"><h5 align="center">C0_util_sync_flops_0_7_9</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_gray_sync_bin_10s.C0_util_gray_to_bin_10s"><h5 align="center">C0_util_gray_to_bin_10s</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_fifo_core_Z94_layer0.C0_util_lat1_to_lat0_49s"><h5 align="center">C0_util_lat1_to_lat0_49s</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_fifo_core_Z94_layer0.C0_util_gray_sync_bin_10s_1"><h5 align="center">C0_util_gray_sync_bin_10s_1</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_gray_sync_bin_10s_1.C0_util_sync_10s_0_0_0"><h5 align="center">C0_util_sync_10s_0_0_0</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_10s_0_0_0.C0_util_sync_flops_0_7_10"><h5 align="center">C0_util_sync_flops_0_7_10</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_10s_0_0_0.C0_util_sync_flops_0_7_11"><h5 align="center">C0_util_sync_flops_0_7_11</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_10s_0_0_0.C0_util_sync_flops_0_7_12"><h5 align="center">C0_util_sync_flops_0_7_12</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_10s_0_0_0.C0_util_sync_flops_0_7_13"><h5 align="center">C0_util_sync_flops_0_7_13</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_10s_0_0_0.C0_util_sync_flops_0_7_14"><h5 align="center">C0_util_sync_flops_0_7_14</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_10s_0_0_0.C0_util_sync_flops_0_7_15"><h5 align="center">C0_util_sync_flops_0_7_15</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_10s_0_0_0.C0_util_sync_flops_0_7_16"><h5 align="center">C0_util_sync_flops_0_7_16</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_10s_0_0_0.C0_util_sync_flops_0_7_17"><h5 align="center">C0_util_sync_flops_0_7_17</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_10s_0_0_0.C0_util_sync_flops_0_7_18"><h5 align="center">C0_util_sync_flops_0_7_18</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_10s_0_0_0.C0_util_sync_flops_0_7_19"><h5 align="center">C0_util_sync_flops_0_7_19</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_gray_sync_bin_10s_1.C0_util_gray_to_bin_10s_1"><h5 align="center">C0_util_gray_to_bin_10s_1</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_fifo_Z95_layer0.C0_util_ram_9s_49s_32s_1s_0s_0s_512s"><h5 align="center">C0_util_ram_9s_49s_32s_1s_0s_0s_512s</h5></a><br><a href="rpt_top_areasrr.htm#C0_axi_if_Z91_layer0.C0_util_fifo_Z97_layer0"><h5 align="center">C0_util_fifo_Z97_layer0</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_fifo_Z97_layer0.C0_util_fifo_core_Z96_layer0"><h5 align="center">C0_util_fifo_core_Z96_layer0</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_fifo_core_Z96_layer0.C0_util_gray_sync_bin_10s_2"><h5 align="center">C0_util_gray_sync_bin_10s_2</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_gray_sync_bin_10s_2.C0_util_sync_10s_0_0_1"><h5 align="center">C0_util_sync_10s_0_0_1</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_10s_0_0_1.C0_util_sync_flops_0_7_21"><h5 align="center">C0_util_sync_flops_0_7_21</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_10s_0_0_1.C0_util_sync_flops_0_7_22"><h5 align="center">C0_util_sync_flops_0_7_22</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_10s_0_0_1.C0_util_sync_flops_0_7_23"><h5 align="center">C0_util_sync_flops_0_7_23</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_10s_0_0_1.C0_util_sync_flops_0_7_24"><h5 align="center">C0_util_sync_flops_0_7_24</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_10s_0_0_1.C0_util_sync_flops_0_7_25"><h5 align="center">C0_util_sync_flops_0_7_25</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_10s_0_0_1.C0_util_sync_flops_0_7_26"><h5 align="center">C0_util_sync_flops_0_7_26</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_10s_0_0_1.C0_util_sync_flops_0_7_27"><h5 align="center">C0_util_sync_flops_0_7_27</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_10s_0_0_1.C0_util_sync_flops_0_7_28"><h5 align="center">C0_util_sync_flops_0_7_28</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_10s_0_0_1.C0_util_sync_flops_0_7_29"><h5 align="center">C0_util_sync_flops_0_7_29</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_10s_0_0_1.C0_util_sync_flops_0_7_30"><h5 align="center">C0_util_sync_flops_0_7_30</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_gray_sync_bin_10s_2.C0_util_gray_to_bin_10s_2"><h5 align="center">C0_util_gray_to_bin_10s_2</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_fifo_core_Z96_layer0.C0_util_lat1_to_lat0_257s"><h5 align="center">C0_util_lat1_to_lat0_257s</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_fifo_core_Z96_layer0.C0_util_gray_sync_bin_10s_1_0"><h5 align="center">C0_util_gray_sync_bin_10s_1_0</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_gray_sync_bin_10s_1_0.C0_util_sync_10s_0_0_2"><h5 align="center">C0_util_sync_10s_0_0_2</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_10s_0_0_2.C0_util_sync_flops_0_7_31"><h5 align="center">C0_util_sync_flops_0_7_31</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_10s_0_0_2.C0_util_sync_flops_0_7_32"><h5 align="center">C0_util_sync_flops_0_7_32</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_10s_0_0_2.C0_util_sync_flops_0_7_33"><h5 align="center">C0_util_sync_flops_0_7_33</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_10s_0_0_2.C0_util_sync_flops_0_7_34"><h5 align="center">C0_util_sync_flops_0_7_34</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_10s_0_0_2.C0_util_sync_flops_0_7_35"><h5 align="center">C0_util_sync_flops_0_7_35</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_10s_0_0_2.C0_util_sync_flops_0_7_36"><h5 align="center">C0_util_sync_flops_0_7_36</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_10s_0_0_2.C0_util_sync_flops_0_7_37"><h5 align="center">C0_util_sync_flops_0_7_37</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_10s_0_0_2.C0_util_sync_flops_0_7_38"><h5 align="center">C0_util_sync_flops_0_7_38</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_10s_0_0_2.C0_util_sync_flops_0_7_39"><h5 align="center">C0_util_sync_flops_0_7_39</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_10s_0_0_2.C0_util_sync_flops_0_7_40"><h5 align="center">C0_util_sync_flops_0_7_40</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_gray_sync_bin_10s_1_0.C0_util_gray_to_bin_10s_3"><h5 align="center">C0_util_gray_to_bin_10s_3</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_fifo_Z97_layer0.C0_util_ram_9s_257s_32s_8s_0s_0s_512s"><h5 align="center">C0_util_ram_9s_257s_32s_8s_0s_0s_512s</h5></a><br><a href="rpt_top_areasrr.htm#C0_axi_if_Z91_layer0.C0_util_fifo_Z90_layer0"><h5 align="center">C0_util_fifo_Z90_layer0</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_fifo_Z90_layer0.C0_util_fifo_core_Z89_layer0"><h5 align="center">C0_util_fifo_core_Z89_layer0</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_fifo_core_Z89_layer0.C0_util_sync_flops_0_7_41"><h5 align="center">C0_util_sync_flops_0_7_41</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_fifo_core_Z89_layer0.C0_util_sync_flops_0_2"><h5 align="center">C0_util_sync_flops_0_2</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_fifo_core_Z89_layer0.C0_util_gray_sync_bin_5s_1"><h5 align="center">C0_util_gray_sync_bin_5s_1</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_gray_sync_bin_5s_1.C0_util_sync_5s_0_0"><h5 align="center">C0_util_sync_5s_0_0</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_5s_0_0.C0_util_sync_flops_0_3"><h5 align="center">C0_util_sync_flops_0_3</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_5s_0_0.C0_util_sync_flops_0_4"><h5 align="center">C0_util_sync_flops_0_4</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_5s_0_0.C0_util_sync_flops_0_5"><h5 align="center">C0_util_sync_flops_0_5</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_5s_0_0.C0_util_sync_flops_0_6"><h5 align="center">C0_util_sync_flops_0_6</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_5s_0_0.C0_util_sync_flops_0_9"><h5 align="center">C0_util_sync_flops_0_9</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_gray_sync_bin_5s_1.C0_util_gray_to_bin_5s"><h5 align="center">C0_util_gray_to_bin_5s</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_fifo_core_Z89_layer0.C0_util_gray_sync_bin_5s_0"><h5 align="center">C0_util_gray_sync_bin_5s_0</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_gray_sync_bin_5s_0.C0_util_sync_5s_0_0_0"><h5 align="center">C0_util_sync_5s_0_0_0</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_5s_0_0_0.C0_util_sync_flops_0_10"><h5 align="center">C0_util_sync_flops_0_10</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_5s_0_0_0.C0_util_sync_flops_0_11"><h5 align="center">C0_util_sync_flops_0_11</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_5s_0_0_0.C0_util_sync_flops_0_12"><h5 align="center">C0_util_sync_flops_0_12</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_5s_0_0_0.C0_util_sync_flops_0_13"><h5 align="center">C0_util_sync_flops_0_13</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_5s_0_0_0.C0_util_sync_flops_0_14"><h5 align="center">C0_util_sync_flops_0_14</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_gray_sync_bin_5s_0.C0_util_gray_to_bin_5s_1"><h5 align="center">C0_util_gray_to_bin_5s_1</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_fifo_core_Z89_layer0.C0_util_lat1_to_lat0_98s"><h5 align="center">C0_util_lat1_to_lat0_98s</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_fifo_Z90_layer0.C0_util_ram_4s_98s_32s_3s_0s_0s_16s"><h5 align="center">C0_util_ram_4s_98s_32s_3s_0s_0s_16s</h5></a><br><a href="rpt_top_areasrr.htm#C0_axi_if_Z91_layer0.C0_util_fifo_Z99_layer0"><h5 align="center">C0_util_fifo_Z99_layer0</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_fifo_Z99_layer0.C0_util_fifo_core_Z98_layer0"><h5 align="center">C0_util_fifo_core_Z98_layer0</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_fifo_core_Z98_layer0.C0_util_gray_sync_bin_9s_1"><h5 align="center">C0_util_gray_sync_bin_9s_1</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_gray_sync_bin_9s_1.C0_util_sync_9s_0_0"><h5 align="center">C0_util_sync_9s_0_0</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_9s_0_0.C0_util_sync_flops_0_16"><h5 align="center">C0_util_sync_flops_0_16</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_9s_0_0.C0_util_sync_flops_0_17"><h5 align="center">C0_util_sync_flops_0_17</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_9s_0_0.C0_util_sync_flops_0_18"><h5 align="center">C0_util_sync_flops_0_18</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_9s_0_0.C0_util_sync_flops_0_19"><h5 align="center">C0_util_sync_flops_0_19</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_9s_0_0.C0_util_sync_flops_0_20"><h5 align="center">C0_util_sync_flops_0_20</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_9s_0_0.C0_util_sync_flops_0_21"><h5 align="center">C0_util_sync_flops_0_21</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_9s_0_0.C0_util_sync_flops_0_22"><h5 align="center">C0_util_sync_flops_0_22</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_9s_0_0.C0_util_sync_flops_0_23"><h5 align="center">C0_util_sync_flops_0_23</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_9s_0_0.C0_util_sync_flops_0_24"><h5 align="center">C0_util_sync_flops_0_24</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_gray_sync_bin_9s_1.C0_util_gray_to_bin_9s"><h5 align="center">C0_util_gray_to_bin_9s</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_fifo_core_Z98_layer0.C0_util_gray_sync_bin_9s_0"><h5 align="center">C0_util_gray_sync_bin_9s_0</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_gray_sync_bin_9s_0.C0_util_sync_9s_0_0_0"><h5 align="center">C0_util_sync_9s_0_0_0</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_9s_0_0_0.C0_util_sync_flops_0_25"><h5 align="center">C0_util_sync_flops_0_25</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_9s_0_0_0.C0_util_sync_flops_0_26"><h5 align="center">C0_util_sync_flops_0_26</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_9s_0_0_0.C0_util_sync_flops_0_27"><h5 align="center">C0_util_sync_flops_0_27</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_9s_0_0_0.C0_util_sync_flops_0_28"><h5 align="center">C0_util_sync_flops_0_28</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_9s_0_0_0.C0_util_sync_flops_0_29"><h5 align="center">C0_util_sync_flops_0_29</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_9s_0_0_0.C0_util_sync_flops_0_30"><h5 align="center">C0_util_sync_flops_0_30</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_9s_0_0_0.C0_util_sync_flops_0_31"><h5 align="center">C0_util_sync_flops_0_31</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_9s_0_0_0.C0_util_sync_flops_0_32"><h5 align="center">C0_util_sync_flops_0_32</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_9s_0_0_0.C0_util_sync_flops_0_33"><h5 align="center">C0_util_sync_flops_0_33</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_gray_sync_bin_9s_0.C0_util_gray_to_bin_9s_1"><h5 align="center">C0_util_gray_to_bin_9s_1</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_fifo_core_Z98_layer0.C0_util_lat1_to_lat0_289s"><h5 align="center">C0_util_lat1_to_lat0_289s</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_fifo_Z99_layer0.C0_util_ram_8s_289s_32s_9s_0s_0s_256s"><h5 align="center">C0_util_ram_8s_289s_32s_9s_0s_0s_256s</h5></a><br><a href="rpt_top_areasrr.htm#C0_axi_if_Z91_layer0.C0_util_fifo_Z101_layer0"><h5 align="center">C0_util_fifo_Z101_layer0</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_fifo_Z101_layer0.C0_util_fifo_core_Z100_layer0"><h5 align="center">C0_util_fifo_core_Z100_layer0</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_fifo_core_Z100_layer0.C0_util_lat1_to_lat0_79s"><h5 align="center">C0_util_lat1_to_lat0_79s</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_fifo_Z101_layer0.C0_util_ram_8s_79s_32s_2s_0s_0s_256s"><h5 align="center">C0_util_ram_8s_79s_32s_2s_0s_0s_256s</h5></a><br><a href="rpt_top_areasrr.htm#C0_axi_if_Z91_layer0.C0_util_fifo_Z103_layer0"><h5 align="center">C0_util_fifo_Z103_layer0</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_fifo_Z103_layer0.C0_util_fifo_core_Z102_layer0"><h5 align="center">C0_util_fifo_core_Z102_layer0</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_fifo_core_Z102_layer0.C0_util_lat1_to_lat0_72s"><h5 align="center">C0_util_lat1_to_lat0_72s</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_fifo_Z103_layer0.C0_util_ram_9s_72s_32s_2s_0s_0s_512s"><h5 align="center">C0_util_ram_9s_72s_32s_2s_0s_0s_512s</h5></a><br><a href="rpt_top_areasrr.htm#C0_sdram_lb_Z138_layer0.C0_mpfe_Z108_layer0"><h5 align="center">C0_mpfe_Z108_layer0</h5></a><br><a href="rpt_top_areasrr.htm#C0_mpfe_Z108_layer0.C0_lb_fifo_13s_1s_38s_52s_1s_118s"><h5 align="center">C0_lb_fifo_13s_1s_38s_52s_1s_118s</h5></a><br><a href="rpt_top_areasrr.htm#C0_mpfe_Z108_layer0.C0_mpfe_req_tracking_Z104_layer0"><h5 align="center">C0_mpfe_req_tracking_Z104_layer0</h5></a><br><a href="rpt_top_areasrr.htm#C0_mpfe_req_tracking_Z104_layer0.C0_util_fifo_reg_65s_5s_32s_16s_0s_1s_0s_31s"><h5 align="center">C0_util_fifo_reg_65s_5s_32s_16s_0s_1s_0s_31s</h5></a><br><a href="rpt_top_areasrr.htm#C0_mpfe_Z108_layer0.C0_mpfe_req_tracking_Z105_layer0"><h5 align="center">C0_mpfe_req_tracking_Z105_layer0</h5></a><br><a href="rpt_top_areasrr.htm#C0_mpfe_req_tracking_Z105_layer0.C0_util_fifo_Z107_layer0"><h5 align="center">C0_util_fifo_Z107_layer0</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_fifo_Z107_layer0.C0_util_fifo_core_Z106_layer0"><h5 align="center">C0_util_fifo_core_Z106_layer0</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_fifo_core_Z106_layer0.C0_util_lat1_to_lat0_65s"><h5 align="center">C0_util_lat1_to_lat0_65s</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_fifo_Z107_layer0.C0_util_ram_5s_65s_32s_2s_0s_0s_32s"><h5 align="center">C0_util_ram_5s_65s_32s_2s_0s_0s_32s</h5></a><br><a href="rpt_top_areasrr.htm#C0_sdram_lb_Z138_layer0.C0_rmw_Z112_layer0"><h5 align="center">C0_rmw_Z112_layer0</h5></a><br><a href="rpt_top_areasrr.htm#C0_rmw_Z112_layer0.C0_multiburst_qr_Z113_layer0"><h5 align="center">C0_multiburst_qr_Z113_layer0</h5></a><br><a href="rpt_top_areasrr.htm#C0_rmw_Z112_layer0.C0_util_param_latency_1s_2s_0_0s"><h5 align="center">C0_util_param_latency_1s_2s_0_0s</h5></a><br><a href="rpt_top_areasrr.htm#C0_rmw_Z112_layer0.C0_util_param_latency_1s_2s_0_0s_0"><h5 align="center">C0_util_param_latency_1s_2s_0_0s_0</h5></a><br><a href="rpt_top_areasrr.htm#C0_rmw_Z112_layer0.C0_util_param_latency_3s_2s_0_0s"><h5 align="center">C0_util_param_latency_3s_2s_0_0s</h5></a><br><a href="rpt_top_areasrr.htm#C0_sdram_lb_Z138_layer0.C0_dfi_rddata_align_Z114_layer0"><h5 align="center">C0_dfi_rddata_align_Z114_layer0</h5></a><br><a href="rpt_top_areasrr.htm#C0_sdram_lb_Z138_layer0.C0_util_sync_bus_16s_0_1024s"><h5 align="center">C0_util_sync_bus_16s_0_1024s</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_bus_16s_0_1024s.C0_util_sync_flops_0_34"><h5 align="center">C0_util_sync_flops_0_34</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_bus_16s_0_1024s.C0_util_sync_toggle_pos_0s"><h5 align="center">C0_util_sync_toggle_pos_0s</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_toggle_pos_0s.C0_util_sync_flops_0_37"><h5 align="center">C0_util_sync_flops_0_37</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_bus_16s_0_1024s.C0_util_sync_toggle_pos_0s_1"><h5 align="center">C0_util_sync_toggle_pos_0s_1</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_toggle_pos_0s_1.C0_util_sync_flops_0_38"><h5 align="center">C0_util_sync_flops_0_38</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_toggle_pos_0s_1.C0_util_sync_flops_0_40"><h5 align="center">C0_util_sync_flops_0_40</h5></a><br><a href="rpt_top_areasrr.htm#C0_sdram_lb_Z138_layer0.C0_util_sync_1s_0_0_0"><h5 align="center">C0_util_sync_1s_0_0_0</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_1s_0_0_0.C0_util_sync_flops_0_41"><h5 align="center">C0_util_sync_flops_0_41</h5></a><br><a href="rpt_top_areasrr.htm#C0_sdram_lb_Z138_layer0.C0_fastinit_Z127_layer0"><h5 align="center">C0_fastinit_Z127_layer0</h5></a><br><a href="rpt_top_areasrr.htm#C0_fastinit_Z127_layer0.C0_fastsdram_Z121_layer0"><h5 align="center">C0_fastsdram_Z121_layer0</h5></a><br><a href="rpt_top_areasrr.htm#C0_fastsdram_Z121_layer0.C0_openbank_6"><h5 align="center">C0_openbank_6</h5></a><br><a href="rpt_top_areasrr.htm#C0_fastsdram_Z121_layer0.C0_openbank_6_0"><h5 align="center">C0_openbank_6_0</h5></a><br><a href="rpt_top_areasrr.htm#C0_fastsdram_Z121_layer0.C0_openbank_6_1"><h5 align="center">C0_openbank_6_1</h5></a><br><a href="rpt_top_areasrr.htm#C0_fastsdram_Z121_layer0.C0_openbank_6_2"><h5 align="center">C0_openbank_6_2</h5></a><br><a href="rpt_top_areasrr.htm#C0_fastsdram_Z121_layer0.C0_openrank_Z125_layer0"><h5 align="center">C0_openrank_Z125_layer0</h5></a><br><a href="rpt_top_areasrr.htm#C0_openrank_Z125_layer0.C0_wtr_tracking_Z123_layer0"><h5 align="center">C0_wtr_tracking_Z123_layer0</h5></a><br><a href="rpt_top_areasrr.htm#C0_openrank_Z125_layer0.C0_wtr_tracking_Z124_layer0"><h5 align="center">C0_wtr_tracking_Z124_layer0</h5></a><br><a href="rpt_top_areasrr.htm#C0_openrank_Z125_layer0.C0_wtr_tracking_Z124_layer0_3"><h5 align="center">C0_wtr_tracking_Z124_layer0_3</h5></a><br><a href="rpt_top_areasrr.htm#C0_openrank_Z125_layer0.C0_wtr_tracking_Z124_layer0_4"><h5 align="center">C0_wtr_tracking_Z124_layer0_4</h5></a><br><a href="rpt_top_areasrr.htm#C0_openrank_Z125_layer0.C0_wtr_tracking_Z124_layer0_5"><h5 align="center">C0_wtr_tracking_Z124_layer0_5</h5></a><br><a href="rpt_top_areasrr.htm#C0_openrank_Z125_layer0.C0_rw_tracking_Z122_layer0"><h5 align="center">C0_rw_tracking_Z122_layer0</h5></a><br><a href="rpt_top_areasrr.htm#C0_fastsdram_Z121_layer0.C0_qm_Z126_layer0"><h5 align="center">C0_qm_Z126_layer0</h5></a><br><a href="rpt_top_areasrr.htm#C0_fastsdram_Z121_layer0.C0_qm_Z126_layer0_0"><h5 align="center">C0_qm_Z126_layer0_0</h5></a><br><a href="rpt_top_areasrr.htm#C0_fastsdram_Z121_layer0.C0_qm_Z126_layer0_1"><h5 align="center">C0_qm_Z126_layer0_1</h5></a><br><a href="rpt_top_areasrr.htm#C0_fastsdram_Z121_layer0.C0_odt_gen_Z115_layer0"><h5 align="center">C0_odt_gen_Z115_layer0</h5></a><br><a href="rpt_top_areasrr.htm#C0_fastsdram_Z121_layer0.C0_preamble_phase_shift_Z116_layer0_0"><h5 align="center">C0_preamble_phase_shift_Z116_layer0_0</h5></a><br><a href="rpt_top_areasrr.htm#C0_fastsdram_Z121_layer0.C0_prog_pipe_delay_4s_0_7s_40s"><h5 align="center">C0_prog_pipe_delay_4s_0_7s_40s</h5></a><br><a href="rpt_top_areasrr.htm#C0_fastsdram_Z121_layer0.C0_prog_pipe_delay_2s_0_7s_40s"><h5 align="center">C0_prog_pipe_delay_2s_0_7s_40s</h5></a><br><a href="rpt_top_areasrr.htm#C0_fastsdram_Z121_layer0.C0_wrcmd_data_delay_Z118_layer0"><h5 align="center">C0_wrcmd_data_delay_Z118_layer0</h5></a><br><a href="rpt_top_areasrr.htm#C0_fastsdram_Z121_layer0.C0_wrcmd_data_delay_Z118_layer0_2"><h5 align="center">C0_wrcmd_data_delay_Z118_layer0_2</h5></a><br><a href="rpt_top_areasrr.htm#C0_fastsdram_Z121_layer0.C0_util_param_latency_130s_3s_0s_1s"><h5 align="center">C0_util_param_latency_130s_3s_0s_1s</h5></a><br><a href="rpt_top_areasrr.htm#C0_fastsdram_Z121_layer0.C0_util_param_latency_48s_3s_1s_1s"><h5 align="center">C0_util_param_latency_48s_3s_1s_1s</h5></a><br><a href="rpt_top_areasrr.htm#C0_fastsdram_Z121_layer0.C0_prog_pipe_delay_1s_0_2s_2s_44"><h5 align="center">C0_prog_pipe_delay_1s_0_2s_2s_44</h5></a><br><a href="rpt_top_areasrr.htm#C0_fastinit_Z127_layer0.C0_util_sync_1s_0_0_1"><h5 align="center">C0_util_sync_1s_0_0_1</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_1s_0_0_1.C0_util_sync_flops_0_42"><h5 align="center">C0_util_sync_flops_0_42</h5></a><br><a href="rpt_top_areasrr.htm#C0_fastinit_Z127_layer0.C0_util_sync_1s_0_0_2"><h5 align="center">C0_util_sync_1s_0_0_2</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_1s_0_0_2.C0_util_sync_flops_0_43"><h5 align="center">C0_util_sync_flops_0_43</h5></a><br><a href="rpt_top_areasrr.htm#C0_sdram_lb_Z138_layer0.C0_freq_ratio_cac_Z128_layer0"><h5 align="center">C0_freq_ratio_cac_Z128_layer0</h5></a><br><a href="rpt_top_areasrr.htm#C0_sdram_lb_Z138_layer0.C0_freq_ratio_data_Z129_layer0"><h5 align="center">C0_freq_ratio_data_Z129_layer0</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_1s_0"><h5 align="center">C0_dfi_phase_shift_dynamic_4s_1s_0</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0"><h5 align="center">C0_dfi_phase_shift_dynamic_4s_0s_0</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31"><h5 align="center">C0_dfi_phase_shift_dynamic_4s_0s_0_31</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_32"><h5 align="center">C0_dfi_phase_shift_dynamic_4s_0s_0_32</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_33"><h5 align="center">C0_dfi_phase_shift_dynamic_4s_0s_0_33</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_34"><h5 align="center">C0_dfi_phase_shift_dynamic_4s_0s_0_34</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_35"><h5 align="center">C0_dfi_phase_shift_dynamic_4s_0s_0_35</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_36"><h5 align="center">C0_dfi_phase_shift_dynamic_4s_0s_0_36</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_37"><h5 align="center">C0_dfi_phase_shift_dynamic_4s_0s_0_37</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_38"><h5 align="center">C0_dfi_phase_shift_dynamic_4s_0s_0_38</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_39"><h5 align="center">C0_dfi_phase_shift_dynamic_4s_0s_0_39</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_40"><h5 align="center">C0_dfi_phase_shift_dynamic_4s_0s_0_40</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_41"><h5 align="center">C0_dfi_phase_shift_dynamic_4s_0s_0_41</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_42"><h5 align="center">C0_dfi_phase_shift_dynamic_4s_0s_0_42</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_43"><h5 align="center">C0_dfi_phase_shift_dynamic_4s_0s_0_43</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_44"><h5 align="center">C0_dfi_phase_shift_dynamic_4s_0s_0_44</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_45"><h5 align="center">C0_dfi_phase_shift_dynamic_4s_0s_0_45</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_46"><h5 align="center">C0_dfi_phase_shift_dynamic_4s_0s_0_46</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_47"><h5 align="center">C0_dfi_phase_shift_dynamic_4s_0s_0_47</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_48"><h5 align="center">C0_dfi_phase_shift_dynamic_4s_0s_0_48</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_49"><h5 align="center">C0_dfi_phase_shift_dynamic_4s_0s_0_49</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_50"><h5 align="center">C0_dfi_phase_shift_dynamic_4s_0s_0_50</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_51"><h5 align="center">C0_dfi_phase_shift_dynamic_4s_0s_0_51</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_52"><h5 align="center">C0_dfi_phase_shift_dynamic_4s_0s_0_52</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_53"><h5 align="center">C0_dfi_phase_shift_dynamic_4s_0s_0_53</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_54"><h5 align="center">C0_dfi_phase_shift_dynamic_4s_0s_0_54</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_55"><h5 align="center">C0_dfi_phase_shift_dynamic_4s_0s_0_55</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_56"><h5 align="center">C0_dfi_phase_shift_dynamic_4s_0s_0_56</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_57"><h5 align="center">C0_dfi_phase_shift_dynamic_4s_0s_0_57</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_58"><h5 align="center">C0_dfi_phase_shift_dynamic_4s_0s_0_58</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_59"><h5 align="center">C0_dfi_phase_shift_dynamic_4s_0s_0_59</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_60"><h5 align="center">C0_dfi_phase_shift_dynamic_4s_0s_0_60</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_61"><h5 align="center">C0_dfi_phase_shift_dynamic_4s_0s_0_61</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39"><h5 align="center">C0_dfi_phase_shift_dynamic_4s_0s_0_31_39</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_0"><h5 align="center">C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_0</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_1"><h5 align="center">C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_1</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_2"><h5 align="center">C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_2</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_3"><h5 align="center">C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_3</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_4"><h5 align="center">C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_4</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_5"><h5 align="center">C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_5</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_6"><h5 align="center">C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_6</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_7"><h5 align="center">C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_7</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_8"><h5 align="center">C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_8</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_9"><h5 align="center">C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_9</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_10"><h5 align="center">C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_10</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_11"><h5 align="center">C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_11</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_12"><h5 align="center">C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_12</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_13"><h5 align="center">C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_13</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_14"><h5 align="center">C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_14</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_15"><h5 align="center">C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_15</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_16"><h5 align="center">C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_16</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_17"><h5 align="center">C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_17</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_18"><h5 align="center">C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_18</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_19"><h5 align="center">C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_19</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_20"><h5 align="center">C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_20</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_21"><h5 align="center">C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_21</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_22"><h5 align="center">C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_22</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_23"><h5 align="center">C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_23</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_24"><h5 align="center">C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_24</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_25"><h5 align="center">C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_25</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_26"><h5 align="center">C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_26</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_27"><h5 align="center">C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_27</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_28"><h5 align="center">C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_28</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_29"><h5 align="center">C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_29</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_30"><h5 align="center">C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_30</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_31"><h5 align="center">C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_31</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_32"><h5 align="center">C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_32</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_33"><h5 align="center">C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_33</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_34"><h5 align="center">C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_34</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_35"><h5 align="center">C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_35</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_36"><h5 align="center">C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_36</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_37"><h5 align="center">C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_37</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_38"><h5 align="center">C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_38</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_1s_0_4"><h5 align="center">C0_dfi_phase_shift_dynamic_4s_1s_0_4</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_0</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_0"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_0_0</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_1"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_0_1</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_2"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_0_2</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_3"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_0_3</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_4"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_0_4</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_5"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_0_5</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_6"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_0_6</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_7"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_0_7</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_8"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_0_8</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_9"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_0_9</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_10"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_0_10</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_11"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_0_11</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_12"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_0_12</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_13"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_0_13</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_14"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_0_14</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_15"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_0_15</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_16"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_0_16</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_17"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_0_17</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_18"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_0_18</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_19"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_0_19</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_20"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_0_20</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_21"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_0_21</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_22"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_0_22</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_23"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_0_23</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_24"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_0_24</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_25"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_0_25</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_26"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_0_26</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_27"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_0_27</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_28"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_0_28</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_29"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_0_29</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_30"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_0_30</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_31"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_0_31</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_32"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_0_32</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_33"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_0_33</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_34"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_0_34</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_35"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_0_35</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_36"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_0_36</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_37"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_0_37</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_38"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_0_38</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_39"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_0_39</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_40"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_0_40</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_41"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_0_41</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_42"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_0_42</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_43"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_0_43</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_44"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_0_44</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_45"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_0_45</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_46"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_0_46</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_47"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_0_47</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_48"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_0_48</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_49"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_0_49</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_50"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_0_50</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_51"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_0_51</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_52"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_0_52</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_53"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_0_53</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_54"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_0_54</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_55"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_0_55</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_56"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_0_56</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_57"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_0_57</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_58"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_0_58</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_59"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_0_59</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_60"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_0_60</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_61"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_0_61</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_62"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_0_62</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_63"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_0_63</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_64"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_0_64</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_65"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_0_65</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_66"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_0_66</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_67"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_0_67</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_68"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_0_68</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_69"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_0_69</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_70"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_0_70</h5></a><br><a href="rpt_top_areasrr.htm#C0_sdram_lb_Z138_layer0.C0_prog_pipe_delay_320s_0_1s_1s"><h5 align="center">C0_prog_pipe_delay_320s_0_1s_1s</h5></a><br><a href="rpt_top_areasrr.htm#C0_sdram_lb_Z138_layer0.C0_prog_pipe_delay_64s_1_1s_1s"><h5 align="center">C0_prog_pipe_delay_64s_1_1s_1s</h5></a><br><a href="rpt_top_areasrr.htm#C0_sdram_lb_Z138_layer0.C0_dfi_timing_gen_Z132_layer0"><h5 align="center">C0_dfi_timing_gen_Z132_layer0</h5></a><br><a href="rpt_top_areasrr.htm#C0_sdram_lb_Z138_layer0.C0_init_pda_mrs_interface_Z136_layer0"><h5 align="center">C0_init_pda_mrs_interface_Z136_layer0</h5></a><br><a href="rpt_top_areasrr.htm#C0_sdram_lb_Z138_layer0.C0_merge_read_valid_40s_32s_5s_0_1"><h5 align="center">C0_merge_read_valid_40s_32s_5s_0_1</h5></a><br><a href="rpt_top_areasrr.htm#PF_DDR4_SS.PF_DDR4_SS_CCC_0_PF_CCC"><h5 align="center">PF_DDR4_SS_CCC_0_PF_CCC</h5></a><br><a href="rpt_top_areasrr.htm#PF_DDR4_SS.PF_DDR4_SS_DDRPHY_BLK"><h5 align="center">PF_DDR4_SS_DDRPHY_BLK</h5></a><br><a href="rpt_top_areasrr.htm#PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD"><h5 align="center">PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD</h5></a><br><a href="rpt_top_areasrr.htm#PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_IOD_A_12_PF_IOD"><h5 align="center">PF_DDR4_SS_DDRPHY_BLK_IOD_A_12_PF_IOD</h5></a><br><a href="rpt_top_areasrr.htm#PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_IOD_A_13_PF_IOD"><h5 align="center">PF_DDR4_SS_DDRPHY_BLK_IOD_A_13_PF_IOD</h5></a><br><a href="rpt_top_areasrr.htm#PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_IOD_ACT_N_PF_IOD"><h5 align="center">PF_DDR4_SS_DDRPHY_BLK_IOD_ACT_N_PF_IOD</h5></a><br><a href="rpt_top_areasrr.htm#PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_IOD_BA_PF_IOD"><h5 align="center">PF_DDR4_SS_DDRPHY_BLK_IOD_BA_PF_IOD</h5></a><br><a href="rpt_top_areasrr.htm#PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD"><h5 align="center">PF_DDR4_SS_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD</h5></a><br><a href="rpt_top_areasrr.htm#PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_IOD_BG_PF_IOD"><h5 align="center">PF_DDR4_SS_DDRPHY_BLK_IOD_BG_PF_IOD</h5></a><br><a href="rpt_top_areasrr.htm#PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_IOD_CAS_N_PF_IOD"><h5 align="center">PF_DDR4_SS_DDRPHY_BLK_IOD_CAS_N_PF_IOD</h5></a><br><a href="rpt_top_areasrr.htm#PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_IOD_CKE_PF_IOD"><h5 align="center">PF_DDR4_SS_DDRPHY_BLK_IOD_CKE_PF_IOD</h5></a><br><a href="rpt_top_areasrr.htm#PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_IOD_CS_N_PF_IOD"><h5 align="center">PF_DDR4_SS_DDRPHY_BLK_IOD_CS_N_PF_IOD</h5></a><br><a href="rpt_top_areasrr.htm#PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_IOD_ODT_PF_IOD"><h5 align="center">PF_DDR4_SS_DDRPHY_BLK_IOD_ODT_PF_IOD</h5></a><br><a href="rpt_top_areasrr.htm#PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_IOD_RAS_N_PF_IOD"><h5 align="center">PF_DDR4_SS_DDRPHY_BLK_IOD_RAS_N_PF_IOD</h5></a><br><a href="rpt_top_areasrr.htm#PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_IOD_REF_CLK_TRAINING_PF_IOD"><h5 align="center">PF_DDR4_SS_DDRPHY_BLK_IOD_REF_CLK_TRAINING_PF_IOD</h5></a><br><a href="rpt_top_areasrr.htm#PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_IOD_RESET_N_PF_IOD"><h5 align="center">PF_DDR4_SS_DDRPHY_BLK_IOD_RESET_N_PF_IOD</h5></a><br><a href="rpt_top_areasrr.htm#PF_DDR4_SS_DDRPHY_BLK.COREDDR_TIP_Z145_layer0"><h5 align="center">COREDDR_TIP_Z145_layer0</h5></a><br><a href="rpt_top_areasrr.htm#COREDDR_TIP_Z145_layer0.COREDDR_TIP_INT_Z144_layer0"><h5 align="center">COREDDR_TIP_INT_Z144_layer0</h5></a><br><a href="rpt_top_areasrr.htm#COREDDR_TIP_INT_Z144_layer0.register_bank_1s_4s"><h5 align="center">register_bank_1s_4s</h5></a><br><a href="rpt_top_areasrr.htm#COREDDR_TIP_INT_Z144_layer0.TIP_CTRL_BLK_Z143_layer0"><h5 align="center">TIP_CTRL_BLK_Z143_layer0</h5></a><br><a href="rpt_top_areasrr.htm#TIP_CTRL_BLK_Z143_layer0.TRN_CLK_4s_1s_0s_1s_2s_3s_4s"><h5 align="center">TRN_CLK_4s_1s_0s_1s_2s_3s_4s</h5></a><br><a href="rpt_top_areasrr.htm#TRN_CLK_4s_1s_0s_1s_2s_3s_4s.flag_generator_1s"><h5 align="center">flag_generator_1s</h5></a><br><a href="rpt_top_areasrr.htm#flag_generator_1s.noisy_data_detector_1s"><h5 align="center">noisy_data_detector_1s</h5></a><br><a href="rpt_top_areasrr.htm#flag_generator_1s.data_transition_detector_1s_8"><h5 align="center">data_transition_detector_1s_8</h5></a><br><a href="rpt_top_areasrr.htm#TRN_CLK_4s_1s_0s_1s_2s_3s_4s.flag_generator_1s_8"><h5 align="center">flag_generator_1s_8</h5></a><br><a href="rpt_top_areasrr.htm#flag_generator_1s_8.noisy_data_detector_1s_0"><h5 align="center">noisy_data_detector_1s_0</h5></a><br><a href="rpt_top_areasrr.htm#flag_generator_1s_8.data_transition_detector_1s_8_0"><h5 align="center">data_transition_detector_1s_8_0</h5></a><br><a href="rpt_top_areasrr.htm#TRN_CLK_4s_1s_0s_1s_2s_3s_4s.flag_generator_1s_9"><h5 align="center">flag_generator_1s_9</h5></a><br><a href="rpt_top_areasrr.htm#flag_generator_1s_9.noisy_data_detector_1s_1"><h5 align="center">noisy_data_detector_1s_1</h5></a><br><a href="rpt_top_areasrr.htm#flag_generator_1s_9.data_transition_detector_1s_8_1"><h5 align="center">data_transition_detector_1s_8_1</h5></a><br><a href="rpt_top_areasrr.htm#TRN_CLK_4s_1s_0s_1s_2s_3s_4s.flag_generator_1s_10"><h5 align="center">flag_generator_1s_10</h5></a><br><a href="rpt_top_areasrr.htm#flag_generator_1s_10.noisy_data_detector_1s_2"><h5 align="center">noisy_data_detector_1s_2</h5></a><br><a href="rpt_top_areasrr.htm#flag_generator_1s_10.data_transition_detector_1s_8_2"><h5 align="center">data_transition_detector_1s_8_2</h5></a><br><a href="rpt_top_areasrr.htm#TRN_CLK_4s_1s_0s_1s_2s_3s_4s.flag_generator_1s_11"><h5 align="center">flag_generator_1s_11</h5></a><br><a href="rpt_top_areasrr.htm#flag_generator_1s_11.noisy_data_detector_1s_3"><h5 align="center">noisy_data_detector_1s_3</h5></a><br><a href="rpt_top_areasrr.htm#flag_generator_1s_11.data_transition_detector_1s_8_3"><h5 align="center">data_transition_detector_1s_8_3</h5></a><br><a href="rpt_top_areasrr.htm#TRN_CLK_4s_1s_0s_1s_2s_3s_4s.flag_generator_1s_12"><h5 align="center">flag_generator_1s_12</h5></a><br><a href="rpt_top_areasrr.htm#flag_generator_1s_12.noisy_data_detector_1s_4"><h5 align="center">noisy_data_detector_1s_4</h5></a><br><a href="rpt_top_areasrr.htm#flag_generator_1s_12.data_transition_detector_1s_8_4"><h5 align="center">data_transition_detector_1s_8_4</h5></a><br><a href="rpt_top_areasrr.htm#TRN_CLK_4s_1s_0s_1s_2s_3s_4s.flag_generator_1s_13"><h5 align="center">flag_generator_1s_13</h5></a><br><a href="rpt_top_areasrr.htm#flag_generator_1s_13.noisy_data_detector_1s_5"><h5 align="center">noisy_data_detector_1s_5</h5></a><br><a href="rpt_top_areasrr.htm#flag_generator_1s_13.data_transition_detector_1s_8_5"><h5 align="center">data_transition_detector_1s_8_5</h5></a><br><a href="rpt_top_areasrr.htm#TRN_CLK_4s_1s_0s_1s_2s_3s_4s.flag_generator_1s_14"><h5 align="center">flag_generator_1s_14</h5></a><br><a href="rpt_top_areasrr.htm#flag_generator_1s_14.noisy_data_detector_1s_6"><h5 align="center">noisy_data_detector_1s_6</h5></a><br><a href="rpt_top_areasrr.htm#flag_generator_1s_14.data_transition_detector_1s_8_6"><h5 align="center">data_transition_detector_1s_8_6</h5></a><br><a href="rpt_top_areasrr.htm#TRN_CLK_4s_1s_0s_1s_2s_3s_4s.trn_bclksclk"><h5 align="center">trn_bclksclk</h5></a><br><a href="rpt_top_areasrr.htm#TRN_CLK_4s_1s_0s_1s_2s_3s_4s.trn_cmd_addr"><h5 align="center">trn_cmd_addr</h5></a><br><a href="rpt_top_areasrr.htm#TRN_CLK_4s_1s_0s_1s_2s_3s_4s.flag_generator_1s_15"><h5 align="center">flag_generator_1s_15</h5></a><br><a href="rpt_top_areasrr.htm#flag_generator_1s_15.noisy_data_detector_1s_7"><h5 align="center">noisy_data_detector_1s_7</h5></a><br><a href="rpt_top_areasrr.htm#flag_generator_1s_15.data_transition_detector_1s_8_7"><h5 align="center">data_transition_detector_1s_8_7</h5></a><br><a href="rpt_top_areasrr.htm#TRN_CLK_4s_1s_0s_1s_2s_3s_4s.trn_dqsw"><h5 align="center">trn_dqsw</h5></a><br><a href="rpt_top_areasrr.htm#TRN_CLK_4s_1s_0s_1s_2s_3s_4s.trn_dqsw_3"><h5 align="center">trn_dqsw_3</h5></a><br><a href="rpt_top_areasrr.htm#TRN_CLK_4s_1s_0s_1s_2s_3s_4s.trn_dqsw_4"><h5 align="center">trn_dqsw_4</h5></a><br><a href="rpt_top_areasrr.htm#TRN_CLK_4s_1s_0s_1s_2s_3s_4s.trn_dqsw_5"><h5 align="center">trn_dqsw_5</h5></a><br><a href="rpt_top_areasrr.htm#TIP_CTRL_BLK_Z143_layer0.LEVELLING_4s_8_8_8_8_8_8_8_8_8"><h5 align="center">LEVELLING_4s_8_8_8_8_8_8_8_8_8</h5></a><br><a href="rpt_top_areasrr.htm#LEVELLING_4s_8_8_8_8_8_8_8_8_8.RDLVL_4s_8_8_8_8_8_8_8_8_8"><h5 align="center">RDLVL_4s_8_8_8_8_8_8_8_8_8</h5></a><br><a href="rpt_top_areasrr.htm#RDLVL_4s_8_8_8_8_8_8_8_8_8.RDLVL_SMS_4s_8_8_8_8_8_8_8_8_8"><h5 align="center">RDLVL_SMS_4s_8_8_8_8_8_8_8_8_8</h5></a><br><a href="rpt_top_areasrr.htm#RDLVL_SMS_4s_8_8_8_8_8_8_8_8_8.RDLVL_TRAIN"><h5 align="center">RDLVL_TRAIN</h5></a><br><a href="rpt_top_areasrr.htm#RDLVL_TRAIN.gate_training_3"><h5 align="center">gate_training_3</h5></a><br><a href="rpt_top_areasrr.htm#RDLVL_TRAIN.dq_align_dqs_optimization_3"><h5 align="center">dq_align_dqs_optimization_3</h5></a><br><a href="rpt_top_areasrr.htm#RDLVL_SMS_4s_8_8_8_8_8_8_8_8_8.RDLVL_TRAIN_3"><h5 align="center">RDLVL_TRAIN_3</h5></a><br><a href="rpt_top_areasrr.htm#RDLVL_TRAIN_3.gate_training_3_0"><h5 align="center">gate_training_3_0</h5></a><br><a href="rpt_top_areasrr.htm#RDLVL_TRAIN_3.dq_align_dqs_optimization_3_0"><h5 align="center">dq_align_dqs_optimization_3_0</h5></a><br><a href="rpt_top_areasrr.htm#RDLVL_SMS_4s_8_8_8_8_8_8_8_8_8.RDLVL_TRAIN_4"><h5 align="center">RDLVL_TRAIN_4</h5></a><br><a href="rpt_top_areasrr.htm#RDLVL_TRAIN_4.gate_training_3_1"><h5 align="center">gate_training_3_1</h5></a><br><a href="rpt_top_areasrr.htm#RDLVL_TRAIN_4.dq_align_dqs_optimization_3_1"><h5 align="center">dq_align_dqs_optimization_3_1</h5></a><br><a href="rpt_top_areasrr.htm#RDLVL_SMS_4s_8_8_8_8_8_8_8_8_8.RDLVL_TRAIN_5"><h5 align="center">RDLVL_TRAIN_5</h5></a><br><a href="rpt_top_areasrr.htm#RDLVL_TRAIN_5.gate_training_3_2"><h5 align="center">gate_training_3_2</h5></a><br><a href="rpt_top_areasrr.htm#RDLVL_TRAIN_5.dq_align_dqs_optimization_3_2"><h5 align="center">dq_align_dqs_optimization_3_2</h5></a><br><a href="rpt_top_areasrr.htm#LEVELLING_4s_8_8_8_8_8_8_8_8_8.WRLVL_4s"><h5 align="center">WRLVL_4s</h5></a><br><a href="rpt_top_areasrr.htm#WRLVL_4s.WRLVL_BOT"><h5 align="center">WRLVL_BOT</h5></a><br><a href="rpt_top_areasrr.htm#WRLVL_4s.WRLVL_BOT_3"><h5 align="center">WRLVL_BOT_3</h5></a><br><a href="rpt_top_areasrr.htm#WRLVL_4s.WRLVL_BOT_4"><h5 align="center">WRLVL_BOT_4</h5></a><br><a href="rpt_top_areasrr.htm#WRLVL_4s.WRLVL_BOT_5"><h5 align="center">WRLVL_BOT_5</h5></a><br><a href="rpt_top_areasrr.htm#LEVELLING_4s_8_8_8_8_8_8_8_8_8.VREF_TR_4s"><h5 align="center">VREF_TR_4s</h5></a><br><a href="rpt_top_areasrr.htm#LEVELLING_4s_8_8_8_8_8_8_8_8_8.IOG_IF_4s_36s_0_1"><h5 align="center">IOG_IF_4s_36s_0_1</h5></a><br><a href="rpt_top_areasrr.htm#IOG_IF_4s_36s_0_1.APB_IOG_CTRL_SM"><h5 align="center">APB_IOG_CTRL_SM</h5></a><br><a href="rpt_top_areasrr.htm#LEVELLING_4s_8_8_8_8_8_8_8_8_8.TRN_COMPLETE_Z141_layer0"><h5 align="center">TRN_COMPLETE_Z141_layer0</h5></a><br><a href="rpt_top_areasrr.htm#LEVELLING_4s_8_8_8_8_8_8_8_8_8.DELAY_CTRL_8s_1s"><h5 align="center">DELAY_CTRL_8s_1s</h5></a><br><a href="rpt_top_areasrr.htm#LEVELLING_4s_8_8_8_8_8_8_8_8_8.DELAY_CTRL_8s_1s_3"><h5 align="center">DELAY_CTRL_8s_1s_3</h5></a><br><a href="rpt_top_areasrr.htm#LEVELLING_4s_8_8_8_8_8_8_8_8_8.DELAY_CTRL_8s_1s_4"><h5 align="center">DELAY_CTRL_8s_1s_4</h5></a><br><a href="rpt_top_areasrr.htm#LEVELLING_4s_8_8_8_8_8_8_8_8_8.DELAY_CTRL_8s_1s_5"><h5 align="center">DELAY_CTRL_8s_1s_5</h5></a><br><a href="rpt_top_areasrr.htm#TIP_CTRL_BLK_Z143_layer0.PHY_SIG_MOD_4s_2s"><h5 align="center">PHY_SIG_MOD_4s_2s</h5></a><br><a href="rpt_top_areasrr.htm#TIP_CTRL_BLK_Z143_layer0.ddr4_vref"><h5 align="center">ddr4_vref</h5></a><br><a href="rpt_top_areasrr.htm#TIP_CTRL_BLK_Z143_layer0.write_callibrator_Z142_layer0"><h5 align="center">write_callibrator_Z142_layer0</h5></a><br><a href="rpt_top_areasrr.htm#COREDDR_TIP_INT_Z144_layer0.LANE_ALIGNMENT_4s_2s_3s_7s"><h5 align="center">LANE_ALIGNMENT_4s_2s_3s_7s</h5></a><br><a href="rpt_top_areasrr.htm#LANE_ALIGNMENT_4s_2s_3s_7s.LANE_CTRL_4s_1s"><h5 align="center">LANE_CTRL_4s_1s</h5></a><br><a href="rpt_top_areasrr.htm#LANE_ALIGNMENT_4s_2s_3s_7s.FIFO_BLK_3s_2s"><h5 align="center">FIFO_BLK_3s_2s</h5></a><br><a href="rpt_top_areasrr.htm#FIFO_BLK_3s_2s.ram_simple_dp_3s_64s_2s_2s"><h5 align="center">ram_simple_dp_3s_64s_2s_2s</h5></a><br><a href="rpt_top_areasrr.htm#LANE_ALIGNMENT_4s_2s_3s_7s.FIFO_BLK_3s_2s_0"><h5 align="center">FIFO_BLK_3s_2s_0</h5></a><br><a href="rpt_top_areasrr.htm#FIFO_BLK_3s_2s_0.ram_simple_dp_3s_64s_2s_2s_0"><h5 align="center">ram_simple_dp_3s_64s_2s_2s_0</h5></a><br><a href="rpt_top_areasrr.htm#LANE_ALIGNMENT_4s_2s_3s_7s.FIFO_BLK_3s_2s_1"><h5 align="center">FIFO_BLK_3s_2s_1</h5></a><br><a href="rpt_top_areasrr.htm#FIFO_BLK_3s_2s_1.ram_simple_dp_3s_64s_2s_2s_1"><h5 align="center">ram_simple_dp_3s_64s_2s_2s_1</h5></a><br><a href="rpt_top_areasrr.htm#LANE_ALIGNMENT_4s_2s_3s_7s.FIFO_BLK_3s_2s_2"><h5 align="center">FIFO_BLK_3s_2s_2</h5></a><br><a href="rpt_top_areasrr.htm#FIFO_BLK_3s_2s_2.ram_simple_dp_3s_64s_2s_2s_2"><h5 align="center">ram_simple_dp_3s_64s_2s_2s_2</h5></a><br><a href="rpt_top_areasrr.htm#COREDDR_TIP_INT_Z144_layer0.ddr_init_iterator"><h5 align="center">ddr_init_iterator</h5></a><br><a href="rpt_top_areasrr.htm#PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_IOD_WE_N_PF_IOD"><h5 align="center">PF_DDR4_SS_DDRPHY_BLK_IOD_WE_N_PF_IOD</h5></a><br><a href="rpt_top_areasrr.htm#PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL"><h5 align="center">PF_DDR4_SS_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL</h5></a><br><a href="rpt_top_areasrr.htm#PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DM_PF_IOD"><h5 align="center">PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DM_PF_IOD</h5></a><br><a href="rpt_top_areasrr.htm#PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DQ_PF_IOD"><h5 align="center">PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DQ_PF_IOD</h5></a><br><a href="rpt_top_areasrr.htm#PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DQS_PF_IOD"><h5 align="center">PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DQS_PF_IOD</h5></a><br><a href="rpt_top_areasrr.htm#PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DQSW_TRAINING_PF_IOD"><h5 align="center">PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DQSW_TRAINING_PF_IOD</h5></a><br><a href="rpt_top_areasrr.htm#PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_READ_TRAINING_PF_IOD"><h5 align="center">PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_READ_TRAINING_PF_IOD</h5></a><br><a href="rpt_top_areasrr.htm#PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL"><h5 align="center">PF_DDR4_SS_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL</h5></a><br><a href="rpt_top_areasrr.htm#PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DM_PF_IOD"><h5 align="center">PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DM_PF_IOD</h5></a><br><a href="rpt_top_areasrr.htm#PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DQ_PF_IOD"><h5 align="center">PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DQ_PF_IOD</h5></a><br><a href="rpt_top_areasrr.htm#PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DQS_PF_IOD"><h5 align="center">PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DQS_PF_IOD</h5></a><br><a href="rpt_top_areasrr.htm#PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DQSW_TRAINING_PF_IOD"><h5 align="center">PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DQSW_TRAINING_PF_IOD</h5></a><br><a href="rpt_top_areasrr.htm#PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_READ_TRAINING_PF_IOD"><h5 align="center">PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_READ_TRAINING_PF_IOD</h5></a><br><a href="rpt_top_areasrr.htm#PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANE_2_CTRL_PF_LANECTRL"><h5 align="center">PF_DDR4_SS_DDRPHY_BLK_LANE_2_CTRL_PF_LANECTRL</h5></a><br><a href="rpt_top_areasrr.htm#PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANE_2_IOD_DM_PF_IOD"><h5 align="center">PF_DDR4_SS_DDRPHY_BLK_LANE_2_IOD_DM_PF_IOD</h5></a><br><a href="rpt_top_areasrr.htm#PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANE_2_IOD_DQ_PF_IOD"><h5 align="center">PF_DDR4_SS_DDRPHY_BLK_LANE_2_IOD_DQ_PF_IOD</h5></a><br><a href="rpt_top_areasrr.htm#PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANE_2_IOD_DQS_PF_IOD"><h5 align="center">PF_DDR4_SS_DDRPHY_BLK_LANE_2_IOD_DQS_PF_IOD</h5></a><br><a href="rpt_top_areasrr.htm#PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANE_2_IOD_DQSW_TRAINING_PF_IOD"><h5 align="center">PF_DDR4_SS_DDRPHY_BLK_LANE_2_IOD_DQSW_TRAINING_PF_IOD</h5></a><br><a href="rpt_top_areasrr.htm#PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANE_2_IOD_READ_TRAINING_PF_IOD"><h5 align="center">PF_DDR4_SS_DDRPHY_BLK_LANE_2_IOD_READ_TRAINING_PF_IOD</h5></a><br><a href="rpt_top_areasrr.htm#PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANE_3_CTRL_PF_LANECTRL"><h5 align="center">PF_DDR4_SS_DDRPHY_BLK_LANE_3_CTRL_PF_LANECTRL</h5></a><br><a href="rpt_top_areasrr.htm#PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANE_3_IOD_DM_PF_IOD"><h5 align="center">PF_DDR4_SS_DDRPHY_BLK_LANE_3_IOD_DM_PF_IOD</h5></a><br><a href="rpt_top_areasrr.htm#PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANE_3_IOD_DQ_PF_IOD"><h5 align="center">PF_DDR4_SS_DDRPHY_BLK_LANE_3_IOD_DQ_PF_IOD</h5></a><br><a href="rpt_top_areasrr.htm#PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANE_3_IOD_DQS_PF_IOD"><h5 align="center">PF_DDR4_SS_DDRPHY_BLK_LANE_3_IOD_DQS_PF_IOD</h5></a><br><a href="rpt_top_areasrr.htm#PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANE_3_IOD_DQSW_TRAINING_PF_IOD"><h5 align="center">PF_DDR4_SS_DDRPHY_BLK_LANE_3_IOD_DQSW_TRAINING_PF_IOD</h5></a><br><a href="rpt_top_areasrr.htm#PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANE_3_IOD_READ_TRAINING_PF_IOD"><h5 align="center">PF_DDR4_SS_DDRPHY_BLK_LANE_3_IOD_READ_TRAINING_PF_IOD</h5></a><br><a href="rpt_top_areasrr.htm#PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL"><h5 align="center">PF_DDR4_SS_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL</h5></a><br><a href="rpt_top_areasrr.htm#PF_DDR4_SS_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL.PF_DDR4_SS_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL_PAUSE_SYNC_0"><h5 align="center">PF_DDR4_SS_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL_PAUSE_SYNC_0</h5></a><br><a href="rpt_top_areasrr.htm#PF_DDR4_SS.PF_DDR4_SS_DLL_0_PF_CCC"><h5 align="center">PF_DDR4_SS_DLL_0_PF_CCC</h5></a><br><a href="rpt_top_areasrr.htm#top.PF_RESET"><h5 align="center">PF_RESET</h5></a><br><a href="rpt_top_areasrr.htm#PF_RESET.PF_RESET_PF_RESET_0_CORERESET_PF"><h5 align="center">PF_RESET_PF_RESET_0_CORERESET_PF</h5></a><br><a href="rpt_top_areasrr.htm#top.SRAM_AXI"><h5 align="center">SRAM_AXI</h5></a><br><a href="rpt_top_areasrr.htm#SRAM_AXI.SRAM_AXI_COREAXI4SRAM_0_COREAXI4SRAM_Z147_layer0"><h5 align="center">SRAM_AXI_COREAXI4SRAM_0_COREAXI4SRAM_Z147_layer0</h5></a><br><a href="rpt_top_areasrr.htm#SRAM_AXI_COREAXI4SRAM_0_COREAXI4SRAM_Z147_layer0.SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_SLVIF_64s_32s_1s_1s_1s_512s_1s_6s"><h5 align="center">SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_SLVIF_64s_32s_1s_1s_1s_512s_1s_6s</h5></a><br><a href="rpt_top_areasrr.htm#SRAM_AXI_COREAXI4SRAM_0_COREAXI4SRAM_Z147_layer0.SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL_Z148_layer0"><h5 align="center">SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL_Z148_layer0</h5></a><br><a href="rpt_top_areasrr.htm#SRAM_AXI.SRAM_AXI_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM"><h5 align="center">SRAM_AXI_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM</h5></a><br><a href="rpt_top_areasrr.htm#top.system_top"><h5 align="center">system_top</h5></a><br><a name=top>
-------------------------------------------------------------------
########   Utilization report for  Top level view:   top   ########
===================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      23298              100 %                
=================================================
Total SEQUENTIAL ELEMENTS in the block top:	23298 (42.30 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           23908              100 %                
ARI1          6392               100 %                
BLACK BOX     116                100 %                
======================================================
Total COMBINATIONAL LOGIC in the block top:	30416 (55.23 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM1K20      28                 100 %                
RAM64X12     176                100 %                
=====================================================
Total MEMORY ELEMENTS in the block top:	204 (0.37 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     16                 100 %                
===================================================
Total GLOBAL BUFFERS in the block top:	16 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
IO       136                100 %                
=================================================
Total IO PADS in the block top:	136 (0.25 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=top.AXI4_Interconnect>
-----------------------------------------------------------------------
########   Utilization report for  cell:   AXI4_Interconnect   ########
Instance path:   top.AXI4_Interconnect                                 
=======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4120               17.7 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block top.AXI4_Interconnect:	4120 (7.48 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      4679               19.6 %               
ARI1     490                7.67 %               
=================================================
Total COMBINATIONAL LOGIC in the block top.AXI4_Interconnect:	5169 (9.39 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     47                 26.7 %               
=====================================================
Total MEMORY ELEMENTS in the block top.AXI4_Interconnect:	47 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  6.25 %               
===================================================
Total GLOBAL BUFFERS in the block top.AXI4_Interconnect:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=AXI4_Interconnect.COREAXI4INTERCONNECT_Z29_layer0>
-------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREAXI4INTERCONNECT_Z29_layer0   ########
Instance path:   AXI4_Interconnect.COREAXI4INTERCONNECT_Z29_layer0                   
=====================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4120               17.7 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block AXI4_Interconnect.COREAXI4INTERCONNECT_Z29_layer0:	4120 (7.48 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      4679               19.6 %               
ARI1     490                7.67 %               
=================================================
Total COMBINATIONAL LOGIC in the block AXI4_Interconnect.COREAXI4INTERCONNECT_Z29_layer0:	5169 (9.39 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     47                 26.7 %               
=====================================================
Total MEMORY ELEMENTS in the block AXI4_Interconnect.COREAXI4INTERCONNECT_Z29_layer0:	47 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  6.25 %               
===================================================
Total GLOBAL BUFFERS in the block AXI4_Interconnect.COREAXI4INTERCONNECT_Z29_layer0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREAXI4INTERCONNECT_Z29_layer0.caxi4interconnect_Axi4CrossBar_Z1_layer0>
----------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_Axi4CrossBar_Z1_layer0   ########
Instance path:   COREAXI4INTERCONNECT_Z29_layer0.caxi4interconnect_Axi4CrossBar_Z1_layer0     
==============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      453                1.94 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREAXI4INTERCONNECT_Z29_layer0.caxi4interconnect_Axi4CrossBar_Z1_layer0:	453 (0.82 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1993               8.34 %               
ARI1     79                 1.24 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREAXI4INTERCONNECT_Z29_layer0.caxi4interconnect_Axi4CrossBar_Z1_layer0:	2072 (3.76 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_Axi4CrossBar_Z1_layer0.caxi4interconnect_AddressController_Z20_layer0>
--------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_AddressController_Z20_layer0   ########    
Instance path:   caxi4interconnect_Axi4CrossBar_Z1_layer0.caxi4interconnect_AddressController_Z20_layer0
========================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      84                 0.3610 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_Axi4CrossBar_Z1_layer0.caxi4interconnect_AddressController_Z20_layer0:	84 (0.15 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      169                0.7070 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_Axi4CrossBar_Z1_layer0.caxi4interconnect_AddressController_Z20_layer0:	169 (0.31 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_AddressController_Z20_layer0.caxi4interconnect_MasterControl_Z21_layer0>
----------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_MasterControl_Z21_layer0   ########          
Instance path:   caxi4interconnect_AddressController_Z20_layer0.caxi4interconnect_MasterControl_Z21_layer0
==========================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      6                  0.02580 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_AddressController_Z20_layer0.caxi4interconnect_MasterControl_Z21_layer0:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      5                  0.02090 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_AddressController_Z20_layer0.caxi4interconnect_MasterControl_Z21_layer0:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_MasterControl_Z21_layer0.caxi4interconnect_TransactionController_3s_6s_1s_1s_1s_1s_1_10s_4294967295s_0>
-----------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_TransactionController_3s_6s_1s_1s_1s_1s_1_10s_4294967295s_0   ########      
Instance path:   caxi4interconnect_MasterControl_Z21_layer0.caxi4interconnect_TransactionController_3s_6s_1s_1s_1s_1s_1_10s_4294967295s_0
=========================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      6                  0.02580 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_MasterControl_Z21_layer0.caxi4interconnect_TransactionController_3s_6s_1s_1s_1s_1s_1_10s_4294967295s_0:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      5                  0.02090 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_MasterControl_Z21_layer0.caxi4interconnect_TransactionController_3s_6s_1s_1s_1s_1s_1_10s_4294967295s_0:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_AddressController_Z20_layer0.caxi4interconnect_MasterControl_Z22_layer0_0>
------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_MasterControl_Z22_layer0_0   ########          
Instance path:   caxi4interconnect_AddressController_Z20_layer0.caxi4interconnect_MasterControl_Z22_layer0_0
============================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4                  0.01720 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_AddressController_Z20_layer0.caxi4interconnect_MasterControl_Z22_layer0_0:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      49                 0.2050 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_AddressController_Z20_layer0.caxi4interconnect_MasterControl_Z22_layer0_0:	49 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_MasterControl_Z22_layer0_0.caxi4interconnect_DependenceChecker_Z10_layer0_0>
--------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_DependenceChecker_Z10_layer0_0   ########        
Instance path:   caxi4interconnect_MasterControl_Z22_layer0_0.caxi4interconnect_DependenceChecker_Z10_layer0_0
==============================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.004180 %           
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_MasterControl_Z22_layer0_0.caxi4interconnect_DependenceChecker_Z10_layer0_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_MasterControl_Z22_layer0_0.caxi4interconnect_TransactionController_3s_6s_1s_1s_1s_1s_1_10s_4294967295s_1_1>
---------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_TransactionController_3s_6s_1s_1s_1s_1s_1_10s_4294967295s_1_1   ########        
Instance path:   caxi4interconnect_MasterControl_Z22_layer0_0.caxi4interconnect_TransactionController_3s_6s_1s_1s_1s_1s_1_10s_4294967295s_1_1
=============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4                  0.01720 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_MasterControl_Z22_layer0_0.caxi4interconnect_TransactionController_3s_6s_1s_1s_1s_1s_1_10s_4294967295s_1_1:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      48                 0.2010 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_MasterControl_Z22_layer0_0.caxi4interconnect_TransactionController_3s_6s_1s_1s_1s_1s_1_10s_4294967295s_1_1:	48 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_AddressController_Z20_layer0.caxi4interconnect_MasterControl_Z22_layer0_1>
------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_MasterControl_Z22_layer0_1   ########          
Instance path:   caxi4interconnect_AddressController_Z20_layer0.caxi4interconnect_MasterControl_Z22_layer0_1
============================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4                  0.01720 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_AddressController_Z20_layer0.caxi4interconnect_MasterControl_Z22_layer0_1:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      13                 0.05440 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_AddressController_Z20_layer0.caxi4interconnect_MasterControl_Z22_layer0_1:	13 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_MasterControl_Z22_layer0_1.caxi4interconnect_DependenceChecker_Z10_layer0_1_0>
----------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_DependenceChecker_Z10_layer0_1_0   ########        
Instance path:   caxi4interconnect_MasterControl_Z22_layer0_1.caxi4interconnect_DependenceChecker_Z10_layer0_1_0
================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      4                  0.01670 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_MasterControl_Z22_layer0_1.caxi4interconnect_DependenceChecker_Z10_layer0_1_0:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_DependenceChecker_Z10_layer0_1_0.caxi4interconnect_MasterAddressDecoder_3s_5s_3s_32s_32s_0s_0_805306368_1073741823_13_layer0_1>
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_MasterAddressDecoder_3s_5s_3s_32s_32s_0s_0_805306368_1073741823_13_layer0_1   ########              
Instance path:   caxi4interconnect_DependenceChecker_Z10_layer0_1_0.caxi4interconnect_MasterAddressDecoder_3s_5s_3s_32s_32s_0s_0_805306368_1073741823_13_layer0_1
=================================================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.004180 %           
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_DependenceChecker_Z10_layer0_1_0.caxi4interconnect_MasterAddressDecoder_3s_5s_3s_32s_32s_0s_0_805306368_1073741823_13_layer0_1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_MasterControl_Z22_layer0_1.caxi4interconnect_TransactionController_3s_6s_1s_1s_1s_1s_1_10s_4294967295s_1_0>
---------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_TransactionController_3s_6s_1s_1s_1s_1s_1_10s_4294967295s_1_0   ########        
Instance path:   caxi4interconnect_MasterControl_Z22_layer0_1.caxi4interconnect_TransactionController_3s_6s_1s_1s_1s_1s_1_10s_4294967295s_1_0
=============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4                  0.01720 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_MasterControl_Z22_layer0_1.caxi4interconnect_TransactionController_3s_6s_1s_1s_1s_1s_1_10s_4294967295s_1_0:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      9                  0.03760 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_MasterControl_Z22_layer0_1.caxi4interconnect_TransactionController_3s_6s_1s_1s_1s_1s_1_10s_4294967295s_1_0:	9 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_AddressController_Z20_layer0.caxi4interconnect_RoundRobinArb_3s_2s_1s_0_0>
------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RoundRobinArb_3s_2s_1s_0_0   ########          
Instance path:   caxi4interconnect_AddressController_Z20_layer0.caxi4interconnect_RoundRobinArb_3s_2s_1s_0_0
============================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      11                 0.04720 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_AddressController_Z20_layer0.caxi4interconnect_RoundRobinArb_3s_2s_1s_0_0:	11 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      14                 0.05860 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_AddressController_Z20_layer0.caxi4interconnect_RoundRobinArb_3s_2s_1s_0_0:	14 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_AddressController_Z20_layer0.caxi4interconnect_TargetMuxController_Z2_layer0_0>
-----------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_TargetMuxController_Z2_layer0_0   ########          
Instance path:   caxi4interconnect_AddressController_Z20_layer0.caxi4interconnect_TargetMuxController_Z2_layer0_0
=================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      59                 0.2530 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_AddressController_Z20_layer0.caxi4interconnect_TargetMuxController_Z2_layer0_0:	59 (0.11 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      85                 0.3560 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_AddressController_Z20_layer0.caxi4interconnect_TargetMuxController_Z2_layer0_0:	85 (0.15 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_Axi4CrossBar_Z1_layer0.caxi4interconnect_AddressController_Z3_layer0>
-------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_AddressController_Z3_layer0   ########    
Instance path:   caxi4interconnect_Axi4CrossBar_Z1_layer0.caxi4interconnect_AddressController_Z3_layer0
=======================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      88                 0.3780 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_Axi4CrossBar_Z1_layer0.caxi4interconnect_AddressController_Z3_layer0:	88 (0.16 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      172                0.7190 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_Axi4CrossBar_Z1_layer0.caxi4interconnect_AddressController_Z3_layer0:	172 (0.31 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_AddressController_Z3_layer0.caxi4interconnect_MasterControl_Z15_layer0_0>
-----------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_MasterControl_Z15_layer0_0   ########         
Instance path:   caxi4interconnect_AddressController_Z3_layer0.caxi4interconnect_MasterControl_Z15_layer0_0
===========================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4                  0.01720 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_AddressController_Z3_layer0.caxi4interconnect_MasterControl_Z15_layer0_0:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      14                 0.05860 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_AddressController_Z3_layer0.caxi4interconnect_MasterControl_Z15_layer0_0:	14 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_MasterControl_Z15_layer0_0.caxi4interconnect_DependenceChecker_Z10_layer0>
------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_DependenceChecker_Z10_layer0   ########        
Instance path:   caxi4interconnect_MasterControl_Z15_layer0_0.caxi4interconnect_DependenceChecker_Z10_layer0
============================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      4                  0.01670 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_MasterControl_Z15_layer0_0.caxi4interconnect_DependenceChecker_Z10_layer0:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_DependenceChecker_Z10_layer0.caxi4interconnect_MasterAddressDecoder_3s_5s_4s_32s_32s_0s_0_1073741824_1342177279_14_layer0_0>
--------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_MasterAddressDecoder_3s_5s_4s_32s_32s_0s_0_1073741824_1342177279_14_layer0_0   ########          
Instance path:   caxi4interconnect_DependenceChecker_Z10_layer0.caxi4interconnect_MasterAddressDecoder_3s_5s_4s_32s_32s_0s_0_1073741824_1342177279_14_layer0_0
==============================================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.004180 %           
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_DependenceChecker_Z10_layer0.caxi4interconnect_MasterAddressDecoder_3s_5s_4s_32s_32s_0s_0_1073741824_1342177279_14_layer0_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_MasterControl_Z15_layer0_0.caxi4interconnect_TransactionController_3s_6s_1s_1s_1s_1s_0_10s_4294967295s_1_1>
---------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_TransactionController_3s_6s_1s_1s_1s_1s_0_10s_4294967295s_1_1   ########        
Instance path:   caxi4interconnect_MasterControl_Z15_layer0_0.caxi4interconnect_TransactionController_3s_6s_1s_1s_1s_1s_0_10s_4294967295s_1_1
=============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4                  0.01720 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_MasterControl_Z15_layer0_0.caxi4interconnect_TransactionController_3s_6s_1s_1s_1s_1s_0_10s_4294967295s_1_1:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      10                 0.04180 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_MasterControl_Z15_layer0_0.caxi4interconnect_TransactionController_3s_6s_1s_1s_1s_1s_0_10s_4294967295s_1_1:	10 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_AddressController_Z3_layer0.caxi4interconnect_MasterControl_Z15_layer0_1>
-----------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_MasterControl_Z15_layer0_1   ########         
Instance path:   caxi4interconnect_AddressController_Z3_layer0.caxi4interconnect_MasterControl_Z15_layer0_1
===========================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4                  0.01720 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_AddressController_Z3_layer0.caxi4interconnect_MasterControl_Z15_layer0_1:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      13                 0.05440 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_AddressController_Z3_layer0.caxi4interconnect_MasterControl_Z15_layer0_1:	13 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_MasterControl_Z15_layer0_1.caxi4interconnect_DependenceChecker_Z10_layer0_1>
--------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_DependenceChecker_Z10_layer0_1   ########        
Instance path:   caxi4interconnect_MasterControl_Z15_layer0_1.caxi4interconnect_DependenceChecker_Z10_layer0_1
==============================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      4                  0.01670 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_MasterControl_Z15_layer0_1.caxi4interconnect_DependenceChecker_Z10_layer0_1:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_DependenceChecker_Z10_layer0_1.caxi4interconnect_MasterAddressDecoder_3s_5s_2s_32s_32s_0s_0_536870912_805306367_28_12_layer0>
---------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_MasterAddressDecoder_3s_5s_2s_32s_32s_0s_0_536870912_805306367_28_12_layer0   ########            
Instance path:   caxi4interconnect_DependenceChecker_Z10_layer0_1.caxi4interconnect_MasterAddressDecoder_3s_5s_2s_32s_32s_0s_0_536870912_805306367_28_12_layer0
===============================================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.008370 %           
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_DependenceChecker_Z10_layer0_1.caxi4interconnect_MasterAddressDecoder_3s_5s_2s_32s_32s_0s_0_536870912_805306367_28_12_layer0:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_MasterControl_Z15_layer0_1.caxi4interconnect_TransactionController_3s_6s_1s_1s_1s_1s_0_10s_4294967295s_1_0>
---------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_TransactionController_3s_6s_1s_1s_1s_1s_0_10s_4294967295s_1_0   ########        
Instance path:   caxi4interconnect_MasterControl_Z15_layer0_1.caxi4interconnect_TransactionController_3s_6s_1s_1s_1s_1s_0_10s_4294967295s_1_0
=============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4                  0.01720 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_MasterControl_Z15_layer0_1.caxi4interconnect_TransactionController_3s_6s_1s_1s_1s_1s_0_10s_4294967295s_1_0:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      9                  0.03760 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_MasterControl_Z15_layer0_1.caxi4interconnect_TransactionController_3s_6s_1s_1s_1s_1s_0_10s_4294967295s_1_0:	9 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_AddressController_Z3_layer0.caxi4interconnect_MasterControl_Z9_layer0>
--------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_MasterControl_Z9_layer0   ########         
Instance path:   caxi4interconnect_AddressController_Z3_layer0.caxi4interconnect_MasterControl_Z9_layer0
========================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      8                  0.03430 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_AddressController_Z3_layer0.caxi4interconnect_MasterControl_Z9_layer0:	8 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      18                 0.07530 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_AddressController_Z3_layer0.caxi4interconnect_MasterControl_Z9_layer0:	18 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_MasterControl_Z9_layer0.caxi4interconnect_DependenceChecker_Z4_layer0>
--------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_DependenceChecker_Z4_layer0   ########     
Instance path:   caxi4interconnect_MasterControl_Z9_layer0.caxi4interconnect_DependenceChecker_Z4_layer0
========================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      3                  0.01250 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_MasterControl_Z9_layer0.caxi4interconnect_DependenceChecker_Z4_layer0:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_MasterControl_Z9_layer0.caxi4interconnect_TransactionController_3s_6s_1s_1s_1s_1s_0_10s_4294967295s_0>
----------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_TransactionController_3s_6s_1s_1s_1s_1s_0_10s_4294967295s_0   ########     
Instance path:   caxi4interconnect_MasterControl_Z9_layer0.caxi4interconnect_TransactionController_3s_6s_1s_1s_1s_1s_0_10s_4294967295s_0
========================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      8                  0.03430 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_MasterControl_Z9_layer0.caxi4interconnect_TransactionController_3s_6s_1s_1s_1s_1s_0_10s_4294967295s_0:	8 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      15                 0.06270 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_MasterControl_Z9_layer0.caxi4interconnect_TransactionController_3s_6s_1s_1s_1s_1s_0_10s_4294967295s_0:	15 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_AddressController_Z3_layer0.caxi4interconnect_RoundRobinArb_3s_2s_1s_0>
---------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RoundRobinArb_3s_2s_1s_0   ########         
Instance path:   caxi4interconnect_AddressController_Z3_layer0.caxi4interconnect_RoundRobinArb_3s_2s_1s_0
=========================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      11                 0.04720 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_AddressController_Z3_layer0.caxi4interconnect_RoundRobinArb_3s_2s_1s_0:	11 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      15                 0.06270 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_AddressController_Z3_layer0.caxi4interconnect_RoundRobinArb_3s_2s_1s_0:	15 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_AddressController_Z3_layer0.caxi4interconnect_TargetMuxController_Z2_layer0>
--------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_TargetMuxController_Z2_layer0   ########         
Instance path:   caxi4interconnect_AddressController_Z3_layer0.caxi4interconnect_TargetMuxController_Z2_layer0
==============================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      61                 0.2620 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_AddressController_Z3_layer0.caxi4interconnect_TargetMuxController_Z2_layer0:	61 (0.11 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      109                0.4560 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_AddressController_Z3_layer0.caxi4interconnect_TargetMuxController_Z2_layer0:	109 (0.20 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_Axi4CrossBar_Z1_layer0.caxi4interconnect_DERR_Slave_Z28_layer0>
-------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_DERR_Slave_Z28_layer0   ########    
Instance path:   caxi4interconnect_Axi4CrossBar_Z1_layer0.caxi4interconnect_DERR_Slave_Z28_layer0
=================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      38                 0.1630 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_Axi4CrossBar_Z1_layer0.caxi4interconnect_DERR_Slave_Z28_layer0:	38 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      33                 0.1380 %             
ARI1     9                  0.1410 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_Axi4CrossBar_Z1_layer0.caxi4interconnect_DERR_Slave_Z28_layer0:	42 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_Axi4CrossBar_Z1_layer0.caxi4interconnect_RDataController_Z16_layer0>
------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RDataController_Z16_layer0   ########    
Instance path:   caxi4interconnect_Axi4CrossBar_Z1_layer0.caxi4interconnect_RDataController_Z16_layer0
======================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      92                 0.3950 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_Axi4CrossBar_Z1_layer0.caxi4interconnect_RDataController_Z16_layer0:	92 (0.17 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      804                3.36 %               
ARI1     46                 0.720 %              
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_Axi4CrossBar_Z1_layer0.caxi4interconnect_RDataController_Z16_layer0:	850 (1.54 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RDataController_Z16_layer0.caxi4interconnect_ReadDataController_Z17_layer0>
-------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_ReadDataController_Z17_layer0   ########        
Instance path:   caxi4interconnect_RDataController_Z16_layer0.caxi4interconnect_ReadDataController_Z17_layer0
=============================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      31                 0.1330 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RDataController_Z16_layer0.caxi4interconnect_ReadDataController_Z17_layer0:	31 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      182                0.7610 %             
ARI1     14                 0.2190 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RDataController_Z16_layer0.caxi4interconnect_ReadDataController_Z17_layer0:	196 (0.36 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_ReadDataController_Z17_layer0.caxi4interconnect_RdFifoDualPort_1s_2_2s_3s_6s_2_0>
-------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RdFifoDualPort_1s_2_2s_3s_6s_2_0   ########           
Instance path:   caxi4interconnect_ReadDataController_Z17_layer0.caxi4interconnect_RdFifoDualPort_1s_2_2s_3s_6s_2_0
===================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      24                 0.1030 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_ReadDataController_Z17_layer0.caxi4interconnect_RdFifoDualPort_1s_2_2s_3s_6s_2_0:	24 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      21                 0.08780 %            
ARI1     6                  0.09390 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_ReadDataController_Z17_layer0.caxi4interconnect_RdFifoDualPort_1s_2_2s_3s_6s_2_0:	27 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RdFifoDualPort_1s_2_2s_3s_6s_2_0.caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_3s_4s>
---------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_3s_4s   ########              
Instance path:   caxi4interconnect_RdFifoDualPort_1s_2_2s_3s_6s_2_0.caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_3s_4s
===========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      15                 0.06440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RdFifoDualPort_1s_2_2s_3s_6s_2_0.caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_3s_4s:	15 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      5                  0.02090 %            
ARI1     6                  0.09390 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RdFifoDualPort_1s_2_2s_3s_6s_2_0.caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_3s_4s:	11 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_ReadDataController_Z17_layer0.caxi4interconnect_ReadDataMux_2s_6s_3s_4s_64s_0s_1s_63_6s_9s>
-----------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_ReadDataMux_2s_6s_3s_4s_64s_0s_1s_63_6s_9s   ########           
Instance path:   caxi4interconnect_ReadDataController_Z17_layer0.caxi4interconnect_ReadDataMux_2s_6s_3s_4s_64s_0s_1s_63_6s_9s
=============================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      7                  0.030 %              
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_ReadDataController_Z17_layer0.caxi4interconnect_ReadDataMux_2s_6s_3s_4s_64s_0s_1s_63_6s_9s:	7 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      160                0.6690 %             
ARI1     8                  0.1250 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_ReadDataController_Z17_layer0.caxi4interconnect_ReadDataMux_2s_6s_3s_4s_64s_0s_1s_63_6s_9s:	168 (0.31 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RDataController_Z16_layer0.caxi4interconnect_ReadDataController_Z18_layer0>
-------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_ReadDataController_Z18_layer0   ########        
Instance path:   caxi4interconnect_RDataController_Z16_layer0.caxi4interconnect_ReadDataController_Z18_layer0
=============================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      31                 0.1330 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RDataController_Z16_layer0.caxi4interconnect_ReadDataController_Z18_layer0:	31 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      232                0.970 %              
ARI1     22                 0.3440 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RDataController_Z16_layer0.caxi4interconnect_ReadDataController_Z18_layer0:	254 (0.46 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_ReadDataController_Z18_layer0.caxi4interconnect_RdFifoDualPort_1s_2_2s_3s_6s_2>
-----------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RdFifoDualPort_1s_2_2s_3s_6s_2   ########           
Instance path:   caxi4interconnect_ReadDataController_Z18_layer0.caxi4interconnect_RdFifoDualPort_1s_2_2s_3s_6s_2
=================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      24                 0.1030 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_ReadDataController_Z18_layer0.caxi4interconnect_RdFifoDualPort_1s_2_2s_3s_6s_2:	24 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      23                 0.09620 %            
ARI1     6                  0.09390 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_ReadDataController_Z18_layer0.caxi4interconnect_RdFifoDualPort_1s_2_2s_3s_6s_2:	29 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RdFifoDualPort_1s_2_2s_3s_6s_2.caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_3s_4s_0>
---------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_3s_4s_0   ########            
Instance path:   caxi4interconnect_RdFifoDualPort_1s_2_2s_3s_6s_2.caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_3s_4s_0
===========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      15                 0.06440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RdFifoDualPort_1s_2_2s_3s_6s_2.caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_3s_4s_0:	15 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      5                  0.02090 %            
ARI1     6                  0.09390 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RdFifoDualPort_1s_2_2s_3s_6s_2.caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_3s_4s_0:	11 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_ReadDataController_Z18_layer0.caxi4interconnect_ReadDataMux_2s_6s_3s_4s_64s_0s_1s_60_6s_9s>
-----------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_ReadDataMux_2s_6s_3s_4s_64s_0s_1s_60_6s_9s   ########           
Instance path:   caxi4interconnect_ReadDataController_Z18_layer0.caxi4interconnect_ReadDataMux_2s_6s_3s_4s_64s_0s_1s_60_6s_9s
=============================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      7                  0.030 %              
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_ReadDataController_Z18_layer0.caxi4interconnect_ReadDataMux_2s_6s_3s_4s_64s_0s_1s_60_6s_9s:	7 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      171                0.7150 %             
ARI1     8                  0.1250 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_ReadDataController_Z18_layer0.caxi4interconnect_ReadDataMux_2s_6s_3s_4s_64s_0s_1s_60_6s_9s:	179 (0.33 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RDataController_Z16_layer0.caxi4interconnect_ReadDataController_Z19_layer0>
-------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_ReadDataController_Z19_layer0   ########        
Instance path:   caxi4interconnect_RDataController_Z16_layer0.caxi4interconnect_ReadDataController_Z19_layer0
=============================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      30                 0.1290 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RDataController_Z16_layer0.caxi4interconnect_ReadDataController_Z19_layer0:	30 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      390                1.63 %               
ARI1     10                 0.1560 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RDataController_Z16_layer0.caxi4interconnect_ReadDataController_Z19_layer0:	400 (0.73 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_ReadDataController_Z19_layer0.caxi4interconnect_RdFifoDualPort_1s_2_2s_3s_6s_2_1>
-------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RdFifoDualPort_1s_2_2s_3s_6s_2_1   ########           
Instance path:   caxi4interconnect_ReadDataController_Z19_layer0.caxi4interconnect_RdFifoDualPort_1s_2_2s_3s_6s_2_1
===================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      24                 0.1030 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_ReadDataController_Z19_layer0.caxi4interconnect_RdFifoDualPort_1s_2_2s_3s_6s_2_1:	24 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      30                 0.1250 %             
ARI1     6                  0.09390 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_ReadDataController_Z19_layer0.caxi4interconnect_RdFifoDualPort_1s_2_2s_3s_6s_2_1:	36 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RdFifoDualPort_1s_2_2s_3s_6s_2_1.caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_3s_4s_1>
-----------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_3s_4s_1   ########              
Instance path:   caxi4interconnect_RdFifoDualPort_1s_2_2s_3s_6s_2_1.caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_3s_4s_1
=============================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      15                 0.06440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RdFifoDualPort_1s_2_2s_3s_6s_2_1.caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_3s_4s_1:	15 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      4                  0.01670 %            
ARI1     6                  0.09390 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RdFifoDualPort_1s_2_2s_3s_6s_2_1.caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_3s_4s_1:	10 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_ReadDataController_Z19_layer0.caxi4interconnect_ReadDataMux_2s_6s_3s_4s_64s_0s_1s_60_6s_9s_0>
-------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_ReadDataMux_2s_6s_3s_4s_64s_0s_1s_60_6s_9s_0   ########           
Instance path:   caxi4interconnect_ReadDataController_Z19_layer0.caxi4interconnect_ReadDataMux_2s_6s_3s_4s_64s_0s_1s_60_6s_9s_0
===============================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      6                  0.02580 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_ReadDataController_Z19_layer0.caxi4interconnect_ReadDataMux_2s_6s_3s_4s_64s_0s_1s_60_6s_9s_0:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      248                1.04 %               
ARI1     4                  0.06260 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_ReadDataController_Z19_layer0.caxi4interconnect_ReadDataMux_2s_6s_3s_4s_64s_0s_1s_60_6s_9s_0:	252 (0.46 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_Axi4CrossBar_Z1_layer0.caxi4interconnect_RespController_Z27_layer0>
-----------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RespController_Z27_layer0   ########    
Instance path:   caxi4interconnect_Axi4CrossBar_Z1_layer0.caxi4interconnect_RespController_Z27_layer0
=====================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      25                 0.1070 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_Axi4CrossBar_Z1_layer0.caxi4interconnect_RespController_Z27_layer0:	25 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      86                 0.360 %              
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_Axi4CrossBar_Z1_layer0.caxi4interconnect_RespController_Z27_layer0:	86 (0.16 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RespController_Z27_layer0.caxi4interconnect_RoundRobinArb_6s_3s_0s_0>
-------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RoundRobinArb_6s_3s_0s_0   ########       
Instance path:   caxi4interconnect_RespController_Z27_layer0.caxi4interconnect_RoundRobinArb_6s_3s_0s_0
=======================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      16                 0.06870 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RespController_Z27_layer0.caxi4interconnect_RoundRobinArb_6s_3s_0s_0:	16 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      35                 0.1460 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RespController_Z27_layer0.caxi4interconnect_RoundRobinArb_6s_3s_0s_0:	35 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RespController_Z27_layer0.caxi4interconnect_SlaveDataMuxController_Z26_layer0>
----------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_SlaveDataMuxController_Z26_layer0   ########       
Instance path:   caxi4interconnect_RespController_Z27_layer0.caxi4interconnect_SlaveDataMuxController_Z26_layer0
================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      9                  0.03860 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RespController_Z27_layer0.caxi4interconnect_SlaveDataMuxController_Z26_layer0:	9 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      51                 0.2130 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RespController_Z27_layer0.caxi4interconnect_SlaveDataMuxController_Z26_layer0:	51 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_Axi4CrossBar_Z1_layer0.caxi4interconnect_WDataController_Z23_layer0>
------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_WDataController_Z23_layer0   ########    
Instance path:   caxi4interconnect_Axi4CrossBar_Z1_layer0.caxi4interconnect_WDataController_Z23_layer0
======================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      126                0.5410 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_Axi4CrossBar_Z1_layer0.caxi4interconnect_WDataController_Z23_layer0:	126 (0.23 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      729                3.05 %               
ARI1     24                 0.3750 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_Axi4CrossBar_Z1_layer0.caxi4interconnect_WDataController_Z23_layer0:	753 (1.37 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_WDataController_Z23_layer0.caxi4interconnect_FifoDualPort_1s_2_2s_2s_2>
---------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_FifoDualPort_1s_2_2s_2s_2   ########        
Instance path:   caxi4interconnect_WDataController_Z23_layer0.caxi4interconnect_FifoDualPort_1s_2_2s_2s_2
=========================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      21                 0.09010 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_WDataController_Z23_layer0.caxi4interconnect_FifoDualPort_1s_2_2s_2s_2:	21 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      37                 0.1550 %             
ARI1     4                  0.06260 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_WDataController_Z23_layer0.caxi4interconnect_FifoDualPort_1s_2_2s_2s_2:	41 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_FifoDualPort_1s_2_2s_2s_2.caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_2s_4s>
--------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_2s_4s   ########       
Instance path:   caxi4interconnect_FifoDualPort_1s_2_2s_2s_2.caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_2s_4s
====================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      10                 0.04290 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_FifoDualPort_1s_2_2s_2s_2.caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_2s_4s:	10 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      4                  0.01670 %            
ARI1     4                  0.06260 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_FifoDualPort_1s_2_2s_2s_2.caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_2s_4s:	8 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_WDataController_Z23_layer0.caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_0>
-----------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_0   ########        
Instance path:   caxi4interconnect_WDataController_Z23_layer0.caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_0
===========================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      21                 0.09010 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_WDataController_Z23_layer0.caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_0:	21 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      23                 0.09620 %            
ARI1     4                  0.06260 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_WDataController_Z23_layer0.caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_0:	27 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_0.caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_2s_4s_0>
------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_2s_4s_0   ########         
Instance path:   caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_0.caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_2s_4s_0
========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      10                 0.04290 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_0.caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_2s_4s_0:	10 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      4                  0.01670 %            
ARI1     4                  0.06260 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_0.caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_2s_4s_0:	8 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_WDataController_Z23_layer0.caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_1>
-----------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_1   ########        
Instance path:   caxi4interconnect_WDataController_Z23_layer0.caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_1
===========================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      21                 0.09010 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_WDataController_Z23_layer0.caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_1:	21 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      23                 0.09620 %            
ARI1     4                  0.06260 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_WDataController_Z23_layer0.caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_1:	27 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_1.caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_2s_4s_1>
------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_2s_4s_1   ########         
Instance path:   caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_1.caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_2s_4s_1
========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      10                 0.04290 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_1.caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_2s_4s_1:	10 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      4                  0.01670 %            
ARI1     4                  0.06260 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_1.caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_2s_4s_1:	8 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_WDataController_Z23_layer0.caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_2>
-----------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_2   ########        
Instance path:   caxi4interconnect_WDataController_Z23_layer0.caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_2
===========================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      21                 0.09010 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_WDataController_Z23_layer0.caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_2:	21 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      23                 0.09620 %            
ARI1     4                  0.06260 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_WDataController_Z23_layer0.caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_2:	27 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_2.caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_2s_4s_2>
------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_2s_4s_2   ########         
Instance path:   caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_2.caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_2s_4s_2
========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      10                 0.04290 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_2.caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_2s_4s_2:	10 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      4                  0.01670 %            
ARI1     4                  0.06260 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_2.caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_2s_4s_2:	8 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_WDataController_Z23_layer0.caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_3>
-----------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_3   ########        
Instance path:   caxi4interconnect_WDataController_Z23_layer0.caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_3
===========================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      21                 0.09010 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_WDataController_Z23_layer0.caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_3:	21 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      21                 0.08780 %            
ARI1     4                  0.06260 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_WDataController_Z23_layer0.caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_3:	25 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_3.caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_2s_4s_3>
------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_2s_4s_3   ########         
Instance path:   caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_3.caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_2s_4s_3
========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      10                 0.04290 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_3.caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_2s_4s_3:	10 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      4                  0.01670 %            
ARI1     4                  0.06260 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_3.caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_2s_4s_3:	8 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_WDataController_Z23_layer0.caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_4>
-----------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_4   ########        
Instance path:   caxi4interconnect_WDataController_Z23_layer0.caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_4
===========================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      21                 0.09010 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_WDataController_Z23_layer0.caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_4:	21 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      21                 0.08780 %            
ARI1     4                  0.06260 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_WDataController_Z23_layer0.caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_4:	25 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_4.caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_2s_4s_4>
------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_2s_4s_4   ########         
Instance path:   caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_4.caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_2s_4s_4
========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      10                 0.04290 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_4.caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_2s_4s_4:	10 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      4                  0.01670 %            
ARI1     4                  0.06260 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_4.caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_2s_4s_4:	8 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_WDataController_Z23_layer0.caxi4interconnect_WriteDataMux_Z24_layer0>
-------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_WriteDataMux_Z24_layer0   ########        
Instance path:   caxi4interconnect_WDataController_Z23_layer0.caxi4interconnect_WriteDataMux_Z24_layer0
=======================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      162                0.6780 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_WDataController_Z23_layer0.caxi4interconnect_WriteDataMux_Z24_layer0:	162 (0.29 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_WDataController_Z23_layer0.caxi4interconnect_WriteDataMux_Z24_layer0_0>
---------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_WriteDataMux_Z24_layer0_0   ########        
Instance path:   caxi4interconnect_WDataController_Z23_layer0.caxi4interconnect_WriteDataMux_Z24_layer0_0
=========================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      162                0.6780 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_WDataController_Z23_layer0.caxi4interconnect_WriteDataMux_Z24_layer0_0:	162 (0.29 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_WDataController_Z23_layer0.caxi4interconnect_WriteDataMux_Z24_layer0_1>
---------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_WriteDataMux_Z24_layer0_1   ########        
Instance path:   caxi4interconnect_WDataController_Z23_layer0.caxi4interconnect_WriteDataMux_Z24_layer0_1
=========================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      7                  0.02930 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_WDataController_Z23_layer0.caxi4interconnect_WriteDataMux_Z24_layer0_1:	7 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_WDataController_Z23_layer0.caxi4interconnect_WriteDataMux_Z24_layer0_2>
---------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_WriteDataMux_Z24_layer0_2   ########        
Instance path:   caxi4interconnect_WDataController_Z23_layer0.caxi4interconnect_WriteDataMux_Z24_layer0_2
=========================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      72                 0.3010 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_WDataController_Z23_layer0.caxi4interconnect_WriteDataMux_Z24_layer0_2:	72 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_WDataController_Z23_layer0.caxi4interconnect_WriteDataMux_Z25_layer0>
-------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_WriteDataMux_Z25_layer0   ########        
Instance path:   caxi4interconnect_WDataController_Z23_layer0.caxi4interconnect_WriteDataMux_Z25_layer0
=======================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      10                 0.04180 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_WDataController_Z23_layer0.caxi4interconnect_WriteDataMux_Z25_layer0:	10 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_WDataController_Z23_layer0.caxi4interconnect_WriteDataMux_Z25_layer0_0>
---------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_WriteDataMux_Z25_layer0_0   ########        
Instance path:   caxi4interconnect_WDataController_Z23_layer0.caxi4interconnect_WriteDataMux_Z25_layer0_0
=========================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      162                0.6780 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_WDataController_Z23_layer0.caxi4interconnect_WriteDataMux_Z25_layer0_0:	162 (0.29 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREAXI4INTERCONNECT_Z29_layer0.caxi4interconnect_MasterConvertor_Z32_layer0>
--------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_MasterConvertor_Z32_layer0   ########
Instance path:   COREAXI4INTERCONNECT_Z29_layer0.caxi4interconnect_MasterConvertor_Z32_layer0     
==================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      482                2.07 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREAXI4INTERCONNECT_Z29_layer0.caxi4interconnect_MasterConvertor_Z32_layer0:	482 (0.88 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      275                1.15 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREAXI4INTERCONNECT_Z29_layer0.caxi4interconnect_MasterConvertor_Z32_layer0:	275 (0.50 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_MasterConvertor_Z32_layer0.caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_2>
------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_2   ########        
Instance path:   caxi4interconnect_MasterConvertor_Z32_layer0.caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_2
========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      482                2.07 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_MasterConvertor_Z32_layer0.caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_2:	482 (0.88 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      275                1.15 %               
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_MasterConvertor_Z32_layer0.caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_2:	275 (0.50 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_2.caxi4interconnect_RegSliceFull_67s_0_1_3_0>
----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_67s_0_1_3_0   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_2.caxi4interconnect_RegSliceFull_67s_0_1_3_0
======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      90                 0.3860 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_2.caxi4interconnect_RegSliceFull_67s_0_1_3_0:	90 (0.16 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      54                 0.2260 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_2.caxi4interconnect_RegSliceFull_67s_0_1_3_0:	54 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_2.caxi4interconnect_RegSliceFull_67s_0_1_3_6>
----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_67s_0_1_3_6   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_2.caxi4interconnect_RegSliceFull_67s_0_1_3_6
======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      86                 0.3690 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_2.caxi4interconnect_RegSliceFull_67s_0_1_3_6:	86 (0.16 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      50                 0.2090 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_2.caxi4interconnect_RegSliceFull_67s_0_1_3_6:	50 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_2.caxi4interconnect_RegSliceFull_72s_0_1_3_1>
----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_72s_0_1_3_1   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_2.caxi4interconnect_RegSliceFull_72s_0_1_3_1
======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      144                0.6180 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_2.caxi4interconnect_RegSliceFull_72s_0_1_3_1:	144 (0.26 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      78                 0.3260 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_2.caxi4interconnect_RegSliceFull_72s_0_1_3_1:	78 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_2.caxi4interconnect_RegSliceFull_78s_0_1_3_1>
----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_78s_0_1_3_1   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_2.caxi4interconnect_RegSliceFull_78s_0_1_3_1
======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      148                0.6350 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_2.caxi4interconnect_RegSliceFull_78s_0_1_3_1:	148 (0.27 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      83                 0.3470 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_2.caxi4interconnect_RegSliceFull_78s_0_1_3_1:	83 (0.15 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_2.caxi4interconnect_RegSliceFull_7s_0_1_3_0>
---------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_7s_0_1_3_0   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_2.caxi4interconnect_RegSliceFull_7s_0_1_3_0
=====================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      14                 0.06010 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_2.caxi4interconnect_RegSliceFull_7s_0_1_3_0:	14 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      10                 0.04180 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_2.caxi4interconnect_RegSliceFull_7s_0_1_3_0:	10 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREAXI4INTERCONNECT_Z29_layer0.caxi4interconnect_MasterConvertor_Z34_layer0>
--------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_MasterConvertor_Z34_layer0   ########
Instance path:   COREAXI4INTERCONNECT_Z29_layer0.caxi4interconnect_MasterConvertor_Z34_layer0     
==================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      456                1.96 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREAXI4INTERCONNECT_Z29_layer0.caxi4interconnect_MasterConvertor_Z34_layer0:	456 (0.83 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      243                1.02 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREAXI4INTERCONNECT_Z29_layer0.caxi4interconnect_MasterConvertor_Z34_layer0:	243 (0.44 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_MasterConvertor_Z34_layer0.caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_1>
------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_1   ########        
Instance path:   caxi4interconnect_MasterConvertor_Z34_layer0.caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_1
========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      456                1.96 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_MasterConvertor_Z34_layer0.caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_1:	456 (0.83 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      243                1.02 %               
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_MasterConvertor_Z34_layer0.caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_1:	243 (0.44 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_1.caxi4interconnect_RegSliceFull_67s_0_1_3_4>
----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_67s_0_1_3_4   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_1.caxi4interconnect_RegSliceFull_67s_0_1_3_4
======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      86                 0.3690 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_1.caxi4interconnect_RegSliceFull_67s_0_1_3_4:	86 (0.16 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      46                 0.1920 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_1.caxi4interconnect_RegSliceFull_67s_0_1_3_4:	46 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_1.caxi4interconnect_RegSliceFull_67s_0_1_3_5>
----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_67s_0_1_3_5   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_1.caxi4interconnect_RegSliceFull_67s_0_1_3_5
======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      84                 0.3610 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_1.caxi4interconnect_RegSliceFull_67s_0_1_3_5:	84 (0.15 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      45                 0.1880 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_1.caxi4interconnect_RegSliceFull_67s_0_1_3_5:	45 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_1.caxi4interconnect_RegSliceFull_72s_0_1_3_0>
----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_72s_0_1_3_0   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_1.caxi4interconnect_RegSliceFull_72s_0_1_3_0
======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      132                0.5670 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_1.caxi4interconnect_RegSliceFull_72s_0_1_3_0:	132 (0.24 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      69                 0.2890 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_1.caxi4interconnect_RegSliceFull_72s_0_1_3_0:	69 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_1.caxi4interconnect_RegSliceFull_78s_0_1_3_2>
----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_78s_0_1_3_2   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_1.caxi4interconnect_RegSliceFull_78s_0_1_3_2
======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      148                0.6350 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_1.caxi4interconnect_RegSliceFull_78s_0_1_3_2:	148 (0.27 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      77                 0.3220 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_1.caxi4interconnect_RegSliceFull_78s_0_1_3_2:	77 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_1.caxi4interconnect_RegSliceFull_7s_0_1_3_1>
---------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_7s_0_1_3_1   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_1.caxi4interconnect_RegSliceFull_7s_0_1_3_1
=====================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      6                  0.02580 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_1.caxi4interconnect_RegSliceFull_7s_0_1_3_1:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.02510 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_1.caxi4interconnect_RegSliceFull_7s_0_1_3_1:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREAXI4INTERCONNECT_Z29_layer0.caxi4interconnect_MasterConvertor_Z36_layer0>
--------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_MasterConvertor_Z36_layer0   ########
Instance path:   COREAXI4INTERCONNECT_Z29_layer0.caxi4interconnect_MasterConvertor_Z36_layer0     
==================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      405                1.74 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREAXI4INTERCONNECT_Z29_layer0.caxi4interconnect_MasterConvertor_Z36_layer0:	405 (0.74 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      214                0.8950 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREAXI4INTERCONNECT_Z29_layer0.caxi4interconnect_MasterConvertor_Z36_layer0:	214 (0.39 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_MasterConvertor_Z36_layer0.caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_0>
------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_0   ########        
Instance path:   caxi4interconnect_MasterConvertor_Z36_layer0.caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_0
========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      405                1.74 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_MasterConvertor_Z36_layer0.caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_0:	405 (0.74 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      214                0.8950 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_MasterConvertor_Z36_layer0.caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_0:	214 (0.39 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_67s_0_1_3_1>
----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_67s_0_1_3_1   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_67s_0_1_3_1
======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      68                 0.2920 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_67s_0_1_3_1:	68 (0.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      37                 0.1550 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_67s_0_1_3_1:	37 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_67s_0_1_3_2>
----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_67s_0_1_3_2   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_67s_0_1_3_2
======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      68                 0.2920 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_67s_0_1_3_2:	68 (0.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      37                 0.1550 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_67s_0_1_3_2:	37 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_72s_0_1_3_2>
----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_72s_0_1_3_2   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_72s_0_1_3_2
======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      132                0.5670 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_72s_0_1_3_2:	132 (0.24 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      69                 0.2890 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_72s_0_1_3_2:	69 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_78s_0_1_3_0>
----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_78s_0_1_3_0   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_78s_0_1_3_0
======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      134                0.5750 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_78s_0_1_3_0:	134 (0.24 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      70                 0.2930 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_78s_0_1_3_0:	70 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_7s_0_1_3_2>
---------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_7s_0_1_3_2   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_7s_0_1_3_2
=====================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.01290 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_7s_0_1_3_2:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.004180 %           
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_7s_0_1_3_2:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREAXI4INTERCONNECT_Z29_layer0.caxi4interconnect_ResetSycnc>
----------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_ResetSycnc   ########
Instance path:   COREAXI4INTERCONNECT_Z29_layer0.caxi4interconnect_ResetSycnc     
==================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.008580 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block COREAXI4INTERCONNECT_Z29_layer0.caxi4interconnect_ResetSycnc:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  6.25 %               
===================================================
Total GLOBAL BUFFERS in the block COREAXI4INTERCONNECT_Z29_layer0.caxi4interconnect_ResetSycnc:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREAXI4INTERCONNECT_Z29_layer0.caxi4interconnect_SlaveConvertor_Z42_layer0>
-------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_SlaveConvertor_Z42_layer0   ########
Instance path:   COREAXI4INTERCONNECT_Z29_layer0.caxi4interconnect_SlaveConvertor_Z42_layer0     
=================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      915                3.93 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREAXI4INTERCONNECT_Z29_layer0.caxi4interconnect_SlaveConvertor_Z42_layer0:	915 (1.66 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      917                3.84 %               
ARI1     411                6.43 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREAXI4INTERCONNECT_Z29_layer0.caxi4interconnect_SlaveConvertor_Z42_layer0:	1328 (2.41 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     41                 23.3 %               
=====================================================
Total MEMORY ELEMENTS in the block COREAXI4INTERCONNECT_Z29_layer0.caxi4interconnect_SlaveConvertor_Z42_layer0:	41 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlaveConvertor_Z42_layer0.caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_0>
-----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_0   ########       
Instance path:   caxi4interconnect_SlaveConvertor_Z42_layer0.caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_0
=======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      510                2.19 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlaveConvertor_Z42_layer0.caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_0:	510 (0.93 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      270                1.13 %               
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_SlaveConvertor_Z42_layer0.caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_0:	270 (0.49 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_69s_0_1_3_0>
----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_69s_0_1_3_0   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_69s_0_1_3_0
======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      100                0.4290 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_69s_0_1_3_0:	100 (0.18 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      53                 0.2220 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_69s_0_1_3_0:	53 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_69s_0_1_3_2>
----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_69s_0_1_3_2   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_69s_0_1_3_2
======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      96                 0.4120 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_69s_0_1_3_2:	96 (0.17 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      51                 0.2130 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_69s_0_1_3_2:	51 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_74s_0_1_3_5>
----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_74s_0_1_3_5   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_74s_0_1_3_5
======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      148                0.6350 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_74s_0_1_3_5:	148 (0.27 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      77                 0.3220 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_74s_0_1_3_5:	77 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_80s_0_1_3_0>
----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_80s_0_1_3_0   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_80s_0_1_3_0
======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      148                0.6350 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_80s_0_1_3_0:	148 (0.27 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      77                 0.3220 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_80s_0_1_3_0:	77 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_9s_0_1_3_0>
---------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_9s_0_1_3_0   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_9s_0_1_3_0
=====================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      18                 0.07730 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_9s_0_1_3_0:	18 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      12                 0.05020 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_9s_0_1_3_0:	12 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlaveConvertor_Z42_layer0.caxi4interconnect_ResetSycnc_0>
-------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_ResetSycnc_0   ########       
Instance path:   caxi4interconnect_SlaveConvertor_Z42_layer0.caxi4interconnect_ResetSycnc_0
===========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.008580 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlaveConvertor_Z42_layer0.caxi4interconnect_ResetSycnc_0:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlaveConvertor_Z42_layer0.caxi4interconnect_SlvClockDomainCrossing_Z41_layer0>
----------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_SlvClockDomainCrossing_Z41_layer0   ########       
Instance path:   caxi4interconnect_SlaveConvertor_Z42_layer0.caxi4interconnect_SlvClockDomainCrossing_Z41_layer0
================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      220                0.9440 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlaveConvertor_Z42_layer0.caxi4interconnect_SlvClockDomainCrossing_Z41_layer0:	220 (0.40 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      214                0.8950 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_SlaveConvertor_Z42_layer0.caxi4interconnect_SlvClockDomainCrossing_Z41_layer0:	214 (0.39 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     25                 14.2 %               
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_SlaveConvertor_Z42_layer0.caxi4interconnect_SlvClockDomainCrossing_Z41_layer0:	25 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlvClockDomainCrossing_Z41_layer0.caxi4interconnect_CDC_FIFO_8s_69s_0s_3s_1>
--------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_FIFO_8s_69s_0s_3s_1   ########               
Instance path:   caxi4interconnect_SlvClockDomainCrossing_Z41_layer0.caxi4interconnect_CDC_FIFO_8s_69s_0s_3s_1
==============================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      44                 0.1890 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlvClockDomainCrossing_Z41_layer0.caxi4interconnect_CDC_FIFO_8s_69s_0s_3s_1:	44 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      43                 0.180 %              
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_SlvClockDomainCrossing_Z41_layer0.caxi4interconnect_CDC_FIFO_8s_69s_0s_3s_1:	43 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     5                  2.84 %               
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_SlvClockDomainCrossing_Z41_layer0.caxi4interconnect_CDC_FIFO_8s_69s_0s_3s_1:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_8s_69s_0s_3s_1.caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s>
---------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s   ########     
Instance path:   caxi4interconnect_CDC_FIFO_8s_69s_0s_3s_1.caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s
=========================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      6                  0.02580 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_8s_69s_0s_3s_1.caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.02510 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_8s_69s_0s_3s_1.caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s.caxi4interconnect_Bin2Gray_3s_5_24>
--------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_Bin2Gray_3s_5_24   ########          
Instance path:   caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s.caxi4interconnect_Bin2Gray_3s_5_24
==================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.008370 %           
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s.caxi4interconnect_Bin2Gray_3s_5_24:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_8s_69s_0s_3s_1.caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_7>
-----------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_7   ########     
Instance path:   caxi4interconnect_CDC_FIFO_8s_69s_0s_3s_1.caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_7
===========================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      6                  0.02580 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_8s_69s_0s_3s_1.caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_7:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.02510 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_8s_69s_0s_3s_1.caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_7:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_7.caxi4interconnect_Bin2Gray_3s_5_24_2>
------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_Bin2Gray_3s_5_24_2   ########            
Instance path:   caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_7.caxi4interconnect_Bin2Gray_3s_5_24_2
======================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.008370 %           
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_7.caxi4interconnect_Bin2Gray_3s_5_24_2:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_8s_69s_0s_3s_1.caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s>
---------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s   ########     
Instance path:   caxi4interconnect_CDC_FIFO_8s_69s_0s_3s_1.caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s
=========================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      6                  0.02580 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_8s_69s_0s_3s_1.caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      7                  0.02930 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_8s_69s_0s_3s_1.caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s:	7 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_8s_69s_0s_3s_1.caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_7>
-----------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_7   ########     
Instance path:   caxi4interconnect_CDC_FIFO_8s_69s_0s_3s_1.caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_7
===========================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      6                  0.02580 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_8s_69s_0s_3s_1.caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_7:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      8                  0.03350 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_8s_69s_0s_3s_1.caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_7:	8 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_8s_69s_0s_3s_1.caxi4interconnect_CDC_grayCodeCounter_3s_3s_3s_3_2>
-------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_grayCodeCounter_3s_3s_3s_3_2   ########     
Instance path:   caxi4interconnect_CDC_FIFO_8s_69s_0s_3s_1.caxi4interconnect_CDC_grayCodeCounter_3s_3s_3s_3_2
=============================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      6                  0.02580 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_8s_69s_0s_3s_1.caxi4interconnect_CDC_grayCodeCounter_3s_3s_3s_3_2:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.02510 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_8s_69s_0s_3s_1.caxi4interconnect_CDC_grayCodeCounter_3s_3s_3s_3_2:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_8s_69s_0s_3s_1.caxi4interconnect_CDC_rdCtrl_3s>
------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_rdCtrl_3s   ########     
Instance path:   caxi4interconnect_CDC_FIFO_8s_69s_0s_3s_1.caxi4interconnect_CDC_rdCtrl_3s
==========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.004290 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_8s_69s_0s_3s_1.caxi4interconnect_CDC_rdCtrl_3s:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      5                  0.02090 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_8s_69s_0s_3s_1.caxi4interconnect_CDC_rdCtrl_3s:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_8s_69s_0s_3s_1.caxi4interconnect_CDC_wrCtrl_3s>
------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_wrCtrl_3s   ########     
Instance path:   caxi4interconnect_CDC_FIFO_8s_69s_0s_3s_1.caxi4interconnect_CDC_wrCtrl_3s
==========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.004290 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_8s_69s_0s_3s_1.caxi4interconnect_CDC_wrCtrl_3s:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      5                  0.02090 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_8s_69s_0s_3s_1.caxi4interconnect_CDC_wrCtrl_3s:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_8s_69s_0s_3s_1.caxi4interconnect_RAM_BLOCK_8s_3s_69s_0s_2>
-----------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RAM_BLOCK_8s_3s_69s_0s_2   ########     
Instance path:   caxi4interconnect_CDC_FIFO_8s_69s_0s_3s_1.caxi4interconnect_RAM_BLOCK_8s_3s_69s_0s_2
=====================================================================================================

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     5                  2.84 %               
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_CDC_FIFO_8s_69s_0s_3s_1.caxi4interconnect_RAM_BLOCK_8s_3s_69s_0s_2:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlvClockDomainCrossing_Z41_layer0.caxi4interconnect_CDC_FIFO_8s_69s_0s_3s_1_0>
----------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_FIFO_8s_69s_0s_3s_1_0   ########               
Instance path:   caxi4interconnect_SlvClockDomainCrossing_Z41_layer0.caxi4interconnect_CDC_FIFO_8s_69s_0s_3s_1_0
================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      44                 0.1890 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlvClockDomainCrossing_Z41_layer0.caxi4interconnect_CDC_FIFO_8s_69s_0s_3s_1_0:	44 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      43                 0.180 %              
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_SlvClockDomainCrossing_Z41_layer0.caxi4interconnect_CDC_FIFO_8s_69s_0s_3s_1_0:	43 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     5                  2.84 %               
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_SlvClockDomainCrossing_Z41_layer0.caxi4interconnect_CDC_FIFO_8s_69s_0s_3s_1_0:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_8s_69s_0s_3s_1_0.caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_7_3>
---------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_7_3   ########       
Instance path:   caxi4interconnect_CDC_FIFO_8s_69s_0s_3s_1_0.caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_7_3
===============================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      6                  0.02580 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_8s_69s_0s_3s_1_0.caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_7_3:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.02510 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_8s_69s_0s_3s_1_0.caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_7_3:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_7_3.caxi4interconnect_Bin2Gray_3s_5_24_12>
---------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_Bin2Gray_3s_5_24_12   ########              
Instance path:   caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_7_3.caxi4interconnect_Bin2Gray_3s_5_24_12
=========================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.008370 %           
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_7_3.caxi4interconnect_Bin2Gray_3s_5_24_12:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_8s_69s_0s_3s_1_0.caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_9>
-------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_9   ########       
Instance path:   caxi4interconnect_CDC_FIFO_8s_69s_0s_3s_1_0.caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_9
=============================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      6                  0.02580 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_8s_69s_0s_3s_1_0.caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_9:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.02510 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_8s_69s_0s_3s_1_0.caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_9:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_9.caxi4interconnect_Bin2Gray_3s_5_24_9>
------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_Bin2Gray_3s_5_24_9   ########            
Instance path:   caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_9.caxi4interconnect_Bin2Gray_3s_5_24_9
======================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.008370 %           
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_9.caxi4interconnect_Bin2Gray_3s_5_24_9:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_8s_69s_0s_3s_1_0.caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_7_3>
---------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_7_3   ########       
Instance path:   caxi4interconnect_CDC_FIFO_8s_69s_0s_3s_1_0.caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_7_3
===============================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      6                  0.02580 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_8s_69s_0s_3s_1_0.caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_7_3:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      8                  0.03350 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_8s_69s_0s_3s_1_0.caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_7_3:	8 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_8s_69s_0s_3s_1_0.caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_9>
-------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_9   ########       
Instance path:   caxi4interconnect_CDC_FIFO_8s_69s_0s_3s_1_0.caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_9
=============================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      6                  0.02580 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_8s_69s_0s_3s_1_0.caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_9:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      7                  0.02930 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_8s_69s_0s_3s_1_0.caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_9:	7 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_8s_69s_0s_3s_1_0.caxi4interconnect_CDC_grayCodeCounter_3s_3s_3s_3_2_1>
-----------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_grayCodeCounter_3s_3s_3s_3_2_1   ########       
Instance path:   caxi4interconnect_CDC_FIFO_8s_69s_0s_3s_1_0.caxi4interconnect_CDC_grayCodeCounter_3s_3s_3s_3_2_1
=================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      6                  0.02580 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_8s_69s_0s_3s_1_0.caxi4interconnect_CDC_grayCodeCounter_3s_3s_3s_3_2_1:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.02510 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_8s_69s_0s_3s_1_0.caxi4interconnect_CDC_grayCodeCounter_3s_3s_3s_3_2_1:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_8s_69s_0s_3s_1_0.caxi4interconnect_CDC_rdCtrl_3s_2>
----------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_rdCtrl_3s_2   ########       
Instance path:   caxi4interconnect_CDC_FIFO_8s_69s_0s_3s_1_0.caxi4interconnect_CDC_rdCtrl_3s_2
==============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.004290 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_8s_69s_0s_3s_1_0.caxi4interconnect_CDC_rdCtrl_3s_2:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      5                  0.02090 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_8s_69s_0s_3s_1_0.caxi4interconnect_CDC_rdCtrl_3s_2:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_8s_69s_0s_3s_1_0.caxi4interconnect_CDC_wrCtrl_3s_1>
----------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_wrCtrl_3s_1   ########       
Instance path:   caxi4interconnect_CDC_FIFO_8s_69s_0s_3s_1_0.caxi4interconnect_CDC_wrCtrl_3s_1
==============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.004290 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_8s_69s_0s_3s_1_0.caxi4interconnect_CDC_wrCtrl_3s_1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      5                  0.02090 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_8s_69s_0s_3s_1_0.caxi4interconnect_CDC_wrCtrl_3s_1:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_8s_69s_0s_3s_1_0.caxi4interconnect_RAM_BLOCK_8s_3s_69s_0s_2_0>
---------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RAM_BLOCK_8s_3s_69s_0s_2_0   ########       
Instance path:   caxi4interconnect_CDC_FIFO_8s_69s_0s_3s_1_0.caxi4interconnect_RAM_BLOCK_8s_3s_69s_0s_2_0
=========================================================================================================

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     5                  2.84 %               
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_CDC_FIFO_8s_69s_0s_3s_1_0.caxi4interconnect_RAM_BLOCK_8s_3s_69s_0s_2_0:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlvClockDomainCrossing_Z41_layer0.caxi4interconnect_CDC_FIFO_8s_74s_0s_3s_0>
--------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_FIFO_8s_74s_0s_3s_0   ########               
Instance path:   caxi4interconnect_SlvClockDomainCrossing_Z41_layer0.caxi4interconnect_CDC_FIFO_8s_74s_0s_3s_0
==============================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      44                 0.1890 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlvClockDomainCrossing_Z41_layer0.caxi4interconnect_CDC_FIFO_8s_74s_0s_3s_0:	44 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      43                 0.180 %              
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_SlvClockDomainCrossing_Z41_layer0.caxi4interconnect_CDC_FIFO_8s_74s_0s_3s_0:	43 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     7                  3.98 %               
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_SlvClockDomainCrossing_Z41_layer0.caxi4interconnect_CDC_FIFO_8s_74s_0s_3s_0:	7 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_8s_74s_0s_3s_0.caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_10>
------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_10   ########     
Instance path:   caxi4interconnect_CDC_FIFO_8s_74s_0s_3s_0.caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_10
============================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      6                  0.02580 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_8s_74s_0s_3s_0.caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_10:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.02510 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_8s_74s_0s_3s_0.caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_10:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_10.caxi4interconnect_Bin2Gray_3s_5_24_17>
--------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_Bin2Gray_3s_5_24_17   ########             
Instance path:   caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_10.caxi4interconnect_Bin2Gray_3s_5_24_17
========================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.008370 %           
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_10.caxi4interconnect_Bin2Gray_3s_5_24_17:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_8s_74s_0s_3s_0.caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_7_4>
-------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_7_4   ########     
Instance path:   caxi4interconnect_CDC_FIFO_8s_74s_0s_3s_0.caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_7_4
=============================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      6                  0.02580 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_8s_74s_0s_3s_0.caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_7_4:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.02510 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_8s_74s_0s_3s_0.caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_7_4:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_7_4.caxi4interconnect_Bin2Gray_3s_5_24_14>
---------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_Bin2Gray_3s_5_24_14   ########              
Instance path:   caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_7_4.caxi4interconnect_Bin2Gray_3s_5_24_14
=========================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.008370 %           
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_7_4.caxi4interconnect_Bin2Gray_3s_5_24_14:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_8s_74s_0s_3s_0.caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_10>
------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_10   ########     
Instance path:   caxi4interconnect_CDC_FIFO_8s_74s_0s_3s_0.caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_10
============================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      6                  0.02580 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_8s_74s_0s_3s_0.caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_10:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      8                  0.03350 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_8s_74s_0s_3s_0.caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_10:	8 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_8s_74s_0s_3s_0.caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_7_4>
-------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_7_4   ########     
Instance path:   caxi4interconnect_CDC_FIFO_8s_74s_0s_3s_0.caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_7_4
=============================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      6                  0.02580 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_8s_74s_0s_3s_0.caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_7_4:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      7                  0.02930 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_8s_74s_0s_3s_0.caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_7_4:	7 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_8s_74s_0s_3s_0.caxi4interconnect_CDC_grayCodeCounter_3s_3s_3s_3>
-----------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_grayCodeCounter_3s_3s_3s_3   ########     
Instance path:   caxi4interconnect_CDC_FIFO_8s_74s_0s_3s_0.caxi4interconnect_CDC_grayCodeCounter_3s_3s_3s_3
===========================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      6                  0.02580 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_8s_74s_0s_3s_0.caxi4interconnect_CDC_grayCodeCounter_3s_3s_3s_3:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.02510 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_8s_74s_0s_3s_0.caxi4interconnect_CDC_grayCodeCounter_3s_3s_3s_3:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_8s_74s_0s_3s_0.caxi4interconnect_CDC_rdCtrl_3s_1>
--------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_rdCtrl_3s_1   ########     
Instance path:   caxi4interconnect_CDC_FIFO_8s_74s_0s_3s_0.caxi4interconnect_CDC_rdCtrl_3s_1
============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.004290 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_8s_74s_0s_3s_0.caxi4interconnect_CDC_rdCtrl_3s_1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      5                  0.02090 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_8s_74s_0s_3s_0.caxi4interconnect_CDC_rdCtrl_3s_1:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_8s_74s_0s_3s_0.caxi4interconnect_CDC_wrCtrl_3s_2>
--------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_wrCtrl_3s_2   ########     
Instance path:   caxi4interconnect_CDC_FIFO_8s_74s_0s_3s_0.caxi4interconnect_CDC_wrCtrl_3s_2
============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.004290 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_8s_74s_0s_3s_0.caxi4interconnect_CDC_wrCtrl_3s_2:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      5                  0.02090 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_8s_74s_0s_3s_0.caxi4interconnect_CDC_wrCtrl_3s_2:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_8s_74s_0s_3s_0.caxi4interconnect_RAM_BLOCK_8s_3s_74s_0s_0>
-----------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RAM_BLOCK_8s_3s_74s_0s_0   ########     
Instance path:   caxi4interconnect_CDC_FIFO_8s_74s_0s_3s_0.caxi4interconnect_RAM_BLOCK_8s_3s_74s_0s_0
=====================================================================================================

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     7                  3.98 %               
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_CDC_FIFO_8s_74s_0s_3s_0.caxi4interconnect_RAM_BLOCK_8s_3s_74s_0s_0:	7 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlvClockDomainCrossing_Z41_layer0.caxi4interconnect_CDC_FIFO_8s_80s_0s_3s>
------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_FIFO_8s_80s_0s_3s   ########               
Instance path:   caxi4interconnect_SlvClockDomainCrossing_Z41_layer0.caxi4interconnect_CDC_FIFO_8s_80s_0s_3s
============================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      44                 0.1890 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlvClockDomainCrossing_Z41_layer0.caxi4interconnect_CDC_FIFO_8s_80s_0s_3s:	44 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      42                 0.1760 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_SlvClockDomainCrossing_Z41_layer0.caxi4interconnect_CDC_FIFO_8s_80s_0s_3s:	42 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     7                  3.98 %               
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_SlvClockDomainCrossing_Z41_layer0.caxi4interconnect_CDC_FIFO_8s_80s_0s_3s:	7 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_8s_80s_0s_3s.caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_7_2>
-----------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_7_2   ########   
Instance path:   caxi4interconnect_CDC_FIFO_8s_80s_0s_3s.caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_7_2
===========================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      6                  0.02580 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_8s_80s_0s_3s.caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_7_2:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.02510 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_8s_80s_0s_3s.caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_7_2:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_7_2.caxi4interconnect_Bin2Gray_3s_5_24_7>
--------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_Bin2Gray_3s_5_24_7   ########              
Instance path:   caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_7_2.caxi4interconnect_Bin2Gray_3s_5_24_7
========================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.008370 %           
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_7_2.caxi4interconnect_Bin2Gray_3s_5_24_7:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_8s_80s_0s_3s.caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_8>
---------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_8   ########   
Instance path:   caxi4interconnect_CDC_FIFO_8s_80s_0s_3s.caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_8
=========================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      6                  0.02580 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_8s_80s_0s_3s.caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_8:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.02510 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_8s_80s_0s_3s.caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_8:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_8.caxi4interconnect_Bin2Gray_3s_5_24_4>
------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_Bin2Gray_3s_5_24_4   ########            
Instance path:   caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_8.caxi4interconnect_Bin2Gray_3s_5_24_4
======================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.008370 %           
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_8.caxi4interconnect_Bin2Gray_3s_5_24_4:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_8s_80s_0s_3s.caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_7_2>
-----------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_7_2   ########   
Instance path:   caxi4interconnect_CDC_FIFO_8s_80s_0s_3s.caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_7_2
===========================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      6                  0.02580 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_8s_80s_0s_3s.caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_7_2:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      8                  0.03350 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_8s_80s_0s_3s.caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_7_2:	8 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_8s_80s_0s_3s.caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_8>
---------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_8   ########   
Instance path:   caxi4interconnect_CDC_FIFO_8s_80s_0s_3s.caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_8
=========================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      6                  0.02580 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_8s_80s_0s_3s.caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_8:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      7                  0.02930 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_8s_80s_0s_3s.caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_8:	7 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_8s_80s_0s_3s.caxi4interconnect_CDC_grayCodeCounter_3s_3s_3s_3_2_0>
-------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_grayCodeCounter_3s_3s_3s_3_2_0   ########   
Instance path:   caxi4interconnect_CDC_FIFO_8s_80s_0s_3s.caxi4interconnect_CDC_grayCodeCounter_3s_3s_3s_3_2_0
=============================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      6                  0.02580 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_8s_80s_0s_3s.caxi4interconnect_CDC_grayCodeCounter_3s_3s_3s_3_2_0:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.02510 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_8s_80s_0s_3s.caxi4interconnect_CDC_grayCodeCounter_3s_3s_3s_3_2_0:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_8s_80s_0s_3s.caxi4interconnect_CDC_rdCtrl_3s_0>
------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_rdCtrl_3s_0   ########   
Instance path:   caxi4interconnect_CDC_FIFO_8s_80s_0s_3s.caxi4interconnect_CDC_rdCtrl_3s_0
==========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.004290 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_8s_80s_0s_3s.caxi4interconnect_CDC_rdCtrl_3s_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      4                  0.01670 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_8s_80s_0s_3s.caxi4interconnect_CDC_rdCtrl_3s_0:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_8s_80s_0s_3s.caxi4interconnect_CDC_wrCtrl_3s_0>
------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_wrCtrl_3s_0   ########   
Instance path:   caxi4interconnect_CDC_FIFO_8s_80s_0s_3s.caxi4interconnect_CDC_wrCtrl_3s_0
==========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.004290 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_8s_80s_0s_3s.caxi4interconnect_CDC_wrCtrl_3s_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      5                  0.02090 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_8s_80s_0s_3s.caxi4interconnect_CDC_wrCtrl_3s_0:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_8s_80s_0s_3s.caxi4interconnect_RAM_BLOCK_8s_3s_80s_0s>
-------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RAM_BLOCK_8s_3s_80s_0s   ########   
Instance path:   caxi4interconnect_CDC_FIFO_8s_80s_0s_3s.caxi4interconnect_RAM_BLOCK_8s_3s_80s_0s
=================================================================================================

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     7                  3.98 %               
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_CDC_FIFO_8s_80s_0s_3s.caxi4interconnect_RAM_BLOCK_8s_3s_80s_0s:	7 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlvClockDomainCrossing_Z41_layer0.caxi4interconnect_CDC_FIFO_8s_9s_0s_3s_0>
-------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_FIFO_8s_9s_0s_3s_0   ########               
Instance path:   caxi4interconnect_SlvClockDomainCrossing_Z41_layer0.caxi4interconnect_CDC_FIFO_8s_9s_0s_3s_0
=============================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      44                 0.1890 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlvClockDomainCrossing_Z41_layer0.caxi4interconnect_CDC_FIFO_8s_9s_0s_3s_0:	44 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      43                 0.180 %              
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_SlvClockDomainCrossing_Z41_layer0.caxi4interconnect_CDC_FIFO_8s_9s_0s_3s_0:	43 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     1                  0.5680 %             
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_SlvClockDomainCrossing_Z41_layer0.caxi4interconnect_CDC_FIFO_8s_9s_0s_3s_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_8s_9s_0s_3s_0.caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_11>
-----------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_11   ########    
Instance path:   caxi4interconnect_CDC_FIFO_8s_9s_0s_3s_0.caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_11
===========================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      6                  0.02580 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_8s_9s_0s_3s_0.caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_11:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.02510 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_8s_9s_0s_3s_0.caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_11:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_11.caxi4interconnect_Bin2Gray_3s_5_24_22>
--------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_Bin2Gray_3s_5_24_22   ########             
Instance path:   caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_11.caxi4interconnect_Bin2Gray_3s_5_24_22
========================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.008370 %           
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_11.caxi4interconnect_Bin2Gray_3s_5_24_22:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_8s_9s_0s_3s_0.caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_7_5>
------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_7_5   ########    
Instance path:   caxi4interconnect_CDC_FIFO_8s_9s_0s_3s_0.caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_7_5
============================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      6                  0.02580 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_8s_9s_0s_3s_0.caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_7_5:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.02510 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_8s_9s_0s_3s_0.caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_7_5:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_7_5.caxi4interconnect_Bin2Gray_3s_5_24_19>
---------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_Bin2Gray_3s_5_24_19   ########              
Instance path:   caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_7_5.caxi4interconnect_Bin2Gray_3s_5_24_19
=========================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.008370 %           
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_7_5.caxi4interconnect_Bin2Gray_3s_5_24_19:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_8s_9s_0s_3s_0.caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_11>
-----------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_11   ########    
Instance path:   caxi4interconnect_CDC_FIFO_8s_9s_0s_3s_0.caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_11
===========================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      6                  0.02580 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_8s_9s_0s_3s_0.caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_11:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      8                  0.03350 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_8s_9s_0s_3s_0.caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_11:	8 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_8s_9s_0s_3s_0.caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_7_5>
------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_7_5   ########    
Instance path:   caxi4interconnect_CDC_FIFO_8s_9s_0s_3s_0.caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_7_5
============================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      6                  0.02580 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_8s_9s_0s_3s_0.caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_7_5:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      7                  0.02930 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_8s_9s_0s_3s_0.caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_7_5:	7 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_8s_9s_0s_3s_0.caxi4interconnect_CDC_grayCodeCounter_3s_3s_3s_3_1>
------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_grayCodeCounter_3s_3s_3s_3_1   ########    
Instance path:   caxi4interconnect_CDC_FIFO_8s_9s_0s_3s_0.caxi4interconnect_CDC_grayCodeCounter_3s_3s_3s_3_1
============================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      6                  0.02580 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_8s_9s_0s_3s_0.caxi4interconnect_CDC_grayCodeCounter_3s_3s_3s_3_1:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.02510 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_8s_9s_0s_3s_0.caxi4interconnect_CDC_grayCodeCounter_3s_3s_3s_3_1:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_8s_9s_0s_3s_0.caxi4interconnect_CDC_rdCtrl_3s_1_0>
---------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_rdCtrl_3s_1_0   ########    
Instance path:   caxi4interconnect_CDC_FIFO_8s_9s_0s_3s_0.caxi4interconnect_CDC_rdCtrl_3s_1_0
=============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.004290 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_8s_9s_0s_3s_0.caxi4interconnect_CDC_rdCtrl_3s_1_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      5                  0.02090 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_8s_9s_0s_3s_0.caxi4interconnect_CDC_rdCtrl_3s_1_0:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_8s_9s_0s_3s_0.caxi4interconnect_CDC_wrCtrl_3s_2_0>
---------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_wrCtrl_3s_2_0   ########    
Instance path:   caxi4interconnect_CDC_FIFO_8s_9s_0s_3s_0.caxi4interconnect_CDC_wrCtrl_3s_2_0
=============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.004290 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_8s_9s_0s_3s_0.caxi4interconnect_CDC_wrCtrl_3s_2_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      5                  0.02090 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_8s_9s_0s_3s_0.caxi4interconnect_CDC_wrCtrl_3s_2_0:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_8s_9s_0s_3s_0.caxi4interconnect_RAM_BLOCK_8s_3s_9s_0s_0>
---------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RAM_BLOCK_8s_3s_9s_0s_0   ########    
Instance path:   caxi4interconnect_CDC_FIFO_8s_9s_0s_3s_0.caxi4interconnect_RAM_BLOCK_8s_3s_9s_0s_0
===================================================================================================

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     1                  0.5680 %             
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_CDC_FIFO_8s_9s_0s_3s_0.caxi4interconnect_RAM_BLOCK_8s_3s_9s_0s_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlaveConvertor_Z42_layer0.caxi4interconnect_SlvProtocolConverter_Z38_layer0>
--------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_SlvProtocolConverter_Z38_layer0   ########       
Instance path:   caxi4interconnect_SlaveConvertor_Z42_layer0.caxi4interconnect_SlvProtocolConverter_Z38_layer0
==============================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      183                0.7850 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlaveConvertor_Z42_layer0.caxi4interconnect_SlvProtocolConverter_Z38_layer0:	183 (0.33 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      433                1.81 %               
ARI1     411                6.43 %               
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_SlaveConvertor_Z42_layer0.caxi4interconnect_SlvProtocolConverter_Z38_layer0:	844 (1.53 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     16                 9.09 %               
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_SlaveConvertor_Z42_layer0.caxi4interconnect_SlvProtocolConverter_Z38_layer0:	16 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlvProtocolConverter_Z38_layer0.caxi4interconnect_SlvAxi4ProtocolConv_0s_3_32s_64s_1s_6s_4s_4s_3s_0>
--------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_SlvAxi4ProtocolConv_0s_3_32s_64s_1s_6s_4s_4s_3s_0   ########             
Instance path:   caxi4interconnect_SlvProtocolConverter_Z38_layer0.caxi4interconnect_SlvAxi4ProtocolConv_0s_3_32s_64s_1s_6s_4s_4s_3s_0
======================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      183                0.7850 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlvProtocolConverter_Z38_layer0.caxi4interconnect_SlvAxi4ProtocolConv_0s_3_32s_64s_1s_6s_4s_4s_3s_0:	183 (0.33 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      433                1.81 %               
ARI1     411                6.43 %               
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_SlvProtocolConverter_Z38_layer0.caxi4interconnect_SlvAxi4ProtocolConv_0s_3_32s_64s_1s_6s_4s_4s_3s_0:	844 (1.53 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     16                 9.09 %               
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_SlvProtocolConverter_Z38_layer0.caxi4interconnect_SlvAxi4ProtocolConv_0s_3_32s_64s_1s_6s_4s_4s_3s_0:	16 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlvAxi4ProtocolConv_0s_3_32s_64s_1s_6s_4s_4s_3s_0.caxi4interconnect_SlvAxi4ProtConvRead_Z40_layer0>
-------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_SlvAxi4ProtConvRead_Z40_layer0   ########                               
Instance path:   caxi4interconnect_SlvAxi4ProtocolConv_0s_3_32s_64s_1s_6s_4s_4s_3s_0.caxi4interconnect_SlvAxi4ProtConvRead_Z40_layer0
=====================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      84                 0.3610 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlvAxi4ProtocolConv_0s_3_32s_64s_1s_6s_4s_4s_3s_0.caxi4interconnect_SlvAxi4ProtConvRead_Z40_layer0:	84 (0.15 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      235                0.9830 %             
ARI1     210                3.29 %               
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_SlvAxi4ProtocolConv_0s_3_32s_64s_1s_6s_4s_4s_3s_0.caxi4interconnect_SlvAxi4ProtConvRead_Z40_layer0:	445 (0.81 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     8                  4.55 %               
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_SlvAxi4ProtocolConv_0s_3_32s_64s_1s_6s_4s_4s_3s_0.caxi4interconnect_SlvAxi4ProtConvRead_Z40_layer0:	8 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlvAxi4ProtConvRead_Z40_layer0.caxi4interconnect_FifoDualPort_0_2s_4s_14s_1>
--------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_FifoDualPort_0_2s_4s_14s_1   ########            
Instance path:   caxi4interconnect_SlvAxi4ProtConvRead_Z40_layer0.caxi4interconnect_FifoDualPort_0_2s_4s_14s_1
==============================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      16                 0.06870 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlvAxi4ProtConvRead_Z40_layer0.caxi4interconnect_FifoDualPort_0_2s_4s_14s_1:	16 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      184                0.770 %              
ARI1     100                1.56 %               
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_SlvAxi4ProtConvRead_Z40_layer0.caxi4interconnect_FifoDualPort_0_2s_4s_14s_1:	284 (0.52 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     2                  1.14 %               
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_SlvAxi4ProtConvRead_Z40_layer0.caxi4interconnect_FifoDualPort_0_2s_4s_14s_1:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_FifoDualPort_0_2s_4s_14s_1.caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_14s_0s_16s>
------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_14s_0s_16s   ########        
Instance path:   caxi4interconnect_FifoDualPort_0_2s_4s_14s_1.caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_14s_0s_16s
========================================================================================================================

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     2                  1.14 %               
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_FifoDualPort_0_2s_4s_14s_1.caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_14s_0s_16s:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlvAxi4ProtConvRead_Z40_layer0.caxi4interconnect_FifoDualPort_0_2s_4s_72s_1>
--------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_FifoDualPort_0_2s_4s_72s_1   ########            
Instance path:   caxi4interconnect_SlvAxi4ProtConvRead_Z40_layer0.caxi4interconnect_FifoDualPort_0_2s_4s_72s_1
==============================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      16                 0.06870 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlvAxi4ProtConvRead_Z40_layer0.caxi4interconnect_FifoDualPort_0_2s_4s_72s_1:	16 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      42                 0.1760 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_SlvAxi4ProtConvRead_Z40_layer0.caxi4interconnect_FifoDualPort_0_2s_4s_72s_1:	42 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     6                  3.41 %               
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_SlvAxi4ProtConvRead_Z40_layer0.caxi4interconnect_FifoDualPort_0_2s_4s_72s_1:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_FifoDualPort_0_2s_4s_72s_1.caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_72s_0s_16s>
------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_72s_0s_16s   ########        
Instance path:   caxi4interconnect_FifoDualPort_0_2s_4s_72s_1.caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_72s_0s_16s
========================================================================================================================

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     6                  3.41 %               
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_FifoDualPort_0_2s_4s_72s_1.caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_72s_0s_16s:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlvAxi4ProtocolConv_0s_3_32s_64s_1s_6s_4s_4s_3s_0.caxi4interconnect_SlvAxi4ProtConvWrite_Z39_layer0>
--------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_SlvAxi4ProtConvWrite_Z39_layer0   ########                               
Instance path:   caxi4interconnect_SlvAxi4ProtocolConv_0s_3_32s_64s_1s_6s_4s_4s_3s_0.caxi4interconnect_SlvAxi4ProtConvWrite_Z39_layer0
======================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      99                 0.4250 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlvAxi4ProtocolConv_0s_3_32s_64s_1s_6s_4s_4s_3s_0.caxi4interconnect_SlvAxi4ProtConvWrite_Z39_layer0:	99 (0.18 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      198                0.8280 %             
ARI1     201                3.14 %               
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_SlvAxi4ProtocolConv_0s_3_32s_64s_1s_6s_4s_4s_3s_0.caxi4interconnect_SlvAxi4ProtConvWrite_Z39_layer0:	399 (0.72 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     8                  4.55 %               
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_SlvAxi4ProtocolConv_0s_3_32s_64s_1s_6s_4s_4s_3s_0.caxi4interconnect_SlvAxi4ProtConvWrite_Z39_layer0:	8 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlvAxi4ProtConvWrite_Z39_layer0.caxi4interconnect_FifoDualPort_0_2s_4s_10s_1>
---------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_FifoDualPort_0_2s_4s_10s_1   ########             
Instance path:   caxi4interconnect_SlvAxi4ProtConvWrite_Z39_layer0.caxi4interconnect_FifoDualPort_0_2s_4s_10s_1
===============================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      16                 0.06870 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlvAxi4ProtConvWrite_Z39_layer0.caxi4interconnect_FifoDualPort_0_2s_4s_10s_1:	16 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      140                0.5860 %             
ARI1     129                2.02 %               
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_SlvAxi4ProtConvWrite_Z39_layer0.caxi4interconnect_FifoDualPort_0_2s_4s_10s_1:	269 (0.49 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     1                  0.5680 %             
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_SlvAxi4ProtConvWrite_Z39_layer0.caxi4interconnect_FifoDualPort_0_2s_4s_10s_1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_FifoDualPort_0_2s_4s_10s_1.caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_10s_0s_16s>
------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_10s_0s_16s   ########        
Instance path:   caxi4interconnect_FifoDualPort_0_2s_4s_10s_1.caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_10s_0s_16s
========================================================================================================================

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     1                  0.5680 %             
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_FifoDualPort_0_2s_4s_10s_1.caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_10s_0s_16s:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlvAxi4ProtConvWrite_Z39_layer0.caxi4interconnect_FifoDualPort_0_2s_4s_73s_1>
---------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_FifoDualPort_0_2s_4s_73s_1   ########             
Instance path:   caxi4interconnect_SlvAxi4ProtConvWrite_Z39_layer0.caxi4interconnect_FifoDualPort_0_2s_4s_73s_1
===============================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      16                 0.06870 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlvAxi4ProtConvWrite_Z39_layer0.caxi4interconnect_FifoDualPort_0_2s_4s_73s_1:	16 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      39                 0.1630 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_SlvAxi4ProtConvWrite_Z39_layer0.caxi4interconnect_FifoDualPort_0_2s_4s_73s_1:	39 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     7                  3.98 %               
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_SlvAxi4ProtConvWrite_Z39_layer0.caxi4interconnect_FifoDualPort_0_2s_4s_73s_1:	7 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_FifoDualPort_0_2s_4s_73s_1.caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_73s_0s_16s>
------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_73s_0s_16s   ########        
Instance path:   caxi4interconnect_FifoDualPort_0_2s_4s_73s_1.caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_73s_0s_16s
========================================================================================================================

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     7                  3.98 %               
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_FifoDualPort_0_2s_4s_73s_1.caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_73s_0s_16s:	7 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREAXI4INTERCONNECT_Z29_layer0.caxi4interconnect_SlaveConvertor_Z46_layer0>
-------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_SlaveConvertor_Z46_layer0   ########
Instance path:   COREAXI4INTERCONNECT_Z29_layer0.caxi4interconnect_SlaveConvertor_Z46_layer0     
=================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      314                1.35 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREAXI4INTERCONNECT_Z29_layer0.caxi4interconnect_SlaveConvertor_Z46_layer0:	314 (0.57 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      249                1.04 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREAXI4INTERCONNECT_Z29_layer0.caxi4interconnect_SlaveConvertor_Z46_layer0:	249 (0.45 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     2                  1.14 %               
=====================================================
Total MEMORY ELEMENTS in the block COREAXI4INTERCONNECT_Z29_layer0.caxi4interconnect_SlaveConvertor_Z46_layer0:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlaveConvertor_Z46_layer0.caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_2>
-----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_2   ########       
Instance path:   caxi4interconnect_SlaveConvertor_Z46_layer0.caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_2
=======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      282                1.21 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlaveConvertor_Z46_layer0.caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_2:	282 (0.51 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      156                0.6530 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_SlaveConvertor_Z46_layer0.caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_2:	156 (0.28 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_2.caxi4interconnect_RegSliceFull_69s_0_1_3_8>
----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_69s_0_1_3_8   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_2.caxi4interconnect_RegSliceFull_69s_0_1_3_8
======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      26                 0.1120 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_2.caxi4interconnect_RegSliceFull_69s_0_1_3_8:	26 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      16                 0.06690 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_2.caxi4interconnect_RegSliceFull_69s_0_1_3_8:	16 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_2.caxi4interconnect_RegSliceFull_69s_0_1_3_9>
----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_69s_0_1_3_9   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_2.caxi4interconnect_RegSliceFull_69s_0_1_3_9
======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      30                 0.1290 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_2.caxi4interconnect_RegSliceFull_69s_0_1_3_9:	30 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      18                 0.07530 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_2.caxi4interconnect_RegSliceFull_69s_0_1_3_9:	18 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_2.caxi4interconnect_RegSliceFull_74s_0_1_3_1>
----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_74s_0_1_3_1   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_2.caxi4interconnect_RegSliceFull_74s_0_1_3_1
======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      144                0.6180 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_2.caxi4interconnect_RegSliceFull_74s_0_1_3_1:	144 (0.26 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      75                 0.3140 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_2.caxi4interconnect_RegSliceFull_74s_0_1_3_1:	75 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_2.caxi4interconnect_RegSliceFull_80s_0_1_3_4>
----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_80s_0_1_3_4   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_2.caxi4interconnect_RegSliceFull_80s_0_1_3_4
======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      68                 0.2920 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_2.caxi4interconnect_RegSliceFull_80s_0_1_3_4:	68 (0.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      37                 0.1550 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_2.caxi4interconnect_RegSliceFull_80s_0_1_3_4:	37 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_2.caxi4interconnect_RegSliceFull_9s_0_1_3_3>
---------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_9s_0_1_3_3   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_2.caxi4interconnect_RegSliceFull_9s_0_1_3_3
=====================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      14                 0.06010 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_2.caxi4interconnect_RegSliceFull_9s_0_1_3_3:	14 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      10                 0.04180 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_2.caxi4interconnect_RegSliceFull_9s_0_1_3_3:	10 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlaveConvertor_Z46_layer0.caxi4interconnect_SlvProtocolConverter_Z44_layer0>
--------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_SlvProtocolConverter_Z44_layer0   ########       
Instance path:   caxi4interconnect_SlaveConvertor_Z46_layer0.caxi4interconnect_SlvProtocolConverter_Z44_layer0
==============================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      32                 0.1370 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlaveConvertor_Z46_layer0.caxi4interconnect_SlvProtocolConverter_Z44_layer0:	32 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      93                 0.3890 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_SlaveConvertor_Z46_layer0.caxi4interconnect_SlvProtocolConverter_Z44_layer0:	93 (0.17 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     2                  1.14 %               
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_SlaveConvertor_Z46_layer0.caxi4interconnect_SlvProtocolConverter_Z44_layer0:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlvProtocolConverter_Z44_layer0.caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_0_2_1>
------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_0_2_1   ########             
Instance path:   caxi4interconnect_SlvProtocolConverter_Z44_layer0.caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_0_2_1
========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      16                 0.06870 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlvProtocolConverter_Z44_layer0.caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_0_2_1:	16 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      46                 0.1920 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_SlvProtocolConverter_Z44_layer0.caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_0_2_1:	46 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     1                  0.5680 %             
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_SlvProtocolConverter_Z44_layer0.caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_0_2_1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_0_2_1.caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_4>
------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_4   ########                 
Instance path:   caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_0_2_1.caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_4
==============================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      16                 0.06870 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_0_2_1.caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_4:	16 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      41                 0.1710 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_0_2_1.caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_4:	41 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     1                  0.5680 %             
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_0_2_1.caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_4:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_4.caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_1_4_3>
-------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_1_4_3   ########                   
Instance path:   caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_4.caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_1_4_3
===============================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      16                 0.06870 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_4.caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_1_4_3:	16 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      41                 0.1710 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_4.caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_1_4_3:	41 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_4.caxi4interconnect_RAM_BLOCK_16s_4s_6s_0s_3>
-------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RAM_BLOCK_16s_4s_6s_0s_3   ########                   
Instance path:   caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_4.caxi4interconnect_RAM_BLOCK_16s_4s_6s_0s_3
===================================================================================================================

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     1                  0.5680 %             
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_4.caxi4interconnect_RAM_BLOCK_16s_4s_6s_0s_3:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlvProtocolConverter_Z44_layer0.caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_0_7_3>
------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_0_7_3   ########             
Instance path:   caxi4interconnect_SlvProtocolConverter_Z44_layer0.caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_0_7_3
========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      16                 0.06870 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlvProtocolConverter_Z44_layer0.caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_0_7_3:	16 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      47                 0.1970 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_SlvProtocolConverter_Z44_layer0.caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_0_7_3:	47 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     1                  0.5680 %             
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_SlvProtocolConverter_Z44_layer0.caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_0_7_3:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_0_7_3.caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_5>
------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_5   ########                 
Instance path:   caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_0_7_3.caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_5
==============================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      16                 0.06870 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_0_7_3.caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_5:	16 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      41                 0.1710 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_0_7_3.caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_5:	41 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     1                  0.5680 %             
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_0_7_3.caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_5:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_5.caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_1_4_4>
-------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_1_4_4   ########                   
Instance path:   caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_5.caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_1_4_4
===============================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      16                 0.06870 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_5.caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_1_4_4:	16 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      41                 0.1710 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_5.caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_1_4_4:	41 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_5.caxi4interconnect_RAM_BLOCK_16s_4s_6s_0s_4>
-------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RAM_BLOCK_16s_4s_6s_0s_4   ########                   
Instance path:   caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_5.caxi4interconnect_RAM_BLOCK_16s_4s_6s_0s_4
===================================================================================================================

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     1                  0.5680 %             
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_5.caxi4interconnect_RAM_BLOCK_16s_4s_6s_0s_4:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREAXI4INTERCONNECT_Z29_layer0.caxi4interconnect_SlaveConvertor_Z50_layer0>
-------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_SlaveConvertor_Z50_layer0   ########
Instance path:   COREAXI4INTERCONNECT_Z29_layer0.caxi4interconnect_SlaveConvertor_Z50_layer0     
=================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      123                0.5280 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREAXI4INTERCONNECT_Z29_layer0.caxi4interconnect_SlaveConvertor_Z50_layer0:	123 (0.22 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      120                0.5020 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREAXI4INTERCONNECT_Z29_layer0.caxi4interconnect_SlaveConvertor_Z50_layer0:	120 (0.22 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlaveConvertor_Z50_layer0.caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_3>
-----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_3   ########       
Instance path:   caxi4interconnect_SlaveConvertor_Z50_layer0.caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_3
=======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      10                 0.04290 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlaveConvertor_Z50_layer0.caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_3:	10 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      10                 0.04180 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_SlaveConvertor_Z50_layer0.caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_3:	10 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_3.caxi4interconnect_RegSliceFull_69s_0_1_3_6>
----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_69s_0_1_3_6   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_3.caxi4interconnect_RegSliceFull_69s_0_1_3_6
======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.008580 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_3.caxi4interconnect_RegSliceFull_69s_0_1_3_6:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.008370 %           
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_3.caxi4interconnect_RegSliceFull_69s_0_1_3_6:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_3.caxi4interconnect_RegSliceFull_69s_0_1_3_7>
----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_69s_0_1_3_7   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_3.caxi4interconnect_RegSliceFull_69s_0_1_3_7
======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.008580 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_3.caxi4interconnect_RegSliceFull_69s_0_1_3_7:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.008370 %           
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_3.caxi4interconnect_RegSliceFull_69s_0_1_3_7:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_3.caxi4interconnect_RegSliceFull_74s_0_1_3_4>
----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_74s_0_1_3_4   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_3.caxi4interconnect_RegSliceFull_74s_0_1_3_4
======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.008580 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_3.caxi4interconnect_RegSliceFull_74s_0_1_3_4:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.008370 %           
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_3.caxi4interconnect_RegSliceFull_74s_0_1_3_4:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_3.caxi4interconnect_RegSliceFull_80s_0_1_3_3>
----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_80s_0_1_3_3   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_3.caxi4interconnect_RegSliceFull_80s_0_1_3_3
======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.008580 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_3.caxi4interconnect_RegSliceFull_80s_0_1_3_3:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.008370 %           
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_3.caxi4interconnect_RegSliceFull_80s_0_1_3_3:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_3.caxi4interconnect_RegSliceFull_9s_0_1_3_4>
---------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_9s_0_1_3_4   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_3.caxi4interconnect_RegSliceFull_9s_0_1_3_4
=====================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.008580 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_3.caxi4interconnect_RegSliceFull_9s_0_1_3_4:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.008370 %           
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_3.caxi4interconnect_RegSliceFull_9s_0_1_3_4:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlaveConvertor_Z50_layer0.caxi4interconnect_SlvClockDomainCrossing_Z49_layer0>
----------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_SlvClockDomainCrossing_Z49_layer0   ########       
Instance path:   caxi4interconnect_SlaveConvertor_Z50_layer0.caxi4interconnect_SlvClockDomainCrossing_Z49_layer0
================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      113                0.4850 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlaveConvertor_Z50_layer0.caxi4interconnect_SlvClockDomainCrossing_Z49_layer0:	113 (0.21 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      110                0.460 %              
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_SlaveConvertor_Z50_layer0.caxi4interconnect_SlvClockDomainCrossing_Z49_layer0:	110 (0.20 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlvClockDomainCrossing_Z49_layer0.caxi4interconnect_CDC_FIFO_8s_69s_0s_3s>
------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_FIFO_8s_69s_0s_3s   ########               
Instance path:   caxi4interconnect_SlvClockDomainCrossing_Z49_layer0.caxi4interconnect_CDC_FIFO_8s_69s_0s_3s
============================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      25                 0.1070 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlvClockDomainCrossing_Z49_layer0.caxi4interconnect_CDC_FIFO_8s_69s_0s_3s:	25 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      24                 0.10 %               
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_SlvClockDomainCrossing_Z49_layer0.caxi4interconnect_CDC_FIFO_8s_69s_0s_3s:	24 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_8s_69s_0s_3s.caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_12>
----------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_12   ########   
Instance path:   caxi4interconnect_CDC_FIFO_8s_69s_0s_3s.caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_12
==========================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      6                  0.02580 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_8s_69s_0s_3s.caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_12:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.02510 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_8s_69s_0s_3s.caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_12:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_12.caxi4interconnect_Bin2Gray_3s_5_24_24>
--------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_Bin2Gray_3s_5_24_24   ########             
Instance path:   caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_12.caxi4interconnect_Bin2Gray_3s_5_24_24
========================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.008370 %           
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_12.caxi4interconnect_Bin2Gray_3s_5_24_24:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_8s_69s_0s_3s.caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_12>
----------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_12   ########   
Instance path:   caxi4interconnect_CDC_FIFO_8s_69s_0s_3s.caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_12
==========================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      6                  0.02580 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_8s_69s_0s_3s.caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_12:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      7                  0.02930 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_8s_69s_0s_3s.caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_12:	7 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_8s_69s_0s_3s.caxi4interconnect_CDC_grayCodeCounter_3s_3s_3s_3_2_2>
-------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_grayCodeCounter_3s_3s_3s_3_2_2   ########   
Instance path:   caxi4interconnect_CDC_FIFO_8s_69s_0s_3s.caxi4interconnect_CDC_grayCodeCounter_3s_3s_3s_3_2_2
=============================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      6                  0.02580 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_8s_69s_0s_3s.caxi4interconnect_CDC_grayCodeCounter_3s_3s_3s_3_2_2:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.02510 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_8s_69s_0s_3s.caxi4interconnect_CDC_grayCodeCounter_3s_3s_3s_3_2_2:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_8s_69s_0s_3s.caxi4interconnect_CDC_wrCtrl_3s_3>
------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_wrCtrl_3s_3   ########   
Instance path:   caxi4interconnect_CDC_FIFO_8s_69s_0s_3s.caxi4interconnect_CDC_wrCtrl_3s_3
==========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.004290 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_8s_69s_0s_3s.caxi4interconnect_CDC_wrCtrl_3s_3:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      5                  0.02090 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_8s_69s_0s_3s.caxi4interconnect_CDC_wrCtrl_3s_3:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlvClockDomainCrossing_Z49_layer0.caxi4interconnect_CDC_FIFO_8s_69s_0s_3s_2>
--------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_FIFO_8s_69s_0s_3s_2   ########               
Instance path:   caxi4interconnect_SlvClockDomainCrossing_Z49_layer0.caxi4interconnect_CDC_FIFO_8s_69s_0s_3s_2
==============================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      25                 0.1070 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlvClockDomainCrossing_Z49_layer0.caxi4interconnect_CDC_FIFO_8s_69s_0s_3s_2:	25 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      24                 0.10 %               
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_SlvClockDomainCrossing_Z49_layer0.caxi4interconnect_CDC_FIFO_8s_69s_0s_3s_2:	24 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_8s_69s_0s_3s_2.caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_14>
------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_14   ########     
Instance path:   caxi4interconnect_CDC_FIFO_8s_69s_0s_3s_2.caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_14
============================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      6                  0.02580 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_8s_69s_0s_3s_2.caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_14:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.02510 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_8s_69s_0s_3s_2.caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_14:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_14.caxi4interconnect_Bin2Gray_3s_5_24_30>
--------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_Bin2Gray_3s_5_24_30   ########             
Instance path:   caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_14.caxi4interconnect_Bin2Gray_3s_5_24_30
========================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.008370 %           
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_14.caxi4interconnect_Bin2Gray_3s_5_24_30:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_8s_69s_0s_3s_2.caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_14>
------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_14   ########     
Instance path:   caxi4interconnect_CDC_FIFO_8s_69s_0s_3s_2.caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_14
============================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      6                  0.02580 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_8s_69s_0s_3s_2.caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_14:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      7                  0.02930 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_8s_69s_0s_3s_2.caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_14:	7 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_8s_69s_0s_3s_2.caxi4interconnect_CDC_grayCodeCounter_3s_3s_3s_3_2_4>
---------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_grayCodeCounter_3s_3s_3s_3_2_4   ########     
Instance path:   caxi4interconnect_CDC_FIFO_8s_69s_0s_3s_2.caxi4interconnect_CDC_grayCodeCounter_3s_3s_3s_3_2_4
===============================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      6                  0.02580 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_8s_69s_0s_3s_2.caxi4interconnect_CDC_grayCodeCounter_3s_3s_3s_3_2_4:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.02510 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_8s_69s_0s_3s_2.caxi4interconnect_CDC_grayCodeCounter_3s_3s_3s_3_2_4:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_8s_69s_0s_3s_2.caxi4interconnect_CDC_wrCtrl_3s_5>
--------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_wrCtrl_3s_5   ########     
Instance path:   caxi4interconnect_CDC_FIFO_8s_69s_0s_3s_2.caxi4interconnect_CDC_wrCtrl_3s_5
============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.004290 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_8s_69s_0s_3s_2.caxi4interconnect_CDC_wrCtrl_3s_5:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      5                  0.02090 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_8s_69s_0s_3s_2.caxi4interconnect_CDC_wrCtrl_3s_5:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlvClockDomainCrossing_Z49_layer0.caxi4interconnect_CDC_FIFO_8s_74s_0s_3s_1>
--------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_FIFO_8s_74s_0s_3s_1   ########               
Instance path:   caxi4interconnect_SlvClockDomainCrossing_Z49_layer0.caxi4interconnect_CDC_FIFO_8s_74s_0s_3s_1
==============================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      19                 0.08160 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlvClockDomainCrossing_Z49_layer0.caxi4interconnect_CDC_FIFO_8s_74s_0s_3s_1:	19 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      19                 0.07950 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_SlvClockDomainCrossing_Z49_layer0.caxi4interconnect_CDC_FIFO_8s_74s_0s_3s_1:	19 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_8s_74s_0s_3s_1.caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_15>
------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_15   ########     
Instance path:   caxi4interconnect_CDC_FIFO_8s_74s_0s_3s_1.caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_15
============================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      6                  0.02580 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_8s_74s_0s_3s_1.caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_15:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.02510 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_8s_74s_0s_3s_1.caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_15:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_15.caxi4interconnect_Bin2Gray_3s_5_24_33>
--------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_Bin2Gray_3s_5_24_33   ########             
Instance path:   caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_15.caxi4interconnect_Bin2Gray_3s_5_24_33
========================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.008370 %           
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_15.caxi4interconnect_Bin2Gray_3s_5_24_33:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_8s_74s_0s_3s_1.caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_15>
------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_15   ########     
Instance path:   caxi4interconnect_CDC_FIFO_8s_74s_0s_3s_1.caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_15
============================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      6                  0.02580 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_8s_74s_0s_3s_1.caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_15:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      8                  0.03350 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_8s_74s_0s_3s_1.caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_15:	8 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_8s_74s_0s_3s_1.caxi4interconnect_CDC_rdCtrl_3s_1_1>
----------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_rdCtrl_3s_1_1   ########     
Instance path:   caxi4interconnect_CDC_FIFO_8s_74s_0s_3s_1.caxi4interconnect_CDC_rdCtrl_3s_1_1
==============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.004290 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_8s_74s_0s_3s_1.caxi4interconnect_CDC_rdCtrl_3s_1_1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      5                  0.02090 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_8s_74s_0s_3s_1.caxi4interconnect_CDC_rdCtrl_3s_1_1:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlvClockDomainCrossing_Z49_layer0.caxi4interconnect_CDC_FIFO_8s_74s_0s_3s_2>
--------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_FIFO_8s_74s_0s_3s_2   ########               
Instance path:   caxi4interconnect_SlvClockDomainCrossing_Z49_layer0.caxi4interconnect_CDC_FIFO_8s_74s_0s_3s_2
==============================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      25                 0.1070 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlvClockDomainCrossing_Z49_layer0.caxi4interconnect_CDC_FIFO_8s_74s_0s_3s_2:	25 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      24                 0.10 %               
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_SlvClockDomainCrossing_Z49_layer0.caxi4interconnect_CDC_FIFO_8s_74s_0s_3s_2:	24 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_8s_74s_0s_3s_2.caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_13>
------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_13   ########     
Instance path:   caxi4interconnect_CDC_FIFO_8s_74s_0s_3s_2.caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_13
============================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      6                  0.02580 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_8s_74s_0s_3s_2.caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_13:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.02510 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_8s_74s_0s_3s_2.caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_13:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_13.caxi4interconnect_Bin2Gray_3s_5_24_27>
--------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_Bin2Gray_3s_5_24_27   ########             
Instance path:   caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_13.caxi4interconnect_Bin2Gray_3s_5_24_27
========================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.008370 %           
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_13.caxi4interconnect_Bin2Gray_3s_5_24_27:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_8s_74s_0s_3s_2.caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_13>
------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_13   ########     
Instance path:   caxi4interconnect_CDC_FIFO_8s_74s_0s_3s_2.caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_13
============================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      6                  0.02580 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_8s_74s_0s_3s_2.caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_13:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      7                  0.02930 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_8s_74s_0s_3s_2.caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_13:	7 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_8s_74s_0s_3s_2.caxi4interconnect_CDC_grayCodeCounter_3s_3s_3s_3_2_3>
---------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_grayCodeCounter_3s_3s_3s_3_2_3   ########     
Instance path:   caxi4interconnect_CDC_FIFO_8s_74s_0s_3s_2.caxi4interconnect_CDC_grayCodeCounter_3s_3s_3s_3_2_3
===============================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      6                  0.02580 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_8s_74s_0s_3s_2.caxi4interconnect_CDC_grayCodeCounter_3s_3s_3s_3_2_3:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.02510 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_8s_74s_0s_3s_2.caxi4interconnect_CDC_grayCodeCounter_3s_3s_3s_3_2_3:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_8s_74s_0s_3s_2.caxi4interconnect_CDC_wrCtrl_3s_4>
--------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_wrCtrl_3s_4   ########     
Instance path:   caxi4interconnect_CDC_FIFO_8s_74s_0s_3s_2.caxi4interconnect_CDC_wrCtrl_3s_4
============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.004290 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_8s_74s_0s_3s_2.caxi4interconnect_CDC_wrCtrl_3s_4:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      5                  0.02090 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_8s_74s_0s_3s_2.caxi4interconnect_CDC_wrCtrl_3s_4:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlvClockDomainCrossing_Z49_layer0.caxi4interconnect_CDC_FIFO_8s_9s_0s_3s_1>
-------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_FIFO_8s_9s_0s_3s_1   ########               
Instance path:   caxi4interconnect_SlvClockDomainCrossing_Z49_layer0.caxi4interconnect_CDC_FIFO_8s_9s_0s_3s_1
=============================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      19                 0.08160 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlvClockDomainCrossing_Z49_layer0.caxi4interconnect_CDC_FIFO_8s_9s_0s_3s_1:	19 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      19                 0.07950 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_SlvClockDomainCrossing_Z49_layer0.caxi4interconnect_CDC_FIFO_8s_9s_0s_3s_1:	19 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_8s_9s_0s_3s_1.caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_16>
-----------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_16   ########    
Instance path:   caxi4interconnect_CDC_FIFO_8s_9s_0s_3s_1.caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_16
===========================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      6                  0.02580 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_8s_9s_0s_3s_1.caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_16:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.02510 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_8s_9s_0s_3s_1.caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_16:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_16.caxi4interconnect_Bin2Gray_3s_5_24_35>
--------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_Bin2Gray_3s_5_24_35   ########             
Instance path:   caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_16.caxi4interconnect_Bin2Gray_3s_5_24_35
========================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.008370 %           
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_16.caxi4interconnect_Bin2Gray_3s_5_24_35:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_8s_9s_0s_3s_1.caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_16>
-----------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_16   ########    
Instance path:   caxi4interconnect_CDC_FIFO_8s_9s_0s_3s_1.caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_16
===========================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      6                  0.02580 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_8s_9s_0s_3s_1.caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_16:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      8                  0.03350 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_8s_9s_0s_3s_1.caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_16:	8 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_8s_9s_0s_3s_1.caxi4interconnect_CDC_rdCtrl_3s_1_2>
---------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_rdCtrl_3s_1_2   ########    
Instance path:   caxi4interconnect_CDC_FIFO_8s_9s_0s_3s_1.caxi4interconnect_CDC_rdCtrl_3s_1_2
=============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.004290 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_8s_9s_0s_3s_1.caxi4interconnect_CDC_rdCtrl_3s_1_2:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      5                  0.02090 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_8s_9s_0s_3s_1.caxi4interconnect_CDC_rdCtrl_3s_1_2:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREAXI4INTERCONNECT_Z29_layer0.caxi4interconnect_SlaveConvertor_Z53_layer0>
-------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_SlaveConvertor_Z53_layer0   ########
Instance path:   COREAXI4INTERCONNECT_Z29_layer0.caxi4interconnect_SlaveConvertor_Z53_layer0     
=================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      434                1.86 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREAXI4INTERCONNECT_Z29_layer0.caxi4interconnect_SlaveConvertor_Z53_layer0:	434 (0.79 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      306                1.28 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREAXI4INTERCONNECT_Z29_layer0.caxi4interconnect_SlaveConvertor_Z53_layer0:	306 (0.56 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     2                  1.14 %               
=====================================================
Total MEMORY ELEMENTS in the block COREAXI4INTERCONNECT_Z29_layer0.caxi4interconnect_SlaveConvertor_Z53_layer0:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlaveConvertor_Z53_layer0.caxi4interconnect_RegisterSlice_1_1_1_1_1_6s_32s_64s_0s_1s>
-----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegisterSlice_1_1_1_1_1_6s_32s_64s_0s_1s   ########       
Instance path:   caxi4interconnect_SlaveConvertor_Z53_layer0.caxi4interconnect_RegisterSlice_1_1_1_1_1_6s_32s_64s_0s_1s
=======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      402                1.73 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlaveConvertor_Z53_layer0.caxi4interconnect_RegisterSlice_1_1_1_1_1_6s_32s_64s_0s_1s:	402 (0.73 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      216                0.9030 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_SlaveConvertor_Z53_layer0.caxi4interconnect_RegisterSlice_1_1_1_1_1_6s_32s_64s_0s_1s:	216 (0.39 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RegisterSlice_1_1_1_1_1_6s_32s_64s_0s_1s.caxi4interconnect_RegSliceFull_69s_0_1_3_4>
----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_69s_0_1_3_4   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_1_6s_32s_64s_0s_1s.caxi4interconnect_RegSliceFull_69s_0_1_3_4
======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      38                 0.1630 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_1_6s_32s_64s_0s_1s.caxi4interconnect_RegSliceFull_69s_0_1_3_4:	38 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      22                 0.0920 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_1_6s_32s_64s_0s_1s.caxi4interconnect_RegSliceFull_69s_0_1_3_4:	22 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RegisterSlice_1_1_1_1_1_6s_32s_64s_0s_1s.caxi4interconnect_RegSliceFull_69s_0_1_3_5>
----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_69s_0_1_3_5   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_1_6s_32s_64s_0s_1s.caxi4interconnect_RegSliceFull_69s_0_1_3_5
======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      58                 0.2490 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_1_6s_32s_64s_0s_1s.caxi4interconnect_RegSliceFull_69s_0_1_3_5:	58 (0.11 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      32                 0.1340 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_1_6s_32s_64s_0s_1s.caxi4interconnect_RegSliceFull_69s_0_1_3_5:	32 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RegisterSlice_1_1_1_1_1_6s_32s_64s_0s_1s.caxi4interconnect_RegSliceFull_74s_0_1_3_2>
----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_74s_0_1_3_2   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_1_6s_32s_64s_0s_1s.caxi4interconnect_RegSliceFull_74s_0_1_3_2
======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      144                0.6180 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_1_6s_32s_64s_0s_1s.caxi4interconnect_RegSliceFull_74s_0_1_3_2:	144 (0.26 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      75                 0.3140 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_1_6s_32s_64s_0s_1s.caxi4interconnect_RegSliceFull_74s_0_1_3_2:	75 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RegisterSlice_1_1_1_1_1_6s_32s_64s_0s_1s.caxi4interconnect_RegSliceFull_80s_0_1_3_1>
----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_80s_0_1_3_1   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_1_6s_32s_64s_0s_1s.caxi4interconnect_RegSliceFull_80s_0_1_3_1
======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      148                0.6350 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_1_6s_32s_64s_0s_1s.caxi4interconnect_RegSliceFull_80s_0_1_3_1:	148 (0.27 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      77                 0.3220 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_1_6s_32s_64s_0s_1s.caxi4interconnect_RegSliceFull_80s_0_1_3_1:	77 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RegisterSlice_1_1_1_1_1_6s_32s_64s_0s_1s.caxi4interconnect_RegSliceFull_9s_0_1_3_1>
---------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_9s_0_1_3_1   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_1_6s_32s_64s_0s_1s.caxi4interconnect_RegSliceFull_9s_0_1_3_1
=====================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      14                 0.06010 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_1_6s_32s_64s_0s_1s.caxi4interconnect_RegSliceFull_9s_0_1_3_1:	14 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      10                 0.04180 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_1_6s_32s_64s_0s_1s.caxi4interconnect_RegSliceFull_9s_0_1_3_1:	10 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlaveConvertor_Z53_layer0.caxi4interconnect_SlvProtocolConverter_Z52_layer0>
--------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_SlvProtocolConverter_Z52_layer0   ########       
Instance path:   caxi4interconnect_SlaveConvertor_Z53_layer0.caxi4interconnect_SlvProtocolConverter_Z52_layer0
==============================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      32                 0.1370 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlaveConvertor_Z53_layer0.caxi4interconnect_SlvProtocolConverter_Z52_layer0:	32 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      90                 0.3760 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_SlaveConvertor_Z53_layer0.caxi4interconnect_SlvProtocolConverter_Z52_layer0:	90 (0.16 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     2                  1.14 %               
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_SlaveConvertor_Z53_layer0.caxi4interconnect_SlvProtocolConverter_Z52_layer0:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlvProtocolConverter_Z52_layer0.caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_0_2_0>
------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_0_2_0   ########             
Instance path:   caxi4interconnect_SlvProtocolConverter_Z52_layer0.caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_0_2_0
========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      16                 0.06870 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlvProtocolConverter_Z52_layer0.caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_0_2_0:	16 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      45                 0.1880 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_SlvProtocolConverter_Z52_layer0.caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_0_2_0:	45 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     1                  0.5680 %             
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_SlvProtocolConverter_Z52_layer0.caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_0_2_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_0_2_0.caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_2>
------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_2   ########                 
Instance path:   caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_0_2_0.caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_2
==============================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      16                 0.06870 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_0_2_0.caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_2:	16 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      41                 0.1710 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_0_2_0.caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_2:	41 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     1                  0.5680 %             
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_0_2_0.caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_2:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_2.caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_1_4_1>
-------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_1_4_1   ########                   
Instance path:   caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_2.caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_1_4_1
===============================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      16                 0.06870 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_2.caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_1_4_1:	16 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      41                 0.1710 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_2.caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_1_4_1:	41 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_2.caxi4interconnect_RAM_BLOCK_16s_4s_6s_0s_1>
-------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RAM_BLOCK_16s_4s_6s_0s_1   ########                   
Instance path:   caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_2.caxi4interconnect_RAM_BLOCK_16s_4s_6s_0s_1
===================================================================================================================

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     1                  0.5680 %             
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_2.caxi4interconnect_RAM_BLOCK_16s_4s_6s_0s_1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlvProtocolConverter_Z52_layer0.caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_0_7_1>
------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_0_7_1   ########             
Instance path:   caxi4interconnect_SlvProtocolConverter_Z52_layer0.caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_0_7_1
========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      16                 0.06870 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlvProtocolConverter_Z52_layer0.caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_0_7_1:	16 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      45                 0.1880 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_SlvProtocolConverter_Z52_layer0.caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_0_7_1:	45 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     1                  0.5680 %             
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_SlvProtocolConverter_Z52_layer0.caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_0_7_1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_0_7_1.caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_3>
------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_3   ########                 
Instance path:   caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_0_7_1.caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_3
==============================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      16                 0.06870 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_0_7_1.caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_3:	16 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      41                 0.1710 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_0_7_1.caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_3:	41 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     1                  0.5680 %             
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_0_7_1.caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_3:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_3.caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_1_4_2>
-------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_1_4_2   ########                   
Instance path:   caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_3.caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_1_4_2
===============================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      16                 0.06870 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_3.caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_1_4_2:	16 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      41                 0.1710 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_3.caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_1_4_2:	41 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_3.caxi4interconnect_RAM_BLOCK_16s_4s_6s_0s_2>
-------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RAM_BLOCK_16s_4s_6s_0s_2   ########                   
Instance path:   caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_3.caxi4interconnect_RAM_BLOCK_16s_4s_6s_0s_2
===================================================================================================================

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     1                  0.5680 %             
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_3.caxi4interconnect_RAM_BLOCK_16s_4s_6s_0s_2:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREAXI4INTERCONNECT_Z29_layer0.caxi4interconnect_SlaveConvertor_Z56_layer0>
-------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_SlaveConvertor_Z56_layer0   ########
Instance path:   COREAXI4INTERCONNECT_Z29_layer0.caxi4interconnect_SlaveConvertor_Z56_layer0     
=================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      536                2.3 %                
=================================================
Total SEQUENTIAL ELEMENTS in the block COREAXI4INTERCONNECT_Z29_layer0.caxi4interconnect_SlaveConvertor_Z56_layer0:	536 (0.97 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      362                1.51 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREAXI4INTERCONNECT_Z29_layer0.caxi4interconnect_SlaveConvertor_Z56_layer0:	362 (0.66 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     2                  1.14 %               
=====================================================
Total MEMORY ELEMENTS in the block COREAXI4INTERCONNECT_Z29_layer0.caxi4interconnect_SlaveConvertor_Z56_layer0:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlaveConvertor_Z56_layer0.caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_1>
-----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_1   ########       
Instance path:   caxi4interconnect_SlaveConvertor_Z56_layer0.caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_1
=======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      504                2.16 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlaveConvertor_Z56_layer0.caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_1:	504 (0.92 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      267                1.12 %               
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_SlaveConvertor_Z56_layer0.caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_1:	267 (0.48 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_1.caxi4interconnect_RegSliceFull_69s_0_1_3_1>
----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_69s_0_1_3_1   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_1.caxi4interconnect_RegSliceFull_69s_0_1_3_1
======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      96                 0.4120 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_1.caxi4interconnect_RegSliceFull_69s_0_1_3_1:	96 (0.17 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      51                 0.2130 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_1.caxi4interconnect_RegSliceFull_69s_0_1_3_1:	51 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_1.caxi4interconnect_RegSliceFull_69s_0_1_3_3>
----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_69s_0_1_3_3   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_1.caxi4interconnect_RegSliceFull_69s_0_1_3_3
======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      100                0.4290 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_1.caxi4interconnect_RegSliceFull_69s_0_1_3_3:	100 (0.18 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      53                 0.2220 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_1.caxi4interconnect_RegSliceFull_69s_0_1_3_3:	53 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_1.caxi4interconnect_RegSliceFull_74s_0_1_3_0>
----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_74s_0_1_3_0   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_1.caxi4interconnect_RegSliceFull_74s_0_1_3_0
======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      146                0.6270 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_1.caxi4interconnect_RegSliceFull_74s_0_1_3_0:	146 (0.27 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      76                 0.3180 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_1.caxi4interconnect_RegSliceFull_74s_0_1_3_0:	76 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_1.caxi4interconnect_RegSliceFull_80s_0_1_3_2>
----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_80s_0_1_3_2   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_1.caxi4interconnect_RegSliceFull_80s_0_1_3_2
======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      148                0.6350 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_1.caxi4interconnect_RegSliceFull_80s_0_1_3_2:	148 (0.27 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      77                 0.3220 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_1.caxi4interconnect_RegSliceFull_80s_0_1_3_2:	77 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_1.caxi4interconnect_RegSliceFull_9s_0_1_3_2>
---------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_9s_0_1_3_2   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_1.caxi4interconnect_RegSliceFull_9s_0_1_3_2
=====================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      14                 0.06010 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_1.caxi4interconnect_RegSliceFull_9s_0_1_3_2:	14 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      10                 0.04180 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_1.caxi4interconnect_RegSliceFull_9s_0_1_3_2:	10 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlaveConvertor_Z56_layer0.caxi4interconnect_SlvProtocolConverter_Z55_layer0>
--------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_SlvProtocolConverter_Z55_layer0   ########       
Instance path:   caxi4interconnect_SlaveConvertor_Z56_layer0.caxi4interconnect_SlvProtocolConverter_Z55_layer0
==============================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      32                 0.1370 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlaveConvertor_Z56_layer0.caxi4interconnect_SlvProtocolConverter_Z55_layer0:	32 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      95                 0.3970 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_SlaveConvertor_Z56_layer0.caxi4interconnect_SlvProtocolConverter_Z55_layer0:	95 (0.17 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     2                  1.14 %               
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_SlaveConvertor_Z56_layer0.caxi4interconnect_SlvProtocolConverter_Z55_layer0:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlvProtocolConverter_Z55_layer0.caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_0_2>
----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_0_2   ########             
Instance path:   caxi4interconnect_SlvProtocolConverter_Z55_layer0.caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_0_2
======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      16                 0.06870 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlvProtocolConverter_Z55_layer0.caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_0_2:	16 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      48                 0.2010 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_SlvProtocolConverter_Z55_layer0.caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_0_2:	48 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     1                  0.5680 %             
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_SlvProtocolConverter_Z55_layer0.caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_0_2:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_0_2.caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s>
--------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s   ########               
Instance path:   caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_0_2.caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s
==========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      16                 0.06870 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_0_2.caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s:	16 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      42                 0.1760 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_0_2.caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s:	42 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     1                  0.5680 %             
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_0_2.caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s.caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_1_4>
---------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_1_4   ########                 
Instance path:   caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s.caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_1_4
===========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      16                 0.06870 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s.caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_1_4:	16 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      42                 0.1760 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s.caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_1_4:	42 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s.caxi4interconnect_RAM_BLOCK_16s_4s_6s_0s>
---------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RAM_BLOCK_16s_4s_6s_0s   ########                 
Instance path:   caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s.caxi4interconnect_RAM_BLOCK_16s_4s_6s_0s
===============================================================================================================

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     1                  0.5680 %             
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s.caxi4interconnect_RAM_BLOCK_16s_4s_6s_0s:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlvProtocolConverter_Z55_layer0.caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_0_7_2>
------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_0_7_2   ########             
Instance path:   caxi4interconnect_SlvProtocolConverter_Z55_layer0.caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_0_7_2
========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      16                 0.06870 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlvProtocolConverter_Z55_layer0.caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_0_7_2:	16 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      47                 0.1970 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_SlvProtocolConverter_Z55_layer0.caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_0_7_2:	47 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     1                  0.5680 %             
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_SlvProtocolConverter_Z55_layer0.caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_0_7_2:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_0_7_2.caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_1>
------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_1   ########                 
Instance path:   caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_0_7_2.caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_1
==============================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      16                 0.06870 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_0_7_2.caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_1:	16 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      41                 0.1710 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_0_7_2.caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_1:	41 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     1                  0.5680 %             
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_0_7_2.caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_1.caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_1_4_0>
-------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_1_4_0   ########                   
Instance path:   caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_1.caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_1_4_0
===============================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      16                 0.06870 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_1.caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_1_4_0:	16 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      41                 0.1710 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_1.caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_1_4_0:	41 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_1.caxi4interconnect_RAM_BLOCK_16s_4s_6s_0s_0>
-------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RAM_BLOCK_16s_4s_6s_0s_0   ########                   
Instance path:   caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_1.caxi4interconnect_RAM_BLOCK_16s_4s_6s_0s_0
===================================================================================================================

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     1                  0.5680 %             
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_1.caxi4interconnect_RAM_BLOCK_16s_4s_6s_0s_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=top.AXItoAPB>
--------------------------------------------------------------
########   Utilization report for  cell:   AXItoAPB   ########
Instance path:   top.AXItoAPB                                 
==============================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      587                2.52 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block top.AXItoAPB:	587 (1.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1519               6.35 %               
ARI1     95                 1.49 %               
=================================================
Total COMBINATIONAL LOGIC in the block top.AXItoAPB:	1614 (2.93 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     12                 6.82 %               
=====================================================
Total MEMORY ELEMENTS in the block top.AXItoAPB:	12 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=AXItoAPB.AHBtoAPB>
--------------------------------------------------------------
########   Utilization report for  cell:   AHBtoAPB   ########
Instance path:   AXItoAPB.AHBtoAPB                            
==============================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      133                0.5710 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block AXItoAPB.AHBtoAPB:	133 (0.24 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      62                 0.2590 %             
=================================================
Total COMBINATIONAL LOGIC in the block AXItoAPB.AHBtoAPB:	62 (0.11 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=AHBtoAPB.COREAHBTOAPB3_26s_0s>
--------------------------------------------------------------------------
########   Utilization report for  cell:   COREAHBTOAPB3_26s_0s   ########
Instance path:   AHBtoAPB.COREAHBTOAPB3_26s_0s                            
==========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      133                0.5710 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block AHBtoAPB.COREAHBTOAPB3_26s_0s:	133 (0.24 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      62                 0.2590 %             
=================================================
Total COMBINATIONAL LOGIC in the block AHBtoAPB.COREAHBTOAPB3_26s_0s:	62 (0.11 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREAHBTOAPB3_26s_0s.CoreAHBtoAPB3_AhbToApbSM_0s_0_1_0_1_2_3_4>
-----------------------------------------------------------------------------------------------
########   Utilization report for  cell:   CoreAHBtoAPB3_AhbToApbSM_0s_0_1_0_1_2_3_4   ########
Instance path:   COREAHBTOAPB3_26s_0s.CoreAHBtoAPB3_AhbToApbSM_0s_0_1_0_1_2_3_4                
===============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      11                 0.04720 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block COREAHBTOAPB3_26s_0s.CoreAHBtoAPB3_AhbToApbSM_0s_0_1_0_1_2_3_4:	11 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      31                 0.130 %              
=================================================
Total COMBINATIONAL LOGIC in the block COREAHBTOAPB3_26s_0s.CoreAHBtoAPB3_AhbToApbSM_0s_0_1_0_1_2_3_4:	31 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREAHBTOAPB3_26s_0s.CoreAHBtoAPB3_ApbAddrData_0s>
----------------------------------------------------------------------------------
########   Utilization report for  cell:   CoreAHBtoAPB3_ApbAddrData_0s   ########
Instance path:   COREAHBTOAPB3_26s_0s.CoreAHBtoAPB3_ApbAddrData_0s                
==================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      120                0.5150 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREAHBTOAPB3_26s_0s.CoreAHBtoAPB3_ApbAddrData_0s:	120 (0.22 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      29                 0.1210 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREAHBTOAPB3_26s_0s.CoreAHBtoAPB3_ApbAddrData_0s:	29 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREAHBTOAPB3_26s_0s.CoreAHBtoAPB3_PenableScheduler_0s_0_1_2>
---------------------------------------------------------------------------------------------
########   Utilization report for  cell:   CoreAHBtoAPB3_PenableScheduler_0s_0_1_2   ########
Instance path:   COREAHBTOAPB3_26s_0s.CoreAHBtoAPB3_PenableScheduler_0s_0_1_2                
=============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.008580 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block COREAHBTOAPB3_26s_0s.CoreAHBtoAPB3_PenableScheduler_0s_0_1_2:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.008370 %           
=================================================
Total COMBINATIONAL LOGIC in the block COREAHBTOAPB3_26s_0s.CoreAHBtoAPB3_PenableScheduler_0s_0_1_2:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=AXItoAPB.AXItoAHBL>
---------------------------------------------------------------
########   Utilization report for  cell:   AXItoAHBL   ########
Instance path:   AXItoAPB.AXItoAHBL                            
===============================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      401                1.72 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block AXItoAPB.AXItoAHBL:	401 (0.73 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1294               5.41 %               
ARI1     95                 1.49 %               
=================================================
Total COMBINATIONAL LOGIC in the block AXItoAPB.AXItoAHBL:	1389 (2.52 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     12                 6.82 %               
=====================================================
Total MEMORY ELEMENTS in the block AXItoAPB.AXItoAHBL:	12 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=AXItoAHBL.AXItoAHBL_AXItoAHBL_0_COREAXITOAHBL_6s_0s_0s_0s_0s_0s_64s_2s_8s>
---------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   AXItoAHBL_AXItoAHBL_0_COREAXITOAHBL_6s_0s_0s_0s_0s_0s_64s_2s_8s   ########
Instance path:   AXItoAHBL.AXItoAHBL_AXItoAHBL_0_COREAXITOAHBL_6s_0s_0s_0s_0s_0s_64s_2s_8s                           
=====================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      401                1.72 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block AXItoAHBL.AXItoAHBL_AXItoAHBL_0_COREAXITOAHBL_6s_0s_0s_0s_0s_0s_64s_2s_8s:	401 (0.73 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1294               5.41 %               
ARI1     95                 1.49 %               
=================================================
Total COMBINATIONAL LOGIC in the block AXItoAHBL.AXItoAHBL_AXItoAHBL_0_COREAXITOAHBL_6s_0s_0s_0s_0s_0s_64s_2s_8s:	1389 (2.52 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     12                 6.82 %               
=====================================================
Total MEMORY ELEMENTS in the block AXItoAHBL.AXItoAHBL_AXItoAHBL_0_COREAXITOAHBL_6s_0s_0s_0s_0s_0s_64s_2s_8s:	12 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=AXItoAHBL_AXItoAHBL_0_COREAXITOAHBL_6s_0s_0s_0s_0s_0s_64s_2s_8s.COREAXITOAHBL_AHBMasterCtrl_Z58_layer0>
-----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREAXITOAHBL_AHBMasterCtrl_Z58_layer0   ########                           
Instance path:   AXItoAHBL_AXItoAHBL_0_COREAXITOAHBL_6s_0s_0s_0s_0s_0s_64s_2s_8s.COREAXITOAHBL_AHBMasterCtrl_Z58_layer0
=======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      190                0.8160 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block AXItoAHBL_AXItoAHBL_0_COREAXITOAHBL_6s_0s_0s_0s_0s_0s_64s_2s_8s.COREAXITOAHBL_AHBMasterCtrl_Z58_layer0:	190 (0.34 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      948                3.97 %               
ARI1     40                 0.6260 %             
=================================================
Total COMBINATIONAL LOGIC in the block AXItoAHBL_AXItoAHBL_0_COREAXITOAHBL_6s_0s_0s_0s_0s_0s_64s_2s_8s.COREAXITOAHBL_AHBMasterCtrl_Z58_layer0:	988 (1.79 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=AXItoAHBL_AXItoAHBL_0_COREAXITOAHBL_6s_0s_0s_0s_0s_0s_64s_2s_8s.COREAXITOAHBL_AXIOutReg_6s_64s_8s>
------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREAXITOAHBL_AXIOutReg_6s_64s_8s   ########                           
Instance path:   AXItoAHBL_AXItoAHBL_0_COREAXITOAHBL_6s_0s_0s_0s_0s_0s_64s_2s_8s.COREAXITOAHBL_AXIOutReg_6s_64s_8s
==================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      6                  0.02580 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block AXItoAHBL_AXItoAHBL_0_COREAXITOAHBL_6s_0s_0s_0s_0s_0s_64s_2s_8s.COREAXITOAHBL_AXIOutReg_6s_64s_8s:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=AXItoAHBL_AXItoAHBL_0_COREAXITOAHBL_6s_0s_0s_0s_0s_0s_64s_2s_8s.COREAXITOAHBL_AXISlaveCtrl_Z57_layer0>
----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREAXITOAHBL_AXISlaveCtrl_Z57_layer0   ########                           
Instance path:   AXItoAHBL_AXItoAHBL_0_COREAXITOAHBL_6s_0s_0s_0s_0s_0s_64s_2s_8s.COREAXITOAHBL_AXISlaveCtrl_Z57_layer0
======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      115                0.4940 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block AXItoAHBL_AXItoAHBL_0_COREAXITOAHBL_6s_0s_0s_0s_0s_0s_64s_2s_8s.COREAXITOAHBL_AXISlaveCtrl_Z57_layer0:	115 (0.21 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      346                1.45 %               
ARI1     55                 0.860 %              
=================================================
Total COMBINATIONAL LOGIC in the block AXItoAHBL_AXItoAHBL_0_COREAXITOAHBL_6s_0s_0s_0s_0s_0s_64s_2s_8s.COREAXITOAHBL_AXISlaveCtrl_Z57_layer0:	401 (0.73 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREAXITOAHBL_AXISlaveCtrl_Z57_layer0.COREAXITOAHBL_WSRTBAddrOffset_64s_8s>
-------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREAXITOAHBL_WSRTBAddrOffset_64s_8s   ######## 
Instance path:   COREAXITOAHBL_AXISlaveCtrl_Z57_layer0.COREAXITOAHBL_WSRTBAddrOffset_64s_8s
===========================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.02510 %            
=================================================
Total COMBINATIONAL LOGIC in the block COREAXITOAHBL_AXISlaveCtrl_Z57_layer0.COREAXITOAHBL_WSRTBAddrOffset_64s_8s:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREAXITOAHBL_AXISlaveCtrl_Z57_layer0.COREAXITOAHBL_WSTRBPopCntr_64s_8s>
----------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREAXITOAHBL_WSTRBPopCntr_64s_8s   ######## 
Instance path:   COREAXITOAHBL_AXISlaveCtrl_Z57_layer0.COREAXITOAHBL_WSTRBPopCntr_64s_8s
========================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      37                 0.1550 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREAXITOAHBL_AXISlaveCtrl_Z57_layer0.COREAXITOAHBL_WSTRBPopCntr_64s_8s:	37 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREAXITOAHBL_AXISlaveCtrl_Z57_layer0.COREAXITOAHBL_readByteCnt_64s>
------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREAXITOAHBL_readByteCnt_64s   ######## 
Instance path:   COREAXITOAHBL_AXISlaveCtrl_Z57_layer0.COREAXITOAHBL_readByteCnt_64s
====================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      14                 0.06010 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block COREAXITOAHBL_AXISlaveCtrl_Z57_layer0.COREAXITOAHBL_readByteCnt_64s:	14 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      55                 0.230 %              
=================================================
Total COMBINATIONAL LOGIC in the block COREAXITOAHBL_AXISlaveCtrl_Z57_layer0.COREAXITOAHBL_readByteCnt_64s:	55 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=AXItoAHBL_AXItoAHBL_0_COREAXITOAHBL_6s_0s_0s_0s_0s_0s_64s_2s_8s.COREAXITOAHBL_RAM_syncWrAsyncRd_64s_8s>
-----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREAXITOAHBL_RAM_syncWrAsyncRd_64s_8s   ########                           
Instance path:   AXItoAHBL_AXItoAHBL_0_COREAXITOAHBL_6s_0s_0s_0s_0s_0s_64s_2s_8s.COREAXITOAHBL_RAM_syncWrAsyncRd_64s_8s
=======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      21                 0.09010 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block AXItoAHBL_AXItoAHBL_0_COREAXITOAHBL_6s_0s_0s_0s_0s_0s_64s_2s_8s.COREAXITOAHBL_RAM_syncWrAsyncRd_64s_8s:	21 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     6                  3.41 %               
=====================================================
Total MEMORY ELEMENTS in the block AXItoAHBL_AXItoAHBL_0_COREAXITOAHBL_6s_0s_0s_0s_0s_0s_64s_2s_8s.COREAXITOAHBL_RAM_syncWrAsyncRd_64s_8s:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=AXItoAHBL_AXItoAHBL_0_COREAXITOAHBL_6s_0s_0s_0s_0s_0s_64s_2s_8s.COREAXITOAHBL_RAM_syncWrAsyncRd_64s_8s_0>
-------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREAXITOAHBL_RAM_syncWrAsyncRd_64s_8s_0   ########                           
Instance path:   AXItoAHBL_AXItoAHBL_0_COREAXITOAHBL_6s_0s_0s_0s_0s_0s_64s_2s_8s.COREAXITOAHBL_RAM_syncWrAsyncRd_64s_8s_0
=========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      69                 0.2960 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block AXItoAHBL_AXItoAHBL_0_COREAXITOAHBL_6s_0s_0s_0s_0s_0s_64s_2s_8s.COREAXITOAHBL_RAM_syncWrAsyncRd_64s_8s_0:	69 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     6                  3.41 %               
=====================================================
Total MEMORY ELEMENTS in the block AXItoAHBL_AXItoAHBL_0_COREAXITOAHBL_6s_0s_0s_0s_0s_0s_64s_2s_8s.COREAXITOAHBL_RAM_syncWrAsyncRd_64s_8s_0:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=AXItoAPB.Core_AHBL>
---------------------------------------------------------------
########   Utilization report for  cell:   Core_AHBL   ########
Instance path:   AXItoAPB.Core_AHBL                            
===============================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      53                 0.2270 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block AXItoAPB.Core_AHBL:	53 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      161                0.6730 %             
=================================================
Total COMBINATIONAL LOGIC in the block AXItoAPB.Core_AHBL:	161 (0.29 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Core_AHBL.Core_AHBL_Core_AHBL_0_CoreAHBLite_Z62_layer0>
--------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Core_AHBL_Core_AHBL_0_CoreAHBLite_Z62_layer0   ########
Instance path:   Core_AHBL.Core_AHBL_Core_AHBL_0_CoreAHBLite_Z62_layer0                           
==================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      53                 0.2270 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Core_AHBL.Core_AHBL_Core_AHBL_0_CoreAHBLite_Z62_layer0:	53 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      161                0.6730 %             
=================================================
Total COMBINATIONAL LOGIC in the block Core_AHBL.Core_AHBL_Core_AHBL_0_CoreAHBLite_Z62_layer0:	161 (0.29 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Core_AHBL_Core_AHBL_0_CoreAHBLite_Z62_layer0.COREAHBLITE_MATRIX4X16_1_1_0_1_0_0_0_0s>
-----------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREAHBLITE_MATRIX4X16_1_1_0_1_0_0_0_0s   ########        
Instance path:   Core_AHBL_Core_AHBL_0_CoreAHBLite_Z62_layer0.COREAHBLITE_MATRIX4X16_1_1_0_1_0_0_0_0s
=====================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      53                 0.2270 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Core_AHBL_Core_AHBL_0_CoreAHBLite_Z62_layer0.COREAHBLITE_MATRIX4X16_1_1_0_1_0_0_0_0s:	53 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      161                0.6730 %             
=================================================
Total COMBINATIONAL LOGIC in the block Core_AHBL_Core_AHBL_0_CoreAHBLite_Z62_layer0.COREAHBLITE_MATRIX4X16_1_1_0_1_0_0_0_0s:	161 (0.29 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREAHBLITE_MATRIX4X16_1_1_0_1_0_0_0_0s.COREAHBLITE_MASTERSTAGE_1_1_0_1_0s_0_1_0>
-------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREAHBLITE_MASTERSTAGE_1_1_0_1_0s_0_1_0   ########   
Instance path:   COREAHBLITE_MATRIX4X16_1_1_0_1_0_0_0_0s.COREAHBLITE_MASTERSTAGE_1_1_0_1_0s_0_1_0
=================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      49                 0.210 %              
=================================================
Total SEQUENTIAL ELEMENTS in the block COREAHBLITE_MATRIX4X16_1_1_0_1_0_0_0_0s.COREAHBLITE_MASTERSTAGE_1_1_0_1_0s_0_1_0:	49 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      95                 0.3970 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREAHBLITE_MATRIX4X16_1_1_0_1_0_0_0_0s.COREAHBLITE_MASTERSTAGE_1_1_0_1_0s_0_1_0:	95 (0.17 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREAHBLITE_MASTERSTAGE_1_1_0_1_0s_0_1_0.COREAHBLITE_DEFAULTSLAVESM_0s_0_1_0>
---------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREAHBLITE_DEFAULTSLAVESM_0s_0_1_0   ########    
Instance path:   COREAHBLITE_MASTERSTAGE_1_1_0_1_0s_0_1_0.COREAHBLITE_DEFAULTSLAVESM_0s_0_1_0
=============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.004290 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block COREAHBLITE_MASTERSTAGE_1_1_0_1_0s_0_1_0.COREAHBLITE_DEFAULTSLAVESM_0s_0_1_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.02510 %            
=================================================
Total COMBINATIONAL LOGIC in the block COREAHBLITE_MASTERSTAGE_1_1_0_1_0s_0_1_0.COREAHBLITE_DEFAULTSLAVESM_0s_0_1_0:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREAHBLITE_MATRIX4X16_1_1_0_1_0_0_0_0s.COREAHBLITE_SLAVESTAGE_0s_0_0_1>
----------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREAHBLITE_SLAVESTAGE_0s_0_0_1   ########   
Instance path:   COREAHBLITE_MATRIX4X16_1_1_0_1_0_0_0_0s.COREAHBLITE_SLAVESTAGE_0s_0_0_1
========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4                  0.01720 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block COREAHBLITE_MATRIX4X16_1_1_0_1_0_0_0_0s.COREAHBLITE_SLAVESTAGE_0s_0_0_1:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      66                 0.2760 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREAHBLITE_MATRIX4X16_1_1_0_1_0_0_0_0s.COREAHBLITE_SLAVESTAGE_0s_0_0_1:	66 (0.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREAHBLITE_SLAVESTAGE_0s_0_0_1.COREAHBLITE_SLAVEARBITER_Z61_layer0_0>
-------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREAHBLITE_SLAVEARBITER_Z61_layer0_0   ########
Instance path:   COREAHBLITE_SLAVESTAGE_0s_0_0_1.COREAHBLITE_SLAVEARBITER_Z61_layer0_0     
===========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.01290 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block COREAHBLITE_SLAVESTAGE_0s_0_0_1.COREAHBLITE_SLAVEARBITER_Z61_layer0_0:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      24                 0.10 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREAHBLITE_SLAVESTAGE_0s_0_0_1.COREAHBLITE_SLAVEARBITER_Z61_layer0_0:	24 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=AXItoAPB.Core_APB>
--------------------------------------------------------------
########   Utilization report for  cell:   Core_APB   ########
Instance path:   AXItoAPB.Core_APB                            
==============================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.008370 %           
=================================================
Total COMBINATIONAL LOGIC in the block AXItoAPB.Core_APB:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Core_APB.CoreAPB3_Z63_layer0>
-------------------------------------------------------------------------
########   Utilization report for  cell:   CoreAPB3_Z63_layer0   ########
Instance path:   Core_APB.CoreAPB3_Z63_layer0                            
=========================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.008370 %           
=================================================
Total COMBINATIONAL LOGIC in the block Core_APB.CoreAPB3_Z63_layer0:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=top.CORERESET_PF_C0>
---------------------------------------------------------------------
########   Utilization report for  cell:   CORERESET_PF_C0   ########
Instance path:   top.CORERESET_PF_C0                                 
=====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      16                 0.06870 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block top.CORERESET_PF_C0:	16 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.004180 %           
=================================================
Total COMBINATIONAL LOGIC in the block top.CORERESET_PF_C0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CORERESET_PF_C0.CORERESET_PF_C0_CORERESET_PF_C0_0_CORERESET_PF>
----------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   CORERESET_PF_C0_CORERESET_PF_C0_0_CORERESET_PF   ########
Instance path:   CORERESET_PF_C0.CORERESET_PF_C0_CORERESET_PF_C0_0_CORERESET_PF                     
====================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      16                 0.06870 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block CORERESET_PF_C0.CORERESET_PF_C0_CORERESET_PF_C0_0_CORERESET_PF:	16 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.004180 %           
=================================================
Total COMBINATIONAL LOGIC in the block CORERESET_PF_C0.CORERESET_PF_C0_CORERESET_PF_C0_0_CORERESET_PF:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=top.CoreDMA_IO_CTRL>
---------------------------------------------------------------------
########   Utilization report for  cell:   CoreDMA_IO_CTRL   ########
Instance path:   top.CoreDMA_IO_CTRL                                 
=====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3379               14.5 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block top.CoreDMA_IO_CTRL:	3379 (6.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      4108               17.2 %               
ARI1     1669               26.1 %               
=================================================
Total COMBINATIONAL LOGIC in the block top.CoreDMA_IO_CTRL:	5777 (10.49 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM1K20      5                  17.9 %               
RAM64X12     73                 41.5 %               
=====================================================
Total MEMORY ELEMENTS in the block top.CoreDMA_IO_CTRL:	78 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CoreDMA_IO_CTRL.CoreAXI4_Lite>
-------------------------------------------------------------------
########   Utilization report for  cell:   CoreAXI4_Lite   ########
Instance path:   CoreDMA_IO_CTRL.CoreAXI4_Lite                     
===================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      383                1.64 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block CoreDMA_IO_CTRL.CoreAXI4_Lite:	383 (0.70 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      388                1.62 %               
ARI1     56                 0.8760 %             
=================================================
Total COMBINATIONAL LOGIC in the block CoreDMA_IO_CTRL.CoreAXI4_Lite:	444 (0.81 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     6                  3.41 %               
=====================================================
Total MEMORY ELEMENTS in the block CoreDMA_IO_CTRL.CoreAXI4_Lite:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CoreAXI4_Lite.COREAXI4INTERCONNECT_Z65_layer0>
-------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREAXI4INTERCONNECT_Z65_layer0   ########
Instance path:   CoreAXI4_Lite.COREAXI4INTERCONNECT_Z65_layer0                       
=====================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      383                1.64 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block CoreAXI4_Lite.COREAXI4INTERCONNECT_Z65_layer0:	383 (0.70 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      388                1.62 %               
ARI1     56                 0.8760 %             
=================================================
Total COMBINATIONAL LOGIC in the block CoreAXI4_Lite.COREAXI4INTERCONNECT_Z65_layer0:	444 (0.81 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     6                  3.41 %               
=====================================================
Total MEMORY ELEMENTS in the block CoreAXI4_Lite.COREAXI4INTERCONNECT_Z65_layer0:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREAXI4INTERCONNECT_Z65_layer0.caxi4interconnect_MasterConvertor_Z68_layer0>
--------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_MasterConvertor_Z68_layer0   ########
Instance path:   COREAXI4INTERCONNECT_Z65_layer0.caxi4interconnect_MasterConvertor_Z68_layer0     
==================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      128                0.5490 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREAXI4INTERCONNECT_Z65_layer0.caxi4interconnect_MasterConvertor_Z68_layer0:	128 (0.23 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      77                 0.3220 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREAXI4INTERCONNECT_Z65_layer0.caxi4interconnect_MasterConvertor_Z68_layer0:	77 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_MasterConvertor_Z68_layer0.caxi4interconnect_RegisterSlice_1_1_1_1_1_3s_16s_32s_0s_1s>
------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegisterSlice_1_1_1_1_1_3s_16s_32s_0s_1s   ########        
Instance path:   caxi4interconnect_MasterConvertor_Z68_layer0.caxi4interconnect_RegisterSlice_1_1_1_1_1_3s_16s_32s_0s_1s
========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      128                0.5490 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_MasterConvertor_Z68_layer0.caxi4interconnect_RegisterSlice_1_1_1_1_1_3s_16s_32s_0s_1s:	128 (0.23 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      77                 0.3220 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_MasterConvertor_Z68_layer0.caxi4interconnect_RegisterSlice_1_1_1_1_1_3s_16s_32s_0s_1s:	77 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RegisterSlice_1_1_1_1_1_3s_16s_32s_0s_1s.caxi4interconnect_RegSliceFull_39s_0_1_3_2>
----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_39s_0_1_3_2   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_1_3s_16s_32s_0s_1s.caxi4interconnect_RegSliceFull_39s_0_1_3_2
======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      18                 0.07730 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_1_3s_16s_32s_0s_1s.caxi4interconnect_RegSliceFull_39s_0_1_3_2:	18 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      12                 0.05020 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_1_3s_16s_32s_0s_1s.caxi4interconnect_RegSliceFull_39s_0_1_3_2:	12 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RegisterSlice_1_1_1_1_1_3s_16s_32s_0s_1s.caxi4interconnect_RegSliceFull_41s_0_1_3_2>
----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_41s_0_1_3_2   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_1_3s_16s_32s_0s_1s.caxi4interconnect_RegSliceFull_41s_0_1_3_2
======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      68                 0.2920 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_1_3s_16s_32s_0s_1s.caxi4interconnect_RegSliceFull_41s_0_1_3_2:	68 (0.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      37                 0.1550 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_1_3s_16s_32s_0s_1s.caxi4interconnect_RegSliceFull_41s_0_1_3_2:	37 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RegisterSlice_1_1_1_1_1_3s_16s_32s_0s_1s.caxi4interconnect_RegSliceFull_50s_0_1_3_0>
----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_50s_0_1_3_0   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_1_3s_16s_32s_0s_1s.caxi4interconnect_RegSliceFull_50s_0_1_3_0
======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      20                 0.08580 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_1_3s_16s_32s_0s_1s.caxi4interconnect_RegSliceFull_50s_0_1_3_0:	20 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      13                 0.05440 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_1_3s_16s_32s_0s_1s.caxi4interconnect_RegSliceFull_50s_0_1_3_0:	13 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RegisterSlice_1_1_1_1_1_3s_16s_32s_0s_1s.caxi4interconnect_RegSliceFull_50s_0_1_3_1>
----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_50s_0_1_3_1   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_1_3s_16s_32s_0s_1s.caxi4interconnect_RegSliceFull_50s_0_1_3_1
======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      20                 0.08580 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_1_3s_16s_32s_0s_1s.caxi4interconnect_RegSliceFull_50s_0_1_3_1:	20 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      13                 0.05440 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_1_3s_16s_32s_0s_1s.caxi4interconnect_RegSliceFull_50s_0_1_3_1:	13 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RegisterSlice_1_1_1_1_1_3s_16s_32s_0s_1s.caxi4interconnect_RegSliceFull_6s_0_1_3_2>
---------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_6s_0_1_3_2   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_1_3s_16s_32s_0s_1s.caxi4interconnect_RegSliceFull_6s_0_1_3_2
=====================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.008580 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_1_3s_16s_32s_0s_1s.caxi4interconnect_RegSliceFull_6s_0_1_3_2:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.008370 %           
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_1_3s_16s_32s_0s_1s.caxi4interconnect_RegSliceFull_6s_0_1_3_2:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREAXI4INTERCONNECT_Z65_layer0.caxi4interconnect_ResetSycnc_2>
------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_ResetSycnc_2   ########
Instance path:   COREAXI4INTERCONNECT_Z65_layer0.caxi4interconnect_ResetSycnc_2     
====================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.008580 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block COREAXI4INTERCONNECT_Z65_layer0.caxi4interconnect_ResetSycnc_2:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREAXI4INTERCONNECT_Z65_layer0.caxi4interconnect_SlaveConvertor_Z74_layer0>
-------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_SlaveConvertor_Z74_layer0   ########
Instance path:   COREAXI4INTERCONNECT_Z65_layer0.caxi4interconnect_SlaveConvertor_Z74_layer0     
=================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      253                1.09 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREAXI4INTERCONNECT_Z65_layer0.caxi4interconnect_SlaveConvertor_Z74_layer0:	253 (0.46 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      311                1.3 %                
ARI1     56                 0.8760 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREAXI4INTERCONNECT_Z65_layer0.caxi4interconnect_SlaveConvertor_Z74_layer0:	367 (0.67 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     6                  3.41 %               
=====================================================
Total MEMORY ELEMENTS in the block COREAXI4INTERCONNECT_Z65_layer0.caxi4interconnect_SlaveConvertor_Z74_layer0:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlaveConvertor_Z74_layer0.caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_16s_32s_0s_1s>
-----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_16s_32s_0s_1s   ########       
Instance path:   caxi4interconnect_SlaveConvertor_Z74_layer0.caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_16s_32s_0s_1s
=======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      128                0.5490 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlaveConvertor_Z74_layer0.caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_16s_32s_0s_1s:	128 (0.23 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      77                 0.3220 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_SlaveConvertor_Z74_layer0.caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_16s_32s_0s_1s:	77 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_16s_32s_0s_1s.caxi4interconnect_RegSliceFull_40s_0_1_3_2>
----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_40s_0_1_3_2   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_16s_32s_0s_1s.caxi4interconnect_RegSliceFull_40s_0_1_3_2
======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      18                 0.07730 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_16s_32s_0s_1s.caxi4interconnect_RegSliceFull_40s_0_1_3_2:	18 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      12                 0.05020 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_16s_32s_0s_1s.caxi4interconnect_RegSliceFull_40s_0_1_3_2:	12 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_16s_32s_0s_1s.caxi4interconnect_RegSliceFull_42s_0_1_3_2>
----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_42s_0_1_3_2   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_16s_32s_0s_1s.caxi4interconnect_RegSliceFull_42s_0_1_3_2
======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      68                 0.2920 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_16s_32s_0s_1s.caxi4interconnect_RegSliceFull_42s_0_1_3_2:	68 (0.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      37                 0.1550 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_16s_32s_0s_1s.caxi4interconnect_RegSliceFull_42s_0_1_3_2:	37 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_16s_32s_0s_1s.caxi4interconnect_RegSliceFull_51s_0_1_3_0>
----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_51s_0_1_3_0   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_16s_32s_0s_1s.caxi4interconnect_RegSliceFull_51s_0_1_3_0
======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      20                 0.08580 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_16s_32s_0s_1s.caxi4interconnect_RegSliceFull_51s_0_1_3_0:	20 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      13                 0.05440 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_16s_32s_0s_1s.caxi4interconnect_RegSliceFull_51s_0_1_3_0:	13 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_16s_32s_0s_1s.caxi4interconnect_RegSliceFull_51s_0_1_3_2>
----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_51s_0_1_3_2   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_16s_32s_0s_1s.caxi4interconnect_RegSliceFull_51s_0_1_3_2
======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      20                 0.08580 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_16s_32s_0s_1s.caxi4interconnect_RegSliceFull_51s_0_1_3_2:	20 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      13                 0.05440 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_16s_32s_0s_1s.caxi4interconnect_RegSliceFull_51s_0_1_3_2:	13 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_16s_32s_0s_1s.caxi4interconnect_RegSliceFull_7s_0_1_3_4>
---------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_7s_0_1_3_4   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_16s_32s_0s_1s.caxi4interconnect_RegSliceFull_7s_0_1_3_4
=====================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.008580 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_16s_32s_0s_1s.caxi4interconnect_RegSliceFull_7s_0_1_3_4:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.008370 %           
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_16s_32s_0s_1s.caxi4interconnect_RegSliceFull_7s_0_1_3_4:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlaveConvertor_Z74_layer0.caxi4interconnect_SlvProtocolConverter_Z70_layer0>
--------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_SlvProtocolConverter_Z70_layer0   ########       
Instance path:   caxi4interconnect_SlaveConvertor_Z74_layer0.caxi4interconnect_SlvProtocolConverter_Z70_layer0
==============================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      125                0.5370 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlaveConvertor_Z74_layer0.caxi4interconnect_SlvProtocolConverter_Z70_layer0:	125 (0.23 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      234                0.9790 %             
ARI1     56                 0.8760 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_SlaveConvertor_Z74_layer0.caxi4interconnect_SlvProtocolConverter_Z70_layer0:	290 (0.53 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     6                  3.41 %               
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_SlaveConvertor_Z74_layer0.caxi4interconnect_SlvProtocolConverter_Z70_layer0:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlvProtocolConverter_Z70_layer0.caxi4interconnect_SlvAxi4ProtocolConv_0s_1_16s_32s_1s_4s_4s_4s_8s_1s>
---------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_SlvAxi4ProtocolConv_0s_1_16s_32s_1s_4s_4s_4s_8s_1s   ########             
Instance path:   caxi4interconnect_SlvProtocolConverter_Z70_layer0.caxi4interconnect_SlvAxi4ProtocolConv_0s_1_16s_32s_1s_4s_4s_4s_8s_1s
=======================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      125                0.5370 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlvProtocolConverter_Z70_layer0.caxi4interconnect_SlvAxi4ProtocolConv_0s_1_16s_32s_1s_4s_4s_4s_8s_1s:	125 (0.23 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      234                0.9790 %             
ARI1     56                 0.8760 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_SlvProtocolConverter_Z70_layer0.caxi4interconnect_SlvAxi4ProtocolConv_0s_1_16s_32s_1s_4s_4s_4s_8s_1s:	290 (0.53 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     6                  3.41 %               
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_SlvProtocolConverter_Z70_layer0.caxi4interconnect_SlvAxi4ProtocolConv_0s_1_16s_32s_1s_4s_4s_4s_8s_1s:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlvAxi4ProtocolConv_0s_1_16s_32s_1s_4s_4s_4s_8s_1s.caxi4interconnect_SlvAxi4ProtConvRead_Z72_layer0>
--------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_SlvAxi4ProtConvRead_Z72_layer0   ########                                
Instance path:   caxi4interconnect_SlvAxi4ProtocolConv_0s_1_16s_32s_1s_4s_4s_4s_8s_1s.caxi4interconnect_SlvAxi4ProtConvRead_Z72_layer0
======================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      62                 0.2660 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlvAxi4ProtocolConv_0s_1_16s_32s_1s_4s_4s_4s_8s_1s.caxi4interconnect_SlvAxi4ProtConvRead_Z72_layer0:	62 (0.11 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      116                0.4850 %             
ARI1     28                 0.4380 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_SlvAxi4ProtocolConv_0s_1_16s_32s_1s_4s_4s_4s_8s_1s.caxi4interconnect_SlvAxi4ProtConvRead_Z72_layer0:	144 (0.26 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     2                  1.14 %               
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_SlvAxi4ProtocolConv_0s_1_16s_32s_1s_4s_4s_4s_8s_1s.caxi4interconnect_SlvAxi4ProtConvRead_Z72_layer0:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlvAxi4ProtConvRead_Z72_layer0.caxi4interconnect_FifoDualPort_0_2s_4s_12s_1_0>
----------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_FifoDualPort_0_2s_4s_12s_1_0   ########            
Instance path:   caxi4interconnect_SlvAxi4ProtConvRead_Z72_layer0.caxi4interconnect_FifoDualPort_0_2s_4s_12s_1_0
================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      16                 0.06870 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlvAxi4ProtConvRead_Z72_layer0.caxi4interconnect_FifoDualPort_0_2s_4s_12s_1_0:	16 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      34                 0.1420 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_SlvAxi4ProtConvRead_Z72_layer0.caxi4interconnect_FifoDualPort_0_2s_4s_12s_1_0:	34 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     1                  0.5680 %             
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_SlvAxi4ProtConvRead_Z72_layer0.caxi4interconnect_FifoDualPort_0_2s_4s_12s_1_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_FifoDualPort_0_2s_4s_12s_1_0.caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_12s_0s_16s_0>
----------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_12s_0s_16s_0   ########          
Instance path:   caxi4interconnect_FifoDualPort_0_2s_4s_12s_1_0.caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_12s_0s_16s_0
============================================================================================================================

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     1                  0.5680 %             
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_FifoDualPort_0_2s_4s_12s_1_0.caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_12s_0s_16s_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlvAxi4ProtConvRead_Z72_layer0.caxi4interconnect_FifoDualPort_0_2s_4s_38s_1>
--------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_FifoDualPort_0_2s_4s_38s_1   ########            
Instance path:   caxi4interconnect_SlvAxi4ProtConvRead_Z72_layer0.caxi4interconnect_FifoDualPort_0_2s_4s_38s_1
==============================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      16                 0.06870 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlvAxi4ProtConvRead_Z72_layer0.caxi4interconnect_FifoDualPort_0_2s_4s_38s_1:	16 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      36                 0.1510 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_SlvAxi4ProtConvRead_Z72_layer0.caxi4interconnect_FifoDualPort_0_2s_4s_38s_1:	36 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     1                  0.5680 %             
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_SlvAxi4ProtConvRead_Z72_layer0.caxi4interconnect_FifoDualPort_0_2s_4s_38s_1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_FifoDualPort_0_2s_4s_38s_1.caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_38s_0s_16s>
------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_38s_0s_16s   ########        
Instance path:   caxi4interconnect_FifoDualPort_0_2s_4s_38s_1.caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_38s_0s_16s
========================================================================================================================

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     1                  0.5680 %             
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_FifoDualPort_0_2s_4s_38s_1.caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_38s_0s_16s:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlvAxi4ProtocolConv_0s_1_16s_32s_1s_4s_4s_4s_8s_1s.caxi4interconnect_SlvAxi4ProtConvWrite_Z71_layer0>
---------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_SlvAxi4ProtConvWrite_Z71_layer0   ########                                
Instance path:   caxi4interconnect_SlvAxi4ProtocolConv_0s_1_16s_32s_1s_4s_4s_4s_8s_1s.caxi4interconnect_SlvAxi4ProtConvWrite_Z71_layer0
=======================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      63                 0.270 %              
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlvAxi4ProtocolConv_0s_1_16s_32s_1s_4s_4s_4s_8s_1s.caxi4interconnect_SlvAxi4ProtConvWrite_Z71_layer0:	63 (0.11 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      118                0.4940 %             
ARI1     28                 0.4380 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_SlvAxi4ProtocolConv_0s_1_16s_32s_1s_4s_4s_4s_8s_1s.caxi4interconnect_SlvAxi4ProtConvWrite_Z71_layer0:	146 (0.27 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     4                  2.27 %               
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_SlvAxi4ProtocolConv_0s_1_16s_32s_1s_4s_4s_4s_8s_1s.caxi4interconnect_SlvAxi4ProtConvWrite_Z71_layer0:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlvAxi4ProtConvWrite_Z71_layer0.caxi4interconnect_FifoDualPort_0_2s_4s_12s_1>
---------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_FifoDualPort_0_2s_4s_12s_1   ########             
Instance path:   caxi4interconnect_SlvAxi4ProtConvWrite_Z71_layer0.caxi4interconnect_FifoDualPort_0_2s_4s_12s_1
===============================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      16                 0.06870 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlvAxi4ProtConvWrite_Z71_layer0.caxi4interconnect_FifoDualPort_0_2s_4s_12s_1:	16 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      35                 0.1460 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_SlvAxi4ProtConvWrite_Z71_layer0.caxi4interconnect_FifoDualPort_0_2s_4s_12s_1:	35 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     1                  0.5680 %             
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_SlvAxi4ProtConvWrite_Z71_layer0.caxi4interconnect_FifoDualPort_0_2s_4s_12s_1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_FifoDualPort_0_2s_4s_12s_1.caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_12s_0s_16s>
------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_12s_0s_16s   ########        
Instance path:   caxi4interconnect_FifoDualPort_0_2s_4s_12s_1.caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_12s_0s_16s
========================================================================================================================

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     1                  0.5680 %             
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_FifoDualPort_0_2s_4s_12s_1.caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_12s_0s_16s:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlvAxi4ProtConvWrite_Z71_layer0.caxi4interconnect_FifoDualPort_0_2s_4s_37s_1>
---------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_FifoDualPort_0_2s_4s_37s_1   ########             
Instance path:   caxi4interconnect_SlvAxi4ProtConvWrite_Z71_layer0.caxi4interconnect_FifoDualPort_0_2s_4s_37s_1
===============================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      16                 0.06870 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlvAxi4ProtConvWrite_Z71_layer0.caxi4interconnect_FifoDualPort_0_2s_4s_37s_1:	16 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      34                 0.1420 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_SlvAxi4ProtConvWrite_Z71_layer0.caxi4interconnect_FifoDualPort_0_2s_4s_37s_1:	34 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     3                  1.7 %                
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_SlvAxi4ProtConvWrite_Z71_layer0.caxi4interconnect_FifoDualPort_0_2s_4s_37s_1:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_FifoDualPort_0_2s_4s_37s_1.caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_37s_0s_16s>
------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_37s_0s_16s   ########        
Instance path:   caxi4interconnect_FifoDualPort_0_2s_4s_37s_1.caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_37s_0s_16s
========================================================================================================================

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     3                  1.7 %                
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_FifoDualPort_0_2s_4s_37s_1.caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_37s_0s_16s:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CoreDMA_IO_CTRL.CoreDMA_Controller>
------------------------------------------------------------------------
########   Utilization report for  cell:   CoreDMA_Controller   ########
Instance path:   CoreDMA_IO_CTRL.CoreDMA_Controller                     
========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1864               8 %                  
=================================================
Total SEQUENTIAL ELEMENTS in the block CoreDMA_IO_CTRL.CoreDMA_Controller:	1864 (3.38 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2578               10.8 %               
ARI1     795                12.4 %               
=================================================
Total COMBINATIONAL LOGIC in the block CoreDMA_IO_CTRL.CoreDMA_Controller:	3373 (6.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM1K20      5                  17.9 %               
RAM64X12     67                 38.1 %               
=====================================================
Total MEMORY ELEMENTS in the block CoreDMA_IO_CTRL.CoreDMA_Controller:	72 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CoreDMA_Controller.CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z85_layer0>
------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z85_layer0   ########
Instance path:   CoreDMA_Controller.CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z85_layer0                  
==============================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1864               8 %                  
=================================================
Total SEQUENTIAL ELEMENTS in the block CoreDMA_Controller.CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z85_layer0:	1864 (3.38 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2578               10.8 %               
ARI1     795                12.4 %               
=================================================
Total COMBINATIONAL LOGIC in the block CoreDMA_Controller.CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z85_layer0:	3373 (6.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM1K20      5                  17.9 %               
RAM64X12     67                 38.1 %               
=====================================================
Total MEMORY ELEMENTS in the block CoreDMA_Controller.CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z85_layer0:	72 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z85_layer0.CAXI4DMAI1OOI>
-------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   CAXI4DMAI1OOI   ########                                    
Instance path:   CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z85_layer0.CAXI4DMAI1OOI
=======================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      45                 0.1930 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z85_layer0.CAXI4DMAI1OOI:	45 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      75                 0.3140 %             
=================================================
Total COMBINATIONAL LOGIC in the block CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z85_layer0.CAXI4DMAI1OOI:	75 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z85_layer0.CAXI4DMAI1lOI_2s_0s_100s_4s_0_4>
-------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   CAXI4DMAI1lOI_2s_0s_100s_4s_0_4   ########                                    
Instance path:   CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z85_layer0.CAXI4DMAI1lOI_2s_0s_100s_4s_0_4
=========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4                  0.01720 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z85_layer0.CAXI4DMAI1lOI_2s_0s_100s_4s_0_4:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      4                  0.01670 %            
=================================================
Total COMBINATIONAL LOGIC in the block CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z85_layer0.CAXI4DMAI1lOI_2s_0s_100s_4s_0_4:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z85_layer0.CAXI4DMAIO0OI_4s_2s_1s_1s_1s_1s_3s_1s_0s_0s>
-------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   CAXI4DMAIO0OI_4s_2s_1s_1s_1s_1s_3s_1s_0s_0s   ########                                    
Instance path:   CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z85_layer0.CAXI4DMAIO0OI_4s_2s_1s_1s_1s_1s_3s_1s_0s_0s
=====================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      58                 0.2490 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z85_layer0.CAXI4DMAIO0OI_4s_2s_1s_1s_1s_1s_3s_1s_0s_0s:	58 (0.11 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      91                 0.3810 %             
=================================================
Total COMBINATIONAL LOGIC in the block CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z85_layer0.CAXI4DMAIO0OI_4s_2s_1s_1s_1s_1s_3s_1s_0s_0s:	91 (0.17 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     4                  2.27 %               
=====================================================
Total MEMORY ELEMENTS in the block CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z85_layer0.CAXI4DMAIO0OI_4s_2s_1s_1s_1s_1s_3s_1s_0s_0s:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CAXI4DMAIO0OI_4s_2s_1s_1s_1s_1s_3s_1s_0s_0s.CAXI4DMAOlIll_1s_0_1>
---------------------------------------------------------------------------------
########   Utilization report for  cell:   CAXI4DMAOlIll_1s_0_1   ########       
Instance path:   CAXI4DMAIO0OI_4s_2s_1s_1s_1s_1s_3s_1s_0s_0s.CAXI4DMAOlIll_1s_0_1
=================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      29                 0.1240 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block CAXI4DMAIO0OI_4s_2s_1s_1s_1s_1s_3s_1s_0s_0s.CAXI4DMAOlIll_1s_0_1:	29 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      43                 0.180 %              
=================================================
Total COMBINATIONAL LOGIC in the block CAXI4DMAIO0OI_4s_2s_1s_1s_1s_1s_3s_1s_0s_0s.CAXI4DMAOlIll_1s_0_1:	43 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     2                  1.14 %               
=====================================================
Total MEMORY ELEMENTS in the block CAXI4DMAIO0OI_4s_2s_1s_1s_1s_1s_3s_1s_0s_0s.CAXI4DMAOlIll_1s_0_1:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CAXI4DMAOlIll_1s_0_1.CAXI4DMAII10_42s_1s_4s_2s>
-------------------------------------------------------------------------------
########   Utilization report for  cell:   CAXI4DMAII10_42s_1s_4s_2s   ########
Instance path:   CAXI4DMAOlIll_1s_0_1.CAXI4DMAII10_42s_1s_4s_2s                
===============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      7                  0.030 %              
=================================================
Total SEQUENTIAL ELEMENTS in the block CAXI4DMAOlIll_1s_0_1.CAXI4DMAII10_42s_1s_4s_2s:	7 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      38                 0.1590 %             
=================================================
Total COMBINATIONAL LOGIC in the block CAXI4DMAOlIll_1s_0_1.CAXI4DMAII10_42s_1s_4s_2s:	38 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     2                  1.14 %               
=====================================================
Total MEMORY ELEMENTS in the block CAXI4DMAOlIll_1s_0_1.CAXI4DMAII10_42s_1s_4s_2s:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CAXI4DMAIO0OI_4s_2s_1s_1s_1s_1s_3s_1s_0s_0s.CAXI4DMAOlIll_1s_0_1_1>
-----------------------------------------------------------------------------------
########   Utilization report for  cell:   CAXI4DMAOlIll_1s_0_1_1   ########       
Instance path:   CAXI4DMAIO0OI_4s_2s_1s_1s_1s_1s_3s_1s_0s_0s.CAXI4DMAOlIll_1s_0_1_1
===================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      29                 0.1240 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block CAXI4DMAIO0OI_4s_2s_1s_1s_1s_1s_3s_1s_0s_0s.CAXI4DMAOlIll_1s_0_1_1:	29 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      42                 0.1760 %             
=================================================
Total COMBINATIONAL LOGIC in the block CAXI4DMAIO0OI_4s_2s_1s_1s_1s_1s_3s_1s_0s_0s.CAXI4DMAOlIll_1s_0_1_1:	42 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     2                  1.14 %               
=====================================================
Total MEMORY ELEMENTS in the block CAXI4DMAIO0OI_4s_2s_1s_1s_1s_1s_3s_1s_0s_0s.CAXI4DMAOlIll_1s_0_1_1:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CAXI4DMAOlIll_1s_0_1_1.CAXI4DMAII10_42s_1s_4s_2s_0>
---------------------------------------------------------------------------------
########   Utilization report for  cell:   CAXI4DMAII10_42s_1s_4s_2s_0   ########
Instance path:   CAXI4DMAOlIll_1s_0_1_1.CAXI4DMAII10_42s_1s_4s_2s_0              
=================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      7                  0.030 %              
=================================================
Total SEQUENTIAL ELEMENTS in the block CAXI4DMAOlIll_1s_0_1_1.CAXI4DMAII10_42s_1s_4s_2s_0:	7 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      37                 0.1550 %             
=================================================
Total COMBINATIONAL LOGIC in the block CAXI4DMAOlIll_1s_0_1_1.CAXI4DMAII10_42s_1s_4s_2s_0:	37 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     2                  1.14 %               
=====================================================
Total MEMORY ELEMENTS in the block CAXI4DMAOlIll_1s_0_1_1.CAXI4DMAII10_42s_1s_4s_2s_0:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z85_layer0.CAXI4DMAIOIOI>
-------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   CAXI4DMAIOIOI   ########                                    
Instance path:   CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z85_layer0.CAXI4DMAIOIOI
=======================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.004180 %           
=================================================
Total COMBINATIONAL LOGIC in the block CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z85_layer0.CAXI4DMAIOIOI:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z85_layer0.CAXI4DMAOI00_8s_256s_2048s_4s_12s_8s>
------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   CAXI4DMAOI00_8s_256s_2048s_4s_12s_8s   ########                                    
Instance path:   CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z85_layer0.CAXI4DMAOI00_8s_256s_2048s_4s_12s_8s
==============================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      24                 0.1030 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z85_layer0.CAXI4DMAOI00_8s_256s_2048s_4s_12s_8s:	24 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      66                 0.2760 %             
ARI1     306                4.79 %               
=================================================
Total COMBINATIONAL LOGIC in the block CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z85_layer0.CAXI4DMAOI00_8s_256s_2048s_4s_12s_8s:	372 (0.68 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     48                 27.3 %               
=====================================================
Total MEMORY ELEMENTS in the block CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z85_layer0.CAXI4DMAOI00_8s_256s_2048s_4s_12s_8s:	48 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z85_layer0.CAXI4DMAO_Z84_layer0>
--------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   CAXI4DMAO_Z84_layer0   ########                                    
Instance path:   CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z85_layer0.CAXI4DMAO_Z84_layer0
==============================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      525                2.25 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z85_layer0.CAXI4DMAO_Z84_layer0:	525 (0.95 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      697                2.92 %               
ARI1     314                4.91 %               
=================================================
Total COMBINATIONAL LOGIC in the block CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z85_layer0.CAXI4DMAO_Z84_layer0:	1011 (1.84 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z85_layer0.CAXI4DMAl1IOI_Z83_layer0>
------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   CAXI4DMAl1IOI_Z83_layer0   ########                                    
Instance path:   CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z85_layer0.CAXI4DMAl1IOI_Z83_layer0
==================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      941                4.04 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z85_layer0.CAXI4DMAl1IOI_Z83_layer0:	941 (1.71 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1309               5.48 %               
ARI1     169                2.64 %               
=================================================
Total COMBINATIONAL LOGIC in the block CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z85_layer0.CAXI4DMAl1IOI_Z83_layer0:	1478 (2.68 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     15                 8.52 %               
=====================================================
Total MEMORY ELEMENTS in the block CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z85_layer0.CAXI4DMAl1IOI_Z83_layer0:	15 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CAXI4DMAl1IOI_Z83_layer0.CAXI4DMAI110I_4s_2s>
-------------------------------------------------------------------------
########   Utilization report for  cell:   CAXI4DMAI110I_4s_2s   ########
Instance path:   CAXI4DMAl1IOI_Z83_layer0.CAXI4DMAI110I_4s_2s            
=========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      13                 0.05580 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block CAXI4DMAl1IOI_Z83_layer0.CAXI4DMAI110I_4s_2s:	13 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      29                 0.1210 %             
=================================================
Total COMBINATIONAL LOGIC in the block CAXI4DMAl1IOI_Z83_layer0.CAXI4DMAI110I_4s_2s:	29 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CAXI4DMAI110I_4s_2s.CAXI4DMAOI11I_4s_1_2>
--------------------------------------------------------------------------
########   Utilization report for  cell:   CAXI4DMAOI11I_4s_1_2   ########
Instance path:   CAXI4DMAI110I_4s_2s.CAXI4DMAOI11I_4s_1_2                 
==========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      9                  0.03860 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block CAXI4DMAI110I_4s_2s.CAXI4DMAOI11I_4s_1_2:	9 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      21                 0.08780 %            
=================================================
Total COMBINATIONAL LOGIC in the block CAXI4DMAI110I_4s_2s.CAXI4DMAOI11I_4s_1_2:	21 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CAXI4DMAl1IOI_Z83_layer0.CAXI4DMAO0I1I_2s_1_2>
--------------------------------------------------------------------------
########   Utilization report for  cell:   CAXI4DMAO0I1I_2s_1_2   ########
Instance path:   CAXI4DMAl1IOI_Z83_layer0.CAXI4DMAO0I1I_2s_1_2            
==========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.004290 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block CAXI4DMAl1IOI_Z83_layer0.CAXI4DMAO0I1I_2s_1_2:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      31                 0.130 %              
=================================================
Total COMBINATIONAL LOGIC in the block CAXI4DMAl1IOI_Z83_layer0.CAXI4DMAO0I1I_2s_1_2:	31 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CAXI4DMAl1IOI_Z83_layer0.CAXI4DMAO0IlI_Z78_layer0>
------------------------------------------------------------------------------
########   Utilization report for  cell:   CAXI4DMAO0IlI_Z78_layer0   ########
Instance path:   CAXI4DMAl1IOI_Z83_layer0.CAXI4DMAO0IlI_Z78_layer0            
==============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      23                 0.09870 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block CAXI4DMAl1IOI_Z83_layer0.CAXI4DMAO0IlI_Z78_layer0:	23 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      276                1.15 %               
ARI1     12                 0.1880 %             
=================================================
Total COMBINATIONAL LOGIC in the block CAXI4DMAl1IOI_Z83_layer0.CAXI4DMAO0IlI_Z78_layer0:	288 (0.52 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     15                 8.52 %               
=====================================================
Total MEMORY ELEMENTS in the block CAXI4DMAl1IOI_Z83_layer0.CAXI4DMAO0IlI_Z78_layer0:	15 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CAXI4DMAO0IlI_Z78_layer0.CAXI4DMAII1lI_4s_2s_1s_0s_1s>
----------------------------------------------------------------------------------
########   Utilization report for  cell:   CAXI4DMAII1lI_4s_2s_1s_0s_1s   ########
Instance path:   CAXI4DMAO0IlI_Z78_layer0.CAXI4DMAII1lI_4s_2s_1s_0s_1s            
==================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5                  0.02150 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block CAXI4DMAO0IlI_Z78_layer0.CAXI4DMAII1lI_4s_2s_1s_0s_1s:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      3                  0.01250 %            
=================================================
Total COMBINATIONAL LOGIC in the block CAXI4DMAO0IlI_Z78_layer0.CAXI4DMAII1lI_4s_2s_1s_0s_1s:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CAXI4DMAO0IlI_Z78_layer0.CAXI4DMAIIO0I_4s>
----------------------------------------------------------------------
########   Utilization report for  cell:   CAXI4DMAIIO0I_4s   ########
Instance path:   CAXI4DMAO0IlI_Z78_layer0.CAXI4DMAIIO0I_4s            
======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4                  0.01720 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block CAXI4DMAO0IlI_Z78_layer0.CAXI4DMAIIO0I_4s:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      13                 0.05440 %            
=================================================
Total COMBINATIONAL LOGIC in the block CAXI4DMAO0IlI_Z78_layer0.CAXI4DMAIIO0I_4s:	13 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CAXI4DMAO0IlI_Z78_layer0.CAXI4DMAIOI0I_4s_2s_24s_134s_167s>
---------------------------------------------------------------------------------------
########   Utilization report for  cell:   CAXI4DMAIOI0I_4s_2s_24s_134s_167s   ########
Instance path:   CAXI4DMAO0IlI_Z78_layer0.CAXI4DMAIOI0I_4s_2s_24s_134s_167s            
=======================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      8                  0.03430 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block CAXI4DMAO0IlI_Z78_layer0.CAXI4DMAIOI0I_4s_2s_24s_134s_167s:	8 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      258                1.08 %               
ARI1     12                 0.1880 %             
=================================================
Total COMBINATIONAL LOGIC in the block CAXI4DMAO0IlI_Z78_layer0.CAXI4DMAIOI0I_4s_2s_24s_134s_167s:	270 (0.49 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     15                 8.52 %               
=====================================================
Total MEMORY ELEMENTS in the block CAXI4DMAO0IlI_Z78_layer0.CAXI4DMAIOI0I_4s_2s_24s_134s_167s:	15 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CAXI4DMAl1IOI_Z83_layer0.CAXI4DMAOOO1I_Z76_layer0>
------------------------------------------------------------------------------
########   Utilization report for  cell:   CAXI4DMAOOO1I_Z76_layer0   ########
Instance path:   CAXI4DMAl1IOI_Z83_layer0.CAXI4DMAOOO1I_Z76_layer0            
==============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      33                 0.1420 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block CAXI4DMAl1IOI_Z83_layer0.CAXI4DMAOOO1I_Z76_layer0:	33 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      109                0.4560 %             
=================================================
Total COMBINATIONAL LOGIC in the block CAXI4DMAl1IOI_Z83_layer0.CAXI4DMAOOO1I_Z76_layer0:	109 (0.20 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CAXI4DMAOOO1I_Z76_layer0.CAXI4DMAOI11I_3s_1_2>
--------------------------------------------------------------------------
########   Utilization report for  cell:   CAXI4DMAOI11I_3s_1_2   ########
Instance path:   CAXI4DMAOOO1I_Z76_layer0.CAXI4DMAOI11I_3s_1_2            
==========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      7                  0.030 %              
=================================================
Total SEQUENTIAL ELEMENTS in the block CAXI4DMAOOO1I_Z76_layer0.CAXI4DMAOI11I_3s_1_2:	7 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      13                 0.05440 %            
=================================================
Total COMBINATIONAL LOGIC in the block CAXI4DMAOOO1I_Z76_layer0.CAXI4DMAOI11I_3s_1_2:	13 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CAXI4DMAl1IOI_Z83_layer0.CAXI4DMAl1I1I_Z82_layer0>
------------------------------------------------------------------------------
########   Utilization report for  cell:   CAXI4DMAl1I1I_Z82_layer0   ########
Instance path:   CAXI4DMAl1IOI_Z83_layer0.CAXI4DMAl1I1I_Z82_layer0            
==============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      696                2.99 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block CAXI4DMAl1IOI_Z83_layer0.CAXI4DMAl1I1I_Z82_layer0:	696 (1.26 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      640                2.68 %               
ARI1     124                1.94 %               
=================================================
Total COMBINATIONAL LOGIC in the block CAXI4DMAl1IOI_Z83_layer0.CAXI4DMAl1I1I_Z82_layer0:	764 (1.39 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CAXI4DMAl1I1I_Z82_layer0.CAXI4DMAIOIIl_2s_24s_12s_0s_1_2_4_1>
-----------------------------------------------------------------------------------------
########   Utilization report for  cell:   CAXI4DMAIOIIl_2s_24s_12s_0s_1_2_4_1   ########
Instance path:   CAXI4DMAl1I1I_Z82_layer0.CAXI4DMAIOIIl_2s_24s_12s_0s_1_2_4_1            
=========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      95                 0.4080 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block CAXI4DMAl1I1I_Z82_layer0.CAXI4DMAIOIIl_2s_24s_12s_0s_1_2_4_1:	95 (0.17 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      106                0.4430 %             
ARI1     100                1.56 %               
=================================================
Total COMBINATIONAL LOGIC in the block CAXI4DMAl1I1I_Z82_layer0.CAXI4DMAIOIIl_2s_24s_12s_0s_1_2_4_1:	206 (0.37 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CAXI4DMAl1I1I_Z82_layer0.CAXI4DMAIlIIl_4s_2s_1s_24s>
--------------------------------------------------------------------------------
########   Utilization report for  cell:   CAXI4DMAIlIIl_4s_2s_1s_24s   ########
Instance path:   CAXI4DMAl1I1I_Z82_layer0.CAXI4DMAIlIIl_4s_2s_1s_24s            
================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      79                 0.3390 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block CAXI4DMAl1I1I_Z82_layer0.CAXI4DMAIlIIl_4s_2s_1s_24s:	79 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      104                0.4350 %             
=================================================
Total COMBINATIONAL LOGIC in the block CAXI4DMAl1I1I_Z82_layer0.CAXI4DMAIlIIl_4s_2s_1s_24s:	104 (0.19 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CAXI4DMAl1I1I_Z82_layer0.CAXI4DMAO01Ol_4s_2s_1s_24s>
--------------------------------------------------------------------------------
########   Utilization report for  cell:   CAXI4DMAO01Ol_4s_2s_1s_24s   ########
Instance path:   CAXI4DMAl1I1I_Z82_layer0.CAXI4DMAO01Ol_4s_2s_1s_24s            
================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      260                1.12 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block CAXI4DMAl1I1I_Z82_layer0.CAXI4DMAO01Ol_4s_2s_1s_24s:	260 (0.47 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      83                 0.3470 %             
=================================================
Total COMBINATIONAL LOGIC in the block CAXI4DMAl1I1I_Z82_layer0.CAXI4DMAO01Ol_4s_2s_1s_24s:	83 (0.15 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CAXI4DMAl1I1I_Z82_layer0.CAXI4DMAl0IIl_Z81_layer0>
------------------------------------------------------------------------------
########   Utilization report for  cell:   CAXI4DMAl0IIl_Z81_layer0   ########
Instance path:   CAXI4DMAl1I1I_Z82_layer0.CAXI4DMAl0IIl_Z81_layer0            
==============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      54                 0.2320 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block CAXI4DMAl1I1I_Z82_layer0.CAXI4DMAl0IIl_Z81_layer0:	54 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      62                 0.2590 %             
=================================================
Total COMBINATIONAL LOGIC in the block CAXI4DMAl1I1I_Z82_layer0.CAXI4DMAl0IIl_Z81_layer0:	62 (0.11 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CAXI4DMAl1I1I_Z82_layer0.CAXI4DMAlO1Ol_Z79_layer0>
------------------------------------------------------------------------------
########   Utilization report for  cell:   CAXI4DMAlO1Ol_Z79_layer0   ########
Instance path:   CAXI4DMAl1I1I_Z82_layer0.CAXI4DMAlO1Ol_Z79_layer0            
==============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      80                 0.3430 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block CAXI4DMAl1I1I_Z82_layer0.CAXI4DMAlO1Ol_Z79_layer0:	80 (0.15 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      216                0.9030 %             
ARI1     24                 0.3750 %             
=================================================
Total COMBINATIONAL LOGIC in the block CAXI4DMAl1I1I_Z82_layer0.CAXI4DMAlO1Ol_Z79_layer0:	240 (0.44 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CAXI4DMAl1I1I_Z82_layer0.CAXI4DMAllOIl_Z80_layer0>
------------------------------------------------------------------------------
########   Utilization report for  cell:   CAXI4DMAllOIl_Z80_layer0   ########
Instance path:   CAXI4DMAl1I1I_Z82_layer0.CAXI4DMAllOIl_Z80_layer0            
==============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      101                0.4340 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block CAXI4DMAl1I1I_Z82_layer0.CAXI4DMAllOIl_Z80_layer0:	101 (0.18 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      54                 0.2260 %             
=================================================
Total COMBINATIONAL LOGIC in the block CAXI4DMAl1I1I_Z82_layer0.CAXI4DMAllOIl_Z80_layer0:	54 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CAXI4DMAl1IOI_Z83_layer0.CAXI4DMAllO1I_Z77_layer0>
------------------------------------------------------------------------------
########   Utilization report for  cell:   CAXI4DMAllO1I_Z77_layer0   ########
Instance path:   CAXI4DMAl1IOI_Z83_layer0.CAXI4DMAllO1I_Z77_layer0            
==============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      175                0.7510 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block CAXI4DMAl1IOI_Z83_layer0.CAXI4DMAllO1I_Z77_layer0:	175 (0.32 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      224                0.9370 %             
ARI1     33                 0.5160 %             
=================================================
Total COMBINATIONAL LOGIC in the block CAXI4DMAl1IOI_Z83_layer0.CAXI4DMAllO1I_Z77_layer0:	257 (0.47 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z85_layer0.CAXI4DMAllIOI_Z75_layer0>
------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   CAXI4DMAllIOI_Z75_layer0   ########                                    
Instance path:   CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z85_layer0.CAXI4DMAllIOI_Z75_layer0
==================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      267                1.15 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z85_layer0.CAXI4DMAllIOI_Z75_layer0:	267 (0.48 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      335                1.4 %                
ARI1     6                  0.09390 %            
=================================================
Total COMBINATIONAL LOGIC in the block CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z85_layer0.CAXI4DMAllIOI_Z75_layer0:	341 (0.62 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     5                  17.9 %               
====================================================
Total MEMORY ELEMENTS in the block CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z85_layer0.CAXI4DMAllIOI_Z75_layer0:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CAXI4DMAllIOI_Z75_layer0.CAXI4DMAI1OlI_2s_1>
------------------------------------------------------------------------
########   Utilization report for  cell:   CAXI4DMAI1OlI_2s_1   ########
Instance path:   CAXI4DMAllIOI_Z75_layer0.CAXI4DMAI1OlI_2s_1            
========================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  3.57 %               
====================================================
Total MEMORY ELEMENTS in the block CAXI4DMAllIOI_Z75_layer0.CAXI4DMAI1OlI_2s_1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CAXI4DMAllIOI_Z75_layer0.CAXI4DMAI1OlI_2s_1_0>
--------------------------------------------------------------------------
########   Utilization report for  cell:   CAXI4DMAI1OlI_2s_1_0   ########
Instance path:   CAXI4DMAllIOI_Z75_layer0.CAXI4DMAI1OlI_2s_1_0            
==========================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  3.57 %               
====================================================
Total MEMORY ELEMENTS in the block CAXI4DMAllIOI_Z75_layer0.CAXI4DMAI1OlI_2s_1_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CAXI4DMAllIOI_Z75_layer0.CAXI4DMAI1OlI_2s_1_1>
--------------------------------------------------------------------------
########   Utilization report for  cell:   CAXI4DMAI1OlI_2s_1_1   ########
Instance path:   CAXI4DMAllIOI_Z75_layer0.CAXI4DMAI1OlI_2s_1_1            
==========================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  3.57 %               
====================================================
Total MEMORY ELEMENTS in the block CAXI4DMAllIOI_Z75_layer0.CAXI4DMAI1OlI_2s_1_1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CAXI4DMAllIOI_Z75_layer0.CAXI4DMAI1OlI_2s_1_2>
--------------------------------------------------------------------------
########   Utilization report for  cell:   CAXI4DMAI1OlI_2s_1_2   ########
Instance path:   CAXI4DMAllIOI_Z75_layer0.CAXI4DMAI1OlI_2s_1_2            
==========================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  3.57 %               
====================================================
Total MEMORY ELEMENTS in the block CAXI4DMAllIOI_Z75_layer0.CAXI4DMAI1OlI_2s_1_2:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CAXI4DMAllIOI_Z75_layer0.CAXI4DMAI1OlI_2s_1_3>
--------------------------------------------------------------------------
########   Utilization report for  cell:   CAXI4DMAI1OlI_2s_1_3   ########
Instance path:   CAXI4DMAllIOI_Z75_layer0.CAXI4DMAI1OlI_2s_1_3            
==========================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  3.57 %               
====================================================
Total MEMORY ELEMENTS in the block CAXI4DMAllIOI_Z75_layer0.CAXI4DMAI1OlI_2s_1_3:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CoreDMA_IO_CTRL.UART_SD>
-------------------------------------------------------------
########   Utilization report for  cell:   UART_SD   ########
Instance path:   CoreDMA_IO_CTRL.UART_SD                     
=============================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      661                2.84 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block CoreDMA_IO_CTRL.UART_SD:	661 (1.20 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      819                3.43 %               
ARI1     716                11.2 %               
=================================================
Total COMBINATIONAL LOGIC in the block CoreDMA_IO_CTRL.UART_SD:	1535 (2.79 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=UART_SD.Core_UART>
---------------------------------------------------------------
########   Utilization report for  cell:   Core_UART   ########
Instance path:   UART_SD.Core_UART                             
===============================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      59                 0.2530 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block UART_SD.Core_UART:	59 (0.11 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      65                 0.2720 %             
ARI1     13                 0.2030 %             
=================================================
Total COMBINATIONAL LOGIC in the block UART_SD.Core_UART:	78 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Core_UART.Core_UART_Core_UART_0_COREUART_0s_0s_0s_26s_0s_0s>
-------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Core_UART_Core_UART_0_COREUART_0s_0s_0s_26s_0s_0s   ########
Instance path:   Core_UART.Core_UART_Core_UART_0_COREUART_0s_0s_0s_26s_0s_0s                           
=======================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      59                 0.2530 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Core_UART.Core_UART_Core_UART_0_COREUART_0s_0s_0s_26s_0s_0s:	59 (0.11 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      65                 0.2720 %             
ARI1     13                 0.2030 %             
=================================================
Total COMBINATIONAL LOGIC in the block Core_UART.Core_UART_Core_UART_0_COREUART_0s_0s_0s_26s_0s_0s:	78 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Core_UART_Core_UART_0_COREUART_0s_0s_0s_26s_0s_0s.Core_UART_Core_UART_0_Clock_gen_0s_0s>
--------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Core_UART_Core_UART_0_Clock_gen_0s_0s   ########             
Instance path:   Core_UART_Core_UART_0_COREUART_0s_0s_0s_26s_0s_0s.Core_UART_Core_UART_0_Clock_gen_0s_0s
========================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      19                 0.08160 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block Core_UART_Core_UART_0_COREUART_0s_0s_0s_26s_0s_0s.Core_UART_Core_UART_0_Clock_gen_0s_0s:	19 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      24                 0.10 %               
ARI1     13                 0.2030 %             
=================================================
Total COMBINATIONAL LOGIC in the block Core_UART_Core_UART_0_COREUART_0s_0s_0s_26s_0s_0s.Core_UART_Core_UART_0_Clock_gen_0s_0s:	37 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Core_UART_Core_UART_0_COREUART_0s_0s_0s_26s_0s_0s.Core_UART_Core_UART_0_Rx_async_0s_0s_0s_1s_2s_3s>
-------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Core_UART_Core_UART_0_Rx_async_0s_0s_0s_1s_2s_3s   ########             
Instance path:   Core_UART_Core_UART_0_COREUART_0s_0s_0s_26s_0s_0s.Core_UART_Core_UART_0_Rx_async_0s_0s_0s_1s_2s_3s
===================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      29                 0.1240 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Core_UART_Core_UART_0_COREUART_0s_0s_0s_26s_0s_0s.Core_UART_Core_UART_0_Rx_async_0s_0s_0s_1s_2s_3s:	29 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      28                 0.1170 %             
=================================================
Total COMBINATIONAL LOGIC in the block Core_UART_Core_UART_0_COREUART_0s_0s_0s_26s_0s_0s.Core_UART_Core_UART_0_Rx_async_0s_0s_0s_1s_2s_3s:	28 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Core_UART_Core_UART_0_COREUART_0s_0s_0s_26s_0s_0s.Core_UART_Core_UART_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s>
----------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Core_UART_Core_UART_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s   ########             
Instance path:   Core_UART_Core_UART_0_COREUART_0s_0s_0s_26s_0s_0s.Core_UART_Core_UART_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s
============================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      10                 0.04290 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block Core_UART_Core_UART_0_COREUART_0s_0s_0s_26s_0s_0s.Core_UART_Core_UART_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s:	10 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      12                 0.05020 %            
=================================================
Total COMBINATIONAL LOGIC in the block Core_UART_Core_UART_0_COREUART_0s_0s_0s_26s_0s_0s.Core_UART_Core_UART_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s:	12 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=UART_SD.cmd_ctrlr>
---------------------------------------------------------------
########   Utilization report for  cell:   cmd_ctrlr   ########
Instance path:   UART_SD.cmd_ctrlr                             
===============================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      189                0.8110 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block UART_SD.cmd_ctrlr:	189 (0.34 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      199                0.8320 %             
ARI1     14                 0.2190 %             
=================================================
Total COMBINATIONAL LOGIC in the block UART_SD.cmd_ctrlr:	213 (0.39 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=UART_SD.pattern_gen_checker>
-------------------------------------------------------------------------
########   Utilization report for  cell:   pattern_gen_checker   ########
Instance path:   UART_SD.pattern_gen_checker                             
=========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      413                1.77 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block UART_SD.pattern_gen_checker:	413 (0.75 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      555                2.32 %               
ARI1     689                10.8 %               
=================================================
Total COMBINATIONAL LOGIC in the block UART_SD.pattern_gen_checker:	1244 (2.26 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CoreDMA_IO_CTRL.axi4dma_init>
------------------------------------------------------------------
########   Utilization report for  cell:   axi4dma_init   ########
Instance path:   CoreDMA_IO_CTRL.axi4dma_init                     
==================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      195                0.8370 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block CoreDMA_IO_CTRL.axi4dma_init:	195 (0.35 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      163                0.6820 %             
=================================================
Total COMBINATIONAL LOGIC in the block CoreDMA_IO_CTRL.axi4dma_init:	163 (0.30 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CoreDMA_IO_CTRL.axi_io_ctrl>
-----------------------------------------------------------------
########   Utilization report for  cell:   axi_io_ctrl   ########
Instance path:   CoreDMA_IO_CTRL.axi_io_ctrl                     
=================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      276                1.18 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block CoreDMA_IO_CTRL.axi_io_ctrl:	276 (0.50 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      160                0.6690 %             
ARI1     102                1.6 %                
=================================================
Total COMBINATIONAL LOGIC in the block CoreDMA_IO_CTRL.axi_io_ctrl:	262 (0.48 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=top.PCIe_EP>
-------------------------------------------------------------
########   Utilization report for  cell:   PCIe_EP   ########
Instance path:   top.PCIe_EP                                 
=============================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      95                 0.4080 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block top.PCIe_EP:	95 (0.17 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           73                 0.3050 %             
ARI1          25                 0.3910 %             
BLACK BOX     15                 12.9 %               
======================================================
Total COMBINATIONAL LOGIC in the block top.PCIe_EP:	113 (0.21 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  6.25 %               
===================================================
Total GLOBAL BUFFERS in the block top.PCIe_EP:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PCIe_EP.PCIe_EP_PCIe_REF_CLK_0_PF_XCVR_REF_CLK>
--------------------------------------------------------------------------------------------
########   Utilization report for  cell:   PCIe_EP_PCIe_REF_CLK_0_PF_XCVR_REF_CLK   ########
Instance path:   PCIe_EP.PCIe_EP_PCIe_REF_CLK_0_PF_XCVR_REF_CLK                             
============================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.8620 %             
======================================================
Total COMBINATIONAL LOGIC in the block PCIe_EP.PCIe_EP_PCIe_REF_CLK_0_PF_XCVR_REF_CLK:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PCIe_EP.PCIe_EP_PCIex4_0_PF_PCIE>
------------------------------------------------------------------------------
########   Utilization report for  cell:   PCIe_EP_PCIex4_0_PF_PCIE   ########
Instance path:   PCIe_EP.PCIe_EP_PCIex4_0_PF_PCIE                             
==============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      79                 0.3390 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block PCIe_EP.PCIe_EP_PCIex4_0_PF_PCIE:	79 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           70                 0.2930 %             
ARI1          12                 0.1880 %             
BLACK BOX     5                  4.31 %               
======================================================
Total COMBINATIONAL LOGIC in the block PCIe_EP.PCIe_EP_PCIex4_0_PF_PCIE:	87 (0.16 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PCIe_EP_PCIex4_0_PF_PCIE.G5_APBLINK_MASTER>
-----------------------------------------------------------------------
########   Utilization report for  cell:   G5_APBLINK_MASTER   ########
Instance path:   PCIe_EP_PCIex4_0_PF_PCIE.G5_APBLINK_MASTER            
=======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      79                 0.3390 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block PCIe_EP_PCIex4_0_PF_PCIE.G5_APBLINK_MASTER:	79 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      70                 0.2930 %             
ARI1     12                 0.1880 %             
=================================================
Total COMBINATIONAL LOGIC in the block PCIe_EP_PCIex4_0_PF_PCIE.G5_APBLINK_MASTER:	82 (0.15 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PCIe_EP.PCIe_TL_CLK>
-----------------------------------------------------------------
########   Utilization report for  cell:   PCIe_TL_CLK   ########
Instance path:   PCIe_EP.PCIe_TL_CLK                             
=================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     8                  6.9 %                
======================================================
Total COMBINATIONAL LOGIC in the block PCIe_EP.PCIe_TL_CLK:	8 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  6.25 %               
===================================================
Total GLOBAL BUFFERS in the block PCIe_EP.PCIe_TL_CLK:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PCIe_TL_CLK.CLK_DIV2>
--------------------------------------------------------------
########   Utilization report for  cell:   CLK_DIV2   ########
Instance path:   PCIe_TL_CLK.CLK_DIV2                         
==============================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.8620 %             
======================================================
Total COMBINATIONAL LOGIC in the block PCIe_TL_CLK.CLK_DIV2:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CLK_DIV2.CLK_DIV2_CLK_DIV2_0_PF_CLK_DIV>
------------------------------------------------------------------------------------
########   Utilization report for  cell:   CLK_DIV2_CLK_DIV2_0_PF_CLK_DIV   ########
Instance path:   CLK_DIV2.CLK_DIV2_CLK_DIV2_0_PF_CLK_DIV                            
====================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.8620 %             
======================================================
Total COMBINATIONAL LOGIC in the block CLK_DIV2.CLK_DIV2_CLK_DIV2_0_PF_CLK_DIV:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PCIe_TL_CLK.NGMUX>
-----------------------------------------------------------
########   Utilization report for  cell:   NGMUX   ########
Instance path:   PCIe_TL_CLK.NGMUX                         
===========================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.8620 %             
======================================================
Total COMBINATIONAL LOGIC in the block PCIe_TL_CLK.NGMUX:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  6.25 %               
===================================================
Total GLOBAL BUFFERS in the block PCIe_TL_CLK.NGMUX:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=NGMUX.NGMUX_NGMUX_0_PF_NGMUX>
----------------------------------------------------------------------------
########   Utilization report for  cell:   NGMUX_NGMUX_0_PF_NGMUX   ########
Instance path:   NGMUX.NGMUX_NGMUX_0_PF_NGMUX                               
============================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.8620 %             
======================================================
Total COMBINATIONAL LOGIC in the block NGMUX.NGMUX_NGMUX_0_PF_NGMUX:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  6.25 %               
===================================================
Total GLOBAL BUFFERS in the block NGMUX.NGMUX_NGMUX_0_PF_NGMUX:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PCIe_TL_CLK.OSC_160MHz>
----------------------------------------------------------------
########   Utilization report for  cell:   OSC_160MHz   ########
Instance path:   PCIe_TL_CLK.OSC_160MHz                         
================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.8620 %             
======================================================
Total COMBINATIONAL LOGIC in the block PCIe_TL_CLK.OSC_160MHz:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=OSC_160MHz.OSC_160MHz_OSC_160MHz_0_PF_OSC>
------------------------------------------------------------------------------------
########   Utilization report for  cell:   OSC_160MHz_OSC_160MHz_0_PF_OSC   ########
Instance path:   OSC_160MHz.OSC_160MHz_OSC_160MHz_0_PF_OSC                          
====================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.8620 %             
======================================================
Total COMBINATIONAL LOGIC in the block OSC_160MHz.OSC_160MHz_OSC_160MHz_0_PF_OSC:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PCIe_TL_CLK.PCIe_INIT_MONITOR>
-----------------------------------------------------------------------
########   Utilization report for  cell:   PCIe_INIT_MONITOR   ########
Instance path:   PCIe_TL_CLK.PCIe_INIT_MONITOR                         
=======================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     4                  3.45 %               
======================================================
Total COMBINATIONAL LOGIC in the block PCIe_TL_CLK.PCIe_INIT_MONITOR:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PCIe_INIT_MONITOR.PCIe_INIT_MONITOR_PCIe_INIT_MONITOR_0_PF_INIT_MONITOR>
-----------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   PCIe_INIT_MONITOR_PCIe_INIT_MONITOR_0_PF_INIT_MONITOR   ########
Instance path:   PCIe_INIT_MONITOR.PCIe_INIT_MONITOR_PCIe_INIT_MONITOR_0_PF_INIT_MONITOR                   
===========================================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     4                  3.45 %               
======================================================
Total COMBINATIONAL LOGIC in the block PCIe_INIT_MONITOR.PCIe_INIT_MONITOR_PCIe_INIT_MONITOR_0_PF_INIT_MONITOR:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PCIe_EP.PCIe_TX_PLL>
-----------------------------------------------------------------
########   Utilization report for  cell:   PCIe_TX_PLL   ########
Instance path:   PCIe_EP.PCIe_TX_PLL                             
=================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.8620 %             
======================================================
Total COMBINATIONAL LOGIC in the block PCIe_EP.PCIe_TX_PLL:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PCIe_TX_PLL.PCIe_TX_PLL_PCIe_TX_PLL_0_PF_TX_PLL>
-----------------------------------------------------------------------------------------
########   Utilization report for  cell:   PCIe_TX_PLL_PCIe_TX_PLL_0_PF_TX_PLL   ########
Instance path:   PCIe_TX_PLL.PCIe_TX_PLL_PCIe_TX_PLL_0_PF_TX_PLL                         
=========================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.8620 %             
======================================================
Total COMBINATIONAL LOGIC in the block PCIe_TX_PLL.PCIe_TX_PLL_PCIe_TX_PLL_0_PF_TX_PLL:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PCIe_EP.sw_debounce>
-----------------------------------------------------------------
########   Utilization report for  cell:   sw_debounce   ########
Instance path:   PCIe_EP.sw_debounce                             
=================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      16                 0.06870 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block PCIe_EP.sw_debounce:	16 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      3                  0.01250 %            
ARI1     13                 0.2030 %             
=================================================
Total COMBINATIONAL LOGIC in the block PCIe_EP.sw_debounce:	16 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=sw_debounce.debounce_2>
----------------------------------------------------------------
########   Utilization report for  cell:   debounce_2   ########
Instance path:   sw_debounce.debounce_2                         
================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      16                 0.06870 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block sw_debounce.debounce_2:	16 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      3                  0.01250 %            
ARI1     13                 0.2030 %             
=================================================
Total COMBINATIONAL LOGIC in the block sw_debounce.debounce_2:	16 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=top.PF_CCC_C0>
---------------------------------------------------------------
########   Utilization report for  cell:   PF_CCC_C0   ########
Instance path:   top.PF_CCC_C0                                 
===============================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.8620 %             
======================================================
Total COMBINATIONAL LOGIC in the block top.PF_CCC_C0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     2                  12.5 %               
===================================================
Total GLOBAL BUFFERS in the block top.PF_CCC_C0:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_CCC_C0.PF_CCC_C0_PF_CCC_C0_0_PF_CCC>
----------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_CCC_C0_PF_CCC_C0_0_PF_CCC   ########
Instance path:   PF_CCC_C0.PF_CCC_C0_PF_CCC_C0_0_PF_CCC                           
==================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.8620 %             
======================================================
Total COMBINATIONAL LOGIC in the block PF_CCC_C0.PF_CCC_C0_PF_CCC_C0_0_PF_CCC:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     2                  12.5 %               
===================================================
Total GLOBAL BUFFERS in the block PF_CCC_C0.PF_CCC_C0_PF_CCC_C0_0_PF_CCC:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=top.PF_DDR4_SS>
----------------------------------------------------------------
########   Utilization report for  cell:   PF_DDR4_SS   ########
Instance path:   top.PF_DDR4_SS                                 
================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      14771              63.4 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block top.PF_DDR4_SS:	14771 (26.82 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           13284              55.6 %               
ARI1          4023               62.9 %               
BLACK BOX     97                 83.6 %               
======================================================
Total COMBINATIONAL LOGIC in the block top.PF_DDR4_SS:	17404 (31.60 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM1K20      21                 75 %                 
RAM64X12     44                 25 %                 
=====================================================
Total MEMORY ELEMENTS in the block top.PF_DDR4_SS:	65 (0.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     10                 62.5 %               
===================================================
Total GLOBAL BUFFERS in the block top.PF_DDR4_SS:	10 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
IO       61                 44.9 %               
=================================================
Total IO PADS in the block top.PF_DDR4_SS:	61 (0.11 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_DDR4_SS.PF_DDR4_SS_CCC_0_PF_CCC>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   PF_DDR4_SS_CCC_0_PF_CCC   ########
Instance path:   PF_DDR4_SS.PF_DDR4_SS_CCC_0_PF_CCC                          
=============================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     3                  2.59 %               
======================================================
Total COMBINATIONAL LOGIC in the block PF_DDR4_SS.PF_DDR4_SS_CCC_0_PF_CCC:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     3                  18.8 %               
===================================================
Total GLOBAL BUFFERS in the block PF_DDR4_SS.PF_DDR4_SS_CCC_0_PF_CCC:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_DDR4_SS.PF_DDR4_SS_DDRCTRL_0_CoreDDRMemCtrlr_Z140_layer0>
------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_DDR4_SS_DDRCTRL_0_CoreDDRMemCtrlr_Z140_layer0   ########
Instance path:   PF_DDR4_SS.PF_DDR4_SS_DDRCTRL_0_CoreDDRMemCtrlr_Z140_layer0                          
======================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      9999               42.9 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block PF_DDR4_SS.PF_DDR4_SS_DDRCTRL_0_CoreDDRMemCtrlr_Z140_layer0:	9999 (18.15 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      7915               33.1 %               
ARI1     1937               30.3 %               
=================================================
Total COMBINATIONAL LOGIC in the block PF_DDR4_SS.PF_DDR4_SS_DDRCTRL_0_CoreDDRMemCtrlr_Z140_layer0:	9852 (17.89 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM1K20      21                 75 %                 
RAM64X12     18                 10.2 %               
=====================================================
Total MEMORY ELEMENTS in the block PF_DDR4_SS.PF_DDR4_SS_DDRCTRL_0_CoreDDRMemCtrlr_Z140_layer0:	39 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  6.25 %               
===================================================
Total GLOBAL BUFFERS in the block PF_DDR4_SS.PF_DDR4_SS_DDRCTRL_0_CoreDDRMemCtrlr_Z140_layer0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_DDR4_SS_DDRCTRL_0_CoreDDRMemCtrlr_Z140_layer0.C0_sdram_sys_top_Z139_layer0>
----------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_sdram_sys_top_Z139_layer0   ########            
Instance path:   PF_DDR4_SS_DDRCTRL_0_CoreDDRMemCtrlr_Z140_layer0.C0_sdram_sys_top_Z139_layer0
==============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      9999               42.9 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block PF_DDR4_SS_DDRCTRL_0_CoreDDRMemCtrlr_Z140_layer0.C0_sdram_sys_top_Z139_layer0:	9999 (18.15 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      7915               33.1 %               
ARI1     1937               30.3 %               
=================================================
Total COMBINATIONAL LOGIC in the block PF_DDR4_SS_DDRCTRL_0_CoreDDRMemCtrlr_Z140_layer0.C0_sdram_sys_top_Z139_layer0:	9852 (17.89 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM1K20      21                 75 %                 
RAM64X12     18                 10.2 %               
=====================================================
Total MEMORY ELEMENTS in the block PF_DDR4_SS_DDRCTRL_0_CoreDDRMemCtrlr_Z140_layer0.C0_sdram_sys_top_Z139_layer0:	39 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  6.25 %               
===================================================
Total GLOBAL BUFFERS in the block PF_DDR4_SS_DDRCTRL_0_CoreDDRMemCtrlr_Z140_layer0.C0_sdram_sys_top_Z139_layer0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_sdram_sys_top_Z139_layer0.C0_phy_top_Z87_layer0>
---------------------------------------------------------------------------
########   Utilization report for  cell:   C0_phy_top_Z87_layer0   ########
Instance path:   C0_sdram_sys_top_Z139_layer0.C0_phy_top_Z87_layer0        
===========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      89                 0.3820 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_sdram_sys_top_Z139_layer0.C0_phy_top_Z87_layer0:	89 (0.16 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      399                1.67 %               
ARI1     25                 0.3910 %             
=================================================
Total COMBINATIONAL LOGIC in the block C0_sdram_sys_top_Z139_layer0.C0_phy_top_Z87_layer0:	424 (0.77 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  6.25 %               
===================================================
Total GLOBAL BUFFERS in the block C0_sdram_sys_top_Z139_layer0.C0_phy_top_Z87_layer0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_phy_top_Z87_layer0.C0_ddr4_nwl_phy_init_Z86_layer0>
-------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_ddr4_nwl_phy_init_Z86_layer0   ########
Instance path:   C0_phy_top_Z87_layer0.C0_ddr4_nwl_phy_init_Z86_layer0               
=====================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      89                 0.3820 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_phy_top_Z87_layer0.C0_ddr4_nwl_phy_init_Z86_layer0:	89 (0.16 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      392                1.64 %               
ARI1     25                 0.3910 %             
=================================================
Total COMBINATIONAL LOGIC in the block C0_phy_top_Z87_layer0.C0_ddr4_nwl_phy_init_Z86_layer0:	417 (0.76 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  6.25 %               
===================================================
Total GLOBAL BUFFERS in the block C0_phy_top_Z87_layer0.C0_ddr4_nwl_phy_init_Z86_layer0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_ddr4_nwl_phy_init_Z86_layer0.C0_util_sync_reset>
------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_reset   ########
Instance path:   C0_ddr4_nwl_phy_init_Z86_layer0.C0_util_sync_reset     
========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.004290 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_ddr4_nwl_phy_init_Z86_layer0.C0_util_sync_reset:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  6.25 %               
===================================================
Total GLOBAL BUFFERS in the block C0_ddr4_nwl_phy_init_Z86_layer0.C0_util_sync_reset:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_reset.C0_util_sync_flops_0_8>
----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_8   ########
Instance path:   C0_util_sync_reset.C0_util_sync_flops_0_8                  
============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.004290 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_reset.C0_util_sync_flops_0_8:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  6.25 %               
===================================================
Total GLOBAL BUFFERS in the block C0_util_sync_reset.C0_util_sync_flops_0_8:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_sdram_sys_top_Z139_layer0.C0_sdram_lb_Z138_layer0>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_sdram_lb_Z138_layer0   ########
Instance path:   C0_sdram_sys_top_Z139_layer0.C0_sdram_lb_Z138_layer0        
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      9652               41.4 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_sdram_sys_top_Z139_layer0.C0_sdram_lb_Z138_layer0:	9652 (17.52 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      7516               31.4 %               
ARI1     1912               29.9 %               
=================================================
Total COMBINATIONAL LOGIC in the block C0_sdram_sys_top_Z139_layer0.C0_sdram_lb_Z138_layer0:	9428 (17.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM1K20      21                 75 %                 
RAM64X12     18                 10.2 %               
=====================================================
Total MEMORY ELEMENTS in the block C0_sdram_sys_top_Z139_layer0.C0_sdram_lb_Z138_layer0:	39 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_sdram_lb_Z138_layer0.C0_axi_if_Z91_layer0>
--------------------------------------------------------------------------
########   Utilization report for  cell:   C0_axi_if_Z91_layer0   ########
Instance path:   C0_sdram_lb_Z138_layer0.C0_axi_if_Z91_layer0             
==========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4801               20.6 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_sdram_lb_Z138_layer0.C0_axi_if_Z91_layer0:	4801 (8.72 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2575               10.8 %               
ARI1     513                8.03 %               
=================================================
Total COMBINATIONAL LOGIC in the block C0_sdram_lb_Z138_layer0.C0_axi_if_Z91_layer0:	3088 (5.61 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM1K20      21                 75 %                 
RAM64X12     9                  5.11 %               
=====================================================
Total MEMORY ELEMENTS in the block C0_sdram_lb_Z138_layer0.C0_axi_if_Z91_layer0:	30 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_axi_if_Z91_layer0.C0_util_fifo_Z101_layer0>
------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_fifo_Z101_layer0   ########
Instance path:   C0_axi_if_Z91_layer0.C0_util_fifo_Z101_layer0                
==============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      267                1.15 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_axi_if_Z91_layer0.C0_util_fifo_Z101_layer0:	267 (0.48 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      170                0.7110 %             
ARI1     34                 0.5320 %             
=================================================
Total COMBINATIONAL LOGIC in the block C0_axi_if_Z91_layer0.C0_util_fifo_Z101_layer0:	204 (0.37 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  7.14 %               
====================================================
Total MEMORY ELEMENTS in the block C0_axi_if_Z91_layer0.C0_util_fifo_Z101_layer0:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_fifo_Z101_layer0.C0_util_fifo_core_Z100_layer0>
-----------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_fifo_core_Z100_layer0   ########
Instance path:   C0_util_fifo_Z101_layer0.C0_util_fifo_core_Z100_layer0            
===================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      267                1.15 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_fifo_Z101_layer0.C0_util_fifo_core_Z100_layer0:	267 (0.48 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      170                0.7110 %             
ARI1     34                 0.5320 %             
=================================================
Total COMBINATIONAL LOGIC in the block C0_util_fifo_Z101_layer0.C0_util_fifo_core_Z100_layer0:	204 (0.37 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_fifo_core_Z100_layer0.C0_util_lat1_to_lat0_79s>
------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_lat1_to_lat0_79s   ########
Instance path:   C0_util_fifo_core_Z100_layer0.C0_util_lat1_to_lat0_79s       
==============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      230                0.9870 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_fifo_core_Z100_layer0.C0_util_lat1_to_lat0_79s:	230 (0.42 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      157                0.6570 %             
=================================================
Total COMBINATIONAL LOGIC in the block C0_util_fifo_core_Z100_layer0.C0_util_lat1_to_lat0_79s:	157 (0.29 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_fifo_Z101_layer0.C0_util_ram_8s_79s_32s_2s_0s_0s_256s>
------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_ram_8s_79s_32s_2s_0s_0s_256s   ########
Instance path:   C0_util_fifo_Z101_layer0.C0_util_ram_8s_79s_32s_2s_0s_0s_256s            
==========================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  7.14 %               
====================================================
Total MEMORY ELEMENTS in the block C0_util_fifo_Z101_layer0.C0_util_ram_8s_79s_32s_2s_0s_0s_256s:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_axi_if_Z91_layer0.C0_util_fifo_Z103_layer0>
------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_fifo_Z103_layer0   ########
Instance path:   C0_axi_if_Z91_layer0.C0_util_fifo_Z103_layer0                
==============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      250                1.07 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_axi_if_Z91_layer0.C0_util_fifo_Z103_layer0:	250 (0.45 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      155                0.6480 %             
ARI1     39                 0.610 %              
=================================================
Total COMBINATIONAL LOGIC in the block C0_axi_if_Z91_layer0.C0_util_fifo_Z103_layer0:	194 (0.35 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  7.14 %               
====================================================
Total MEMORY ELEMENTS in the block C0_axi_if_Z91_layer0.C0_util_fifo_Z103_layer0:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_fifo_Z103_layer0.C0_util_fifo_core_Z102_layer0>
-----------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_fifo_core_Z102_layer0   ########
Instance path:   C0_util_fifo_Z103_layer0.C0_util_fifo_core_Z102_layer0            
===================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      250                1.07 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_fifo_Z103_layer0.C0_util_fifo_core_Z102_layer0:	250 (0.45 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      155                0.6480 %             
ARI1     39                 0.610 %              
=================================================
Total COMBINATIONAL LOGIC in the block C0_util_fifo_Z103_layer0.C0_util_fifo_core_Z102_layer0:	194 (0.35 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_fifo_core_Z102_layer0.C0_util_lat1_to_lat0_72s>
------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_lat1_to_lat0_72s   ########
Instance path:   C0_util_fifo_core_Z102_layer0.C0_util_lat1_to_lat0_72s       
==============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      209                0.8970 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_fifo_core_Z102_layer0.C0_util_lat1_to_lat0_72s:	209 (0.38 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      144                0.6020 %             
=================================================
Total COMBINATIONAL LOGIC in the block C0_util_fifo_core_Z102_layer0.C0_util_lat1_to_lat0_72s:	144 (0.26 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_fifo_Z103_layer0.C0_util_ram_9s_72s_32s_2s_0s_0s_512s>
------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_ram_9s_72s_32s_2s_0s_0s_512s   ########
Instance path:   C0_util_fifo_Z103_layer0.C0_util_ram_9s_72s_32s_2s_0s_0s_512s            
==========================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  7.14 %               
====================================================
Total MEMORY ELEMENTS in the block C0_util_fifo_Z103_layer0.C0_util_ram_9s_72s_32s_2s_0s_0s_512s:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_axi_if_Z91_layer0.C0_util_fifo_Z90_layer0>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_fifo_Z90_layer0   ########
Instance path:   C0_axi_if_Z91_layer0.C0_util_fifo_Z90_layer0                
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      348                1.49 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_axi_if_Z91_layer0.C0_util_fifo_Z90_layer0:	348 (0.63 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      265                1.11 %               
=================================================
Total COMBINATIONAL LOGIC in the block C0_axi_if_Z91_layer0.C0_util_fifo_Z90_layer0:	265 (0.48 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     9                  5.11 %               
=====================================================
Total MEMORY ELEMENTS in the block C0_axi_if_Z91_layer0.C0_util_fifo_Z90_layer0:	9 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_fifo_Z90_layer0.C0_util_fifo_core_Z89_layer0>
----------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_fifo_core_Z89_layer0   ########
Instance path:   C0_util_fifo_Z90_layer0.C0_util_fifo_core_Z89_layer0             
==================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      348                1.49 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_fifo_Z90_layer0.C0_util_fifo_core_Z89_layer0:	348 (0.63 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      265                1.11 %               
=================================================
Total COMBINATIONAL LOGIC in the block C0_util_fifo_Z90_layer0.C0_util_fifo_core_Z89_layer0:	265 (0.48 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_fifo_core_Z89_layer0.C0_util_gray_sync_bin_5s_0>
--------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_gray_sync_bin_5s_0   ########
Instance path:   C0_util_fifo_core_Z89_layer0.C0_util_gray_sync_bin_5s_0        
================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      15                 0.06440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_fifo_core_Z89_layer0.C0_util_gray_sync_bin_5s_0:	15 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.02510 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_util_fifo_core_Z89_layer0.C0_util_gray_sync_bin_5s_0:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_gray_sync_bin_5s_0.C0_util_gray_to_bin_5s_1>
------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_gray_to_bin_5s_1   ########
Instance path:   C0_util_gray_sync_bin_5s_0.C0_util_gray_to_bin_5s_1          
==============================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.008370 %           
=================================================
Total COMBINATIONAL LOGIC in the block C0_util_gray_sync_bin_5s_0.C0_util_gray_to_bin_5s_1:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_gray_sync_bin_5s_0.C0_util_sync_5s_0_0_0>
---------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_5s_0_0_0   ########
Instance path:   C0_util_gray_sync_bin_5s_0.C0_util_sync_5s_0_0_0          
===========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      10                 0.04290 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_gray_sync_bin_5s_0.C0_util_sync_5s_0_0_0:	10 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_5s_0_0_0.C0_util_sync_flops_0_10>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_10   ########
Instance path:   C0_util_sync_5s_0_0_0.C0_util_sync_flops_0_10               
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.008580 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_5s_0_0_0.C0_util_sync_flops_0_10:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_5s_0_0_0.C0_util_sync_flops_0_11>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_11   ########
Instance path:   C0_util_sync_5s_0_0_0.C0_util_sync_flops_0_11               
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.008580 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_5s_0_0_0.C0_util_sync_flops_0_11:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_5s_0_0_0.C0_util_sync_flops_0_12>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_12   ########
Instance path:   C0_util_sync_5s_0_0_0.C0_util_sync_flops_0_12               
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.008580 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_5s_0_0_0.C0_util_sync_flops_0_12:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_5s_0_0_0.C0_util_sync_flops_0_13>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_13   ########
Instance path:   C0_util_sync_5s_0_0_0.C0_util_sync_flops_0_13               
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.008580 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_5s_0_0_0.C0_util_sync_flops_0_13:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_5s_0_0_0.C0_util_sync_flops_0_14>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_14   ########
Instance path:   C0_util_sync_5s_0_0_0.C0_util_sync_flops_0_14               
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.008580 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_5s_0_0_0.C0_util_sync_flops_0_14:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_fifo_core_Z89_layer0.C0_util_gray_sync_bin_5s_1>
--------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_gray_sync_bin_5s_1   ########
Instance path:   C0_util_fifo_core_Z89_layer0.C0_util_gray_sync_bin_5s_1        
================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      15                 0.06440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_fifo_core_Z89_layer0.C0_util_gray_sync_bin_5s_1:	15 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.02510 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_util_fifo_core_Z89_layer0.C0_util_gray_sync_bin_5s_1:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_gray_sync_bin_5s_1.C0_util_gray_to_bin_5s>
----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_gray_to_bin_5s   ########
Instance path:   C0_util_gray_sync_bin_5s_1.C0_util_gray_to_bin_5s          
============================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.008370 %           
=================================================
Total COMBINATIONAL LOGIC in the block C0_util_gray_sync_bin_5s_1.C0_util_gray_to_bin_5s:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_gray_sync_bin_5s_1.C0_util_sync_5s_0_0>
-------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_5s_0_0   ########
Instance path:   C0_util_gray_sync_bin_5s_1.C0_util_sync_5s_0_0          
=========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      10                 0.04290 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_gray_sync_bin_5s_1.C0_util_sync_5s_0_0:	10 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_5s_0_0.C0_util_sync_flops_0_3>
----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_3   ########
Instance path:   C0_util_sync_5s_0_0.C0_util_sync_flops_0_3                 
============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.008580 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_5s_0_0.C0_util_sync_flops_0_3:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_5s_0_0.C0_util_sync_flops_0_4>
----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_4   ########
Instance path:   C0_util_sync_5s_0_0.C0_util_sync_flops_0_4                 
============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.008580 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_5s_0_0.C0_util_sync_flops_0_4:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_5s_0_0.C0_util_sync_flops_0_5>
----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_5   ########
Instance path:   C0_util_sync_5s_0_0.C0_util_sync_flops_0_5                 
============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.008580 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_5s_0_0.C0_util_sync_flops_0_5:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_5s_0_0.C0_util_sync_flops_0_6>
----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_6   ########
Instance path:   C0_util_sync_5s_0_0.C0_util_sync_flops_0_6                 
============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.008580 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_5s_0_0.C0_util_sync_flops_0_6:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_5s_0_0.C0_util_sync_flops_0_9>
----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_9   ########
Instance path:   C0_util_sync_5s_0_0.C0_util_sync_flops_0_9                 
============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.008580 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_5s_0_0.C0_util_sync_flops_0_9:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_fifo_core_Z89_layer0.C0_util_lat1_to_lat0_98s>
------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_lat1_to_lat0_98s   ########
Instance path:   C0_util_fifo_core_Z89_layer0.C0_util_lat1_to_lat0_98s        
==============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      299                1.28 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_fifo_core_Z89_layer0.C0_util_lat1_to_lat0_98s:	299 (0.54 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      209                0.8740 %             
=================================================
Total COMBINATIONAL LOGIC in the block C0_util_fifo_core_Z89_layer0.C0_util_lat1_to_lat0_98s:	209 (0.38 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_fifo_core_Z89_layer0.C0_util_sync_flops_0_2>
----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_2   ########
Instance path:   C0_util_fifo_core_Z89_layer0.C0_util_sync_flops_0_2        
============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.008580 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_fifo_core_Z89_layer0.C0_util_sync_flops_0_2:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.004180 %           
=================================================
Total COMBINATIONAL LOGIC in the block C0_util_fifo_core_Z89_layer0.C0_util_sync_flops_0_2:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_fifo_core_Z89_layer0.C0_util_sync_flops_0_7_41>
-------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_7_41   ########
Instance path:   C0_util_fifo_core_Z89_layer0.C0_util_sync_flops_0_7_41        
===============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.01290 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_fifo_core_Z89_layer0.C0_util_sync_flops_0_7_41:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.004180 %           
=================================================
Total COMBINATIONAL LOGIC in the block C0_util_fifo_core_Z89_layer0.C0_util_sync_flops_0_7_41:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_fifo_Z90_layer0.C0_util_ram_4s_98s_32s_3s_0s_0s_16s>
-----------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_ram_4s_98s_32s_3s_0s_0s_16s   ########
Instance path:   C0_util_fifo_Z90_layer0.C0_util_ram_4s_98s_32s_3s_0s_0s_16s             
=========================================================================================

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     9                  5.11 %               
=====================================================
Total MEMORY ELEMENTS in the block C0_util_fifo_Z90_layer0.C0_util_ram_4s_98s_32s_3s_0s_0s_16s:	9 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_axi_if_Z91_layer0.C0_util_fifo_Z93_layer0>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_fifo_Z93_layer0   ########
Instance path:   C0_axi_if_Z91_layer0.C0_util_fifo_Z93_layer0                
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      20                 0.08580 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_axi_if_Z91_layer0.C0_util_fifo_Z93_layer0:	20 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      35                 0.1460 %             
=================================================
Total COMBINATIONAL LOGIC in the block C0_axi_if_Z91_layer0.C0_util_fifo_Z93_layer0:	35 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_fifo_Z93_layer0.C0_util_fifo_core_Z92_layer0>
----------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_fifo_core_Z92_layer0   ########
Instance path:   C0_util_fifo_Z93_layer0.C0_util_fifo_core_Z92_layer0             
==================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      20                 0.08580 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_fifo_Z93_layer0.C0_util_fifo_core_Z92_layer0:	20 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      35                 0.1460 %             
=================================================
Total COMBINATIONAL LOGIC in the block C0_util_fifo_Z93_layer0.C0_util_fifo_core_Z92_layer0:	35 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_fifo_core_Z92_layer0.C0_util_lat1_to_lat0_8s>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_lat1_to_lat0_8s   ########
Instance path:   C0_util_fifo_core_Z92_layer0.C0_util_lat1_to_lat0_8s        
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      7                  0.030 %              
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_fifo_core_Z92_layer0.C0_util_lat1_to_lat0_8s:	7 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      7                  0.02930 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_util_fifo_core_Z92_layer0.C0_util_lat1_to_lat0_8s:	7 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_axi_if_Z91_layer0.C0_util_fifo_Z95_layer0>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_fifo_Z95_layer0   ########
Instance path:   C0_axi_if_Z91_layer0.C0_util_fifo_Z95_layer0                
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      228                0.9790 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_axi_if_Z91_layer0.C0_util_fifo_Z95_layer0:	228 (0.41 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      159                0.6650 %             
ARI1     42                 0.6570 %             
=================================================
Total COMBINATIONAL LOGIC in the block C0_axi_if_Z91_layer0.C0_util_fifo_Z95_layer0:	201 (0.36 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  7.14 %               
====================================================
Total MEMORY ELEMENTS in the block C0_axi_if_Z91_layer0.C0_util_fifo_Z95_layer0:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_fifo_Z95_layer0.C0_util_fifo_core_Z94_layer0>
----------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_fifo_core_Z94_layer0   ########
Instance path:   C0_util_fifo_Z95_layer0.C0_util_fifo_core_Z94_layer0             
==================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      228                0.9790 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_fifo_Z95_layer0.C0_util_fifo_core_Z94_layer0:	228 (0.41 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      159                0.6650 %             
ARI1     42                 0.6570 %             
=================================================
Total COMBINATIONAL LOGIC in the block C0_util_fifo_Z95_layer0.C0_util_fifo_core_Z94_layer0:	201 (0.36 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_fifo_core_Z94_layer0.C0_util_gray_sync_bin_10s>
-------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_gray_sync_bin_10s   ########
Instance path:   C0_util_fifo_core_Z94_layer0.C0_util_gray_sync_bin_10s        
===============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      30                 0.1290 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_fifo_core_Z94_layer0.C0_util_gray_sync_bin_10s:	30 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      12                 0.05020 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_util_fifo_core_Z94_layer0.C0_util_gray_sync_bin_10s:	12 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_gray_sync_bin_10s.C0_util_gray_to_bin_10s>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_gray_to_bin_10s   ########
Instance path:   C0_util_gray_sync_bin_10s.C0_util_gray_to_bin_10s           
=============================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      3                  0.01250 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_util_gray_sync_bin_10s.C0_util_gray_to_bin_10s:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_gray_sync_bin_10s.C0_util_sync_10s_0_0>
--------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_10s_0_0   ########
Instance path:   C0_util_gray_sync_bin_10s.C0_util_sync_10s_0_0           
==========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      20                 0.08580 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_gray_sync_bin_10s.C0_util_sync_10s_0_0:	20 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_10s_0_0.C0_util_sync_flops_0_7_0>
------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_7_0   ########
Instance path:   C0_util_sync_10s_0_0.C0_util_sync_flops_0_7_0                
==============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.008580 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_10s_0_0.C0_util_sync_flops_0_7_0:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_10s_0_0.C0_util_sync_flops_0_7_1>
------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_7_1   ########
Instance path:   C0_util_sync_10s_0_0.C0_util_sync_flops_0_7_1                
==============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.008580 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_10s_0_0.C0_util_sync_flops_0_7_1:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_10s_0_0.C0_util_sync_flops_0_7_2>
------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_7_2   ########
Instance path:   C0_util_sync_10s_0_0.C0_util_sync_flops_0_7_2                
==============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.008580 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_10s_0_0.C0_util_sync_flops_0_7_2:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_10s_0_0.C0_util_sync_flops_0_7_3>
------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_7_3   ########
Instance path:   C0_util_sync_10s_0_0.C0_util_sync_flops_0_7_3                
==============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.008580 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_10s_0_0.C0_util_sync_flops_0_7_3:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_10s_0_0.C0_util_sync_flops_0_7_4>
------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_7_4   ########
Instance path:   C0_util_sync_10s_0_0.C0_util_sync_flops_0_7_4                
==============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.008580 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_10s_0_0.C0_util_sync_flops_0_7_4:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_10s_0_0.C0_util_sync_flops_0_7_5>
------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_7_5   ########
Instance path:   C0_util_sync_10s_0_0.C0_util_sync_flops_0_7_5                
==============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.008580 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_10s_0_0.C0_util_sync_flops_0_7_5:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_10s_0_0.C0_util_sync_flops_0_7_6>
------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_7_6   ########
Instance path:   C0_util_sync_10s_0_0.C0_util_sync_flops_0_7_6                
==============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.008580 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_10s_0_0.C0_util_sync_flops_0_7_6:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_10s_0_0.C0_util_sync_flops_0_7_7>
------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_7_7   ########
Instance path:   C0_util_sync_10s_0_0.C0_util_sync_flops_0_7_7                
==============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.008580 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_10s_0_0.C0_util_sync_flops_0_7_7:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_10s_0_0.C0_util_sync_flops_0_7_8>
------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_7_8   ########
Instance path:   C0_util_sync_10s_0_0.C0_util_sync_flops_0_7_8                
==============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.008580 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_10s_0_0.C0_util_sync_flops_0_7_8:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_10s_0_0.C0_util_sync_flops_0_7_9>
------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_7_9   ########
Instance path:   C0_util_sync_10s_0_0.C0_util_sync_flops_0_7_9                
==============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.008580 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_10s_0_0.C0_util_sync_flops_0_7_9:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_fifo_core_Z94_layer0.C0_util_gray_sync_bin_10s_1>
---------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_gray_sync_bin_10s_1   ########
Instance path:   C0_util_fifo_core_Z94_layer0.C0_util_gray_sync_bin_10s_1        
=================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      30                 0.1290 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_fifo_core_Z94_layer0.C0_util_gray_sync_bin_10s_1:	30 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      20                 0.08370 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_util_fifo_core_Z94_layer0.C0_util_gray_sync_bin_10s_1:	20 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_gray_sync_bin_10s_1.C0_util_gray_to_bin_10s_1>
-------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_gray_to_bin_10s_1   ########
Instance path:   C0_util_gray_sync_bin_10s_1.C0_util_gray_to_bin_10s_1         
===============================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      11                 0.0460 %             
=================================================
Total COMBINATIONAL LOGIC in the block C0_util_gray_sync_bin_10s_1.C0_util_gray_to_bin_10s_1:	11 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_gray_sync_bin_10s_1.C0_util_sync_10s_0_0_0>
----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_10s_0_0_0   ########
Instance path:   C0_util_gray_sync_bin_10s_1.C0_util_sync_10s_0_0_0         
============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      20                 0.08580 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_gray_sync_bin_10s_1.C0_util_sync_10s_0_0_0:	20 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_10s_0_0_0.C0_util_sync_flops_0_7_10>
-------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_7_10   ########
Instance path:   C0_util_sync_10s_0_0_0.C0_util_sync_flops_0_7_10              
===============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.008580 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_10s_0_0_0.C0_util_sync_flops_0_7_10:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_10s_0_0_0.C0_util_sync_flops_0_7_11>
-------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_7_11   ########
Instance path:   C0_util_sync_10s_0_0_0.C0_util_sync_flops_0_7_11              
===============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.008580 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_10s_0_0_0.C0_util_sync_flops_0_7_11:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_10s_0_0_0.C0_util_sync_flops_0_7_12>
-------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_7_12   ########
Instance path:   C0_util_sync_10s_0_0_0.C0_util_sync_flops_0_7_12              
===============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.008580 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_10s_0_0_0.C0_util_sync_flops_0_7_12:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_10s_0_0_0.C0_util_sync_flops_0_7_13>
-------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_7_13   ########
Instance path:   C0_util_sync_10s_0_0_0.C0_util_sync_flops_0_7_13              
===============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.008580 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_10s_0_0_0.C0_util_sync_flops_0_7_13:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_10s_0_0_0.C0_util_sync_flops_0_7_14>
-------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_7_14   ########
Instance path:   C0_util_sync_10s_0_0_0.C0_util_sync_flops_0_7_14              
===============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.008580 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_10s_0_0_0.C0_util_sync_flops_0_7_14:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_10s_0_0_0.C0_util_sync_flops_0_7_15>
-------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_7_15   ########
Instance path:   C0_util_sync_10s_0_0_0.C0_util_sync_flops_0_7_15              
===============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.008580 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_10s_0_0_0.C0_util_sync_flops_0_7_15:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_10s_0_0_0.C0_util_sync_flops_0_7_16>
-------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_7_16   ########
Instance path:   C0_util_sync_10s_0_0_0.C0_util_sync_flops_0_7_16              
===============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.008580 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_10s_0_0_0.C0_util_sync_flops_0_7_16:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_10s_0_0_0.C0_util_sync_flops_0_7_17>
-------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_7_17   ########
Instance path:   C0_util_sync_10s_0_0_0.C0_util_sync_flops_0_7_17              
===============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.008580 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_10s_0_0_0.C0_util_sync_flops_0_7_17:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_10s_0_0_0.C0_util_sync_flops_0_7_18>
-------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_7_18   ########
Instance path:   C0_util_sync_10s_0_0_0.C0_util_sync_flops_0_7_18              
===============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.008580 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_10s_0_0_0.C0_util_sync_flops_0_7_18:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_10s_0_0_0.C0_util_sync_flops_0_7_19>
-------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_7_19   ########
Instance path:   C0_util_sync_10s_0_0_0.C0_util_sync_flops_0_7_19              
===============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.008580 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_10s_0_0_0.C0_util_sync_flops_0_7_19:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_fifo_core_Z94_layer0.C0_util_lat1_to_lat0_49s>
------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_lat1_to_lat0_49s   ########
Instance path:   C0_util_fifo_core_Z94_layer0.C0_util_lat1_to_lat0_49s        
==============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      146                0.6270 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_fifo_core_Z94_layer0.C0_util_lat1_to_lat0_49s:	146 (0.27 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      113                0.4730 %             
=================================================
Total COMBINATIONAL LOGIC in the block C0_util_fifo_core_Z94_layer0.C0_util_lat1_to_lat0_49s:	113 (0.21 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_fifo_Z95_layer0.C0_util_ram_9s_49s_32s_1s_0s_0s_512s>
------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_ram_9s_49s_32s_1s_0s_0s_512s   ########
Instance path:   C0_util_fifo_Z95_layer0.C0_util_ram_9s_49s_32s_1s_0s_0s_512s             
==========================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  7.14 %               
====================================================
Total MEMORY ELEMENTS in the block C0_util_fifo_Z95_layer0.C0_util_ram_9s_49s_32s_1s_0s_0s_512s:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_axi_if_Z91_layer0.C0_util_fifo_Z97_layer0>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_fifo_Z97_layer0   ########
Instance path:   C0_axi_if_Z91_layer0.C0_util_fifo_Z97_layer0                
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      863                3.7 %                
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_axi_if_Z91_layer0.C0_util_fifo_Z97_layer0:	863 (1.57 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      580                2.43 %               
ARI1     42                 0.6570 %             
=================================================
Total COMBINATIONAL LOGIC in the block C0_axi_if_Z91_layer0.C0_util_fifo_Z97_layer0:	622 (1.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     7                  25 %                 
====================================================
Total MEMORY ELEMENTS in the block C0_axi_if_Z91_layer0.C0_util_fifo_Z97_layer0:	7 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_fifo_Z97_layer0.C0_util_fifo_core_Z96_layer0>
----------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_fifo_core_Z96_layer0   ########
Instance path:   C0_util_fifo_Z97_layer0.C0_util_fifo_core_Z96_layer0             
==================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      863                3.7 %                
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_fifo_Z97_layer0.C0_util_fifo_core_Z96_layer0:	863 (1.57 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      580                2.43 %               
ARI1     42                 0.6570 %             
=================================================
Total COMBINATIONAL LOGIC in the block C0_util_fifo_Z97_layer0.C0_util_fifo_core_Z96_layer0:	622 (1.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_fifo_core_Z96_layer0.C0_util_gray_sync_bin_10s_1_0>
-----------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_gray_sync_bin_10s_1_0   ########
Instance path:   C0_util_fifo_core_Z96_layer0.C0_util_gray_sync_bin_10s_1_0        
===================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      30                 0.1290 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_fifo_core_Z96_layer0.C0_util_gray_sync_bin_10s_1_0:	30 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      20                 0.08370 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_util_fifo_core_Z96_layer0.C0_util_gray_sync_bin_10s_1_0:	20 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_gray_sync_bin_10s_1_0.C0_util_gray_to_bin_10s_3>
-------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_gray_to_bin_10s_3   ########
Instance path:   C0_util_gray_sync_bin_10s_1_0.C0_util_gray_to_bin_10s_3       
===============================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      11                 0.0460 %             
=================================================
Total COMBINATIONAL LOGIC in the block C0_util_gray_sync_bin_10s_1_0.C0_util_gray_to_bin_10s_3:	11 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_gray_sync_bin_10s_1_0.C0_util_sync_10s_0_0_2>
----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_10s_0_0_2   ########
Instance path:   C0_util_gray_sync_bin_10s_1_0.C0_util_sync_10s_0_0_2       
============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      20                 0.08580 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_gray_sync_bin_10s_1_0.C0_util_sync_10s_0_0_2:	20 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_10s_0_0_2.C0_util_sync_flops_0_7_31>
-------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_7_31   ########
Instance path:   C0_util_sync_10s_0_0_2.C0_util_sync_flops_0_7_31              
===============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.008580 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_10s_0_0_2.C0_util_sync_flops_0_7_31:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_10s_0_0_2.C0_util_sync_flops_0_7_32>
-------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_7_32   ########
Instance path:   C0_util_sync_10s_0_0_2.C0_util_sync_flops_0_7_32              
===============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.008580 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_10s_0_0_2.C0_util_sync_flops_0_7_32:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_10s_0_0_2.C0_util_sync_flops_0_7_33>
-------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_7_33   ########
Instance path:   C0_util_sync_10s_0_0_2.C0_util_sync_flops_0_7_33              
===============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.008580 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_10s_0_0_2.C0_util_sync_flops_0_7_33:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_10s_0_0_2.C0_util_sync_flops_0_7_34>
-------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_7_34   ########
Instance path:   C0_util_sync_10s_0_0_2.C0_util_sync_flops_0_7_34              
===============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.008580 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_10s_0_0_2.C0_util_sync_flops_0_7_34:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_10s_0_0_2.C0_util_sync_flops_0_7_35>
-------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_7_35   ########
Instance path:   C0_util_sync_10s_0_0_2.C0_util_sync_flops_0_7_35              
===============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.008580 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_10s_0_0_2.C0_util_sync_flops_0_7_35:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_10s_0_0_2.C0_util_sync_flops_0_7_36>
-------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_7_36   ########
Instance path:   C0_util_sync_10s_0_0_2.C0_util_sync_flops_0_7_36              
===============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.008580 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_10s_0_0_2.C0_util_sync_flops_0_7_36:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_10s_0_0_2.C0_util_sync_flops_0_7_37>
-------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_7_37   ########
Instance path:   C0_util_sync_10s_0_0_2.C0_util_sync_flops_0_7_37              
===============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.008580 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_10s_0_0_2.C0_util_sync_flops_0_7_37:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_10s_0_0_2.C0_util_sync_flops_0_7_38>
-------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_7_38   ########
Instance path:   C0_util_sync_10s_0_0_2.C0_util_sync_flops_0_7_38              
===============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.008580 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_10s_0_0_2.C0_util_sync_flops_0_7_38:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_10s_0_0_2.C0_util_sync_flops_0_7_39>
-------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_7_39   ########
Instance path:   C0_util_sync_10s_0_0_2.C0_util_sync_flops_0_7_39              
===============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.008580 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_10s_0_0_2.C0_util_sync_flops_0_7_39:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_10s_0_0_2.C0_util_sync_flops_0_7_40>
-------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_7_40   ########
Instance path:   C0_util_sync_10s_0_0_2.C0_util_sync_flops_0_7_40              
===============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.008580 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_10s_0_0_2.C0_util_sync_flops_0_7_40:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_fifo_core_Z96_layer0.C0_util_gray_sync_bin_10s_2>
---------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_gray_sync_bin_10s_2   ########
Instance path:   C0_util_fifo_core_Z96_layer0.C0_util_gray_sync_bin_10s_2        
=================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      30                 0.1290 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_fifo_core_Z96_layer0.C0_util_gray_sync_bin_10s_2:	30 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      12                 0.05020 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_util_fifo_core_Z96_layer0.C0_util_gray_sync_bin_10s_2:	12 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_gray_sync_bin_10s_2.C0_util_gray_to_bin_10s_2>
-------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_gray_to_bin_10s_2   ########
Instance path:   C0_util_gray_sync_bin_10s_2.C0_util_gray_to_bin_10s_2         
===============================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      3                  0.01250 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_util_gray_sync_bin_10s_2.C0_util_gray_to_bin_10s_2:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_gray_sync_bin_10s_2.C0_util_sync_10s_0_0_1>
----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_10s_0_0_1   ########
Instance path:   C0_util_gray_sync_bin_10s_2.C0_util_sync_10s_0_0_1         
============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      20                 0.08580 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_gray_sync_bin_10s_2.C0_util_sync_10s_0_0_1:	20 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_10s_0_0_1.C0_util_sync_flops_0_7_21>
-------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_7_21   ########
Instance path:   C0_util_sync_10s_0_0_1.C0_util_sync_flops_0_7_21              
===============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.008580 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_10s_0_0_1.C0_util_sync_flops_0_7_21:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_10s_0_0_1.C0_util_sync_flops_0_7_22>
-------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_7_22   ########
Instance path:   C0_util_sync_10s_0_0_1.C0_util_sync_flops_0_7_22              
===============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.008580 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_10s_0_0_1.C0_util_sync_flops_0_7_22:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_10s_0_0_1.C0_util_sync_flops_0_7_23>
-------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_7_23   ########
Instance path:   C0_util_sync_10s_0_0_1.C0_util_sync_flops_0_7_23              
===============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.008580 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_10s_0_0_1.C0_util_sync_flops_0_7_23:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_10s_0_0_1.C0_util_sync_flops_0_7_24>
-------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_7_24   ########
Instance path:   C0_util_sync_10s_0_0_1.C0_util_sync_flops_0_7_24              
===============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.008580 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_10s_0_0_1.C0_util_sync_flops_0_7_24:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_10s_0_0_1.C0_util_sync_flops_0_7_25>
-------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_7_25   ########
Instance path:   C0_util_sync_10s_0_0_1.C0_util_sync_flops_0_7_25              
===============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.008580 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_10s_0_0_1.C0_util_sync_flops_0_7_25:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_10s_0_0_1.C0_util_sync_flops_0_7_26>
-------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_7_26   ########
Instance path:   C0_util_sync_10s_0_0_1.C0_util_sync_flops_0_7_26              
===============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.008580 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_10s_0_0_1.C0_util_sync_flops_0_7_26:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_10s_0_0_1.C0_util_sync_flops_0_7_27>
-------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_7_27   ########
Instance path:   C0_util_sync_10s_0_0_1.C0_util_sync_flops_0_7_27              
===============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.008580 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_10s_0_0_1.C0_util_sync_flops_0_7_27:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_10s_0_0_1.C0_util_sync_flops_0_7_28>
-------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_7_28   ########
Instance path:   C0_util_sync_10s_0_0_1.C0_util_sync_flops_0_7_28              
===============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.008580 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_10s_0_0_1.C0_util_sync_flops_0_7_28:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_10s_0_0_1.C0_util_sync_flops_0_7_29>
-------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_7_29   ########
Instance path:   C0_util_sync_10s_0_0_1.C0_util_sync_flops_0_7_29              
===============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.008580 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_10s_0_0_1.C0_util_sync_flops_0_7_29:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_10s_0_0_1.C0_util_sync_flops_0_7_30>
-------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_7_30   ########
Instance path:   C0_util_sync_10s_0_0_1.C0_util_sync_flops_0_7_30              
===============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.008580 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_10s_0_0_1.C0_util_sync_flops_0_7_30:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_fifo_core_Z96_layer0.C0_util_lat1_to_lat0_257s>
-------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_lat1_to_lat0_257s   ########
Instance path:   C0_util_fifo_core_Z96_layer0.C0_util_lat1_to_lat0_257s        
===============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      781                3.35 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_fifo_core_Z96_layer0.C0_util_lat1_to_lat0_257s:	781 (1.42 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      535                2.24 %               
ARI1     1                  0.01560 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_util_fifo_core_Z96_layer0.C0_util_lat1_to_lat0_257s:	536 (0.97 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_fifo_Z97_layer0.C0_util_ram_9s_257s_32s_8s_0s_0s_512s>
-------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_ram_9s_257s_32s_8s_0s_0s_512s   ########
Instance path:   C0_util_fifo_Z97_layer0.C0_util_ram_9s_257s_32s_8s_0s_0s_512s             
===========================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     7                  25 %                 
====================================================
Total MEMORY ELEMENTS in the block C0_util_fifo_Z97_layer0.C0_util_ram_9s_257s_32s_8s_0s_0s_512s:	7 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_axi_if_Z91_layer0.C0_util_fifo_Z99_layer0>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_fifo_Z99_layer0   ########
Instance path:   C0_axi_if_Z91_layer0.C0_util_fifo_Z99_layer0                
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      952                4.09 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_axi_if_Z91_layer0.C0_util_fifo_Z99_layer0:	952 (1.73 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      637                2.66 %               
ARI1     38                 0.5940 %             
=================================================
Total COMBINATIONAL LOGIC in the block C0_axi_if_Z91_layer0.C0_util_fifo_Z99_layer0:	675 (1.23 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     8                  28.6 %               
====================================================
Total MEMORY ELEMENTS in the block C0_axi_if_Z91_layer0.C0_util_fifo_Z99_layer0:	8 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_fifo_Z99_layer0.C0_util_fifo_core_Z98_layer0>
----------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_fifo_core_Z98_layer0   ########
Instance path:   C0_util_fifo_Z99_layer0.C0_util_fifo_core_Z98_layer0             
==================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      952                4.09 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_fifo_Z99_layer0.C0_util_fifo_core_Z98_layer0:	952 (1.73 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      637                2.66 %               
ARI1     38                 0.5940 %             
=================================================
Total COMBINATIONAL LOGIC in the block C0_util_fifo_Z99_layer0.C0_util_fifo_core_Z98_layer0:	675 (1.23 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_fifo_core_Z98_layer0.C0_util_gray_sync_bin_9s_0>
--------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_gray_sync_bin_9s_0   ########
Instance path:   C0_util_fifo_core_Z98_layer0.C0_util_gray_sync_bin_9s_0        
================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      27                 0.1160 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_fifo_core_Z98_layer0.C0_util_gray_sync_bin_9s_0:	27 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      10                 0.04180 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_util_fifo_core_Z98_layer0.C0_util_gray_sync_bin_9s_0:	10 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_gray_sync_bin_9s_0.C0_util_gray_to_bin_9s_1>
------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_gray_to_bin_9s_1   ########
Instance path:   C0_util_gray_sync_bin_9s_0.C0_util_gray_to_bin_9s_1          
==============================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.008370 %           
=================================================
Total COMBINATIONAL LOGIC in the block C0_util_gray_sync_bin_9s_0.C0_util_gray_to_bin_9s_1:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_gray_sync_bin_9s_0.C0_util_sync_9s_0_0_0>
---------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_9s_0_0_0   ########
Instance path:   C0_util_gray_sync_bin_9s_0.C0_util_sync_9s_0_0_0          
===========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      18                 0.07730 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_gray_sync_bin_9s_0.C0_util_sync_9s_0_0_0:	18 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_9s_0_0_0.C0_util_sync_flops_0_25>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_25   ########
Instance path:   C0_util_sync_9s_0_0_0.C0_util_sync_flops_0_25               
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.008580 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_9s_0_0_0.C0_util_sync_flops_0_25:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_9s_0_0_0.C0_util_sync_flops_0_26>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_26   ########
Instance path:   C0_util_sync_9s_0_0_0.C0_util_sync_flops_0_26               
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.008580 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_9s_0_0_0.C0_util_sync_flops_0_26:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_9s_0_0_0.C0_util_sync_flops_0_27>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_27   ########
Instance path:   C0_util_sync_9s_0_0_0.C0_util_sync_flops_0_27               
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.008580 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_9s_0_0_0.C0_util_sync_flops_0_27:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_9s_0_0_0.C0_util_sync_flops_0_28>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_28   ########
Instance path:   C0_util_sync_9s_0_0_0.C0_util_sync_flops_0_28               
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.008580 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_9s_0_0_0.C0_util_sync_flops_0_28:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_9s_0_0_0.C0_util_sync_flops_0_29>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_29   ########
Instance path:   C0_util_sync_9s_0_0_0.C0_util_sync_flops_0_29               
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.008580 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_9s_0_0_0.C0_util_sync_flops_0_29:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_9s_0_0_0.C0_util_sync_flops_0_30>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_30   ########
Instance path:   C0_util_sync_9s_0_0_0.C0_util_sync_flops_0_30               
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.008580 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_9s_0_0_0.C0_util_sync_flops_0_30:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_9s_0_0_0.C0_util_sync_flops_0_31>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_31   ########
Instance path:   C0_util_sync_9s_0_0_0.C0_util_sync_flops_0_31               
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.008580 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_9s_0_0_0.C0_util_sync_flops_0_31:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_9s_0_0_0.C0_util_sync_flops_0_32>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_32   ########
Instance path:   C0_util_sync_9s_0_0_0.C0_util_sync_flops_0_32               
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.008580 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_9s_0_0_0.C0_util_sync_flops_0_32:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_9s_0_0_0.C0_util_sync_flops_0_33>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_33   ########
Instance path:   C0_util_sync_9s_0_0_0.C0_util_sync_flops_0_33               
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.008580 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_9s_0_0_0.C0_util_sync_flops_0_33:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_fifo_core_Z98_layer0.C0_util_gray_sync_bin_9s_1>
--------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_gray_sync_bin_9s_1   ########
Instance path:   C0_util_fifo_core_Z98_layer0.C0_util_gray_sync_bin_9s_1        
================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      27                 0.1160 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_fifo_core_Z98_layer0.C0_util_gray_sync_bin_9s_1:	27 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      18                 0.07530 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_util_fifo_core_Z98_layer0.C0_util_gray_sync_bin_9s_1:	18 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_gray_sync_bin_9s_1.C0_util_gray_to_bin_9s>
----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_gray_to_bin_9s   ########
Instance path:   C0_util_gray_sync_bin_9s_1.C0_util_gray_to_bin_9s          
============================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      10                 0.04180 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_util_gray_sync_bin_9s_1.C0_util_gray_to_bin_9s:	10 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_gray_sync_bin_9s_1.C0_util_sync_9s_0_0>
-------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_9s_0_0   ########
Instance path:   C0_util_gray_sync_bin_9s_1.C0_util_sync_9s_0_0          
=========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      18                 0.07730 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_gray_sync_bin_9s_1.C0_util_sync_9s_0_0:	18 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_9s_0_0.C0_util_sync_flops_0_16>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_16   ########
Instance path:   C0_util_sync_9s_0_0.C0_util_sync_flops_0_16                 
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.008580 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_9s_0_0.C0_util_sync_flops_0_16:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_9s_0_0.C0_util_sync_flops_0_17>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_17   ########
Instance path:   C0_util_sync_9s_0_0.C0_util_sync_flops_0_17                 
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.008580 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_9s_0_0.C0_util_sync_flops_0_17:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_9s_0_0.C0_util_sync_flops_0_18>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_18   ########
Instance path:   C0_util_sync_9s_0_0.C0_util_sync_flops_0_18                 
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.008580 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_9s_0_0.C0_util_sync_flops_0_18:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_9s_0_0.C0_util_sync_flops_0_19>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_19   ########
Instance path:   C0_util_sync_9s_0_0.C0_util_sync_flops_0_19                 
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.008580 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_9s_0_0.C0_util_sync_flops_0_19:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_9s_0_0.C0_util_sync_flops_0_20>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_20   ########
Instance path:   C0_util_sync_9s_0_0.C0_util_sync_flops_0_20                 
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.008580 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_9s_0_0.C0_util_sync_flops_0_20:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_9s_0_0.C0_util_sync_flops_0_21>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_21   ########
Instance path:   C0_util_sync_9s_0_0.C0_util_sync_flops_0_21                 
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.008580 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_9s_0_0.C0_util_sync_flops_0_21:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_9s_0_0.C0_util_sync_flops_0_22>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_22   ########
Instance path:   C0_util_sync_9s_0_0.C0_util_sync_flops_0_22                 
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.008580 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_9s_0_0.C0_util_sync_flops_0_22:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_9s_0_0.C0_util_sync_flops_0_23>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_23   ########
Instance path:   C0_util_sync_9s_0_0.C0_util_sync_flops_0_23                 
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.008580 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_9s_0_0.C0_util_sync_flops_0_23:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_9s_0_0.C0_util_sync_flops_0_24>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_24   ########
Instance path:   C0_util_sync_9s_0_0.C0_util_sync_flops_0_24                 
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.008580 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_9s_0_0.C0_util_sync_flops_0_24:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_fifo_core_Z98_layer0.C0_util_lat1_to_lat0_289s>
-------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_lat1_to_lat0_289s   ########
Instance path:   C0_util_fifo_core_Z98_layer0.C0_util_lat1_to_lat0_289s        
===============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      877                3.76 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_fifo_core_Z98_layer0.C0_util_lat1_to_lat0_289s:	877 (1.59 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      593                2.48 %               
=================================================
Total COMBINATIONAL LOGIC in the block C0_util_fifo_core_Z98_layer0.C0_util_lat1_to_lat0_289s:	593 (1.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_fifo_Z99_layer0.C0_util_ram_8s_289s_32s_9s_0s_0s_256s>
-------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_ram_8s_289s_32s_9s_0s_0s_256s   ########
Instance path:   C0_util_fifo_Z99_layer0.C0_util_ram_8s_289s_32s_9s_0s_0s_256s             
===========================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     8                  28.6 %               
====================================================
Total MEMORY ELEMENTS in the block C0_util_fifo_Z99_layer0.C0_util_ram_8s_289s_32s_9s_0s_0s_256s:	8 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_axi_if_Z91_layer0.C0_wrap_calc_Z88_layer0>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_wrap_calc_Z88_layer0   ########
Instance path:   C0_axi_if_Z91_layer0.C0_wrap_calc_Z88_layer0                
=============================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      292                1.22 %               
ARI1     294                4.6 %                
=================================================
Total COMBINATIONAL LOGIC in the block C0_axi_if_Z91_layer0.C0_wrap_calc_Z88_layer0:	586 (1.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_sdram_lb_Z138_layer0.C0_dfi_rddata_align_Z114_layer0>
-------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_rddata_align_Z114_layer0   ########
Instance path:   C0_sdram_lb_Z138_layer0.C0_dfi_rddata_align_Z114_layer0             
=====================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      195                0.8370 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_sdram_lb_Z138_layer0.C0_dfi_rddata_align_Z114_layer0:	195 (0.35 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      259                1.08 %               
=================================================
Total COMBINATIONAL LOGIC in the block C0_sdram_lb_Z138_layer0.C0_dfi_rddata_align_Z114_layer0:	259 (0.47 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_sdram_lb_Z138_layer0.C0_dfi_timing_gen_Z132_layer0>
-----------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_timing_gen_Z132_layer0   ########
Instance path:   C0_sdram_lb_Z138_layer0.C0_dfi_timing_gen_Z132_layer0             
===================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      9                  0.03860 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_sdram_lb_Z138_layer0.C0_dfi_timing_gen_Z132_layer0:	9 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.008370 %           
=================================================
Total COMBINATIONAL LOGIC in the block C0_sdram_lb_Z138_layer0.C0_dfi_timing_gen_Z132_layer0:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_sdram_lb_Z138_layer0.C0_fastinit_Z127_layer0>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_fastinit_Z127_layer0   ########
Instance path:   C0_sdram_lb_Z138_layer0.C0_fastinit_Z127_layer0             
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1191               5.11 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_sdram_lb_Z138_layer0.C0_fastinit_Z127_layer0:	1191 (2.16 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1735               7.26 %               
ARI1     440                6.88 %               
=================================================
Total COMBINATIONAL LOGIC in the block C0_sdram_lb_Z138_layer0.C0_fastinit_Z127_layer0:	2175 (3.95 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_fastinit_Z127_layer0.C0_fastsdram_Z121_layer0>
------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_fastsdram_Z121_layer0   ########
Instance path:   C0_fastinit_Z127_layer0.C0_fastsdram_Z121_layer0             
==============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1077               4.62 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_fastinit_Z127_layer0.C0_fastsdram_Z121_layer0:	1077 (1.96 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1469               6.14 %               
ARI1     391                6.12 %               
=================================================
Total COMBINATIONAL LOGIC in the block C0_fastinit_Z127_layer0.C0_fastsdram_Z121_layer0:	1860 (3.38 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_fastsdram_Z121_layer0.C0_odt_gen_Z115_layer0>
----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_odt_gen_Z115_layer0   ########
Instance path:   C0_fastsdram_Z121_layer0.C0_odt_gen_Z115_layer0            
============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      17                 0.0730 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_fastsdram_Z121_layer0.C0_odt_gen_Z115_layer0:	17 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      25                 0.1050 %             
=================================================
Total COMBINATIONAL LOGIC in the block C0_fastsdram_Z121_layer0.C0_odt_gen_Z115_layer0:	25 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_fastsdram_Z121_layer0.C0_openbank_6>
-------------------------------------------------------------------
########   Utilization report for  cell:   C0_openbank_6   ########
Instance path:   C0_fastsdram_Z121_layer0.C0_openbank_6            
===================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      76                 0.3260 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_fastsdram_Z121_layer0.C0_openbank_6:	76 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      112                0.4680 %             
ARI1     38                 0.5940 %             
=================================================
Total COMBINATIONAL LOGIC in the block C0_fastsdram_Z121_layer0.C0_openbank_6:	150 (0.27 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_fastsdram_Z121_layer0.C0_openbank_6_0>
---------------------------------------------------------------------
########   Utilization report for  cell:   C0_openbank_6_0   ########
Instance path:   C0_fastsdram_Z121_layer0.C0_openbank_6_0            
=====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      76                 0.3260 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_fastsdram_Z121_layer0.C0_openbank_6_0:	76 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      102                0.4270 %             
ARI1     38                 0.5940 %             
=================================================
Total COMBINATIONAL LOGIC in the block C0_fastsdram_Z121_layer0.C0_openbank_6_0:	140 (0.25 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_fastsdram_Z121_layer0.C0_openbank_6_1>
---------------------------------------------------------------------
########   Utilization report for  cell:   C0_openbank_6_1   ########
Instance path:   C0_fastsdram_Z121_layer0.C0_openbank_6_1            
=====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      76                 0.3260 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_fastsdram_Z121_layer0.C0_openbank_6_1:	76 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      106                0.4430 %             
ARI1     38                 0.5940 %             
=================================================
Total COMBINATIONAL LOGIC in the block C0_fastsdram_Z121_layer0.C0_openbank_6_1:	144 (0.26 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_fastsdram_Z121_layer0.C0_openbank_6_2>
---------------------------------------------------------------------
########   Utilization report for  cell:   C0_openbank_6_2   ########
Instance path:   C0_fastsdram_Z121_layer0.C0_openbank_6_2            
=====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      76                 0.3260 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_fastsdram_Z121_layer0.C0_openbank_6_2:	76 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      116                0.4850 %             
ARI1     38                 0.5940 %             
=================================================
Total COMBINATIONAL LOGIC in the block C0_fastsdram_Z121_layer0.C0_openbank_6_2:	154 (0.28 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_fastsdram_Z121_layer0.C0_openrank_Z125_layer0>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_openrank_Z125_layer0   ########
Instance path:   C0_fastsdram_Z121_layer0.C0_openrank_Z125_layer0            
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      137                0.5880 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_fastsdram_Z121_layer0.C0_openrank_Z125_layer0:	137 (0.25 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      316                1.32 %               
ARI1     104                1.63 %               
=================================================
Total COMBINATIONAL LOGIC in the block C0_fastsdram_Z121_layer0.C0_openrank_Z125_layer0:	420 (0.76 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_openrank_Z125_layer0.C0_rw_tracking_Z122_layer0>
--------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_rw_tracking_Z122_layer0   ########
Instance path:   C0_openrank_Z125_layer0.C0_rw_tracking_Z122_layer0             
================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      16                 0.06870 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_openrank_Z125_layer0.C0_rw_tracking_Z122_layer0:	16 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      164                0.6860 %             
ARI1     25                 0.3910 %             
=================================================
Total COMBINATIONAL LOGIC in the block C0_openrank_Z125_layer0.C0_rw_tracking_Z122_layer0:	189 (0.34 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_openrank_Z125_layer0.C0_wtr_tracking_Z123_layer0>
---------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_wtr_tracking_Z123_layer0   ########
Instance path:   C0_openrank_Z125_layer0.C0_wtr_tracking_Z123_layer0             
=================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      8                  0.03430 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_openrank_Z125_layer0.C0_wtr_tracking_Z123_layer0:	8 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.02510 %            
ARI1     8                  0.1250 %             
=================================================
Total COMBINATIONAL LOGIC in the block C0_openrank_Z125_layer0.C0_wtr_tracking_Z123_layer0:	14 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_openrank_Z125_layer0.C0_wtr_tracking_Z124_layer0>
---------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_wtr_tracking_Z124_layer0   ########
Instance path:   C0_openrank_Z125_layer0.C0_wtr_tracking_Z124_layer0             
=================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      8                  0.03430 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_openrank_Z125_layer0.C0_wtr_tracking_Z124_layer0:	8 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      9                  0.03760 %            
ARI1     8                  0.1250 %             
=================================================
Total COMBINATIONAL LOGIC in the block C0_openrank_Z125_layer0.C0_wtr_tracking_Z124_layer0:	17 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_openrank_Z125_layer0.C0_wtr_tracking_Z124_layer0_3>
-----------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_wtr_tracking_Z124_layer0_3   ########
Instance path:   C0_openrank_Z125_layer0.C0_wtr_tracking_Z124_layer0_3             
===================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      8                  0.03430 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_openrank_Z125_layer0.C0_wtr_tracking_Z124_layer0_3:	8 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      9                  0.03760 %            
ARI1     8                  0.1250 %             
=================================================
Total COMBINATIONAL LOGIC in the block C0_openrank_Z125_layer0.C0_wtr_tracking_Z124_layer0_3:	17 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_openrank_Z125_layer0.C0_wtr_tracking_Z124_layer0_4>
-----------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_wtr_tracking_Z124_layer0_4   ########
Instance path:   C0_openrank_Z125_layer0.C0_wtr_tracking_Z124_layer0_4             
===================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      8                  0.03430 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_openrank_Z125_layer0.C0_wtr_tracking_Z124_layer0_4:	8 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      9                  0.03760 %            
ARI1     8                  0.1250 %             
=================================================
Total COMBINATIONAL LOGIC in the block C0_openrank_Z125_layer0.C0_wtr_tracking_Z124_layer0_4:	17 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_openrank_Z125_layer0.C0_wtr_tracking_Z124_layer0_5>
-----------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_wtr_tracking_Z124_layer0_5   ########
Instance path:   C0_openrank_Z125_layer0.C0_wtr_tracking_Z124_layer0_5             
===================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      8                  0.03430 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_openrank_Z125_layer0.C0_wtr_tracking_Z124_layer0_5:	8 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      9                  0.03760 %            
ARI1     8                  0.1250 %             
=================================================
Total COMBINATIONAL LOGIC in the block C0_openrank_Z125_layer0.C0_wtr_tracking_Z124_layer0_5:	17 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_fastsdram_Z121_layer0.C0_preamble_phase_shift_Z116_layer0_0>
-------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_preamble_phase_shift_Z116_layer0_0   ########
Instance path:   C0_fastsdram_Z121_layer0.C0_preamble_phase_shift_Z116_layer0_0            
===========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5                  0.02150 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_fastsdram_Z121_layer0.C0_preamble_phase_shift_Z116_layer0_0:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      8                  0.03350 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_fastsdram_Z121_layer0.C0_preamble_phase_shift_Z116_layer0_0:	8 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_fastsdram_Z121_layer0.C0_prog_pipe_delay_1s_0_2s_2s_44>
--------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_prog_pipe_delay_1s_0_2s_2s_44   ########
Instance path:   C0_fastsdram_Z121_layer0.C0_prog_pipe_delay_1s_0_2s_2s_44            
======================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.004290 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_fastsdram_Z121_layer0.C0_prog_pipe_delay_1s_0_2s_2s_44:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_fastsdram_Z121_layer0.C0_prog_pipe_delay_2s_0_7s_40s>
------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_prog_pipe_delay_2s_0_7s_40s   ########
Instance path:   C0_fastsdram_Z121_layer0.C0_prog_pipe_delay_2s_0_7s_40s            
====================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      80                 0.3430 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_fastsdram_Z121_layer0.C0_prog_pipe_delay_2s_0_7s_40s:	80 (0.15 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      8                  0.03350 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_fastsdram_Z121_layer0.C0_prog_pipe_delay_2s_0_7s_40s:	8 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_fastsdram_Z121_layer0.C0_prog_pipe_delay_4s_0_7s_40s>
------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_prog_pipe_delay_4s_0_7s_40s   ########
Instance path:   C0_fastsdram_Z121_layer0.C0_prog_pipe_delay_4s_0_7s_40s            
====================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      80                 0.3430 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_fastsdram_Z121_layer0.C0_prog_pipe_delay_4s_0_7s_40s:	80 (0.15 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      8                  0.03350 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_fastsdram_Z121_layer0.C0_prog_pipe_delay_4s_0_7s_40s:	8 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_fastsdram_Z121_layer0.C0_qm_Z126_layer0>
-----------------------------------------------------------------------
########   Utilization report for  cell:   C0_qm_Z126_layer0   ########
Instance path:   C0_fastsdram_Z121_layer0.C0_qm_Z126_layer0            
=======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      60                 0.2580 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_fastsdram_Z121_layer0.C0_qm_Z126_layer0:	60 (0.11 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      168                0.7030 %             
ARI1     45                 0.7040 %             
=================================================
Total COMBINATIONAL LOGIC in the block C0_fastsdram_Z121_layer0.C0_qm_Z126_layer0:	213 (0.39 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_fastsdram_Z121_layer0.C0_qm_Z126_layer0_0>
-------------------------------------------------------------------------
########   Utilization report for  cell:   C0_qm_Z126_layer0_0   ########
Instance path:   C0_fastsdram_Z121_layer0.C0_qm_Z126_layer0_0            
=========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      58                 0.2490 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_fastsdram_Z121_layer0.C0_qm_Z126_layer0_0:	58 (0.11 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      171                0.7150 %             
ARI1     45                 0.7040 %             
=================================================
Total COMBINATIONAL LOGIC in the block C0_fastsdram_Z121_layer0.C0_qm_Z126_layer0_0:	216 (0.39 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_fastsdram_Z121_layer0.C0_qm_Z126_layer0_1>
-------------------------------------------------------------------------
########   Utilization report for  cell:   C0_qm_Z126_layer0_1   ########
Instance path:   C0_fastsdram_Z121_layer0.C0_qm_Z126_layer0_1            
=========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      58                 0.2490 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_fastsdram_Z121_layer0.C0_qm_Z126_layer0_1:	58 (0.11 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      110                0.460 %              
ARI1     45                 0.7040 %             
=================================================
Total COMBINATIONAL LOGIC in the block C0_fastsdram_Z121_layer0.C0_qm_Z126_layer0_1:	155 (0.28 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_fastsdram_Z121_layer0.C0_util_param_latency_130s_3s_0s_1s>
-----------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_param_latency_130s_3s_0s_1s   ########
Instance path:   C0_fastsdram_Z121_layer0.C0_util_param_latency_130s_3s_0s_1s            
=========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      72                 0.3090 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_fastsdram_Z121_layer0.C0_util_param_latency_130s_3s_0s_1s:	72 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_fastsdram_Z121_layer0.C0_util_param_latency_48s_3s_1s_1s>
----------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_param_latency_48s_3s_1s_1s   ########
Instance path:   C0_fastsdram_Z121_layer0.C0_util_param_latency_48s_3s_1s_1s            
========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      15                 0.06440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_fastsdram_Z121_layer0.C0_util_param_latency_48s_3s_1s_1s:	15 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_fastsdram_Z121_layer0.C0_wrcmd_data_delay_Z118_layer0>
-------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_wrcmd_data_delay_Z118_layer0   ########
Instance path:   C0_fastsdram_Z121_layer0.C0_wrcmd_data_delay_Z118_layer0            
=====================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.01290 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_fastsdram_Z121_layer0.C0_wrcmd_data_delay_Z118_layer0:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_fastsdram_Z121_layer0.C0_wrcmd_data_delay_Z118_layer0_2>
---------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_wrcmd_data_delay_Z118_layer0_2   ########
Instance path:   C0_fastsdram_Z121_layer0.C0_wrcmd_data_delay_Z118_layer0_2            
=======================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.01290 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_fastsdram_Z121_layer0.C0_wrcmd_data_delay_Z118_layer0_2:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_fastinit_Z127_layer0.C0_util_sync_1s_0_0_1>
---------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_1s_0_0_1   ########
Instance path:   C0_fastinit_Z127_layer0.C0_util_sync_1s_0_0_1             
===========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.008580 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_fastinit_Z127_layer0.C0_util_sync_1s_0_0_1:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_1s_0_0_1.C0_util_sync_flops_0_42>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_42   ########
Instance path:   C0_util_sync_1s_0_0_1.C0_util_sync_flops_0_42               
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.008580 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_1s_0_0_1.C0_util_sync_flops_0_42:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_fastinit_Z127_layer0.C0_util_sync_1s_0_0_2>
---------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_1s_0_0_2   ########
Instance path:   C0_fastinit_Z127_layer0.C0_util_sync_1s_0_0_2             
===========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.008580 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_fastinit_Z127_layer0.C0_util_sync_1s_0_0_2:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_1s_0_0_2.C0_util_sync_flops_0_43>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_43   ########
Instance path:   C0_util_sync_1s_0_0_2.C0_util_sync_flops_0_43               
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.008580 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_1s_0_0_2.C0_util_sync_flops_0_43:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_sdram_lb_Z138_layer0.C0_freq_ratio_cac_Z128_layer0>
-----------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_freq_ratio_cac_Z128_layer0   ########
Instance path:   C0_sdram_lb_Z138_layer0.C0_freq_ratio_cac_Z128_layer0             
===================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      61                 0.2620 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_sdram_lb_Z138_layer0.C0_freq_ratio_cac_Z128_layer0:	61 (0.11 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      4                  0.01670 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_sdram_lb_Z138_layer0.C0_freq_ratio_cac_Z128_layer0:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_sdram_lb_Z138_layer0.C0_freq_ratio_data_Z129_layer0>
------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_freq_ratio_data_Z129_layer0   ########
Instance path:   C0_sdram_lb_Z138_layer0.C0_freq_ratio_data_Z129_layer0             
====================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      597                2.56 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_sdram_lb_Z138_layer0.C0_freq_ratio_data_Z129_layer0:	597 (1.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1244               5.2 %                
ARI1     144                2.25 %               
=================================================
Total COMBINATIONAL LOGIC in the block C0_sdram_lb_Z138_layer0.C0_freq_ratio_data_Z129_layer0:	1388 (2.52 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0>
----------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_dynamic_4s_0s_0   ########
Instance path:   C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0      
========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5                  0.02150 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      17                 0.07110 %            
ARI1     2                  0.03130 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0:	19 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31>
-------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_dynamic_4s_0s_0_31   ########
Instance path:   C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31      
===========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5                  0.02150 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      17                 0.07110 %            
ARI1     2                  0.03130 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31:	19 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39>
----------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_dynamic_4s_0s_0_31_39   ########
Instance path:   C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39      
==============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5                  0.02150 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      17                 0.07110 %            
ARI1     2                  0.03130 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39:	19 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_0>
------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_0   ########
Instance path:   C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_0      
================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5                  0.02150 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_0:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      17                 0.07110 %            
ARI1     2                  0.03130 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_0:	19 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_1>
------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_1   ########
Instance path:   C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_1      
================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5                  0.02150 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_1:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      17                 0.07110 %            
ARI1     2                  0.03130 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_1:	19 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_10>
-------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_10   ########
Instance path:   C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_10      
=================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5                  0.02150 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_10:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      17                 0.07110 %            
ARI1     2                  0.03130 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_10:	19 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_11>
-------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_11   ########
Instance path:   C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_11      
=================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5                  0.02150 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_11:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      17                 0.07110 %            
ARI1     2                  0.03130 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_11:	19 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_12>
-------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_12   ########
Instance path:   C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_12      
=================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5                  0.02150 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_12:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      17                 0.07110 %            
ARI1     2                  0.03130 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_12:	19 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_13>
-------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_13   ########
Instance path:   C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_13      
=================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5                  0.02150 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_13:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      17                 0.07110 %            
ARI1     2                  0.03130 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_13:	19 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_14>
-------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_14   ########
Instance path:   C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_14      
=================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5                  0.02150 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_14:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      17                 0.07110 %            
ARI1     2                  0.03130 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_14:	19 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_15>
-------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_15   ########
Instance path:   C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_15      
=================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5                  0.02150 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_15:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      17                 0.07110 %            
ARI1     2                  0.03130 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_15:	19 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_16>
-------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_16   ########
Instance path:   C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_16      
=================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5                  0.02150 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_16:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      17                 0.07110 %            
ARI1     2                  0.03130 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_16:	19 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_17>
-------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_17   ########
Instance path:   C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_17      
=================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5                  0.02150 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_17:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      17                 0.07110 %            
ARI1     2                  0.03130 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_17:	19 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_18>
-------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_18   ########
Instance path:   C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_18      
=================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5                  0.02150 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_18:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      17                 0.07110 %            
ARI1     2                  0.03130 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_18:	19 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_19>
-------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_19   ########
Instance path:   C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_19      
=================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5                  0.02150 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_19:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      17                 0.07110 %            
ARI1     2                  0.03130 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_19:	19 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_2>
------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_2   ########
Instance path:   C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_2      
================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5                  0.02150 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_2:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      17                 0.07110 %            
ARI1     2                  0.03130 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_2:	19 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_20>
-------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_20   ########
Instance path:   C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_20      
=================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5                  0.02150 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_20:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      17                 0.07110 %            
ARI1     2                  0.03130 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_20:	19 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_21>
-------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_21   ########
Instance path:   C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_21      
=================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5                  0.02150 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_21:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      17                 0.07110 %            
ARI1     2                  0.03130 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_21:	19 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_22>
-------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_22   ########
Instance path:   C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_22      
=================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5                  0.02150 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_22:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      17                 0.07110 %            
ARI1     2                  0.03130 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_22:	19 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_23>
-------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_23   ########
Instance path:   C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_23      
=================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5                  0.02150 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_23:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      17                 0.07110 %            
ARI1     2                  0.03130 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_23:	19 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_24>
-------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_24   ########
Instance path:   C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_24      
=================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5                  0.02150 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_24:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      17                 0.07110 %            
ARI1     2                  0.03130 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_24:	19 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_25>
-------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_25   ########
Instance path:   C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_25      
=================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5                  0.02150 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_25:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      17                 0.07110 %            
ARI1     2                  0.03130 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_25:	19 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_26>
-------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_26   ########
Instance path:   C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_26      
=================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5                  0.02150 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_26:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      17                 0.07110 %            
ARI1     2                  0.03130 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_26:	19 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_27>
-------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_27   ########
Instance path:   C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_27      
=================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5                  0.02150 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_27:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      17                 0.07110 %            
ARI1     2                  0.03130 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_27:	19 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_28>
-------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_28   ########
Instance path:   C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_28      
=================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5                  0.02150 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_28:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      17                 0.07110 %            
ARI1     2                  0.03130 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_28:	19 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_29>
-------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_29   ########
Instance path:   C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_29      
=================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5                  0.02150 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_29:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      17                 0.07110 %            
ARI1     2                  0.03130 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_29:	19 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_3>
------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_3   ########
Instance path:   C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_3      
================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5                  0.02150 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_3:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      17                 0.07110 %            
ARI1     2                  0.03130 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_3:	19 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_30>
-------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_30   ########
Instance path:   C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_30      
=================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5                  0.02150 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_30:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      17                 0.07110 %            
ARI1     2                  0.03130 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_30:	19 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_31>
-------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_31   ########
Instance path:   C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_31      
=================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5                  0.02150 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_31:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      17                 0.07110 %            
ARI1     2                  0.03130 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_31:	19 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_32>
-------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_32   ########
Instance path:   C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_32      
=================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5                  0.02150 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_32:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      17                 0.07110 %            
ARI1     2                  0.03130 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_32:	19 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_33>
-------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_33   ########
Instance path:   C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_33      
=================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5                  0.02150 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_33:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      17                 0.07110 %            
ARI1     2                  0.03130 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_33:	19 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_34>
-------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_34   ########
Instance path:   C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_34      
=================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5                  0.02150 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_34:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      17                 0.07110 %            
ARI1     2                  0.03130 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_34:	19 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_35>
-------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_35   ########
Instance path:   C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_35      
=================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5                  0.02150 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_35:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      17                 0.07110 %            
ARI1     2                  0.03130 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_35:	19 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_36>
-------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_36   ########
Instance path:   C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_36      
=================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5                  0.02150 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_36:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      17                 0.07110 %            
ARI1     2                  0.03130 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_36:	19 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_37>
-------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_37   ########
Instance path:   C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_37      
=================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5                  0.02150 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_37:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      17                 0.07110 %            
ARI1     2                  0.03130 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_37:	19 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_38>
-------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_38   ########
Instance path:   C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_38      
=================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5                  0.02150 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_38:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      17                 0.07110 %            
ARI1     2                  0.03130 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_38:	19 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_4>
------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_4   ########
Instance path:   C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_4      
================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5                  0.02150 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_4:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      17                 0.07110 %            
ARI1     2                  0.03130 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_4:	19 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_5>
------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_5   ########
Instance path:   C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_5      
================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5                  0.02150 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_5:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      17                 0.07110 %            
ARI1     2                  0.03130 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_5:	19 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_6>
------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_6   ########
Instance path:   C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_6      
================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5                  0.02150 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_6:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      17                 0.07110 %            
ARI1     2                  0.03130 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_6:	19 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_7>
------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_7   ########
Instance path:   C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_7      
================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5                  0.02150 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_7:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      17                 0.07110 %            
ARI1     2                  0.03130 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_7:	19 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_8>
------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_8   ########
Instance path:   C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_8      
================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5                  0.02150 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_8:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      17                 0.07110 %            
ARI1     2                  0.03130 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_8:	19 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_9>
------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_9   ########
Instance path:   C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_9      
================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5                  0.02150 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_9:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      17                 0.07110 %            
ARI1     2                  0.03130 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_31_39_9:	19 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_32>
-------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_dynamic_4s_0s_0_32   ########
Instance path:   C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_32      
===========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5                  0.02150 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_32:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      17                 0.07110 %            
ARI1     2                  0.03130 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_32:	19 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_33>
-------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_dynamic_4s_0s_0_33   ########
Instance path:   C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_33      
===========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5                  0.02150 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_33:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      17                 0.07110 %            
ARI1     2                  0.03130 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_33:	19 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_34>
-------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_dynamic_4s_0s_0_34   ########
Instance path:   C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_34      
===========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5                  0.02150 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_34:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      17                 0.07110 %            
ARI1     2                  0.03130 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_34:	19 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_35>
-------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_dynamic_4s_0s_0_35   ########
Instance path:   C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_35      
===========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5                  0.02150 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_35:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      17                 0.07110 %            
ARI1     2                  0.03130 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_35:	19 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_36>
-------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_dynamic_4s_0s_0_36   ########
Instance path:   C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_36      
===========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5                  0.02150 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_36:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      17                 0.07110 %            
ARI1     2                  0.03130 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_36:	19 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_37>
-------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_dynamic_4s_0s_0_37   ########
Instance path:   C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_37      
===========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5                  0.02150 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_37:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      17                 0.07110 %            
ARI1     2                  0.03130 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_37:	19 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_38>
-------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_dynamic_4s_0s_0_38   ########
Instance path:   C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_38      
===========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5                  0.02150 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_38:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      17                 0.07110 %            
ARI1     2                  0.03130 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_38:	19 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_39>
-------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_dynamic_4s_0s_0_39   ########
Instance path:   C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_39      
===========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5                  0.02150 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_39:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      17                 0.07110 %            
ARI1     2                  0.03130 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_39:	19 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_40>
-------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_dynamic_4s_0s_0_40   ########
Instance path:   C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_40      
===========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5                  0.02150 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_40:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      17                 0.07110 %            
ARI1     2                  0.03130 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_40:	19 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_41>
-------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_dynamic_4s_0s_0_41   ########
Instance path:   C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_41      
===========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5                  0.02150 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_41:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      17                 0.07110 %            
ARI1     2                  0.03130 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_41:	19 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_42>
-------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_dynamic_4s_0s_0_42   ########
Instance path:   C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_42      
===========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5                  0.02150 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_42:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      17                 0.07110 %            
ARI1     2                  0.03130 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_42:	19 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_43>
-------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_dynamic_4s_0s_0_43   ########
Instance path:   C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_43      
===========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5                  0.02150 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_43:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      17                 0.07110 %            
ARI1     2                  0.03130 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_43:	19 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_44>
-------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_dynamic_4s_0s_0_44   ########
Instance path:   C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_44      
===========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5                  0.02150 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_44:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      17                 0.07110 %            
ARI1     2                  0.03130 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_44:	19 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_45>
-------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_dynamic_4s_0s_0_45   ########
Instance path:   C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_45      
===========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5                  0.02150 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_45:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      17                 0.07110 %            
ARI1     2                  0.03130 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_45:	19 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_46>
-------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_dynamic_4s_0s_0_46   ########
Instance path:   C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_46      
===========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5                  0.02150 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_46:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      17                 0.07110 %            
ARI1     2                  0.03130 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_46:	19 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_47>
-------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_dynamic_4s_0s_0_47   ########
Instance path:   C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_47      
===========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5                  0.02150 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_47:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      17                 0.07110 %            
ARI1     2                  0.03130 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_47:	19 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_48>
-------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_dynamic_4s_0s_0_48   ########
Instance path:   C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_48      
===========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5                  0.02150 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_48:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      17                 0.07110 %            
ARI1     2                  0.03130 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_48:	19 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_49>
-------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_dynamic_4s_0s_0_49   ########
Instance path:   C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_49      
===========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5                  0.02150 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_49:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      17                 0.07110 %            
ARI1     2                  0.03130 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_49:	19 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_50>
-------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_dynamic_4s_0s_0_50   ########
Instance path:   C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_50      
===========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5                  0.02150 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_50:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      17                 0.07110 %            
ARI1     2                  0.03130 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_50:	19 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_51>
-------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_dynamic_4s_0s_0_51   ########
Instance path:   C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_51      
===========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5                  0.02150 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_51:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      17                 0.07110 %            
ARI1     2                  0.03130 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_51:	19 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_52>
-------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_dynamic_4s_0s_0_52   ########
Instance path:   C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_52      
===========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5                  0.02150 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_52:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      17                 0.07110 %            
ARI1     2                  0.03130 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_52:	19 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_53>
-------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_dynamic_4s_0s_0_53   ########
Instance path:   C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_53      
===========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5                  0.02150 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_53:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      17                 0.07110 %            
ARI1     2                  0.03130 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_53:	19 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_54>
-------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_dynamic_4s_0s_0_54   ########
Instance path:   C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_54      
===========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5                  0.02150 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_54:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      17                 0.07110 %            
ARI1     2                  0.03130 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_54:	19 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_55>
-------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_dynamic_4s_0s_0_55   ########
Instance path:   C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_55      
===========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5                  0.02150 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_55:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      17                 0.07110 %            
ARI1     2                  0.03130 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_55:	19 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_56>
-------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_dynamic_4s_0s_0_56   ########
Instance path:   C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_56      
===========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5                  0.02150 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_56:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      17                 0.07110 %            
ARI1     2                  0.03130 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_56:	19 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_57>
-------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_dynamic_4s_0s_0_57   ########
Instance path:   C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_57      
===========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5                  0.02150 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_57:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      17                 0.07110 %            
ARI1     2                  0.03130 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_57:	19 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_58>
-------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_dynamic_4s_0s_0_58   ########
Instance path:   C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_58      
===========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5                  0.02150 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_58:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      17                 0.07110 %            
ARI1     2                  0.03130 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_58:	19 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_59>
-------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_dynamic_4s_0s_0_59   ########
Instance path:   C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_59      
===========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5                  0.02150 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_59:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      17                 0.07110 %            
ARI1     2                  0.03130 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_59:	19 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_60>
-------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_dynamic_4s_0s_0_60   ########
Instance path:   C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_60      
===========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5                  0.02150 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_60:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      17                 0.07110 %            
ARI1     2                  0.03130 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_60:	19 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_61>
-------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_dynamic_4s_0s_0_61   ########
Instance path:   C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_61      
===========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5                  0.02150 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_61:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      17                 0.07110 %            
ARI1     2                  0.03130 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_0s_0_61:	19 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_1s_0>
----------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_dynamic_4s_1s_0   ########
Instance path:   C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_1s_0      
========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.008580 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_1s_0:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      10                 0.04180 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_1s_0:	10 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_1s_0_4>
------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_dynamic_4s_1s_0_4   ########
Instance path:   C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_1s_0_4      
==========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.01290 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_1s_0_4:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      10                 0.04180 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_dynamic_4s_1s_0_4:	10 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0>
-----------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_0   ########
Instance path:   C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0      
=========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.004290 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_0>
-------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_0_0   ########
Instance path:   C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_0      
===========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.004290 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_1>
-------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_0_1   ########
Instance path:   C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_1      
===========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.004290 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_10>
--------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_0_10   ########
Instance path:   C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_10      
============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.004290 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_10:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_11>
--------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_0_11   ########
Instance path:   C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_11      
============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.004290 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_11:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_12>
--------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_0_12   ########
Instance path:   C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_12      
============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.004290 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_12:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_13>
--------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_0_13   ########
Instance path:   C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_13      
============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.004290 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_13:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_14>
--------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_0_14   ########
Instance path:   C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_14      
============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.004290 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_14:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_15>
--------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_0_15   ########
Instance path:   C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_15      
============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.004290 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_15:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_16>
--------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_0_16   ########
Instance path:   C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_16      
============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.004290 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_16:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_17>
--------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_0_17   ########
Instance path:   C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_17      
============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.004290 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_17:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_18>
--------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_0_18   ########
Instance path:   C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_18      
============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.004290 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_18:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_19>
--------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_0_19   ########
Instance path:   C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_19      
============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.004290 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_19:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_2>
-------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_0_2   ########
Instance path:   C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_2      
===========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.004290 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_2:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_20>
--------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_0_20   ########
Instance path:   C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_20      
============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.004290 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_20:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_21>
--------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_0_21   ########
Instance path:   C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_21      
============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.004290 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_21:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_22>
--------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_0_22   ########
Instance path:   C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_22      
============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.004290 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_22:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_23>
--------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_0_23   ########
Instance path:   C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_23      
============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.004290 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_23:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_24>
--------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_0_24   ########
Instance path:   C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_24      
============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.004290 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_24:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_25>
--------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_0_25   ########
Instance path:   C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_25      
============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.004290 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_25:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_26>
--------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_0_26   ########
Instance path:   C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_26      
============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.004290 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_26:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_27>
--------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_0_27   ########
Instance path:   C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_27      
============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.004290 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_27:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_28>
--------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_0_28   ########
Instance path:   C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_28      
============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.004290 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_28:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_29>
--------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_0_29   ########
Instance path:   C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_29      
============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.004290 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_29:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_3>
-------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_0_3   ########
Instance path:   C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_3      
===========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.004290 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_3:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_30>
--------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_0_30   ########
Instance path:   C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_30      
============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.004290 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_30:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_31>
--------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_0_31   ########
Instance path:   C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_31      
============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.004290 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_31:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_32>
--------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_0_32   ########
Instance path:   C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_32      
============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.004290 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_32:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_33>
--------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_0_33   ########
Instance path:   C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_33      
============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.004290 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_33:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_34>
--------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_0_34   ########
Instance path:   C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_34      
============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.004290 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_34:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_35>
--------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_0_35   ########
Instance path:   C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_35      
============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.004290 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_35:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_36>
--------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_0_36   ########
Instance path:   C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_36      
============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.004290 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_36:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_37>
--------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_0_37   ########
Instance path:   C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_37      
============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.004290 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_37:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_38>
--------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_0_38   ########
Instance path:   C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_38      
============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.004290 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_38:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_39>
--------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_0_39   ########
Instance path:   C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_39      
============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.004290 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_39:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_4>
-------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_0_4   ########
Instance path:   C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_4      
===========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.004290 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_4:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_40>
--------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_0_40   ########
Instance path:   C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_40      
============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.004290 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_40:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_41>
--------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_0_41   ########
Instance path:   C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_41      
============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.004290 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_41:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_42>
--------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_0_42   ########
Instance path:   C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_42      
============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.004290 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_42:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_43>
--------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_0_43   ########
Instance path:   C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_43      
============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.004290 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_43:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_44>
--------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_0_44   ########
Instance path:   C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_44      
============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.004290 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_44:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_45>
--------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_0_45   ########
Instance path:   C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_45      
============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.004290 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_45:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_46>
--------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_0_46   ########
Instance path:   C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_46      
============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.004290 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_46:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_47>
--------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_0_47   ########
Instance path:   C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_47      
============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.004290 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_47:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_48>
--------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_0_48   ########
Instance path:   C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_48      
============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.004290 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_48:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_49>
--------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_0_49   ########
Instance path:   C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_49      
============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.004290 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_49:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_5>
-------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_0_5   ########
Instance path:   C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_5      
===========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.004290 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_5:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_50>
--------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_0_50   ########
Instance path:   C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_50      
============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.004290 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_50:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_51>
--------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_0_51   ########
Instance path:   C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_51      
============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.004290 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_51:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_52>
--------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_0_52   ########
Instance path:   C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_52      
============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.004290 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_52:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_53>
--------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_0_53   ########
Instance path:   C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_53      
============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.004290 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_53:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_54>
--------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_0_54   ########
Instance path:   C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_54      
============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.004290 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_54:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_55>
--------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_0_55   ########
Instance path:   C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_55      
============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.004290 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_55:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_56>
--------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_0_56   ########
Instance path:   C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_56      
============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.004290 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_56:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_57>
--------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_0_57   ########
Instance path:   C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_57      
============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.004290 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_57:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_58>
--------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_0_58   ########
Instance path:   C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_58      
============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.004290 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_58:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_59>
--------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_0_59   ########
Instance path:   C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_59      
============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.004290 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_59:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_6>
-------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_0_6   ########
Instance path:   C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_6      
===========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.004290 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_6:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_60>
--------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_0_60   ########
Instance path:   C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_60      
============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.004290 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_60:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_61>
--------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_0_61   ########
Instance path:   C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_61      
============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.004290 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_61:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_62>
--------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_0_62   ########
Instance path:   C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_62      
============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.004290 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_62:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_63>
--------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_0_63   ########
Instance path:   C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_63      
============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.004290 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_63:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_64>
--------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_0_64   ########
Instance path:   C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_64      
============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.004290 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_64:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_65>
--------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_0_65   ########
Instance path:   C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_65      
============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.004290 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_65:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_66>
--------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_0_66   ########
Instance path:   C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_66      
============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.004290 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_66:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_67>
--------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_0_67   ########
Instance path:   C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_67      
============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.004290 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_67:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_68>
--------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_0_68   ########
Instance path:   C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_68      
============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.004290 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_68:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_69>
--------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_0_69   ########
Instance path:   C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_69      
============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.004290 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_69:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_7>
-------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_0_7   ########
Instance path:   C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_7      
===========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.004290 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_7:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_70>
--------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_0_70   ########
Instance path:   C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_70      
============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.004290 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_70:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_8>
-------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_0_8   ########
Instance path:   C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_8      
===========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.004290 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_8:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_9>
-------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_0_9   ########
Instance path:   C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_9      
===========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.004290 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z129_layer0.C0_dfi_phase_shift_static_4s_0s_0_0_9:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_sdram_lb_Z138_layer0.C0_init_pda_mrs_interface_Z136_layer0>
-------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_init_pda_mrs_interface_Z136_layer0   ########
Instance path:   C0_sdram_lb_Z138_layer0.C0_init_pda_mrs_interface_Z136_layer0             
===========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.004290 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_sdram_lb_Z138_layer0.C0_init_pda_mrs_interface_Z136_layer0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_sdram_lb_Z138_layer0.C0_merge_read_valid_40s_32s_5s_0_1>
----------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_merge_read_valid_40s_32s_5s_0_1   ########
Instance path:   C0_sdram_lb_Z138_layer0.C0_merge_read_valid_40s_32s_5s_0_1             
========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      141                0.6050 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_sdram_lb_Z138_layer0.C0_merge_read_valid_40s_32s_5s_0_1:	141 (0.26 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      105                0.4390 %             
ARI1     66                 1.03 %               
=================================================
Total COMBINATIONAL LOGIC in the block C0_sdram_lb_Z138_layer0.C0_merge_read_valid_40s_32s_5s_0_1:	171 (0.31 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_sdram_lb_Z138_layer0.C0_mpfe_Z108_layer0>
-------------------------------------------------------------------------
########   Utilization report for  cell:   C0_mpfe_Z108_layer0   ########
Instance path:   C0_sdram_lb_Z138_layer0.C0_mpfe_Z108_layer0             
=========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      468                2.01 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_sdram_lb_Z138_layer0.C0_mpfe_Z108_layer0:	468 (0.85 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      455                1.9 %                
ARI1     31                 0.4850 %             
=================================================
Total COMBINATIONAL LOGIC in the block C0_sdram_lb_Z138_layer0.C0_mpfe_Z108_layer0:	486 (0.88 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     8                  4.55 %               
=====================================================
Total MEMORY ELEMENTS in the block C0_sdram_lb_Z138_layer0.C0_mpfe_Z108_layer0:	8 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_mpfe_Z108_layer0.C0_lb_fifo_13s_1s_38s_52s_1s_118s>
---------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_lb_fifo_13s_1s_38s_52s_1s_118s   ########
Instance path:   C0_mpfe_Z108_layer0.C0_lb_fifo_13s_1s_38s_52s_1s_118s                 
=======================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      204                0.8760 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_mpfe_Z108_layer0.C0_lb_fifo_13s_1s_38s_52s_1s_118s:	204 (0.37 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      104                0.4350 %             
=================================================
Total COMBINATIONAL LOGIC in the block C0_mpfe_Z108_layer0.C0_lb_fifo_13s_1s_38s_52s_1s_118s:	104 (0.19 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_mpfe_Z108_layer0.C0_mpfe_req_tracking_Z104_layer0>
--------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_mpfe_req_tracking_Z104_layer0   ########
Instance path:   C0_mpfe_Z108_layer0.C0_mpfe_req_tracking_Z104_layer0                 
======================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      29                 0.1240 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_mpfe_Z108_layer0.C0_mpfe_req_tracking_Z104_layer0:	29 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      71                 0.2970 %             
ARI1     6                  0.09390 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_mpfe_Z108_layer0.C0_mpfe_req_tracking_Z104_layer0:	77 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     2                  1.14 %               
=====================================================
Total MEMORY ELEMENTS in the block C0_mpfe_Z108_layer0.C0_mpfe_req_tracking_Z104_layer0:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_mpfe_req_tracking_Z104_layer0.C0_util_fifo_reg_65s_5s_32s_16s_0s_1s_0s_31s>
--------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_fifo_reg_65s_5s_32s_16s_0s_1s_0s_31s   ########
Instance path:   C0_mpfe_req_tracking_Z104_layer0.C0_util_fifo_reg_65s_5s_32s_16s_0s_1s_0s_31s    
==================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      19                 0.08160 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_mpfe_req_tracking_Z104_layer0.C0_util_fifo_reg_65s_5s_32s_16s_0s_1s_0s_31s:	19 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      37                 0.1550 %             
ARI1     6                  0.09390 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_mpfe_req_tracking_Z104_layer0.C0_util_fifo_reg_65s_5s_32s_16s_0s_1s_0s_31s:	43 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     2                  1.14 %               
=====================================================
Total MEMORY ELEMENTS in the block C0_mpfe_req_tracking_Z104_layer0.C0_util_fifo_reg_65s_5s_32s_16s_0s_1s_0s_31s:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_mpfe_Z108_layer0.C0_mpfe_req_tracking_Z105_layer0>
--------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_mpfe_req_tracking_Z105_layer0   ########
Instance path:   C0_mpfe_Z108_layer0.C0_mpfe_req_tracking_Z105_layer0                 
======================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      235                1.01 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_mpfe_Z108_layer0.C0_mpfe_req_tracking_Z105_layer0:	235 (0.43 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      184                0.770 %              
ARI1     25                 0.3910 %             
=================================================
Total COMBINATIONAL LOGIC in the block C0_mpfe_Z108_layer0.C0_mpfe_req_tracking_Z105_layer0:	209 (0.38 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     6                  3.41 %               
=====================================================
Total MEMORY ELEMENTS in the block C0_mpfe_Z108_layer0.C0_mpfe_req_tracking_Z105_layer0:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_mpfe_req_tracking_Z105_layer0.C0_util_fifo_Z107_layer0>
------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_fifo_Z107_layer0   ########
Instance path:   C0_mpfe_req_tracking_Z105_layer0.C0_util_fifo_Z107_layer0    
==============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      224                0.9610 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_mpfe_req_tracking_Z105_layer0.C0_util_fifo_Z107_layer0:	224 (0.41 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      150                0.6270 %             
ARI1     12                 0.1880 %             
=================================================
Total COMBINATIONAL LOGIC in the block C0_mpfe_req_tracking_Z105_layer0.C0_util_fifo_Z107_layer0:	162 (0.29 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     6                  3.41 %               
=====================================================
Total MEMORY ELEMENTS in the block C0_mpfe_req_tracking_Z105_layer0.C0_util_fifo_Z107_layer0:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_fifo_Z107_layer0.C0_util_fifo_core_Z106_layer0>
-----------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_fifo_core_Z106_layer0   ########
Instance path:   C0_util_fifo_Z107_layer0.C0_util_fifo_core_Z106_layer0            
===================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      224                0.9610 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_fifo_Z107_layer0.C0_util_fifo_core_Z106_layer0:	224 (0.41 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      150                0.6270 %             
ARI1     12                 0.1880 %             
=================================================
Total COMBINATIONAL LOGIC in the block C0_util_fifo_Z107_layer0.C0_util_fifo_core_Z106_layer0:	162 (0.29 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_fifo_core_Z106_layer0.C0_util_lat1_to_lat0_65s>
------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_lat1_to_lat0_65s   ########
Instance path:   C0_util_fifo_core_Z106_layer0.C0_util_lat1_to_lat0_65s       
==============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      200                0.8580 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_fifo_core_Z106_layer0.C0_util_lat1_to_lat0_65s:	200 (0.36 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      134                0.560 %              
=================================================
Total COMBINATIONAL LOGIC in the block C0_util_fifo_core_Z106_layer0.C0_util_lat1_to_lat0_65s:	134 (0.24 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_fifo_Z107_layer0.C0_util_ram_5s_65s_32s_2s_0s_0s_32s>
-----------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_ram_5s_65s_32s_2s_0s_0s_32s   ########
Instance path:   C0_util_fifo_Z107_layer0.C0_util_ram_5s_65s_32s_2s_0s_0s_32s            
=========================================================================================

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     6                  3.41 %               
=====================================================
Total MEMORY ELEMENTS in the block C0_util_fifo_Z107_layer0.C0_util_ram_5s_65s_32s_2s_0s_0s_32s:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_sdram_lb_Z138_layer0.C0_prog_pipe_delay_320s_0_1s_1s>
-------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_prog_pipe_delay_320s_0_1s_1s   ########
Instance path:   C0_sdram_lb_Z138_layer0.C0_prog_pipe_delay_320s_0_1s_1s             
=====================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      296                1.27 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_sdram_lb_Z138_layer0.C0_prog_pipe_delay_320s_0_1s_1s:	296 (0.54 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_sdram_lb_Z138_layer0.C0_prog_pipe_delay_64s_1_1s_1s>
------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_prog_pipe_delay_64s_1_1s_1s   ########
Instance path:   C0_sdram_lb_Z138_layer0.C0_prog_pipe_delay_64s_1_1s_1s             
====================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.004290 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_sdram_lb_Z138_layer0.C0_prog_pipe_delay_64s_1_1s_1s:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_sdram_lb_Z138_layer0.C0_rmw_Z112_layer0>
------------------------------------------------------------------------
########   Utilization report for  cell:   C0_rmw_Z112_layer0   ########
Instance path:   C0_sdram_lb_Z138_layer0.C0_rmw_Z112_layer0             
========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1049               4.5 %                
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_sdram_lb_Z138_layer0.C0_rmw_Z112_layer0:	1049 (1.90 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      805                3.37 %               
ARI1     710                11.1 %               
=================================================
Total COMBINATIONAL LOGIC in the block C0_sdram_lb_Z138_layer0.C0_rmw_Z112_layer0:	1515 (2.75 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     1                  0.5680 %             
=====================================================
Total MEMORY ELEMENTS in the block C0_sdram_lb_Z138_layer0.C0_rmw_Z112_layer0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_rmw_Z112_layer0.C0_multiburst_qr_Z113_layer0>
----------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_multiburst_qr_Z113_layer0   ########
Instance path:   C0_rmw_Z112_layer0.C0_multiburst_qr_Z113_layer0                  
==================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      75                 0.3220 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_rmw_Z112_layer0.C0_multiburst_qr_Z113_layer0:	75 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      142                0.5940 %             
ARI1     32                 0.5010 %             
=================================================
Total COMBINATIONAL LOGIC in the block C0_rmw_Z112_layer0.C0_multiburst_qr_Z113_layer0:	174 (0.32 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_rmw_Z112_layer0.C0_util_param_latency_1s_2s_0_0s>
--------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_param_latency_1s_2s_0_0s   ########
Instance path:   C0_rmw_Z112_layer0.C0_util_param_latency_1s_2s_0_0s                  
======================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.008580 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_rmw_Z112_layer0.C0_util_param_latency_1s_2s_0_0s:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_rmw_Z112_layer0.C0_util_param_latency_1s_2s_0_0s_0>
----------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_param_latency_1s_2s_0_0s_0   ########
Instance path:   C0_rmw_Z112_layer0.C0_util_param_latency_1s_2s_0_0s_0                  
========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.008580 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_rmw_Z112_layer0.C0_util_param_latency_1s_2s_0_0s_0:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_rmw_Z112_layer0.C0_util_param_latency_3s_2s_0_0s>
--------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_param_latency_3s_2s_0_0s   ########
Instance path:   C0_rmw_Z112_layer0.C0_util_param_latency_3s_2s_0_0s                  
======================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      7                  0.030 %              
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_rmw_Z112_layer0.C0_util_param_latency_3s_2s_0_0s:	7 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_sdram_lb_Z138_layer0.C0_util_sync_1s_0_0>
-------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_1s_0_0   ########
Instance path:   C0_sdram_lb_Z138_layer0.C0_util_sync_1s_0_0             
=========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.008580 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_sdram_lb_Z138_layer0.C0_util_sync_1s_0_0:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.004180 %           
=================================================
Total COMBINATIONAL LOGIC in the block C0_sdram_lb_Z138_layer0.C0_util_sync_1s_0_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_1s_0_0.C0_util_sync_flops_0>
--------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0   ########
Instance path:   C0_util_sync_1s_0_0.C0_util_sync_flops_0                 
==========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.008580 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_1s_0_0.C0_util_sync_flops_0:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.004180 %           
=================================================
Total COMBINATIONAL LOGIC in the block C0_util_sync_1s_0_0.C0_util_sync_flops_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_sdram_lb_Z138_layer0.C0_util_sync_1s_0_0_0>
---------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_1s_0_0_0   ########
Instance path:   C0_sdram_lb_Z138_layer0.C0_util_sync_1s_0_0_0             
===========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.008580 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_sdram_lb_Z138_layer0.C0_util_sync_1s_0_0_0:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.004180 %           
=================================================
Total COMBINATIONAL LOGIC in the block C0_sdram_lb_Z138_layer0.C0_util_sync_1s_0_0_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_1s_0_0_0.C0_util_sync_flops_0_41>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_41   ########
Instance path:   C0_util_sync_1s_0_0_0.C0_util_sync_flops_0_41               
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.008580 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_1s_0_0_0.C0_util_sync_flops_0_41:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.004180 %           
=================================================
Total COMBINATIONAL LOGIC in the block C0_util_sync_1s_0_0_0.C0_util_sync_flops_0_41:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_sdram_lb_Z138_layer0.C0_util_sync_bus_16s_0_1024s>
----------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_bus_16s_0_1024s   ########
Instance path:   C0_sdram_lb_Z138_layer0.C0_util_sync_bus_16s_0_1024s             
==================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      36                 0.1550 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_sdram_lb_Z138_layer0.C0_util_sync_bus_16s_0_1024s:	36 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      31                 0.130 %              
ARI1     8                  0.1250 %             
=================================================
Total COMBINATIONAL LOGIC in the block C0_sdram_lb_Z138_layer0.C0_util_sync_bus_16s_0_1024s:	39 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_bus_16s_0_1024s.C0_util_sync_flops_0_34>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_34   ########
Instance path:   C0_util_sync_bus_16s_0_1024s.C0_util_sync_flops_0_34        
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.008580 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_bus_16s_0_1024s.C0_util_sync_flops_0_34:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_bus_16s_0_1024s.C0_util_sync_toggle_pos_0s>
--------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_toggle_pos_0s   ########
Instance path:   C0_util_sync_bus_16s_0_1024s.C0_util_sync_toggle_pos_0s        
================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4                  0.01720 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_bus_16s_0_1024s.C0_util_sync_toggle_pos_0s:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      3                  0.01250 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_util_sync_bus_16s_0_1024s.C0_util_sync_toggle_pos_0s:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_toggle_pos_0s.C0_util_sync_flops_0_37>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_37   ########
Instance path:   C0_util_sync_toggle_pos_0s.C0_util_sync_flops_0_37          
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.008580 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_toggle_pos_0s.C0_util_sync_flops_0_37:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_bus_16s_0_1024s.C0_util_sync_toggle_pos_0s_1>
----------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_toggle_pos_0s_1   ########
Instance path:   C0_util_sync_bus_16s_0_1024s.C0_util_sync_toggle_pos_0s_1        
==================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5                  0.02150 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_bus_16s_0_1024s.C0_util_sync_toggle_pos_0s_1:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      4                  0.01670 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_util_sync_bus_16s_0_1024s.C0_util_sync_toggle_pos_0s_1:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_toggle_pos_0s_1.C0_util_sync_flops_0_38>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_38   ########
Instance path:   C0_util_sync_toggle_pos_0s_1.C0_util_sync_flops_0_38        
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.004290 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_toggle_pos_0s_1.C0_util_sync_flops_0_38:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_toggle_pos_0s_1.C0_util_sync_flops_0_40>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_40   ########
Instance path:   C0_util_sync_toggle_pos_0s_1.C0_util_sync_flops_0_40        
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.008580 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_toggle_pos_0s_1.C0_util_sync_flops_0_40:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_sdram_sys_top_Z139_layer0.C0_util_sync_reset_0>
--------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_reset_0   ########
Instance path:   C0_sdram_sys_top_Z139_layer0.C0_util_sync_reset_0        
==========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.004290 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_sdram_sys_top_Z139_layer0.C0_util_sync_reset_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_reset_0.C0_util_sync_flops_0_8_0>
------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_8_0   ########
Instance path:   C0_util_sync_reset_0.C0_util_sync_flops_0_8_0                
==============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.004290 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_reset_0.C0_util_sync_flops_0_8_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_DDR4_SS.PF_DDR4_SS_DDRPHY_BLK>
---------------------------------------------------------------------------
########   Utilization report for  cell:   PF_DDR4_SS_DDRPHY_BLK   ########
Instance path:   PF_DDR4_SS.PF_DDR4_SS_DDRPHY_BLK                          
===========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4772               20.5 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block PF_DDR4_SS.PF_DDR4_SS_DDRPHY_BLK:	4772 (8.66 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           5369               22.5 %               
ARI1          2086               32.6 %               
BLACK BOX     93                 80.2 %               
======================================================
Total COMBINATIONAL LOGIC in the block PF_DDR4_SS.PF_DDR4_SS_DDRPHY_BLK:	7548 (13.70 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     26                 14.8 %               
=====================================================
Total MEMORY ELEMENTS in the block PF_DDR4_SS.PF_DDR4_SS_DDRPHY_BLK:	26 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     6                  37.5 %               
===================================================
Total GLOBAL BUFFERS in the block PF_DDR4_SS.PF_DDR4_SS_DDRPHY_BLK:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
IO       61                 44.9 %               
=================================================
Total IO PADS in the block PF_DDR4_SS.PF_DDR4_SS_DDRPHY_BLK:	61 (0.11 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_DDR4_SS_DDRPHY_BLK.COREDDR_TIP_Z145_layer0>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   COREDDR_TIP_Z145_layer0   ########
Instance path:   PF_DDR4_SS_DDRPHY_BLK.COREDDR_TIP_Z145_layer0               
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4772               20.5 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block PF_DDR4_SS_DDRPHY_BLK.COREDDR_TIP_Z145_layer0:	4772 (8.66 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      5369               22.5 %               
ARI1     2086               32.6 %               
=================================================
Total COMBINATIONAL LOGIC in the block PF_DDR4_SS_DDRPHY_BLK.COREDDR_TIP_Z145_layer0:	7455 (13.54 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     26                 14.8 %               
=====================================================
Total MEMORY ELEMENTS in the block PF_DDR4_SS_DDRPHY_BLK.COREDDR_TIP_Z145_layer0:	26 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  6.25 %               
===================================================
Total GLOBAL BUFFERS in the block PF_DDR4_SS_DDRPHY_BLK.COREDDR_TIP_Z145_layer0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREDDR_TIP_Z145_layer0.COREDDR_TIP_INT_Z144_layer0>
---------------------------------------------------------------------------------
########   Utilization report for  cell:   COREDDR_TIP_INT_Z144_layer0   ########
Instance path:   COREDDR_TIP_Z145_layer0.COREDDR_TIP_INT_Z144_layer0             
=================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4772               20.5 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREDDR_TIP_Z145_layer0.COREDDR_TIP_INT_Z144_layer0:	4772 (8.66 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      5369               22.5 %               
ARI1     2086               32.6 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREDDR_TIP_Z145_layer0.COREDDR_TIP_INT_Z144_layer0:	7455 (13.54 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     26                 14.8 %               
=====================================================
Total MEMORY ELEMENTS in the block COREDDR_TIP_Z145_layer0.COREDDR_TIP_INT_Z144_layer0:	26 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  6.25 %               
===================================================
Total GLOBAL BUFFERS in the block COREDDR_TIP_Z145_layer0.COREDDR_TIP_INT_Z144_layer0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREDDR_TIP_INT_Z144_layer0.LANE_ALIGNMENT_4s_2s_3s_7s>
--------------------------------------------------------------------------------
########   Utilization report for  cell:   LANE_ALIGNMENT_4s_2s_3s_7s   ########
Instance path:   COREDDR_TIP_INT_Z144_layer0.LANE_ALIGNMENT_4s_2s_3s_7s         
================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      288                1.24 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREDDR_TIP_INT_Z144_layer0.LANE_ALIGNMENT_4s_2s_3s_7s:	288 (0.52 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      39                 0.1630 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREDDR_TIP_INT_Z144_layer0.LANE_ALIGNMENT_4s_2s_3s_7s:	39 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     24                 13.6 %               
=====================================================
Total MEMORY ELEMENTS in the block COREDDR_TIP_INT_Z144_layer0.LANE_ALIGNMENT_4s_2s_3s_7s:	24 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=LANE_ALIGNMENT_4s_2s_3s_7s.FIFO_BLK_3s_2s>
--------------------------------------------------------------------
########   Utilization report for  cell:   FIFO_BLK_3s_2s   ########
Instance path:   LANE_ALIGNMENT_4s_2s_3s_7s.FIFO_BLK_3s_2s          
====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      6                  0.02580 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block LANE_ALIGNMENT_4s_2s_3s_7s.FIFO_BLK_3s_2s:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      7                  0.02930 %            
=================================================
Total COMBINATIONAL LOGIC in the block LANE_ALIGNMENT_4s_2s_3s_7s.FIFO_BLK_3s_2s:	7 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     6                  3.41 %               
=====================================================
Total MEMORY ELEMENTS in the block LANE_ALIGNMENT_4s_2s_3s_7s.FIFO_BLK_3s_2s:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FIFO_BLK_3s_2s.ram_simple_dp_3s_64s_2s_2s>
--------------------------------------------------------------------------------
########   Utilization report for  cell:   ram_simple_dp_3s_64s_2s_2s   ########
Instance path:   FIFO_BLK_3s_2s.ram_simple_dp_3s_64s_2s_2s                      
================================================================================

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     6                  3.41 %               
=====================================================
Total MEMORY ELEMENTS in the block FIFO_BLK_3s_2s.ram_simple_dp_3s_64s_2s_2s:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=LANE_ALIGNMENT_4s_2s_3s_7s.FIFO_BLK_3s_2s_0>
----------------------------------------------------------------------
########   Utilization report for  cell:   FIFO_BLK_3s_2s_0   ########
Instance path:   LANE_ALIGNMENT_4s_2s_3s_7s.FIFO_BLK_3s_2s_0          
======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      6                  0.02580 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block LANE_ALIGNMENT_4s_2s_3s_7s.FIFO_BLK_3s_2s_0:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      8                  0.03350 %            
=================================================
Total COMBINATIONAL LOGIC in the block LANE_ALIGNMENT_4s_2s_3s_7s.FIFO_BLK_3s_2s_0:	8 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     6                  3.41 %               
=====================================================
Total MEMORY ELEMENTS in the block LANE_ALIGNMENT_4s_2s_3s_7s.FIFO_BLK_3s_2s_0:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FIFO_BLK_3s_2s_0.ram_simple_dp_3s_64s_2s_2s_0>
----------------------------------------------------------------------------------
########   Utilization report for  cell:   ram_simple_dp_3s_64s_2s_2s_0   ########
Instance path:   FIFO_BLK_3s_2s_0.ram_simple_dp_3s_64s_2s_2s_0                    
==================================================================================

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     6                  3.41 %               
=====================================================
Total MEMORY ELEMENTS in the block FIFO_BLK_3s_2s_0.ram_simple_dp_3s_64s_2s_2s_0:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=LANE_ALIGNMENT_4s_2s_3s_7s.FIFO_BLK_3s_2s_1>
----------------------------------------------------------------------
########   Utilization report for  cell:   FIFO_BLK_3s_2s_1   ########
Instance path:   LANE_ALIGNMENT_4s_2s_3s_7s.FIFO_BLK_3s_2s_1          
======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      6                  0.02580 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block LANE_ALIGNMENT_4s_2s_3s_7s.FIFO_BLK_3s_2s_1:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      8                  0.03350 %            
=================================================
Total COMBINATIONAL LOGIC in the block LANE_ALIGNMENT_4s_2s_3s_7s.FIFO_BLK_3s_2s_1:	8 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     6                  3.41 %               
=====================================================
Total MEMORY ELEMENTS in the block LANE_ALIGNMENT_4s_2s_3s_7s.FIFO_BLK_3s_2s_1:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FIFO_BLK_3s_2s_1.ram_simple_dp_3s_64s_2s_2s_1>
----------------------------------------------------------------------------------
########   Utilization report for  cell:   ram_simple_dp_3s_64s_2s_2s_1   ########
Instance path:   FIFO_BLK_3s_2s_1.ram_simple_dp_3s_64s_2s_2s_1                    
==================================================================================

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     6                  3.41 %               
=====================================================
Total MEMORY ELEMENTS in the block FIFO_BLK_3s_2s_1.ram_simple_dp_3s_64s_2s_2s_1:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=LANE_ALIGNMENT_4s_2s_3s_7s.FIFO_BLK_3s_2s_2>
----------------------------------------------------------------------
########   Utilization report for  cell:   FIFO_BLK_3s_2s_2   ########
Instance path:   LANE_ALIGNMENT_4s_2s_3s_7s.FIFO_BLK_3s_2s_2          
======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      6                  0.02580 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block LANE_ALIGNMENT_4s_2s_3s_7s.FIFO_BLK_3s_2s_2:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      8                  0.03350 %            
=================================================
Total COMBINATIONAL LOGIC in the block LANE_ALIGNMENT_4s_2s_3s_7s.FIFO_BLK_3s_2s_2:	8 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     6                  3.41 %               
=====================================================
Total MEMORY ELEMENTS in the block LANE_ALIGNMENT_4s_2s_3s_7s.FIFO_BLK_3s_2s_2:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FIFO_BLK_3s_2s_2.ram_simple_dp_3s_64s_2s_2s_2>
----------------------------------------------------------------------------------
########   Utilization report for  cell:   ram_simple_dp_3s_64s_2s_2s_2   ########
Instance path:   FIFO_BLK_3s_2s_2.ram_simple_dp_3s_64s_2s_2s_2                    
==================================================================================

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     6                  3.41 %               
=====================================================
Total MEMORY ELEMENTS in the block FIFO_BLK_3s_2s_2.ram_simple_dp_3s_64s_2s_2s_2:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=LANE_ALIGNMENT_4s_2s_3s_7s.LANE_CTRL_4s_1s>
---------------------------------------------------------------------
########   Utilization report for  cell:   LANE_CTRL_4s_1s   ########
Instance path:   LANE_ALIGNMENT_4s_2s_3s_7s.LANE_CTRL_4s_1s          
=====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.004290 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block LANE_ALIGNMENT_4s_2s_3s_7s.LANE_CTRL_4s_1s:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      3                  0.01250 %            
=================================================
Total COMBINATIONAL LOGIC in the block LANE_ALIGNMENT_4s_2s_3s_7s.LANE_CTRL_4s_1s:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREDDR_TIP_INT_Z144_layer0.TIP_CTRL_BLK_Z143_layer0>
------------------------------------------------------------------------------
########   Utilization report for  cell:   TIP_CTRL_BLK_Z143_layer0   ########
Instance path:   COREDDR_TIP_INT_Z144_layer0.TIP_CTRL_BLK_Z143_layer0         
==============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3647               15.7 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREDDR_TIP_INT_Z144_layer0.TIP_CTRL_BLK_Z143_layer0:	3647 (6.62 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      5221               21.8 %               
ARI1     2063               32.3 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREDDR_TIP_INT_Z144_layer0.TIP_CTRL_BLK_Z143_layer0:	7284 (13.23 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     2                  1.14 %               
=====================================================
Total MEMORY ELEMENTS in the block COREDDR_TIP_INT_Z144_layer0.TIP_CTRL_BLK_Z143_layer0:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=TIP_CTRL_BLK_Z143_layer0.LEVELLING_4s_8_8_8_8_8_8_8_8_8>
------------------------------------------------------------------------------------
########   Utilization report for  cell:   LEVELLING_4s_8_8_8_8_8_8_8_8_8   ########
Instance path:   TIP_CTRL_BLK_Z143_layer0.LEVELLING_4s_8_8_8_8_8_8_8_8_8            
====================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2225               9.55 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block TIP_CTRL_BLK_Z143_layer0.LEVELLING_4s_8_8_8_8_8_8_8_8_8:	2225 (4.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      3438               14.4 %               
ARI1     1225               19.2 %               
=================================================
Total COMBINATIONAL LOGIC in the block TIP_CTRL_BLK_Z143_layer0.LEVELLING_4s_8_8_8_8_8_8_8_8_8:	4663 (8.47 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=LEVELLING_4s_8_8_8_8_8_8_8_8_8.DELAY_CTRL_8s_1s>
----------------------------------------------------------------------
########   Utilization report for  cell:   DELAY_CTRL_8s_1s   ########
Instance path:   LEVELLING_4s_8_8_8_8_8_8_8_8_8.DELAY_CTRL_8s_1s      
======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      10                 0.04290 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block LEVELLING_4s_8_8_8_8_8_8_8_8_8.DELAY_CTRL_8s_1s:	10 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      20                 0.08370 %            
ARI1     8                  0.1250 %             
=================================================
Total COMBINATIONAL LOGIC in the block LEVELLING_4s_8_8_8_8_8_8_8_8_8.DELAY_CTRL_8s_1s:	28 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=LEVELLING_4s_8_8_8_8_8_8_8_8_8.DELAY_CTRL_8s_1s_3>
------------------------------------------------------------------------
########   Utilization report for  cell:   DELAY_CTRL_8s_1s_3   ########
Instance path:   LEVELLING_4s_8_8_8_8_8_8_8_8_8.DELAY_CTRL_8s_1s_3      
========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      10                 0.04290 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block LEVELLING_4s_8_8_8_8_8_8_8_8_8.DELAY_CTRL_8s_1s_3:	10 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.02510 %            
ARI1     8                  0.1250 %             
=================================================
Total COMBINATIONAL LOGIC in the block LEVELLING_4s_8_8_8_8_8_8_8_8_8.DELAY_CTRL_8s_1s_3:	14 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=LEVELLING_4s_8_8_8_8_8_8_8_8_8.DELAY_CTRL_8s_1s_4>
------------------------------------------------------------------------
########   Utilization report for  cell:   DELAY_CTRL_8s_1s_4   ########
Instance path:   LEVELLING_4s_8_8_8_8_8_8_8_8_8.DELAY_CTRL_8s_1s_4      
========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      10                 0.04290 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block LEVELLING_4s_8_8_8_8_8_8_8_8_8.DELAY_CTRL_8s_1s_4:	10 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      7                  0.02930 %            
ARI1     8                  0.1250 %             
=================================================
Total COMBINATIONAL LOGIC in the block LEVELLING_4s_8_8_8_8_8_8_8_8_8.DELAY_CTRL_8s_1s_4:	15 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=LEVELLING_4s_8_8_8_8_8_8_8_8_8.DELAY_CTRL_8s_1s_5>
------------------------------------------------------------------------
########   Utilization report for  cell:   DELAY_CTRL_8s_1s_5   ########
Instance path:   LEVELLING_4s_8_8_8_8_8_8_8_8_8.DELAY_CTRL_8s_1s_5      
========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      10                 0.04290 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block LEVELLING_4s_8_8_8_8_8_8_8_8_8.DELAY_CTRL_8s_1s_5:	10 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      4                  0.01670 %            
ARI1     8                  0.1250 %             
=================================================
Total COMBINATIONAL LOGIC in the block LEVELLING_4s_8_8_8_8_8_8_8_8_8.DELAY_CTRL_8s_1s_5:	12 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=LEVELLING_4s_8_8_8_8_8_8_8_8_8.IOG_IF_4s_36s_0_1>
-----------------------------------------------------------------------
########   Utilization report for  cell:   IOG_IF_4s_36s_0_1   ########
Instance path:   LEVELLING_4s_8_8_8_8_8_8_8_8_8.IOG_IF_4s_36s_0_1      
=======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      70                 0.30 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block LEVELLING_4s_8_8_8_8_8_8_8_8_8.IOG_IF_4s_36s_0_1:	70 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      65                 0.2720 %             
ARI1     9                  0.1410 %             
=================================================
Total COMBINATIONAL LOGIC in the block LEVELLING_4s_8_8_8_8_8_8_8_8_8.IOG_IF_4s_36s_0_1:	74 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=IOG_IF_4s_36s_0_1.APB_IOG_CTRL_SM>
---------------------------------------------------------------------
########   Utilization report for  cell:   APB_IOG_CTRL_SM   ########
Instance path:   IOG_IF_4s_36s_0_1.APB_IOG_CTRL_SM                   
=====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      17                 0.0730 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block IOG_IF_4s_36s_0_1.APB_IOG_CTRL_SM:	17 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      12                 0.05020 %            
ARI1     9                  0.1410 %             
=================================================
Total COMBINATIONAL LOGIC in the block IOG_IF_4s_36s_0_1.APB_IOG_CTRL_SM:	21 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=LEVELLING_4s_8_8_8_8_8_8_8_8_8.RDLVL_4s_8_8_8_8_8_8_8_8_8>
--------------------------------------------------------------------------------
########   Utilization report for  cell:   RDLVL_4s_8_8_8_8_8_8_8_8_8   ########
Instance path:   LEVELLING_4s_8_8_8_8_8_8_8_8_8.RDLVL_4s_8_8_8_8_8_8_8_8_8      
================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1893               8.13 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block LEVELLING_4s_8_8_8_8_8_8_8_8_8.RDLVL_4s_8_8_8_8_8_8_8_8_8:	1893 (3.44 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      3123               13.1 %               
ARI1     1128               17.6 %               
=================================================
Total COMBINATIONAL LOGIC in the block LEVELLING_4s_8_8_8_8_8_8_8_8_8.RDLVL_4s_8_8_8_8_8_8_8_8_8:	4251 (7.72 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=RDLVL_4s_8_8_8_8_8_8_8_8_8.RDLVL_SMS_4s_8_8_8_8_8_8_8_8_8>
------------------------------------------------------------------------------------
########   Utilization report for  cell:   RDLVL_SMS_4s_8_8_8_8_8_8_8_8_8   ########
Instance path:   RDLVL_4s_8_8_8_8_8_8_8_8_8.RDLVL_SMS_4s_8_8_8_8_8_8_8_8_8          
====================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1893               8.13 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block RDLVL_4s_8_8_8_8_8_8_8_8_8.RDLVL_SMS_4s_8_8_8_8_8_8_8_8_8:	1893 (3.44 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      3123               13.1 %               
ARI1     1128               17.6 %               
=================================================
Total COMBINATIONAL LOGIC in the block RDLVL_4s_8_8_8_8_8_8_8_8_8.RDLVL_SMS_4s_8_8_8_8_8_8_8_8_8:	4251 (7.72 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=RDLVL_SMS_4s_8_8_8_8_8_8_8_8_8.RDLVL_TRAIN>
-----------------------------------------------------------------
########   Utilization report for  cell:   RDLVL_TRAIN   ########
Instance path:   RDLVL_SMS_4s_8_8_8_8_8_8_8_8_8.RDLVL_TRAIN      
=================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      474                2.03 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block RDLVL_SMS_4s_8_8_8_8_8_8_8_8_8.RDLVL_TRAIN:	474 (0.86 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      782                3.27 %               
ARI1     282                4.41 %               
=================================================
Total COMBINATIONAL LOGIC in the block RDLVL_SMS_4s_8_8_8_8_8_8_8_8_8.RDLVL_TRAIN:	1064 (1.93 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=RDLVL_TRAIN.dq_align_dqs_optimization_3>
---------------------------------------------------------------------------------
########   Utilization report for  cell:   dq_align_dqs_optimization_3   ########
Instance path:   RDLVL_TRAIN.dq_align_dqs_optimization_3                         
=================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      213                0.9140 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block RDLVL_TRAIN.dq_align_dqs_optimization_3:	213 (0.39 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      375                1.57 %               
ARI1     227                3.55 %               
=================================================
Total COMBINATIONAL LOGIC in the block RDLVL_TRAIN.dq_align_dqs_optimization_3:	602 (1.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=RDLVL_TRAIN.gate_training_3>
---------------------------------------------------------------------
########   Utilization report for  cell:   gate_training_3   ########
Instance path:   RDLVL_TRAIN.gate_training_3                         
=====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      261                1.12 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block RDLVL_TRAIN.gate_training_3:	261 (0.47 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      406                1.7 %                
ARI1     55                 0.860 %              
=================================================
Total COMBINATIONAL LOGIC in the block RDLVL_TRAIN.gate_training_3:	461 (0.84 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=RDLVL_SMS_4s_8_8_8_8_8_8_8_8_8.RDLVL_TRAIN_3>
-------------------------------------------------------------------
########   Utilization report for  cell:   RDLVL_TRAIN_3   ########
Instance path:   RDLVL_SMS_4s_8_8_8_8_8_8_8_8_8.RDLVL_TRAIN_3      
===================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      473                2.03 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block RDLVL_SMS_4s_8_8_8_8_8_8_8_8_8.RDLVL_TRAIN_3:	473 (0.86 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      779                3.26 %               
ARI1     282                4.41 %               
=================================================
Total COMBINATIONAL LOGIC in the block RDLVL_SMS_4s_8_8_8_8_8_8_8_8_8.RDLVL_TRAIN_3:	1061 (1.93 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=RDLVL_TRAIN_3.dq_align_dqs_optimization_3_0>
-----------------------------------------------------------------------------------
########   Utilization report for  cell:   dq_align_dqs_optimization_3_0   ########
Instance path:   RDLVL_TRAIN_3.dq_align_dqs_optimization_3_0                       
===================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      212                0.910 %              
=================================================
Total SEQUENTIAL ELEMENTS in the block RDLVL_TRAIN_3.dq_align_dqs_optimization_3_0:	212 (0.38 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      373                1.56 %               
ARI1     227                3.55 %               
=================================================
Total COMBINATIONAL LOGIC in the block RDLVL_TRAIN_3.dq_align_dqs_optimization_3_0:	600 (1.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=RDLVL_TRAIN_3.gate_training_3_0>
-----------------------------------------------------------------------
########   Utilization report for  cell:   gate_training_3_0   ########
Instance path:   RDLVL_TRAIN_3.gate_training_3_0                       
=======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      261                1.12 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block RDLVL_TRAIN_3.gate_training_3_0:	261 (0.47 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      405                1.69 %               
ARI1     55                 0.860 %              
=================================================
Total COMBINATIONAL LOGIC in the block RDLVL_TRAIN_3.gate_training_3_0:	460 (0.84 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=RDLVL_SMS_4s_8_8_8_8_8_8_8_8_8.RDLVL_TRAIN_4>
-------------------------------------------------------------------
########   Utilization report for  cell:   RDLVL_TRAIN_4   ########
Instance path:   RDLVL_SMS_4s_8_8_8_8_8_8_8_8_8.RDLVL_TRAIN_4      
===================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      473                2.03 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block RDLVL_SMS_4s_8_8_8_8_8_8_8_8_8.RDLVL_TRAIN_4:	473 (0.86 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      778                3.25 %               
ARI1     282                4.41 %               
=================================================
Total COMBINATIONAL LOGIC in the block RDLVL_SMS_4s_8_8_8_8_8_8_8_8_8.RDLVL_TRAIN_4:	1060 (1.92 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=RDLVL_TRAIN_4.dq_align_dqs_optimization_3_1>
-----------------------------------------------------------------------------------
########   Utilization report for  cell:   dq_align_dqs_optimization_3_1   ########
Instance path:   RDLVL_TRAIN_4.dq_align_dqs_optimization_3_1                       
===================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      212                0.910 %              
=================================================
Total SEQUENTIAL ELEMENTS in the block RDLVL_TRAIN_4.dq_align_dqs_optimization_3_1:	212 (0.38 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      374                1.56 %               
ARI1     227                3.55 %               
=================================================
Total COMBINATIONAL LOGIC in the block RDLVL_TRAIN_4.dq_align_dqs_optimization_3_1:	601 (1.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=RDLVL_TRAIN_4.gate_training_3_1>
-----------------------------------------------------------------------
########   Utilization report for  cell:   gate_training_3_1   ########
Instance path:   RDLVL_TRAIN_4.gate_training_3_1                       
=======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      261                1.12 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block RDLVL_TRAIN_4.gate_training_3_1:	261 (0.47 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      403                1.69 %               
ARI1     55                 0.860 %              
=================================================
Total COMBINATIONAL LOGIC in the block RDLVL_TRAIN_4.gate_training_3_1:	458 (0.83 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=RDLVL_SMS_4s_8_8_8_8_8_8_8_8_8.RDLVL_TRAIN_5>
-------------------------------------------------------------------
########   Utilization report for  cell:   RDLVL_TRAIN_5   ########
Instance path:   RDLVL_SMS_4s_8_8_8_8_8_8_8_8_8.RDLVL_TRAIN_5      
===================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      473                2.03 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block RDLVL_SMS_4s_8_8_8_8_8_8_8_8_8.RDLVL_TRAIN_5:	473 (0.86 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      783                3.28 %               
ARI1     282                4.41 %               
=================================================
Total COMBINATIONAL LOGIC in the block RDLVL_SMS_4s_8_8_8_8_8_8_8_8_8.RDLVL_TRAIN_5:	1065 (1.93 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=RDLVL_TRAIN_5.dq_align_dqs_optimization_3_2>
-----------------------------------------------------------------------------------
########   Utilization report for  cell:   dq_align_dqs_optimization_3_2   ########
Instance path:   RDLVL_TRAIN_5.dq_align_dqs_optimization_3_2                       
===================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      212                0.910 %              
=================================================
Total SEQUENTIAL ELEMENTS in the block RDLVL_TRAIN_5.dq_align_dqs_optimization_3_2:	212 (0.38 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      377                1.58 %               
ARI1     227                3.55 %               
=================================================
Total COMBINATIONAL LOGIC in the block RDLVL_TRAIN_5.dq_align_dqs_optimization_3_2:	604 (1.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=RDLVL_TRAIN_5.gate_training_3_2>
-----------------------------------------------------------------------
########   Utilization report for  cell:   gate_training_3_2   ########
Instance path:   RDLVL_TRAIN_5.gate_training_3_2                       
=======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      261                1.12 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block RDLVL_TRAIN_5.gate_training_3_2:	261 (0.47 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      405                1.69 %               
ARI1     55                 0.860 %              
=================================================
Total COMBINATIONAL LOGIC in the block RDLVL_TRAIN_5.gate_training_3_2:	460 (0.84 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=LEVELLING_4s_8_8_8_8_8_8_8_8_8.TRN_COMPLETE_Z141_layer0>
------------------------------------------------------------------------------
########   Utilization report for  cell:   TRN_COMPLETE_Z141_layer0   ########
Instance path:   LEVELLING_4s_8_8_8_8_8_8_8_8_8.TRN_COMPLETE_Z141_layer0      
==============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      9                  0.03860 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block LEVELLING_4s_8_8_8_8_8_8_8_8_8.TRN_COMPLETE_Z141_layer0:	9 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      24                 0.10 %               
=================================================
Total COMBINATIONAL LOGIC in the block LEVELLING_4s_8_8_8_8_8_8_8_8_8.TRN_COMPLETE_Z141_layer0:	24 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=LEVELLING_4s_8_8_8_8_8_8_8_8_8.VREF_TR_4s>
----------------------------------------------------------------
########   Utilization report for  cell:   VREF_TR_4s   ########
Instance path:   LEVELLING_4s_8_8_8_8_8_8_8_8_8.VREF_TR_4s      
================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5                  0.02150 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block LEVELLING_4s_8_8_8_8_8_8_8_8_8.VREF_TR_4s:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.02510 %            
=================================================
Total COMBINATIONAL LOGIC in the block LEVELLING_4s_8_8_8_8_8_8_8_8_8.VREF_TR_4s:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=LEVELLING_4s_8_8_8_8_8_8_8_8_8.WRLVL_4s>
--------------------------------------------------------------
########   Utilization report for  cell:   WRLVL_4s   ########
Instance path:   LEVELLING_4s_8_8_8_8_8_8_8_8_8.WRLVL_4s      
==============================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      208                0.8930 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block LEVELLING_4s_8_8_8_8_8_8_8_8_8.WRLVL_4s:	208 (0.38 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      182                0.7610 %             
ARI1     56                 0.8760 %             
=================================================
Total COMBINATIONAL LOGIC in the block LEVELLING_4s_8_8_8_8_8_8_8_8_8.WRLVL_4s:	238 (0.43 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=WRLVL_4s.WRLVL_BOT>
---------------------------------------------------------------
########   Utilization report for  cell:   WRLVL_BOT   ########
Instance path:   WRLVL_4s.WRLVL_BOT                            
===============================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      52                 0.2230 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block WRLVL_4s.WRLVL_BOT:	52 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      13                 0.05440 %            
ARI1     14                 0.2190 %             
=================================================
Total COMBINATIONAL LOGIC in the block WRLVL_4s.WRLVL_BOT:	27 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=WRLVL_4s.WRLVL_BOT_3>
-----------------------------------------------------------------
########   Utilization report for  cell:   WRLVL_BOT_3   ########
Instance path:   WRLVL_4s.WRLVL_BOT_3                            
=================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      52                 0.2230 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block WRLVL_4s.WRLVL_BOT_3:	52 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      16                 0.06690 %            
ARI1     14                 0.2190 %             
=================================================
Total COMBINATIONAL LOGIC in the block WRLVL_4s.WRLVL_BOT_3:	30 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=WRLVL_4s.WRLVL_BOT_4>
-----------------------------------------------------------------
########   Utilization report for  cell:   WRLVL_BOT_4   ########
Instance path:   WRLVL_4s.WRLVL_BOT_4                            
=================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      52                 0.2230 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block WRLVL_4s.WRLVL_BOT_4:	52 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      29                 0.1210 %             
ARI1     14                 0.2190 %             
=================================================
Total COMBINATIONAL LOGIC in the block WRLVL_4s.WRLVL_BOT_4:	43 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=WRLVL_4s.WRLVL_BOT_5>
-----------------------------------------------------------------
########   Utilization report for  cell:   WRLVL_BOT_5   ########
Instance path:   WRLVL_4s.WRLVL_BOT_5                            
=================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      52                 0.2230 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block WRLVL_4s.WRLVL_BOT_5:	52 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      124                0.5190 %             
ARI1     14                 0.2190 %             
=================================================
Total COMBINATIONAL LOGIC in the block WRLVL_4s.WRLVL_BOT_5:	138 (0.25 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=TIP_CTRL_BLK_Z143_layer0.PHY_SIG_MOD_4s_2s>
-----------------------------------------------------------------------
########   Utilization report for  cell:   PHY_SIG_MOD_4s_2s   ########
Instance path:   TIP_CTRL_BLK_Z143_layer0.PHY_SIG_MOD_4s_2s            
=======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      526                2.26 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block TIP_CTRL_BLK_Z143_layer0.PHY_SIG_MOD_4s_2s:	526 (0.96 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      888                3.71 %               
ARI1     360                5.63 %               
=================================================
Total COMBINATIONAL LOGIC in the block TIP_CTRL_BLK_Z143_layer0.PHY_SIG_MOD_4s_2s:	1248 (2.27 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=TIP_CTRL_BLK_Z143_layer0.TRN_CLK_4s_1s_0s_1s_2s_3s_4s>
----------------------------------------------------------------------------------
########   Utilization report for  cell:   TRN_CLK_4s_1s_0s_1s_2s_3s_4s   ########
Instance path:   TIP_CTRL_BLK_Z143_layer0.TRN_CLK_4s_1s_0s_1s_2s_3s_4s            
==================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      454                1.95 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block TIP_CTRL_BLK_Z143_layer0.TRN_CLK_4s_1s_0s_1s_2s_3s_4s:	454 (0.82 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      707                2.96 %               
ARI1     307                4.8 %                
=================================================
Total COMBINATIONAL LOGIC in the block TIP_CTRL_BLK_Z143_layer0.TRN_CLK_4s_1s_0s_1s_2s_3s_4s:	1014 (1.84 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     2                  1.14 %               
=====================================================
Total MEMORY ELEMENTS in the block TIP_CTRL_BLK_Z143_layer0.TRN_CLK_4s_1s_0s_1s_2s_3s_4s:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=TRN_CLK_4s_1s_0s_1s_2s_3s_4s.flag_generator_1s>
-----------------------------------------------------------------------
########   Utilization report for  cell:   flag_generator_1s   ########
Instance path:   TRN_CLK_4s_1s_0s_1s_2s_3s_4s.flag_generator_1s        
=======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      6                  0.02580 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block TRN_CLK_4s_1s_0s_1s_2s_3s_4s.flag_generator_1s:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      4                  0.01670 %            
=================================================
Total COMBINATIONAL LOGIC in the block TRN_CLK_4s_1s_0s_1s_2s_3s_4s.flag_generator_1s:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=flag_generator_1s.data_transition_detector_1s_8>
-----------------------------------------------------------------------------------
########   Utilization report for  cell:   data_transition_detector_1s_8   ########
Instance path:   flag_generator_1s.data_transition_detector_1s_8                   
===================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.01290 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block flag_generator_1s.data_transition_detector_1s_8:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.004180 %           
=================================================
Total COMBINATIONAL LOGIC in the block flag_generator_1s.data_transition_detector_1s_8:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=flag_generator_1s.noisy_data_detector_1s>
----------------------------------------------------------------------------
########   Utilization report for  cell:   noisy_data_detector_1s   ########
Instance path:   flag_generator_1s.noisy_data_detector_1s                   
============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.01290 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block flag_generator_1s.noisy_data_detector_1s:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.008370 %           
=================================================
Total COMBINATIONAL LOGIC in the block flag_generator_1s.noisy_data_detector_1s:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=TRN_CLK_4s_1s_0s_1s_2s_3s_4s.flag_generator_1s_10>
--------------------------------------------------------------------------
########   Utilization report for  cell:   flag_generator_1s_10   ########
Instance path:   TRN_CLK_4s_1s_0s_1s_2s_3s_4s.flag_generator_1s_10        
==========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      6                  0.02580 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block TRN_CLK_4s_1s_0s_1s_2s_3s_4s.flag_generator_1s_10:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      4                  0.01670 %            
=================================================
Total COMBINATIONAL LOGIC in the block TRN_CLK_4s_1s_0s_1s_2s_3s_4s.flag_generator_1s_10:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=flag_generator_1s_10.data_transition_detector_1s_8_2>
-------------------------------------------------------------------------------------
########   Utilization report for  cell:   data_transition_detector_1s_8_2   ########
Instance path:   flag_generator_1s_10.data_transition_detector_1s_8_2                
=====================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.01290 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block flag_generator_1s_10.data_transition_detector_1s_8_2:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.004180 %           
=================================================
Total COMBINATIONAL LOGIC in the block flag_generator_1s_10.data_transition_detector_1s_8_2:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=flag_generator_1s_10.noisy_data_detector_1s_2>
------------------------------------------------------------------------------
########   Utilization report for  cell:   noisy_data_detector_1s_2   ########
Instance path:   flag_generator_1s_10.noisy_data_detector_1s_2                
==============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.01290 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block flag_generator_1s_10.noisy_data_detector_1s_2:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.008370 %           
=================================================
Total COMBINATIONAL LOGIC in the block flag_generator_1s_10.noisy_data_detector_1s_2:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=TRN_CLK_4s_1s_0s_1s_2s_3s_4s.flag_generator_1s_11>
--------------------------------------------------------------------------
########   Utilization report for  cell:   flag_generator_1s_11   ########
Instance path:   TRN_CLK_4s_1s_0s_1s_2s_3s_4s.flag_generator_1s_11        
==========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      6                  0.02580 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block TRN_CLK_4s_1s_0s_1s_2s_3s_4s.flag_generator_1s_11:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      4                  0.01670 %            
=================================================
Total COMBINATIONAL LOGIC in the block TRN_CLK_4s_1s_0s_1s_2s_3s_4s.flag_generator_1s_11:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=flag_generator_1s_11.data_transition_detector_1s_8_3>
-------------------------------------------------------------------------------------
########   Utilization report for  cell:   data_transition_detector_1s_8_3   ########
Instance path:   flag_generator_1s_11.data_transition_detector_1s_8_3                
=====================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.01290 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block flag_generator_1s_11.data_transition_detector_1s_8_3:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.004180 %           
=================================================
Total COMBINATIONAL LOGIC in the block flag_generator_1s_11.data_transition_detector_1s_8_3:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=flag_generator_1s_11.noisy_data_detector_1s_3>
------------------------------------------------------------------------------
########   Utilization report for  cell:   noisy_data_detector_1s_3   ########
Instance path:   flag_generator_1s_11.noisy_data_detector_1s_3                
==============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.01290 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block flag_generator_1s_11.noisy_data_detector_1s_3:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.008370 %           
=================================================
Total COMBINATIONAL LOGIC in the block flag_generator_1s_11.noisy_data_detector_1s_3:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=TRN_CLK_4s_1s_0s_1s_2s_3s_4s.flag_generator_1s_12>
--------------------------------------------------------------------------
########   Utilization report for  cell:   flag_generator_1s_12   ########
Instance path:   TRN_CLK_4s_1s_0s_1s_2s_3s_4s.flag_generator_1s_12        
==========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      6                  0.02580 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block TRN_CLK_4s_1s_0s_1s_2s_3s_4s.flag_generator_1s_12:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      4                  0.01670 %            
=================================================
Total COMBINATIONAL LOGIC in the block TRN_CLK_4s_1s_0s_1s_2s_3s_4s.flag_generator_1s_12:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=flag_generator_1s_12.data_transition_detector_1s_8_4>
-------------------------------------------------------------------------------------
########   Utilization report for  cell:   data_transition_detector_1s_8_4   ########
Instance path:   flag_generator_1s_12.data_transition_detector_1s_8_4                
=====================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.01290 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block flag_generator_1s_12.data_transition_detector_1s_8_4:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.004180 %           
=================================================
Total COMBINATIONAL LOGIC in the block flag_generator_1s_12.data_transition_detector_1s_8_4:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=flag_generator_1s_12.noisy_data_detector_1s_4>
------------------------------------------------------------------------------
########   Utilization report for  cell:   noisy_data_detector_1s_4   ########
Instance path:   flag_generator_1s_12.noisy_data_detector_1s_4                
==============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.01290 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block flag_generator_1s_12.noisy_data_detector_1s_4:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.008370 %           
=================================================
Total COMBINATIONAL LOGIC in the block flag_generator_1s_12.noisy_data_detector_1s_4:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=TRN_CLK_4s_1s_0s_1s_2s_3s_4s.flag_generator_1s_13>
--------------------------------------------------------------------------
########   Utilization report for  cell:   flag_generator_1s_13   ########
Instance path:   TRN_CLK_4s_1s_0s_1s_2s_3s_4s.flag_generator_1s_13        
==========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      6                  0.02580 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block TRN_CLK_4s_1s_0s_1s_2s_3s_4s.flag_generator_1s_13:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      4                  0.01670 %            
=================================================
Total COMBINATIONAL LOGIC in the block TRN_CLK_4s_1s_0s_1s_2s_3s_4s.flag_generator_1s_13:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=flag_generator_1s_13.data_transition_detector_1s_8_5>
-------------------------------------------------------------------------------------
########   Utilization report for  cell:   data_transition_detector_1s_8_5   ########
Instance path:   flag_generator_1s_13.data_transition_detector_1s_8_5                
=====================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.01290 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block flag_generator_1s_13.data_transition_detector_1s_8_5:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.004180 %           
=================================================
Total COMBINATIONAL LOGIC in the block flag_generator_1s_13.data_transition_detector_1s_8_5:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=flag_generator_1s_13.noisy_data_detector_1s_5>
------------------------------------------------------------------------------
########   Utilization report for  cell:   noisy_data_detector_1s_5   ########
Instance path:   flag_generator_1s_13.noisy_data_detector_1s_5                
==============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.01290 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block flag_generator_1s_13.noisy_data_detector_1s_5:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.008370 %           
=================================================
Total COMBINATIONAL LOGIC in the block flag_generator_1s_13.noisy_data_detector_1s_5:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=TRN_CLK_4s_1s_0s_1s_2s_3s_4s.flag_generator_1s_14>
--------------------------------------------------------------------------
########   Utilization report for  cell:   flag_generator_1s_14   ########
Instance path:   TRN_CLK_4s_1s_0s_1s_2s_3s_4s.flag_generator_1s_14        
==========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      6                  0.02580 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block TRN_CLK_4s_1s_0s_1s_2s_3s_4s.flag_generator_1s_14:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      4                  0.01670 %            
=================================================
Total COMBINATIONAL LOGIC in the block TRN_CLK_4s_1s_0s_1s_2s_3s_4s.flag_generator_1s_14:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=flag_generator_1s_14.data_transition_detector_1s_8_6>
-------------------------------------------------------------------------------------
########   Utilization report for  cell:   data_transition_detector_1s_8_6   ########
Instance path:   flag_generator_1s_14.data_transition_detector_1s_8_6                
=====================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.01290 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block flag_generator_1s_14.data_transition_detector_1s_8_6:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.004180 %           
=================================================
Total COMBINATIONAL LOGIC in the block flag_generator_1s_14.data_transition_detector_1s_8_6:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=flag_generator_1s_14.noisy_data_detector_1s_6>
------------------------------------------------------------------------------
########   Utilization report for  cell:   noisy_data_detector_1s_6   ########
Instance path:   flag_generator_1s_14.noisy_data_detector_1s_6                
==============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.01290 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block flag_generator_1s_14.noisy_data_detector_1s_6:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.008370 %           
=================================================
Total COMBINATIONAL LOGIC in the block flag_generator_1s_14.noisy_data_detector_1s_6:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=TRN_CLK_4s_1s_0s_1s_2s_3s_4s.flag_generator_1s_15>
--------------------------------------------------------------------------
########   Utilization report for  cell:   flag_generator_1s_15   ########
Instance path:   TRN_CLK_4s_1s_0s_1s_2s_3s_4s.flag_generator_1s_15        
==========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      6                  0.02580 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block TRN_CLK_4s_1s_0s_1s_2s_3s_4s.flag_generator_1s_15:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      4                  0.01670 %            
=================================================
Total COMBINATIONAL LOGIC in the block TRN_CLK_4s_1s_0s_1s_2s_3s_4s.flag_generator_1s_15:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=flag_generator_1s_15.data_transition_detector_1s_8_7>
-------------------------------------------------------------------------------------
########   Utilization report for  cell:   data_transition_detector_1s_8_7   ########
Instance path:   flag_generator_1s_15.data_transition_detector_1s_8_7                
=====================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.01290 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block flag_generator_1s_15.data_transition_detector_1s_8_7:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.004180 %           
=================================================
Total COMBINATIONAL LOGIC in the block flag_generator_1s_15.data_transition_detector_1s_8_7:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=flag_generator_1s_15.noisy_data_detector_1s_7>
------------------------------------------------------------------------------
########   Utilization report for  cell:   noisy_data_detector_1s_7   ########
Instance path:   flag_generator_1s_15.noisy_data_detector_1s_7                
==============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.01290 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block flag_generator_1s_15.noisy_data_detector_1s_7:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.008370 %           
=================================================
Total COMBINATIONAL LOGIC in the block flag_generator_1s_15.noisy_data_detector_1s_7:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=TRN_CLK_4s_1s_0s_1s_2s_3s_4s.flag_generator_1s_8>
-------------------------------------------------------------------------
########   Utilization report for  cell:   flag_generator_1s_8   ########
Instance path:   TRN_CLK_4s_1s_0s_1s_2s_3s_4s.flag_generator_1s_8        
=========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      6                  0.02580 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block TRN_CLK_4s_1s_0s_1s_2s_3s_4s.flag_generator_1s_8:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      4                  0.01670 %            
=================================================
Total COMBINATIONAL LOGIC in the block TRN_CLK_4s_1s_0s_1s_2s_3s_4s.flag_generator_1s_8:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=flag_generator_1s_8.data_transition_detector_1s_8_0>
-------------------------------------------------------------------------------------
########   Utilization report for  cell:   data_transition_detector_1s_8_0   ########
Instance path:   flag_generator_1s_8.data_transition_detector_1s_8_0                 
=====================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.01290 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block flag_generator_1s_8.data_transition_detector_1s_8_0:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.004180 %           
=================================================
Total COMBINATIONAL LOGIC in the block flag_generator_1s_8.data_transition_detector_1s_8_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=flag_generator_1s_8.noisy_data_detector_1s_0>
------------------------------------------------------------------------------
########   Utilization report for  cell:   noisy_data_detector_1s_0   ########
Instance path:   flag_generator_1s_8.noisy_data_detector_1s_0                 
==============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.01290 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block flag_generator_1s_8.noisy_data_detector_1s_0:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.008370 %           
=================================================
Total COMBINATIONAL LOGIC in the block flag_generator_1s_8.noisy_data_detector_1s_0:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=TRN_CLK_4s_1s_0s_1s_2s_3s_4s.flag_generator_1s_9>
-------------------------------------------------------------------------
########   Utilization report for  cell:   flag_generator_1s_9   ########
Instance path:   TRN_CLK_4s_1s_0s_1s_2s_3s_4s.flag_generator_1s_9        
=========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      6                  0.02580 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block TRN_CLK_4s_1s_0s_1s_2s_3s_4s.flag_generator_1s_9:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      4                  0.01670 %            
=================================================
Total COMBINATIONAL LOGIC in the block TRN_CLK_4s_1s_0s_1s_2s_3s_4s.flag_generator_1s_9:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=flag_generator_1s_9.data_transition_detector_1s_8_1>
-------------------------------------------------------------------------------------
########   Utilization report for  cell:   data_transition_detector_1s_8_1   ########
Instance path:   flag_generator_1s_9.data_transition_detector_1s_8_1                 
=====================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.01290 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block flag_generator_1s_9.data_transition_detector_1s_8_1:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.004180 %           
=================================================
Total COMBINATIONAL LOGIC in the block flag_generator_1s_9.data_transition_detector_1s_8_1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=flag_generator_1s_9.noisy_data_detector_1s_1>
------------------------------------------------------------------------------
########   Utilization report for  cell:   noisy_data_detector_1s_1   ########
Instance path:   flag_generator_1s_9.noisy_data_detector_1s_1                 
==============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.01290 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block flag_generator_1s_9.noisy_data_detector_1s_1:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.008370 %           
=================================================
Total COMBINATIONAL LOGIC in the block flag_generator_1s_9.noisy_data_detector_1s_1:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=TRN_CLK_4s_1s_0s_1s_2s_3s_4s.trn_bclksclk>
------------------------------------------------------------------
########   Utilization report for  cell:   trn_bclksclk   ########
Instance path:   TRN_CLK_4s_1s_0s_1s_2s_3s_4s.trn_bclksclk        
==================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      50                 0.2150 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block TRN_CLK_4s_1s_0s_1s_2s_3s_4s.trn_bclksclk:	50 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      51                 0.2130 %             
ARI1     19                 0.2970 %             
=================================================
Total COMBINATIONAL LOGIC in the block TRN_CLK_4s_1s_0s_1s_2s_3s_4s.trn_bclksclk:	70 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=TRN_CLK_4s_1s_0s_1s_2s_3s_4s.trn_cmd_addr>
------------------------------------------------------------------
########   Utilization report for  cell:   trn_cmd_addr   ########
Instance path:   TRN_CLK_4s_1s_0s_1s_2s_3s_4s.trn_cmd_addr        
==================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      99                 0.4250 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block TRN_CLK_4s_1s_0s_1s_2s_3s_4s.trn_cmd_addr:	99 (0.18 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      114                0.4770 %             
ARI1     60                 0.9390 %             
=================================================
Total COMBINATIONAL LOGIC in the block TRN_CLK_4s_1s_0s_1s_2s_3s_4s.trn_cmd_addr:	174 (0.32 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     2                  1.14 %               
=====================================================
Total MEMORY ELEMENTS in the block TRN_CLK_4s_1s_0s_1s_2s_3s_4s.trn_cmd_addr:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=TRN_CLK_4s_1s_0s_1s_2s_3s_4s.trn_dqsw>
--------------------------------------------------------------
########   Utilization report for  cell:   trn_dqsw   ########
Instance path:   TRN_CLK_4s_1s_0s_1s_2s_3s_4s.trn_dqsw        
==============================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      61                 0.2620 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block TRN_CLK_4s_1s_0s_1s_2s_3s_4s.trn_dqsw:	61 (0.11 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      126                0.5270 %             
ARI1     57                 0.8920 %             
=================================================
Total COMBINATIONAL LOGIC in the block TRN_CLK_4s_1s_0s_1s_2s_3s_4s.trn_dqsw:	183 (0.33 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=TRN_CLK_4s_1s_0s_1s_2s_3s_4s.trn_dqsw_3>
----------------------------------------------------------------
########   Utilization report for  cell:   trn_dqsw_3   ########
Instance path:   TRN_CLK_4s_1s_0s_1s_2s_3s_4s.trn_dqsw_3        
================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      61                 0.2620 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block TRN_CLK_4s_1s_0s_1s_2s_3s_4s.trn_dqsw_3:	61 (0.11 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      125                0.5230 %             
ARI1     57                 0.8920 %             
=================================================
Total COMBINATIONAL LOGIC in the block TRN_CLK_4s_1s_0s_1s_2s_3s_4s.trn_dqsw_3:	182 (0.33 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=TRN_CLK_4s_1s_0s_1s_2s_3s_4s.trn_dqsw_4>
----------------------------------------------------------------
########   Utilization report for  cell:   trn_dqsw_4   ########
Instance path:   TRN_CLK_4s_1s_0s_1s_2s_3s_4s.trn_dqsw_4        
================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      61                 0.2620 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block TRN_CLK_4s_1s_0s_1s_2s_3s_4s.trn_dqsw_4:	61 (0.11 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      127                0.5310 %             
ARI1     57                 0.8920 %             
=================================================
Total COMBINATIONAL LOGIC in the block TRN_CLK_4s_1s_0s_1s_2s_3s_4s.trn_dqsw_4:	184 (0.33 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=TRN_CLK_4s_1s_0s_1s_2s_3s_4s.trn_dqsw_5>
----------------------------------------------------------------
########   Utilization report for  cell:   trn_dqsw_5   ########
Instance path:   TRN_CLK_4s_1s_0s_1s_2s_3s_4s.trn_dqsw_5        
================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      61                 0.2620 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block TRN_CLK_4s_1s_0s_1s_2s_3s_4s.trn_dqsw_5:	61 (0.11 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      126                0.5270 %             
ARI1     57                 0.8920 %             
=================================================
Total COMBINATIONAL LOGIC in the block TRN_CLK_4s_1s_0s_1s_2s_3s_4s.trn_dqsw_5:	183 (0.33 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=TIP_CTRL_BLK_Z143_layer0.ddr4_vref>
---------------------------------------------------------------
########   Utilization report for  cell:   ddr4_vref   ########
Instance path:   TIP_CTRL_BLK_Z143_layer0.ddr4_vref            
===============================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      10                 0.04290 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block TIP_CTRL_BLK_Z143_layer0.ddr4_vref:	10 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      9                  0.03760 %            
=================================================
Total COMBINATIONAL LOGIC in the block TIP_CTRL_BLK_Z143_layer0.ddr4_vref:	9 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=TIP_CTRL_BLK_Z143_layer0.write_callibrator_Z142_layer0>
-----------------------------------------------------------------------------------
########   Utilization report for  cell:   write_callibrator_Z142_layer0   ########
Instance path:   TIP_CTRL_BLK_Z143_layer0.write_callibrator_Z142_layer0            
===================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      88                 0.3780 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block TIP_CTRL_BLK_Z143_layer0.write_callibrator_Z142_layer0:	88 (0.16 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      142                0.5940 %             
ARI1     171                2.68 %               
=================================================
Total COMBINATIONAL LOGIC in the block TIP_CTRL_BLK_Z143_layer0.write_callibrator_Z142_layer0:	313 (0.57 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREDDR_TIP_INT_Z144_layer0.ddr_init_iterator>
-----------------------------------------------------------------------
########   Utilization report for  cell:   ddr_init_iterator   ########
Instance path:   COREDDR_TIP_INT_Z144_layer0.ddr_init_iterator         
=======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      29                 0.1240 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREDDR_TIP_INT_Z144_layer0.ddr_init_iterator:	29 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      18                 0.07530 %            
ARI1     23                 0.360 %              
=================================================
Total COMBINATIONAL LOGIC in the block COREDDR_TIP_INT_Z144_layer0.ddr_init_iterator:	41 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREDDR_TIP_INT_Z144_layer0.register_bank_1s_4s>
-------------------------------------------------------------------------
########   Utilization report for  cell:   register_bank_1s_4s   ########
Instance path:   COREDDR_TIP_INT_Z144_layer0.register_bank_1s_4s         
=========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      665                2.85 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREDDR_TIP_INT_Z144_layer0.register_bank_1s_4s:	665 (1.21 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_IOD_ACT_N_PF_IOD>
--------------------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_DDR4_SS_DDRPHY_BLK_IOD_ACT_N_PF_IOD   ########
Instance path:   PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_IOD_ACT_N_PF_IOD               
============================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.8620 %             
======================================================
Total COMBINATIONAL LOGIC in the block PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_IOD_ACT_N_PF_IOD:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
IO       1                  0.7350 %             
=================================================
Total IO PADS in the block PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_IOD_ACT_N_PF_IOD:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD>
---------------------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD   ########
Instance path:   PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD               
=============================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     12                 10.3 %               
======================================================
Total COMBINATIONAL LOGIC in the block PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD:	12 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
IO       12                 8.82 %               
=================================================
Total IO PADS in the block PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD:	12 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_IOD_A_12_PF_IOD>
-------------------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_DDR4_SS_DDRPHY_BLK_IOD_A_12_PF_IOD   ########
Instance path:   PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_IOD_A_12_PF_IOD               
===========================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.8620 %             
======================================================
Total COMBINATIONAL LOGIC in the block PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_IOD_A_12_PF_IOD:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_IOD_A_13_PF_IOD>
-------------------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_DDR4_SS_DDRPHY_BLK_IOD_A_13_PF_IOD   ########
Instance path:   PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_IOD_A_13_PF_IOD               
===========================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.8620 %             
======================================================
Total COMBINATIONAL LOGIC in the block PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_IOD_A_13_PF_IOD:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
IO       1                  0.7350 %             
=================================================
Total IO PADS in the block PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_IOD_A_13_PF_IOD:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_IOD_BA_PF_IOD>
-----------------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_DDR4_SS_DDRPHY_BLK_IOD_BA_PF_IOD   ########
Instance path:   PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_IOD_BA_PF_IOD               
=========================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     2                  1.72 %               
======================================================
Total COMBINATIONAL LOGIC in the block PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_IOD_BA_PF_IOD:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
IO       2                  1.47 %               
=================================================
Total IO PADS in the block PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_IOD_BA_PF_IOD:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD>
----------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_DDR4_SS_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD   ########
Instance path:   PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD               
====================================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.8620 %             
======================================================
Total COMBINATIONAL LOGIC in the block PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_IOD_BG_PF_IOD>
-----------------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_DDR4_SS_DDRPHY_BLK_IOD_BG_PF_IOD   ########
Instance path:   PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_IOD_BG_PF_IOD               
=========================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     2                  1.72 %               
======================================================
Total COMBINATIONAL LOGIC in the block PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_IOD_BG_PF_IOD:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
IO       2                  1.47 %               
=================================================
Total IO PADS in the block PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_IOD_BG_PF_IOD:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_IOD_CAS_N_PF_IOD>
--------------------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_DDR4_SS_DDRPHY_BLK_IOD_CAS_N_PF_IOD   ########
Instance path:   PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_IOD_CAS_N_PF_IOD               
============================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.8620 %             
======================================================
Total COMBINATIONAL LOGIC in the block PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_IOD_CAS_N_PF_IOD:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
IO       1                  0.7350 %             
=================================================
Total IO PADS in the block PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_IOD_CAS_N_PF_IOD:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_IOD_CKE_PF_IOD>
------------------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_DDR4_SS_DDRPHY_BLK_IOD_CKE_PF_IOD   ########
Instance path:   PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_IOD_CKE_PF_IOD               
==========================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.8620 %             
======================================================
Total COMBINATIONAL LOGIC in the block PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_IOD_CKE_PF_IOD:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
IO       1                  0.7350 %             
=================================================
Total IO PADS in the block PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_IOD_CKE_PF_IOD:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_IOD_CS_N_PF_IOD>
-------------------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_DDR4_SS_DDRPHY_BLK_IOD_CS_N_PF_IOD   ########
Instance path:   PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_IOD_CS_N_PF_IOD               
===========================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.8620 %             
======================================================
Total COMBINATIONAL LOGIC in the block PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_IOD_CS_N_PF_IOD:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
IO       1                  0.7350 %             
=================================================
Total IO PADS in the block PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_IOD_CS_N_PF_IOD:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_IOD_ODT_PF_IOD>
------------------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_DDR4_SS_DDRPHY_BLK_IOD_ODT_PF_IOD   ########
Instance path:   PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_IOD_ODT_PF_IOD               
==========================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.8620 %             
======================================================
Total COMBINATIONAL LOGIC in the block PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_IOD_ODT_PF_IOD:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
IO       1                  0.7350 %             
=================================================
Total IO PADS in the block PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_IOD_ODT_PF_IOD:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_IOD_RAS_N_PF_IOD>
--------------------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_DDR4_SS_DDRPHY_BLK_IOD_RAS_N_PF_IOD   ########
Instance path:   PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_IOD_RAS_N_PF_IOD               
============================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.8620 %             
======================================================
Total COMBINATIONAL LOGIC in the block PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_IOD_RAS_N_PF_IOD:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
IO       1                  0.7350 %             
=================================================
Total IO PADS in the block PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_IOD_RAS_N_PF_IOD:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_IOD_REF_CLK_TRAINING_PF_IOD>
-------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_DDR4_SS_DDRPHY_BLK_IOD_REF_CLK_TRAINING_PF_IOD   ########
Instance path:   PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_IOD_REF_CLK_TRAINING_PF_IOD               
=======================================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.8620 %             
======================================================
Total COMBINATIONAL LOGIC in the block PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_IOD_REF_CLK_TRAINING_PF_IOD:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_IOD_RESET_N_PF_IOD>
----------------------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_DDR4_SS_DDRPHY_BLK_IOD_RESET_N_PF_IOD   ########
Instance path:   PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_IOD_RESET_N_PF_IOD               
==============================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.8620 %             
======================================================
Total COMBINATIONAL LOGIC in the block PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_IOD_RESET_N_PF_IOD:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
IO       1                  0.7350 %             
=================================================
Total IO PADS in the block PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_IOD_RESET_N_PF_IOD:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_IOD_WE_N_PF_IOD>
-------------------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_DDR4_SS_DDRPHY_BLK_IOD_WE_N_PF_IOD   ########
Instance path:   PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_IOD_WE_N_PF_IOD               
===========================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.8620 %             
======================================================
Total COMBINATIONAL LOGIC in the block PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_IOD_WE_N_PF_IOD:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
IO       1                  0.7350 %             
=================================================
Total IO PADS in the block PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_IOD_WE_N_PF_IOD:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL>
-----------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_DDR4_SS_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL   ########
Instance path:   PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL               
===========================================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.8620 %             
======================================================
Total COMBINATIONAL LOGIC in the block PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  6.25 %               
===================================================
Total GLOBAL BUFFERS in the block PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_DDR4_SS_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL.PF_DDR4_SS_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL_PAUSE_SYNC_0>
-----------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_DDR4_SS_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL_PAUSE_SYNC_0   ########                 
Instance path:   PF_DDR4_SS_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL.PF_DDR4_SS_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL_PAUSE_SYNC_0
=========================================================================================================================================
<a name=PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL>
---------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_DDR4_SS_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL   ########
Instance path:   PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL               
===================================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.8620 %             
======================================================
Total COMBINATIONAL LOGIC in the block PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  6.25 %               
===================================================
Total GLOBAL BUFFERS in the block PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DM_PF_IOD>
------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DM_PF_IOD   ########
Instance path:   PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DM_PF_IOD               
================================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     2                  1.72 %               
======================================================
Total COMBINATIONAL LOGIC in the block PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DM_PF_IOD:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DQSW_TRAINING_PF_IOD>
-----------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DQSW_TRAINING_PF_IOD   ########
Instance path:   PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DQSW_TRAINING_PF_IOD               
===========================================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.8620 %             
======================================================
Total COMBINATIONAL LOGIC in the block PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DQSW_TRAINING_PF_IOD:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DQS_PF_IOD>
-------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DQS_PF_IOD   ########
Instance path:   PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DQS_PF_IOD               
=================================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     2                  1.72 %               
======================================================
Total COMBINATIONAL LOGIC in the block PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DQS_PF_IOD:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DQ_PF_IOD>
------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DQ_PF_IOD   ########
Instance path:   PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DQ_PF_IOD               
================================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     8                  6.9 %                
======================================================
Total COMBINATIONAL LOGIC in the block PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DQ_PF_IOD:	8 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
IO       8                  5.88 %               
=================================================
Total IO PADS in the block PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DQ_PF_IOD:	8 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_READ_TRAINING_PF_IOD>
-----------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_READ_TRAINING_PF_IOD   ########
Instance path:   PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_READ_TRAINING_PF_IOD               
===========================================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.8620 %             
======================================================
Total COMBINATIONAL LOGIC in the block PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_READ_TRAINING_PF_IOD:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL>
---------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_DDR4_SS_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL   ########
Instance path:   PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL               
===================================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.8620 %             
======================================================
Total COMBINATIONAL LOGIC in the block PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  6.25 %               
===================================================
Total GLOBAL BUFFERS in the block PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DM_PF_IOD>
------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DM_PF_IOD   ########
Instance path:   PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DM_PF_IOD               
================================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     2                  1.72 %               
======================================================
Total COMBINATIONAL LOGIC in the block PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DM_PF_IOD:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DQSW_TRAINING_PF_IOD>
-----------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DQSW_TRAINING_PF_IOD   ########
Instance path:   PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DQSW_TRAINING_PF_IOD               
===========================================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.8620 %             
======================================================
Total COMBINATIONAL LOGIC in the block PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DQSW_TRAINING_PF_IOD:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DQS_PF_IOD>
-------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DQS_PF_IOD   ########
Instance path:   PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DQS_PF_IOD               
=================================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     2                  1.72 %               
======================================================
Total COMBINATIONAL LOGIC in the block PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DQS_PF_IOD:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DQ_PF_IOD>
------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DQ_PF_IOD   ########
Instance path:   PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DQ_PF_IOD               
================================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     8                  6.9 %                
======================================================
Total COMBINATIONAL LOGIC in the block PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DQ_PF_IOD:	8 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
IO       8                  5.88 %               
=================================================
Total IO PADS in the block PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DQ_PF_IOD:	8 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_READ_TRAINING_PF_IOD>
-----------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_READ_TRAINING_PF_IOD   ########
Instance path:   PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_READ_TRAINING_PF_IOD               
===========================================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.8620 %             
======================================================
Total COMBINATIONAL LOGIC in the block PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_READ_TRAINING_PF_IOD:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANE_2_CTRL_PF_LANECTRL>
---------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_DDR4_SS_DDRPHY_BLK_LANE_2_CTRL_PF_LANECTRL   ########
Instance path:   PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANE_2_CTRL_PF_LANECTRL               
===================================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.8620 %             
======================================================
Total COMBINATIONAL LOGIC in the block PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANE_2_CTRL_PF_LANECTRL:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  6.25 %               
===================================================
Total GLOBAL BUFFERS in the block PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANE_2_CTRL_PF_LANECTRL:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANE_2_IOD_DM_PF_IOD>
------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_DDR4_SS_DDRPHY_BLK_LANE_2_IOD_DM_PF_IOD   ########
Instance path:   PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANE_2_IOD_DM_PF_IOD               
================================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     2                  1.72 %               
======================================================
Total COMBINATIONAL LOGIC in the block PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANE_2_IOD_DM_PF_IOD:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANE_2_IOD_DQSW_TRAINING_PF_IOD>
-----------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_DDR4_SS_DDRPHY_BLK_LANE_2_IOD_DQSW_TRAINING_PF_IOD   ########
Instance path:   PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANE_2_IOD_DQSW_TRAINING_PF_IOD               
===========================================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.8620 %             
======================================================
Total COMBINATIONAL LOGIC in the block PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANE_2_IOD_DQSW_TRAINING_PF_IOD:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANE_2_IOD_DQS_PF_IOD>
-------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_DDR4_SS_DDRPHY_BLK_LANE_2_IOD_DQS_PF_IOD   ########
Instance path:   PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANE_2_IOD_DQS_PF_IOD               
=================================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     2                  1.72 %               
======================================================
Total COMBINATIONAL LOGIC in the block PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANE_2_IOD_DQS_PF_IOD:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANE_2_IOD_DQ_PF_IOD>
------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_DDR4_SS_DDRPHY_BLK_LANE_2_IOD_DQ_PF_IOD   ########
Instance path:   PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANE_2_IOD_DQ_PF_IOD               
================================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     8                  6.9 %                
======================================================
Total COMBINATIONAL LOGIC in the block PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANE_2_IOD_DQ_PF_IOD:	8 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
IO       8                  5.88 %               
=================================================
Total IO PADS in the block PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANE_2_IOD_DQ_PF_IOD:	8 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANE_2_IOD_READ_TRAINING_PF_IOD>
-----------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_DDR4_SS_DDRPHY_BLK_LANE_2_IOD_READ_TRAINING_PF_IOD   ########
Instance path:   PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANE_2_IOD_READ_TRAINING_PF_IOD               
===========================================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.8620 %             
======================================================
Total COMBINATIONAL LOGIC in the block PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANE_2_IOD_READ_TRAINING_PF_IOD:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANE_3_CTRL_PF_LANECTRL>
---------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_DDR4_SS_DDRPHY_BLK_LANE_3_CTRL_PF_LANECTRL   ########
Instance path:   PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANE_3_CTRL_PF_LANECTRL               
===================================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.8620 %             
======================================================
Total COMBINATIONAL LOGIC in the block PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANE_3_CTRL_PF_LANECTRL:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  6.25 %               
===================================================
Total GLOBAL BUFFERS in the block PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANE_3_CTRL_PF_LANECTRL:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANE_3_IOD_DM_PF_IOD>
------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_DDR4_SS_DDRPHY_BLK_LANE_3_IOD_DM_PF_IOD   ########
Instance path:   PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANE_3_IOD_DM_PF_IOD               
================================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     2                  1.72 %               
======================================================
Total COMBINATIONAL LOGIC in the block PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANE_3_IOD_DM_PF_IOD:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANE_3_IOD_DQSW_TRAINING_PF_IOD>
-----------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_DDR4_SS_DDRPHY_BLK_LANE_3_IOD_DQSW_TRAINING_PF_IOD   ########
Instance path:   PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANE_3_IOD_DQSW_TRAINING_PF_IOD               
===========================================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.8620 %             
======================================================
Total COMBINATIONAL LOGIC in the block PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANE_3_IOD_DQSW_TRAINING_PF_IOD:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANE_3_IOD_DQS_PF_IOD>
-------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_DDR4_SS_DDRPHY_BLK_LANE_3_IOD_DQS_PF_IOD   ########
Instance path:   PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANE_3_IOD_DQS_PF_IOD               
=================================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     2                  1.72 %               
======================================================
Total COMBINATIONAL LOGIC in the block PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANE_3_IOD_DQS_PF_IOD:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANE_3_IOD_DQ_PF_IOD>
------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_DDR4_SS_DDRPHY_BLK_LANE_3_IOD_DQ_PF_IOD   ########
Instance path:   PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANE_3_IOD_DQ_PF_IOD               
================================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     8                  6.9 %                
======================================================
Total COMBINATIONAL LOGIC in the block PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANE_3_IOD_DQ_PF_IOD:	8 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
IO       8                  5.88 %               
=================================================
Total IO PADS in the block PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANE_3_IOD_DQ_PF_IOD:	8 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANE_3_IOD_READ_TRAINING_PF_IOD>
-----------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_DDR4_SS_DDRPHY_BLK_LANE_3_IOD_READ_TRAINING_PF_IOD   ########
Instance path:   PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANE_3_IOD_READ_TRAINING_PF_IOD               
===========================================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.8620 %             
======================================================
Total COMBINATIONAL LOGIC in the block PF_DDR4_SS_DDRPHY_BLK.PF_DDR4_SS_DDRPHY_BLK_LANE_3_IOD_READ_TRAINING_PF_IOD:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_DDR4_SS.PF_DDR4_SS_DLL_0_PF_CCC>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   PF_DDR4_SS_DLL_0_PF_CCC   ########
Instance path:   PF_DDR4_SS.PF_DDR4_SS_DLL_0_PF_CCC                          
=============================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.8620 %             
======================================================
Total COMBINATIONAL LOGIC in the block PF_DDR4_SS.PF_DDR4_SS_DLL_0_PF_CCC:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=top.PF_RESET>
--------------------------------------------------------------
########   Utilization report for  cell:   PF_RESET   ########
Instance path:   top.PF_RESET                                 
==============================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      17                 0.0730 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block top.PF_RESET:	17 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.004180 %           
=================================================
Total COMBINATIONAL LOGIC in the block top.PF_RESET:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  6.25 %               
===================================================
Total GLOBAL BUFFERS in the block top.PF_RESET:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_RESET.PF_RESET_PF_RESET_0_CORERESET_PF>
--------------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_RESET_PF_RESET_0_CORERESET_PF   ########
Instance path:   PF_RESET.PF_RESET_PF_RESET_0_CORERESET_PF                            
======================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      17                 0.0730 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block PF_RESET.PF_RESET_PF_RESET_0_CORERESET_PF:	17 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.004180 %           
=================================================
Total COMBINATIONAL LOGIC in the block PF_RESET.PF_RESET_PF_RESET_0_CORERESET_PF:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  6.25 %               
===================================================
Total GLOBAL BUFFERS in the block PF_RESET.PF_RESET_PF_RESET_0_CORERESET_PF:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=top.SRAM_AXI>
--------------------------------------------------------------
########   Utilization report for  cell:   SRAM_AXI   ########
Instance path:   top.SRAM_AXI                                 
==============================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      217                0.9310 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block top.SRAM_AXI:	217 (0.39 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           240                1 %                  
ARI1          48                 0.7510 %             
BLACK BOX     2                  1.72 %               
======================================================
Total COMBINATIONAL LOGIC in the block top.SRAM_AXI:	290 (0.53 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  7.14 %               
====================================================
Total MEMORY ELEMENTS in the block top.SRAM_AXI:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=SRAM_AXI.SRAM_AXI_COREAXI4SRAM_0_COREAXI4SRAM_Z147_layer0>
------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   SRAM_AXI_COREAXI4SRAM_0_COREAXI4SRAM_Z147_layer0   ########
Instance path:   SRAM_AXI.SRAM_AXI_COREAXI4SRAM_0_COREAXI4SRAM_Z147_layer0                            
======================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      217                0.9310 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block SRAM_AXI.SRAM_AXI_COREAXI4SRAM_0_COREAXI4SRAM_Z147_layer0:	217 (0.39 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      240                1 %                  
ARI1     48                 0.7510 %             
=================================================
Total COMBINATIONAL LOGIC in the block SRAM_AXI.SRAM_AXI_COREAXI4SRAM_0_COREAXI4SRAM_Z147_layer0:	288 (0.52 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=SRAM_AXI_COREAXI4SRAM_0_COREAXI4SRAM_Z147_layer0.SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL_Z148_layer0>
---------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL_Z148_layer0   ########            
Instance path:   SRAM_AXI_COREAXI4SRAM_0_COREAXI4SRAM_Z147_layer0.SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL_Z148_layer0
===========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      209                0.8970 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block SRAM_AXI_COREAXI4SRAM_0_COREAXI4SRAM_Z147_layer0.SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL_Z148_layer0:	209 (0.38 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      240                1 %                  
ARI1     48                 0.7510 %             
=================================================
Total COMBINATIONAL LOGIC in the block SRAM_AXI_COREAXI4SRAM_0_COREAXI4SRAM_Z147_layer0.SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL_Z148_layer0:	288 (0.52 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=SRAM_AXI_COREAXI4SRAM_0_COREAXI4SRAM_Z147_layer0.SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_SLVIF_64s_32s_1s_1s_1s_512s_1s_6s>
----------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_SLVIF_64s_32s_1s_1s_1s_512s_1s_6s   ########            
Instance path:   SRAM_AXI_COREAXI4SRAM_0_COREAXI4SRAM_Z147_layer0.SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_SLVIF_64s_32s_1s_1s_1s_512s_1s_6s
========================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      8                  0.03430 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block SRAM_AXI_COREAXI4SRAM_0_COREAXI4SRAM_Z147_layer0.SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_SLVIF_64s_32s_1s_1s_1s_512s_1s_6s:	8 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=SRAM_AXI.SRAM_AXI_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM>
--------------------------------------------------------------------------------------------
########   Utilization report for  cell:   SRAM_AXI_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM   ########
Instance path:   SRAM_AXI.SRAM_AXI_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM                            
============================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     2                  1.72 %               
======================================================
Total COMBINATIONAL LOGIC in the block SRAM_AXI.SRAM_AXI_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  7.14 %               
====================================================
Total MEMORY ELEMENTS in the block SRAM_AXI.SRAM_AXI_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=top.system_top>
----------------------------------------------------------------
########   Utilization report for  cell:   system_top   ########
Instance path:   top.system_top                                 
================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      95                 0.4080 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block top.system_top:	95 (0.17 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      3                  0.01250 %            
ARI1     42                 0.6570 %             
=================================================
Total COMBINATIONAL LOGIC in the block top.system_top:	45 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

##### END OF AREA REPORT #####]
</a></body></html>
