INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/Desktop/Vivado/Combinational circuits/half_sub_instantiation/half_sub_instantiation.srcs/sources_1/new/full_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_sub
INFO: [VRFC 10-311] analyzing module half_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/Desktop/Vivado/Combinational circuits/half_sub_instantiation/half_sub_instantiation.srcs/sim_1/new/full_sub_instantation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_sub_instantation
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/Desktop/Vivado/Combinational circuits/half_sub_instantiation/half_sub_instantiation.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
