-makelib ies_lib/xil_defaultlib \
  "../../../bd/lab2_block/ip/lab2_block_half_adder_0_0/sim/lab2_block_half_adder_0_0.vhd" \
  "../../../bd/lab2_block/ip/lab2_block_full_adder_0_0/sim/lab2_block_full_adder_0_0.vhd" \
  "../../../bd/lab2_block/sim/lab2_block.vhd" \
-endlib

