Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date              : Mon Jun 12 06:57:54 2023
| Host              : ip-172-31-6-247.ec2.internal running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing -cell WRAPPER_INST/CL -delay_type min -max_paths 10 -sort_by group -input_pins -file /home/centos/aws-fpga/hdk/cl/developer_designs/p2p_test/build/reports/23_06_12-060801.postopt_design_timing_min.rpt
| Design            : top_sp
| Device            : xcvu9p-flgb2104
| Speed File        : -2  PRODUCTION 1.27 02-28-2020
| Temperature Grade : I
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.673ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/CL_INT_TST/CL_INT_TST/PIPE_IN/pipe_reg[3][18]/C
                            (rising edge-triggered cell FDRE clocked by clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_main_a0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_main_a0 rise@0.000ns - clk_main_a0 rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.058ns (41.135%)  route 0.083ns (58.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.390ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.838ns
    Source Clock Delay      (SCD):    5.699ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Inter-SLR Compensation: 0.364ns  ((SCD + DPD - CCD) * PF)
    Source Clock Delay      (SCD):    5.699ns
    Data Path Delay         (DPD):    0.141ns
    Common Clock Delay      (CCD):    3.416ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Destination): 2.875ns (routing 0.453ns, distribution 2.422ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_main_a0 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     0.078    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         <hidden>
                         net (fo=149525, routed)      2.355     2.547    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.177 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.215     3.392    reconfigurable <hidden>
    BUFGCE_X1Y181                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.416 r  reconfigurable <hidden>
                         net (fo=185186, unplaced)    2.283     5.699    boundary       WRAPPER_INST/CL/CL_INT_TST/CL_INT_TST/PIPE_IN/clk_main_a0
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_INT_TST/CL_INT_TST/PIPE_IN/pipe_reg[3][18]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.058     5.757 r  reconfigurable WRAPPER_INST/CL/CL_INT_TST/CL_INT_TST/PIPE_IN/pipe_reg[3][18]/Q
                         net (fo=1, unplaced)         0.083     5.840    boundary       <hidden>
    SLR Crossing[1->0]   
    SLICE_X111Y13        FDRE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_main_a0 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
                         net (fo=149525, routed)      2.602     2.817    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.690 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.245     2.935    reconfigurable <hidden>
    BUFGCE_X1Y181                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.963 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=185186, routed)      2.875     5.838    boundary       <hidden>
    SLR Crossing[1->0]   
    SLICE_X111Y13        FDRE                                         r  static         <hidden>
                         clock pessimism              0.251     6.089                     
                         inter-SLR compensation       0.364     6.453                     
    SLICE_X111Y13        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     6.513    static           <hidden>
  -------------------------------------------------------------------
                         required time                         -6.513                     
                         arrival time                           5.840                     
  -------------------------------------------------------------------
                         slack                                 -0.673                     

Slack (VIOLATED) :        -0.672ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/CL_INT_TST/CL_INT_TST/PIPE_IN/pipe_reg[3][24]/C
                            (rising edge-triggered cell FDRE clocked by clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_main_a0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_main_a0 rise@0.000ns - clk_main_a0 rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.058ns (43.284%)  route 0.076ns (56.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.829ns
    Source Clock Delay      (SCD):    5.699ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Inter-SLR Compensation: 0.363ns  ((SCD + DPD - CCD) * PF)
    Source Clock Delay      (SCD):    5.699ns
    Data Path Delay         (DPD):    0.134ns
    Common Clock Delay      (CCD):    3.416ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Destination): 2.866ns (routing 0.453ns, distribution 2.413ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_main_a0 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     0.078    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         <hidden>
                         net (fo=149525, routed)      2.355     2.547    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.177 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.215     3.392    reconfigurable <hidden>
    BUFGCE_X1Y181                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.416 r  reconfigurable <hidden>
                         net (fo=185186, unplaced)    2.283     5.699    boundary       WRAPPER_INST/CL/CL_INT_TST/CL_INT_TST/PIPE_IN/clk_main_a0
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_INT_TST/CL_INT_TST/PIPE_IN/pipe_reg[3][24]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.058     5.757 r  reconfigurable WRAPPER_INST/CL/CL_INT_TST/CL_INT_TST/PIPE_IN/pipe_reg[3][24]/Q
                         net (fo=1, unplaced)         0.076     5.833    boundary       <hidden>
    SLR Crossing[1->0]   
    SLICE_X111Y9         FDRE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_main_a0 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
                         net (fo=149525, routed)      2.602     2.817    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.690 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.245     2.935    reconfigurable <hidden>
    BUFGCE_X1Y181                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.963 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=185186, routed)      2.866     5.829    boundary       <hidden>
    SLR Crossing[1->0]   
    SLICE_X111Y9         FDRE                                         r  static         <hidden>
                         clock pessimism              0.251     6.080                     
                         inter-SLR compensation       0.363     6.443                     
    SLICE_X111Y9         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     6.505    static           <hidden>
  -------------------------------------------------------------------
                         required time                         -6.505                     
                         arrival time                           5.833                     
  -------------------------------------------------------------------
                         slack                                 -0.672                     

Slack (VIOLATED) :        -0.671ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/CL_INT_TST/CL_INT_TST/PIPE_IN/pipe_reg[3][25]/C
                            (rising edge-triggered cell FDRE clocked by clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_main_a0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_main_a0 rise@0.000ns - clk_main_a0 rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.058ns (41.429%)  route 0.082ns (58.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.836ns
    Source Clock Delay      (SCD):    5.699ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Inter-SLR Compensation: 0.363ns  ((SCD + DPD - CCD) * PF)
    Source Clock Delay      (SCD):    5.699ns
    Data Path Delay         (DPD):    0.140ns
    Common Clock Delay      (CCD):    3.416ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Destination): 2.873ns (routing 0.453ns, distribution 2.420ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_main_a0 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     0.078    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         <hidden>
                         net (fo=149525, routed)      2.355     2.547    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.177 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.215     3.392    reconfigurable <hidden>
    BUFGCE_X1Y181                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.416 r  reconfigurable <hidden>
                         net (fo=185186, unplaced)    2.283     5.699    boundary       WRAPPER_INST/CL/CL_INT_TST/CL_INT_TST/PIPE_IN/clk_main_a0
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_INT_TST/CL_INT_TST/PIPE_IN/pipe_reg[3][25]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.058     5.757 r  reconfigurable WRAPPER_INST/CL/CL_INT_TST/CL_INT_TST/PIPE_IN/pipe_reg[3][25]/Q
                         net (fo=1, unplaced)         0.082     5.839    boundary       <hidden>
    SLR Crossing[1->0]   
    SLICE_X111Y15        FDRE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_main_a0 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
                         net (fo=149525, routed)      2.602     2.817    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.690 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.245     2.935    reconfigurable <hidden>
    BUFGCE_X1Y181                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.963 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=185186, routed)      2.873     5.836    boundary       <hidden>
    SLR Crossing[1->0]   
    SLICE_X111Y15        FDRE                                         r  static         <hidden>
                         clock pessimism              0.251     6.087                     
                         inter-SLR compensation       0.363     6.450                     
    SLICE_X111Y15        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.060     6.510    static           <hidden>
  -------------------------------------------------------------------
                         required time                         -6.510                     
                         arrival time                           5.839                     
  -------------------------------------------------------------------
                         slack                                 -0.671                     

Slack (VIOLATED) :        -0.671ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/CL_INT_TST/CL_INT_TST/PIPE_IN/pipe_reg[3][19]/C
                            (rising edge-triggered cell FDRE clocked by clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_main_a0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_main_a0 rise@0.000ns - clk_main_a0 rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.058ns (43.284%)  route 0.076ns (56.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.380ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.828ns
    Source Clock Delay      (SCD):    5.699ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Inter-SLR Compensation: 0.363ns  ((SCD + DPD - CCD) * PF)
    Source Clock Delay      (SCD):    5.699ns
    Data Path Delay         (DPD):    0.134ns
    Common Clock Delay      (CCD):    3.416ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Destination): 2.865ns (routing 0.453ns, distribution 2.412ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_main_a0 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     0.078    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         <hidden>
                         net (fo=149525, routed)      2.355     2.547    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.177 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.215     3.392    reconfigurable <hidden>
    BUFGCE_X1Y181                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.416 r  reconfigurable <hidden>
                         net (fo=185186, unplaced)    2.283     5.699    boundary       WRAPPER_INST/CL/CL_INT_TST/CL_INT_TST/PIPE_IN/clk_main_a0
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_INT_TST/CL_INT_TST/PIPE_IN/pipe_reg[3][19]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.058     5.757 r  reconfigurable WRAPPER_INST/CL/CL_INT_TST/CL_INT_TST/PIPE_IN/pipe_reg[3][19]/Q
                         net (fo=1, unplaced)         0.076     5.833    boundary       <hidden>
    SLR Crossing[1->0]   
    SLICE_X111Y11        FDRE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_main_a0 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
                         net (fo=149525, routed)      2.602     2.817    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.690 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.245     2.935    reconfigurable <hidden>
    BUFGCE_X1Y181                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.963 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=185186, routed)      2.865     5.828    boundary       <hidden>
    SLR Crossing[1->0]   
    SLICE_X111Y11        FDRE                                         r  static         <hidden>
                         clock pessimism              0.251     6.079                     
                         inter-SLR compensation       0.363     6.442                     
    SLICE_X111Y11        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     6.504    static           <hidden>
  -------------------------------------------------------------------
                         required time                         -6.504                     
                         arrival time                           5.833                     
  -------------------------------------------------------------------
                         slack                                 -0.671                     

Slack (VIOLATED) :        -0.665ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/CL_INT_TST/CL_INT_TST/PIPE_IN/pipe_reg[3][26]/C
                            (rising edge-triggered cell FDRE clocked by clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_main_a0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_main_a0 rise@0.000ns - clk_main_a0 rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.058ns (41.429%)  route 0.082ns (58.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.830ns
    Source Clock Delay      (SCD):    5.699ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Inter-SLR Compensation: 0.363ns  ((SCD + DPD - CCD) * PF)
    Source Clock Delay      (SCD):    5.699ns
    Data Path Delay         (DPD):    0.140ns
    Common Clock Delay      (CCD):    3.416ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Destination): 2.867ns (routing 0.453ns, distribution 2.414ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_main_a0 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     0.078    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         <hidden>
                         net (fo=149525, routed)      2.355     2.547    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.177 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.215     3.392    reconfigurable <hidden>
    BUFGCE_X1Y181                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.416 r  reconfigurable <hidden>
                         net (fo=185186, unplaced)    2.283     5.699    boundary       WRAPPER_INST/CL/CL_INT_TST/CL_INT_TST/PIPE_IN/clk_main_a0
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_INT_TST/CL_INT_TST/PIPE_IN/pipe_reg[3][26]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.058     5.757 r  reconfigurable WRAPPER_INST/CL/CL_INT_TST/CL_INT_TST/PIPE_IN/pipe_reg[3][26]/Q
                         net (fo=1, unplaced)         0.082     5.839    boundary       <hidden>
    SLR Crossing[1->0]   
    SLICE_X111Y7         FDRE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_main_a0 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
                         net (fo=149525, routed)      2.602     2.817    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.690 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.245     2.935    reconfigurable <hidden>
    BUFGCE_X1Y181                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.963 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=185186, routed)      2.867     5.830    boundary       <hidden>
    SLR Crossing[1->0]   
    SLICE_X111Y7         FDRE                                         r  static         <hidden>
                         clock pessimism              0.251     6.081                     
                         inter-SLR compensation       0.363     6.444                     
    SLICE_X111Y7         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060     6.504    static           <hidden>
  -------------------------------------------------------------------
                         required time                         -6.504                     
                         arrival time                           5.839                     
  -------------------------------------------------------------------
                         slack                                 -0.665                     

Slack (VIOLATED) :        -0.665ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/CL_INT_TST/CL_INT_TST/PIPE_IN/pipe_reg[3][30]/C
                            (rising edge-triggered cell FDRE clocked by clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_main_a0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_main_a0 rise@0.000ns - clk_main_a0 rise@0.000ns)
  Data Path Delay:        0.131ns  (logic 0.058ns (44.275%)  route 0.073ns (55.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.820ns
    Source Clock Delay      (SCD):    5.699ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Inter-SLR Compensation: 0.362ns  ((SCD + DPD - CCD) * PF)
    Source Clock Delay      (SCD):    5.699ns
    Data Path Delay         (DPD):    0.131ns
    Common Clock Delay      (CCD):    3.416ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Destination): 2.857ns (routing 0.453ns, distribution 2.404ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_main_a0 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     0.078    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         <hidden>
                         net (fo=149525, routed)      2.355     2.547    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.177 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.215     3.392    reconfigurable <hidden>
    BUFGCE_X1Y181                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.416 r  reconfigurable <hidden>
                         net (fo=185186, unplaced)    2.283     5.699    boundary       WRAPPER_INST/CL/CL_INT_TST/CL_INT_TST/PIPE_IN/clk_main_a0
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_INT_TST/CL_INT_TST/PIPE_IN/pipe_reg[3][30]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.058     5.757 r  reconfigurable WRAPPER_INST/CL/CL_INT_TST/CL_INT_TST/PIPE_IN/pipe_reg[3][30]/Q
                         net (fo=1, unplaced)         0.073     5.830    boundary       <hidden>
    SLR Crossing[1->0]   
    SLICE_X111Y25        FDRE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_main_a0 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
                         net (fo=149525, routed)      2.602     2.817    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.690 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.245     2.935    reconfigurable <hidden>
    BUFGCE_X1Y181                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.963 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=185186, routed)      2.857     5.820    boundary       <hidden>
    SLR Crossing[1->0]   
    SLICE_X111Y25        FDRE                                         r  static         <hidden>
                         clock pessimism              0.251     6.071                     
                         inter-SLR compensation       0.362     6.433                     
    SLICE_X111Y25        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.062     6.495    static           <hidden>
  -------------------------------------------------------------------
                         required time                         -6.495                     
                         arrival time                           5.830                     
  -------------------------------------------------------------------
                         slack                                 -0.665                     

Slack (VIOLATED) :        -0.664ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/CL_INT_TST/CL_INT_TST/PIPE_IN/pipe_reg[3][17]/C
                            (rising edge-triggered cell FDRE clocked by clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_main_a0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_main_a0 rise@0.000ns - clk_main_a0 rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.058ns (41.135%)  route 0.083ns (58.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.829ns
    Source Clock Delay      (SCD):    5.699ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Inter-SLR Compensation: 0.364ns  ((SCD + DPD - CCD) * PF)
    Source Clock Delay      (SCD):    5.699ns
    Data Path Delay         (DPD):    0.141ns
    Common Clock Delay      (CCD):    3.416ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Destination): 2.866ns (routing 0.453ns, distribution 2.413ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_main_a0 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     0.078    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         <hidden>
                         net (fo=149525, routed)      2.355     2.547    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.177 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.215     3.392    reconfigurable <hidden>
    BUFGCE_X1Y181                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.416 r  reconfigurable <hidden>
                         net (fo=185186, unplaced)    2.283     5.699    boundary       WRAPPER_INST/CL/CL_INT_TST/CL_INT_TST/PIPE_IN/clk_main_a0
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_INT_TST/CL_INT_TST/PIPE_IN/pipe_reg[3][17]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.058     5.757 r  reconfigurable WRAPPER_INST/CL/CL_INT_TST/CL_INT_TST/PIPE_IN/pipe_reg[3][17]/Q
                         net (fo=1, unplaced)         0.083     5.840    boundary       <hidden>
    SLR Crossing[1->0]   
    SLICE_X111Y9         FDRE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_main_a0 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
                         net (fo=149525, routed)      2.602     2.817    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.690 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.245     2.935    reconfigurable <hidden>
    BUFGCE_X1Y181                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.963 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=185186, routed)      2.866     5.829    boundary       <hidden>
    SLR Crossing[1->0]   
    SLICE_X111Y9         FDRE                                         r  static         <hidden>
                         clock pessimism              0.251     6.080                     
                         inter-SLR compensation       0.364     6.444                     
    SLICE_X111Y9         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     6.504    static           <hidden>
  -------------------------------------------------------------------
                         required time                         -6.504                     
                         arrival time                           5.840                     
  -------------------------------------------------------------------
                         slack                                 -0.664                     

Slack (VIOLATED) :        -0.664ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/CL_INT_TST/CL_INT_TST/PIPE_IN/pipe_reg[3][29]/C
                            (rising edge-triggered cell FDRE clocked by clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_main_a0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_main_a0 rise@0.000ns - clk_main_a0 rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.058ns (43.284%)  route 0.076ns (56.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.821ns
    Source Clock Delay      (SCD):    5.699ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Inter-SLR Compensation: 0.363ns  ((SCD + DPD - CCD) * PF)
    Source Clock Delay      (SCD):    5.699ns
    Data Path Delay         (DPD):    0.134ns
    Common Clock Delay      (CCD):    3.416ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Destination): 2.858ns (routing 0.453ns, distribution 2.405ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_main_a0 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     0.078    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         <hidden>
                         net (fo=149525, routed)      2.355     2.547    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.177 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.215     3.392    reconfigurable <hidden>
    BUFGCE_X1Y181                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.416 r  reconfigurable <hidden>
                         net (fo=185186, unplaced)    2.283     5.699    boundary       WRAPPER_INST/CL/CL_INT_TST/CL_INT_TST/PIPE_IN/clk_main_a0
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_INT_TST/CL_INT_TST/PIPE_IN/pipe_reg[3][29]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.058     5.757 r  reconfigurable WRAPPER_INST/CL/CL_INT_TST/CL_INT_TST/PIPE_IN/pipe_reg[3][29]/Q
                         net (fo=1, unplaced)         0.076     5.833    boundary       <hidden>
    SLR Crossing[1->0]   
    SLICE_X111Y35        FDRE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_main_a0 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
                         net (fo=149525, routed)      2.602     2.817    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.690 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.245     2.935    reconfigurable <hidden>
    BUFGCE_X1Y181                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.963 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=185186, routed)      2.858     5.821    boundary       <hidden>
    SLR Crossing[1->0]   
    SLICE_X111Y35        FDRE                                         r  static         <hidden>
                         clock pessimism              0.251     6.072                     
                         inter-SLR compensation       0.363     6.435                     
    SLICE_X111Y35        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     6.497    static           <hidden>
  -------------------------------------------------------------------
                         required time                         -6.497                     
                         arrival time                           5.833                     
  -------------------------------------------------------------------
                         slack                                 -0.664                     

Slack (VIOLATED) :        -0.663ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/CL_INT_TST/CL_INT_TST/PIPE_IN/pipe_reg[3][16]/C
                            (rising edge-triggered cell FDRE clocked by clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_main_a0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_main_a0 rise@0.000ns - clk_main_a0 rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.058ns (41.135%)  route 0.083ns (58.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.380ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.828ns
    Source Clock Delay      (SCD):    5.699ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Inter-SLR Compensation: 0.364ns  ((SCD + DPD - CCD) * PF)
    Source Clock Delay      (SCD):    5.699ns
    Data Path Delay         (DPD):    0.141ns
    Common Clock Delay      (CCD):    3.416ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Destination): 2.865ns (routing 0.453ns, distribution 2.412ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_main_a0 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     0.078    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         <hidden>
                         net (fo=149525, routed)      2.355     2.547    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.177 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.215     3.392    reconfigurable <hidden>
    BUFGCE_X1Y181                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.416 r  reconfigurable <hidden>
                         net (fo=185186, unplaced)    2.283     5.699    boundary       WRAPPER_INST/CL/CL_INT_TST/CL_INT_TST/PIPE_IN/clk_main_a0
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_INT_TST/CL_INT_TST/PIPE_IN/pipe_reg[3][16]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.058     5.757 r  reconfigurable WRAPPER_INST/CL/CL_INT_TST/CL_INT_TST/PIPE_IN/pipe_reg[3][16]/Q
                         net (fo=1, unplaced)         0.083     5.840    boundary       <hidden>
    SLR Crossing[1->0]   
    SLICE_X111Y11        FDRE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_main_a0 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
                         net (fo=149525, routed)      2.602     2.817    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.690 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.245     2.935    reconfigurable <hidden>
    BUFGCE_X1Y181                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.963 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=185186, routed)      2.865     5.828    boundary       <hidden>
    SLR Crossing[1->0]   
    SLICE_X111Y11        FDRE                                         r  static         <hidden>
                         clock pessimism              0.251     6.079                     
                         inter-SLR compensation       0.364     6.443                     
    SLICE_X111Y11        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     6.503    static           <hidden>
  -------------------------------------------------------------------
                         required time                         -6.503                     
                         arrival time                           5.840                     
  -------------------------------------------------------------------
                         slack                                 -0.663                     

Slack (VIOLATED) :        -0.663ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/CL_INT_TST/CL_INT_TST/PIPE_IN/pipe_reg[3][27]/C
                            (rising edge-triggered cell FDRE clocked by clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_main_a0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_main_a0 rise@0.000ns - clk_main_a0 rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.058ns (41.135%)  route 0.083ns (58.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.380ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.828ns
    Source Clock Delay      (SCD):    5.699ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Inter-SLR Compensation: 0.364ns  ((SCD + DPD - CCD) * PF)
    Source Clock Delay      (SCD):    5.699ns
    Data Path Delay         (DPD):    0.141ns
    Common Clock Delay      (CCD):    3.416ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Destination): 2.865ns (routing 0.453ns, distribution 2.412ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_main_a0 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     0.078    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         <hidden>
                         net (fo=149525, routed)      2.355     2.547    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.177 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.215     3.392    reconfigurable <hidden>
    BUFGCE_X1Y181                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.416 r  reconfigurable <hidden>
                         net (fo=185186, unplaced)    2.283     5.699    boundary       WRAPPER_INST/CL/CL_INT_TST/CL_INT_TST/PIPE_IN/clk_main_a0
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_INT_TST/CL_INT_TST/PIPE_IN/pipe_reg[3][27]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.058     5.757 r  reconfigurable WRAPPER_INST/CL/CL_INT_TST/CL_INT_TST/PIPE_IN/pipe_reg[3][27]/Q
                         net (fo=1, unplaced)         0.083     5.840    boundary       <hidden>
    SLR Crossing[1->0]   
    SLICE_X111Y23        FDRE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_main_a0 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
                         net (fo=149525, routed)      2.602     2.817    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.690 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.245     2.935    reconfigurable <hidden>
    BUFGCE_X1Y181                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.963 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=185186, routed)      2.865     5.828    boundary       <hidden>
    SLR Crossing[1->0]   
    SLICE_X111Y23        FDRE                                         r  static         <hidden>
                         clock pessimism              0.251     6.079                     
                         inter-SLR compensation       0.364     6.443                     
    SLICE_X111Y23        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     6.503    static           <hidden>
  -------------------------------------------------------------------
                         required time                         -6.503                     
                         arrival time                           5.840                     
  -------------------------------------------------------------------
                         slack                                 -0.663                     

Slack (VIOLATED) :        -0.098ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.749ns period=7.497ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.749ns period=7.497ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.093ns  (logic 0.086ns (92.473%)  route 0.007ns (7.527%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.759ns
    Source Clock Delay      (SCD):    1.987ns
    Clock Pessimism Removal (CPR):    -0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.255     0.255 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.295    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.295 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.203     0.498    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.230     0.728 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, unplaced)         0.128     0.856    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.873 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                         net (fo=2038, unplaced)      1.114     1.987    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[32]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.039     2.026 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[32]/Q
                         net (fo=1, unplaced)         0.000     2.026    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg_n_0_[32]
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R1_carry/CI
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.047     2.073 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R1_carry/O[0]
                         net (fo=1, unplaced)         0.007     2.080    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/p_1_in[1]
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[31]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.353     0.353 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.403    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.403 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.230     0.633    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.295     0.338 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, unplaced)         0.143     0.481    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.500 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                         net (fo=2038, unplaced)      1.259     1.759    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[31]/C
                         clock pessimism              0.373     2.132                     
                         FDRE (Hold_FDRE_C_D)         0.046     2.178    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.178                     
                         arrival time                           2.080                     
  -------------------------------------------------------------------
                         slack                                 -0.098                     

Slack (VIOLATED) :        -0.098ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6_1  {rise@0.000ns fall@3.749ns period=7.497ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6_1  {rise@0.000ns fall@3.749ns period=7.497ns})
  Path Group:             mmcm_clkout6_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6_1 rise@0.000ns - mmcm_clkout6_1 rise@0.000ns)
  Data Path Delay:        0.093ns  (logic 0.086ns (92.473%)  route 0.007ns (7.527%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.886ns
    Source Clock Delay      (SCD):    2.114ns
    Clock Pessimism Removal (CPR):    -0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout6_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.389     0.389 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.429    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.429 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.196     0.625    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.230     0.855 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, unplaced)         0.128     0.983    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout6
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.000 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                         net (fo=2038, unplaced)      1.114     2.114    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[32]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.039     2.153 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[32]/Q
                         net (fo=1, unplaced)         0.000     2.153    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg_n_0_[32]
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R1_carry/CI
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.047     2.200 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R1_carry/O[0]
                         net (fo=1, unplaced)         0.007     2.207    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/p_1_in[1]
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[31]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout6_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.488     0.488 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.538    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.538 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.222     0.760    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.295     0.465 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, unplaced)         0.143     0.608    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout6
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.627 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                         net (fo=2038, unplaced)      1.259     1.886    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[31]/C
                         clock pessimism              0.373     2.259                     
                         FDRE (Hold_FDRE_C_D)         0.046     2.305    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.305                     
                         arrival time                           2.207                     
  -------------------------------------------------------------------
                         slack                                 -0.098                     

Slack (VIOLATED) :        -0.098ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6_2  {rise@0.000ns fall@3.749ns period=7.497ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6_2  {rise@0.000ns fall@3.749ns period=7.497ns})
  Path Group:             mmcm_clkout6_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6_2 rise@0.000ns - mmcm_clkout6_2 rise@0.000ns)
  Data Path Delay:        0.093ns  (logic 0.086ns (92.473%)  route 0.007ns (7.527%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.814ns
    Source Clock Delay      (SCD):    2.042ns
    Clock Pessimism Removal (CPR):    -0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout6_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.310     0.310 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.350    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.350 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.203     0.553    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.230     0.783 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, unplaced)         0.128     0.911    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout6
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.928 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                         net (fo=2038, unplaced)      1.114     2.042    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[32]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.039     2.081 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[32]/Q
                         net (fo=1, unplaced)         0.000     2.081    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg_n_0_[32]
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R1_carry/CI
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.047     2.128 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R1_carry/O[0]
                         net (fo=1, unplaced)         0.007     2.135    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/p_1_in[1]
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[31]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout6_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.408     0.408 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.458    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.458 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.230     0.688    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.295     0.393 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, unplaced)         0.143     0.536    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout6
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.555 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                         net (fo=2038, unplaced)      1.259     1.814    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[31]/C
                         clock pessimism              0.372     2.187                     
                         FDRE (Hold_FDRE_C_D)         0.046     2.233    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.233                     
                         arrival time                           2.135                     
  -------------------------------------------------------------------
                         slack                                 -0.098                     

Slack (VIOLATED) :        -0.096ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.749ns period=7.497ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.749ns period=7.497ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.088ns (92.632%)  route 0.007ns (7.368%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.759ns
    Source Clock Delay      (SCD):    1.987ns
    Clock Pessimism Removal (CPR):    -0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.255     0.255 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.295    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.295 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.203     0.498    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.230     0.728 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, unplaced)         0.128     0.856    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.873 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                         net (fo=2038, unplaced)      1.114     1.987    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[32]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.039     2.026 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[32]/Q
                         net (fo=1, unplaced)         0.000     2.026    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg_n_0_[32]
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R1_carry/CI
                         CARRY8 (Prop_CARRY8_CI_O[2])
                                                      0.049     2.075 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R1_carry/O[2]
                         net (fo=1, unplaced)         0.007     2.082    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/p_1_in[3]
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[29]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.353     0.353 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.403    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.403 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.230     0.633    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.295     0.338 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, unplaced)         0.143     0.481    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.500 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                         net (fo=2038, unplaced)      1.259     1.759    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[29]/C
                         clock pessimism              0.373     2.132                     
                         FDRE (Hold_FDRE_C_D)         0.046     2.178    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.178                     
                         arrival time                           2.082                     
  -------------------------------------------------------------------
                         slack                                 -0.096                     

Slack (VIOLATED) :        -0.096ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6_1  {rise@0.000ns fall@3.749ns period=7.497ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6_1  {rise@0.000ns fall@3.749ns period=7.497ns})
  Path Group:             mmcm_clkout6_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6_1 rise@0.000ns - mmcm_clkout6_1 rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.088ns (92.632%)  route 0.007ns (7.368%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.886ns
    Source Clock Delay      (SCD):    2.114ns
    Clock Pessimism Removal (CPR):    -0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout6_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.389     0.389 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.429    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.429 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.196     0.625    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.230     0.855 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, unplaced)         0.128     0.983    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout6
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.000 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                         net (fo=2038, unplaced)      1.114     2.114    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[32]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.039     2.153 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[32]/Q
                         net (fo=1, unplaced)         0.000     2.153    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg_n_0_[32]
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R1_carry/CI
                         CARRY8 (Prop_CARRY8_CI_O[2])
                                                      0.049     2.202 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R1_carry/O[2]
                         net (fo=1, unplaced)         0.007     2.209    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/p_1_in[3]
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[29]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout6_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.488     0.488 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.538    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.538 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.222     0.760    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.295     0.465 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, unplaced)         0.143     0.608    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout6
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.627 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                         net (fo=2038, unplaced)      1.259     1.886    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[29]/C
                         clock pessimism              0.373     2.259                     
                         FDRE (Hold_FDRE_C_D)         0.046     2.305    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.305                     
                         arrival time                           2.209                     
  -------------------------------------------------------------------
                         slack                                 -0.096                     

Slack (VIOLATED) :        -0.096ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6_2  {rise@0.000ns fall@3.749ns period=7.497ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6_2  {rise@0.000ns fall@3.749ns period=7.497ns})
  Path Group:             mmcm_clkout6_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6_2 rise@0.000ns - mmcm_clkout6_2 rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.088ns (92.632%)  route 0.007ns (7.368%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.814ns
    Source Clock Delay      (SCD):    2.042ns
    Clock Pessimism Removal (CPR):    -0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout6_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.310     0.310 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.350    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.350 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.203     0.553    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.230     0.783 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, unplaced)         0.128     0.911    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout6
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.928 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                         net (fo=2038, unplaced)      1.114     2.042    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[32]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.039     2.081 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[32]/Q
                         net (fo=1, unplaced)         0.000     2.081    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg_n_0_[32]
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R1_carry/CI
                         CARRY8 (Prop_CARRY8_CI_O[2])
                                                      0.049     2.130 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R1_carry/O[2]
                         net (fo=1, unplaced)         0.007     2.137    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/p_1_in[3]
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[29]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout6_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.408     0.408 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.458    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.458 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.230     0.688    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.295     0.393 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, unplaced)         0.143     0.536    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout6
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.555 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                         net (fo=2038, unplaced)      1.259     1.814    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[29]/C
                         clock pessimism              0.372     2.187                     
                         FDRE (Hold_FDRE_C_D)         0.046     2.233    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.233                     
                         arrival time                           2.137                     
  -------------------------------------------------------------------
                         slack                                 -0.096                     

Slack (VIOLATED) :        -0.095ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by tck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.038ns (33.929%)  route 0.074ns (66.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.639ns
    Source Clock Delay      (SCD):    3.179ns
    Clock Pessimism Removal (CPR):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock tck rise edge)        0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.052     0.052    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  static         <hidden>
                         net (fo=149525, routed)      1.537     1.662    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLR Crossing[1->0]   
    SLICE_X112Y296                                                    r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/C
    SLICE_X112Y296       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.703 r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.345     2.048    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/tap_tck
    BUFGCE_X1Y119                                                     r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/I
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.065 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=367, unplaced)       1.114     3.179    boundary       WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
                         FDCE                                         r  reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDCE (Prop_FDCE_C_Q)         0.038     3.217 r  reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=24, unplaced)        0.074     3.291    reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/ADDRH3
                         RAMD32                                       r  reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/WADR3
  -------------------------------------------------------------------    ----------------------------------

                         (clock tck rise edge)        0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.057     0.057    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  static         <hidden>
                         net (fo=149525, routed)      1.719     1.858    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLR Crossing[1->0]   
    SLICE_X112Y296                                                    r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/C
    SLICE_X112Y296       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.055     1.913 r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.448     2.361    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/tap_tck
    BUFGCE_X1Y119                                                     r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/I
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.380 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=367, unplaced)       1.259     3.639    boundary       WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
                         RAMD32                                       r  reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
                         clock pessimism             -0.315     3.324                     
                         RAMD32 (Hold_RAMD32_CLK_WADR3)
                                                      0.062     3.386    reconfigurable   WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA
  -------------------------------------------------------------------
                         required time                         -3.386                     
                         arrival time                           3.291                     
  -------------------------------------------------------------------
                         slack                                 -0.095                     

Slack (VIOLATED) :        -0.095ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by tck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.038ns (33.929%)  route 0.074ns (66.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.639ns
    Source Clock Delay      (SCD):    3.179ns
    Clock Pessimism Removal (CPR):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock tck rise edge)        0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.052     0.052    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  static         <hidden>
                         net (fo=149525, routed)      1.537     1.662    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLR Crossing[1->0]   
    SLICE_X112Y296                                                    r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/C
    SLICE_X112Y296       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.703 r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.345     2.048    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/tap_tck
    BUFGCE_X1Y119                                                     r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/I
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.065 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=367, unplaced)       1.114     3.179    boundary       WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
                         FDCE                                         r  reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDCE (Prop_FDCE_C_Q)         0.038     3.217 r  reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=24, unplaced)        0.074     3.291    reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/ADDRH3
                         RAMD32                                       r  reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/WADR3
  -------------------------------------------------------------------    ----------------------------------

                         (clock tck rise edge)        0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.057     0.057    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  static         <hidden>
                         net (fo=149525, routed)      1.719     1.858    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLR Crossing[1->0]   
    SLICE_X112Y296                                                    r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/C
    SLICE_X112Y296       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.055     1.913 r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.448     2.361    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/tap_tck
    BUFGCE_X1Y119                                                     r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/I
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.380 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=367, unplaced)       1.259     3.639    boundary       WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
                         RAMD32                                       r  reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
                         clock pessimism             -0.315     3.324                     
                         RAMD32 (Hold_RAMD32_CLK_WADR3)
                                                      0.062     3.386    reconfigurable   WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -3.386                     
                         arrival time                           3.291                     
  -------------------------------------------------------------------
                         slack                                 -0.095                     

Slack (VIOLATED) :        -0.095ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by tck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.038ns (33.929%)  route 0.074ns (66.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.639ns
    Source Clock Delay      (SCD):    3.179ns
    Clock Pessimism Removal (CPR):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock tck rise edge)        0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.052     0.052    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  static         <hidden>
                         net (fo=149525, routed)      1.537     1.662    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLR Crossing[1->0]   
    SLICE_X112Y296                                                    r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/C
    SLICE_X112Y296       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.703 r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.345     2.048    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/tap_tck
    BUFGCE_X1Y119                                                     r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/I
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.065 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=367, unplaced)       1.114     3.179    boundary       WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
                         FDCE                                         r  reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDCE (Prop_FDCE_C_Q)         0.038     3.217 r  reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=24, unplaced)        0.074     3.291    reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/ADDRH3
                         RAMD32                                       r  reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/WADR3
  -------------------------------------------------------------------    ----------------------------------

                         (clock tck rise edge)        0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.057     0.057    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  static         <hidden>
                         net (fo=149525, routed)      1.719     1.858    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLR Crossing[1->0]   
    SLICE_X112Y296                                                    r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/C
    SLICE_X112Y296       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.055     1.913 r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.448     2.361    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/tap_tck
    BUFGCE_X1Y119                                                     r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/I
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.380 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=367, unplaced)       1.259     3.639    boundary       WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
                         RAMD32                                       r  reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
                         clock pessimism             -0.315     3.324                     
                         RAMD32 (Hold_RAMD32_CLK_WADR3)
                                                      0.062     3.386    reconfigurable   WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB
  -------------------------------------------------------------------
                         required time                         -3.386                     
                         arrival time                           3.291                     
  -------------------------------------------------------------------
                         slack                                 -0.095                     

Slack (VIOLATED) :        -0.095ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by tck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.038ns (33.929%)  route 0.074ns (66.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.639ns
    Source Clock Delay      (SCD):    3.179ns
    Clock Pessimism Removal (CPR):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock tck rise edge)        0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.052     0.052    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  static         <hidden>
                         net (fo=149525, routed)      1.537     1.662    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLR Crossing[1->0]   
    SLICE_X112Y296                                                    r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/C
    SLICE_X112Y296       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.703 r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.345     2.048    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/tap_tck
    BUFGCE_X1Y119                                                     r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/I
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.065 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=367, unplaced)       1.114     3.179    boundary       WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
                         FDCE                                         r  reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDCE (Prop_FDCE_C_Q)         0.038     3.217 r  reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=24, unplaced)        0.074     3.291    reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/ADDRH3
                         RAMD32                                       r  reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/WADR3
  -------------------------------------------------------------------    ----------------------------------

                         (clock tck rise edge)        0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.057     0.057    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  static         <hidden>
                         net (fo=149525, routed)      1.719     1.858    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLR Crossing[1->0]   
    SLICE_X112Y296                                                    r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/C
    SLICE_X112Y296       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.055     1.913 r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.448     2.361    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/tap_tck
    BUFGCE_X1Y119                                                     r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/I
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.380 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=367, unplaced)       1.259     3.639    boundary       WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
                         RAMD32                                       r  reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
                         clock pessimism             -0.315     3.324                     
                         RAMD32 (Hold_RAMD32_CLK_WADR3)
                                                      0.062     3.386    reconfigurable   WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -3.386                     
                         arrival time                           3.291                     
  -------------------------------------------------------------------
                         slack                                 -0.095                     

Slack (VIOLATED) :        -0.095ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by tck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.038ns (33.929%)  route 0.074ns (66.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.639ns
    Source Clock Delay      (SCD):    3.179ns
    Clock Pessimism Removal (CPR):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock tck rise edge)        0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.052     0.052    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  static         <hidden>
                         net (fo=149525, routed)      1.537     1.662    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLR Crossing[1->0]   
    SLICE_X112Y296                                                    r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/C
    SLICE_X112Y296       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.703 r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.345     2.048    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/tap_tck
    BUFGCE_X1Y119                                                     r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/I
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.065 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=367, unplaced)       1.114     3.179    boundary       WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
                         FDCE                                         r  reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDCE (Prop_FDCE_C_Q)         0.038     3.217 r  reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=24, unplaced)        0.074     3.291    reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/ADDRH3
                         RAMD32                                       r  reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/WADR3
  -------------------------------------------------------------------    ----------------------------------

                         (clock tck rise edge)        0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.057     0.057    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  static         <hidden>
                         net (fo=149525, routed)      1.719     1.858    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLR Crossing[1->0]   
    SLICE_X112Y296                                                    r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/C
    SLICE_X112Y296       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.055     1.913 r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.448     2.361    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/tap_tck
    BUFGCE_X1Y119                                                     r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/I
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.380 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=367, unplaced)       1.259     3.639    boundary       WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
                         RAMD32                                       r  reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
                         clock pessimism             -0.315     3.324                     
                         RAMD32 (Hold_RAMD32_CLK_WADR3)
                                                      0.062     3.386    reconfigurable   WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC
  -------------------------------------------------------------------
                         required time                         -3.386                     
                         arrival time                           3.291                     
  -------------------------------------------------------------------
                         slack                                 -0.095                     

Slack (VIOLATED) :        -0.095ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by tck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.038ns (33.929%)  route 0.074ns (66.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.639ns
    Source Clock Delay      (SCD):    3.179ns
    Clock Pessimism Removal (CPR):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock tck rise edge)        0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.052     0.052    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  static         <hidden>
                         net (fo=149525, routed)      1.537     1.662    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLR Crossing[1->0]   
    SLICE_X112Y296                                                    r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/C
    SLICE_X112Y296       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.703 r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.345     2.048    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/tap_tck
    BUFGCE_X1Y119                                                     r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/I
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.065 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=367, unplaced)       1.114     3.179    boundary       WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
                         FDCE                                         r  reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDCE (Prop_FDCE_C_Q)         0.038     3.217 r  reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=24, unplaced)        0.074     3.291    reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/ADDRH3
                         RAMD32                                       r  reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/WADR3
  -------------------------------------------------------------------    ----------------------------------

                         (clock tck rise edge)        0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.057     0.057    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  static         <hidden>
                         net (fo=149525, routed)      1.719     1.858    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLR Crossing[1->0]   
    SLICE_X112Y296                                                    r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/C
    SLICE_X112Y296       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.055     1.913 r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.448     2.361    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/tap_tck
    BUFGCE_X1Y119                                                     r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/I
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.380 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=367, unplaced)       1.259     3.639    boundary       WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
                         RAMD32                                       r  reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
                         clock pessimism             -0.315     3.324                     
                         RAMD32 (Hold_RAMD32_CLK_WADR3)
                                                      0.062     3.386    reconfigurable   WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -3.386                     
                         arrival time                           3.291                     
  -------------------------------------------------------------------
                         slack                                 -0.095                     

Slack (VIOLATED) :        -0.095ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/WADR3
                            (rising edge-triggered cell RAMD32 clocked by tck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.038ns (33.929%)  route 0.074ns (66.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.639ns
    Source Clock Delay      (SCD):    3.179ns
    Clock Pessimism Removal (CPR):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock tck rise edge)        0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.052     0.052    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  static         <hidden>
                         net (fo=149525, routed)      1.537     1.662    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLR Crossing[1->0]   
    SLICE_X112Y296                                                    r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/C
    SLICE_X112Y296       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.703 r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.345     2.048    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/tap_tck
    BUFGCE_X1Y119                                                     r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/I
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.065 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=367, unplaced)       1.114     3.179    boundary       WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
                         FDCE                                         r  reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDCE (Prop_FDCE_C_Q)         0.038     3.217 r  reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=24, unplaced)        0.074     3.291    reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/ADDRH3
                         RAMD32                                       r  reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/WADR3
  -------------------------------------------------------------------    ----------------------------------

                         (clock tck rise edge)        0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.057     0.057    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  static         <hidden>
                         net (fo=149525, routed)      1.719     1.858    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLR Crossing[1->0]   
    SLICE_X112Y296                                                    r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/C
    SLICE_X112Y296       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.055     1.913 r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.448     2.361    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/tap_tck
    BUFGCE_X1Y119                                                     r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/I
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.380 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=367, unplaced)       1.259     3.639    boundary       WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
                         RAMD32                                       r  reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
                         clock pessimism             -0.315     3.324                     
                         RAMD32 (Hold_RAMD32_CLK_WADR3)
                                                      0.062     3.386    reconfigurable   WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD
  -------------------------------------------------------------------
                         required time                         -3.386                     
                         arrival time                           3.291                     
  -------------------------------------------------------------------
                         slack                                 -0.095                     

Slack (VIOLATED) :        -0.095ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by tck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.038ns (33.929%)  route 0.074ns (66.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.639ns
    Source Clock Delay      (SCD):    3.179ns
    Clock Pessimism Removal (CPR):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock tck rise edge)        0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.052     0.052    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  static         <hidden>
                         net (fo=149525, routed)      1.537     1.662    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLR Crossing[1->0]   
    SLICE_X112Y296                                                    r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/C
    SLICE_X112Y296       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.703 r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.345     2.048    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/tap_tck
    BUFGCE_X1Y119                                                     r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/I
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.065 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=367, unplaced)       1.114     3.179    boundary       WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
                         FDCE                                         r  reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDCE (Prop_FDCE_C_Q)         0.038     3.217 r  reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=24, unplaced)        0.074     3.291    reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/ADDRH3
                         RAMD32                                       r  reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/WADR3
  -------------------------------------------------------------------    ----------------------------------

                         (clock tck rise edge)        0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.057     0.057    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  static         <hidden>
                         net (fo=149525, routed)      1.719     1.858    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLR Crossing[1->0]   
    SLICE_X112Y296                                                    r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/C
    SLICE_X112Y296       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.055     1.913 r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.448     2.361    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/tap_tck
    BUFGCE_X1Y119                                                     r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/I
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.380 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=367, unplaced)       1.259     3.639    boundary       WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
                         RAMD32                                       r  reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
                         clock pessimism             -0.315     3.324                     
                         RAMD32 (Hold_RAMD32_CLK_WADR3)
                                                      0.062     3.386    reconfigurable   WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -3.386                     
                         arrival time                           3.291                     
  -------------------------------------------------------------------
                         slack                                 -0.095                     

Slack (VIOLATED) :        -0.095ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/WADR3
                            (rising edge-triggered cell RAMD32 clocked by tck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.038ns (33.929%)  route 0.074ns (66.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.639ns
    Source Clock Delay      (SCD):    3.179ns
    Clock Pessimism Removal (CPR):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock tck rise edge)        0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.052     0.052    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  static         <hidden>
                         net (fo=149525, routed)      1.537     1.662    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLR Crossing[1->0]   
    SLICE_X112Y296                                                    r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/C
    SLICE_X112Y296       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.703 r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.345     2.048    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/tap_tck
    BUFGCE_X1Y119                                                     r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/I
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.065 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=367, unplaced)       1.114     3.179    boundary       WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
                         FDCE                                         r  reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDCE (Prop_FDCE_C_Q)         0.038     3.217 r  reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=24, unplaced)        0.074     3.291    reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/ADDRH3
                         RAMD32                                       r  reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/WADR3
  -------------------------------------------------------------------    ----------------------------------

                         (clock tck rise edge)        0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.057     0.057    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  static         <hidden>
                         net (fo=149525, routed)      1.719     1.858    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLR Crossing[1->0]   
    SLICE_X112Y296                                                    r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/C
    SLICE_X112Y296       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.055     1.913 r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.448     2.361    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/tap_tck
    BUFGCE_X1Y119                                                     r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/I
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.380 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=367, unplaced)       1.259     3.639    boundary       WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
                         RAMD32                                       r  reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
                         clock pessimism             -0.315     3.324                     
                         RAMD32 (Hold_RAMD32_CLK_WADR3)
                                                      0.062     3.386    reconfigurable   WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME
  -------------------------------------------------------------------
                         required time                         -3.386                     
                         arrival time                           3.291                     
  -------------------------------------------------------------------
                         slack                                 -0.095                     

Slack (VIOLATED) :        -0.095ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by tck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.038ns (33.929%)  route 0.074ns (66.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.639ns
    Source Clock Delay      (SCD):    3.179ns
    Clock Pessimism Removal (CPR):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock tck rise edge)        0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.052     0.052    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  static         <hidden>
                         net (fo=149525, routed)      1.537     1.662    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLR Crossing[1->0]   
    SLICE_X112Y296                                                    r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/C
    SLICE_X112Y296       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.703 r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.345     2.048    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/tap_tck
    BUFGCE_X1Y119                                                     r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/I
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.065 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=367, unplaced)       1.114     3.179    boundary       WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
                         FDCE                                         r  reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDCE (Prop_FDCE_C_Q)         0.038     3.217 r  reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=24, unplaced)        0.074     3.291    reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/ADDRH3
                         RAMD32                                       r  reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/WADR3
  -------------------------------------------------------------------    ----------------------------------

                         (clock tck rise edge)        0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.057     0.057    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  static         <hidden>
                         net (fo=149525, routed)      1.719     1.858    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLR Crossing[1->0]   
    SLICE_X112Y296                                                    r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/C
    SLICE_X112Y296       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.055     1.913 r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.448     2.361    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/tap_tck
    BUFGCE_X1Y119                                                     r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/I
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.380 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=367, unplaced)       1.259     3.639    boundary       WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
                         RAMD32                                       r  reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/CLK
                         clock pessimism             -0.315     3.324                     
                         RAMD32 (Hold_RAMD32_CLK_WADR3)
                                                      0.062     3.386    reconfigurable   WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1
  -------------------------------------------------------------------
                         required time                         -3.386                     
                         arrival time                           3.291                     
  -------------------------------------------------------------------
                         slack                                 -0.095                     

Slack (VIOLATED) :        -0.087ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.749ns period=7.497ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.749ns period=7.497ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.104ns  (logic 0.097ns (93.269%)  route 0.007ns (6.731%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.759ns
    Source Clock Delay      (SCD):    1.987ns
    Clock Pessimism Removal (CPR):    -0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.255     0.255 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.295    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.295 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.203     0.498    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.230     0.728 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, unplaced)         0.128     0.856    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.873 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                         net (fo=2038, unplaced)      1.114     1.987    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[32]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.039     2.026 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[32]/Q
                         net (fo=1, unplaced)         0.000     2.026    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg_n_0_[32]
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R1_carry/CI
                         CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.058     2.084 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R1_carry/O[1]
                         net (fo=1, unplaced)         0.007     2.091    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/p_1_in[2]
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[30]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.353     0.353 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.403    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.403 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.230     0.633    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.295     0.338 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, unplaced)         0.143     0.481    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.500 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                         net (fo=2038, unplaced)      1.259     1.759    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[30]/C
                         clock pessimism              0.373     2.132                     
                         FDRE (Hold_FDRE_C_D)         0.046     2.178    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.178                     
                         arrival time                           2.091                     
  -------------------------------------------------------------------
                         slack                                 -0.087                     

Slack (VIOLATED) :        -0.087ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6_1  {rise@0.000ns fall@3.749ns period=7.497ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6_1  {rise@0.000ns fall@3.749ns period=7.497ns})
  Path Group:             mmcm_clkout6_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6_1 rise@0.000ns - mmcm_clkout6_1 rise@0.000ns)
  Data Path Delay:        0.104ns  (logic 0.097ns (93.269%)  route 0.007ns (6.731%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.886ns
    Source Clock Delay      (SCD):    2.114ns
    Clock Pessimism Removal (CPR):    -0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout6_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.389     0.389 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.429    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.429 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.196     0.625    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.230     0.855 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, unplaced)         0.128     0.983    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout6
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.000 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                         net (fo=2038, unplaced)      1.114     2.114    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[32]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.039     2.153 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[32]/Q
                         net (fo=1, unplaced)         0.000     2.153    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg_n_0_[32]
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R1_carry/CI
                         CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.058     2.211 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R1_carry/O[1]
                         net (fo=1, unplaced)         0.007     2.218    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/p_1_in[2]
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[30]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout6_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.488     0.488 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.538    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.538 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.222     0.760    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.295     0.465 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, unplaced)         0.143     0.608    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout6
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.627 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                         net (fo=2038, unplaced)      1.259     1.886    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[30]/C
                         clock pessimism              0.373     2.259                     
                         FDRE (Hold_FDRE_C_D)         0.046     2.305    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.305                     
                         arrival time                           2.218                     
  -------------------------------------------------------------------
                         slack                                 -0.087                     

Slack (VIOLATED) :        -0.087ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6_2  {rise@0.000ns fall@3.749ns period=7.497ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6_2  {rise@0.000ns fall@3.749ns period=7.497ns})
  Path Group:             mmcm_clkout6_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6_2 rise@0.000ns - mmcm_clkout6_2 rise@0.000ns)
  Data Path Delay:        0.104ns  (logic 0.097ns (93.269%)  route 0.007ns (6.731%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.814ns
    Source Clock Delay      (SCD):    2.042ns
    Clock Pessimism Removal (CPR):    -0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout6_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.310     0.310 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.350    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.350 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.203     0.553    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.230     0.783 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, unplaced)         0.128     0.911    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout6
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.928 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                         net (fo=2038, unplaced)      1.114     2.042    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[32]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.039     2.081 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[32]/Q
                         net (fo=1, unplaced)         0.000     2.081    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg_n_0_[32]
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R1_carry/CI
                         CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.058     2.139 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R1_carry/O[1]
                         net (fo=1, unplaced)         0.007     2.146    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/p_1_in[2]
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[30]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout6_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.408     0.408 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.458    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.458 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.230     0.688    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.295     0.393 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, unplaced)         0.143     0.536    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout6
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.555 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                         net (fo=2038, unplaced)      1.259     1.814    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[30]/C
                         clock pessimism              0.372     2.187                     
                         FDRE (Hold_FDRE_C_D)         0.046     2.233    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.233                     
                         arrival time                           2.146                     
  -------------------------------------------------------------------
                         slack                                 -0.087                     

Slack (VIOLATED) :        -0.081ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.749ns period=7.497ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.749ns period=7.497ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.110ns  (logic 0.103ns (93.637%)  route 0.007ns (6.364%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.759ns
    Source Clock Delay      (SCD):    1.987ns
    Clock Pessimism Removal (CPR):    -0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.255     0.255 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.295    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.295 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.203     0.498    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.230     0.728 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, unplaced)         0.128     0.856    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.873 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                         net (fo=2038, unplaced)      1.114     1.987    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[32]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.039     2.026 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[32]/Q
                         net (fo=1, unplaced)         0.000     2.026    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg_n_0_[32]
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R1_carry/CI
                         CARRY8 (Prop_CARRY8_CI_O[3])
                                                      0.064     2.090 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R1_carry/O[3]
                         net (fo=1, unplaced)         0.007     2.097    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/p_1_in[4]
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[28]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.353     0.353 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.403    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.403 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.230     0.633    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.295     0.338 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, unplaced)         0.143     0.481    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.500 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                         net (fo=2038, unplaced)      1.259     1.759    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[28]/C
                         clock pessimism              0.373     2.132                     
                         FDRE (Hold_FDRE_C_D)         0.046     2.178    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.178                     
                         arrival time                           2.097                     
  -------------------------------------------------------------------
                         slack                                 -0.081                     

Slack (VIOLATED) :        -0.081ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6_1  {rise@0.000ns fall@3.749ns period=7.497ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6_1  {rise@0.000ns fall@3.749ns period=7.497ns})
  Path Group:             mmcm_clkout6_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6_1 rise@0.000ns - mmcm_clkout6_1 rise@0.000ns)
  Data Path Delay:        0.110ns  (logic 0.103ns (93.637%)  route 0.007ns (6.364%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.886ns
    Source Clock Delay      (SCD):    2.114ns
    Clock Pessimism Removal (CPR):    -0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout6_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.389     0.389 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.429    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.429 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.196     0.625    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.230     0.855 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, unplaced)         0.128     0.983    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout6
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.000 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                         net (fo=2038, unplaced)      1.114     2.114    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[32]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.039     2.153 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[32]/Q
                         net (fo=1, unplaced)         0.000     2.153    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg_n_0_[32]
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R1_carry/CI
                         CARRY8 (Prop_CARRY8_CI_O[3])
                                                      0.064     2.217 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R1_carry/O[3]
                         net (fo=1, unplaced)         0.007     2.224    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/p_1_in[4]
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[28]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout6_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.488     0.488 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.538    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.538 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.222     0.760    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.295     0.465 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, unplaced)         0.143     0.608    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout6
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.627 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                         net (fo=2038, unplaced)      1.259     1.886    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[28]/C
                         clock pessimism              0.373     2.259                     
                         FDRE (Hold_FDRE_C_D)         0.046     2.305    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.305                     
                         arrival time                           2.224                     
  -------------------------------------------------------------------
                         slack                                 -0.081                     

Slack (VIOLATED) :        -0.081ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6_2  {rise@0.000ns fall@3.749ns period=7.497ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6_2  {rise@0.000ns fall@3.749ns period=7.497ns})
  Path Group:             mmcm_clkout6_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6_2 rise@0.000ns - mmcm_clkout6_2 rise@0.000ns)
  Data Path Delay:        0.110ns  (logic 0.103ns (93.637%)  route 0.007ns (6.364%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.814ns
    Source Clock Delay      (SCD):    2.042ns
    Clock Pessimism Removal (CPR):    -0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout6_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.310     0.310 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.350    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.350 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.203     0.553    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.230     0.783 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, unplaced)         0.128     0.911    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout6
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.928 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                         net (fo=2038, unplaced)      1.114     2.042    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[32]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.039     2.081 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[32]/Q
                         net (fo=1, unplaced)         0.000     2.081    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg_n_0_[32]
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R1_carry/CI
                         CARRY8 (Prop_CARRY8_CI_O[3])
                                                      0.064     2.145 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R1_carry/O[3]
                         net (fo=1, unplaced)         0.007     2.152    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/p_1_in[4]
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[28]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout6_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.408     0.408 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.458    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.458 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.230     0.688    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.295     0.393 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, unplaced)         0.143     0.536    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout6
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.555 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                         net (fo=2038, unplaced)      1.259     1.814    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[28]/C
                         clock pessimism              0.372     2.187                     
                         FDRE (Hold_FDRE_C_D)         0.046     2.233    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.233                     
                         arrival time                           2.152                     
  -------------------------------------------------------------------
                         slack                                 -0.081                     

Slack (VIOLATED) :        -0.076ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.749ns period=7.497ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout6  {rise@0.000ns fall@3.749ns period=7.497ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.131ns  (logic 0.038ns (29.008%)  route 0.093ns (70.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.759ns
    Source Clock Delay      (SCD):    1.987ns
    Clock Pessimism Removal (CPR):    -0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.255     0.255 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.295    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.295 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.203     0.498    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.230     0.728 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, unplaced)         0.128     0.856    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.873 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                         net (fo=2038, unplaced)      1.114     1.987    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     2.025 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/Q
                         net (fo=131, unplaced)       0.093     2.118    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/ADDRD3
                         RAMD32                                       r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/WADR3
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.353     0.353 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.403    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.403 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.230     0.633    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.295     0.338 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, unplaced)         0.143     0.481    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.500 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                         net (fo=2038, unplaced)      1.259     1.759    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/WCLK
                         RAMD32                                       r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
                         clock pessimism              0.373     2.132                     
                         RAMD32 (Hold_RAMD32_CLK_WADR3)
                                                      0.062     2.194    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA
  -------------------------------------------------------------------
                         required time                         -2.194                     
                         arrival time                           2.118                     
  -------------------------------------------------------------------
                         slack                                 -0.076                     

Slack (VIOLATED) :        -0.076ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.749ns period=7.497ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout6  {rise@0.000ns fall@3.749ns period=7.497ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.131ns  (logic 0.038ns (29.008%)  route 0.093ns (70.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.759ns
    Source Clock Delay      (SCD):    1.987ns
    Clock Pessimism Removal (CPR):    -0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.255     0.255 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.295    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.295 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.203     0.498    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.230     0.728 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, unplaced)         0.128     0.856    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.873 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                         net (fo=2038, unplaced)      1.114     1.987    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     2.025 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/Q
                         net (fo=131, unplaced)       0.093     2.118    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/ADDRD3
                         RAMD32                                       r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/WADR3
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.353     0.353 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.403    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.403 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.230     0.633    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.295     0.338 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, unplaced)         0.143     0.481    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.500 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                         net (fo=2038, unplaced)      1.259     1.759    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/WCLK
                         RAMD32                                       r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
                         clock pessimism              0.373     2.132                     
                         RAMD32 (Hold_RAMD32_CLK_WADR3)
                                                      0.062     2.194    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.194                     
                         arrival time                           2.118                     
  -------------------------------------------------------------------
                         slack                                 -0.076                     

Slack (VIOLATED) :        -0.076ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.749ns period=7.497ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout6  {rise@0.000ns fall@3.749ns period=7.497ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.131ns  (logic 0.038ns (29.008%)  route 0.093ns (70.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.759ns
    Source Clock Delay      (SCD):    1.987ns
    Clock Pessimism Removal (CPR):    -0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.255     0.255 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.295    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.295 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.203     0.498    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.230     0.728 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, unplaced)         0.128     0.856    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.873 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                         net (fo=2038, unplaced)      1.114     1.987    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     2.025 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/Q
                         net (fo=131, unplaced)       0.093     2.118    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/ADDRD3
                         RAMD32                                       r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/WADR3
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.353     0.353 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.403    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.403 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.230     0.633    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.295     0.338 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, unplaced)         0.143     0.481    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.500 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                         net (fo=2038, unplaced)      1.259     1.759    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/WCLK
                         RAMD32                                       r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
                         clock pessimism              0.373     2.132                     
                         RAMD32 (Hold_RAMD32_CLK_WADR3)
                                                      0.062     2.194    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB
  -------------------------------------------------------------------
                         required time                         -2.194                     
                         arrival time                           2.118                     
  -------------------------------------------------------------------
                         slack                                 -0.076                     

Slack (VIOLATED) :        -0.076ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.749ns period=7.497ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout6  {rise@0.000ns fall@3.749ns period=7.497ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.131ns  (logic 0.038ns (29.008%)  route 0.093ns (70.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.759ns
    Source Clock Delay      (SCD):    1.987ns
    Clock Pessimism Removal (CPR):    -0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.255     0.255 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.295    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.295 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.203     0.498    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.230     0.728 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, unplaced)         0.128     0.856    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.873 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                         net (fo=2038, unplaced)      1.114     1.987    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     2.025 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/Q
                         net (fo=131, unplaced)       0.093     2.118    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/ADDRD3
                         RAMD32                                       r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/WADR3
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.353     0.353 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.403    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.403 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.230     0.633    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.295     0.338 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, unplaced)         0.143     0.481    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.500 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                         net (fo=2038, unplaced)      1.259     1.759    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/WCLK
                         RAMD32                                       r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
                         clock pessimism              0.373     2.132                     
                         RAMD32 (Hold_RAMD32_CLK_WADR3)
                                                      0.062     2.194    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.194                     
                         arrival time                           2.118                     
  -------------------------------------------------------------------
                         slack                                 -0.076                     

Slack (VIOLATED) :        -0.076ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.749ns period=7.497ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout6  {rise@0.000ns fall@3.749ns period=7.497ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.131ns  (logic 0.038ns (29.008%)  route 0.093ns (70.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.759ns
    Source Clock Delay      (SCD):    1.987ns
    Clock Pessimism Removal (CPR):    -0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.255     0.255 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.295    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.295 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.203     0.498    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.230     0.728 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, unplaced)         0.128     0.856    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.873 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                         net (fo=2038, unplaced)      1.114     1.987    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     2.025 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/Q
                         net (fo=131, unplaced)       0.093     2.118    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/ADDRD3
                         RAMD32                                       r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/WADR3
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.353     0.353 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.403    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.403 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.230     0.633    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.295     0.338 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, unplaced)         0.143     0.481    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.500 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                         net (fo=2038, unplaced)      1.259     1.759    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/WCLK
                         RAMD32                                       r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK
                         clock pessimism              0.373     2.132                     
                         RAMD32 (Hold_RAMD32_CLK_WADR3)
                                                      0.062     2.194    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC
  -------------------------------------------------------------------
                         required time                         -2.194                     
                         arrival time                           2.118                     
  -------------------------------------------------------------------
                         slack                                 -0.076                     

Slack (VIOLATED) :        -0.076ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.749ns period=7.497ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout6  {rise@0.000ns fall@3.749ns period=7.497ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.131ns  (logic 0.038ns (29.008%)  route 0.093ns (70.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.759ns
    Source Clock Delay      (SCD):    1.987ns
    Clock Pessimism Removal (CPR):    -0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.255     0.255 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.295    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.295 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.203     0.498    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.230     0.728 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, unplaced)         0.128     0.856    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.873 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                         net (fo=2038, unplaced)      1.114     1.987    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     2.025 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/Q
                         net (fo=131, unplaced)       0.093     2.118    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/ADDRD3
                         RAMD32                                       r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC_D1/WADR3
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.353     0.353 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.403    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.403 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.230     0.633    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.295     0.338 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, unplaced)         0.143     0.481    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.500 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                         net (fo=2038, unplaced)      1.259     1.759    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/WCLK
                         RAMD32                                       r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
                         clock pessimism              0.373     2.132                     
                         RAMD32 (Hold_RAMD32_CLK_WADR3)
                                                      0.062     2.194    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.194                     
                         arrival time                           2.118                     
  -------------------------------------------------------------------
                         slack                                 -0.076                     

Slack (VIOLATED) :        -0.076ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6_1  {rise@0.000ns fall@3.749ns period=7.497ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout6_1  {rise@0.000ns fall@3.749ns period=7.497ns})
  Path Group:             mmcm_clkout6_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6_1 rise@0.000ns - mmcm_clkout6_1 rise@0.000ns)
  Data Path Delay:        0.131ns  (logic 0.038ns (29.008%)  route 0.093ns (70.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.886ns
    Source Clock Delay      (SCD):    2.114ns
    Clock Pessimism Removal (CPR):    -0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout6_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.389     0.389 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.429    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.429 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.196     0.625    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.230     0.855 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, unplaced)         0.128     0.983    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout6
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.000 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                         net (fo=2038, unplaced)      1.114     2.114    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     2.152 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/Q
                         net (fo=131, unplaced)       0.093     2.245    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/ADDRD3
                         RAMD32                                       r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/WADR3
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout6_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.488     0.488 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.538    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.538 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.222     0.760    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.295     0.465 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, unplaced)         0.143     0.608    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout6
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.627 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                         net (fo=2038, unplaced)      1.259     1.886    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/WCLK
                         RAMD32                                       r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
                         clock pessimism              0.373     2.259                     
                         RAMD32 (Hold_RAMD32_CLK_WADR3)
                                                      0.062     2.321    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA
  -------------------------------------------------------------------
                         required time                         -2.321                     
                         arrival time                           2.245                     
  -------------------------------------------------------------------
                         slack                                 -0.076                     

Slack (VIOLATED) :        -0.076ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6_1  {rise@0.000ns fall@3.749ns period=7.497ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout6_1  {rise@0.000ns fall@3.749ns period=7.497ns})
  Path Group:             mmcm_clkout6_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6_1 rise@0.000ns - mmcm_clkout6_1 rise@0.000ns)
  Data Path Delay:        0.131ns  (logic 0.038ns (29.008%)  route 0.093ns (70.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.886ns
    Source Clock Delay      (SCD):    2.114ns
    Clock Pessimism Removal (CPR):    -0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout6_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.389     0.389 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.429    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.429 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.196     0.625    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.230     0.855 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, unplaced)         0.128     0.983    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout6
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.000 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                         net (fo=2038, unplaced)      1.114     2.114    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     2.152 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/Q
                         net (fo=131, unplaced)       0.093     2.245    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/ADDRD3
                         RAMD32                                       r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/WADR3
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout6_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.488     0.488 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.538    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.538 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.222     0.760    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.295     0.465 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, unplaced)         0.143     0.608    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout6
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.627 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                         net (fo=2038, unplaced)      1.259     1.886    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/WCLK
                         RAMD32                                       r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
                         clock pessimism              0.373     2.259                     
                         RAMD32 (Hold_RAMD32_CLK_WADR3)
                                                      0.062     2.321    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.321                     
                         arrival time                           2.245                     
  -------------------------------------------------------------------
                         slack                                 -0.076                     

Slack (VIOLATED) :        -0.076ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6_1  {rise@0.000ns fall@3.749ns period=7.497ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout6_1  {rise@0.000ns fall@3.749ns period=7.497ns})
  Path Group:             mmcm_clkout6_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6_1 rise@0.000ns - mmcm_clkout6_1 rise@0.000ns)
  Data Path Delay:        0.131ns  (logic 0.038ns (29.008%)  route 0.093ns (70.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.886ns
    Source Clock Delay      (SCD):    2.114ns
    Clock Pessimism Removal (CPR):    -0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout6_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.389     0.389 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.429    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.429 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.196     0.625    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.230     0.855 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, unplaced)         0.128     0.983    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout6
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.000 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                         net (fo=2038, unplaced)      1.114     2.114    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     2.152 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/Q
                         net (fo=131, unplaced)       0.093     2.245    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/ADDRD3
                         RAMD32                                       r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/WADR3
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout6_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.488     0.488 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.538    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.538 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.222     0.760    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.295     0.465 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, unplaced)         0.143     0.608    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout6
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.627 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                         net (fo=2038, unplaced)      1.259     1.886    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/WCLK
                         RAMD32                                       r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
                         clock pessimism              0.373     2.259                     
                         RAMD32 (Hold_RAMD32_CLK_WADR3)
                                                      0.062     2.321    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB
  -------------------------------------------------------------------
                         required time                         -2.321                     
                         arrival time                           2.245                     
  -------------------------------------------------------------------
                         slack                                 -0.076                     

Slack (VIOLATED) :        -0.076ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6_1  {rise@0.000ns fall@3.749ns period=7.497ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout6_1  {rise@0.000ns fall@3.749ns period=7.497ns})
  Path Group:             mmcm_clkout6_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6_1 rise@0.000ns - mmcm_clkout6_1 rise@0.000ns)
  Data Path Delay:        0.131ns  (logic 0.038ns (29.008%)  route 0.093ns (70.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.886ns
    Source Clock Delay      (SCD):    2.114ns
    Clock Pessimism Removal (CPR):    -0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout6_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.389     0.389 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.429    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.429 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.196     0.625    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.230     0.855 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, unplaced)         0.128     0.983    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout6
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.000 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                         net (fo=2038, unplaced)      1.114     2.114    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     2.152 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/Q
                         net (fo=131, unplaced)       0.093     2.245    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/ADDRD3
                         RAMD32                                       r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/WADR3
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout6_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.488     0.488 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.538    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.538 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.222     0.760    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.295     0.465 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, unplaced)         0.143     0.608    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout6
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.627 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                         net (fo=2038, unplaced)      1.259     1.886    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/WCLK
                         RAMD32                                       r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
                         clock pessimism              0.373     2.259                     
                         RAMD32 (Hold_RAMD32_CLK_WADR3)
                                                      0.062     2.321    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.321                     
                         arrival time                           2.245                     
  -------------------------------------------------------------------
                         slack                                 -0.076                     

Slack (VIOLATED) :        -0.076ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6_1  {rise@0.000ns fall@3.749ns period=7.497ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout6_1  {rise@0.000ns fall@3.749ns period=7.497ns})
  Path Group:             mmcm_clkout6_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6_1 rise@0.000ns - mmcm_clkout6_1 rise@0.000ns)
  Data Path Delay:        0.131ns  (logic 0.038ns (29.008%)  route 0.093ns (70.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.886ns
    Source Clock Delay      (SCD):    2.114ns
    Clock Pessimism Removal (CPR):    -0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout6_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.389     0.389 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.429    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.429 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.196     0.625    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.230     0.855 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, unplaced)         0.128     0.983    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout6
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.000 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                         net (fo=2038, unplaced)      1.114     2.114    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     2.152 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/Q
                         net (fo=131, unplaced)       0.093     2.245    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/ADDRD3
                         RAMD32                                       r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/WADR3
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout6_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.488     0.488 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.538    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.538 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.222     0.760    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.295     0.465 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, unplaced)         0.143     0.608    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout6
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.627 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                         net (fo=2038, unplaced)      1.259     1.886    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/WCLK
                         RAMD32                                       r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK
                         clock pessimism              0.373     2.259                     
                         RAMD32 (Hold_RAMD32_CLK_WADR3)
                                                      0.062     2.321    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC
  -------------------------------------------------------------------
                         required time                         -2.321                     
                         arrival time                           2.245                     
  -------------------------------------------------------------------
                         slack                                 -0.076                     

Slack (VIOLATED) :        -0.076ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6_1  {rise@0.000ns fall@3.749ns period=7.497ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout6_1  {rise@0.000ns fall@3.749ns period=7.497ns})
  Path Group:             mmcm_clkout6_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6_1 rise@0.000ns - mmcm_clkout6_1 rise@0.000ns)
  Data Path Delay:        0.131ns  (logic 0.038ns (29.008%)  route 0.093ns (70.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.886ns
    Source Clock Delay      (SCD):    2.114ns
    Clock Pessimism Removal (CPR):    -0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout6_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.389     0.389 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.429    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.429 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.196     0.625    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.230     0.855 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, unplaced)         0.128     0.983    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout6
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.000 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                         net (fo=2038, unplaced)      1.114     2.114    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     2.152 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/Q
                         net (fo=131, unplaced)       0.093     2.245    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/ADDRD3
                         RAMD32                                       r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC_D1/WADR3
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout6_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.488     0.488 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.538    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.538 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.222     0.760    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.295     0.465 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, unplaced)         0.143     0.608    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout6
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.627 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                         net (fo=2038, unplaced)      1.259     1.886    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/WCLK
                         RAMD32                                       r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
                         clock pessimism              0.373     2.259                     
                         RAMD32 (Hold_RAMD32_CLK_WADR3)
                                                      0.062     2.321    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.321                     
                         arrival time                           2.245                     
  -------------------------------------------------------------------
                         slack                                 -0.076                     

Slack (VIOLATED) :        -0.076ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6_2  {rise@0.000ns fall@3.749ns period=7.497ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout6_2  {rise@0.000ns fall@3.749ns period=7.497ns})
  Path Group:             mmcm_clkout6_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6_2 rise@0.000ns - mmcm_clkout6_2 rise@0.000ns)
  Data Path Delay:        0.131ns  (logic 0.038ns (29.008%)  route 0.093ns (70.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.814ns
    Source Clock Delay      (SCD):    2.042ns
    Clock Pessimism Removal (CPR):    -0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout6_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.310     0.310 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.350    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.350 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.203     0.553    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.230     0.783 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, unplaced)         0.128     0.911    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout6
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.928 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                         net (fo=2038, unplaced)      1.114     2.042    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     2.080 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/Q
                         net (fo=131, unplaced)       0.093     2.173    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/ADDRD3
                         RAMD32                                       r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/WADR3
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout6_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.408     0.408 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.458    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.458 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.230     0.688    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.295     0.393 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, unplaced)         0.143     0.536    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout6
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.555 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                         net (fo=2038, unplaced)      1.259     1.814    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/WCLK
                         RAMD32                                       r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
                         clock pessimism              0.372     2.187                     
                         RAMD32 (Hold_RAMD32_CLK_WADR3)
                                                      0.062     2.249    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA
  -------------------------------------------------------------------
                         required time                         -2.249                     
                         arrival time                           2.173                     
  -------------------------------------------------------------------
                         slack                                 -0.076                     

Slack (VIOLATED) :        -0.076ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6_2  {rise@0.000ns fall@3.749ns period=7.497ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout6_2  {rise@0.000ns fall@3.749ns period=7.497ns})
  Path Group:             mmcm_clkout6_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6_2 rise@0.000ns - mmcm_clkout6_2 rise@0.000ns)
  Data Path Delay:        0.131ns  (logic 0.038ns (29.008%)  route 0.093ns (70.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.814ns
    Source Clock Delay      (SCD):    2.042ns
    Clock Pessimism Removal (CPR):    -0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout6_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.310     0.310 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.350    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.350 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.203     0.553    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.230     0.783 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, unplaced)         0.128     0.911    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout6
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.928 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                         net (fo=2038, unplaced)      1.114     2.042    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     2.080 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/Q
                         net (fo=131, unplaced)       0.093     2.173    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/ADDRD3
                         RAMD32                                       r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/WADR3
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout6_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.408     0.408 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.458    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.458 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.230     0.688    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.295     0.393 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, unplaced)         0.143     0.536    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout6
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.555 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                         net (fo=2038, unplaced)      1.259     1.814    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/WCLK
                         RAMD32                                       r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
                         clock pessimism              0.372     2.187                     
                         RAMD32 (Hold_RAMD32_CLK_WADR3)
                                                      0.062     2.249    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.249                     
                         arrival time                           2.173                     
  -------------------------------------------------------------------
                         slack                                 -0.076                     

Slack (VIOLATED) :        -0.076ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6_2  {rise@0.000ns fall@3.749ns period=7.497ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout6_2  {rise@0.000ns fall@3.749ns period=7.497ns})
  Path Group:             mmcm_clkout6_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6_2 rise@0.000ns - mmcm_clkout6_2 rise@0.000ns)
  Data Path Delay:        0.131ns  (logic 0.038ns (29.008%)  route 0.093ns (70.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.814ns
    Source Clock Delay      (SCD):    2.042ns
    Clock Pessimism Removal (CPR):    -0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout6_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.310     0.310 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.350    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.350 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.203     0.553    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.230     0.783 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, unplaced)         0.128     0.911    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout6
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.928 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                         net (fo=2038, unplaced)      1.114     2.042    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     2.080 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/Q
                         net (fo=131, unplaced)       0.093     2.173    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/ADDRD3
                         RAMD32                                       r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/WADR3
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout6_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.408     0.408 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.458    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.458 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.230     0.688    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.295     0.393 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, unplaced)         0.143     0.536    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout6
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.555 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                         net (fo=2038, unplaced)      1.259     1.814    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/WCLK
                         RAMD32                                       r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
                         clock pessimism              0.372     2.187                     
                         RAMD32 (Hold_RAMD32_CLK_WADR3)
                                                      0.062     2.249    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB
  -------------------------------------------------------------------
                         required time                         -2.249                     
                         arrival time                           2.173                     
  -------------------------------------------------------------------
                         slack                                 -0.076                     

Slack (VIOLATED) :        -0.076ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6_2  {rise@0.000ns fall@3.749ns period=7.497ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout6_2  {rise@0.000ns fall@3.749ns period=7.497ns})
  Path Group:             mmcm_clkout6_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6_2 rise@0.000ns - mmcm_clkout6_2 rise@0.000ns)
  Data Path Delay:        0.131ns  (logic 0.038ns (29.008%)  route 0.093ns (70.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.814ns
    Source Clock Delay      (SCD):    2.042ns
    Clock Pessimism Removal (CPR):    -0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout6_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.310     0.310 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.350    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.350 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.203     0.553    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.230     0.783 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, unplaced)         0.128     0.911    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout6
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.928 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                         net (fo=2038, unplaced)      1.114     2.042    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     2.080 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/Q
                         net (fo=131, unplaced)       0.093     2.173    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/ADDRD3
                         RAMD32                                       r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/WADR3
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout6_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.408     0.408 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.458    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.458 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.230     0.688    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.295     0.393 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, unplaced)         0.143     0.536    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout6
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.555 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                         net (fo=2038, unplaced)      1.259     1.814    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/WCLK
                         RAMD32                                       r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
                         clock pessimism              0.372     2.187                     
                         RAMD32 (Hold_RAMD32_CLK_WADR3)
                                                      0.062     2.249    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.249                     
                         arrival time                           2.173                     
  -------------------------------------------------------------------
                         slack                                 -0.076                     

Slack (VIOLATED) :        -0.076ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6_2  {rise@0.000ns fall@3.749ns period=7.497ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout6_2  {rise@0.000ns fall@3.749ns period=7.497ns})
  Path Group:             mmcm_clkout6_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6_2 rise@0.000ns - mmcm_clkout6_2 rise@0.000ns)
  Data Path Delay:        0.131ns  (logic 0.038ns (29.008%)  route 0.093ns (70.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.814ns
    Source Clock Delay      (SCD):    2.042ns
    Clock Pessimism Removal (CPR):    -0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout6_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.310     0.310 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.350    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.350 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.203     0.553    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.230     0.783 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, unplaced)         0.128     0.911    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout6
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.928 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                         net (fo=2038, unplaced)      1.114     2.042    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     2.080 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/Q
                         net (fo=131, unplaced)       0.093     2.173    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/ADDRD3
                         RAMD32                                       r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/WADR3
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout6_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.408     0.408 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.458    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.458 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.230     0.688    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.295     0.393 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, unplaced)         0.143     0.536    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout6
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.555 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                         net (fo=2038, unplaced)      1.259     1.814    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/WCLK
                         RAMD32                                       r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK
                         clock pessimism              0.372     2.187                     
                         RAMD32 (Hold_RAMD32_CLK_WADR3)
                                                      0.062     2.249    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC
  -------------------------------------------------------------------
                         required time                         -2.249                     
                         arrival time                           2.173                     
  -------------------------------------------------------------------
                         slack                                 -0.076                     

Slack (VIOLATED) :        -0.076ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6_2  {rise@0.000ns fall@3.749ns period=7.497ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout6_2  {rise@0.000ns fall@3.749ns period=7.497ns})
  Path Group:             mmcm_clkout6_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6_2 rise@0.000ns - mmcm_clkout6_2 rise@0.000ns)
  Data Path Delay:        0.131ns  (logic 0.038ns (29.008%)  route 0.093ns (70.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.814ns
    Source Clock Delay      (SCD):    2.042ns
    Clock Pessimism Removal (CPR):    -0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout6_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.310     0.310 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.350    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.350 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.203     0.553    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.230     0.783 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, unplaced)         0.128     0.911    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout6
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.928 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                         net (fo=2038, unplaced)      1.114     2.042    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     2.080 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/Q
                         net (fo=131, unplaced)       0.093     2.173    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/ADDRD3
                         RAMD32                                       r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC_D1/WADR3
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout6_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.408     0.408 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.458    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.458 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.230     0.688    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.295     0.393 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, unplaced)         0.143     0.536    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout6
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.555 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                         net (fo=2038, unplaced)      1.259     1.814    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/WCLK
                         RAMD32                                       r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
                         clock pessimism              0.372     2.187                     
                         RAMD32 (Hold_RAMD32_CLK_WADR3)
                                                      0.062     2.249    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.249                     
                         arrival time                           2.173                     
  -------------------------------------------------------------------
                         slack                                 -0.076                     

Slack (VIOLATED) :        -0.062ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/input_rst_design_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM1_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/rst_async_mb_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM1_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             CLK_300M_DIMM1_DP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_300M_DIMM1_DP rise@0.000ns - CLK_300M_DIMM1_DP rise@0.000ns)
  Data Path Delay:        0.129ns  (logic 0.061ns (47.287%)  route 0.068ns (52.713%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    0.142ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock CLK_300M_DIMM1_DP rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.389     0.389 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.429    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.429 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.116     0.545    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.562 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_inst/O
                         net (fo=17, unplaced)        1.114     1.676    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/sys_clk_in_bufg
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/input_rst_design_reg/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.714 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/input_rst_design_reg/Q
                         net (fo=2, unplaced)         0.052     1.766    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/input_rst_design
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/rst_async_mb_i_1/I0
                         LUT2 (Prop_LUT2_I0_O)        0.023     1.789 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/rst_async_mb_i_1/O
                         net (fo=1, unplaced)         0.016     1.805    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/rst_async_mb_reg0
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/rst_async_mb_reg/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock CLK_300M_DIMM1_DP rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.488     0.488 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.538    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.538 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.147     0.685    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.704 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_inst/O
                         net (fo=17, unplaced)        1.259     1.963    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/sys_clk_in_bufg
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/rst_async_mb_reg/C
                         clock pessimism             -0.142     1.821                     
                         FDRE (Hold_FDRE_C_D)         0.046     1.867    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/rst_async_mb_reg
  -------------------------------------------------------------------
                         required time                         -1.867                     
                         arrival time                           1.805                     
  -------------------------------------------------------------------
                         slack                                 -0.062                     

Slack (VIOLATED) :        -0.062ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/input_rst_design_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM1_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/rst_async_riu_div_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM1_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             CLK_300M_DIMM1_DP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_300M_DIMM1_DP rise@0.000ns - CLK_300M_DIMM1_DP rise@0.000ns)
  Data Path Delay:        0.129ns  (logic 0.061ns (47.287%)  route 0.068ns (52.713%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    0.142ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock CLK_300M_DIMM1_DP rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.389     0.389 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.429    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.429 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.116     0.545    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.562 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_inst/O
                         net (fo=17, unplaced)        1.114     1.676    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/sys_clk_in_bufg
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/input_rst_design_reg/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.714 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/input_rst_design_reg/Q
                         net (fo=2, unplaced)         0.052     1.766    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/input_rst_design
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/rst_async_riu_div_i_1/I1
                         LUT3 (Prop_LUT3_I1_O)        0.023     1.789 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/rst_async_riu_div_i_1/O
                         net (fo=1, unplaced)         0.016     1.805    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/rst_async_riu_div_reg0
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/rst_async_riu_div_reg/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock CLK_300M_DIMM1_DP rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.488     0.488 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.538    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.538 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.147     0.685    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.704 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_inst/O
                         net (fo=17, unplaced)        1.259     1.963    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/sys_clk_in_bufg
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/rst_async_riu_div_reg/C
                         clock pessimism             -0.142     1.821                     
                         FDRE (Hold_FDRE_C_D)         0.046     1.867    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/rst_async_riu_div_reg
  -------------------------------------------------------------------
                         required time                         -1.867                     
                         arrival time                           1.805                     
  -------------------------------------------------------------------
                         slack                                 -0.062                     

Slack (VIOLATED) :        -0.062ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/input_rst_design_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM0_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_async_mb_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM0_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             CLK_300M_DIMM0_DP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_300M_DIMM0_DP rise@0.000ns - CLK_300M_DIMM0_DP rise@0.000ns)
  Data Path Delay:        0.129ns  (logic 0.061ns (47.287%)  route 0.068ns (52.713%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.828ns
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock CLK_300M_DIMM0_DP rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.255     0.255 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.295    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.295 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.116     0.411    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.428 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
                         net (fo=17, unplaced)        1.114     1.542    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/input_rst_design_reg/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.580 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/input_rst_design_reg/Q
                         net (fo=2, unplaced)         0.052     1.632    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/input_rst_design
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_async_mb_i_1/I0
                         LUT2 (Prop_LUT2_I0_O)        0.023     1.655 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_async_mb_i_1/O
                         net (fo=1, unplaced)         0.016     1.671    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_async_mb_reg0
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_async_mb_reg/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock CLK_300M_DIMM0_DP rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.353     0.353 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.403    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.403 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.147     0.550    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.569 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
                         net (fo=17, unplaced)        1.259     1.828    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_async_mb_reg/C
                         clock pessimism             -0.141     1.687                     
                         FDRE (Hold_FDRE_C_D)         0.046     1.733    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_async_mb_reg
  -------------------------------------------------------------------
                         required time                         -1.733                     
                         arrival time                           1.671                     
  -------------------------------------------------------------------
                         slack                                 -0.062                     

Slack (VIOLATED) :        -0.062ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/input_rst_design_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM0_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_async_riu_div_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM0_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             CLK_300M_DIMM0_DP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_300M_DIMM0_DP rise@0.000ns - CLK_300M_DIMM0_DP rise@0.000ns)
  Data Path Delay:        0.129ns  (logic 0.061ns (47.287%)  route 0.068ns (52.713%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.828ns
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock CLK_300M_DIMM0_DP rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.255     0.255 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.295    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.295 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.116     0.411    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.428 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
                         net (fo=17, unplaced)        1.114     1.542    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/input_rst_design_reg/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.580 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/input_rst_design_reg/Q
                         net (fo=2, unplaced)         0.052     1.632    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/input_rst_design
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_async_riu_div_i_1/I1
                         LUT3 (Prop_LUT3_I1_O)        0.023     1.655 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_async_riu_div_i_1/O
                         net (fo=1, unplaced)         0.016     1.671    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_async_riu_div_reg0
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_async_riu_div_reg/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock CLK_300M_DIMM0_DP rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.353     0.353 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.403    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.403 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.147     0.550    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.569 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
                         net (fo=17, unplaced)        1.259     1.828    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_async_riu_div_reg/C
                         clock pessimism             -0.141     1.687                     
                         FDRE (Hold_FDRE_C_D)         0.046     1.733    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_async_riu_div_reg
  -------------------------------------------------------------------
                         required time                         -1.733                     
                         arrival time                           1.671                     
  -------------------------------------------------------------------
                         slack                                 -0.062                     

Slack (VIOLATED) :        -0.062ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/input_rst_design_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM3_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/rst_async_mb_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM3_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             CLK_300M_DIMM3_DP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_300M_DIMM3_DP rise@0.000ns - CLK_300M_DIMM3_DP rise@0.000ns)
  Data Path Delay:        0.129ns  (logic 0.061ns (47.287%)  route 0.068ns (52.713%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.883ns
    Source Clock Delay      (SCD):    1.597ns
    Clock Pessimism Removal (CPR):    0.142ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock CLK_300M_DIMM3_DP rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.310     0.310 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.350    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.350 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.116     0.466    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.483 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_inst/O
                         net (fo=17, unplaced)        1.114     1.597    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/sys_clk_in_bufg
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/input_rst_design_reg/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.635 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/input_rst_design_reg/Q
                         net (fo=2, unplaced)         0.052     1.687    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/input_rst_design
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/rst_async_mb_i_1/I0
                         LUT2 (Prop_LUT2_I0_O)        0.023     1.710 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/rst_async_mb_i_1/O
                         net (fo=1, unplaced)         0.016     1.726    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/rst_async_mb_reg0
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/rst_async_mb_reg/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock CLK_300M_DIMM3_DP rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.408     0.408 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.458    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.458 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.147     0.605    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.624 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_inst/O
                         net (fo=17, unplaced)        1.259     1.883    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/sys_clk_in_bufg
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/rst_async_mb_reg/C
                         clock pessimism             -0.142     1.742                     
                         FDRE (Hold_FDRE_C_D)         0.046     1.788    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/rst_async_mb_reg
  -------------------------------------------------------------------
                         required time                         -1.788                     
                         arrival time                           1.726                     
  -------------------------------------------------------------------
                         slack                                 -0.062                     

Slack (VIOLATED) :        -0.062ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/input_rst_design_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM3_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/rst_async_riu_div_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM3_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             CLK_300M_DIMM3_DP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_300M_DIMM3_DP rise@0.000ns - CLK_300M_DIMM3_DP rise@0.000ns)
  Data Path Delay:        0.129ns  (logic 0.061ns (47.287%)  route 0.068ns (52.713%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.883ns
    Source Clock Delay      (SCD):    1.597ns
    Clock Pessimism Removal (CPR):    0.142ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock CLK_300M_DIMM3_DP rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.310     0.310 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.350    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.350 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.116     0.466    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.483 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_inst/O
                         net (fo=17, unplaced)        1.114     1.597    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/sys_clk_in_bufg
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/input_rst_design_reg/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.635 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/input_rst_design_reg/Q
                         net (fo=2, unplaced)         0.052     1.687    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/input_rst_design
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/rst_async_riu_div_i_1/I1
                         LUT3 (Prop_LUT3_I1_O)        0.023     1.710 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/rst_async_riu_div_i_1/O
                         net (fo=1, unplaced)         0.016     1.726    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/rst_async_riu_div_reg0
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/rst_async_riu_div_reg/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock CLK_300M_DIMM3_DP rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.408     0.408 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.458    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.458 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.147     0.605    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.624 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_inst/O
                         net (fo=17, unplaced)        1.259     1.883    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/sys_clk_in_bufg
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/rst_async_riu_div_reg/C
                         clock pessimism             -0.142     1.742                     
                         FDRE (Hold_FDRE_C_D)         0.046     1.788    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/rst_async_riu_div_reg
  -------------------------------------------------------------------
                         required time                         -1.788                     
                         arrival time                           1.726                     
  -------------------------------------------------------------------
                         slack                                 -0.062                     

Slack (VIOLATED) :        -0.062ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/basic_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_extra_a1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_ila_cap_ctrl/itrigger_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_extra_a1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_extra_a1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_extra_a1 rise@0.000ns - clk_extra_a1 rise@0.000ns)
  Data Path Delay:        0.129ns  (logic 0.061ns (47.287%)  route 0.068ns (52.713%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.870ns
    Source Clock Delay      (SCD):    3.059ns
    Clock Pessimism Removal (CPR):    -0.334ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_extra_a1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.052     0.052    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  static         <hidden>
                         net (fo=149525, routed)      1.424     1.549    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.779 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.149     1.928    reconfigurable <hidden>
    BUFGCE_X1Y183                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y183        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.945 r  reconfigurable <hidden>
                         net (fo=922, unplaced)       1.114     3.059    boundary       WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/basic_trigger_reg/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     3.097 r  reconfigurable WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/basic_trigger_reg/Q
                         net (fo=2, unplaced)         0.052     3.149    reconfigurable WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_ila_cap_ctrl/basic_trigger
                                                                      r  reconfigurable WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_ila_cap_ctrl/itrigger_in/I2
                         LUT4 (Prop_LUT4_I2_O)        0.023     3.172 r  reconfigurable WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_ila_cap_ctrl/itrigger_in/O
                         net (fo=1, unplaced)         0.016     3.188    reconfigurable WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_ila_cap_ctrl/itrigger_in__0
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_ila_cap_ctrl/itrigger_out_reg/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_extra_a1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.057     0.057    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  static         <hidden>
                         net (fo=149525, routed)      1.578     1.717    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.422 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.170     1.592    reconfigurable <hidden>
    BUFGCE_X1Y183                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y183        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.611 r  reconfigurable <hidden>
                         net (fo=922, unplaced)       1.259     2.870    boundary       WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_ila_cap_ctrl/probeDelay1_reg[9]
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_ila_cap_ctrl/itrigger_out_reg/C
                         clock pessimism              0.334     3.204                     
                         FDRE (Hold_FDRE_C_D)         0.046     3.250    reconfigurable   WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_ila_cap_ctrl/itrigger_out_reg
  -------------------------------------------------------------------
                         required time                         -3.250                     
                         arrival time                           3.188                     
  -------------------------------------------------------------------
                         slack                                 -0.062                     

Slack (VIOLATED) :        -0.062ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_extra_a1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_extra_a1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_extra_a1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_extra_a1 rise@0.000ns - clk_extra_a1 rise@0.000ns)
  Data Path Delay:        0.129ns  (logic 0.061ns (47.287%)  route 0.068ns (52.713%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.870ns
    Source Clock Delay      (SCD):    3.059ns
    Clock Pessimism Removal (CPR):    -0.334ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_extra_a1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.052     0.052    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  static         <hidden>
                         net (fo=149525, routed)      1.424     1.549    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.779 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.149     1.928    reconfigurable <hidden>
    BUFGCE_X1Y183                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y183        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.945 r  reconfigurable <hidden>
                         net (fo=922, unplaced)       1.114     3.059    boundary       WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/probeDelay1_reg[9]
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     3.097 r  reconfigurable WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[1]/Q
                         net (fo=1, unplaced)         0.052     3.149    reconfigurable WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/out[0]
                                                                      r  reconfigurable WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/i_intcap.icap_addr[0]_i_1/I1
                         LUT3 (Prop_LUT3_I1_O)        0.023     3.172 r  reconfigurable WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/i_intcap.icap_addr[0]_i_1/O
                         net (fo=1, unplaced)         0.016     3.188    reconfigurable WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cap_addr_next[0]
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_extra_a1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.057     0.057    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  static         <hidden>
                         net (fo=149525, routed)      1.578     1.717    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.422 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.170     1.592    reconfigurable <hidden>
    BUFGCE_X1Y183                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y183        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.611 r  reconfigurable <hidden>
                         net (fo=922, unplaced)       1.259     2.870    boundary       WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/probeDelay1_reg[9]
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[0]/C
                         clock pessimism              0.334     3.204                     
                         FDRE (Hold_FDRE_C_D)         0.046     3.250    reconfigurable   WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.250                     
                         arrival time                           3.188                     
  -------------------------------------------------------------------
                         slack                                 -0.062                     

Slack (VIOLATED) :        -0.062ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_extra_a1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_extra_a1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_extra_a1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_extra_a1 rise@0.000ns - clk_extra_a1 rise@0.000ns)
  Data Path Delay:        0.129ns  (logic 0.061ns (47.287%)  route 0.068ns (52.713%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.870ns
    Source Clock Delay      (SCD):    3.059ns
    Clock Pessimism Removal (CPR):    -0.334ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_extra_a1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.052     0.052    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  static         <hidden>
                         net (fo=149525, routed)      1.424     1.549    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.779 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.149     1.928    reconfigurable <hidden>
    BUFGCE_X1Y183                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y183        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.945 r  reconfigurable <hidden>
                         net (fo=922, unplaced)       1.114     3.059    boundary       WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/probeDelay1_reg[9]
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     3.097 r  reconfigurable WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[2]/Q
                         net (fo=1, unplaced)         0.052     3.149    reconfigurable WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/out[1]
                                                                      r  reconfigurable WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/i_intcap.icap_addr[1]_i_1/I1
                         LUT3 (Prop_LUT3_I1_O)        0.023     3.172 r  reconfigurable WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/i_intcap.icap_addr[1]_i_1/O
                         net (fo=1, unplaced)         0.016     3.188    reconfigurable WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cap_addr_next[1]
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_extra_a1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.057     0.057    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  static         <hidden>
                         net (fo=149525, routed)      1.578     1.717    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.422 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.170     1.592    reconfigurable <hidden>
    BUFGCE_X1Y183                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y183        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.611 r  reconfigurable <hidden>
                         net (fo=922, unplaced)       1.259     2.870    boundary       WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/probeDelay1_reg[9]
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[1]/C
                         clock pessimism              0.334     3.204                     
                         FDRE (Hold_FDRE_C_D)         0.046     3.250    reconfigurable   WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.250                     
                         arrival time                           3.188                     
  -------------------------------------------------------------------
                         slack                                 -0.062                     

Slack (VIOLATED) :        -0.062ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_extra_a1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_extra_a1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_extra_a1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_extra_a1 rise@0.000ns - clk_extra_a1 rise@0.000ns)
  Data Path Delay:        0.129ns  (logic 0.061ns (47.287%)  route 0.068ns (52.713%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.870ns
    Source Clock Delay      (SCD):    3.059ns
    Clock Pessimism Removal (CPR):    -0.334ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_extra_a1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.052     0.052    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  static         <hidden>
                         net (fo=149525, routed)      1.424     1.549    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.779 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.149     1.928    reconfigurable <hidden>
    BUFGCE_X1Y183                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y183        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.945 r  reconfigurable <hidden>
                         net (fo=922, unplaced)       1.114     3.059    boundary       WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/probeDelay1_reg[9]
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     3.097 r  reconfigurable WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[3]/Q
                         net (fo=1, unplaced)         0.052     3.149    reconfigurable WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/out[2]
                                                                      r  reconfigurable WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/i_intcap.icap_addr[2]_i_1/I1
                         LUT3 (Prop_LUT3_I1_O)        0.023     3.172 r  reconfigurable WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/i_intcap.icap_addr[2]_i_1/O
                         net (fo=1, unplaced)         0.016     3.188    reconfigurable WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cap_addr_next[2]
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[2]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_extra_a1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.057     0.057    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  static         <hidden>
                         net (fo=149525, routed)      1.578     1.717    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.422 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.170     1.592    reconfigurable <hidden>
    BUFGCE_X1Y183                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y183        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.611 r  reconfigurable <hidden>
                         net (fo=922, unplaced)       1.259     2.870    boundary       WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/probeDelay1_reg[9]
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[2]/C
                         clock pessimism              0.334     3.204                     
                         FDRE (Hold_FDRE_C_D)         0.046     3.250    reconfigurable   WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.250                     
                         arrival time                           3.188                     
  -------------------------------------------------------------------
                         slack                                 -0.062                     

Slack (VIOLATED) :        -0.062ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_extra_a1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_extra_a1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_extra_a1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_extra_a1 rise@0.000ns - clk_extra_a1 rise@0.000ns)
  Data Path Delay:        0.129ns  (logic 0.061ns (47.287%)  route 0.068ns (52.713%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.870ns
    Source Clock Delay      (SCD):    3.059ns
    Clock Pessimism Removal (CPR):    -0.334ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_extra_a1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.052     0.052    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  static         <hidden>
                         net (fo=149525, routed)      1.424     1.549    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.779 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.149     1.928    reconfigurable <hidden>
    BUFGCE_X1Y183                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y183        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.945 r  reconfigurable <hidden>
                         net (fo=922, unplaced)       1.114     3.059    boundary       WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/probeDelay1_reg[9]
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[4]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     3.097 r  reconfigurable WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[4]/Q
                         net (fo=1, unplaced)         0.052     3.149    reconfigurable WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/out[3]
                                                                      r  reconfigurable WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/i_intcap.icap_addr[3]_i_1/I1
                         LUT3 (Prop_LUT3_I1_O)        0.023     3.172 r  reconfigurable WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/i_intcap.icap_addr[3]_i_1/O
                         net (fo=1, unplaced)         0.016     3.188    reconfigurable WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cap_addr_next[3]
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[3]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_extra_a1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.057     0.057    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  static         <hidden>
                         net (fo=149525, routed)      1.578     1.717    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.422 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.170     1.592    reconfigurable <hidden>
    BUFGCE_X1Y183                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y183        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.611 r  reconfigurable <hidden>
                         net (fo=922, unplaced)       1.259     2.870    boundary       WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/probeDelay1_reg[9]
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[3]/C
                         clock pessimism              0.334     3.204                     
                         FDRE (Hold_FDRE_C_D)         0.046     3.250    reconfigurable   WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.250                     
                         arrival time                           3.188                     
  -------------------------------------------------------------------
                         slack                                 -0.062                     

Slack (VIOLATED) :        -0.062ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_extra_a1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_extra_a1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_extra_a1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_extra_a1 rise@0.000ns - clk_extra_a1 rise@0.000ns)
  Data Path Delay:        0.129ns  (logic 0.061ns (47.287%)  route 0.068ns (52.713%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.870ns
    Source Clock Delay      (SCD):    3.059ns
    Clock Pessimism Removal (CPR):    -0.334ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_extra_a1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.052     0.052    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  static         <hidden>
                         net (fo=149525, routed)      1.424     1.549    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.779 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.149     1.928    reconfigurable <hidden>
    BUFGCE_X1Y183                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y183        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.945 r  reconfigurable <hidden>
                         net (fo=922, unplaced)       1.114     3.059    boundary       WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/probeDelay1_reg[9]
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[5]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     3.097 r  reconfigurable WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[5]/Q
                         net (fo=1, unplaced)         0.052     3.149    reconfigurable WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/out[4]
                                                                      r  reconfigurable WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/i_intcap.icap_addr[4]_i_1/I1
                         LUT3 (Prop_LUT3_I1_O)        0.023     3.172 r  reconfigurable WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/i_intcap.icap_addr[4]_i_1/O
                         net (fo=1, unplaced)         0.016     3.188    reconfigurable WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cap_addr_next[4]
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[4]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_extra_a1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.057     0.057    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  static         <hidden>
                         net (fo=149525, routed)      1.578     1.717    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.422 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.170     1.592    reconfigurable <hidden>
    BUFGCE_X1Y183                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y183        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.611 r  reconfigurable <hidden>
                         net (fo=922, unplaced)       1.259     2.870    boundary       WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/probeDelay1_reg[9]
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[4]/C
                         clock pessimism              0.334     3.204                     
                         FDRE (Hold_FDRE_C_D)         0.046     3.250    reconfigurable   WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.250                     
                         arrival time                           3.188                     
  -------------------------------------------------------------------
                         slack                                 -0.062                     

Slack (VIOLATED) :        -0.062ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_extra_a1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_extra_a1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_extra_a1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_extra_a1 rise@0.000ns - clk_extra_a1 rise@0.000ns)
  Data Path Delay:        0.129ns  (logic 0.061ns (47.287%)  route 0.068ns (52.713%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.870ns
    Source Clock Delay      (SCD):    3.059ns
    Clock Pessimism Removal (CPR):    -0.334ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_extra_a1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.052     0.052    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  static         <hidden>
                         net (fo=149525, routed)      1.424     1.549    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.779 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.149     1.928    reconfigurable <hidden>
    BUFGCE_X1Y183                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y183        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.945 r  reconfigurable <hidden>
                         net (fo=922, unplaced)       1.114     3.059    boundary       WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/probeDelay1_reg[9]
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[6]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     3.097 r  reconfigurable WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[6]/Q
                         net (fo=1, unplaced)         0.052     3.149    reconfigurable WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/out[5]
                                                                      r  reconfigurable WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/i_intcap.icap_addr[5]_i_1/I1
                         LUT3 (Prop_LUT3_I1_O)        0.023     3.172 r  reconfigurable WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/i_intcap.icap_addr[5]_i_1/O
                         net (fo=1, unplaced)         0.016     3.188    reconfigurable WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cap_addr_next[5]
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[5]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_extra_a1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.057     0.057    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  static         <hidden>
                         net (fo=149525, routed)      1.578     1.717    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.422 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.170     1.592    reconfigurable <hidden>
    BUFGCE_X1Y183                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y183        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.611 r  reconfigurable <hidden>
                         net (fo=922, unplaced)       1.259     2.870    boundary       WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/probeDelay1_reg[9]
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[5]/C
                         clock pessimism              0.334     3.204                     
                         FDRE (Hold_FDRE_C_D)         0.046     3.250    reconfigurable   WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.250                     
                         arrival time                           3.188                     
  -------------------------------------------------------------------
                         slack                                 -0.062                     

Slack (VIOLATED) :        -0.062ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_extra_a1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_extra_a1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_extra_a1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_extra_a1 rise@0.000ns - clk_extra_a1 rise@0.000ns)
  Data Path Delay:        0.129ns  (logic 0.061ns (47.287%)  route 0.068ns (52.713%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.870ns
    Source Clock Delay      (SCD):    3.059ns
    Clock Pessimism Removal (CPR):    -0.334ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_extra_a1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.052     0.052    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  static         <hidden>
                         net (fo=149525, routed)      1.424     1.549    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.779 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.149     1.928    reconfigurable <hidden>
    BUFGCE_X1Y183                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y183        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.945 r  reconfigurable <hidden>
                         net (fo=922, unplaced)       1.114     3.059    boundary       WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/probeDelay1_reg[9]
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[7]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     3.097 r  reconfigurable WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[7]/Q
                         net (fo=1, unplaced)         0.052     3.149    reconfigurable WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/out[6]
                                                                      r  reconfigurable WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/i_intcap.icap_addr[6]_i_1/I1
                         LUT3 (Prop_LUT3_I1_O)        0.023     3.172 r  reconfigurable WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/i_intcap.icap_addr[6]_i_1/O
                         net (fo=1, unplaced)         0.016     3.188    reconfigurable WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cap_addr_next[6]
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[6]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_extra_a1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.057     0.057    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  static         <hidden>
                         net (fo=149525, routed)      1.578     1.717    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.422 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.170     1.592    reconfigurable <hidden>
    BUFGCE_X1Y183                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y183        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.611 r  reconfigurable <hidden>
                         net (fo=922, unplaced)       1.259     2.870    boundary       WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/probeDelay1_reg[9]
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[6]/C
                         clock pessimism              0.334     3.204                     
                         FDRE (Hold_FDRE_C_D)         0.046     3.250    reconfigurable   WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.250                     
                         arrival time                           3.188                     
  -------------------------------------------------------------------
                         slack                                 -0.062                     

Slack (VIOLATED) :        -0.062ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_extra_a1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_extra_a1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_extra_a1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_extra_a1 rise@0.000ns - clk_extra_a1 rise@0.000ns)
  Data Path Delay:        0.129ns  (logic 0.061ns (47.287%)  route 0.068ns (52.713%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.870ns
    Source Clock Delay      (SCD):    3.059ns
    Clock Pessimism Removal (CPR):    -0.334ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_extra_a1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.052     0.052    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  static         <hidden>
                         net (fo=149525, routed)      1.424     1.549    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.779 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.149     1.928    reconfigurable <hidden>
    BUFGCE_X1Y183                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y183        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.945 r  reconfigurable <hidden>
                         net (fo=922, unplaced)       1.114     3.059    boundary       WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/probeDelay1_reg[9]
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[8]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     3.097 r  reconfigurable WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[8]/Q
                         net (fo=1, unplaced)         0.052     3.149    reconfigurable WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/out[7]
                                                                      r  reconfigurable WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/i_intcap.icap_addr[7]_i_1/I1
                         LUT3 (Prop_LUT3_I1_O)        0.023     3.172 r  reconfigurable WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/i_intcap.icap_addr[7]_i_1/O
                         net (fo=1, unplaced)         0.016     3.188    reconfigurable WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cap_addr_next[7]
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[7]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_extra_a1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.057     0.057    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  static         <hidden>
                         net (fo=149525, routed)      1.578     1.717    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.422 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.170     1.592    reconfigurable <hidden>
    BUFGCE_X1Y183                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y183        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.611 r  reconfigurable <hidden>
                         net (fo=922, unplaced)       1.259     2.870    boundary       WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/probeDelay1_reg[9]
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[7]/C
                         clock pessimism              0.334     3.204                     
                         FDRE (Hold_FDRE_C_D)         0.046     3.250    reconfigurable   WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.250                     
                         arrival time                           3.188                     
  -------------------------------------------------------------------
                         slack                                 -0.062                     

Slack (VIOLATED) :        -0.062ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_extra_a1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_extra_a1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_extra_a1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_extra_a1 rise@0.000ns - clk_extra_a1 rise@0.000ns)
  Data Path Delay:        0.129ns  (logic 0.061ns (47.287%)  route 0.068ns (52.713%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.870ns
    Source Clock Delay      (SCD):    3.059ns
    Clock Pessimism Removal (CPR):    -0.334ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_extra_a1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.052     0.052    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  static         <hidden>
                         net (fo=149525, routed)      1.424     1.549    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.779 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.149     1.928    reconfigurable <hidden>
    BUFGCE_X1Y183                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y183        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.945 r  reconfigurable <hidden>
                         net (fo=922, unplaced)       1.114     3.059    boundary       WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/probeDelay1_reg[9]
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[9]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     3.097 r  reconfigurable WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[9]/Q
                         net (fo=1, unplaced)         0.052     3.149    reconfigurable WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/out[8]
                                                                      r  reconfigurable WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/i_intcap.icap_addr[8]_i_1/I1
                         LUT3 (Prop_LUT3_I1_O)        0.023     3.172 r  reconfigurable WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/i_intcap.icap_addr[8]_i_1/O
                         net (fo=1, unplaced)         0.016     3.188    reconfigurable WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cap_addr_next[8]
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[8]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_extra_a1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.057     0.057    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  static         <hidden>
                         net (fo=149525, routed)      1.578     1.717    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.422 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.170     1.592    reconfigurable <hidden>
    BUFGCE_X1Y183                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y183        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.611 r  reconfigurable <hidden>
                         net (fo=922, unplaced)       1.259     2.870    boundary       WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/probeDelay1_reg[9]
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[8]/C
                         clock pessimism              0.334     3.204                     
                         FDRE (Hold_FDRE_C_D)         0.046     3.250    reconfigurable   WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.250                     
                         arrival time                           3.188                     
  -------------------------------------------------------------------
                         slack                                 -0.062                     

Slack (VIOLATED) :        -0.057ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/rst_input_async_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by CLK_300M_DIMM1_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/rst_input_async_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by CLK_300M_DIMM1_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             CLK_300M_DIMM1_DP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_300M_DIMM1_DP rise@0.000ns - CLK_300M_DIMM1_DP rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.038ns (28.358%)  route 0.096ns (71.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    0.142ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock CLK_300M_DIMM1_DP rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.389     0.389 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.429    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.429 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.116     0.545    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.562 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_inst/O
                         net (fo=17, unplaced)        1.114     1.676    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/sys_clk_in_bufg
                         FDPE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/rst_input_async_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDPE (Prop_FDPE_C_Q)         0.038     1.714 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/rst_input_async_reg[0]/Q
                         net (fo=1, unplaced)         0.096     1.810    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/rst_input_async[0]
                         FDPE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/rst_input_async_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock CLK_300M_DIMM1_DP rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.488     0.488 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.538    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.538 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.147     0.685    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.704 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_inst/O
                         net (fo=17, unplaced)        1.259     1.963    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/sys_clk_in_bufg
                         FDPE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/rst_input_async_reg[1]/C
                         clock pessimism             -0.142     1.821                     
                         FDPE (Hold_FDPE_C_D)         0.046     1.867    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/rst_input_async_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.867                     
                         arrival time                           1.810                     
  -------------------------------------------------------------------
                         slack                                 -0.057                     

Slack (VIOLATED) :        -0.057ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/rst_input_async_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_300M_DIMM1_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM1_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             CLK_300M_DIMM1_DP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_300M_DIMM1_DP rise@0.000ns - CLK_300M_DIMM1_DP rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.038ns (28.358%)  route 0.096ns (71.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    0.142ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock CLK_300M_DIMM1_DP rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.389     0.389 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.429    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.429 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.116     0.545    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.562 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_inst/O
                         net (fo=17, unplaced)        1.114     1.676    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/sys_clk_in_bufg
                         FDPE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/rst_input_async_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDPE (Prop_FDPE_C_Q)         0.038     1.714 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/rst_input_async_reg[1]/Q
                         net (fo=1, unplaced)         0.096     1.810    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/rst_input_async[1]
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock CLK_300M_DIMM1_DP rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.488     0.488 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.538    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.538 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.147     0.685    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.704 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_inst/O
                         net (fo=17, unplaced)        1.259     1.963    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/sys_clk_in_bufg
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[0]/C
                         clock pessimism             -0.142     1.821                     
                         FDRE (Hold_FDRE_C_D)         0.046     1.867    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.867                     
                         arrival time                           1.810                     
  -------------------------------------------------------------------
                         slack                                 -0.057                     

Slack (VIOLATED) :        -0.057ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM1_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM1_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             CLK_300M_DIMM1_DP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_300M_DIMM1_DP rise@0.000ns - CLK_300M_DIMM1_DP rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.038ns (28.358%)  route 0.096ns (71.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    0.142ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock CLK_300M_DIMM1_DP rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.389     0.389 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.429    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.429 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.116     0.545    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.562 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_inst/O
                         net (fo=17, unplaced)        1.114     1.676    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/sys_clk_in_bufg
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.714 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[0]/Q
                         net (fo=1, unplaced)         0.096     1.810    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/rst_input_sync_r[0]
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock CLK_300M_DIMM1_DP rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.488     0.488 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.538    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.538 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.147     0.685    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.704 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_inst/O
                         net (fo=17, unplaced)        1.259     1.963    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/sys_clk_in_bufg
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[1]/C
                         clock pessimism             -0.142     1.821                     
                         FDRE (Hold_FDRE_C_D)         0.046     1.867    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.867                     
                         arrival time                           1.810                     
  -------------------------------------------------------------------
                         slack                                 -0.057                     

Slack (VIOLATED) :        -0.057ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM1_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM1_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             CLK_300M_DIMM1_DP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_300M_DIMM1_DP rise@0.000ns - CLK_300M_DIMM1_DP rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.038ns (28.358%)  route 0.096ns (71.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    0.142ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock CLK_300M_DIMM1_DP rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.389     0.389 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.429    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.429 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.116     0.545    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.562 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_inst/O
                         net (fo=17, unplaced)        1.114     1.676    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/sys_clk_in_bufg
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.714 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[1]/Q
                         net (fo=1, unplaced)         0.096     1.810    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/rst_input_sync_r[1]
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[2]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock CLK_300M_DIMM1_DP rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.488     0.488 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.538    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.538 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.147     0.685    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.704 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_inst/O
                         net (fo=17, unplaced)        1.259     1.963    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/sys_clk_in_bufg
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[2]/C
                         clock pessimism             -0.142     1.821                     
                         FDRE (Hold_FDRE_C_D)         0.046     1.867    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.867                     
                         arrival time                           1.810                     
  -------------------------------------------------------------------
                         slack                                 -0.057                     

Slack (VIOLATED) :        -0.057ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM1_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM1_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             CLK_300M_DIMM1_DP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_300M_DIMM1_DP rise@0.000ns - CLK_300M_DIMM1_DP rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.038ns (28.358%)  route 0.096ns (71.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    0.142ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock CLK_300M_DIMM1_DP rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.389     0.389 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.429    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.429 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.116     0.545    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.562 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_inst/O
                         net (fo=17, unplaced)        1.114     1.676    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/sys_clk_in_bufg
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.714 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[2]/Q
                         net (fo=1, unplaced)         0.096     1.810    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/rst_input_sync_r[2]
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock CLK_300M_DIMM1_DP rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.488     0.488 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.538    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.538 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.147     0.685    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.704 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_inst/O
                         net (fo=17, unplaced)        1.259     1.963    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/sys_clk_in_bufg
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
                         clock pessimism             -0.142     1.821                     
                         FDRE (Hold_FDRE_C_D)         0.046     1.867    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.867                     
                         arrival time                           1.810                     
  -------------------------------------------------------------------
                         slack                                 -0.057                     

Slack (VIOLATED) :        -0.057ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_input_async_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by CLK_300M_DIMM0_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_input_async_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by CLK_300M_DIMM0_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             CLK_300M_DIMM0_DP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_300M_DIMM0_DP rise@0.000ns - CLK_300M_DIMM0_DP rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.038ns (28.358%)  route 0.096ns (71.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.828ns
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock CLK_300M_DIMM0_DP rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.255     0.255 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.295    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.295 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.116     0.411    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.428 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
                         net (fo=17, unplaced)        1.114     1.542    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
                         FDPE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_input_async_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDPE (Prop_FDPE_C_Q)         0.038     1.580 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_input_async_reg[0]/Q
                         net (fo=1, unplaced)         0.096     1.676    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_input_async[0]
                         FDPE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_input_async_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock CLK_300M_DIMM0_DP rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.353     0.353 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.403    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.403 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.147     0.550    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.569 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
                         net (fo=17, unplaced)        1.259     1.828    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
                         FDPE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_input_async_reg[1]/C
                         clock pessimism             -0.141     1.687                     
                         FDPE (Hold_FDPE_C_D)         0.046     1.733    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_input_async_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.733                     
                         arrival time                           1.676                     
  -------------------------------------------------------------------
                         slack                                 -0.057                     

Slack (VIOLATED) :        -0.057ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_input_async_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_300M_DIMM0_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM0_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             CLK_300M_DIMM0_DP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_300M_DIMM0_DP rise@0.000ns - CLK_300M_DIMM0_DP rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.038ns (28.358%)  route 0.096ns (71.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.828ns
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock CLK_300M_DIMM0_DP rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.255     0.255 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.295    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.295 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.116     0.411    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.428 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
                         net (fo=17, unplaced)        1.114     1.542    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
                         FDPE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_input_async_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDPE (Prop_FDPE_C_Q)         0.038     1.580 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_input_async_reg[1]/Q
                         net (fo=1, unplaced)         0.096     1.676    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_input_async[1]
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock CLK_300M_DIMM0_DP rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.353     0.353 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.403    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.403 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.147     0.550    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.569 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
                         net (fo=17, unplaced)        1.259     1.828    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[0]/C
                         clock pessimism             -0.141     1.687                     
                         FDRE (Hold_FDRE_C_D)         0.046     1.733    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.733                     
                         arrival time                           1.676                     
  -------------------------------------------------------------------
                         slack                                 -0.057                     

Slack (VIOLATED) :        -0.057ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM0_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM0_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             CLK_300M_DIMM0_DP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_300M_DIMM0_DP rise@0.000ns - CLK_300M_DIMM0_DP rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.038ns (28.358%)  route 0.096ns (71.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.828ns
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock CLK_300M_DIMM0_DP rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.255     0.255 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.295    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.295 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.116     0.411    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.428 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
                         net (fo=17, unplaced)        1.114     1.542    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.580 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[0]/Q
                         net (fo=1, unplaced)         0.096     1.676    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_input_sync_r[0]
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock CLK_300M_DIMM0_DP rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.353     0.353 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.403    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.403 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.147     0.550    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.569 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
                         net (fo=17, unplaced)        1.259     1.828    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[1]/C
                         clock pessimism             -0.141     1.687                     
                         FDRE (Hold_FDRE_C_D)         0.046     1.733    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.733                     
                         arrival time                           1.676                     
  -------------------------------------------------------------------
                         slack                                 -0.057                     

Slack (VIOLATED) :        -0.057ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM0_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM0_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             CLK_300M_DIMM0_DP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_300M_DIMM0_DP rise@0.000ns - CLK_300M_DIMM0_DP rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.038ns (28.358%)  route 0.096ns (71.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.828ns
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock CLK_300M_DIMM0_DP rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.255     0.255 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.295    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.295 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.116     0.411    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.428 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
                         net (fo=17, unplaced)        1.114     1.542    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.580 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[1]/Q
                         net (fo=1, unplaced)         0.096     1.676    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_input_sync_r[1]
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[2]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock CLK_300M_DIMM0_DP rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.353     0.353 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.403    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.403 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.147     0.550    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.569 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
                         net (fo=17, unplaced)        1.259     1.828    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[2]/C
                         clock pessimism             -0.141     1.687                     
                         FDRE (Hold_FDRE_C_D)         0.046     1.733    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.733                     
                         arrival time                           1.676                     
  -------------------------------------------------------------------
                         slack                                 -0.057                     

Slack (VIOLATED) :        -0.057ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM0_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM0_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             CLK_300M_DIMM0_DP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_300M_DIMM0_DP rise@0.000ns - CLK_300M_DIMM0_DP rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.038ns (28.358%)  route 0.096ns (71.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.828ns
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock CLK_300M_DIMM0_DP rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.255     0.255 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.295    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.295 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.116     0.411    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.428 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
                         net (fo=17, unplaced)        1.114     1.542    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.580 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[2]/Q
                         net (fo=1, unplaced)         0.096     1.676    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_input_sync_r[2]
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock CLK_300M_DIMM0_DP rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.353     0.353 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.403    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.403 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.147     0.550    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.569 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
                         net (fo=17, unplaced)        1.259     1.828    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
                         clock pessimism             -0.141     1.687                     
                         FDRE (Hold_FDRE_C_D)         0.046     1.733    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.733                     
                         arrival time                           1.676                     
  -------------------------------------------------------------------
                         slack                                 -0.057                     

Slack (VIOLATED) :        -0.057ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/rst_input_async_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by CLK_300M_DIMM3_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/rst_input_async_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by CLK_300M_DIMM3_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             CLK_300M_DIMM3_DP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_300M_DIMM3_DP rise@0.000ns - CLK_300M_DIMM3_DP rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.038ns (28.358%)  route 0.096ns (71.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.883ns
    Source Clock Delay      (SCD):    1.597ns
    Clock Pessimism Removal (CPR):    0.142ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock CLK_300M_DIMM3_DP rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.310     0.310 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.350    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.350 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.116     0.466    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.483 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_inst/O
                         net (fo=17, unplaced)        1.114     1.597    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/sys_clk_in_bufg
                         FDPE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/rst_input_async_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDPE (Prop_FDPE_C_Q)         0.038     1.635 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/rst_input_async_reg[0]/Q
                         net (fo=1, unplaced)         0.096     1.731    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/rst_input_async[0]
                         FDPE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/rst_input_async_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock CLK_300M_DIMM3_DP rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.408     0.408 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.458    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.458 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.147     0.605    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.624 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_inst/O
                         net (fo=17, unplaced)        1.259     1.883    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/sys_clk_in_bufg
                         FDPE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/rst_input_async_reg[1]/C
                         clock pessimism             -0.142     1.742                     
                         FDPE (Hold_FDPE_C_D)         0.046     1.788    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/rst_input_async_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.788                     
                         arrival time                           1.731                     
  -------------------------------------------------------------------
                         slack                                 -0.057                     

Slack (VIOLATED) :        -0.057ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/rst_input_async_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_300M_DIMM3_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM3_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             CLK_300M_DIMM3_DP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_300M_DIMM3_DP rise@0.000ns - CLK_300M_DIMM3_DP rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.038ns (28.358%)  route 0.096ns (71.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.883ns
    Source Clock Delay      (SCD):    1.597ns
    Clock Pessimism Removal (CPR):    0.142ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock CLK_300M_DIMM3_DP rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.310     0.310 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.350    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.350 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.116     0.466    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.483 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_inst/O
                         net (fo=17, unplaced)        1.114     1.597    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/sys_clk_in_bufg
                         FDPE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/rst_input_async_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDPE (Prop_FDPE_C_Q)         0.038     1.635 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/rst_input_async_reg[1]/Q
                         net (fo=1, unplaced)         0.096     1.731    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/rst_input_async[1]
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock CLK_300M_DIMM3_DP rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.408     0.408 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.458    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.458 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.147     0.605    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.624 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_inst/O
                         net (fo=17, unplaced)        1.259     1.883    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/sys_clk_in_bufg
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[0]/C
                         clock pessimism             -0.142     1.742                     
                         FDRE (Hold_FDRE_C_D)         0.046     1.788    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.788                     
                         arrival time                           1.731                     
  -------------------------------------------------------------------
                         slack                                 -0.057                     

Slack (VIOLATED) :        -0.057ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM3_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM3_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             CLK_300M_DIMM3_DP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_300M_DIMM3_DP rise@0.000ns - CLK_300M_DIMM3_DP rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.038ns (28.358%)  route 0.096ns (71.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.883ns
    Source Clock Delay      (SCD):    1.597ns
    Clock Pessimism Removal (CPR):    0.142ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock CLK_300M_DIMM3_DP rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.310     0.310 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.350    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.350 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.116     0.466    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.483 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_inst/O
                         net (fo=17, unplaced)        1.114     1.597    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/sys_clk_in_bufg
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.635 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[0]/Q
                         net (fo=1, unplaced)         0.096     1.731    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/rst_input_sync_r[0]
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock CLK_300M_DIMM3_DP rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.408     0.408 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.458    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.458 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.147     0.605    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.624 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_inst/O
                         net (fo=17, unplaced)        1.259     1.883    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/sys_clk_in_bufg
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[1]/C
                         clock pessimism             -0.142     1.742                     
                         FDRE (Hold_FDRE_C_D)         0.046     1.788    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.788                     
                         arrival time                           1.731                     
  -------------------------------------------------------------------
                         slack                                 -0.057                     

Slack (VIOLATED) :        -0.057ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM3_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM3_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             CLK_300M_DIMM3_DP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_300M_DIMM3_DP rise@0.000ns - CLK_300M_DIMM3_DP rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.038ns (28.358%)  route 0.096ns (71.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.883ns
    Source Clock Delay      (SCD):    1.597ns
    Clock Pessimism Removal (CPR):    0.142ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock CLK_300M_DIMM3_DP rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.310     0.310 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.350    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.350 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.116     0.466    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.483 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_inst/O
                         net (fo=17, unplaced)        1.114     1.597    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/sys_clk_in_bufg
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.635 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[1]/Q
                         net (fo=1, unplaced)         0.096     1.731    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/rst_input_sync_r[1]
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[2]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock CLK_300M_DIMM3_DP rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.408     0.408 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.458    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.458 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.147     0.605    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.624 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_inst/O
                         net (fo=17, unplaced)        1.259     1.883    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/sys_clk_in_bufg
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[2]/C
                         clock pessimism             -0.142     1.742                     
                         FDRE (Hold_FDRE_C_D)         0.046     1.788    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.788                     
                         arrival time                           1.731                     
  -------------------------------------------------------------------
                         slack                                 -0.057                     

Slack (VIOLATED) :        -0.057ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM3_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM3_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             CLK_300M_DIMM3_DP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_300M_DIMM3_DP rise@0.000ns - CLK_300M_DIMM3_DP rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.038ns (28.358%)  route 0.096ns (71.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.883ns
    Source Clock Delay      (SCD):    1.597ns
    Clock Pessimism Removal (CPR):    0.142ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock CLK_300M_DIMM3_DP rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.310     0.310 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.350    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.350 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.116     0.466    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.483 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_inst/O
                         net (fo=17, unplaced)        1.114     1.597    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/sys_clk_in_bufg
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.635 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[2]/Q
                         net (fo=1, unplaced)         0.096     1.731    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/rst_input_sync_r[2]
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock CLK_300M_DIMM3_DP rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.408     0.408 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.458    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.458 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.147     0.605    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.624 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_inst/O
                         net (fo=17, unplaced)        1.259     1.883    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/sys_clk_in_bufg
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
                         clock pessimism             -0.142     1.742                     
                         FDRE (Hold_FDRE_C_D)         0.046     1.788    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.788                     
                         arrival time                           1.731                     
  -------------------------------------------------------------------
                         slack                                 -0.057                     

Slack (VIOLATED) :        -0.054ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by CLK_300M_DIMM1_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM1_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             CLK_300M_DIMM1_DP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_300M_DIMM1_DP rise@0.000ns - CLK_300M_DIMM1_DP rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.061ns (44.526%)  route 0.076ns (55.474%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    0.142ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock CLK_300M_DIMM1_DP rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.389     0.389 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.429    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.429 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.116     0.545    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.562 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_inst/O
                         net (fo=17, unplaced)        1.114     1.676    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/sys_clk_in_bufg
                         FDSE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDSE (Prop_FDSE_C_Q)         0.038     1.714 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/Q
                         net (fo=5, unplaced)         0.060     1.774    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/counter_input_rst[1]
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/counter_input_rst[2]_i_1/I1
                         LUT3 (Prop_LUT3_I1_O)        0.023     1.797 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/counter_input_rst[2]_i_1/O
                         net (fo=1, unplaced)         0.016     1.813    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/counter_input_rst0[2]
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock CLK_300M_DIMM1_DP rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.488     0.488 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.538    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.538 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.147     0.685    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.704 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_inst/O
                         net (fo=17, unplaced)        1.259     1.963    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/sys_clk_in_bufg
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/C
                         clock pessimism             -0.142     1.821                     
                         FDRE (Hold_FDRE_C_D)         0.046     1.867    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.867                     
                         arrival time                           1.813                     
  -------------------------------------------------------------------
                         slack                                 -0.054                     

Slack (VIOLATED) :        -0.054ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by CLK_300M_DIMM0_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM0_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             CLK_300M_DIMM0_DP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_300M_DIMM0_DP rise@0.000ns - CLK_300M_DIMM0_DP rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.061ns (44.526%)  route 0.076ns (55.474%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.828ns
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock CLK_300M_DIMM0_DP rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.255     0.255 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.295    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.295 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.116     0.411    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.428 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
                         net (fo=17, unplaced)        1.114     1.542    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
                         FDSE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDSE (Prop_FDSE_C_Q)         0.038     1.580 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/Q
                         net (fo=5, unplaced)         0.060     1.640    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst[1]
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst[2]_i_1/I1
                         LUT3 (Prop_LUT3_I1_O)        0.023     1.663 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst[2]_i_1/O
                         net (fo=1, unplaced)         0.016     1.679    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst0[2]
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock CLK_300M_DIMM0_DP rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.353     0.353 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.403    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.403 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.147     0.550    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.569 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
                         net (fo=17, unplaced)        1.259     1.828    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/C
                         clock pessimism             -0.141     1.687                     
                         FDRE (Hold_FDRE_C_D)         0.046     1.733    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.733                     
                         arrival time                           1.679                     
  -------------------------------------------------------------------
                         slack                                 -0.054                     

Slack (VIOLATED) :        -0.054ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by CLK_300M_DIMM3_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM3_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             CLK_300M_DIMM3_DP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_300M_DIMM3_DP rise@0.000ns - CLK_300M_DIMM3_DP rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.061ns (44.526%)  route 0.076ns (55.474%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.883ns
    Source Clock Delay      (SCD):    1.597ns
    Clock Pessimism Removal (CPR):    0.142ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock CLK_300M_DIMM3_DP rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.310     0.310 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.350    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.350 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.116     0.466    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.483 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_inst/O
                         net (fo=17, unplaced)        1.114     1.597    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/sys_clk_in_bufg
                         FDSE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDSE (Prop_FDSE_C_Q)         0.038     1.635 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/Q
                         net (fo=5, unplaced)         0.060     1.695    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst[1]
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst[2]_i_1/I1
                         LUT3 (Prop_LUT3_I1_O)        0.023     1.718 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst[2]_i_1/O
                         net (fo=1, unplaced)         0.016     1.734    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst0[2]
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock CLK_300M_DIMM3_DP rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.408     0.408 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.458    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.458 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.147     0.605    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.624 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_inst/O
                         net (fo=17, unplaced)        1.259     1.883    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/sys_clk_in_bufg
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/C
                         clock pessimism             -0.142     1.742                     
                         FDRE (Hold_FDRE_C_D)         0.046     1.788    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.788                     
                         arrival time                           1.734                     
  -------------------------------------------------------------------
                         slack                                 -0.054                     

Slack (VIOLATED) :        -0.050ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM1_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by CLK_300M_DIMM1_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             CLK_300M_DIMM1_DP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_300M_DIMM1_DP rise@0.000ns - CLK_300M_DIMM1_DP rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.061ns (43.262%)  route 0.080ns (56.738%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    0.142ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock CLK_300M_DIMM1_DP rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.389     0.389 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.429    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.429 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.116     0.545    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.562 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_inst/O
                         net (fo=17, unplaced)        1.114     1.676    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/sys_clk_in_bufg
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.714 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/Q
                         net (fo=7, unplaced)         0.064     1.778    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/counter_input_rst[6]
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/counter_input_rst[1]_i_1/I5
                         LUT6 (Prop_LUT6_I5_O)        0.023     1.801 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/counter_input_rst[1]_i_1/O
                         net (fo=1, unplaced)         0.016     1.817    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/counter_input_rst[1]_i_1_n_0
                         FDSE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock CLK_300M_DIMM1_DP rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.488     0.488 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.538    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.538 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.147     0.685    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.704 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_inst/O
                         net (fo=17, unplaced)        1.259     1.963    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/sys_clk_in_bufg
                         FDSE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/C
                         clock pessimism             -0.142     1.821                     
                         FDSE (Hold_FDSE_C_D)         0.046     1.867    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.867                     
                         arrival time                           1.817                     
  -------------------------------------------------------------------
                         slack                                 -0.050                     

Slack (VIOLATED) :        -0.050ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM1_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by CLK_300M_DIMM1_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             CLK_300M_DIMM1_DP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_300M_DIMM1_DP rise@0.000ns - CLK_300M_DIMM1_DP rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.061ns (43.262%)  route 0.080ns (56.738%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    0.142ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock CLK_300M_DIMM1_DP rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.389     0.389 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.429    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.429 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.116     0.545    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.562 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_inst/O
                         net (fo=17, unplaced)        1.114     1.676    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/sys_clk_in_bufg
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.714 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/Q
                         net (fo=7, unplaced)         0.064     1.778    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/counter_input_rst[6]
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/counter_input_rst[4]_i_1/I3
                         LUT4 (Prop_LUT4_I3_O)        0.023     1.801 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/counter_input_rst[4]_i_1/O
                         net (fo=1, unplaced)         0.016     1.817    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/counter_input_rst[4]_i_1_n_0
                         FDSE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock CLK_300M_DIMM1_DP rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.488     0.488 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.538    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.538 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.147     0.685    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.704 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_inst/O
                         net (fo=17, unplaced)        1.259     1.963    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/sys_clk_in_bufg
                         FDSE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/C
                         clock pessimism             -0.142     1.821                     
                         FDSE (Hold_FDSE_C_D)         0.046     1.867    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.867                     
                         arrival time                           1.817                     
  -------------------------------------------------------------------
                         slack                                 -0.050                     

Slack (VIOLATED) :        -0.050ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM0_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by CLK_300M_DIMM0_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             CLK_300M_DIMM0_DP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_300M_DIMM0_DP rise@0.000ns - CLK_300M_DIMM0_DP rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.061ns (43.262%)  route 0.080ns (56.738%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.828ns
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock CLK_300M_DIMM0_DP rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.255     0.255 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.295    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.295 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.116     0.411    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.428 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
                         net (fo=17, unplaced)        1.114     1.542    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.580 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/Q
                         net (fo=7, unplaced)         0.064     1.644    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst[1]_i_1/I5
                         LUT6 (Prop_LUT6_I5_O)        0.023     1.667 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst[1]_i_1/O
                         net (fo=1, unplaced)         0.016     1.683    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst[1]_i_1_n_0
                         FDSE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock CLK_300M_DIMM0_DP rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.353     0.353 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.403    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.403 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.147     0.550    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.569 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
                         net (fo=17, unplaced)        1.259     1.828    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
                         FDSE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/C
                         clock pessimism             -0.141     1.687                     
                         FDSE (Hold_FDSE_C_D)         0.046     1.733    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.733                     
                         arrival time                           1.683                     
  -------------------------------------------------------------------
                         slack                                 -0.050                     

Slack (VIOLATED) :        -0.050ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM0_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by CLK_300M_DIMM0_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             CLK_300M_DIMM0_DP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_300M_DIMM0_DP rise@0.000ns - CLK_300M_DIMM0_DP rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.061ns (43.262%)  route 0.080ns (56.738%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.828ns
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock CLK_300M_DIMM0_DP rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.255     0.255 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.295    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.295 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.116     0.411    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.428 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
                         net (fo=17, unplaced)        1.114     1.542    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.580 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/Q
                         net (fo=7, unplaced)         0.064     1.644    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst[4]_i_1/I3
                         LUT4 (Prop_LUT4_I3_O)        0.023     1.667 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst[4]_i_1/O
                         net (fo=1, unplaced)         0.016     1.683    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst[4]_i_1_n_0
                         FDSE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock CLK_300M_DIMM0_DP rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.353     0.353 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.403    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.403 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.147     0.550    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.569 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
                         net (fo=17, unplaced)        1.259     1.828    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
                         FDSE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/C
                         clock pessimism             -0.141     1.687                     
                         FDSE (Hold_FDSE_C_D)         0.046     1.733    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.733                     
                         arrival time                           1.683                     
  -------------------------------------------------------------------
                         slack                                 -0.050                     

Slack (VIOLATED) :        -0.050ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM3_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by CLK_300M_DIMM3_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             CLK_300M_DIMM3_DP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_300M_DIMM3_DP rise@0.000ns - CLK_300M_DIMM3_DP rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.061ns (43.262%)  route 0.080ns (56.738%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.883ns
    Source Clock Delay      (SCD):    1.597ns
    Clock Pessimism Removal (CPR):    0.142ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock CLK_300M_DIMM3_DP rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.310     0.310 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.350    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.350 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.116     0.466    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.483 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_inst/O
                         net (fo=17, unplaced)        1.114     1.597    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/sys_clk_in_bufg
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.635 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/Q
                         net (fo=7, unplaced)         0.064     1.699    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst[6]
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst[1]_i_1/I5
                         LUT6 (Prop_LUT6_I5_O)        0.023     1.722 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst[1]_i_1/O
                         net (fo=1, unplaced)         0.016     1.738    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst[1]_i_1_n_0
                         FDSE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock CLK_300M_DIMM3_DP rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.408     0.408 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.458    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.458 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.147     0.605    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.624 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_inst/O
                         net (fo=17, unplaced)        1.259     1.883    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/sys_clk_in_bufg
                         FDSE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/C
                         clock pessimism             -0.142     1.742                     
                         FDSE (Hold_FDSE_C_D)         0.046     1.788    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.788                     
                         arrival time                           1.738                     
  -------------------------------------------------------------------
                         slack                                 -0.050                     

Slack (VIOLATED) :        -0.050ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM3_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by CLK_300M_DIMM3_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             CLK_300M_DIMM3_DP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_300M_DIMM3_DP rise@0.000ns - CLK_300M_DIMM3_DP rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.061ns (43.262%)  route 0.080ns (56.738%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.883ns
    Source Clock Delay      (SCD):    1.597ns
    Clock Pessimism Removal (CPR):    0.142ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock CLK_300M_DIMM3_DP rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.310     0.310 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.350    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.350 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.116     0.466    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.483 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_inst/O
                         net (fo=17, unplaced)        1.114     1.597    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/sys_clk_in_bufg
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.635 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/Q
                         net (fo=7, unplaced)         0.064     1.699    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst[6]
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst[4]_i_1/I3
                         LUT4 (Prop_LUT4_I3_O)        0.023     1.722 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst[4]_i_1/O
                         net (fo=1, unplaced)         0.016     1.738    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst[4]_i_1_n_0
                         FDSE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock CLK_300M_DIMM3_DP rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.408     0.408 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.458    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.458 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.147     0.605    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.624 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_inst/O
                         net (fo=17, unplaced)        1.259     1.883    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/sys_clk_in_bufg
                         FDSE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/C
                         clock pessimism             -0.142     1.742                     
                         FDSE (Hold_FDSE_C_D)         0.046     1.788    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.788                     
                         arrival time                           1.738                     
  -------------------------------------------------------------------
                         slack                                 -0.050                     

Slack (MET) :             0.006ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_main_a0 rise@0.000ns - clk_main_a0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.058ns (23.108%)  route 0.193ns (76.893%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.523ns
    Source Clock Delay      (SCD):    5.699ns
    Clock Pessimism Removal (CPR):    -0.453ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_main_a0 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     0.078    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         <hidden>
                         net (fo=149525, routed)      2.355     2.547    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.177 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.215     3.392    reconfigurable <hidden>
    BUFGCE_X1Y181                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.416 r  reconfigurable <hidden>
                         net (fo=185186, unplaced)    2.283     5.699    boundary       WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
                         FDCE                                         r  reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
  -------------------------------------------------------------------    ----------------------------------
                         FDCE (Prop_FDCE_C_Q)         0.058     5.757 f  reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/Q
                         net (fo=2, unplaced)         0.193     5.950    reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clr_abort_rd
                         FDCE                                         f  reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_main_a0 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
                         net (fo=149525, routed)      2.602     2.817    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.690 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.245     2.935    reconfigurable <hidden>
    BUFGCE_X1Y181                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.963 r  reconfigurable <hidden>
                         net (fo=185186, unplaced)    2.560     5.523    boundary       WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clk
                         FDCE                                         r  reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/C
                         clock pessimism              0.453     5.976                     
                         FDCE (Remov_FDCE_C_CLR)     -0.032     5.944    reconfigurable   WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -5.944                     
                         arrival time                           5.950                     
  -------------------------------------------------------------------
                         slack                                  0.006                     

Slack (MET) :             0.006ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_main_a0 rise@0.000ns - clk_main_a0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.058ns (23.108%)  route 0.193ns (76.893%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.523ns
    Source Clock Delay      (SCD):    5.699ns
    Clock Pessimism Removal (CPR):    -0.453ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_main_a0 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     0.078    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         <hidden>
                         net (fo=149525, routed)      2.355     2.547    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.177 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.215     3.392    reconfigurable <hidden>
    BUFGCE_X1Y181                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.416 r  reconfigurable <hidden>
                         net (fo=185186, unplaced)    2.283     5.699    boundary       WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
                         FDCE                                         r  reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    ----------------------------------
                         FDCE (Prop_FDCE_C_Q)         0.058     5.757 f  reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, unplaced)         0.193     5.950    reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
                         FDCE                                         f  reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_main_a0 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
                         net (fo=149525, routed)      2.602     2.817    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.690 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.245     2.935    reconfigurable <hidden>
    BUFGCE_X1Y181                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.963 r  reconfigurable <hidden>
                         net (fo=185186, unplaced)    2.560     5.523    boundary       WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clk
                         FDCE                                         r  reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism              0.453     5.976                     
                         FDCE (Remov_FDCE_C_CLR)     -0.032     5.944    reconfigurable   WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -5.944                     
                         arrival time                           5.950                     
  -------------------------------------------------------------------
                         slack                                  0.006                     

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_main_a0 rise@0.000ns - clk_main_a0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.058ns (23.108%)  route 0.193ns (76.893%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.523ns
    Source Clock Delay      (SCD):    5.704ns
    Clock Pessimism Removal (CPR):    -0.453ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_main_a0 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     0.078    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         <hidden>
                         net (fo=149525, routed)      2.355     2.547    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.177 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.215     3.392    reconfigurable <hidden>
    BUFGCE_X1Y181                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.416 r  reconfigurable <hidden>
                         net (fo=185186, unplaced)    2.288     5.704    boundary       WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
                         FDPE                                         r  reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    ----------------------------------
                         FDPE (Prop_FDPE_C_Q)         0.058     5.762 f  reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, unplaced)         0.193     5.955    reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
                         FDPE                                         f  reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_main_a0 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
                         net (fo=149525, routed)      2.602     2.817    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.690 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.245     2.935    reconfigurable <hidden>
    BUFGCE_X1Y181                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.963 r  reconfigurable <hidden>
                         net (fo=185186, unplaced)    2.560     5.523    boundary       WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
                         FDPE                                         r  reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.453     5.976                     
                         FDPE (Remov_FDPE_C_PRE)     -0.032     5.944    reconfigurable   WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -5.944                     
                         arrival time                           5.955                     
  -------------------------------------------------------------------
                         slack                                  0.011                     

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_main_a0 rise@0.000ns - clk_main_a0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.058ns (23.108%)  route 0.193ns (76.893%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.523ns
    Source Clock Delay      (SCD):    5.704ns
    Clock Pessimism Removal (CPR):    -0.453ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_main_a0 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     0.078    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         <hidden>
                         net (fo=149525, routed)      2.355     2.547    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.177 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.215     3.392    reconfigurable <hidden>
    BUFGCE_X1Y181                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.416 r  reconfigurable <hidden>
                         net (fo=185186, unplaced)    2.288     5.704    boundary       WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
                         FDPE                                         r  reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    ----------------------------------
                         FDPE (Prop_FDPE_C_Q)         0.058     5.762 f  reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, unplaced)         0.193     5.955    reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
                         FDPE                                         f  reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_main_a0 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
                         net (fo=149525, routed)      2.602     2.817    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.690 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.245     2.935    reconfigurable <hidden>
    BUFGCE_X1Y181                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.963 r  reconfigurable <hidden>
                         net (fo=185186, unplaced)    2.560     5.523    boundary       WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
                         FDPE                                         r  reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.453     5.976                     
                         FDPE (Remov_FDPE_C_PRE)     -0.032     5.944    reconfigurable   WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -5.944                     
                         arrival time                           5.955                     
  -------------------------------------------------------------------
                         slack                                  0.011                     

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_main_a0 rise@0.000ns - clk_main_a0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.058ns (22.656%)  route 0.198ns (77.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.523ns
    Source Clock Delay      (SCD):    5.704ns
    Clock Pessimism Removal (CPR):    -0.453ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_main_a0 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     0.078    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         <hidden>
                         net (fo=149525, routed)      2.355     2.547    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.177 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.215     3.392    reconfigurable <hidden>
    BUFGCE_X1Y181                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.416 r  reconfigurable <hidden>
                         net (fo=185186, unplaced)    2.288     5.704    boundary       WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
                         FDPE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    ----------------------------------
                         FDPE (Prop_FDPE_C_Q)         0.058     5.762 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, unplaced)         0.198     5.960    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
                         FDPE                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_main_a0 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
                         net (fo=149525, routed)      2.602     2.817    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.690 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.245     2.935    reconfigurable <hidden>
    BUFGCE_X1Y181                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.963 r  reconfigurable <hidden>
                         net (fo=185186, unplaced)    2.560     5.523    boundary       WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_aclk
                         FDPE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.453     5.976                     
                         FDPE (Remov_FDPE_C_PRE)     -0.032     5.944    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -5.944                     
                         arrival time                           5.960                     
  -------------------------------------------------------------------
                         slack                                  0.016                     

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_main_a0 rise@0.000ns - clk_main_a0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.058ns (22.656%)  route 0.198ns (77.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.523ns
    Source Clock Delay      (SCD):    5.704ns
    Clock Pessimism Removal (CPR):    -0.453ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_main_a0 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     0.078    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         <hidden>
                         net (fo=149525, routed)      2.355     2.547    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.177 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.215     3.392    reconfigurable <hidden>
    BUFGCE_X1Y181                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.416 r  reconfigurable <hidden>
                         net (fo=185186, unplaced)    2.288     5.704    boundary       WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
                         FDPE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    ----------------------------------
                         FDPE (Prop_FDPE_C_Q)         0.058     5.762 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, unplaced)         0.198     5.960    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
                         FDPE                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_main_a0 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
                         net (fo=149525, routed)      2.602     2.817    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.690 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.245     2.935    reconfigurable <hidden>
    BUFGCE_X1Y181                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.963 r  reconfigurable <hidden>
                         net (fo=185186, unplaced)    2.560     5.523    boundary       WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_aclk
                         FDPE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.453     5.976                     
                         FDPE (Remov_FDPE_C_PRE)     -0.032     5.944    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -5.944                     
                         arrival time                           5.960                     
  -------------------------------------------------------------------
                         slack                                  0.016                     

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
                            (removal check against rising-edge clock clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_main_a0 rise@0.000ns - clk_main_a0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.058ns (22.656%)  route 0.198ns (77.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.523ns
    Source Clock Delay      (SCD):    5.704ns
    Clock Pessimism Removal (CPR):    -0.453ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_main_a0 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     0.078    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         <hidden>
                         net (fo=149525, routed)      2.355     2.547    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.177 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.215     3.392    reconfigurable <hidden>
    BUFGCE_X1Y181                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.416 r  reconfigurable <hidden>
                         net (fo=185186, unplaced)    2.288     5.704    boundary       WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
                         FDPE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDPE (Prop_FDPE_C_Q)         0.058     5.762 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, unplaced)         0.198     5.960    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_rd_reg2
                         FDPE                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_main_a0 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
                         net (fo=149525, routed)      2.602     2.817    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.690 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.245     2.935    reconfigurable <hidden>
    BUFGCE_X1Y181                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.963 r  reconfigurable <hidden>
                         net (fo=185186, unplaced)    2.560     5.523    boundary       WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
                         FDPE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                         clock pessimism              0.453     5.976                     
                         FDPE (Remov_FDPE_C_PRE)     -0.032     5.944    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -5.944                     
                         arrival time                           5.960                     
  -------------------------------------------------------------------
                         slack                                  0.016                     

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_main_a0 rise@0.000ns - clk_main_a0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.058ns (22.656%)  route 0.198ns (77.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.523ns
    Source Clock Delay      (SCD):    5.704ns
    Clock Pessimism Removal (CPR):    -0.453ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_main_a0 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     0.078    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         <hidden>
                         net (fo=149525, routed)      2.355     2.547    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.177 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.215     3.392    reconfigurable <hidden>
    BUFGCE_X1Y181                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.416 r  reconfigurable <hidden>
                         net (fo=185186, unplaced)    2.288     5.704    boundary       WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
                         FDPE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDPE (Prop_FDPE_C_Q)         0.058     5.762 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, unplaced)         0.198     5.960    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_rd_reg2
                         FDCE                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_main_a0 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
                         net (fo=149525, routed)      2.602     2.817    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.690 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.245     2.935    reconfigurable <hidden>
    BUFGCE_X1Y181                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.963 r  reconfigurable <hidden>
                         net (fo=185186, unplaced)    2.560     5.523    boundary       WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
                         FDCE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism              0.453     5.976                     
                         FDCE (Remov_FDCE_C_CLR)     -0.032     5.944    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.944                     
                         arrival time                           5.960                     
  -------------------------------------------------------------------
                         slack                                  0.016                     

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_main_a0 rise@0.000ns - clk_main_a0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.058ns (22.656%)  route 0.198ns (77.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.523ns
    Source Clock Delay      (SCD):    5.704ns
    Clock Pessimism Removal (CPR):    -0.453ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_main_a0 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     0.078    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         <hidden>
                         net (fo=149525, routed)      2.355     2.547    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.177 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.215     3.392    reconfigurable <hidden>
    BUFGCE_X1Y181                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.416 r  reconfigurable <hidden>
                         net (fo=185186, unplaced)    2.288     5.704    boundary       WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
                         FDPE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDPE (Prop_FDPE_C_Q)         0.058     5.762 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, unplaced)         0.198     5.960    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_rd_reg2
                         FDCE                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_main_a0 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
                         net (fo=149525, routed)      2.602     2.817    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.690 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.245     2.935    reconfigurable <hidden>
    BUFGCE_X1Y181                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.963 r  reconfigurable <hidden>
                         net (fo=185186, unplaced)    2.560     5.523    boundary       WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
                         FDCE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism              0.453     5.976                     
                         FDCE (Remov_FDCE_C_CLR)     -0.032     5.944    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.944                     
                         arrival time                           5.960                     
  -------------------------------------------------------------------
                         slack                                  0.016                     

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_main_a0 rise@0.000ns - clk_main_a0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.058ns (22.656%)  route 0.198ns (77.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.523ns
    Source Clock Delay      (SCD):    5.704ns
    Clock Pessimism Removal (CPR):    -0.453ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_main_a0 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     0.078    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         <hidden>
                         net (fo=149525, routed)      2.355     2.547    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.177 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.215     3.392    reconfigurable <hidden>
    BUFGCE_X1Y181                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.416 r  reconfigurable <hidden>
                         net (fo=185186, unplaced)    2.288     5.704    boundary       WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
                         FDPE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    ----------------------------------
                         FDPE (Prop_FDPE_C_Q)         0.058     5.762 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, unplaced)         0.198     5.960    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
                         FDPE                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_main_a0 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
                         net (fo=149525, routed)      2.602     2.817    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.690 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.245     2.935    reconfigurable <hidden>
    BUFGCE_X1Y181                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.963 r  reconfigurable <hidden>
                         net (fo=185186, unplaced)    2.560     5.523    boundary       WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_aclk
                         FDPE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.453     5.976                     
                         FDPE (Remov_FDPE_C_PRE)     -0.032     5.944    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -5.944                     
                         arrival time                           5.960                     
  -------------------------------------------------------------------
                         slack                                  0.016                     

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.038ns (38.384%)  route 0.061ns (61.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.603ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    -0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.255     0.255 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.295    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.295 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.203     0.498    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.728 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118     0.846    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.863 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.114     0.977    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.rd_buf_we_r_reg[2]_0
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_r_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.015 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_r_reg[3]/Q
                         net (fo=8, unplaced)         0.061     1.076    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/ADDRD3
                         RAMD32                                       r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMA/WADR3
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.353     0.353 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.403    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.403 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.230     0.633    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.338 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     0.470    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.489 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.114     0.603    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/WCLK
                         RAMD32                                       r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMA/CLK
                         clock pessimism              0.374     0.977                     
                         RAMD32 (Hold_RAMD32_CLK_WADR3)
                                                      0.062     1.039    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMA
  -------------------------------------------------------------------
                         required time                         -1.039                     
                         arrival time                           1.076                     
  -------------------------------------------------------------------
                         slack                                  0.037                     

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.038ns (38.384%)  route 0.061ns (61.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.603ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    -0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.255     0.255 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.295    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.295 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.203     0.498    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.728 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118     0.846    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.863 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.114     0.977    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.rd_buf_we_r_reg[2]_0
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_r_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.015 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_r_reg[3]/Q
                         net (fo=8, unplaced)         0.061     1.076    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/ADDRD3
                         RAMD32                                       r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMA_D1/WADR3
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.353     0.353 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.403    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.403 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.230     0.633    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.338 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     0.470    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.489 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.114     0.603    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/WCLK
                         RAMD32                                       r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMA_D1/CLK
                         clock pessimism              0.374     0.977                     
                         RAMD32 (Hold_RAMD32_CLK_WADR3)
                                                      0.062     1.039    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.039                     
                         arrival time                           1.076                     
  -------------------------------------------------------------------
                         slack                                  0.037                     

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.038ns (38.384%)  route 0.061ns (61.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.603ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    -0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.255     0.255 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.295    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.295 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.203     0.498    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.728 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118     0.846    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.863 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.114     0.977    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.rd_buf_we_r_reg[2]_0
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_r_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.015 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_r_reg[3]/Q
                         net (fo=8, unplaced)         0.061     1.076    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/ADDRD3
                         RAMD32                                       r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMB/WADR3
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.353     0.353 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.403    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.403 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.230     0.633    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.338 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     0.470    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.489 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.114     0.603    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/WCLK
                         RAMD32                                       r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMB/CLK
                         clock pessimism              0.374     0.977                     
                         RAMD32 (Hold_RAMD32_CLK_WADR3)
                                                      0.062     1.039    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMB
  -------------------------------------------------------------------
                         required time                         -1.039                     
                         arrival time                           1.076                     
  -------------------------------------------------------------------
                         slack                                  0.037                     

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.038ns (38.384%)  route 0.061ns (61.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.603ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    -0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.255     0.255 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.295    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.295 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.203     0.498    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.728 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118     0.846    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.863 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.114     0.977    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.rd_buf_we_r_reg[2]_0
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_r_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.015 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_r_reg[3]/Q
                         net (fo=8, unplaced)         0.061     1.076    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/ADDRD3
                         RAMD32                                       r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMB_D1/WADR3
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.353     0.353 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.403    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.403 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.230     0.633    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.338 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     0.470    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.489 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.114     0.603    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/WCLK
                         RAMD32                                       r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMB_D1/CLK
                         clock pessimism              0.374     0.977                     
                         RAMD32 (Hold_RAMD32_CLK_WADR3)
                                                      0.062     1.039    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.039                     
                         arrival time                           1.076                     
  -------------------------------------------------------------------
                         slack                                  0.037                     

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.038ns (38.384%)  route 0.061ns (61.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.603ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    -0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.255     0.255 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.295    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.295 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.203     0.498    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.728 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118     0.846    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.863 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.114     0.977    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.rd_buf_we_r_reg[2]_0
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_r_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.015 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_r_reg[3]/Q
                         net (fo=8, unplaced)         0.061     1.076    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/ADDRD3
                         RAMD32                                       r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMC/WADR3
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.353     0.353 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.403    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.403 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.230     0.633    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.338 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     0.470    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.489 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.114     0.603    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/WCLK
                         RAMD32                                       r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMC/CLK
                         clock pessimism              0.374     0.977                     
                         RAMD32 (Hold_RAMD32_CLK_WADR3)
                                                      0.062     1.039    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMC
  -------------------------------------------------------------------
                         required time                         -1.039                     
                         arrival time                           1.076                     
  -------------------------------------------------------------------
                         slack                                  0.037                     

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.038ns (38.384%)  route 0.061ns (61.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.603ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    -0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.255     0.255 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.295    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.295 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.203     0.498    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.728 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118     0.846    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.863 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.114     0.977    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.rd_buf_we_r_reg[2]_0
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_r_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.015 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_r_reg[3]/Q
                         net (fo=8, unplaced)         0.061     1.076    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/ADDRD3
                         RAMD32                                       r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMC_D1/WADR3
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.353     0.353 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.403    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.403 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.230     0.633    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.338 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     0.470    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.489 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.114     0.603    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/WCLK
                         RAMD32                                       r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMC_D1/CLK
                         clock pessimism              0.374     0.977                     
                         RAMD32 (Hold_RAMD32_CLK_WADR3)
                                                      0.062     1.039    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.039                     
                         arrival time                           1.076                     
  -------------------------------------------------------------------
                         slack                                  0.037                     

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMD/ADR3
                            (rising edge-triggered cell RAMS32 clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.038ns (38.384%)  route 0.061ns (61.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.603ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    -0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.255     0.255 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.295    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.295 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.203     0.498    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.728 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118     0.846    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.863 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.114     0.977    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.rd_buf_we_r_reg[2]_0
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_r_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.015 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_r_reg[3]/Q
                         net (fo=8, unplaced)         0.061     1.076    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/ADDRD3
                         RAMS32                                       r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMD/ADR3
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.353     0.353 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.403    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.403 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.230     0.633    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.338 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     0.470    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.489 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.114     0.603    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/WCLK
                         RAMS32                                       r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMD/CLK
                         clock pessimism              0.374     0.977                     
                         RAMS32 (Hold_RAMS32_CLK_ADR3)
                                                      0.062     1.039    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMD
  -------------------------------------------------------------------
                         required time                         -1.039                     
                         arrival time                           1.076                     
  -------------------------------------------------------------------
                         slack                                  0.037                     

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMD_D1/ADR3
                            (rising edge-triggered cell RAMS32 clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.038ns (38.384%)  route 0.061ns (61.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.603ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    -0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.255     0.255 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.295    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.295 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.203     0.498    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.728 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118     0.846    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.863 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.114     0.977    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.rd_buf_we_r_reg[2]_0
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_r_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.015 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_r_reg[3]/Q
                         net (fo=8, unplaced)         0.061     1.076    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/ADDRD3
                         RAMS32                                       r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMD_D1/ADR3
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.353     0.353 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.403    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.403 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.230     0.633    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.338 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     0.470    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.489 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.114     0.603    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/WCLK
                         RAMS32                                       r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMD_D1/CLK
                         clock pessimism              0.374     0.977                     
                         RAMS32 (Hold_RAMS32_CLK_ADR3)
                                                      0.062     1.039    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.039                     
                         arrival time                           1.076                     
  -------------------------------------------------------------------
                         slack                                  0.037                     

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_cpy_r_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.copies_of_sts_ram[0].RAM32M1/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.038ns (38.384%)  route 0.061ns (61.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.603ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    -0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.255     0.255 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.295    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.295 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.203     0.498    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.728 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118     0.846    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.863 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.114     0.977    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.rd_buf_we_r_reg[2]_0
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_cpy_r_reg[0][3]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.015 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_cpy_r_reg[0][3]/Q
                         net (fo=8, unplaced)         0.061     1.076    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.copies_of_sts_ram[0].RAM32M1/ADDRD3
                         RAMD32                                       r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.copies_of_sts_ram[0].RAM32M1/RAMA/WADR3
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.353     0.353 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.403    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.403 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.230     0.633    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.338 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     0.470    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.489 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.114     0.603    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.copies_of_sts_ram[0].RAM32M1/WCLK
                         RAMD32                                       r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.copies_of_sts_ram[0].RAM32M1/RAMA/CLK
                         clock pessimism              0.374     0.977                     
                         RAMD32 (Hold_RAMD32_CLK_WADR3)
                                                      0.062     1.039    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.copies_of_sts_ram[0].RAM32M1/RAMA
  -------------------------------------------------------------------
                         required time                         -1.039                     
                         arrival time                           1.076                     
  -------------------------------------------------------------------
                         slack                                  0.037                     

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_cpy_r_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.copies_of_sts_ram[0].RAM32M1/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.038ns (38.384%)  route 0.061ns (61.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.603ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    -0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.255     0.255 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.295    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.295 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.203     0.498    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.728 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118     0.846    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.863 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.114     0.977    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.rd_buf_we_r_reg[2]_0
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_cpy_r_reg[0][3]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.015 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_cpy_r_reg[0][3]/Q
                         net (fo=8, unplaced)         0.061     1.076    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.copies_of_sts_ram[0].RAM32M1/ADDRD3
                         RAMD32                                       r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.copies_of_sts_ram[0].RAM32M1/RAMA_D1/WADR3
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.353     0.353 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.403    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.403 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.230     0.633    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.338 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     0.470    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.489 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.114     0.603    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.copies_of_sts_ram[0].RAM32M1/WCLK
                         RAMD32                                       r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.copies_of_sts_ram[0].RAM32M1/RAMA_D1/CLK
                         clock pessimism              0.374     0.977                     
                         RAMD32 (Hold_RAMD32_CLK_WADR3)
                                                      0.062     1.039    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.copies_of_sts_ram[0].RAM32M1/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.039                     
                         arrival time                           1.076                     
  -------------------------------------------------------------------
                         slack                                  0.037                     

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             mmcm_clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0_1 rise@0.000ns - mmcm_clkout0_1 rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.038ns (38.384%)  route 0.061ns (61.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.730ns
    Source Clock Delay      (SCD):    1.104ns
    Clock Pessimism Removal (CPR):    -0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.389     0.389 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.429    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.429 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.196     0.625    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.855 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118     0.973    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.990 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.114     1.104    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.rd_buf_we_r_reg[2]_0
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_r_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.142 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_r_reg[3]/Q
                         net (fo=8, unplaced)         0.061     1.203    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/ADDRD3
                         RAMD32                                       r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMA/WADR3
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout0_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.488     0.488 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.538    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.538 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.222     0.760    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.465 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     0.597    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.616 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.114     0.730    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/WCLK
                         RAMD32                                       r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMA/CLK
                         clock pessimism              0.374     1.104                     
                         RAMD32 (Hold_RAMD32_CLK_WADR3)
                                                      0.062     1.166    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMA
  -------------------------------------------------------------------
                         required time                         -1.166                     
                         arrival time                           1.203                     
  -------------------------------------------------------------------
                         slack                                  0.037                     

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             mmcm_clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0_1 rise@0.000ns - mmcm_clkout0_1 rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.038ns (38.384%)  route 0.061ns (61.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.730ns
    Source Clock Delay      (SCD):    1.104ns
    Clock Pessimism Removal (CPR):    -0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.389     0.389 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.429    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.429 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.196     0.625    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.855 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118     0.973    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.990 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.114     1.104    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.rd_buf_we_r_reg[2]_0
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_r_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.142 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_r_reg[3]/Q
                         net (fo=8, unplaced)         0.061     1.203    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/ADDRD3
                         RAMD32                                       r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMA_D1/WADR3
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout0_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.488     0.488 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.538    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.538 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.222     0.760    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.465 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     0.597    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.616 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.114     0.730    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/WCLK
                         RAMD32                                       r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMA_D1/CLK
                         clock pessimism              0.374     1.104                     
                         RAMD32 (Hold_RAMD32_CLK_WADR3)
                                                      0.062     1.166    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.166                     
                         arrival time                           1.203                     
  -------------------------------------------------------------------
                         slack                                  0.037                     

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             mmcm_clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0_1 rise@0.000ns - mmcm_clkout0_1 rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.038ns (38.384%)  route 0.061ns (61.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.730ns
    Source Clock Delay      (SCD):    1.104ns
    Clock Pessimism Removal (CPR):    -0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.389     0.389 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.429    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.429 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.196     0.625    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.855 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118     0.973    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.990 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.114     1.104    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.rd_buf_we_r_reg[2]_0
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_r_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.142 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_r_reg[3]/Q
                         net (fo=8, unplaced)         0.061     1.203    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/ADDRD3
                         RAMD32                                       r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMB/WADR3
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout0_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.488     0.488 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.538    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.538 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.222     0.760    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.465 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     0.597    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.616 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.114     0.730    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/WCLK
                         RAMD32                                       r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMB/CLK
                         clock pessimism              0.374     1.104                     
                         RAMD32 (Hold_RAMD32_CLK_WADR3)
                                                      0.062     1.166    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMB
  -------------------------------------------------------------------
                         required time                         -1.166                     
                         arrival time                           1.203                     
  -------------------------------------------------------------------
                         slack                                  0.037                     

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             mmcm_clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0_1 rise@0.000ns - mmcm_clkout0_1 rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.038ns (38.384%)  route 0.061ns (61.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.730ns
    Source Clock Delay      (SCD):    1.104ns
    Clock Pessimism Removal (CPR):    -0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.389     0.389 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.429    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.429 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.196     0.625    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.855 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118     0.973    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.990 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.114     1.104    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.rd_buf_we_r_reg[2]_0
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_r_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.142 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_r_reg[3]/Q
                         net (fo=8, unplaced)         0.061     1.203    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/ADDRD3
                         RAMD32                                       r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMB_D1/WADR3
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout0_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.488     0.488 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.538    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.538 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.222     0.760    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.465 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     0.597    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.616 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.114     0.730    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/WCLK
                         RAMD32                                       r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMB_D1/CLK
                         clock pessimism              0.374     1.104                     
                         RAMD32 (Hold_RAMD32_CLK_WADR3)
                                                      0.062     1.166    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.166                     
                         arrival time                           1.203                     
  -------------------------------------------------------------------
                         slack                                  0.037                     

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             mmcm_clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0_1 rise@0.000ns - mmcm_clkout0_1 rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.038ns (38.384%)  route 0.061ns (61.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.730ns
    Source Clock Delay      (SCD):    1.104ns
    Clock Pessimism Removal (CPR):    -0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.389     0.389 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.429    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.429 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.196     0.625    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.855 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118     0.973    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.990 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.114     1.104    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.rd_buf_we_r_reg[2]_0
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_r_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.142 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_r_reg[3]/Q
                         net (fo=8, unplaced)         0.061     1.203    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/ADDRD3
                         RAMD32                                       r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMC/WADR3
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout0_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.488     0.488 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.538    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.538 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.222     0.760    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.465 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     0.597    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.616 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.114     0.730    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/WCLK
                         RAMD32                                       r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMC/CLK
                         clock pessimism              0.374     1.104                     
                         RAMD32 (Hold_RAMD32_CLK_WADR3)
                                                      0.062     1.166    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMC
  -------------------------------------------------------------------
                         required time                         -1.166                     
                         arrival time                           1.203                     
  -------------------------------------------------------------------
                         slack                                  0.037                     

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             mmcm_clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0_1 rise@0.000ns - mmcm_clkout0_1 rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.038ns (38.384%)  route 0.061ns (61.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.730ns
    Source Clock Delay      (SCD):    1.104ns
    Clock Pessimism Removal (CPR):    -0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.389     0.389 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.429    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.429 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.196     0.625    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.855 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118     0.973    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.990 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.114     1.104    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.rd_buf_we_r_reg[2]_0
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_r_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.142 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_r_reg[3]/Q
                         net (fo=8, unplaced)         0.061     1.203    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/ADDRD3
                         RAMD32                                       r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMC_D1/WADR3
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout0_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.488     0.488 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.538    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.538 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.222     0.760    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.465 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     0.597    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.616 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.114     0.730    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/WCLK
                         RAMD32                                       r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMC_D1/CLK
                         clock pessimism              0.374     1.104                     
                         RAMD32 (Hold_RAMD32_CLK_WADR3)
                                                      0.062     1.166    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.166                     
                         arrival time                           1.203                     
  -------------------------------------------------------------------
                         slack                                  0.037                     

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMD/ADR3
                            (rising edge-triggered cell RAMS32 clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             mmcm_clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0_1 rise@0.000ns - mmcm_clkout0_1 rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.038ns (38.384%)  route 0.061ns (61.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.730ns
    Source Clock Delay      (SCD):    1.104ns
    Clock Pessimism Removal (CPR):    -0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.389     0.389 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.429    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.429 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.196     0.625    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.855 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118     0.973    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.990 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.114     1.104    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.rd_buf_we_r_reg[2]_0
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_r_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.142 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_r_reg[3]/Q
                         net (fo=8, unplaced)         0.061     1.203    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/ADDRD3
                         RAMS32                                       r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMD/ADR3
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout0_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.488     0.488 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.538    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.538 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.222     0.760    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.465 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     0.597    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.616 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.114     0.730    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/WCLK
                         RAMS32                                       r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMD/CLK
                         clock pessimism              0.374     1.104                     
                         RAMS32 (Hold_RAMS32_CLK_ADR3)
                                                      0.062     1.166    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMD
  -------------------------------------------------------------------
                         required time                         -1.166                     
                         arrival time                           1.203                     
  -------------------------------------------------------------------
                         slack                                  0.037                     

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMD_D1/ADR3
                            (rising edge-triggered cell RAMS32 clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             mmcm_clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0_1 rise@0.000ns - mmcm_clkout0_1 rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.038ns (38.384%)  route 0.061ns (61.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.730ns
    Source Clock Delay      (SCD):    1.104ns
    Clock Pessimism Removal (CPR):    -0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.389     0.389 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.429    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.429 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.196     0.625    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.855 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118     0.973    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.990 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.114     1.104    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.rd_buf_we_r_reg[2]_0
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_r_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.142 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_r_reg[3]/Q
                         net (fo=8, unplaced)         0.061     1.203    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/ADDRD3
                         RAMS32                                       r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMD_D1/ADR3
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout0_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.488     0.488 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.538    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.538 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.222     0.760    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.465 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     0.597    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.616 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.114     0.730    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/WCLK
                         RAMS32                                       r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMD_D1/CLK
                         clock pessimism              0.374     1.104                     
                         RAMS32 (Hold_RAMS32_CLK_ADR3)
                                                      0.062     1.166    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.166                     
                         arrival time                           1.203                     
  -------------------------------------------------------------------
                         slack                                  0.037                     

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_cpy_r_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.copies_of_sts_ram[0].RAM32M1/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             mmcm_clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0_1 rise@0.000ns - mmcm_clkout0_1 rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.038ns (38.384%)  route 0.061ns (61.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.730ns
    Source Clock Delay      (SCD):    1.104ns
    Clock Pessimism Removal (CPR):    -0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.389     0.389 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.429    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.429 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.196     0.625    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.855 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118     0.973    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.990 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.114     1.104    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.rd_buf_we_r_reg[2]_0
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_cpy_r_reg[0][3]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.142 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_cpy_r_reg[0][3]/Q
                         net (fo=8, unplaced)         0.061     1.203    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.copies_of_sts_ram[0].RAM32M1/ADDRD3
                         RAMD32                                       r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.copies_of_sts_ram[0].RAM32M1/RAMA/WADR3
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout0_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.488     0.488 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.538    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.538 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.222     0.760    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.465 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     0.597    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.616 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.114     0.730    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.copies_of_sts_ram[0].RAM32M1/WCLK
                         RAMD32                                       r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.copies_of_sts_ram[0].RAM32M1/RAMA/CLK
                         clock pessimism              0.374     1.104                     
                         RAMD32 (Hold_RAMD32_CLK_WADR3)
                                                      0.062     1.166    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.copies_of_sts_ram[0].RAM32M1/RAMA
  -------------------------------------------------------------------
                         required time                         -1.166                     
                         arrival time                           1.203                     
  -------------------------------------------------------------------
                         slack                                  0.037                     

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_cpy_r_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.copies_of_sts_ram[0].RAM32M1/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             mmcm_clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0_1 rise@0.000ns - mmcm_clkout0_1 rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.038ns (38.384%)  route 0.061ns (61.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.730ns
    Source Clock Delay      (SCD):    1.104ns
    Clock Pessimism Removal (CPR):    -0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.389     0.389 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.429    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.429 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.196     0.625    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.855 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118     0.973    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.990 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.114     1.104    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.rd_buf_we_r_reg[2]_0
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_cpy_r_reg[0][3]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.142 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_cpy_r_reg[0][3]/Q
                         net (fo=8, unplaced)         0.061     1.203    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.copies_of_sts_ram[0].RAM32M1/ADDRD3
                         RAMD32                                       r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.copies_of_sts_ram[0].RAM32M1/RAMA_D1/WADR3
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout0_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.488     0.488 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.538    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.538 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.222     0.760    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.465 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     0.597    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.616 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.114     0.730    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.copies_of_sts_ram[0].RAM32M1/WCLK
                         RAMD32                                       r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.copies_of_sts_ram[0].RAM32M1/RAMA_D1/CLK
                         clock pessimism              0.374     1.104                     
                         RAMD32 (Hold_RAMD32_CLK_WADR3)
                                                      0.062     1.166    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.copies_of_sts_ram[0].RAM32M1/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.166                     
                         arrival time                           1.203                     
  -------------------------------------------------------------------
                         slack                                  0.037                     

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             mmcm_clkout0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0_2 rise@0.000ns - mmcm_clkout0_2 rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.038ns (38.384%)  route 0.061ns (61.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.658ns
    Source Clock Delay      (SCD):    1.032ns
    Clock Pessimism Removal (CPR):    -0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.310     0.310 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.350    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.350 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.203     0.553    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.783 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118     0.901    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.918 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31630, unplaced)     0.114     1.032    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_cpy_r_reg[2][4]_0
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_r_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.070 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_r_reg[3]/Q
                         net (fo=8, unplaced)         0.061     1.131    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/ADDRD3
                         RAMD32                                       r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMA/WADR3
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout0_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.408     0.408 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.458    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.458 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.230     0.688    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.393 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     0.525    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.544 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31630, unplaced)     0.114     0.658    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/WCLK
                         RAMD32                                       r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMA/CLK
                         clock pessimism              0.373     1.032                     
                         RAMD32 (Hold_RAMD32_CLK_WADR3)
                                                      0.062     1.094    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMA
  -------------------------------------------------------------------
                         required time                         -1.094                     
                         arrival time                           1.131                     
  -------------------------------------------------------------------
                         slack                                  0.037                     

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             mmcm_clkout0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0_2 rise@0.000ns - mmcm_clkout0_2 rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.038ns (38.384%)  route 0.061ns (61.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.658ns
    Source Clock Delay      (SCD):    1.032ns
    Clock Pessimism Removal (CPR):    -0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.310     0.310 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.350    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.350 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.203     0.553    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.783 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118     0.901    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.918 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31630, unplaced)     0.114     1.032    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_cpy_r_reg[2][4]_0
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_r_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.070 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_r_reg[3]/Q
                         net (fo=8, unplaced)         0.061     1.131    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/ADDRD3
                         RAMD32                                       r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMA_D1/WADR3
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout0_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.408     0.408 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.458    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.458 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.230     0.688    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.393 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     0.525    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.544 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31630, unplaced)     0.114     0.658    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/WCLK
                         RAMD32                                       r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMA_D1/CLK
                         clock pessimism              0.373     1.032                     
                         RAMD32 (Hold_RAMD32_CLK_WADR3)
                                                      0.062     1.094    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.094                     
                         arrival time                           1.131                     
  -------------------------------------------------------------------
                         slack                                  0.037                     

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             mmcm_clkout0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0_2 rise@0.000ns - mmcm_clkout0_2 rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.038ns (38.384%)  route 0.061ns (61.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.658ns
    Source Clock Delay      (SCD):    1.032ns
    Clock Pessimism Removal (CPR):    -0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.310     0.310 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.350    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.350 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.203     0.553    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.783 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118     0.901    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.918 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31630, unplaced)     0.114     1.032    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_cpy_r_reg[2][4]_0
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_r_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.070 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_r_reg[3]/Q
                         net (fo=8, unplaced)         0.061     1.131    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/ADDRD3
                         RAMD32                                       r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMB/WADR3
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout0_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.408     0.408 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.458    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.458 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.230     0.688    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.393 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     0.525    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.544 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31630, unplaced)     0.114     0.658    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/WCLK
                         RAMD32                                       r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMB/CLK
                         clock pessimism              0.373     1.032                     
                         RAMD32 (Hold_RAMD32_CLK_WADR3)
                                                      0.062     1.094    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMB
  -------------------------------------------------------------------
                         required time                         -1.094                     
                         arrival time                           1.131                     
  -------------------------------------------------------------------
                         slack                                  0.037                     

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             mmcm_clkout0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0_2 rise@0.000ns - mmcm_clkout0_2 rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.038ns (38.384%)  route 0.061ns (61.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.658ns
    Source Clock Delay      (SCD):    1.032ns
    Clock Pessimism Removal (CPR):    -0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.310     0.310 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.350    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.350 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.203     0.553    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.783 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118     0.901    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.918 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31630, unplaced)     0.114     1.032    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_cpy_r_reg[2][4]_0
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_r_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.070 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_r_reg[3]/Q
                         net (fo=8, unplaced)         0.061     1.131    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/ADDRD3
                         RAMD32                                       r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMB_D1/WADR3
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout0_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.408     0.408 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.458    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.458 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.230     0.688    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.393 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     0.525    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.544 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31630, unplaced)     0.114     0.658    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/WCLK
                         RAMD32                                       r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMB_D1/CLK
                         clock pessimism              0.373     1.032                     
                         RAMD32 (Hold_RAMD32_CLK_WADR3)
                                                      0.062     1.094    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.094                     
                         arrival time                           1.131                     
  -------------------------------------------------------------------
                         slack                                  0.037                     

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             mmcm_clkout0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0_2 rise@0.000ns - mmcm_clkout0_2 rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.038ns (38.384%)  route 0.061ns (61.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.658ns
    Source Clock Delay      (SCD):    1.032ns
    Clock Pessimism Removal (CPR):    -0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.310     0.310 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.350    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.350 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.203     0.553    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.783 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118     0.901    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.918 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31630, unplaced)     0.114     1.032    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_cpy_r_reg[2][4]_0
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_r_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.070 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_r_reg[3]/Q
                         net (fo=8, unplaced)         0.061     1.131    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/ADDRD3
                         RAMD32                                       r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMC/WADR3
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout0_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.408     0.408 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.458    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.458 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.230     0.688    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.393 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     0.525    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.544 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31630, unplaced)     0.114     0.658    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/WCLK
                         RAMD32                                       r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMC/CLK
                         clock pessimism              0.373     1.032                     
                         RAMD32 (Hold_RAMD32_CLK_WADR3)
                                                      0.062     1.094    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMC
  -------------------------------------------------------------------
                         required time                         -1.094                     
                         arrival time                           1.131                     
  -------------------------------------------------------------------
                         slack                                  0.037                     

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             mmcm_clkout0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0_2 rise@0.000ns - mmcm_clkout0_2 rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.038ns (38.384%)  route 0.061ns (61.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.658ns
    Source Clock Delay      (SCD):    1.032ns
    Clock Pessimism Removal (CPR):    -0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.310     0.310 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.350    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.350 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.203     0.553    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.783 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118     0.901    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.918 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31630, unplaced)     0.114     1.032    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_cpy_r_reg[2][4]_0
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_r_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.070 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_r_reg[3]/Q
                         net (fo=8, unplaced)         0.061     1.131    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/ADDRD3
                         RAMD32                                       r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMC_D1/WADR3
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout0_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.408     0.408 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.458    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.458 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.230     0.688    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.393 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     0.525    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.544 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31630, unplaced)     0.114     0.658    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/WCLK
                         RAMD32                                       r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMC_D1/CLK
                         clock pessimism              0.373     1.032                     
                         RAMD32 (Hold_RAMD32_CLK_WADR3)
                                                      0.062     1.094    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.094                     
                         arrival time                           1.131                     
  -------------------------------------------------------------------
                         slack                                  0.037                     

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMD/ADR3
                            (rising edge-triggered cell RAMS32 clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             mmcm_clkout0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0_2 rise@0.000ns - mmcm_clkout0_2 rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.038ns (38.384%)  route 0.061ns (61.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.658ns
    Source Clock Delay      (SCD):    1.032ns
    Clock Pessimism Removal (CPR):    -0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.310     0.310 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.350    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.350 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.203     0.553    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.783 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118     0.901    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.918 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31630, unplaced)     0.114     1.032    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_cpy_r_reg[2][4]_0
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_r_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.070 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_r_reg[3]/Q
                         net (fo=8, unplaced)         0.061     1.131    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/ADDRD3
                         RAMS32                                       r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMD/ADR3
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout0_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.408     0.408 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.458    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.458 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.230     0.688    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.393 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     0.525    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.544 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31630, unplaced)     0.114     0.658    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/WCLK
                         RAMS32                                       r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMD/CLK
                         clock pessimism              0.373     1.032                     
                         RAMS32 (Hold_RAMS32_CLK_ADR3)
                                                      0.062     1.094    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMD
  -------------------------------------------------------------------
                         required time                         -1.094                     
                         arrival time                           1.131                     
  -------------------------------------------------------------------
                         slack                                  0.037                     

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMD_D1/ADR3
                            (rising edge-triggered cell RAMS32 clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             mmcm_clkout0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0_2 rise@0.000ns - mmcm_clkout0_2 rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.038ns (38.384%)  route 0.061ns (61.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.658ns
    Source Clock Delay      (SCD):    1.032ns
    Clock Pessimism Removal (CPR):    -0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.310     0.310 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.350    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.350 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.203     0.553    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.783 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118     0.901    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.918 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31630, unplaced)     0.114     1.032    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_cpy_r_reg[2][4]_0
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_r_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.070 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_r_reg[3]/Q
                         net (fo=8, unplaced)         0.061     1.131    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/ADDRD3
                         RAMS32                                       r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMD_D1/ADR3
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout0_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.408     0.408 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.458    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.458 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.230     0.688    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.393 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     0.525    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.544 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31630, unplaced)     0.114     0.658    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/WCLK
                         RAMS32                                       r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMD_D1/CLK
                         clock pessimism              0.373     1.032                     
                         RAMS32 (Hold_RAMS32_CLK_ADR3)
                                                      0.062     1.094    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.094                     
                         arrival time                           1.131                     
  -------------------------------------------------------------------
                         slack                                  0.037                     

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_cpy_r_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.copies_of_sts_ram[0].RAM32M1/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             mmcm_clkout0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0_2 rise@0.000ns - mmcm_clkout0_2 rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.038ns (38.384%)  route 0.061ns (61.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.658ns
    Source Clock Delay      (SCD):    1.032ns
    Clock Pessimism Removal (CPR):    -0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.310     0.310 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.350    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.350 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.203     0.553    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.783 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118     0.901    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.918 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31630, unplaced)     0.114     1.032    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_cpy_r_reg[2][4]_0
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_cpy_r_reg[0][3]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.070 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_cpy_r_reg[0][3]/Q
                         net (fo=8, unplaced)         0.061     1.131    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.copies_of_sts_ram[0].RAM32M1/ADDRD3
                         RAMD32                                       r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.copies_of_sts_ram[0].RAM32M1/RAMA/WADR3
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout0_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.408     0.408 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.458    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.458 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.230     0.688    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.393 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     0.525    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.544 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31630, unplaced)     0.114     0.658    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.copies_of_sts_ram[0].RAM32M1/WCLK
                         RAMD32                                       r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.copies_of_sts_ram[0].RAM32M1/RAMA/CLK
                         clock pessimism              0.373     1.032                     
                         RAMD32 (Hold_RAMD32_CLK_WADR3)
                                                      0.062     1.094    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.copies_of_sts_ram[0].RAM32M1/RAMA
  -------------------------------------------------------------------
                         required time                         -1.094                     
                         arrival time                           1.131                     
  -------------------------------------------------------------------
                         slack                                  0.037                     

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_cpy_r_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.copies_of_sts_ram[0].RAM32M1/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             mmcm_clkout0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0_2 rise@0.000ns - mmcm_clkout0_2 rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.038ns (38.384%)  route 0.061ns (61.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.658ns
    Source Clock Delay      (SCD):    1.032ns
    Clock Pessimism Removal (CPR):    -0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.310     0.310 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.350    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.350 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.203     0.553    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.783 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118     0.901    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.918 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31630, unplaced)     0.114     1.032    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_cpy_r_reg[2][4]_0
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_cpy_r_reg[0][3]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.070 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_cpy_r_reg[0][3]/Q
                         net (fo=8, unplaced)         0.061     1.131    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.copies_of_sts_ram[0].RAM32M1/ADDRD3
                         RAMD32                                       r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.copies_of_sts_ram[0].RAM32M1/RAMA_D1/WADR3
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout0_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.408     0.408 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.458    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.458 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.230     0.688    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.393 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     0.525    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.544 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31630, unplaced)     0.114     0.658    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.copies_of_sts_ram[0].RAM32M1/WCLK
                         RAMD32                                       r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.copies_of_sts_ram[0].RAM32M1/RAMA_D1/CLK
                         clock pessimism              0.373     1.032                     
                         RAMD32 (Hold_RAMD32_CLK_WADR3)
                                                      0.062     1.094    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.copies_of_sts_ram[0].RAM32M1/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.094                     
                         arrival time                           1.131                     
  -------------------------------------------------------------------
                         slack                                  0.037                     

Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_low/rdEn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.058ns (25.551%)  route 0.169ns (74.449%))
  Logic Levels:           0  
  Clock Path Skew:        -0.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.442ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    -0.572ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     0.400 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.440    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.440 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.344     0.784    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.414 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     1.590    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     1.614 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.219     1.833    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_low/rsMask_reg[7][4]_0
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_low/rdEn_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.058     1.891 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_low/rdEn_reg[0]/Q
                         net (fo=1, unplaced)         0.169     2.060    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_low[0]
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.397     0.943    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.816 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.014    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.042 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.219     1.261    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUTPHY)
                                                     -1.245     0.016 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, unplaced)         0.146     0.162    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.162     0.324 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.118     0.442 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism              0.572     1.014                     
                         clock uncertainty            0.191     1.205                     
                         BITSLICE_CONTROL (Hold_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[0])
                                                      0.227     1.432    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         -1.432                     
                         arrival time                           2.060                     
  -------------------------------------------------------------------
                         slack                                  0.628                     

Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rdEn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.058ns (25.551%)  route 0.169ns (74.449%))
  Logic Levels:           0  
  Clock Path Skew:        -0.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.442ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    -0.572ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     0.400 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.440    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.440 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.344     0.784    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.414 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     1.590    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     1.614 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.219     1.833    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rsMask_reg[7][12]_1
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rdEn_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.058     1.891 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rdEn_reg[0]/Q
                         net (fo=1, unplaced)         0.169     2.060    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_upp[0]
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      0.000     0.000 f                 
    K18                                               0.000     0.000 f  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.397     0.943    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.816 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.014    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.042 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.219     1.261    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUTPHY)
                                                     -1.245     0.016 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, unplaced)         0.146     0.162    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.162     0.324 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.118     0.442 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism              0.572     1.014                     
                         clock uncertainty            0.191     1.205                     
                         BITSLICE_CONTROL (Hold_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[0])
                                                      0.227     1.432    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         -1.432                     
                         arrival time                           2.060                     
  -------------------------------------------------------------------
                         slack                                  0.628                     

Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_low/rdEn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.058ns (25.551%)  route 0.169ns (74.449%))
  Logic Levels:           0  
  Clock Path Skew:        -0.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.442ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    -0.572ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     0.400 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.440    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.440 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.344     0.784    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.414 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     1.590    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     1.614 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.219     1.833    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_low/rsMask_reg[7][4]_0
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_low/rdEn_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.058     1.891 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_low/rdEn_reg[0]/Q
                         net (fo=1, unplaced)         0.169     2.060    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_low[0]
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      0.000     0.000 f                 
    K18                                               0.000     0.000 f  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.397     0.943    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.816 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.014    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.042 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.219     1.261    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUTPHY)
                                                     -1.245     0.016 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, unplaced)         0.146     0.162    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.162     0.324 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.118     0.442 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism              0.572     1.014                     
                         clock uncertainty            0.191     1.205                     
                         BITSLICE_CONTROL (Hold_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[0])
                                                      0.227     1.432    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         -1.432                     
                         arrival time                           2.060                     
  -------------------------------------------------------------------
                         slack                                  0.628                     

Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_upp/rdEn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.058ns (25.551%)  route 0.169ns (74.449%))
  Logic Levels:           0  
  Clock Path Skew:        -0.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.442ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    -0.572ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     0.400 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.440    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.440 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.344     0.784    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.414 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     1.590    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     1.614 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.219     1.833    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_upp/rsMask_reg[7][12]_1
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_upp/rdEn_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.058     1.891 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_upp/rdEn_reg[0]/Q
                         net (fo=1, unplaced)         0.169     2.060    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_upp[0]
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.397     0.943    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.816 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.014    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.042 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.219     1.261    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUTPHY)
                                                     -1.245     0.016 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, unplaced)         0.146     0.162    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.162     0.324 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.118     0.442 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism              0.572     1.014                     
                         clock uncertainty            0.191     1.205                     
                         BITSLICE_CONTROL (Hold_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[0])
                                                      0.227     1.432    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         -1.432                     
                         arrival time                           2.060                     
  -------------------------------------------------------------------
                         slack                                  0.628                     

Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[2].u_ddr_mc_rd_en_low/rdEn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.058ns (25.551%)  route 0.169ns (74.449%))
  Logic Levels:           0  
  Clock Path Skew:        -0.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.442ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    -0.572ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     0.400 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.440    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.440 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.344     0.784    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.414 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     1.590    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     1.614 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.219     1.833    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[2].u_ddr_mc_rd_en_low/rsMask_reg[7][4]_0
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[2].u_ddr_mc_rd_en_low/rdEn_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.058     1.891 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[2].u_ddr_mc_rd_en_low/rdEn_reg[0]/Q
                         net (fo=1, unplaced)         0.169     2.060    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_low[0]
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.397     0.943    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.816 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.014    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.042 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.219     1.261    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUTPHY)
                                                     -1.245     0.016 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, unplaced)         0.146     0.162    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.162     0.324 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.118     0.442 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism              0.572     1.014                     
                         clock uncertainty            0.191     1.205                     
                         BITSLICE_CONTROL (Hold_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[0])
                                                      0.227     1.432    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         -1.432                     
                         arrival time                           2.060                     
  -------------------------------------------------------------------
                         slack                                  0.628                     

Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[2].u_ddr_mc_rd_en_upp/rdEn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.058ns (25.551%)  route 0.169ns (74.449%))
  Logic Levels:           0  
  Clock Path Skew:        -0.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.442ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    -0.572ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     0.400 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.440    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.440 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.344     0.784    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.414 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     1.590    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     1.614 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.219     1.833    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[2].u_ddr_mc_rd_en_upp/rsMask_reg[7][12]_1
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[2].u_ddr_mc_rd_en_upp/rdEn_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.058     1.891 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[2].u_ddr_mc_rd_en_upp/rdEn_reg[0]/Q
                         net (fo=1, unplaced)         0.169     2.060    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_upp[0]
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.397     0.943    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.816 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.014    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.042 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.219     1.261    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUTPHY)
                                                     -1.245     0.016 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, unplaced)         0.146     0.162    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.162     0.324 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.118     0.442 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism              0.572     1.014                     
                         clock uncertainty            0.191     1.205                     
                         BITSLICE_CONTROL (Hold_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[0])
                                                      0.227     1.432    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         -1.432                     
                         arrival time                           2.060                     
  -------------------------------------------------------------------
                         slack                                  0.628                     

Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[3].u_ddr_mc_rd_en_low/rdEn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.058ns (25.551%)  route 0.169ns (74.449%))
  Logic Levels:           0  
  Clock Path Skew:        -0.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.442ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    -0.572ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     0.400 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.440    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.440 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.344     0.784    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.414 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     1.590    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     1.614 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.219     1.833    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[3].u_ddr_mc_rd_en_low/rsMask_reg[7][4]_0
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[3].u_ddr_mc_rd_en_low/rdEn_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.058     1.891 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[3].u_ddr_mc_rd_en_low/rdEn_reg[0]/Q
                         net (fo=1, unplaced)         0.169     2.060    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_low[0]
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      0.000     0.000 f                 
    K18                                               0.000     0.000 f  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.397     0.943    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.816 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.014    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.042 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.219     1.261    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUTPHY)
                                                     -1.245     0.016 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, unplaced)         0.146     0.162    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.162     0.324 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.118     0.442 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism              0.572     1.014                     
                         clock uncertainty            0.191     1.205                     
                         BITSLICE_CONTROL (Hold_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[0])
                                                      0.227     1.432    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         -1.432                     
                         arrival time                           2.060                     
  -------------------------------------------------------------------
                         slack                                  0.628                     

Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[3].u_ddr_mc_rd_en_upp/rdEn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.058ns (25.551%)  route 0.169ns (74.449%))
  Logic Levels:           0  
  Clock Path Skew:        -0.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.442ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    -0.572ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     0.400 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.440    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.440 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.344     0.784    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.414 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     1.590    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     1.614 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.219     1.833    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[3].u_ddr_mc_rd_en_upp/rsMask_reg[7][12]_1
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[3].u_ddr_mc_rd_en_upp/rdEn_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.058     1.891 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[3].u_ddr_mc_rd_en_upp/rdEn_reg[0]/Q
                         net (fo=1, unplaced)         0.169     2.060    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_upp[0]
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      0.000     0.000 f                 
    K18                                               0.000     0.000 f  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.397     0.943    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.816 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.014    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.042 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.219     1.261    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUTPHY)
                                                     -1.245     0.016 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, unplaced)         0.146     0.162    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.162     0.324 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.118     0.442 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism              0.572     1.014                     
                         clock uncertainty            0.191     1.205                     
                         BITSLICE_CONTROL (Hold_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[0])
                                                      0.227     1.432    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         -1.432                     
                         arrival time                           2.060                     
  -------------------------------------------------------------------
                         slack                                  0.628                     

Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_low/rdEn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.058ns (25.551%)  route 0.169ns (74.449%))
  Logic Levels:           0  
  Clock Path Skew:        -0.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.442ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    -0.572ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     0.400 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.440    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.440 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.344     0.784    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.414 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     1.590    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     1.614 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.219     1.833    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_low/rsMask_reg[7][4]_0
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_low/rdEn_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.058     1.891 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_low/rdEn_reg[0]/Q
                         net (fo=1, unplaced)         0.169     2.060    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_low[0]
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.397     0.943    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.816 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.014    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.042 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.219     1.261    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUTPHY)
                                                     -1.245     0.016 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, unplaced)         0.146     0.162    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.162     0.324 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.118     0.442 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism              0.572     1.014                     
                         clock uncertainty            0.191     1.205                     
                         BITSLICE_CONTROL (Hold_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[0])
                                                      0.227     1.432    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         -1.432                     
                         arrival time                           2.060                     
  -------------------------------------------------------------------
                         slack                                  0.628                     

Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_upp/rdEn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.058ns (25.551%)  route 0.169ns (74.449%))
  Logic Levels:           0  
  Clock Path Skew:        -0.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.442ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    -0.572ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     0.400 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.440    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.440 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.344     0.784    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.414 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     1.590    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     1.614 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.219     1.833    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_upp/rsMask_reg[7][12]_1
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_upp/rdEn_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.058     1.891 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_upp/rdEn_reg[0]/Q
                         net (fo=1, unplaced)         0.169     2.060    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_upp[0]
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      0.000     0.000 f                 
    K18                                               0.000     0.000 f  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.397     0.943    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.816 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.014    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.042 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.219     1.261    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUTPHY)
                                                     -1.245     0.016 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, unplaced)         0.146     0.162    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.162     0.324 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.118     0.442 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism              0.572     1.014                     
                         clock uncertainty            0.191     1.205                     
                         BITSLICE_CONTROL (Hold_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[0])
                                                      0.227     1.432    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         -1.432                     
                         arrival time                           2.060                     
  -------------------------------------------------------------------
                         slack                                  0.628                     

Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[8].u_ddr_mc_rd_en_low/rdEn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.058ns (25.551%)  route 0.169ns (74.449%))
  Logic Levels:           0  
  Clock Path Skew:        -0.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.442ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    -0.572ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     0.400 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.440    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.440 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.344     0.784    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.414 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     1.590    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     1.614 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.219     1.833    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[8].u_ddr_mc_rd_en_low/rsMask_reg[7][4]_0
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[8].u_ddr_mc_rd_en_low/rdEn_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.058     1.891 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[8].u_ddr_mc_rd_en_low/rdEn_reg[0]/Q
                         net (fo=1, unplaced)         0.169     2.060    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_low[0]
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.397     0.943    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.816 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.014    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.042 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.219     1.261    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUTPHY)
                                                     -1.245     0.016 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, unplaced)         0.146     0.162    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.162     0.324 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.118     0.442 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism              0.572     1.014                     
                         clock uncertainty            0.191     1.205                     
                         BITSLICE_CONTROL (Hold_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[0])
                                                      0.227     1.432    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         -1.432                     
                         arrival time                           2.060                     
  -------------------------------------------------------------------
                         slack                                  0.628                     

Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[8].u_ddr_mc_rd_en_upp/rdEn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.058ns (25.551%)  route 0.169ns (74.449%))
  Logic Levels:           0  
  Clock Path Skew:        -0.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.442ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    -0.572ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     0.400 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.440    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.440 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.344     0.784    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.414 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     1.590    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     1.614 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.219     1.833    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[8].u_ddr_mc_rd_en_upp/rsMask_reg[7][12]_1
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[8].u_ddr_mc_rd_en_upp/rdEn_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.058     1.891 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[8].u_ddr_mc_rd_en_upp/rdEn_reg[0]/Q
                         net (fo=1, unplaced)         0.169     2.060    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_upp[0]
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.397     0.943    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.816 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.014    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.042 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.219     1.261    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUTPHY)
                                                     -1.245     0.016 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, unplaced)         0.146     0.162    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.162     0.324 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.118     0.442 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism              0.572     1.014                     
                         clock uncertainty            0.191     1.205                     
                         BITSLICE_CONTROL (Hold_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[0])
                                                      0.227     1.432    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         -1.432                     
                         arrival time                           2.060                     
  -------------------------------------------------------------------
                         slack                                  0.628                     

Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_low/rdEn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.058ns (25.551%)  route 0.169ns (74.449%))
  Logic Levels:           0  
  Clock Path Skew:        -0.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.442ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    -0.572ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     0.400 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.440    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.440 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.344     0.784    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.414 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     1.590    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     1.614 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.219     1.833    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_low/rsMask_reg[7][4]_0
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_low/rdEn_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.058     1.891 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_low/rdEn_reg[0]/Q
                         net (fo=1, unplaced)         0.169     2.060    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_low[0]
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.397     0.943    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.816 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.014    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.042 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.219     1.261    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUTPHY)
                                                     -1.245     0.016 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, unplaced)         0.146     0.162    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.162     0.324 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.118     0.442 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism              0.572     1.014                     
                         clock uncertainty            0.191     1.205                     
                         BITSLICE_CONTROL (Hold_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[0])
                                                      0.227     1.432    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         -1.432                     
                         arrival time                           2.060                     
  -------------------------------------------------------------------
                         slack                                  0.628                     

Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_upp/rdEn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.058ns (25.551%)  route 0.169ns (74.449%))
  Logic Levels:           0  
  Clock Path Skew:        -0.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.442ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    -0.572ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     0.400 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.440    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.440 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.344     0.784    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.414 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     1.590    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     1.614 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.219     1.833    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_upp/rsMask_reg[7][12]_1
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_upp/rdEn_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.058     1.891 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_upp/rdEn_reg[0]/Q
                         net (fo=1, unplaced)         0.169     2.060    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_upp[0]
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.397     0.943    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.816 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.014    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.042 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.219     1.261    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUTPHY)
                                                     -1.245     0.016 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, unplaced)         0.146     0.162    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.162     0.324 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.118     0.442 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism              0.572     1.014                     
                         clock uncertainty            0.191     1.205                     
                         BITSLICE_CONTROL (Hold_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[0])
                                                      0.227     1.432    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         -1.432                     
                         arrival time                           2.060                     
  -------------------------------------------------------------------
                         slack                                  0.628                     

Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[6].u_ddr_mc_rd_en_low/rdEn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.058ns (25.551%)  route 0.169ns (74.449%))
  Logic Levels:           0  
  Clock Path Skew:        -0.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.442ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    -0.572ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     0.400 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.440    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.440 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.344     0.784    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.414 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     1.590    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     1.614 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.219     1.833    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[6].u_ddr_mc_rd_en_low/rsMask_reg[7][4]_0
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[6].u_ddr_mc_rd_en_low/rdEn_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.058     1.891 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[6].u_ddr_mc_rd_en_low/rdEn_reg[0]/Q
                         net (fo=1, unplaced)         0.169     2.060    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_low[0]
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      0.000     0.000 f                 
    K18                                               0.000     0.000 f  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.397     0.943    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.816 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.014    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.042 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.219     1.261    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUTPHY)
                                                     -1.245     0.016 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, unplaced)         0.146     0.162    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.162     0.324 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.118     0.442 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism              0.572     1.014                     
                         clock uncertainty            0.191     1.205                     
                         BITSLICE_CONTROL (Hold_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[0])
                                                      0.227     1.432    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         -1.432                     
                         arrival time                           2.060                     
  -------------------------------------------------------------------
                         slack                                  0.628                     

Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[6].u_ddr_mc_rd_en_upp/rdEn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.058ns (25.551%)  route 0.169ns (74.449%))
  Logic Levels:           0  
  Clock Path Skew:        -0.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.442ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    -0.572ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     0.400 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.440    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.440 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.344     0.784    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.414 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     1.590    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     1.614 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.219     1.833    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[6].u_ddr_mc_rd_en_upp/rsMask_reg[7][12]_1
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[6].u_ddr_mc_rd_en_upp/rdEn_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.058     1.891 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[6].u_ddr_mc_rd_en_upp/rdEn_reg[0]/Q
                         net (fo=1, unplaced)         0.169     2.060    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_upp[0]
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      0.000     0.000 f                 
    K18                                               0.000     0.000 f  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.397     0.943    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.816 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.014    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.042 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.219     1.261    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUTPHY)
                                                     -1.245     0.016 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, unplaced)         0.146     0.162    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.162     0.324 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.118     0.442 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism              0.572     1.014                     
                         clock uncertainty            0.191     1.205                     
                         BITSLICE_CONTROL (Hold_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[0])
                                                      0.227     1.432    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         -1.432                     
                         arrival time                           2.060                     
  -------------------------------------------------------------------
                         slack                                  0.628                     

Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_low/rdEn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.058ns (25.551%)  route 0.169ns (74.449%))
  Logic Levels:           0  
  Clock Path Skew:        -0.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.442ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    -0.572ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     0.400 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.440    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.440 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.344     0.784    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.414 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     1.590    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     1.614 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.219     1.833    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_low/rsMask_reg[7][4]_0
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_low/rdEn_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.058     1.891 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_low/rdEn_reg[0]/Q
                         net (fo=1, unplaced)         0.169     2.060    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_low[0]
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.397     0.943    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.816 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.014    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.042 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.219     1.261    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUTPHY)
                                                     -1.245     0.016 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, unplaced)         0.146     0.162    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.162     0.324 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.118     0.442 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism              0.572     1.014                     
                         clock uncertainty            0.191     1.205                     
                         BITSLICE_CONTROL (Hold_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[0])
                                                      0.227     1.432    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         -1.432                     
                         arrival time                           2.060                     
  -------------------------------------------------------------------
                         slack                                  0.628                     

Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_upp/rdEn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.058ns (25.551%)  route 0.169ns (74.449%))
  Logic Levels:           0  
  Clock Path Skew:        -0.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.442ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    -0.572ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     0.400 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.440    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.440 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.344     0.784    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.414 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     1.590    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     1.614 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.219     1.833    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_upp/rsMask_reg[7][12]_1
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_upp/rdEn_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.058     1.891 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_upp/rdEn_reg[0]/Q
                         net (fo=1, unplaced)         0.169     2.060    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_upp[0]
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      0.000     0.000 f                 
    K18                                               0.000     0.000 f  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.397     0.943    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.816 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.014    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.042 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.219     1.261    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUTPHY)
                                                     -1.245     0.016 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, unplaced)         0.146     0.162    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.162     0.324 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.118     0.442 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism              0.572     1.014                     
                         clock uncertainty            0.191     1.205                     
                         BITSLICE_CONTROL (Hold_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[0])
                                                      0.227     1.432    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         -1.432                     
                         arrival time                           2.060                     
  -------------------------------------------------------------------
                         slack                                  0.628                     

Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_low/rdEn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_1_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[0]_1_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_1_DIV rise@0.000ns - mmcm_clkout0_1 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.058ns (25.551%)  route 0.169ns (74.449%))
  Logic Levels:           0  
  Clock Path Skew:        -0.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.564ns
    Source Clock Delay      (SCD):    1.956ns
    Clock Pessimism Removal (CPR):    -0.573ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     0.534 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.574    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.574 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.333     0.907    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.537 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     1.713    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     1.737 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.219     1.956    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_low/rsMask_reg[7][4]_0
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_low/rdEn_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.058     2.014 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_low/rdEn_reg[0]/Q
                         net (fo=1, unplaced)         0.169     2.183    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_low[0]
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[0]_1_DIV rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.384     1.065    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.938 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.136    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.164 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.219     1.383    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUTPHY)
                                                     -1.245     0.138 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, unplaced)         0.146     0.284    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.162     0.446 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.118     0.564 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism              0.573     1.137                     
                         clock uncertainty            0.191     1.328                     
                         BITSLICE_CONTROL (Hold_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[0])
                                                      0.227     1.555    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         -1.555                     
                         arrival time                           2.183                     
  -------------------------------------------------------------------
                         slack                                  0.628                     

Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_upp/rdEn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_1_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[0]_1_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_1_DIV rise@0.000ns - mmcm_clkout0_1 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.058ns (25.551%)  route 0.169ns (74.449%))
  Logic Levels:           0  
  Clock Path Skew:        -0.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.564ns
    Source Clock Delay      (SCD):    1.956ns
    Clock Pessimism Removal (CPR):    -0.573ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     0.534 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.574    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.574 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.333     0.907    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.537 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     1.713    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     1.737 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.219     1.956    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_upp/rsMask_reg[7][12]_1
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_upp/rdEn_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.058     2.014 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_upp/rdEn_reg[0]/Q
                         net (fo=1, unplaced)         0.169     2.183    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_upp[0]
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[0]_1_DIV rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.384     1.065    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.938 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.136    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.164 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.219     1.383    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUTPHY)
                                                     -1.245     0.138 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, unplaced)         0.146     0.284    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.162     0.446 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.118     0.564 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism              0.573     1.137                     
                         clock uncertainty            0.191     1.328                     
                         BITSLICE_CONTROL (Hold_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[0])
                                                      0.227     1.555    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         -1.555                     
                         arrival time                           2.183                     
  -------------------------------------------------------------------
                         slack                                  0.628                     

Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_low/rdEn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_1_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[0]_1_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_1_DIV rise@0.000ns - mmcm_clkout0_1 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.058ns (25.551%)  route 0.169ns (74.449%))
  Logic Levels:           0  
  Clock Path Skew:        -0.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.564ns
    Source Clock Delay      (SCD):    1.956ns
    Clock Pessimism Removal (CPR):    -0.573ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     0.534 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.574    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.574 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.333     0.907    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.537 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     1.713    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     1.737 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.219     1.956    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_low/rsMask_reg[7][4]_0
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_low/rdEn_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.058     2.014 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_low/rdEn_reg[0]/Q
                         net (fo=1, unplaced)         0.169     2.183    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_low[0]
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[0]_1_DIV rise edge)
                                                      0.000     0.000 f                 
    E38                                               0.000     0.000 f  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.384     1.065    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.938 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.136    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.164 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.219     1.383    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUTPHY)
                                                     -1.245     0.138 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, unplaced)         0.146     0.284    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.162     0.446 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.118     0.564 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism              0.573     1.137                     
                         clock uncertainty            0.191     1.328                     
                         BITSLICE_CONTROL (Hold_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[0])
                                                      0.227     1.555    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         -1.555                     
                         arrival time                           2.183                     
  -------------------------------------------------------------------
                         slack                                  0.628                     

Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_upp/rdEn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_1_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[0]_1_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_1_DIV rise@0.000ns - mmcm_clkout0_1 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.058ns (25.551%)  route 0.169ns (74.449%))
  Logic Levels:           0  
  Clock Path Skew:        -0.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.564ns
    Source Clock Delay      (SCD):    1.956ns
    Clock Pessimism Removal (CPR):    -0.573ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     0.534 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.574    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.574 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.333     0.907    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.537 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     1.713    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     1.737 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.219     1.956    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_upp/rsMask_reg[7][12]_1
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_upp/rdEn_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.058     2.014 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_upp/rdEn_reg[0]/Q
                         net (fo=1, unplaced)         0.169     2.183    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_upp[0]
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[0]_1_DIV rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.384     1.065    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.938 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.136    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.164 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.219     1.383    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUTPHY)
                                                     -1.245     0.138 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, unplaced)         0.146     0.284    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.162     0.446 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.118     0.564 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism              0.573     1.137                     
                         clock uncertainty            0.191     1.328                     
                         BITSLICE_CONTROL (Hold_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[0])
                                                      0.227     1.555    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         -1.555                     
                         arrival time                           2.183                     
  -------------------------------------------------------------------
                         slack                                  0.628                     

Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[2].u_ddr_mc_rd_en_low/rdEn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_1_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[0]_1_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_1_DIV rise@0.000ns - mmcm_clkout0_1 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.058ns (25.551%)  route 0.169ns (74.449%))
  Logic Levels:           0  
  Clock Path Skew:        -0.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.564ns
    Source Clock Delay      (SCD):    1.956ns
    Clock Pessimism Removal (CPR):    -0.573ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     0.534 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.574    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.574 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.333     0.907    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.537 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     1.713    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     1.737 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.219     1.956    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[2].u_ddr_mc_rd_en_low/rsMask_reg[7][4]_0
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[2].u_ddr_mc_rd_en_low/rdEn_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.058     2.014 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[2].u_ddr_mc_rd_en_low/rdEn_reg[0]/Q
                         net (fo=1, unplaced)         0.169     2.183    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_low[0]
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[0]_1_DIV rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.384     1.065    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.938 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.136    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.164 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.219     1.383    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUTPHY)
                                                     -1.245     0.138 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, unplaced)         0.146     0.284    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.162     0.446 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.118     0.564 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism              0.573     1.137                     
                         clock uncertainty            0.191     1.328                     
                         BITSLICE_CONTROL (Hold_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[0])
                                                      0.227     1.555    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         -1.555                     
                         arrival time                           2.183                     
  -------------------------------------------------------------------
                         slack                                  0.628                     

Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[2].u_ddr_mc_rd_en_upp/rdEn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_1_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[0]_1_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_1_DIV rise@0.000ns - mmcm_clkout0_1 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.058ns (25.551%)  route 0.169ns (74.449%))
  Logic Levels:           0  
  Clock Path Skew:        -0.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.564ns
    Source Clock Delay      (SCD):    1.956ns
    Clock Pessimism Removal (CPR):    -0.573ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     0.534 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.574    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.574 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.333     0.907    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.537 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     1.713    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     1.737 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.219     1.956    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[2].u_ddr_mc_rd_en_upp/rsMask_reg[7][12]_1
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[2].u_ddr_mc_rd_en_upp/rdEn_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.058     2.014 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[2].u_ddr_mc_rd_en_upp/rdEn_reg[0]/Q
                         net (fo=1, unplaced)         0.169     2.183    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_upp[0]
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[0]_1_DIV rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.384     1.065    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.938 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.136    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.164 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.219     1.383    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUTPHY)
                                                     -1.245     0.138 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, unplaced)         0.146     0.284    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.162     0.446 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.118     0.564 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism              0.573     1.137                     
                         clock uncertainty            0.191     1.328                     
                         BITSLICE_CONTROL (Hold_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[0])
                                                      0.227     1.555    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         -1.555                     
                         arrival time                           2.183                     
  -------------------------------------------------------------------
                         slack                                  0.628                     

Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[8].u_ddr_mc_rd_en_low/rdEn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_1_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[0]_1_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_1_DIV rise@0.000ns - mmcm_clkout0_1 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.058ns (25.551%)  route 0.169ns (74.449%))
  Logic Levels:           0  
  Clock Path Skew:        -0.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.564ns
    Source Clock Delay      (SCD):    1.956ns
    Clock Pessimism Removal (CPR):    -0.573ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     0.534 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.574    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.574 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.333     0.907    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.537 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     1.713    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     1.737 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.219     1.956    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[8].u_ddr_mc_rd_en_low/rsMask_reg[7][4]_0
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[8].u_ddr_mc_rd_en_low/rdEn_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.058     2.014 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[8].u_ddr_mc_rd_en_low/rdEn_reg[0]/Q
                         net (fo=1, unplaced)         0.169     2.183    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_low[0]
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[0]_1_DIV rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.384     1.065    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.938 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.136    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.164 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.219     1.383    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUTPHY)
                                                     -1.245     0.138 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, unplaced)         0.146     0.284    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.162     0.446 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.118     0.564 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism              0.573     1.137                     
                         clock uncertainty            0.191     1.328                     
                         BITSLICE_CONTROL (Hold_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[0])
                                                      0.227     1.555    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         -1.555                     
                         arrival time                           2.183                     
  -------------------------------------------------------------------
                         slack                                  0.628                     

Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[8].u_ddr_mc_rd_en_upp/rdEn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_1_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[0]_1_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_1_DIV rise@0.000ns - mmcm_clkout0_1 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.058ns (25.551%)  route 0.169ns (74.449%))
  Logic Levels:           0  
  Clock Path Skew:        -0.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.564ns
    Source Clock Delay      (SCD):    1.956ns
    Clock Pessimism Removal (CPR):    -0.573ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     0.534 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.574    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.574 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.333     0.907    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.537 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     1.713    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     1.737 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.219     1.956    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[8].u_ddr_mc_rd_en_upp/rsMask_reg[7][12]_1
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[8].u_ddr_mc_rd_en_upp/rdEn_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.058     2.014 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[8].u_ddr_mc_rd_en_upp/rdEn_reg[0]/Q
                         net (fo=1, unplaced)         0.169     2.183    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_upp[0]
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[0]_1_DIV rise edge)
                                                      0.000     0.000 f                 
    E38                                               0.000     0.000 f  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.384     1.065    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.938 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.136    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.164 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.219     1.383    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUTPHY)
                                                     -1.245     0.138 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, unplaced)         0.146     0.284    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.162     0.446 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.118     0.564 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism              0.573     1.137                     
                         clock uncertainty            0.191     1.328                     
                         BITSLICE_CONTROL (Hold_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[0])
                                                      0.227     1.555    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         -1.555                     
                         arrival time                           2.183                     
  -------------------------------------------------------------------
                         slack                                  0.628                     

Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[3].u_ddr_mc_rd_en_low/rdEn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_2_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[0]_2_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_2_DIV rise@0.000ns - mmcm_clkout0_2 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.058ns (25.551%)  route 0.169ns (74.449%))
  Logic Levels:           0  
  Clock Path Skew:        -0.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.498ns
    Source Clock Delay      (SCD):    1.888ns
    Clock Pessimism Removal (CPR):    -0.571ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     0.455 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.495    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.495 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.344     0.839    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.469 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     1.645    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     1.669 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31630, unplaced)     0.219     1.888    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[3].u_ddr_mc_rd_en_low/rsMask_reg[7][12]_1
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[3].u_ddr_mc_rd_en_low/rdEn_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.058     1.946 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[3].u_ddr_mc_rd_en_low/rdEn_reg[0]/Q
                         net (fo=1, unplaced)         0.169     2.115    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_low[0]
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[0]_2_DIV rise edge)
                                                      0.000     0.000 f                 
    BB36                                              0.000     0.000 f  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.397     0.998    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.871 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.069    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.097 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31630, unplaced)     0.219     1.317    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUTPHY)
                                                     -1.245     0.072 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, unplaced)         0.146     0.218    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.162     0.380 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.118     0.498 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism              0.571     1.069                     
                         clock uncertainty            0.191     1.260                     
                         BITSLICE_CONTROL (Hold_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[0])
                                                      0.227     1.487    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         -1.487                     
                         arrival time                           2.115                     
  -------------------------------------------------------------------
                         slack                                  0.628                     

Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[3].u_ddr_mc_rd_en_upp/rdEn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_2_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[0]_2_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_2_DIV rise@0.000ns - mmcm_clkout0_2 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.058ns (25.551%)  route 0.169ns (74.449%))
  Logic Levels:           0  
  Clock Path Skew:        -0.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.498ns
    Source Clock Delay      (SCD):    1.888ns
    Clock Pessimism Removal (CPR):    -0.571ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     0.455 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.495    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.495 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.344     0.839    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.469 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     1.645    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     1.669 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31630, unplaced)     0.219     1.888    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[3].u_ddr_mc_rd_en_upp/rsMask_reg[7][4]_0
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[3].u_ddr_mc_rd_en_upp/rdEn_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.058     1.946 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[3].u_ddr_mc_rd_en_upp/rdEn_reg[0]/Q
                         net (fo=1, unplaced)         0.169     2.115    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_upp[0]
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[0]_2_DIV rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.397     0.998    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.871 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.069    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.097 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31630, unplaced)     0.219     1.317    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUTPHY)
                                                     -1.245     0.072 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, unplaced)         0.146     0.218    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.162     0.380 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.118     0.498 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism              0.571     1.069                     
                         clock uncertainty            0.191     1.260                     
                         BITSLICE_CONTROL (Hold_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[0])
                                                      0.227     1.487    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         -1.487                     
                         arrival time                           2.115                     
  -------------------------------------------------------------------
                         slack                                  0.628                     

Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_low/rdEn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_2_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[0]_2_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_2_DIV rise@0.000ns - mmcm_clkout0_2 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.058ns (25.551%)  route 0.169ns (74.449%))
  Logic Levels:           0  
  Clock Path Skew:        -0.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.498ns
    Source Clock Delay      (SCD):    1.888ns
    Clock Pessimism Removal (CPR):    -0.571ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     0.455 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.495    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.495 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.344     0.839    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.469 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     1.645    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     1.669 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31630, unplaced)     0.219     1.888    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_low/rsMask_reg[7][12]_1
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_low/rdEn_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.058     1.946 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_low/rdEn_reg[0]/Q
                         net (fo=1, unplaced)         0.169     2.115    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_low[0]
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[0]_2_DIV rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.397     0.998    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.871 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.069    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.097 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31630, unplaced)     0.219     1.317    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUTPHY)
                                                     -1.245     0.072 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, unplaced)         0.146     0.218    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.162     0.380 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.118     0.498 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism              0.571     1.069                     
                         clock uncertainty            0.191     1.260                     
                         BITSLICE_CONTROL (Hold_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[0])
                                                      0.227     1.487    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         -1.487                     
                         arrival time                           2.115                     
  -------------------------------------------------------------------
                         slack                                  0.628                     

Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_upp/rdEn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_2_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[0]_2_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_2_DIV rise@0.000ns - mmcm_clkout0_2 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.058ns (25.551%)  route 0.169ns (74.449%))
  Logic Levels:           0  
  Clock Path Skew:        -0.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.498ns
    Source Clock Delay      (SCD):    1.888ns
    Clock Pessimism Removal (CPR):    -0.571ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     0.455 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.495    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.495 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.344     0.839    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.469 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     1.645    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     1.669 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31630, unplaced)     0.219     1.888    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_upp/rsMask_reg[7][4]_0
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_upp/rdEn_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.058     1.946 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_upp/rdEn_reg[0]/Q
                         net (fo=1, unplaced)         0.169     2.115    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_upp[0]
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[0]_2_DIV rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.397     0.998    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.871 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.069    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.097 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31630, unplaced)     0.219     1.317    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUTPHY)
                                                     -1.245     0.072 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, unplaced)         0.146     0.218    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.162     0.380 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.118     0.498 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism              0.571     1.069                     
                         clock uncertainty            0.191     1.260                     
                         BITSLICE_CONTROL (Hold_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[0])
                                                      0.227     1.487    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         -1.487                     
                         arrival time                           2.115                     
  -------------------------------------------------------------------
                         slack                                  0.628                     

Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[2].u_ddr_mc_rd_en_low/rdEn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_2_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[0]_2_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_2_DIV rise@0.000ns - mmcm_clkout0_2 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.058ns (25.551%)  route 0.169ns (74.449%))
  Logic Levels:           0  
  Clock Path Skew:        -0.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.498ns
    Source Clock Delay      (SCD):    1.888ns
    Clock Pessimism Removal (CPR):    -0.571ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     0.455 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.495    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.495 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.344     0.839    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.469 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     1.645    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     1.669 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31630, unplaced)     0.219     1.888    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[2].u_ddr_mc_rd_en_low/rsMask_reg[7][12]_1
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[2].u_ddr_mc_rd_en_low/rdEn_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.058     1.946 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[2].u_ddr_mc_rd_en_low/rdEn_reg[0]/Q
                         net (fo=1, unplaced)         0.169     2.115    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_low[0]
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[0]_2_DIV rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.397     0.998    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.871 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.069    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.097 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31630, unplaced)     0.219     1.317    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUTPHY)
                                                     -1.245     0.072 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, unplaced)         0.146     0.218    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.162     0.380 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.118     0.498 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism              0.571     1.069                     
                         clock uncertainty            0.191     1.260                     
                         BITSLICE_CONTROL (Hold_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[0])
                                                      0.227     1.487    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         -1.487                     
                         arrival time                           2.115                     
  -------------------------------------------------------------------
                         slack                                  0.628                     

Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[2].u_ddr_mc_rd_en_upp/rdEn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_2_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[0]_2_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_2_DIV rise@0.000ns - mmcm_clkout0_2 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.058ns (25.551%)  route 0.169ns (74.449%))
  Logic Levels:           0  
  Clock Path Skew:        -0.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.498ns
    Source Clock Delay      (SCD):    1.888ns
    Clock Pessimism Removal (CPR):    -0.571ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     0.455 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.495    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.495 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.344     0.839    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.469 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     1.645    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     1.669 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31630, unplaced)     0.219     1.888    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[2].u_ddr_mc_rd_en_upp/rsMask_reg[7][4]_0
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[2].u_ddr_mc_rd_en_upp/rdEn_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.058     1.946 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[2].u_ddr_mc_rd_en_upp/rdEn_reg[0]/Q
                         net (fo=1, unplaced)         0.169     2.115    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_upp[0]
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[0]_2_DIV rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.397     0.998    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.871 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.069    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.097 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31630, unplaced)     0.219     1.317    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUTPHY)
                                                     -1.245     0.072 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, unplaced)         0.146     0.218    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.162     0.380 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.118     0.498 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism              0.571     1.069                     
                         clock uncertainty            0.191     1.260                     
                         BITSLICE_CONTROL (Hold_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[0])
                                                      0.227     1.487    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         -1.487                     
                         arrival time                           2.115                     
  -------------------------------------------------------------------
                         slack                                  0.628                     

Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_low/rdEn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_2_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[0]_2_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_2_DIV rise@0.000ns - mmcm_clkout0_2 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.058ns (25.551%)  route 0.169ns (74.449%))
  Logic Levels:           0  
  Clock Path Skew:        -0.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.498ns
    Source Clock Delay      (SCD):    1.888ns
    Clock Pessimism Removal (CPR):    -0.571ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     0.455 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.495    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.495 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.344     0.839    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.469 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     1.645    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     1.669 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31630, unplaced)     0.219     1.888    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_low/rsMask_reg[7][12]_1
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_low/rdEn_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.058     1.946 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_low/rdEn_reg[0]/Q
                         net (fo=1, unplaced)         0.169     2.115    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_low[0]
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[0]_2_DIV rise edge)
                                                      0.000     0.000 f                 
    BB36                                              0.000     0.000 f  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.397     0.998    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.871 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.069    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.097 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31630, unplaced)     0.219     1.317    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUTPHY)
                                                     -1.245     0.072 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, unplaced)         0.146     0.218    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.162     0.380 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.118     0.498 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism              0.571     1.069                     
                         clock uncertainty            0.191     1.260                     
                         BITSLICE_CONTROL (Hold_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[0])
                                                      0.227     1.487    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         -1.487                     
                         arrival time                           2.115                     
  -------------------------------------------------------------------
                         slack                                  0.628                     

Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rdEn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_2_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[0]_2_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_2_DIV rise@0.000ns - mmcm_clkout0_2 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.058ns (25.551%)  route 0.169ns (74.449%))
  Logic Levels:           0  
  Clock Path Skew:        -0.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.498ns
    Source Clock Delay      (SCD):    1.888ns
    Clock Pessimism Removal (CPR):    -0.571ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     0.455 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.495    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.495 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.344     0.839    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.469 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     1.645    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     1.669 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31630, unplaced)     0.219     1.888    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rsMask_reg[7][4]_0
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rdEn_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.058     1.946 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rdEn_reg[0]/Q
                         net (fo=1, unplaced)         0.169     2.115    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_upp[0]
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[0]_2_DIV rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.397     0.998    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.871 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.069    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.097 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31630, unplaced)     0.219     1.317    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUTPHY)
                                                     -1.245     0.072 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, unplaced)         0.146     0.218    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.162     0.380 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.118     0.498 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism              0.571     1.069                     
                         clock uncertainty            0.191     1.260                     
                         BITSLICE_CONTROL (Hold_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[0])
                                                      0.227     1.487    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         -1.487                     
                         arrival time                           2.115                     
  -------------------------------------------------------------------
                         slack                                  0.628                     

Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_low/rdEn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_1_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[1]_1_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_1_DIV rise@0.000ns - mmcm_clkout0_1 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.058ns (25.551%)  route 0.169ns (74.449%))
  Logic Levels:           0  
  Clock Path Skew:        -0.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.564ns
    Source Clock Delay      (SCD):    1.956ns
    Clock Pessimism Removal (CPR):    -0.573ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     0.534 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.574    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.574 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.333     0.907    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.537 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     1.713    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     1.737 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.219     1.956    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_low/rsMask_reg[7][4]_0
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_low/rdEn_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.058     2.014 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_low/rdEn_reg[0]/Q
                         net (fo=1, unplaced)         0.169     2.183    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_low[0]
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[1]_1_DIV rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.384     1.065    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.938 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.136    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.164 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.219     1.383    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUTPHY)
                                                     -1.245     0.138 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, unplaced)         0.146     0.284    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.162     0.446 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.118     0.564 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism              0.573     1.137                     
                         clock uncertainty            0.191     1.328                     
                         BITSLICE_CONTROL (Hold_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[0])
                                                      0.227     1.555    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         -1.555                     
                         arrival time                           2.183                     
  -------------------------------------------------------------------
                         slack                                  0.628                     

Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_upp/rdEn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_1_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[1]_1_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_1_DIV rise@0.000ns - mmcm_clkout0_1 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.058ns (25.551%)  route 0.169ns (74.449%))
  Logic Levels:           0  
  Clock Path Skew:        -0.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.564ns
    Source Clock Delay      (SCD):    1.956ns
    Clock Pessimism Removal (CPR):    -0.573ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     0.534 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.574    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.574 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.333     0.907    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.537 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     1.713    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     1.737 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.219     1.956    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_upp/rsMask_reg[7][12]_1
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_upp/rdEn_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.058     2.014 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_upp/rdEn_reg[0]/Q
                         net (fo=1, unplaced)         0.169     2.183    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_upp[0]
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[1]_1_DIV rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.384     1.065    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.938 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.136    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.164 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.219     1.383    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUTPHY)
                                                     -1.245     0.138 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, unplaced)         0.146     0.284    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.162     0.446 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.118     0.564 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism              0.573     1.137                     
                         clock uncertainty            0.191     1.328                     
                         BITSLICE_CONTROL (Hold_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[0])
                                                      0.227     1.555    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         -1.555                     
                         arrival time                           2.183                     
  -------------------------------------------------------------------
                         slack                                  0.628                     

Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_low/rdEn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_2_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[1]_2_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_2_DIV rise@0.000ns - mmcm_clkout0_2 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.058ns (25.551%)  route 0.169ns (74.449%))
  Logic Levels:           0  
  Clock Path Skew:        -0.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.498ns
    Source Clock Delay      (SCD):    1.888ns
    Clock Pessimism Removal (CPR):    -0.571ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     0.455 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.495    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.495 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.344     0.839    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.469 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     1.645    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     1.669 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31630, unplaced)     0.219     1.888    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_low/rsMask_reg[7][12]_1
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_low/rdEn_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.058     1.946 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_low/rdEn_reg[0]/Q
                         net (fo=1, unplaced)         0.169     2.115    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_low[0]
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[1]_2_DIV rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.397     0.998    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.871 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.069    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.097 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31630, unplaced)     0.219     1.317    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUTPHY)
                                                     -1.245     0.072 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, unplaced)         0.146     0.218    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.162     0.380 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.118     0.498 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism              0.571     1.069                     
                         clock uncertainty            0.191     1.260                     
                         BITSLICE_CONTROL (Hold_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[0])
                                                      0.227     1.487    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         -1.487                     
                         arrival time                           2.115                     
  -------------------------------------------------------------------
                         slack                                  0.628                     

Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_upp/rdEn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_2_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[1]_2_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_2_DIV rise@0.000ns - mmcm_clkout0_2 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.058ns (25.551%)  route 0.169ns (74.449%))
  Logic Levels:           0  
  Clock Path Skew:        -0.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.498ns
    Source Clock Delay      (SCD):    1.888ns
    Clock Pessimism Removal (CPR):    -0.571ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     0.455 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.495    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.495 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.344     0.839    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.469 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     1.645    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     1.669 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31630, unplaced)     0.219     1.888    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_upp/rsMask_reg[7][4]_0
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_upp/rdEn_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.058     1.946 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_upp/rdEn_reg[0]/Q
                         net (fo=1, unplaced)         0.169     2.115    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_upp[0]
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[1]_2_DIV rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.397     0.998    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.871 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.069    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.097 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31630, unplaced)     0.219     1.317    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUTPHY)
                                                     -1.245     0.072 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, unplaced)         0.146     0.218    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.162     0.380 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.118     0.498 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism              0.571     1.069                     
                         clock uncertainty            0.191     1.260                     
                         BITSLICE_CONTROL (Hold_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[0])
                                                      0.227     1.487    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         -1.487                     
                         arrival time                           2.115                     
  -------------------------------------------------------------------
                         slack                                  0.628                     

Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[3].u_ddr_mc_rd_en_low/rdEn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_1_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[2]_1_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_1_DIV rise@0.000ns - mmcm_clkout0_1 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.058ns (25.551%)  route 0.169ns (74.449%))
  Logic Levels:           0  
  Clock Path Skew:        -0.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.564ns
    Source Clock Delay      (SCD):    1.956ns
    Clock Pessimism Removal (CPR):    -0.573ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     0.534 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.574    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.574 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.333     0.907    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.537 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     1.713    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     1.737 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.219     1.956    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[3].u_ddr_mc_rd_en_low/rsMask_reg[7][4]_0
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[3].u_ddr_mc_rd_en_low/rdEn_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.058     2.014 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[3].u_ddr_mc_rd_en_low/rdEn_reg[0]/Q
                         net (fo=1, unplaced)         0.169     2.183    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_low[0]
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[2]_1_DIV rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.384     1.065    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.938 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.136    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.164 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.219     1.383    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUTPHY)
                                                     -1.245     0.138 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, unplaced)         0.146     0.284    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.162     0.446 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.118     0.564 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism              0.573     1.137                     
                         clock uncertainty            0.191     1.328                     
                         BITSLICE_CONTROL (Hold_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[0])
                                                      0.227     1.555    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         -1.555                     
                         arrival time                           2.183                     
  -------------------------------------------------------------------
                         slack                                  0.628                     

Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[3].u_ddr_mc_rd_en_upp/rdEn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_1_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[2]_1_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_1_DIV rise@0.000ns - mmcm_clkout0_1 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.058ns (25.551%)  route 0.169ns (74.449%))
  Logic Levels:           0  
  Clock Path Skew:        -0.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.564ns
    Source Clock Delay      (SCD):    1.956ns
    Clock Pessimism Removal (CPR):    -0.573ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     0.534 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.574    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.574 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.333     0.907    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.537 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     1.713    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     1.737 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.219     1.956    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[3].u_ddr_mc_rd_en_upp/rsMask_reg[7][12]_1
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[3].u_ddr_mc_rd_en_upp/rdEn_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.058     2.014 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[3].u_ddr_mc_rd_en_upp/rdEn_reg[0]/Q
                         net (fo=1, unplaced)         0.169     2.183    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_upp[0]
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[2]_1_DIV rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.384     1.065    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.938 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.136    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.164 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.219     1.383    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUTPHY)
                                                     -1.245     0.138 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, unplaced)         0.146     0.284    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.162     0.446 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.118     0.564 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism              0.573     1.137                     
                         clock uncertainty            0.191     1.328                     
                         BITSLICE_CONTROL (Hold_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[0])
                                                      0.227     1.555    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         -1.555                     
                         arrival time                           2.183                     
  -------------------------------------------------------------------
                         slack                                  0.628                     

Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_low/rdEn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_1_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[2]_1_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_1_DIV rise@0.000ns - mmcm_clkout0_1 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.058ns (25.551%)  route 0.169ns (74.449%))
  Logic Levels:           0  
  Clock Path Skew:        -0.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.564ns
    Source Clock Delay      (SCD):    1.956ns
    Clock Pessimism Removal (CPR):    -0.573ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     0.534 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.574    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.574 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.333     0.907    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.537 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     1.713    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     1.737 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.219     1.956    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_low/rsMask_reg[7][4]_0
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_low/rdEn_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.058     2.014 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_low/rdEn_reg[0]/Q
                         net (fo=1, unplaced)         0.169     2.183    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_low[0]
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[2]_1_DIV rise edge)
                                                      0.000     0.000 f                 
    E38                                               0.000     0.000 f  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.384     1.065    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.938 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.136    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.164 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.219     1.383    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUTPHY)
                                                     -1.245     0.138 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, unplaced)         0.146     0.284    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.162     0.446 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.118     0.564 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism              0.573     1.137                     
                         clock uncertainty            0.191     1.328                     
                         BITSLICE_CONTROL (Hold_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[0])
                                                      0.227     1.555    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         -1.555                     
                         arrival time                           2.183                     
  -------------------------------------------------------------------
                         slack                                  0.628                     

Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_upp/rdEn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_1_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[2]_1_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_1_DIV rise@0.000ns - mmcm_clkout0_1 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.058ns (25.551%)  route 0.169ns (74.449%))
  Logic Levels:           0  
  Clock Path Skew:        -0.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.564ns
    Source Clock Delay      (SCD):    1.956ns
    Clock Pessimism Removal (CPR):    -0.573ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     0.534 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.574    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.574 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.333     0.907    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.537 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     1.713    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     1.737 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.219     1.956    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_upp/rsMask_reg[7][12]_1
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_upp/rdEn_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.058     2.014 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_upp/rdEn_reg[0]/Q
                         net (fo=1, unplaced)         0.169     2.183    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_upp[0]
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[2]_1_DIV rise edge)
                                                      0.000     0.000 f                 
    E38                                               0.000     0.000 f  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.384     1.065    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.938 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.136    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.164 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.219     1.383    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUTPHY)
                                                     -1.245     0.138 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, unplaced)         0.146     0.284    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.162     0.446 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.118     0.564 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism              0.573     1.137                     
                         clock uncertainty            0.191     1.328                     
                         BITSLICE_CONTROL (Hold_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[0])
                                                      0.227     1.555    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         -1.555                     
                         arrival time                           2.183                     
  -------------------------------------------------------------------
                         slack                                  0.628                     

Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[6].u_ddr_mc_rd_en_low/rdEn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_1_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[2]_1_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_1_DIV rise@0.000ns - mmcm_clkout0_1 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.058ns (25.551%)  route 0.169ns (74.449%))
  Logic Levels:           0  
  Clock Path Skew:        -0.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.564ns
    Source Clock Delay      (SCD):    1.956ns
    Clock Pessimism Removal (CPR):    -0.573ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     0.534 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.574    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.574 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.333     0.907    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.537 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     1.713    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     1.737 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.219     1.956    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[6].u_ddr_mc_rd_en_low/rsMask_reg[7][4]_0
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[6].u_ddr_mc_rd_en_low/rdEn_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.058     2.014 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[6].u_ddr_mc_rd_en_low/rdEn_reg[0]/Q
                         net (fo=1, unplaced)         0.169     2.183    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_low[0]
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[2]_1_DIV rise edge)
                                                      0.000     0.000 f                 
    E38                                               0.000     0.000 f  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.384     1.065    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.938 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.136    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.164 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.219     1.383    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUTPHY)
                                                     -1.245     0.138 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, unplaced)         0.146     0.284    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.162     0.446 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.118     0.564 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism              0.573     1.137                     
                         clock uncertainty            0.191     1.328                     
                         BITSLICE_CONTROL (Hold_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[0])
                                                      0.227     1.555    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         -1.555                     
                         arrival time                           2.183                     
  -------------------------------------------------------------------
                         slack                                  0.628                     

Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[6].u_ddr_mc_rd_en_upp/rdEn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_1_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[2]_1_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_1_DIV rise@0.000ns - mmcm_clkout0_1 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.058ns (25.551%)  route 0.169ns (74.449%))
  Logic Levels:           0  
  Clock Path Skew:        -0.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.564ns
    Source Clock Delay      (SCD):    1.956ns
    Clock Pessimism Removal (CPR):    -0.573ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     0.534 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.574    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.574 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.333     0.907    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.537 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     1.713    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     1.737 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.219     1.956    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[6].u_ddr_mc_rd_en_upp/rsMask_reg[7][12]_1
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[6].u_ddr_mc_rd_en_upp/rdEn_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.058     2.014 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[6].u_ddr_mc_rd_en_upp/rdEn_reg[0]/Q
                         net (fo=1, unplaced)         0.169     2.183    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_upp[0]
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[2]_1_DIV rise edge)
                                                      0.000     0.000 f                 
    E38                                               0.000     0.000 f  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.384     1.065    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.938 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.136    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.164 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.219     1.383    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUTPHY)
                                                     -1.245     0.138 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, unplaced)         0.146     0.284    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.162     0.446 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.118     0.564 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism              0.573     1.137                     
                         clock uncertainty            0.191     1.328                     
                         BITSLICE_CONTROL (Hold_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[0])
                                                      0.227     1.555    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         -1.555                     
                         arrival time                           2.183                     
  -------------------------------------------------------------------
                         slack                                  0.628                     

Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_low/rdEn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_1_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[2]_1_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_1_DIV rise@0.000ns - mmcm_clkout0_1 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.058ns (25.551%)  route 0.169ns (74.449%))
  Logic Levels:           0  
  Clock Path Skew:        -0.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.564ns
    Source Clock Delay      (SCD):    1.956ns
    Clock Pessimism Removal (CPR):    -0.573ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     0.534 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.574    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.574 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.333     0.907    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.537 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     1.713    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     1.737 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.219     1.956    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_low/rsMask_reg[7][4]_0
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_low/rdEn_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.058     2.014 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_low/rdEn_reg[0]/Q
                         net (fo=1, unplaced)         0.169     2.183    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_low[0]
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[2]_1_DIV rise edge)
                                                      0.000     0.000 f                 
    E38                                               0.000     0.000 f  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.384     1.065    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.938 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.136    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.164 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.219     1.383    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUTPHY)
                                                     -1.245     0.138 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, unplaced)         0.146     0.284    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.162     0.446 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.118     0.564 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism              0.573     1.137                     
                         clock uncertainty            0.191     1.328                     
                         BITSLICE_CONTROL (Hold_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[0])
                                                      0.227     1.555    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         -1.555                     
                         arrival time                           2.183                     
  -------------------------------------------------------------------
                         slack                                  0.628                     

Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rdEn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_1_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[2]_1_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_1_DIV rise@0.000ns - mmcm_clkout0_1 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.058ns (25.551%)  route 0.169ns (74.449%))
  Logic Levels:           0  
  Clock Path Skew:        -0.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.564ns
    Source Clock Delay      (SCD):    1.956ns
    Clock Pessimism Removal (CPR):    -0.573ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     0.534 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.574    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.574 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.333     0.907    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.537 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     1.713    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     1.737 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.219     1.956    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rsMask_reg[7][12]_1
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rdEn_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.058     2.014 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rdEn_reg[0]/Q
                         net (fo=1, unplaced)         0.169     2.183    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_upp[0]
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[2]_1_DIV rise edge)
                                                      0.000     0.000 f                 
    E38                                               0.000     0.000 f  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.384     1.065    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.938 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.136    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.164 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.219     1.383    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUTPHY)
                                                     -1.245     0.138 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, unplaced)         0.146     0.284    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.162     0.446 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.118     0.564 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism              0.573     1.137                     
                         clock uncertainty            0.191     1.328                     
                         BITSLICE_CONTROL (Hold_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[0])
                                                      0.227     1.555    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         -1.555                     
                         arrival time                           2.183                     
  -------------------------------------------------------------------
                         slack                                  0.628                     

Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_low/rdEn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_2_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[2]_2_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_2_DIV rise@0.000ns - mmcm_clkout0_2 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.058ns (25.551%)  route 0.169ns (74.449%))
  Logic Levels:           0  
  Clock Path Skew:        -0.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.498ns
    Source Clock Delay      (SCD):    1.888ns
    Clock Pessimism Removal (CPR):    -0.571ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     0.455 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.495    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.495 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.344     0.839    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.469 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     1.645    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     1.669 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31630, unplaced)     0.219     1.888    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_low/rsMask_reg[7][12]_1
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_low/rdEn_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.058     1.946 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_low/rdEn_reg[0]/Q
                         net (fo=1, unplaced)         0.169     2.115    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_low[0]
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[2]_2_DIV rise edge)
                                                      0.000     0.000 f                 
    BB36                                              0.000     0.000 f  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.397     0.998    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.871 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.069    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.097 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31630, unplaced)     0.219     1.317    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUTPHY)
                                                     -1.245     0.072 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, unplaced)         0.146     0.218    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.162     0.380 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.118     0.498 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism              0.571     1.069                     
                         clock uncertainty            0.191     1.260                     
                         BITSLICE_CONTROL (Hold_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[0])
                                                      0.227     1.487    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         -1.487                     
                         arrival time                           2.115                     
  -------------------------------------------------------------------
                         slack                                  0.628                     

Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_upp/rdEn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_2_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[2]_2_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_2_DIV rise@0.000ns - mmcm_clkout0_2 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.058ns (25.551%)  route 0.169ns (74.449%))
  Logic Levels:           0  
  Clock Path Skew:        -0.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.498ns
    Source Clock Delay      (SCD):    1.888ns
    Clock Pessimism Removal (CPR):    -0.571ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     0.455 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.495    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.495 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.344     0.839    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.469 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     1.645    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     1.669 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31630, unplaced)     0.219     1.888    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_upp/rsMask_reg[7][4]_0
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_upp/rdEn_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.058     1.946 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_upp/rdEn_reg[0]/Q
                         net (fo=1, unplaced)         0.169     2.115    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_upp[0]
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[2]_2_DIV rise edge)
                                                      0.000     0.000 f                 
    BB36                                              0.000     0.000 f  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.397     0.998    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.871 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.069    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.097 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31630, unplaced)     0.219     1.317    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUTPHY)
                                                     -1.245     0.072 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, unplaced)         0.146     0.218    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.162     0.380 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.118     0.498 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism              0.571     1.069                     
                         clock uncertainty            0.191     1.260                     
                         BITSLICE_CONTROL (Hold_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[0])
                                                      0.227     1.487    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         -1.487                     
                         arrival time                           2.115                     
  -------------------------------------------------------------------
                         slack                                  0.628                     

Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[8].u_ddr_mc_rd_en_low/rdEn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_2_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[2]_2_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_2_DIV rise@0.000ns - mmcm_clkout0_2 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.058ns (25.551%)  route 0.169ns (74.449%))
  Logic Levels:           0  
  Clock Path Skew:        -0.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.498ns
    Source Clock Delay      (SCD):    1.888ns
    Clock Pessimism Removal (CPR):    -0.571ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     0.455 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.495    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.495 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.344     0.839    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.469 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     1.645    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     1.669 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31630, unplaced)     0.219     1.888    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[8].u_ddr_mc_rd_en_low/rsMask_reg[7][12]_1
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[8].u_ddr_mc_rd_en_low/rdEn_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.058     1.946 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[8].u_ddr_mc_rd_en_low/rdEn_reg[0]/Q
                         net (fo=1, unplaced)         0.169     2.115    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_low[0]
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[2]_2_DIV rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.397     0.998    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.871 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.069    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.097 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31630, unplaced)     0.219     1.317    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUTPHY)
                                                     -1.245     0.072 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, unplaced)         0.146     0.218    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.162     0.380 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.118     0.498 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism              0.571     1.069                     
                         clock uncertainty            0.191     1.260                     
                         BITSLICE_CONTROL (Hold_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[0])
                                                      0.227     1.487    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         -1.487                     
                         arrival time                           2.115                     
  -------------------------------------------------------------------
                         slack                                  0.628                     

Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[8].u_ddr_mc_rd_en_upp/rdEn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_2_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[2]_2_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_2_DIV rise@0.000ns - mmcm_clkout0_2 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.058ns (25.551%)  route 0.169ns (74.449%))
  Logic Levels:           0  
  Clock Path Skew:        -0.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.498ns
    Source Clock Delay      (SCD):    1.888ns
    Clock Pessimism Removal (CPR):    -0.571ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     0.455 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.495    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.495 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.344     0.839    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.469 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     1.645    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     1.669 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31630, unplaced)     0.219     1.888    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[8].u_ddr_mc_rd_en_upp/rsMask_reg[7][4]_0
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[8].u_ddr_mc_rd_en_upp/rdEn_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.058     1.946 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[8].u_ddr_mc_rd_en_upp/rdEn_reg[0]/Q
                         net (fo=1, unplaced)         0.169     2.115    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_upp[0]
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[2]_2_DIV rise edge)
                                                      0.000     0.000 f                 
    BB36                                              0.000     0.000 f  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.397     0.998    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.871 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.069    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.097 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31630, unplaced)     0.219     1.317    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUTPHY)
                                                     -1.245     0.072 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, unplaced)         0.146     0.218    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.162     0.380 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.118     0.498 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism              0.571     1.069                     
                         clock uncertainty            0.191     1.260                     
                         BITSLICE_CONTROL (Hold_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[0])
                                                      0.227     1.487    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         -1.487                     
                         arrival time                           2.115                     
  -------------------------------------------------------------------
                         slack                                  0.628                     

Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_low/rdEn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_2_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[2]_2_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_2_DIV rise@0.000ns - mmcm_clkout0_2 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.058ns (25.551%)  route 0.169ns (74.449%))
  Logic Levels:           0  
  Clock Path Skew:        -0.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.498ns
    Source Clock Delay      (SCD):    1.888ns
    Clock Pessimism Removal (CPR):    -0.571ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     0.455 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.495    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.495 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.344     0.839    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.469 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     1.645    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     1.669 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31630, unplaced)     0.219     1.888    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_low/rsMask_reg[7][12]_1
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_low/rdEn_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.058     1.946 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_low/rdEn_reg[0]/Q
                         net (fo=1, unplaced)         0.169     2.115    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_low[0]
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[2]_2_DIV rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.397     0.998    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.871 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.069    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.097 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31630, unplaced)     0.219     1.317    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUTPHY)
                                                     -1.245     0.072 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, unplaced)         0.146     0.218    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.162     0.380 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.118     0.498 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism              0.571     1.069                     
                         clock uncertainty            0.191     1.260                     
                         BITSLICE_CONTROL (Hold_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[0])
                                                      0.227     1.487    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         -1.487                     
                         arrival time                           2.115                     
  -------------------------------------------------------------------
                         slack                                  0.628                     

Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_upp/rdEn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_2_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[2]_2_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_2_DIV rise@0.000ns - mmcm_clkout0_2 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.058ns (25.551%)  route 0.169ns (74.449%))
  Logic Levels:           0  
  Clock Path Skew:        -0.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.498ns
    Source Clock Delay      (SCD):    1.888ns
    Clock Pessimism Removal (CPR):    -0.571ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     0.455 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.495    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.495 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.344     0.839    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.469 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     1.645    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     1.669 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31630, unplaced)     0.219     1.888    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_upp/rsMask_reg[7][4]_0
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_upp/rdEn_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.058     1.946 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_upp/rdEn_reg[0]/Q
                         net (fo=1, unplaced)         0.169     2.115    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_upp[0]
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[2]_2_DIV rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.397     0.998    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.871 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.069    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.097 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31630, unplaced)     0.219     1.317    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUTPHY)
                                                     -1.245     0.072 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, unplaced)         0.146     0.218    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.162     0.380 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.118     0.498 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism              0.571     1.069                     
                         clock uncertainty            0.191     1.260                     
                         BITSLICE_CONTROL (Hold_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[0])
                                                      0.227     1.487    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         -1.487                     
                         arrival time                           2.115                     
  -------------------------------------------------------------------
                         slack                                  0.628                     

Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[6].u_ddr_mc_rd_en_low/rdEn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_2_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[2]_2_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_2_DIV rise@0.000ns - mmcm_clkout0_2 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.058ns (25.551%)  route 0.169ns (74.449%))
  Logic Levels:           0  
  Clock Path Skew:        -0.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.498ns
    Source Clock Delay      (SCD):    1.888ns
    Clock Pessimism Removal (CPR):    -0.571ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     0.455 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.495    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.495 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.344     0.839    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.469 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     1.645    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     1.669 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31630, unplaced)     0.219     1.888    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[6].u_ddr_mc_rd_en_low/rsMask_reg[7][12]_1
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[6].u_ddr_mc_rd_en_low/rdEn_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.058     1.946 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[6].u_ddr_mc_rd_en_low/rdEn_reg[0]/Q
                         net (fo=1, unplaced)         0.169     2.115    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_low[0]
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[2]_2_DIV rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.397     0.998    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.871 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.069    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.097 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31630, unplaced)     0.219     1.317    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUTPHY)
                                                     -1.245     0.072 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, unplaced)         0.146     0.218    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.162     0.380 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.118     0.498 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism              0.571     1.069                     
                         clock uncertainty            0.191     1.260                     
                         BITSLICE_CONTROL (Hold_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[0])
                                                      0.227     1.487    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         -1.487                     
                         arrival time                           2.115                     
  -------------------------------------------------------------------
                         slack                                  0.628                     

Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[6].u_ddr_mc_rd_en_upp/rdEn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_2_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[2]_2_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_2_DIV rise@0.000ns - mmcm_clkout0_2 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.058ns (25.551%)  route 0.169ns (74.449%))
  Logic Levels:           0  
  Clock Path Skew:        -0.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.498ns
    Source Clock Delay      (SCD):    1.888ns
    Clock Pessimism Removal (CPR):    -0.571ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     0.455 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.495    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.495 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.344     0.839    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.469 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     1.645    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     1.669 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31630, unplaced)     0.219     1.888    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[6].u_ddr_mc_rd_en_upp/rsMask_reg[7][4]_0
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[6].u_ddr_mc_rd_en_upp/rdEn_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.058     1.946 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[6].u_ddr_mc_rd_en_upp/rdEn_reg[0]/Q
                         net (fo=1, unplaced)         0.169     2.115    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_upp[0]
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[2]_2_DIV rise edge)
                                                      0.000     0.000 f                 
    BB36                                              0.000     0.000 f  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.397     0.998    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.871 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.069    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.097 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31630, unplaced)     0.219     1.317    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUTPHY)
                                                     -1.245     0.072 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, unplaced)         0.146     0.218    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.162     0.380 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.118     0.498 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism              0.571     1.069                     
                         clock uncertainty            0.191     1.260                     
                         BITSLICE_CONTROL (Hold_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[0])
                                                      0.227     1.487    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         -1.487                     
                         arrival time                           2.115                     
  -------------------------------------------------------------------
                         slack                                  0.628                     

Slack (MET) :             0.635ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_low/rdEn_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[2]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.058ns (25.328%)  route 0.171ns (74.672%))
  Logic Levels:           0  
  Clock Path Skew:        -0.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.442ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    -0.572ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     0.400 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.440    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.440 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.344     0.784    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.414 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     1.590    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     1.614 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.219     1.833    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_low/rsMask_reg[7][4]_0
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_low/rdEn_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.058     1.891 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_low/rdEn_reg[2]/Q
                         net (fo=1, unplaced)         0.171     2.062    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_low[2]
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[2]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.397     0.943    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.816 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.014    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.042 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.219     1.261    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUTPHY)
                                                     -1.245     0.016 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, unplaced)         0.146     0.162    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.162     0.324 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.118     0.442 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism              0.572     1.014                     
                         clock uncertainty            0.191     1.205                     
                         BITSLICE_CONTROL (Hold_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[2])
                                                      0.222     1.427    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         -1.427                     
                         arrival time                           2.062                     
  -------------------------------------------------------------------
                         slack                                  0.635                     

Slack (MET) :             0.635ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rdEn_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[2]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.058ns (25.328%)  route 0.171ns (74.672%))
  Logic Levels:           0  
  Clock Path Skew:        -0.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.442ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    -0.572ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     0.400 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.440    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.440 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.344     0.784    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.414 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     1.590    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     1.614 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.219     1.833    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rsMask_reg[7][12]_1
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rdEn_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.058     1.891 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rdEn_reg[2]/Q
                         net (fo=1, unplaced)         0.171     2.062    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_upp[2]
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[2]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      0.000     0.000 f                 
    K18                                               0.000     0.000 f  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.397     0.943    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.816 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.014    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.042 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.219     1.261    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUTPHY)
                                                     -1.245     0.016 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, unplaced)         0.146     0.162    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.162     0.324 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.118     0.442 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism              0.572     1.014                     
                         clock uncertainty            0.191     1.205                     
                         BITSLICE_CONTROL (Hold_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[2])
                                                      0.222     1.427    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         -1.427                     
                         arrival time                           2.062                     
  -------------------------------------------------------------------
                         slack                                  0.635                     

Slack (MET) :             0.635ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_low/rdEn_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[2]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.058ns (25.328%)  route 0.171ns (74.672%))
  Logic Levels:           0  
  Clock Path Skew:        -0.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.442ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    -0.572ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     0.400 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.440    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.440 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.344     0.784    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.414 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     1.590    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     1.614 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.219     1.833    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_low/rsMask_reg[7][4]_0
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_low/rdEn_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.058     1.891 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_low/rdEn_reg[2]/Q
                         net (fo=1, unplaced)         0.171     2.062    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_low[2]
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[2]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.397     0.943    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.816 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.014    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.042 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.219     1.261    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUTPHY)
                                                     -1.245     0.016 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, unplaced)         0.146     0.162    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.162     0.324 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.118     0.442 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism              0.572     1.014                     
                         clock uncertainty            0.191     1.205                     
                         BITSLICE_CONTROL (Hold_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[2])
                                                      0.222     1.427    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         -1.427                     
                         arrival time                           2.062                     
  -------------------------------------------------------------------
                         slack                                  0.635                     

Slack (MET) :             0.635ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_upp/rdEn_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[2]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.058ns (25.328%)  route 0.171ns (74.672%))
  Logic Levels:           0  
  Clock Path Skew:        -0.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.442ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    -0.572ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     0.400 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.440    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.440 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.344     0.784    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.414 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     1.590    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     1.614 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.219     1.833    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_upp/rsMask_reg[7][12]_1
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_upp/rdEn_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.058     1.891 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_upp/rdEn_reg[2]/Q
                         net (fo=1, unplaced)         0.171     2.062    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_upp[2]
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[2]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      0.000     0.000 f                 
    K18                                               0.000     0.000 f  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.397     0.943    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.816 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.014    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.042 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.219     1.261    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUTPHY)
                                                     -1.245     0.016 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, unplaced)         0.146     0.162    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.162     0.324 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.118     0.442 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism              0.572     1.014                     
                         clock uncertainty            0.191     1.205                     
                         BITSLICE_CONTROL (Hold_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[2])
                                                      0.222     1.427    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         -1.427                     
                         arrival time                           2.062                     
  -------------------------------------------------------------------
                         slack                                  0.635                     

Slack (MET) :             0.635ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[8].u_ddr_mc_rd_en_low/rdEn_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[2]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.058ns (25.328%)  route 0.171ns (74.672%))
  Logic Levels:           0  
  Clock Path Skew:        -0.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.442ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    -0.572ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     0.400 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.440    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.440 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.344     0.784    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.414 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     1.590    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     1.614 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.219     1.833    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[8].u_ddr_mc_rd_en_low/rsMask_reg[7][4]_0
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[8].u_ddr_mc_rd_en_low/rdEn_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.058     1.891 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[8].u_ddr_mc_rd_en_low/rdEn_reg[2]/Q
                         net (fo=1, unplaced)         0.171     2.062    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_low[2]
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[2]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.397     0.943    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.816 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.014    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.042 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.219     1.261    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUTPHY)
                                                     -1.245     0.016 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, unplaced)         0.146     0.162    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.162     0.324 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.118     0.442 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism              0.572     1.014                     
                         clock uncertainty            0.191     1.205                     
                         BITSLICE_CONTROL (Hold_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[2])
                                                      0.222     1.427    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         -1.427                     
                         arrival time                           2.062                     
  -------------------------------------------------------------------
                         slack                                  0.635                     

Slack (MET) :             0.635ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[8].u_ddr_mc_rd_en_upp/rdEn_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[2]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.058ns (25.328%)  route 0.171ns (74.672%))
  Logic Levels:           0  
  Clock Path Skew:        -0.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.442ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    -0.572ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     0.400 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.440    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.440 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.344     0.784    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.414 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     1.590    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     1.614 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.219     1.833    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[8].u_ddr_mc_rd_en_upp/rsMask_reg[7][12]_1
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[8].u_ddr_mc_rd_en_upp/rdEn_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.058     1.891 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[8].u_ddr_mc_rd_en_upp/rdEn_reg[2]/Q
                         net (fo=1, unplaced)         0.171     2.062    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_upp[2]
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[2]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.397     0.943    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.816 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.014    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.042 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.219     1.261    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUTPHY)
                                                     -1.245     0.016 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, unplaced)         0.146     0.162    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.162     0.324 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.118     0.442 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism              0.572     1.014                     
                         clock uncertainty            0.191     1.205                     
                         BITSLICE_CONTROL (Hold_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[2])
                                                      0.222     1.427    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         -1.427                     
                         arrival time                           2.062                     
  -------------------------------------------------------------------
                         slack                                  0.635                     

Slack (MET) :             0.635ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_low/rdEn_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[2]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_1_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[0]_1_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_1_DIV rise@0.000ns - mmcm_clkout0_1 rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.058ns (25.327%)  route 0.171ns (74.672%))
  Logic Levels:           0  
  Clock Path Skew:        -0.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.564ns
    Source Clock Delay      (SCD):    1.956ns
    Clock Pessimism Removal (CPR):    -0.573ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     0.534 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.574    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.574 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.333     0.907    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.537 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     1.713    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     1.737 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.219     1.956    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_low/rsMask_reg[7][4]_0
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_low/rdEn_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.058     2.014 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_low/rdEn_reg[2]/Q
                         net (fo=1, unplaced)         0.171     2.185    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_low[2]
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[2]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[0]_1_DIV rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.384     1.065    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.938 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.136    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.164 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.219     1.383    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUTPHY)
                                                     -1.245     0.138 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, unplaced)         0.146     0.284    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.162     0.446 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.118     0.564 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism              0.573     1.137                     
                         clock uncertainty            0.191     1.328                     
                         BITSLICE_CONTROL (Hold_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[2])
                                                      0.222     1.550    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         -1.550                     
                         arrival time                           2.185                     
  -------------------------------------------------------------------
                         slack                                  0.635                     

Slack (MET) :             0.635ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_upp/rdEn_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[2]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_1_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[0]_1_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_1_DIV rise@0.000ns - mmcm_clkout0_1 rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.058ns (25.327%)  route 0.171ns (74.672%))
  Logic Levels:           0  
  Clock Path Skew:        -0.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.564ns
    Source Clock Delay      (SCD):    1.956ns
    Clock Pessimism Removal (CPR):    -0.573ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     0.534 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.574    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.574 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.333     0.907    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.537 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     1.713    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     1.737 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.219     1.956    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_upp/rsMask_reg[7][12]_1
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_upp/rdEn_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.058     2.014 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_upp/rdEn_reg[2]/Q
                         net (fo=1, unplaced)         0.171     2.185    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_upp[2]
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[2]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[0]_1_DIV rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.384     1.065    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.938 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.136    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.164 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.219     1.383    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUTPHY)
                                                     -1.245     0.138 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, unplaced)         0.146     0.284    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.162     0.446 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.118     0.564 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism              0.573     1.137                     
                         clock uncertainty            0.191     1.328                     
                         BITSLICE_CONTROL (Hold_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[2])
                                                      0.222     1.550    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         -1.550                     
                         arrival time                           2.185                     
  -------------------------------------------------------------------
                         slack                                  0.635                     

Slack (MET) :             0.635ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[3].u_ddr_mc_rd_en_low/rdEn_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[2]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_2_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[0]_2_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_2_DIV rise@0.000ns - mmcm_clkout0_2 rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.058ns (25.327%)  route 0.171ns (74.672%))
  Logic Levels:           0  
  Clock Path Skew:        -0.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.498ns
    Source Clock Delay      (SCD):    1.888ns
    Clock Pessimism Removal (CPR):    -0.571ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     0.455 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.495    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.495 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.344     0.839    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.469 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     1.645    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     1.669 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31630, unplaced)     0.219     1.888    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[3].u_ddr_mc_rd_en_low/rsMask_reg[7][12]_1
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[3].u_ddr_mc_rd_en_low/rdEn_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.058     1.946 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[3].u_ddr_mc_rd_en_low/rdEn_reg[2]/Q
                         net (fo=1, unplaced)         0.171     2.117    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_low[2]
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[2]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[0]_2_DIV rise edge)
                                                      0.000     0.000 f                 
    BB36                                              0.000     0.000 f  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.397     0.998    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.871 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.069    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.097 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31630, unplaced)     0.219     1.317    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUTPHY)
                                                     -1.245     0.072 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, unplaced)         0.146     0.218    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.162     0.380 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.118     0.498 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism              0.571     1.069                     
                         clock uncertainty            0.191     1.260                     
                         BITSLICE_CONTROL (Hold_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[2])
                                                      0.222     1.482    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         -1.482                     
                         arrival time                           2.117                     
  -------------------------------------------------------------------
                         slack                                  0.635                     

Slack (MET) :             0.635ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[3].u_ddr_mc_rd_en_upp/rdEn_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[2]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_2_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[0]_2_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_2_DIV rise@0.000ns - mmcm_clkout0_2 rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.058ns (25.327%)  route 0.171ns (74.672%))
  Logic Levels:           0  
  Clock Path Skew:        -0.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.498ns
    Source Clock Delay      (SCD):    1.888ns
    Clock Pessimism Removal (CPR):    -0.571ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     0.455 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.495    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.495 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.344     0.839    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.469 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     1.645    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     1.669 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31630, unplaced)     0.219     1.888    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[3].u_ddr_mc_rd_en_upp/rsMask_reg[7][4]_0
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[3].u_ddr_mc_rd_en_upp/rdEn_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.058     1.946 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[3].u_ddr_mc_rd_en_upp/rdEn_reg[2]/Q
                         net (fo=1, unplaced)         0.171     2.117    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_upp[2]
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[2]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[0]_2_DIV rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.397     0.998    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.871 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.069    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.097 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31630, unplaced)     0.219     1.317    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUTPHY)
                                                     -1.245     0.072 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, unplaced)         0.146     0.218    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.162     0.380 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.118     0.498 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism              0.571     1.069                     
                         clock uncertainty            0.191     1.260                     
                         BITSLICE_CONTROL (Hold_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[2])
                                                      0.222     1.482    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         -1.482                     
                         arrival time                           2.117                     
  -------------------------------------------------------------------
                         slack                                  0.635                     

Slack (MET) :             0.635ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_low/rdEn_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[2]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_1_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[1]_1_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_1_DIV rise@0.000ns - mmcm_clkout0_1 rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.058ns (25.327%)  route 0.171ns (74.672%))
  Logic Levels:           0  
  Clock Path Skew:        -0.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.564ns
    Source Clock Delay      (SCD):    1.956ns
    Clock Pessimism Removal (CPR):    -0.573ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     0.534 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.574    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.574 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.333     0.907    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.537 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     1.713    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     1.737 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.219     1.956    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_low/rsMask_reg[7][4]_0
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_low/rdEn_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.058     2.014 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_low/rdEn_reg[2]/Q
                         net (fo=1, unplaced)         0.171     2.185    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_low[2]
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[2]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[1]_1_DIV rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.384     1.065    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.938 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.136    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.164 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.219     1.383    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUTPHY)
                                                     -1.245     0.138 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, unplaced)         0.146     0.284    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.162     0.446 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.118     0.564 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism              0.573     1.137                     
                         clock uncertainty            0.191     1.328                     
                         BITSLICE_CONTROL (Hold_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[2])
                                                      0.222     1.550    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         -1.550                     
                         arrival time                           2.185                     
  -------------------------------------------------------------------
                         slack                                  0.635                     

Slack (MET) :             0.635ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_upp/rdEn_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[2]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_1_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[1]_1_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_1_DIV rise@0.000ns - mmcm_clkout0_1 rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.058ns (25.327%)  route 0.171ns (74.672%))
  Logic Levels:           0  
  Clock Path Skew:        -0.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.564ns
    Source Clock Delay      (SCD):    1.956ns
    Clock Pessimism Removal (CPR):    -0.573ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     0.534 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.574    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.574 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.333     0.907    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.537 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     1.713    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     1.737 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.219     1.956    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_upp/rsMask_reg[7][12]_1
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_upp/rdEn_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.058     2.014 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_upp/rdEn_reg[2]/Q
                         net (fo=1, unplaced)         0.171     2.185    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_upp[2]
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[2]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[1]_1_DIV rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.384     1.065    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.938 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.136    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.164 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.219     1.383    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUTPHY)
                                                     -1.245     0.138 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, unplaced)         0.146     0.284    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.162     0.446 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.118     0.564 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism              0.573     1.137                     
                         clock uncertainty            0.191     1.328                     
                         BITSLICE_CONTROL (Hold_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[2])
                                                      0.222     1.550    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         -1.550                     
                         arrival time                           2.185                     
  -------------------------------------------------------------------
                         slack                                  0.635                     

Slack (MET) :             0.635ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_low/rdEn_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[2]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_2_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[1]_2_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_2_DIV rise@0.000ns - mmcm_clkout0_2 rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.058ns (25.327%)  route 0.171ns (74.672%))
  Logic Levels:           0  
  Clock Path Skew:        -0.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.498ns
    Source Clock Delay      (SCD):    1.888ns
    Clock Pessimism Removal (CPR):    -0.571ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     0.455 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.495    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.495 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.344     0.839    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.469 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     1.645    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     1.669 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31630, unplaced)     0.219     1.888    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_low/rsMask_reg[7][12]_1
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_low/rdEn_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.058     1.946 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_low/rdEn_reg[2]/Q
                         net (fo=1, unplaced)         0.171     2.117    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_low[2]
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[2]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[1]_2_DIV rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.397     0.998    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.871 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.069    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.097 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31630, unplaced)     0.219     1.317    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUTPHY)
                                                     -1.245     0.072 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, unplaced)         0.146     0.218    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.162     0.380 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.118     0.498 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism              0.571     1.069                     
                         clock uncertainty            0.191     1.260                     
                         BITSLICE_CONTROL (Hold_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[2])
                                                      0.222     1.482    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         -1.482                     
                         arrival time                           2.117                     
  -------------------------------------------------------------------
                         slack                                  0.635                     

Slack (MET) :             0.635ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_upp/rdEn_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[2]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_2_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[1]_2_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_2_DIV rise@0.000ns - mmcm_clkout0_2 rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.058ns (25.327%)  route 0.171ns (74.672%))
  Logic Levels:           0  
  Clock Path Skew:        -0.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.498ns
    Source Clock Delay      (SCD):    1.888ns
    Clock Pessimism Removal (CPR):    -0.571ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     0.455 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.495    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.495 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.344     0.839    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.469 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     1.645    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     1.669 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31630, unplaced)     0.219     1.888    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_upp/rsMask_reg[7][4]_0
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_upp/rdEn_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.058     1.946 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_upp/rdEn_reg[2]/Q
                         net (fo=1, unplaced)         0.171     2.117    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_upp[2]
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[2]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[1]_2_DIV rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.397     0.998    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.871 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.069    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.097 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31630, unplaced)     0.219     1.317    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUTPHY)
                                                     -1.245     0.072 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, unplaced)         0.146     0.218    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.162     0.380 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.118     0.498 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism              0.571     1.069                     
                         clock uncertainty            0.191     1.260                     
                         BITSLICE_CONTROL (Hold_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[2])
                                                      0.222     1.482    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         -1.482                     
                         arrival time                           2.117                     
  -------------------------------------------------------------------
                         slack                                  0.635                     

Slack (MET) :             0.635ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[3].u_ddr_mc_rd_en_low/rdEn_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[2]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_1_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[2]_1_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_1_DIV rise@0.000ns - mmcm_clkout0_1 rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.058ns (25.327%)  route 0.171ns (74.672%))
  Logic Levels:           0  
  Clock Path Skew:        -0.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.564ns
    Source Clock Delay      (SCD):    1.956ns
    Clock Pessimism Removal (CPR):    -0.573ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     0.534 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.574    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.574 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.333     0.907    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.537 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     1.713    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     1.737 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.219     1.956    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[3].u_ddr_mc_rd_en_low/rsMask_reg[7][4]_0
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[3].u_ddr_mc_rd_en_low/rdEn_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.058     2.014 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[3].u_ddr_mc_rd_en_low/rdEn_reg[2]/Q
                         net (fo=1, unplaced)         0.171     2.185    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_low[2]
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[2]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[2]_1_DIV rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.384     1.065    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.938 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.136    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.164 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.219     1.383    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUTPHY)
                                                     -1.245     0.138 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, unplaced)         0.146     0.284    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.162     0.446 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.118     0.564 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism              0.573     1.137                     
                         clock uncertainty            0.191     1.328                     
                         BITSLICE_CONTROL (Hold_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[2])
                                                      0.222     1.550    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         -1.550                     
                         arrival time                           2.185                     
  -------------------------------------------------------------------
                         slack                                  0.635                     

Slack (MET) :             0.635ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[3].u_ddr_mc_rd_en_upp/rdEn_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[2]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_1_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[2]_1_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_1_DIV rise@0.000ns - mmcm_clkout0_1 rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.058ns (25.327%)  route 0.171ns (74.672%))
  Logic Levels:           0  
  Clock Path Skew:        -0.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.564ns
    Source Clock Delay      (SCD):    1.956ns
    Clock Pessimism Removal (CPR):    -0.573ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     0.534 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.574    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.574 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.333     0.907    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.537 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     1.713    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     1.737 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.219     1.956    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[3].u_ddr_mc_rd_en_upp/rsMask_reg[7][12]_1
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[3].u_ddr_mc_rd_en_upp/rdEn_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.058     2.014 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[3].u_ddr_mc_rd_en_upp/rdEn_reg[2]/Q
                         net (fo=1, unplaced)         0.171     2.185    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_upp[2]
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[2]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[2]_1_DIV rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.384     1.065    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.938 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.136    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.164 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.219     1.383    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUTPHY)
                                                     -1.245     0.138 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, unplaced)         0.146     0.284    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.162     0.446 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.118     0.564 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism              0.573     1.137                     
                         clock uncertainty            0.191     1.328                     
                         BITSLICE_CONTROL (Hold_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[2])
                                                      0.222     1.550    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         -1.550                     
                         arrival time                           2.185                     
  -------------------------------------------------------------------
                         slack                                  0.635                     

Slack (MET) :             0.635ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_low/rdEn_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[2]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_2_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[2]_2_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_2_DIV rise@0.000ns - mmcm_clkout0_2 rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.058ns (25.327%)  route 0.171ns (74.672%))
  Logic Levels:           0  
  Clock Path Skew:        -0.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.498ns
    Source Clock Delay      (SCD):    1.888ns
    Clock Pessimism Removal (CPR):    -0.571ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     0.455 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.495    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.495 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.344     0.839    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.469 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     1.645    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     1.669 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31630, unplaced)     0.219     1.888    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_low/rsMask_reg[7][12]_1
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_low/rdEn_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.058     1.946 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_low/rdEn_reg[2]/Q
                         net (fo=1, unplaced)         0.171     2.117    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_low[2]
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[2]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[2]_2_DIV rise edge)
                                                      0.000     0.000 f                 
    BB36                                              0.000     0.000 f  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.397     0.998    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.871 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.069    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.097 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31630, unplaced)     0.219     1.317    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUTPHY)
                                                     -1.245     0.072 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, unplaced)         0.146     0.218    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.162     0.380 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.118     0.498 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism              0.571     1.069                     
                         clock uncertainty            0.191     1.260                     
                         BITSLICE_CONTROL (Hold_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[2])
                                                      0.222     1.482    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         -1.482                     
                         arrival time                           2.117                     
  -------------------------------------------------------------------
                         slack                                  0.635                     

Slack (MET) :             0.635ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_upp/rdEn_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[2]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_2_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[2]_2_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_2_DIV rise@0.000ns - mmcm_clkout0_2 rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.058ns (25.327%)  route 0.171ns (74.672%))
  Logic Levels:           0  
  Clock Path Skew:        -0.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.498ns
    Source Clock Delay      (SCD):    1.888ns
    Clock Pessimism Removal (CPR):    -0.571ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     0.455 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.495    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.495 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.344     0.839    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.469 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     1.645    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     1.669 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31630, unplaced)     0.219     1.888    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_upp/rsMask_reg[7][4]_0
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_upp/rdEn_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.058     1.946 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_upp/rdEn_reg[2]/Q
                         net (fo=1, unplaced)         0.171     2.117    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_upp[2]
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[2]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[2]_2_DIV rise edge)
                                                      0.000     0.000 f                 
    BB36                                              0.000     0.000 f  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.397     0.998    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.871 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.069    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.097 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31630, unplaced)     0.219     1.317    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUTPHY)
                                                     -1.245     0.072 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, unplaced)         0.146     0.218    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.162     0.380 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.118     0.498 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism              0.571     1.069                     
                         clock uncertainty            0.191     1.260                     
                         BITSLICE_CONTROL (Hold_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[2])
                                                      0.222     1.482    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         -1.482                     
                         arrival time                           2.117                     
  -------------------------------------------------------------------
                         slack                                  0.635                     

Slack (MET) :             0.640ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_low/rdEn_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[3]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.058ns (25.439%)  route 0.170ns (74.561%))
  Logic Levels:           0  
  Clock Path Skew:        -0.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.442ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    -0.572ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     0.400 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.440    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.440 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.344     0.784    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.414 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     1.590    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     1.614 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.219     1.833    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_low/rsMask_reg[7][4]_0
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_low/rdEn_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.058     1.891 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_low/rdEn_reg[3]/Q
                         net (fo=1, unplaced)         0.170     2.061    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_low[3]
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[3]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.397     0.943    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.816 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.014    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.042 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.219     1.261    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUTPHY)
                                                     -1.245     0.016 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, unplaced)         0.146     0.162    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.162     0.324 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.118     0.442 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism              0.572     1.014                     
                         clock uncertainty            0.191     1.205                     
                         BITSLICE_CONTROL (Hold_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[3])
                                                      0.216     1.421    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         -1.421                     
                         arrival time                           2.061                     
  -------------------------------------------------------------------
                         slack                                  0.640                     

Slack (MET) :             0.640ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_upp/rdEn_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[3]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.058ns (25.439%)  route 0.170ns (74.561%))
  Logic Levels:           0  
  Clock Path Skew:        -0.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.442ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    -0.572ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     0.400 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.440    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.440 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.344     0.784    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.414 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     1.590    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     1.614 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.219     1.833    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_upp/rsMask_reg[7][12]_1
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_upp/rdEn_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.058     1.891 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_upp/rdEn_reg[3]/Q
                         net (fo=1, unplaced)         0.170     2.061    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_upp[3]
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[3]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      0.000     0.000 f                 
    K18                                               0.000     0.000 f  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.397     0.943    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.816 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.014    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.042 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.219     1.261    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUTPHY)
                                                     -1.245     0.016 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, unplaced)         0.146     0.162    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.162     0.324 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.118     0.442 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism              0.572     1.014                     
                         clock uncertainty            0.191     1.205                     
                         BITSLICE_CONTROL (Hold_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[3])
                                                      0.216     1.421    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         -1.421                     
                         arrival time                           2.061                     
  -------------------------------------------------------------------
                         slack                                  0.640                     

Slack (MET) :             0.640ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_low/rdEn_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[3]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_1_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[1]_1_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_1_DIV rise@0.000ns - mmcm_clkout0_1 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.058ns (25.439%)  route 0.170ns (74.561%))
  Logic Levels:           0  
  Clock Path Skew:        -0.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.564ns
    Source Clock Delay      (SCD):    1.956ns
    Clock Pessimism Removal (CPR):    -0.573ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     0.534 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.574    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.574 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.333     0.907    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.537 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     1.713    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     1.737 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.219     1.956    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_low/rsMask_reg[7][4]_0
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_low/rdEn_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.058     2.014 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_low/rdEn_reg[3]/Q
                         net (fo=1, unplaced)         0.170     2.184    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_low[3]
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[3]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[1]_1_DIV rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.384     1.065    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.938 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.136    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.164 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.219     1.383    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUTPHY)
                                                     -1.245     0.138 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, unplaced)         0.146     0.284    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.162     0.446 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.118     0.564 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism              0.573     1.137                     
                         clock uncertainty            0.191     1.328                     
                         BITSLICE_CONTROL (Hold_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[3])
                                                      0.216     1.544    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         -1.544                     
                         arrival time                           2.184                     
  -------------------------------------------------------------------
                         slack                                  0.640                     

Slack (MET) :             0.640ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_upp/rdEn_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[3]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_1_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[1]_1_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_1_DIV rise@0.000ns - mmcm_clkout0_1 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.058ns (25.439%)  route 0.170ns (74.561%))
  Logic Levels:           0  
  Clock Path Skew:        -0.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.564ns
    Source Clock Delay      (SCD):    1.956ns
    Clock Pessimism Removal (CPR):    -0.573ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     0.534 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.574    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.574 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.333     0.907    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.537 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     1.713    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     1.737 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.219     1.956    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_upp/rsMask_reg[7][12]_1
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_upp/rdEn_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.058     2.014 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_upp/rdEn_reg[3]/Q
                         net (fo=1, unplaced)         0.170     2.184    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_upp[3]
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[3]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[1]_1_DIV rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.384     1.065    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.938 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.136    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.164 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.219     1.383    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUTPHY)
                                                     -1.245     0.138 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, unplaced)         0.146     0.284    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.162     0.446 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.118     0.564 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism              0.573     1.137                     
                         clock uncertainty            0.191     1.328                     
                         BITSLICE_CONTROL (Hold_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[3])
                                                      0.216     1.544    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         -1.544                     
                         arrival time                           2.184                     
  -------------------------------------------------------------------
                         slack                                  0.640                     

Slack (MET) :             0.640ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_low/rdEn_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[3]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_2_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[1]_2_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_2_DIV rise@0.000ns - mmcm_clkout0_2 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.058ns (25.439%)  route 0.170ns (74.561%))
  Logic Levels:           0  
  Clock Path Skew:        -0.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.498ns
    Source Clock Delay      (SCD):    1.888ns
    Clock Pessimism Removal (CPR):    -0.571ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     0.455 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.495    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.495 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.344     0.839    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.469 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     1.645    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     1.669 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31630, unplaced)     0.219     1.888    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_low/rsMask_reg[7][12]_1
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_low/rdEn_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.058     1.946 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_low/rdEn_reg[3]/Q
                         net (fo=1, unplaced)         0.170     2.116    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_low[3]
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[3]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[1]_2_DIV rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.397     0.998    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.871 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.069    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.097 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31630, unplaced)     0.219     1.317    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUTPHY)
                                                     -1.245     0.072 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, unplaced)         0.146     0.218    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.162     0.380 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.118     0.498 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism              0.571     1.069                     
                         clock uncertainty            0.191     1.260                     
                         BITSLICE_CONTROL (Hold_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[3])
                                                      0.216     1.476    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         -1.476                     
                         arrival time                           2.116                     
  -------------------------------------------------------------------
                         slack                                  0.640                     

Slack (MET) :             0.640ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_upp/rdEn_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[3]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_2_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[1]_2_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_2_DIV rise@0.000ns - mmcm_clkout0_2 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.058ns (25.439%)  route 0.170ns (74.561%))
  Logic Levels:           0  
  Clock Path Skew:        -0.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.498ns
    Source Clock Delay      (SCD):    1.888ns
    Clock Pessimism Removal (CPR):    -0.571ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     0.455 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.495    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.495 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.344     0.839    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.469 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     1.645    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     1.669 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31630, unplaced)     0.219     1.888    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_upp/rsMask_reg[7][4]_0
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_upp/rdEn_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.058     1.946 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_upp/rdEn_reg[3]/Q
                         net (fo=1, unplaced)         0.170     2.116    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_upp[3]
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[3]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[1]_2_DIV rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.397     0.998    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.871 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.069    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.097 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31630, unplaced)     0.219     1.317    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUTPHY)
                                                     -1.245     0.072 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, unplaced)         0.146     0.218    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.162     0.380 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.118     0.498 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism              0.571     1.069                     
                         clock uncertainty            0.191     1.260                     
                         BITSLICE_CONTROL (Hold_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[3])
                                                      0.216     1.476    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         -1.476                     
                         arrival time                           2.116                     
  -------------------------------------------------------------------
                         slack                                  0.640                     

Slack (MET) :             0.665ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[1][115]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[3]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_2_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[1]_2_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_2_DIV rise@0.000ns - mmcm_clkout0_2 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.058ns (19.079%)  route 0.246ns (80.921%))
  Logic Levels:           0  
  Clock Path Skew:        -0.614ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.703ns
    Source Clock Delay      (SCD):    1.888ns
    Clock Pessimism Removal (CPR):    -0.571ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     0.455 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.495    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.495 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.344     0.839    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.469 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     1.645    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     1.669 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31630, unplaced)     0.219     1.888    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/dReg_reg[6]
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[1][115]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.058     1.946 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[1][115]/Q
                         net (fo=1, unplaced)         0.246     2.192    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/clb2phy_wr_dq6[3]
    BITSLICE_RX_TX_X0Y110
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[3]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[1]_2_DIV rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.397     0.998    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.871 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.069    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.097 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31630, unplaced)     0.219     1.317    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUTPHY)
                                                     -1.245     0.072 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, unplaced)         0.146     0.218    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.151     0.369 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.109     0.478 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT0[26])
                                                      0.182     0.660 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         net (fo=1, unplaced)         0.043     0.703    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT0[26]
    BITSLICE_RX_TX_X0Y110
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.571     1.274                     
                         clock uncertainty            0.191     1.465                     
    BITSLICE_RX_TX_X0Y110
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[3])
                                                      0.062     1.527    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -1.527                     
                         arrival time                           2.192                     
  -------------------------------------------------------------------
                         slack                                  0.665                     

Slack (MET) :             0.665ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_BA_dly_reg[1][11]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[3]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_2_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[1]_2_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_2_DIV rise@0.000ns - mmcm_clkout0_2 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.058ns (19.079%)  route 0.246ns (80.921%))
  Logic Levels:           0  
  Clock Path Skew:        -0.614ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.703ns
    Source Clock Delay      (SCD):    1.888ns
    Clock Pessimism Removal (CPR):    -0.571ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     0.455 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.495    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.495 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.344     0.839    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.469 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     1.645    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     1.669 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31630, unplaced)     0.219     1.888    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/dReg_reg[6]
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_BA_dly_reg[1][11]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.058     1.946 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_BA_dly_reg[1][11]/Q
                         net (fo=1, unplaced)         0.246     2.192    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/clb2phy_wr_dq6[3]
    BITSLICE_RX_TX_X0Y123
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[3]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[1]_2_DIV rise edge)
                                                      0.000     0.000 f                 
    BB36                                              0.000     0.000 f  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.397     0.998    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.871 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.069    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.097 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31630, unplaced)     0.219     1.317    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUTPHY)
                                                     -1.245     0.072 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, unplaced)         0.146     0.218    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.151     0.369 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.109     0.478 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT0[26])
                                                      0.182     0.660 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         net (fo=1, unplaced)         0.043     0.703    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT0[26]
    BITSLICE_RX_TX_X0Y123
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.571     1.274                     
                         clock uncertainty            0.191     1.465                     
    BITSLICE_RX_TX_X0Y123
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[3])
                                                      0.062     1.527    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -1.527                     
                         arrival time                           2.192                     
  -------------------------------------------------------------------
                         slack                                  0.665                     

Slack (MET) :             0.665ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ODT_dly_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[3]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_2_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[1]_2_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_2_DIV rise@0.000ns - mmcm_clkout0_2 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.058ns (19.079%)  route 0.246ns (80.921%))
  Logic Levels:           0  
  Clock Path Skew:        -0.614ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.703ns
    Source Clock Delay      (SCD):    1.888ns
    Clock Pessimism Removal (CPR):    -0.571ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     0.455 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.495    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.495 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.344     0.839    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.469 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     1.645    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     1.669 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31630, unplaced)     0.219     1.888    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/dReg_reg[6]
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ODT_dly_reg[1][3]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.058     1.946 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ODT_dly_reg[1][3]/Q
                         net (fo=1, unplaced)         0.246     2.192    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/clb2phy_wr_dq6[3]
    BITSLICE_RX_TX_X0Y136
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[3]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[1]_2_DIV rise edge)
                                                      0.000     0.000 f                 
    BB36                                              0.000     0.000 f  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.397     0.998    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.871 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.069    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.097 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31630, unplaced)     0.219     1.317    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUTPHY)
                                                     -1.245     0.072 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, unplaced)         0.146     0.218    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.151     0.369 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.109     0.478 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT0[26])
                                                      0.182     0.660 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         net (fo=1, unplaced)         0.043     0.703    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT0[26]
    BITSLICE_RX_TX_X0Y136
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.571     1.274                     
                         clock uncertainty            0.191     1.465                     
    BITSLICE_RX_TX_X0Y136
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[3])
                                                      0.062     1.527    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -1.527                     
                         arrival time                           2.192                     
  -------------------------------------------------------------------
                         slack                                  0.665                     

Slack (MET) :             0.665ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[1][83]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[3]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.058ns (19.079%)  route 0.246ns (80.921%))
  Logic Levels:           0  
  Clock Path Skew:        -0.614ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.647ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    -0.572ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     0.400 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.440    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.440 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.344     0.784    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.414 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     1.590    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     1.614 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.219     1.833    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/wosp_reg[2]
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[1][83]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.058     1.891 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[1][83]/Q
                         net (fo=1, unplaced)         0.246     2.137    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/clb2phy_wr_dq6[3]
    BITSLICE_RX_TX_X1Y630
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[3]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.397     0.943    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.816 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.014    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.042 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.219     1.261    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUTPHY)
                                                     -1.245     0.016 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, unplaced)         0.146     0.162    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.151     0.313 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.109     0.422 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT0[26])
                                                      0.182     0.604 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         net (fo=1, unplaced)         0.043     0.647    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT0[26]
    BITSLICE_RX_TX_X1Y630
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.572     1.219                     
                         clock uncertainty            0.191     1.410                     
    BITSLICE_RX_TX_X1Y630
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[3])
                                                      0.062     1.472    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -1.472                     
                         arrival time                           2.137                     
  -------------------------------------------------------------------
                         slack                                  0.665                     

Slack (MET) :             0.665ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[1][123]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[3]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.058ns (19.079%)  route 0.246ns (80.921%))
  Logic Levels:           0  
  Clock Path Skew:        -0.614ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.647ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    -0.572ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     0.400 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.440    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.440 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.344     0.784    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.414 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     1.590    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     1.614 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.219     1.833    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/wosp_reg[2]
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[1][123]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.058     1.891 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[1][123]/Q
                         net (fo=1, unplaced)         0.246     2.137    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/clb2phy_wr_dq6[3]
    BITSLICE_RX_TX_X1Y643
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[3]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      0.000     0.000 f                 
    K18                                               0.000     0.000 f  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.397     0.943    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.816 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.014    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.042 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.219     1.261    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUTPHY)
                                                     -1.245     0.016 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, unplaced)         0.146     0.162    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.151     0.313 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.109     0.422 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT0[26])
                                                      0.182     0.604 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         net (fo=1, unplaced)         0.043     0.647    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT0[26]
    BITSLICE_RX_TX_X1Y643
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.572     1.219                     
                         clock uncertainty            0.191     1.410                     
    BITSLICE_RX_TX_X1Y643
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[3])
                                                      0.062     1.472    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -1.472                     
                         arrival time                           2.137                     
  -------------------------------------------------------------------
                         slack                                  0.665                     

Slack (MET) :             0.665ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_BA_dly_reg[1][11]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[3]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.058ns (19.079%)  route 0.246ns (80.921%))
  Logic Levels:           0  
  Clock Path Skew:        -0.614ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.647ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    -0.572ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     0.400 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.440    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.440 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.344     0.784    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.414 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     1.590    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     1.614 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.219     1.833    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/wosp_reg[2]
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_BA_dly_reg[1][11]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.058     1.891 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_BA_dly_reg[1][11]/Q
                         net (fo=1, unplaced)         0.246     2.137    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/clb2phy_wr_dq6[3]
    BITSLICE_RX_TX_X1Y656
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[3]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.397     0.943    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.816 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.014    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.042 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.219     1.261    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUTPHY)
                                                     -1.245     0.016 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, unplaced)         0.146     0.162    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.151     0.313 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.109     0.422 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT0[26])
                                                      0.182     0.604 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         net (fo=1, unplaced)         0.043     0.647    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT0[26]
    BITSLICE_RX_TX_X1Y656
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.572     1.219                     
                         clock uncertainty            0.191     1.410                     
    BITSLICE_RX_TX_X1Y656
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[3])
                                                      0.062     1.472    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -1.472                     
                         arrival time                           2.137                     
  -------------------------------------------------------------------
                         slack                                  0.665                     

Slack (MET) :             0.665ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[1][75]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[3]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_1_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[1]_1_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_1_DIV rise@0.000ns - mmcm_clkout0_1 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.058ns (19.079%)  route 0.246ns (80.921%))
  Logic Levels:           0  
  Clock Path Skew:        -0.614ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.769ns
    Source Clock Delay      (SCD):    1.956ns
    Clock Pessimism Removal (CPR):    -0.573ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     0.534 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.574    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.574 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.333     0.907    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.537 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     1.713    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     1.737 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.219     1.956    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/wosp_reg[2]
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[1][75]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.058     2.014 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[1][75]/Q
                         net (fo=1, unplaced)         0.246     2.260    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/clb2phy_wr_dq6[3]
    BITSLICE_RX_TX_X0Y422
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[3]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[1]_1_DIV rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.384     1.065    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.938 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.136    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.164 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.219     1.383    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUTPHY)
                                                     -1.245     0.138 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, unplaced)         0.146     0.284    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.151     0.435 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.109     0.544 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT0[26])
                                                      0.182     0.726 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         net (fo=1, unplaced)         0.043     0.769    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT0[26]
    BITSLICE_RX_TX_X0Y422
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.573     1.342                     
                         clock uncertainty            0.191     1.533                     
    BITSLICE_RX_TX_X0Y422
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[3])
                                                      0.062     1.595    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -1.595                     
                         arrival time                           2.260                     
  -------------------------------------------------------------------
                         slack                                  0.665                     

Slack (MET) :             0.665ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[1][115]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[3]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_1_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[1]_1_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_1_DIV rise@0.000ns - mmcm_clkout0_1 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.058ns (19.079%)  route 0.246ns (80.921%))
  Logic Levels:           0  
  Clock Path Skew:        -0.614ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.769ns
    Source Clock Delay      (SCD):    1.956ns
    Clock Pessimism Removal (CPR):    -0.573ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     0.534 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.574    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.574 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.333     0.907    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.537 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     1.713    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     1.737 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.219     1.956    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/wosp_reg[2]
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[1][115]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.058     2.014 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[1][115]/Q
                         net (fo=1, unplaced)         0.246     2.260    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/clb2phy_wr_dq6[3]
    BITSLICE_RX_TX_X0Y435
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[3]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[1]_1_DIV rise edge)
                                                      0.000     0.000 f                 
    E38                                               0.000     0.000 f  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.384     1.065    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.938 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.136    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.164 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.219     1.383    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUTPHY)
                                                     -1.245     0.138 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, unplaced)         0.146     0.284    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.151     0.435 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.109     0.544 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT0[26])
                                                      0.182     0.726 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         net (fo=1, unplaced)         0.043     0.769    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT0[26]
    BITSLICE_RX_TX_X0Y435
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.573     1.342                     
                         clock uncertainty            0.191     1.533                     
    BITSLICE_RX_TX_X0Y435
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[3])
                                                      0.062     1.595    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -1.595                     
                         arrival time                           2.260                     
  -------------------------------------------------------------------
                         slack                                  0.665                     

Slack (MET) :             0.669ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_low/rdEn_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[1]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.058ns (25.217%)  route 0.172ns (74.783%))
  Logic Levels:           0  
  Clock Path Skew:        -0.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.442ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    -0.572ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     0.400 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.440    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.440 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.344     0.784    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.414 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     1.590    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     1.614 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.219     1.833    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_low/rsMask_reg[7][4]_0
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_low/rdEn_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.058     1.891 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_low/rdEn_reg[1]/Q
                         net (fo=1, unplaced)         0.172     2.063    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_low[1]
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[1]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.397     0.943    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.816 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.014    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.042 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.219     1.261    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUTPHY)
                                                     -1.245     0.016 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, unplaced)         0.146     0.162    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.162     0.324 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.118     0.442 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism              0.572     1.014                     
                         clock uncertainty            0.191     1.205                     
                         BITSLICE_CONTROL (Hold_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[1])
                                                      0.189     1.394    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         -1.394                     
                         arrival time                           2.063                     
  -------------------------------------------------------------------
                         slack                                  0.669                     

Slack (MET) :             0.669ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_low/rdEn_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[1]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_1_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[1]_1_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_1_DIV rise@0.000ns - mmcm_clkout0_1 rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.058ns (25.217%)  route 0.172ns (74.783%))
  Logic Levels:           0  
  Clock Path Skew:        -0.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.564ns
    Source Clock Delay      (SCD):    1.956ns
    Clock Pessimism Removal (CPR):    -0.573ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     0.534 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.574    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.574 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.333     0.907    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.537 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     1.713    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     1.737 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.219     1.956    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_low/rsMask_reg[7][4]_0
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_low/rdEn_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.058     2.014 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_low/rdEn_reg[1]/Q
                         net (fo=1, unplaced)         0.172     2.186    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_low[1]
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[1]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[1]_1_DIV rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.384     1.065    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.938 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.136    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.164 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.219     1.383    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUTPHY)
                                                     -1.245     0.138 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, unplaced)         0.146     0.284    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.162     0.446 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.118     0.564 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism              0.573     1.137                     
                         clock uncertainty            0.191     1.328                     
                         BITSLICE_CONTROL (Hold_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[1])
                                                      0.189     1.517    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         -1.517                     
                         arrival time                           2.186                     
  -------------------------------------------------------------------
                         slack                                  0.669                     

Slack (MET) :             0.669ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_upp/rdEn_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[1]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_1_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[1]_1_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_1_DIV rise@0.000ns - mmcm_clkout0_1 rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.058ns (25.217%)  route 0.172ns (74.783%))
  Logic Levels:           0  
  Clock Path Skew:        -0.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.564ns
    Source Clock Delay      (SCD):    1.956ns
    Clock Pessimism Removal (CPR):    -0.573ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     0.534 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.574    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.574 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.333     0.907    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.537 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     1.713    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     1.737 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.219     1.956    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_upp/rsMask_reg[7][12]_1
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_upp/rdEn_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.058     2.014 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_upp/rdEn_reg[1]/Q
                         net (fo=1, unplaced)         0.172     2.186    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_upp[1]
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[1]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[1]_1_DIV rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.384     1.065    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.938 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.136    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.164 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31622, unplaced)     0.219     1.383    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUTPHY)
                                                     -1.245     0.138 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, unplaced)         0.146     0.284    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.162     0.446 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.118     0.564 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism              0.573     1.137                     
                         clock uncertainty            0.191     1.328                     
                         BITSLICE_CONTROL (Hold_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[1])
                                                      0.189     1.517    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         -1.517                     
                         arrival time                           2.186                     
  -------------------------------------------------------------------
                         slack                                  0.669                     

Slack (MET) :             0.669ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_low/rdEn_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[1]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_2_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[1]_2_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_2_DIV rise@0.000ns - mmcm_clkout0_2 rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.058ns (25.217%)  route 0.172ns (74.783%))
  Logic Levels:           0  
  Clock Path Skew:        -0.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.498ns
    Source Clock Delay      (SCD):    1.888ns
    Clock Pessimism Removal (CPR):    -0.571ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     0.455 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.495    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.495 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.344     0.839    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.469 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     1.645    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     1.669 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31630, unplaced)     0.219     1.888    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_low/rsMask_reg[7][12]_1
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_low/rdEn_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.058     1.946 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_low/rdEn_reg[1]/Q
                         net (fo=1, unplaced)         0.172     2.118    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_low[1]
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[1]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[1]_2_DIV rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, estimated)        0.397     0.998    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.871 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.069    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.097 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31630, unplaced)     0.219     1.317    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUTPHY)
                                                     -1.245     0.072 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, unplaced)         0.146     0.218    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.162     0.380 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.118     0.498 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism              0.571     1.069                     
                         clock uncertainty            0.191     1.260                     
                         BITSLICE_CONTROL (Hold_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[1])
                                                      0.189     1.449    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         -1.449                     
                         arrival time                           2.118                     
  -------------------------------------------------------------------
                         slack                                  0.669                     

Slack (MET) :             3.086ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by drck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN.bscan_switch/temp_curid_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by drck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             drck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drck rise@0.000ns - drck rise@0.000ns)
  Data Path Delay:        3.288ns  (logic 0.159ns (4.836%)  route 3.129ns (95.164%))
  Logic Levels:           4  (LUT1=1 LUT3=2 LUT4=1)
  Clock Path Skew:        0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.591ns
    Source Clock Delay      (SCD):    2.135ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Net Delay (Source):      1.450ns (routing 0.429ns, distribution 1.021ns)
  Clock Net Delay (Destination): 1.624ns (routing 0.484ns, distribution 1.140ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock drck rise edge)       0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.052     0.052    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  static         <hidden>
    X5Y6 (CLOCK_ROOT)    net (fo=149525, routed)      1.450     1.575    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X142Y499                                                    r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg_replicated/C
    SLICE_X142Y499       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.614 r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg_replicated/Q
                         net (fo=532, routed)         0.521     2.135    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X146Y420       FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X146Y420       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.174 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=56, routed)          1.362     3.536    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X143Y359                                                    f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en[0]_INST_0/I2
    SLICE_X143Y359       LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.059     3.595 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en[0]_INST_0/O
                         net (fo=69, estimated)       0.794     4.389    boundary       WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/bscanid_en
                                                                      r  reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/tdo_INST_0/I1
                         LUT3 (Prop_LUT3_I1_O)        0.014     4.403 r  reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/tdo_INST_0/O
                         net (fo=1, unplaced)         0.099     4.502    reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/lut_buffer/inst/tdo_i
                                                                      r  reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/lut_buffer/inst/u_tdo/I0
                         LUT1 (Prop_LUT1_I0_O)        0.014     4.516 r  reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/lut_buffer/inst/u_tdo/O
                         net (fo=2, estimated)        0.868     5.384    boundary       dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN.bscan_switch/m_bscan_tdo[0]
    SLICE_X143Y388                                                    r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN.bscan_switch/temp_curid[31]_i_3/I2
    SLICE_X143Y388       LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.033     5.417 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN.bscan_switch/temp_curid[31]_i_3/O
                         net (fo=1, routed)           0.006     5.423    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN.bscan_switch/temp_curid[31]_i_3_n_0
    SLICE_X143Y388       FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN.bscan_switch/temp_curid_reg[31]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock drck rise edge)       0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.057     0.057    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  static         <hidden>
    X5Y6 (CLOCK_ROOT)    net (fo=149525, routed)      1.624     1.763    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X142Y499                                                    r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg_replicated/C
    SLICE_X142Y499       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.052     1.815 r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg_replicated/Q
                         net (fo=532, routed)         0.776     2.591    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X143Y388       FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN.bscan_switch/temp_curid_reg[31]/C
                         clock pessimism             -0.301     2.290                     
    SLICE_X143Y388       FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     2.337    static           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN.bscan_switch/temp_curid_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.337                     
                         arrival time                           5.423                     
  -------------------------------------------------------------------
                         slack                                  3.086                     

Slack (MET) :             3.316ns  (arrival time - required time)
  Source:                 static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C
                            (falling edge-triggered cell FDRE clocked by drck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/D
                            (falling edge-triggered cell FDCE clocked by drck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             drck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drck fall@16.000ns - drck fall@16.000ns)
  Data Path Delay:        3.404ns  (logic 0.283ns (8.314%)  route 3.121ns (91.686%))
  Logic Levels:           7  (LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.474ns = ( 18.474 - 16.000 ) 
    Source Clock Delay      (SCD):    2.132ns = ( 18.132 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Net Delay (Source):      1.450ns (routing 0.429ns, distribution 1.021ns)
  Clock Net Delay (Destination): 1.624ns (routing 0.484ns, distribution 1.140ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock drck fall edge)      16.000    16.000 f                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000    16.000 r  static         <hidden>
                         net (fo=8, routed)           0.052    16.052    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073    16.125 r  static         <hidden>
    X5Y6 (CLOCK_ROOT)    net (fo=149525, routed)      1.450    17.575    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X142Y499                                                    r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg_replicated/C
    SLICE_X142Y499       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039    17.614 f  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg_replicated/Q
                         net (fo=532, routed)         0.518    18.132    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/tck_i_reg
    SLICE_X144Y420       FDRE                                         r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X144Y420       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038    18.170 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/Q
                         net (fo=2, routed)           0.061    18.231    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O
    SLICE_X145Y420                                                    r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/shift_INST_0/I1
    SLICE_X145Y420       LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.060    18.291 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/shift_INST_0/O
                         net (fo=36, routed)          0.922    19.213    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X143Y359                                                    r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en[0]_INST_0/I0
    SLICE_X143Y359       LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.014    19.227 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en[0]_INST_0/O
                         net (fo=69, estimated)       0.794    20.021    boundary       WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/bscanid_en
                                                                      r  reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/tdo_INST_0/I1
                         LUT3 (Prop_LUT3_I1_O)        0.014    20.035 r  reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/tdo_INST_0/O
                         net (fo=1, unplaced)         0.099    20.134    reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/lut_buffer/inst/tdo_i
                                                                      r  reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/lut_buffer/inst/u_tdo/I0
                         LUT1 (Prop_LUT1_I0_O)        0.014    20.148 r  reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/lut_buffer/inst/u_tdo/O
                         net (fo=2, estimated)        1.065    21.213    boundary       dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN.bscan_switch/m_bscan_tdo[0]
    SLICE_X144Y418                                                    r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0/I5
    SLICE_X144Y418       LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.060    21.273 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0/O
                         net (fo=1, routed)           0.123    21.396    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/tdo
    SLICE_X144Y424                                                    r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/dr_tdo_inferred_i_1/I1
    SLICE_X144Y424       LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.059    21.455 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/dr_tdo_inferred_i_1/O
                         net (fo=1, routed)           0.048    21.503    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/sh_reg_reg[0]
    SLICE_X144Y423                                                    r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/tdo_rise_edge_inferred_i_1/I2
    SLICE_X144Y423       LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.024    21.527 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/tdo_rise_edge_inferred_i_1/O
                         net (fo=1, routed)           0.009    21.536    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/tdo_rise_edge
    SLICE_X144Y423       FDCE                                         r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock drck fall edge)      16.000    16.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000    16.000 r  static         <hidden>
                         net (fo=8, routed)           0.057    16.057    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082    16.139 r  static         <hidden>
    X5Y6 (CLOCK_ROOT)    net (fo=149525, routed)      1.624    17.763    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X142Y499                                                    r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg_replicated/C
    SLICE_X142Y499       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.052    17.815 f  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg_replicated/Q
                         net (fo=532, routed)         0.659    18.474    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/tck_i_reg
    SLICE_X144Y423       FDCE                                         r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C  (IS_INVERTED)
                         clock pessimism             -0.301    18.173                     
    SLICE_X144Y423       FDCE (Hold_DFF2_SLICEM_C_D)
                                                      0.047    18.220    static           static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg
  -------------------------------------------------------------------
                         required time                        -18.220                     
                         arrival time                          21.536                     
  -------------------------------------------------------------------
                         slack                                  3.316                     




