

================================================================
== Vivado HLS Report for 'karastuba_mul_templa_4'
================================================================
* Date:           Tue May 26 00:45:06 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        bigtest
* Solution:       solution1
* Product family: virtexu
* Target device:  xcvu095-ffva2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.00 ns | 2.474 ns |   0.38 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1128|     1284| 3.384 us | 3.852 us |  1128|  1284|   none  |
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------+------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                   |                        |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |              Instance             |         Module         |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------------+------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_karastuba_mul_templa_1_fu_577  |karastuba_mul_templa_1  |      647|      730| 1.941 us | 2.190 us |  647|  730|   none  |
        |grp_karastuba_mul_templa_5_fu_586  |karastuba_mul_templa_5  |      604|      687| 1.812 us | 2.061 us |  604|  687|   none  |
        |grp_karastuba_mul_templa_5_fu_597  |karastuba_mul_templa_5  |      604|      687| 1.812 us | 2.061 us |  604|  687|   none  |
        |grp_CAT_I_I_I_O_1_fu_608           |CAT_I_I_I_O_1           |      207|      207| 0.621 us | 0.621 us |  207|  207|   none  |
        +-----------------------------------+------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       48|       48|         3|          -|          -|    16|    no    |
        |- Loop 2  |       48|       48|         3|          -|          -|    16|    no    |
        |- Loop 3  |       48|       48|         3|          -|          -|    16|    no    |
        |- Loop 4  |       48|       48|         3|          -|          -|    16|    no    |
        |- Loop 5  |       35|       35|         5|          1|          1|    32|    yes   |
        |- Loop 6  |       35|       35|         5|          1|          1|    32|    yes   |
        |- Loop 7  |       35|       35|         5|          1|          1|    32|    yes   |
        |- Loop 8  |       35|       35|         5|          1|          1|    32|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+---------+--------+-----+
|       Name      | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+-----------------+---------+-------+---------+--------+-----+
|DSP              |        -|      -|        -|       -|    -|
|Expression       |        -|      0|        0|    1414|    -|
|FIFO             |        -|      -|        -|       -|    -|
|Instance         |       52|      9|    35917|   34023|    0|
|Memory           |       32|      -|        0|       0|    0|
|Multiplexer      |        -|      -|        -|    1026|    -|
|Register         |        0|      -|     2075|     256|    -|
+-----------------+---------+-------+---------+--------+-----+
|Total            |       84|      9|    37992|   36719|    0|
+-----------------+---------+-------+---------+--------+-----+
|Available        |     3456|    768|  1075200|  537600|    0|
+-----------------+---------+-------+---------+--------+-----+
|Utilization (%)  |        2|      1|        3|       6|    0|
+-----------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+------------------------+---------+-------+-------+-------+-----+
    |              Instance             |         Module         | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
    +-----------------------------------+------------------------+---------+-------+-------+-------+-----+
    |grp_CAT_I_I_I_O_1_fu_608           |CAT_I_I_I_O_1           |        0|      0|   1249|   1208|    0|
    |grp_karastuba_mul_templa_1_fu_577  |karastuba_mul_templa_1  |       20|      3|  12274|  11559|    0|
    |grp_karastuba_mul_templa_5_fu_586  |karastuba_mul_templa_5  |       16|      3|  11197|  10628|    0|
    |grp_karastuba_mul_templa_5_fu_597  |karastuba_mul_templa_5  |       16|      3|  11197|  10628|    0|
    +-----------------------------------+------------------------+---------+-------+-------+-------+-----+
    |Total                              |                        |       52|      9|  35917|  34023|    0|
    +-----------------------------------+------------------------+---------+-------+-------+-------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +------------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |         Memory         |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |z0_digits_data_V_U      |karastuba_mul_temBew  |        4|  0|   0|    0|    32|   64|     1|         2048|
    |z2_digits_data_V_U      |karastuba_mul_temBew  |        4|  0|   0|    0|    32|   64|     1|         2048|
    |cross_mul_digits_dat_U  |karastuba_mul_temBew  |        4|  0|   0|    0|    32|   64|     1|         2048|
    |add2_digits_data_V_U    |karastuba_mul_temEe0  |        2|  0|   0|    0|    32|   64|     1|         2048|
    |z1_digits_data_V_U      |karastuba_mul_temEe0  |        2|  0|   0|    0|    32|   64|     1|         2048|
    |lhs0_digits_data_V_U    |karastuba_mul_tempcA  |        2|  0|   0|    0|    16|   64|     1|         1024|
    |lhs1_digits_data_V_U    |karastuba_mul_tempcA  |        2|  0|   0|    0|    16|   64|     1|         1024|
    |rhs0_digits_data_V_U    |karastuba_mul_tempcA  |        2|  0|   0|    0|    16|   64|     1|         1024|
    |rhs1_digits_data_V_U    |karastuba_mul_tempcA  |        2|  0|   0|    0|    16|   64|     1|         1024|
    |lhs0_tmp_digits_data_U  |karastuba_mul_tempcA  |        2|  0|   0|    0|    16|   64|     1|         1024|
    |lhs1_tmp_digits_data_U  |karastuba_mul_tempcA  |        2|  0|   0|    0|    16|   64|     1|         1024|
    |rhs0_tmp_digits_data_U  |karastuba_mul_tempcA  |        2|  0|   0|    0|    16|   64|     1|         1024|
    |rhs1_tmp_digits_data_U  |karastuba_mul_tempcA  |        2|  0|   0|    0|    16|   64|     1|         1024|
    +------------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                   |                      |       32|  0|   0|    0|   288|  832|    13|        18432|
    +------------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |mul_ln297_fu_1117_p2              |     *    |      0|  0|   7|           2|           2|
    |add2_tmp_bits_fu_821_p2           |     +    |      0|  0|  15|           6|           6|
    |add_ln209_10_fu_781_p2            |     +    |      0|  0|  64|          64|          64|
    |add_ln209_11_fu_986_p2            |     +    |      0|  0|  64|          64|          64|
    |add_ln209_12_fu_1076_p2           |     +    |      0|  0|  64|          64|          64|
    |add_ln209_4_fu_1082_p2            |     +    |      0|  0|  64|          64|          64|
    |add_ln209_5_fu_786_p2             |     +    |      0|  0|  64|          64|          64|
    |add_ln209_fu_992_p2               |     +    |      0|  0|  64|          64|          64|
    |add_ln295_fu_1102_p2              |     +    |      0|  0|  11|           3|           3|
    |add_ln297_fu_1123_p2              |     +    |      0|  0|  12|           4|           4|
    |add_ln61_fu_811_p2                |     +    |      0|  0|  15|           5|           5|
    |add_ln700_13_fu_893_p2            |     +    |      0|  0|  71|          64|          64|
    |add_ln700_14_fu_963_p2            |     +    |      0|  0|  72|          65|          65|
    |add_ln700_16_fu_1053_p2           |     +    |      0|  0|  72|          65|          65|
    |add_ln700_fu_758_p2               |     +    |      0|  0|  72|          65|          65|
    |add_ln92_fu_907_p2                |     +    |      0|  0|  15|           5|           5|
    |i_10_fu_690_p2                    |     +    |      0|  0|  15|           5|           1|
    |i_11_fu_707_p2                    |     +    |      0|  0|  15|           5|           1|
    |i_12_fu_740_p2                    |     +    |      0|  0|  15|           6|           1|
    |i_13_fu_837_p2                    |     +    |      0|  0|  15|           6|           1|
    |i_14_fu_933_p2                    |     +    |      0|  0|  15|           6|           1|
    |i_15_fu_1023_p2                   |     +    |      0|  0|  15|           6|           1|
    |i_9_fu_661_p2                     |     +    |      0|  0|  15|           5|           1|
    |i_fu_644_p2                       |     +    |      0|  0|  15|           5|           1|
    |j_5_fu_1039_p2                    |     +    |      0|  0|  15|           7|           1|
    |j_fu_949_p2                       |     +    |      0|  0|  15|           7|           1|
    |tmp_V_6_fu_775_p2                 |     +    |      0|  0|  73|          66|          66|
    |tmp_V_8_fu_880_p2                 |     +    |      0|  0|  72|          65|          65|
    |tmp_V_9_fu_1070_p2                |     +    |      0|  0|  73|          66|          66|
    |tmp_V_fu_980_p2                   |     +    |      0|  0|  73|          66|          66|
    |tmp_V_7_fu_855_p2                 |     -    |      0|  0|  72|          65|          65|
    |z1_tmp_bits_fu_916_p2             |     -    |      0|  0|  15|           7|           7|
    |exitcond_i_fu_831_p2              |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln246_fu_638_p2              |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln247_fu_655_p2              |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln248_fu_684_p2              |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln249_fu_701_p2              |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln269_fu_922_p2              |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln273_fu_927_p2              |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln283_fu_1012_p2             |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln287_fu_1017_p2             |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln51_fu_734_p2               |   icmp   |      0|  0|  11|           6|           7|
    |ap_block_state14_on_subcall_done  |    or    |      0|  0|   2|           1|           1|
    |empty_33_fu_899_p3                |  select  |      0|  0|   2|           1|           2|
    |select_ln701_2_fu_869_p3          |  select  |      0|  0|   2|           1|           2|
    |select_ln701_fu_861_p3            |  select  |      0|  0|   2|           1|           2|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp2                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp3                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1           |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1           |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp3_iter1           |    xor   |      0|  0|   2|           2|           1|
    |xor_ln247_fu_667_p2               |    xor   |      0|  0|   6|           5|           6|
    |xor_ln249_fu_713_p2               |    xor   |      0|  0|   6|           5|           6|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|1414|        1135|        1098|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+-----+-----------+-----+-----------+
    |                   Name                  | LUT | Input Size| Bits| Total Bits|
    +-----------------------------------------+-----+-----------+-----+-----------+
    |add2_digits_data_V_address0              |   15|          3|    5|         15|
    |ap_NS_fsm                                |  117|         25|    1|         25|
    |ap_enable_reg_pp0_iter1                  |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4                  |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1                  |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter4                  |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1                  |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter4                  |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter1                  |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter4                  |    9|          2|    1|          2|
    |ap_phi_mux_op2_assign_phi_fu_469_p4      |    9|          2|    1|          2|
    |ap_phi_mux_p_0160_0_phi_fu_538_p4        |    9|          2|    2|          4|
    |ap_phi_mux_p_084_0_phi_fu_492_p4         |    9|          2|    2|          4|
    |ap_phi_mux_p_088_0_i_phi_fu_446_p4       |    9|          2|    2|          4|
    |ap_phi_mux_res_tmp_bits_0_phi_fu_526_p4  |    9|          2|    2|          4|
    |ap_return                                |    9|          2|    4|          8|
    |cross_mul_digits_dat_address0            |   15|          3|    5|         15|
    |cross_mul_digits_dat_ce0                 |   15|          3|    1|          3|
    |cross_mul_digits_dat_ce1                 |    9|          2|    1|          2|
    |cross_mul_digits_dat_we0                 |    9|          2|    1|          2|
    |cross_mul_digits_dat_we1                 |    9|          2|    1|          2|
    |i1_0_reg_407                             |    9|          2|    5|         10|
    |i2_0_reg_419                             |    9|          2|    5|         10|
    |i3_0_reg_430                             |    9|          2|    5|         10|
    |i4_0_reg_500                             |    9|          2|    6|         12|
    |i7_0_reg_546                             |    9|          2|    6|         12|
    |i_0_i1_reg_477                           |    9|          2|    6|         12|
    |i_0_i_reg_454                            |    9|          2|    6|         12|
    |i_0_reg_396                              |    9|          2|    5|         10|
    |j8_0_reg_557                             |    9|          2|    7|         14|
    |j_0_reg_511                              |    9|          2|    7|         14|
    |lhs0_digits_data_V_address0              |   15|          3|    4|         12|
    |lhs0_digits_data_V_ce0                   |   15|          3|    1|          3|
    |lhs0_tmp_digits_data_address0            |   15|          3|    4|         12|
    |lhs0_tmp_digits_data_ce0                 |   15|          3|    1|          3|
    |lhs1_digits_data_V_address0              |   15|          3|    4|         12|
    |lhs1_digits_data_V_ce0                   |   15|          3|    1|          3|
    |lhs1_tmp_digits_data_address0            |   15|          3|    4|         12|
    |lhs1_tmp_digits_data_ce0                 |   15|          3|    1|          3|
    |lhs_digits_data_V_address0               |   21|          4|    5|         20|
    |op2_assign_reg_465                       |    9|          2|    1|          2|
    |p_0160_0_reg_534                         |    9|          2|    2|          4|
    |p_084_0_reg_488                          |    9|          2|    2|          4|
    |p_088_0_i_reg_442                        |    9|          2|    2|          4|
    |res_digits_data_V_address0               |   21|          4|    6|         24|
    |res_digits_data_V_address1               |   21|          4|    6|         24|
    |res_digits_data_V_ce0                    |   15|          3|    1|          3|
    |res_digits_data_V_ce1                    |   15|          3|    1|          3|
    |res_digits_data_V_d1                     |   21|          4|   64|        256|
    |res_digits_data_V_we0                    |    9|          2|    1|          2|
    |res_digits_data_V_we1                    |   15|          3|    1|          3|
    |res_tmp_bits_0_reg_522                   |    9|          2|    2|          4|
    |res_tmp_bits_1_reg_568                   |    9|          2|    3|          6|
    |rhs0_digits_data_V_address0              |   15|          3|    4|         12|
    |rhs0_digits_data_V_ce0                   |   15|          3|    1|          3|
    |rhs0_tmp_digits_data_address0            |   15|          3|    4|         12|
    |rhs0_tmp_digits_data_ce0                 |   15|          3|    1|          3|
    |rhs1_digits_data_V_address0              |   15|          3|    4|         12|
    |rhs1_digits_data_V_ce0                   |   15|          3|    1|          3|
    |rhs1_tmp_digits_data_address0            |   15|          3|    4|         12|
    |rhs1_tmp_digits_data_ce0                 |   15|          3|    1|          3|
    |rhs_digits_data_V_address0               |   21|          4|    5|         20|
    |z0_digits_data_V_address0                |   21|          4|    5|         20|
    |z0_digits_data_V_ce0                     |   21|          4|    1|          4|
    |z0_digits_data_V_ce1                     |    9|          2|    1|          2|
    |z0_digits_data_V_we0                     |    9|          2|    1|          2|
    |z0_digits_data_V_we1                     |    9|          2|    1|          2|
    |z1_digits_data_V_address0                |   15|          3|    5|         15|
    |z1_digits_data_V_ce0                     |   15|          3|    1|          3|
    |z2_digits_data_V_address0                |   21|          4|    5|         20|
    |z2_digits_data_V_ce0                     |   21|          4|    1|          4|
    |z2_digits_data_V_ce1                     |    9|          2|    1|          2|
    |z2_digits_data_V_we0                     |    9|          2|    1|          2|
    |z2_digits_data_V_we1                     |    9|          2|    1|          2|
    +-----------------------------------------+-----+-----------+-----+-----------+
    |Total                                    | 1026|        213|  260|        799|
    +-----------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------+----+----+-----+-----------+
    |                      Name                      | FF | LUT| Bits| Const Bits|
    +------------------------------------------------+----+----+-----+-----------+
    |add2_digits_data_V_l_reg_1305                   |  64|   0|   64|          0|
    |add_ln209_4_reg_1415                            |  64|   0|   64|          0|
    |add_ln209_5_reg_1261                            |  64|   0|   64|          0|
    |add_ln209_reg_1365                              |  64|   0|   64|          0|
    |add_ln700_13_reg_1321                           |  64|   0|   64|          0|
    |add_ln700_14_reg_1360                           |  65|   0|   65|          0|
    |add_ln700_16_reg_1410                           |  65|   0|   65|          0|
    |add_ln700_reg_1256                              |  65|   0|   65|          0|
    |ap_CS_fsm                                       |  24|   0|   24|          0|
    |ap_enable_reg_pp0_iter0                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2                         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3                         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter4                         |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0                         |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1                         |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2                         |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter3                         |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter4                         |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0                         |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1                         |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter2                         |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter3                         |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter4                         |   1|   0|    1|          0|
    |ap_return_preg                                  |   4|   0|    4|          0|
    |cross_mul_digits_dat_4_reg_1300                 |  64|   0|   64|          0|
    |exitcond_i_reg_1276                             |   1|   0|    1|          0|
    |grp_CAT_I_I_I_O_1_fu_608_ap_start_reg           |   1|   0|    1|          0|
    |grp_karastuba_mul_templa_1_fu_577_ap_start_reg  |   1|   0|    1|          0|
    |grp_karastuba_mul_templa_5_fu_586_ap_start_reg  |   1|   0|    1|          0|
    |grp_karastuba_mul_templa_5_fu_597_ap_start_reg  |   1|   0|    1|          0|
    |i1_0_reg_407                                    |   5|   0|    5|          0|
    |i2_0_reg_419                                    |   5|   0|    5|          0|
    |i3_0_reg_430                                    |   5|   0|    5|          0|
    |i4_0_reg_500                                    |   6|   0|    6|          0|
    |i7_0_reg_546                                    |   6|   0|    6|          0|
    |i_0_i1_reg_477                                  |   6|   0|    6|          0|
    |i_0_i_reg_454                                   |   6|   0|    6|          0|
    |i_0_reg_396                                     |   5|   0|    5|          0|
    |i_10_reg_1176                                   |   5|   0|    5|          0|
    |i_11_reg_1195                                   |   5|   0|    5|          0|
    |i_9_reg_1163                                    |   5|   0|    5|          0|
    |i_reg_1144                                      |   5|   0|    5|          0|
    |icmp_ln269_reg_1331                             |   1|   0|    1|          0|
    |icmp_ln273_reg_1335                             |   1|   0|    1|          0|
    |icmp_ln287_reg_1385                             |   1|   0|    1|          0|
    |icmp_ln51_reg_1220                              |   1|   0|    1|          0|
    |j8_0_reg_557                                    |   7|   0|    7|          0|
    |j_0_reg_511                                     |   7|   0|    7|          0|
    |op2_assign_reg_465                              |   1|   0|    1|          0|
    |p_0160_0_reg_534                                |   2|   0|    2|          0|
    |p_084_0_reg_488                                 |   2|   0|    2|          0|
    |p_088_0_i_reg_442                               |   2|   0|    2|          0|
    |reg_618                                         |  64|   0|   64|          0|
    |reg_618_pp2_iter2_reg                           |  64|   0|   64|          0|
    |reg_626                                         |  64|   0|   64|          0|
    |reg_626_pp3_iter2_reg                           |  64|   0|   64|          0|
    |reg_634                                         |  64|   0|   64|          0|
    |reg_634_pp2_iter2_reg                           |  64|   0|   64|          0|
    |reg_634_pp3_iter2_reg                           |  64|   0|   64|          0|
    |res_digits_data_V_ad_2_reg_1399                 |   6|   0|    6|          0|
    |res_digits_data_V_ad_reg_1349                   |   6|   0|    6|          0|
    |res_tmp_bits_0_reg_522                          |   2|   0|    2|          0|
    |res_tmp_bits_1_reg_568                          |   3|   0|    3|          0|
    |tmp_2_reg_1316                                  |   1|   0|    1|          0|
    |tmp_V_7_reg_1310                                |  65|   0|   65|          0|
    |trunc_ln858_6_reg_1370                          |   2|   0|    2|          0|
    |trunc_ln858_7_reg_1420                          |   2|   0|    2|          0|
    |trunc_ln_reg_1266                               |   2|   0|    2|          0|
    |z0_digits_data_V_loa_reg_1244                   |  64|   0|   64|          0|
    |z0_digits_data_V_loa_reg_1244_pp0_iter2_reg     |  64|   0|   64|          0|
    |z0_tmp_bits_reg_1205                            |   4|   0|    4|          0|
    |z1_tmp_bits_reg_1326                            |   7|   0|    7|          0|
    |z2_digits_data_V_loa_reg_1250                   |  64|   0|   64|          0|
    |z2_digits_data_V_loa_reg_1250_pp0_iter2_reg     |  64|   0|   64|          0|
    |z2_tmp_bits_reg_1210                            |   4|   0|    4|          0|
    |zext_ln246_reg_1149                             |   5|   0|   64|         59|
    |zext_ln248_reg_1181                             |   5|   0|   64|         59|
    |zext_ln257_reg_1215                             |   4|   0|    5|          1|
    |zext_ln283_reg_1375                             |   2|   0|    3|          1|
    |zext_ln56_reg_1229                              |   6|   0|   64|         58|
    |zext_ln61_7_reg_1271                            |   6|   0|    7|          1|
    |zext_ln77_reg_1285                              |   6|   0|   64|         58|
    |exitcond_i_reg_1276                             |  64|  32|    1|          0|
    |icmp_ln273_reg_1335                             |  64|  32|    1|          0|
    |icmp_ln287_reg_1385                             |  64|  32|    1|          0|
    |icmp_ln51_reg_1220                              |  64|  32|    1|          0|
    |res_digits_data_V_ad_2_reg_1399                 |  64|  32|    6|          0|
    |res_digits_data_V_ad_reg_1349                   |  64|  32|    6|          0|
    |zext_ln56_reg_1229                              |  64|  32|   64|         58|
    |zext_ln77_reg_1285                              |  64|  32|   64|         58|
    +------------------------------------------------+----+----+-----+-----------+
    |Total                                           |2075| 256| 1944|        353|
    +------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+----------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                      |  in |    1| ap_ctrl_hs | karastuba_mul_templa.4 | return value |
|ap_rst                      |  in |    1| ap_ctrl_hs | karastuba_mul_templa.4 | return value |
|ap_start                    |  in |    1| ap_ctrl_hs | karastuba_mul_templa.4 | return value |
|ap_done                     | out |    1| ap_ctrl_hs | karastuba_mul_templa.4 | return value |
|ap_idle                     | out |    1| ap_ctrl_hs | karastuba_mul_templa.4 | return value |
|ap_ready                    | out |    1| ap_ctrl_hs | karastuba_mul_templa.4 | return value |
|ap_return                   | out |    4| ap_ctrl_hs | karastuba_mul_templa.4 | return value |
|lhs_tmp_bits_read           |  in |    2|   ap_none  |    lhs_tmp_bits_read   |    scalar    |
|lhs_digits_data_V_address0  | out |    5|  ap_memory |    lhs_digits_data_V   |     array    |
|lhs_digits_data_V_ce0       | out |    1|  ap_memory |    lhs_digits_data_V   |     array    |
|lhs_digits_data_V_q0        |  in |   64|  ap_memory |    lhs_digits_data_V   |     array    |
|rhs_tmp_bits_read           |  in |    2|   ap_none  |    rhs_tmp_bits_read   |    scalar    |
|rhs_digits_data_V_address0  | out |    5|  ap_memory |    rhs_digits_data_V   |     array    |
|rhs_digits_data_V_ce0       | out |    1|  ap_memory |    rhs_digits_data_V   |     array    |
|rhs_digits_data_V_q0        |  in |   64|  ap_memory |    rhs_digits_data_V   |     array    |
|res_digits_data_V_address0  | out |    6|  ap_memory |    res_digits_data_V   |     array    |
|res_digits_data_V_ce0       | out |    1|  ap_memory |    res_digits_data_V   |     array    |
|res_digits_data_V_we0       | out |    1|  ap_memory |    res_digits_data_V   |     array    |
|res_digits_data_V_d0        | out |   64|  ap_memory |    res_digits_data_V   |     array    |
|res_digits_data_V_q0        |  in |   64|  ap_memory |    res_digits_data_V   |     array    |
|res_digits_data_V_address1  | out |    6|  ap_memory |    res_digits_data_V   |     array    |
|res_digits_data_V_ce1       | out |    1|  ap_memory |    res_digits_data_V   |     array    |
|res_digits_data_V_we1       | out |    1|  ap_memory |    res_digits_data_V   |     array    |
|res_digits_data_V_d1        | out |   64|  ap_memory |    res_digits_data_V   |     array    |
|res_digits_data_V_q1        |  in |   64|  ap_memory |    res_digits_data_V   |     array    |
+----------------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5
  * Pipeline-1: initiation interval (II) = 1, depth = 5
  * Pipeline-2: initiation interval (II) = 1, depth = 5
  * Pipeline-3: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 40
* Pipeline : 4
  Pipeline-0 : II = 1, D = 5, States = { 15 16 17 18 19 }
  Pipeline-1 : II = 1, D = 5, States = { 21 22 23 24 25 }
  Pipeline-2 : II = 1, D = 5, States = { 28 29 30 31 32 }
  Pipeline-3 : II = 1, D = 5, States = { 34 35 36 37 38 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 5 
3 --> 4 
4 --> 2 
5 --> 6 8 
6 --> 7 
7 --> 5 
8 --> 9 11 
9 --> 10 
10 --> 8 
11 --> 12 14 
12 --> 13 
13 --> 11 
14 --> 15 
15 --> 20 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 15 
20 --> 21 
21 --> 26 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 21 
26 --> 27 
27 --> 33 28 
28 --> 33 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 28 
33 --> 40 34 
34 --> 39 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 34 
39 --> 40 
40 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%rhs_tmp_bits_read_2 = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %rhs_tmp_bits_read)"   --->   Operation 41 'read' 'rhs_tmp_bits_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%lhs_tmp_bits_read_2 = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %lhs_tmp_bits_read)"   --->   Operation 42 'read' 'lhs_tmp_bits_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (1.76ns)   --->   "%lhs0_digits_data_V = alloca [16 x i64], align 8" [multest.cc:244]   --->   Operation 43 'alloca' 'lhs0_digits_data_V' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_1 : Operation 44 [1/1] (1.76ns)   --->   "%lhs1_digits_data_V = alloca [16 x i64], align 8" [multest.cc:244]   --->   Operation 44 'alloca' 'lhs1_digits_data_V' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_1 : Operation 45 [1/1] (1.76ns)   --->   "%rhs0_digits_data_V = alloca [16 x i64], align 8" [multest.cc:244]   --->   Operation 45 'alloca' 'rhs0_digits_data_V' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_1 : Operation 46 [1/1] (1.76ns)   --->   "%rhs1_digits_data_V = alloca [16 x i64], align 8" [multest.cc:244]   --->   Operation 46 'alloca' 'rhs1_digits_data_V' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_1 : Operation 47 [1/1] (1.76ns)   --->   "%lhs0_tmp_digits_data = alloca [16 x i64], align 8" [multest.cc:244]   --->   Operation 47 'alloca' 'lhs0_tmp_digits_data' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_1 : Operation 48 [1/1] (1.76ns)   --->   "%lhs1_tmp_digits_data = alloca [16 x i64], align 8" [multest.cc:244]   --->   Operation 48 'alloca' 'lhs1_tmp_digits_data' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_1 : Operation 49 [1/1] (1.76ns)   --->   "%rhs0_tmp_digits_data = alloca [16 x i64], align 8" [multest.cc:244]   --->   Operation 49 'alloca' 'rhs0_tmp_digits_data' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_1 : Operation 50 [1/1] (1.76ns)   --->   "%rhs1_tmp_digits_data = alloca [16 x i64], align 8" [multest.cc:244]   --->   Operation 50 'alloca' 'rhs1_tmp_digits_data' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_1 : Operation 51 [1/1] (1.76ns)   --->   "%z0_digits_data_V = alloca [32 x i64], align 8" [multest.cc:252]   --->   Operation 51 'alloca' 'z0_digits_data_V' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_1 : Operation 52 [1/1] (1.76ns)   --->   "%z2_digits_data_V = alloca [32 x i64], align 8" [multest.cc:254]   --->   Operation 52 'alloca' 'z2_digits_data_V' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_1 : Operation 53 [1/1] (1.76ns)   --->   "%cross_mul_digits_dat = alloca [32 x i64], align 8"   --->   Operation 53 'alloca' 'cross_mul_digits_dat' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_1 : Operation 54 [1/1] (1.76ns)   --->   "%add2_digits_data_V = alloca [32 x i64], align 8" [multest.cc:261]   --->   Operation 54 'alloca' 'add2_digits_data_V' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_1 : Operation 55 [1/1] (1.76ns)   --->   "%z1_digits_data_V = alloca [32 x i64], align 8" [multest.cc:263]   --->   Operation 55 'alloca' 'z1_digits_data_V' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_1 : Operation 56 [1/1] (0.95ns)   --->   "br label %1" [multest.cc:246]   --->   Operation 56 'br' <Predicate = true> <Delay = 0.95>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%i_0 = phi i5 [ 0, %0 ], [ %i, %2 ]"   --->   Operation 57 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.82ns)   --->   "%icmp_ln246 = icmp eq i5 %i_0, -16" [multest.cc:246]   --->   Operation 58 'icmp' 'icmp_ln246' <Predicate = true> <Delay = 0.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 59 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.94ns)   --->   "%i = add i5 %i_0, 1" [multest.cc:246]   --->   Operation 60 'add' 'i' <Predicate = true> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "br i1 %icmp_ln246, label %.preheader270.preheader, label %2" [multest.cc:246]   --->   Operation 61 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln246 = zext i5 %i_0 to i64" [multest.cc:246]   --->   Operation 62 'zext' 'zext_ln246' <Predicate = (!icmp_ln246)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%lhs_digits_data_V_ad = getelementptr [32 x i64]* %lhs_digits_data_V, i64 0, i64 %zext_ln246" [multest.cc:246]   --->   Operation 63 'getelementptr' 'lhs_digits_data_V_ad' <Predicate = (!icmp_ln246)> <Delay = 0.00>
ST_2 : Operation 64 [2/2] (1.76ns)   --->   "%lhs_digits_data_V_lo = load i64* %lhs_digits_data_V_ad, align 8" [multest.cc:246]   --->   Operation 64 'load' 'lhs_digits_data_V_lo' <Predicate = (!icmp_ln246)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_2 : Operation 65 [1/1] (0.95ns)   --->   "br label %.preheader270" [multest.cc:247]   --->   Operation 65 'br' <Predicate = (icmp_ln246)> <Delay = 0.95>

State 3 <SV = 2> <Delay = 1.76>
ST_3 : Operation 66 [1/2] (1.76ns)   --->   "%lhs_digits_data_V_lo = load i64* %lhs_digits_data_V_ad, align 8" [multest.cc:246]   --->   Operation 66 'load' 'lhs_digits_data_V_lo' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 4 <SV = 3> <Delay = 1.76>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%lhs0_tmp_digits_data_2 = getelementptr [16 x i64]* %lhs0_tmp_digits_data, i64 0, i64 %zext_ln246" [multest.cc:246]   --->   Operation 67 'getelementptr' 'lhs0_tmp_digits_data_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (1.76ns)   --->   "store i64 %lhs_digits_data_V_lo, i64* %lhs0_tmp_digits_data_2, align 8" [multest.cc:246]   --->   Operation 68 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%lhs0_digits_data_V_a = getelementptr [16 x i64]* %lhs0_digits_data_V, i64 0, i64 %zext_ln246" [multest.cc:246]   --->   Operation 69 'getelementptr' 'lhs0_digits_data_V_a' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (1.76ns)   --->   "store i64 %lhs_digits_data_V_lo, i64* %lhs0_digits_data_V_a, align 8" [multest.cc:246]   --->   Operation 70 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "br label %1" [multest.cc:246]   --->   Operation 71 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 2.26>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%i1_0 = phi i5 [ %i_9, %3 ], [ 0, %.preheader270.preheader ]"   --->   Operation 72 'phi' 'i1_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.82ns)   --->   "%icmp_ln247 = icmp eq i5 %i1_0, -16" [multest.cc:247]   --->   Operation 73 'icmp' 'icmp_ln247' <Predicate = true> <Delay = 0.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 74 'speclooptripcount' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.94ns)   --->   "%i_9 = add i5 %i1_0, 1" [multest.cc:247]   --->   Operation 75 'add' 'i_9' <Predicate = true> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "br i1 %icmp_ln247, label %.preheader269.preheader, label %3" [multest.cc:247]   --->   Operation 76 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.49ns)   --->   "%xor_ln247 = xor i5 %i1_0, -16" [multest.cc:247]   --->   Operation 77 'xor' 'xor_ln247' <Predicate = (!icmp_ln247)> <Delay = 0.49> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln247_2 = zext i5 %xor_ln247 to i64" [multest.cc:247]   --->   Operation 78 'zext' 'zext_ln247_2' <Predicate = (!icmp_ln247)> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%lhs_digits_data_V_ad_3 = getelementptr [32 x i64]* %lhs_digits_data_V, i64 0, i64 %zext_ln247_2" [multest.cc:247]   --->   Operation 79 'getelementptr' 'lhs_digits_data_V_ad_3' <Predicate = (!icmp_ln247)> <Delay = 0.00>
ST_5 : Operation 80 [2/2] (1.76ns)   --->   "%lhs_digits_data_V_lo_3 = load i64* %lhs_digits_data_V_ad_3, align 8" [multest.cc:247]   --->   Operation 80 'load' 'lhs_digits_data_V_lo_3' <Predicate = (!icmp_ln247)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_5 : Operation 81 [1/1] (0.95ns)   --->   "br label %.preheader269" [multest.cc:248]   --->   Operation 81 'br' <Predicate = (icmp_ln247)> <Delay = 0.95>

State 6 <SV = 3> <Delay = 1.76>
ST_6 : Operation 82 [1/2] (1.76ns)   --->   "%lhs_digits_data_V_lo_3 = load i64* %lhs_digits_data_V_ad_3, align 8" [multest.cc:247]   --->   Operation 82 'load' 'lhs_digits_data_V_lo_3' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 7 <SV = 4> <Delay = 1.76>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln247 = zext i5 %i1_0 to i64" [multest.cc:247]   --->   Operation 83 'zext' 'zext_ln247' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%lhs1_tmp_digits_data_2 = getelementptr [16 x i64]* %lhs1_tmp_digits_data, i64 0, i64 %zext_ln247" [multest.cc:247]   --->   Operation 84 'getelementptr' 'lhs1_tmp_digits_data_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (1.76ns)   --->   "store i64 %lhs_digits_data_V_lo_3, i64* %lhs1_tmp_digits_data_2, align 8" [multest.cc:247]   --->   Operation 85 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%lhs1_digits_data_V_a = getelementptr [16 x i64]* %lhs1_digits_data_V, i64 0, i64 %zext_ln247" [multest.cc:247]   --->   Operation 86 'getelementptr' 'lhs1_digits_data_V_a' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (1.76ns)   --->   "store i64 %lhs_digits_data_V_lo_3, i64* %lhs1_digits_data_V_a, align 8" [multest.cc:247]   --->   Operation 87 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "br label %.preheader270" [multest.cc:247]   --->   Operation 88 'br' <Predicate = true> <Delay = 0.00>

State 8 <SV = 3> <Delay = 1.76>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%i2_0 = phi i5 [ %i_10, %4 ], [ 0, %.preheader269.preheader ]"   --->   Operation 89 'phi' 'i2_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (0.82ns)   --->   "%icmp_ln248 = icmp eq i5 %i2_0, -16" [multest.cc:248]   --->   Operation 90 'icmp' 'icmp_ln248' <Predicate = true> <Delay = 0.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 91 'speclooptripcount' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (0.94ns)   --->   "%i_10 = add i5 %i2_0, 1" [multest.cc:248]   --->   Operation 92 'add' 'i_10' <Predicate = true> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "br i1 %icmp_ln248, label %.preheader268.preheader, label %4" [multest.cc:248]   --->   Operation 93 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln248 = zext i5 %i2_0 to i64" [multest.cc:248]   --->   Operation 94 'zext' 'zext_ln248' <Predicate = (!icmp_ln248)> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%rhs_digits_data_V_ad = getelementptr [32 x i64]* %rhs_digits_data_V, i64 0, i64 %zext_ln248" [multest.cc:248]   --->   Operation 95 'getelementptr' 'rhs_digits_data_V_ad' <Predicate = (!icmp_ln248)> <Delay = 0.00>
ST_8 : Operation 96 [2/2] (1.76ns)   --->   "%rhs_digits_data_V_lo = load i64* %rhs_digits_data_V_ad, align 8" [multest.cc:248]   --->   Operation 96 'load' 'rhs_digits_data_V_lo' <Predicate = (!icmp_ln248)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_8 : Operation 97 [1/1] (0.95ns)   --->   "br label %.preheader268" [multest.cc:249]   --->   Operation 97 'br' <Predicate = (icmp_ln248)> <Delay = 0.95>

State 9 <SV = 4> <Delay = 1.76>
ST_9 : Operation 98 [1/2] (1.76ns)   --->   "%rhs_digits_data_V_lo = load i64* %rhs_digits_data_V_ad, align 8" [multest.cc:248]   --->   Operation 98 'load' 'rhs_digits_data_V_lo' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 10 <SV = 5> <Delay = 1.76>
ST_10 : Operation 99 [1/1] (0.00ns)   --->   "%rhs0_tmp_digits_data_2 = getelementptr [16 x i64]* %rhs0_tmp_digits_data, i64 0, i64 %zext_ln248" [multest.cc:248]   --->   Operation 99 'getelementptr' 'rhs0_tmp_digits_data_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 100 [1/1] (1.76ns)   --->   "store i64 %rhs_digits_data_V_lo, i64* %rhs0_tmp_digits_data_2, align 8" [multest.cc:248]   --->   Operation 100 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_10 : Operation 101 [1/1] (0.00ns)   --->   "%rhs0_digits_data_V_a = getelementptr [16 x i64]* %rhs0_digits_data_V, i64 0, i64 %zext_ln248" [multest.cc:248]   --->   Operation 101 'getelementptr' 'rhs0_digits_data_V_a' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 102 [1/1] (1.76ns)   --->   "store i64 %rhs_digits_data_V_lo, i64* %rhs0_digits_data_V_a, align 8" [multest.cc:248]   --->   Operation 102 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_10 : Operation 103 [1/1] (0.00ns)   --->   "br label %.preheader269" [multest.cc:248]   --->   Operation 103 'br' <Predicate = true> <Delay = 0.00>

State 11 <SV = 4> <Delay = 2.26>
ST_11 : Operation 104 [1/1] (0.00ns)   --->   "%i3_0 = phi i5 [ %i_11, %5 ], [ 0, %.preheader268.preheader ]"   --->   Operation 104 'phi' 'i3_0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 105 [1/1] (0.82ns)   --->   "%icmp_ln249 = icmp eq i5 %i3_0, -16" [multest.cc:249]   --->   Operation 105 'icmp' 'icmp_ln249' <Predicate = true> <Delay = 0.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 106 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 106 'speclooptripcount' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 107 [1/1] (0.94ns)   --->   "%i_11 = add i5 %i3_0, 1" [multest.cc:249]   --->   Operation 107 'add' 'i_11' <Predicate = true> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 108 [1/1] (0.00ns)   --->   "br i1 %icmp_ln249, label %6, label %5" [multest.cc:249]   --->   Operation 108 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 109 [1/1] (0.49ns)   --->   "%xor_ln249 = xor i5 %i3_0, -16" [multest.cc:249]   --->   Operation 109 'xor' 'xor_ln249' <Predicate = (!icmp_ln249)> <Delay = 0.49> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln249_2 = zext i5 %xor_ln249 to i64" [multest.cc:249]   --->   Operation 110 'zext' 'zext_ln249_2' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_11 : Operation 111 [1/1] (0.00ns)   --->   "%rhs_digits_data_V_ad_3 = getelementptr [32 x i64]* %rhs_digits_data_V, i64 0, i64 %zext_ln249_2" [multest.cc:249]   --->   Operation 111 'getelementptr' 'rhs_digits_data_V_ad_3' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_11 : Operation 112 [2/2] (1.76ns)   --->   "%rhs_digits_data_V_lo_3 = load i64* %rhs_digits_data_V_ad_3, align 8" [multest.cc:249]   --->   Operation 112 'load' 'rhs_digits_data_V_lo_3' <Predicate = (!icmp_ln249)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_11 : Operation 113 [2/2] (0.95ns)   --->   "%z0_tmp_bits = call fastcc i4 @karastuba_mul_templa.5(i2 0, [16 x i64]* %lhs0_digits_data_V, i2 0, [16 x i64]* %rhs0_digits_data_V, [32 x i64]* %z0_digits_data_V)" [multest.cc:253]   --->   Operation 113 'call' 'z0_tmp_bits' <Predicate = (icmp_ln249)> <Delay = 0.95> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 114 [2/2] (0.95ns)   --->   "%z2_tmp_bits = call fastcc i4 @karastuba_mul_templa.5(i2 0, [16 x i64]* %lhs1_digits_data_V, i2 0, [16 x i64]* %rhs1_digits_data_V, [32 x i64]* %z2_digits_data_V)" [multest.cc:255]   --->   Operation 114 'call' 'z2_tmp_bits' <Predicate = (icmp_ln249)> <Delay = 0.95> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 115 [2/2] (0.00ns)   --->   "%cross_mul_tmp_bits = call fastcc i4 @karastuba_mul_templa.1([16 x i64]* %lhs0_tmp_digits_data, [16 x i64]* %lhs1_tmp_digits_data, [16 x i64]* %rhs0_tmp_digits_data, [16 x i64]* %rhs1_tmp_digits_data, [32 x i64]* %cross_mul_digits_dat)" [multest.cc:257]   --->   Operation 115 'call' 'cross_mul_tmp_bits' <Predicate = (icmp_ln249)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 5> <Delay = 1.76>
ST_12 : Operation 116 [1/2] (1.76ns)   --->   "%rhs_digits_data_V_lo_3 = load i64* %rhs_digits_data_V_ad_3, align 8" [multest.cc:249]   --->   Operation 116 'load' 'rhs_digits_data_V_lo_3' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 13 <SV = 6> <Delay = 1.76>
ST_13 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln249 = zext i5 %i3_0 to i64" [multest.cc:249]   --->   Operation 117 'zext' 'zext_ln249' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 118 [1/1] (0.00ns)   --->   "%rhs1_tmp_digits_data_2 = getelementptr [16 x i64]* %rhs1_tmp_digits_data, i64 0, i64 %zext_ln249" [multest.cc:249]   --->   Operation 118 'getelementptr' 'rhs1_tmp_digits_data_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 119 [1/1] (1.76ns)   --->   "store i64 %rhs_digits_data_V_lo_3, i64* %rhs1_tmp_digits_data_2, align 8" [multest.cc:249]   --->   Operation 119 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_13 : Operation 120 [1/1] (0.00ns)   --->   "%rhs1_digits_data_V_a = getelementptr [16 x i64]* %rhs1_digits_data_V, i64 0, i64 %zext_ln249" [multest.cc:249]   --->   Operation 120 'getelementptr' 'rhs1_digits_data_V_a' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 121 [1/1] (1.76ns)   --->   "store i64 %rhs_digits_data_V_lo_3, i64* %rhs1_digits_data_V_a, align 8" [multest.cc:249]   --->   Operation 121 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_13 : Operation 122 [1/1] (0.00ns)   --->   "br label %.preheader268" [multest.cc:249]   --->   Operation 122 'br' <Predicate = true> <Delay = 0.00>

State 14 <SV = 5> <Delay = 1.49>
ST_14 : Operation 123 [1/2] (1.49ns)   --->   "%z0_tmp_bits = call fastcc i4 @karastuba_mul_templa.5(i2 0, [16 x i64]* %lhs0_digits_data_V, i2 0, [16 x i64]* %rhs0_digits_data_V, [32 x i64]* %z0_digits_data_V)" [multest.cc:253]   --->   Operation 123 'call' 'z0_tmp_bits' <Predicate = true> <Delay = 1.49> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 124 [1/2] (1.49ns)   --->   "%z2_tmp_bits = call fastcc i4 @karastuba_mul_templa.5(i2 0, [16 x i64]* %lhs1_digits_data_V, i2 0, [16 x i64]* %rhs1_digits_data_V, [32 x i64]* %z2_digits_data_V)" [multest.cc:255]   --->   Operation 124 'call' 'z2_tmp_bits' <Predicate = true> <Delay = 1.49> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 125 [1/2] (1.49ns)   --->   "%cross_mul_tmp_bits = call fastcc i4 @karastuba_mul_templa.1([16 x i64]* %lhs0_tmp_digits_data, [16 x i64]* %lhs1_tmp_digits_data, [16 x i64]* %rhs0_tmp_digits_data, [16 x i64]* %rhs1_tmp_digits_data, [32 x i64]* %cross_mul_digits_dat)" [multest.cc:257]   --->   Operation 125 'call' 'cross_mul_tmp_bits' <Predicate = true> <Delay = 1.49> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln257 = zext i4 %cross_mul_tmp_bits to i5" [multest.cc:257]   --->   Operation 126 'zext' 'zext_ln257' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 127 [1/1] (0.95ns)   --->   "br label %.preheader.i" [multest.cc:51->multest.cc:262]   --->   Operation 127 'br' <Predicate = true> <Delay = 0.95>

State 15 <SV = 6> <Delay = 1.76>
ST_15 : Operation 128 [1/1] (0.00ns)   --->   "%p_088_0_i = phi i2 [ %trunc_ln, %hls_label_20 ], [ 0, %6 ]" [multest.cc:59->multest.cc:262]   --->   Operation 128 'phi' 'p_088_0_i' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 129 [1/1] (0.00ns)   --->   "%i_0_i = phi i6 [ %i_12, %hls_label_20 ], [ 0, %6 ]"   --->   Operation 129 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 130 [1/1] (0.82ns)   --->   "%icmp_ln51 = icmp eq i6 %i_0_i, -32" [multest.cc:51->multest.cc:262]   --->   Operation 130 'icmp' 'icmp_ln51' <Predicate = true> <Delay = 0.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 131 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 131 'speclooptripcount' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 132 [1/1] (1.02ns)   --->   "%i_12 = add i6 %i_0_i, 1" [multest.cc:51->multest.cc:262]   --->   Operation 132 'add' 'i_12' <Predicate = true> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 133 [1/1] (0.00ns)   --->   "br i1 %icmp_ln51, label %"add_I_O<Bignum<32, 64>, Bignum<32, 64> >.exit", label %hls_label_20" [multest.cc:51->multest.cc:262]   --->   Operation 133 'br' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln56 = zext i6 %i_0_i to i64" [multest.cc:56->multest.cc:262]   --->   Operation 134 'zext' 'zext_ln56' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_15 : Operation 135 [1/1] (0.00ns)   --->   "%z0_digits_data_V_add = getelementptr [32 x i64]* %z0_digits_data_V, i64 0, i64 %zext_ln56" [multest.cc:56->multest.cc:262]   --->   Operation 135 'getelementptr' 'z0_digits_data_V_add' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_15 : Operation 136 [2/2] (1.76ns)   --->   "%z0_digits_data_V_loa = load i64* %z0_digits_data_V_add, align 8" [multest.cc:56->multest.cc:262]   --->   Operation 136 'load' 'z0_digits_data_V_loa' <Predicate = (!icmp_ln51)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_15 : Operation 137 [1/1] (0.00ns)   --->   "%z2_digits_data_V_add = getelementptr [32 x i64]* %z2_digits_data_V, i64 0, i64 %zext_ln56" [multest.cc:57->multest.cc:262]   --->   Operation 137 'getelementptr' 'z2_digits_data_V_add' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_15 : Operation 138 [2/2] (1.76ns)   --->   "%z2_digits_data_V_loa = load i64* %z2_digits_data_V_add, align 8" [multest.cc:57->multest.cc:262]   --->   Operation 138 'load' 'z2_digits_data_V_loa' <Predicate = (!icmp_ln51)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 16 <SV = 7> <Delay = 1.76>
ST_16 : Operation 139 [1/2] (1.76ns)   --->   "%z0_digits_data_V_loa = load i64* %z0_digits_data_V_add, align 8" [multest.cc:56->multest.cc:262]   --->   Operation 139 'load' 'z0_digits_data_V_loa' <Predicate = (!icmp_ln51)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_16 : Operation 140 [1/2] (1.76ns)   --->   "%z2_digits_data_V_loa = load i64* %z2_digits_data_V_add, align 8" [multest.cc:57->multest.cc:262]   --->   Operation 140 'load' 'z2_digits_data_V_loa' <Predicate = (!icmp_ln51)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 17 <SV = 8> <Delay = 1.64>
ST_17 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln209 = zext i64 %z0_digits_data_V_loa to i65" [multest.cc:57->multest.cc:262]   --->   Operation 141 'zext' 'zext_ln209' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_17 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln700 = zext i64 %z2_digits_data_V_loa to i65" [multest.cc:56->multest.cc:262]   --->   Operation 142 'zext' 'zext_ln700' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_17 : Operation 143 [1/1] (1.64ns)   --->   "%add_ln700 = add i65 %zext_ln209, %zext_ln700" [multest.cc:57->multest.cc:262]   --->   Operation 143 'add' 'add_ln700' <Predicate = (!icmp_ln51)> <Delay = 1.64> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 9> <Delay = 1.64>
ST_18 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln51 = zext i2 %p_088_0_i to i66" [multest.cc:51->multest.cc:262]   --->   Operation 144 'zext' 'zext_ln51' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_18 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln700_17 = zext i2 %p_088_0_i to i64" [multest.cc:56->multest.cc:262]   --->   Operation 145 'zext' 'zext_ln700_17' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_18 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln700_18 = zext i65 %add_ln700 to i66" [multest.cc:57->multest.cc:262]   --->   Operation 146 'zext' 'zext_ln700_18' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_18 : Operation 147 [1/1] (1.64ns)   --->   "%tmp_V_6 = add i66 %zext_ln700_18, %zext_ln51" [multest.cc:57->multest.cc:262]   --->   Operation 147 'add' 'tmp_V_6' <Predicate = (!icmp_ln51)> <Delay = 1.64> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 148 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln209_10 = add i64 %z2_digits_data_V_loa, %zext_ln700_17" [multest.cc:58->multest.cc:262]   --->   Operation 148 'add' 'add_ln209_10' <Predicate = (!icmp_ln51)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 149 [1/1] (1.20ns) (root node of TernaryAdder)   --->   "%add_ln209_5 = add i64 %add_ln209_10, %z0_digits_data_V_loa" [multest.cc:58->multest.cc:262]   --->   Operation 149 'add' 'add_ln209_5' <Predicate = (!icmp_ln51)> <Delay = 1.20> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 150 [1/1] (0.00ns)   --->   "%trunc_ln = call i2 @_ssdm_op_PartSelect.i2.i66.i32.i32(i66 %tmp_V_6, i32 64, i32 65)" [multest.cc:59->multest.cc:262]   --->   Operation 150 'partselect' 'trunc_ln' <Predicate = (!icmp_ln51)> <Delay = 0.00>

State 19 <SV = 10> <Delay = 1.76>
ST_19 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str18)" [multest.cc:52->multest.cc:262]   --->   Operation 151 'specregionbegin' 'tmp_i' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_19 : Operation 152 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [multest.cc:53->multest.cc:262]   --->   Operation 152 'specpipeline' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_19 : Operation 153 [1/1] (0.00ns)   --->   "%add2_digits_data_V_a = getelementptr [32 x i64]* %add2_digits_data_V, i64 0, i64 %zext_ln56" [multest.cc:58->multest.cc:262]   --->   Operation 153 'getelementptr' 'add2_digits_data_V_a' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_19 : Operation 154 [1/1] (1.76ns)   --->   "store i64 %add_ln209_5, i64* %add2_digits_data_V_a, align 8" [multest.cc:58->multest.cc:262]   --->   Operation 154 'store' <Predicate = (!icmp_ln51)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_19 : Operation 155 [1/1] (0.00ns)   --->   "%empty_30 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str18, i32 %tmp_i)" [multest.cc:60->multest.cc:262]   --->   Operation 155 'specregionend' 'empty_30' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_19 : Operation 156 [1/1] (0.00ns)   --->   "br label %.preheader.i" [multest.cc:51->multest.cc:262]   --->   Operation 156 'br' <Predicate = (!icmp_ln51)> <Delay = 0.00>

State 20 <SV = 7> <Delay = 1.81>
ST_20 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln61 = zext i2 %p_088_0_i to i6" [multest.cc:61->multest.cc:262]   --->   Operation 157 'zext' 'zext_ln61' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln61_4 = zext i4 %z0_tmp_bits to i5" [multest.cc:61->multest.cc:262]   --->   Operation 158 'zext' 'zext_ln61_4' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln61_5 = zext i4 %z2_tmp_bits to i5" [multest.cc:61->multest.cc:262]   --->   Operation 159 'zext' 'zext_ln61_5' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 160 [1/1] (0.87ns)   --->   "%add_ln61 = add i5 %zext_ln61_5, %zext_ln61_4" [multest.cc:61->multest.cc:262]   --->   Operation 160 'add' 'add_ln61' <Predicate = true> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln61_6 = zext i5 %add_ln61 to i6" [multest.cc:61->multest.cc:262]   --->   Operation 161 'zext' 'zext_ln61_6' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 162 [1/1] (0.94ns)   --->   "%add2_tmp_bits = add i6 %zext_ln61, %zext_ln61_6" [multest.cc:61->multest.cc:262]   --->   Operation 162 'add' 'add2_tmp_bits' <Predicate = true> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln61_7 = zext i6 %add2_tmp_bits to i7" [multest.cc:61->multest.cc:262]   --->   Operation 163 'zext' 'zext_ln61_7' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 164 [1/1] (0.95ns)   --->   "br label %.preheader.i2"   --->   Operation 164 'br' <Predicate = true> <Delay = 0.95>

State 21 <SV = 8> <Delay = 1.76>
ST_21 : Operation 165 [1/1] (0.00ns)   --->   "%op2_assign = phi i1 [ %tmp_2, %hls_label_21 ], [ false, %"add_I_O<Bignum<32, 64>, Bignum<32, 64> >.exit" ]" [multest.cc:81->multest.cc:264]   --->   Operation 165 'phi' 'op2_assign' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 166 [1/1] (0.00ns)   --->   "%i_0_i1 = phi i6 [ %i_13, %hls_label_21 ], [ 0, %"add_I_O<Bignum<32, 64>, Bignum<32, 64> >.exit" ]"   --->   Operation 166 'phi' 'i_0_i1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 167 [1/1] (0.82ns)   --->   "%exitcond_i = icmp eq i6 %i_0_i1, -32" [multest.cc:74->multest.cc:264]   --->   Operation 167 'icmp' 'exitcond_i' <Predicate = true> <Delay = 0.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 168 [1/1] (0.00ns)   --->   "%empty_31 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 168 'speclooptripcount' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 169 [1/1] (1.02ns)   --->   "%i_13 = add i6 %i_0_i1, 1" [multest.cc:74->multest.cc:264]   --->   Operation 169 'add' 'i_13' <Predicate = true> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 170 [1/1] (0.00ns)   --->   "br i1 %exitcond_i, label %"sub_I_O<Bignum<32, 64>, Bignum<32, 64> >.exit", label %hls_label_21" [multest.cc:74->multest.cc:264]   --->   Operation 170 'br' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln77 = zext i6 %i_0_i1 to i64" [multest.cc:77->multest.cc:264]   --->   Operation 171 'zext' 'zext_ln77' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_21 : Operation 172 [1/1] (0.00ns)   --->   "%cross_mul_digits_dat_3 = getelementptr [32 x i64]* %cross_mul_digits_dat, i64 0, i64 %zext_ln77" [multest.cc:77->multest.cc:264]   --->   Operation 172 'getelementptr' 'cross_mul_digits_dat_3' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_21 : Operation 173 [2/2] (1.76ns)   --->   "%cross_mul_digits_dat_4 = load i64* %cross_mul_digits_dat_3, align 8" [multest.cc:77->multest.cc:264]   --->   Operation 173 'load' 'cross_mul_digits_dat_4' <Predicate = (!exitcond_i)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_21 : Operation 174 [1/1] (0.00ns)   --->   "%add2_digits_data_V_a_2 = getelementptr [32 x i64]* %add2_digits_data_V, i64 0, i64 %zext_ln77" [multest.cc:78->multest.cc:264]   --->   Operation 174 'getelementptr' 'add2_digits_data_V_a_2' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_21 : Operation 175 [2/2] (1.76ns)   --->   "%add2_digits_data_V_l = load i64* %add2_digits_data_V_a_2, align 8" [multest.cc:78->multest.cc:264]   --->   Operation 175 'load' 'add2_digits_data_V_l' <Predicate = (!exitcond_i)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 22 <SV = 9> <Delay = 1.76>
ST_22 : Operation 176 [1/2] (1.76ns)   --->   "%cross_mul_digits_dat_4 = load i64* %cross_mul_digits_dat_3, align 8" [multest.cc:77->multest.cc:264]   --->   Operation 176 'load' 'cross_mul_digits_dat_4' <Predicate = (!exitcond_i)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_22 : Operation 177 [1/2] (1.76ns)   --->   "%add2_digits_data_V_l = load i64* %add2_digits_data_V_a_2, align 8" [multest.cc:78->multest.cc:264]   --->   Operation 177 'load' 'add2_digits_data_V_l' <Predicate = (!exitcond_i)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 23 <SV = 10> <Delay = 1.64>
ST_23 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln180 = zext i64 %cross_mul_digits_dat_4 to i65" [multest.cc:77->multest.cc:264]   --->   Operation 178 'zext' 'zext_ln180' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_23 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln701 = zext i64 %add2_digits_data_V_l to i65" [multest.cc:78->multest.cc:264]   --->   Operation 179 'zext' 'zext_ln701' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_23 : Operation 180 [1/1] (1.64ns)   --->   "%tmp_V_7 = sub i65 %zext_ln180, %zext_ln701" [multest.cc:78->multest.cc:264]   --->   Operation 180 'sub' 'tmp_V_7' <Predicate = (!exitcond_i)> <Delay = 1.64> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 11> <Delay = 1.64>
ST_24 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node tmp_V_8)   --->   "%select_ln701 = select i1 %op2_assign, i65 -1, i65 0" [multest.cc:79->multest.cc:264]   --->   Operation 181 'select' 'select_ln701' <Predicate = (!exitcond_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_13)   --->   "%select_ln701_2 = select i1 %op2_assign, i64 -1, i64 0" [multest.cc:79->multest.cc:264]   --->   Operation 182 'select' 'select_ln701_2' <Predicate = (!exitcond_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_13)   --->   "%trunc_ln701 = trunc i65 %tmp_V_7 to i64" [multest.cc:79->multest.cc:264]   --->   Operation 183 'trunc' 'trunc_ln701' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_24 : Operation 184 [1/1] (1.64ns) (out node of the LUT)   --->   "%tmp_V_8 = add i65 %select_ln701, %tmp_V_7" [multest.cc:79->multest.cc:264]   --->   Operation 184 'add' 'tmp_V_8' <Predicate = (!exitcond_i)> <Delay = 1.64> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 185 [1/1] (0.00ns)   --->   "%tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i65.i32(i65 %tmp_V_8, i32 64)" [multest.cc:81->multest.cc:264]   --->   Operation 185 'bitselect' 'tmp_2' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_24 : Operation 186 [1/1] (1.64ns) (out node of the LUT)   --->   "%add_ln700_13 = add i64 %trunc_ln701, %select_ln701_2" [multest.cc:84->multest.cc:264]   --->   Operation 186 'add' 'add_ln700_13' <Predicate = (!exitcond_i)> <Delay = 1.64> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 12> <Delay = 1.76>
ST_25 : Operation 187 [1/1] (0.00ns)   --->   "%tmp_i3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str23)" [multest.cc:75->multest.cc:264]   --->   Operation 187 'specregionbegin' 'tmp_i3' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_25 : Operation 188 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [multest.cc:76->multest.cc:264]   --->   Operation 188 'specpipeline' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_25 : Operation 189 [1/1] (0.00ns)   --->   "%z1_digits_data_V_add = getelementptr [32 x i64]* %z1_digits_data_V, i64 0, i64 %zext_ln77" [multest.cc:85->multest.cc:264]   --->   Operation 189 'getelementptr' 'z1_digits_data_V_add' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_25 : Operation 190 [1/1] (1.76ns)   --->   "store i64 %add_ln700_13, i64* %z1_digits_data_V_add, align 8" [multest.cc:85->multest.cc:264]   --->   Operation 190 'store' <Predicate = (!exitcond_i)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_25 : Operation 191 [1/1] (0.00ns)   --->   "%empty_32 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str23, i32 %tmp_i3)" [multest.cc:91->multest.cc:264]   --->   Operation 191 'specregionend' 'empty_32' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_25 : Operation 192 [1/1] (0.00ns)   --->   "br label %.preheader.i2" [multest.cc:74->multest.cc:264]   --->   Operation 192 'br' <Predicate = (!exitcond_i)> <Delay = 0.00>

State 26 <SV = 9> <Delay = 1.97>
ST_26 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node add_ln92)   --->   "%empty_33 = select i1 %op2_assign, i5 -1, i5 0" [multest.cc:81->multest.cc:264]   --->   Operation 193 'select' 'empty_33' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 194 [1/1] (0.94ns) (out node of the LUT)   --->   "%add_ln92 = add i5 %empty_33, %zext_ln257" [multest.cc:92->multest.cc:264]   --->   Operation 194 'add' 'add_ln92' <Predicate = true> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 195 [1/1] (0.00ns)   --->   "%sext_ln92 = sext i5 %add_ln92 to i7" [multest.cc:92->multest.cc:264]   --->   Operation 195 'sext' 'sext_ln92' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 196 [1/1] (1.02ns)   --->   "%z1_tmp_bits = sub i7 %sext_ln92, %zext_ln61_7" [multest.cc:92->multest.cc:264]   --->   Operation 196 'sub' 'z1_tmp_bits' <Predicate = true> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 197 [2/2] (0.00ns)   --->   "call fastcc void @CAT_I_I_I_O.1([32 x i64]* %z0_digits_data_V, i7 %z1_tmp_bits, [32 x i64]* %z1_digits_data_V, [32 x i64]* %z2_digits_data_V, [64 x i64]* %res_digits_data_V)" [multest.cc:266]   --->   Operation 197 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 10> <Delay = 1.36>
ST_27 : Operation 198 [1/2] (0.00ns)   --->   "call fastcc void @CAT_I_I_I_O.1([32 x i64]* %z0_digits_data_V, i7 %z1_tmp_bits, [32 x i64]* %z1_digits_data_V, [32 x i64]* %z2_digits_data_V, [64 x i64]* %res_digits_data_V)" [multest.cc:266]   --->   Operation 198 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 199 [1/1] (0.41ns)   --->   "%icmp_ln269 = icmp eq i2 %rhs_tmp_bits_read_2, 0" [multest.cc:269]   --->   Operation 199 'icmp' 'icmp_ln269' <Predicate = true> <Delay = 0.41> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 200 [1/1] (0.95ns)   --->   "br i1 %icmp_ln269, label %._crit_edge, label %.preheader267.preheader" [multest.cc:269]   --->   Operation 200 'br' <Predicate = true> <Delay = 0.95>
ST_27 : Operation 201 [1/1] (0.95ns)   --->   "br label %.preheader267" [multest.cc:273]   --->   Operation 201 'br' <Predicate = (!icmp_ln269)> <Delay = 0.95>

State 28 <SV = 11> <Delay = 1.76>
ST_28 : Operation 202 [1/1] (0.00ns)   --->   "%p_084_0 = phi i2 [ %trunc_ln858_6, %hls_label_8 ], [ 0, %.preheader267.preheader ]" [multest.cc:279]   --->   Operation 202 'phi' 'p_084_0' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 203 [1/1] (0.00ns)   --->   "%i4_0 = phi i6 [ %i_14, %hls_label_8 ], [ 0, %.preheader267.preheader ]"   --->   Operation 203 'phi' 'i4_0' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 204 [1/1] (0.00ns)   --->   "%j_0 = phi i7 [ %j, %hls_label_8 ], [ 32, %.preheader267.preheader ]"   --->   Operation 204 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 205 [1/1] (0.82ns)   --->   "%icmp_ln273 = icmp eq i6 %i4_0, -32" [multest.cc:273]   --->   Operation 205 'icmp' 'icmp_ln273' <Predicate = true> <Delay = 0.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 206 [1/1] (0.00ns)   --->   "%empty_34 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 206 'speclooptripcount' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 207 [1/1] (1.02ns)   --->   "%i_14 = add i6 %i4_0, 1" [multest.cc:273]   --->   Operation 207 'add' 'i_14' <Predicate = true> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 208 [1/1] (0.00ns)   --->   "br i1 %icmp_ln273, label %._crit_edge.loopexit, label %hls_label_8" [multest.cc:273]   --->   Operation 208 'br' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 209 [1/1] (0.00ns)   --->   "%zext_ln276 = zext i6 %i4_0 to i64" [multest.cc:276]   --->   Operation 209 'zext' 'zext_ln276' <Predicate = (!icmp_ln273)> <Delay = 0.00>
ST_28 : Operation 210 [1/1] (0.00ns)   --->   "%lhs_digits_data_V_ad_4 = getelementptr [32 x i64]* %lhs_digits_data_V, i64 0, i64 %zext_ln276" [multest.cc:276]   --->   Operation 210 'getelementptr' 'lhs_digits_data_V_ad_4' <Predicate = (!icmp_ln273)> <Delay = 0.00>
ST_28 : Operation 211 [2/2] (1.76ns)   --->   "%lhs_digits_data_V_lo_4 = load i64* %lhs_digits_data_V_ad_4, align 8" [multest.cc:276]   --->   Operation 211 'load' 'lhs_digits_data_V_lo_4' <Predicate = (!icmp_ln273)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_28 : Operation 212 [1/1] (0.00ns)   --->   "%zext_ln277 = zext i7 %j_0 to i64" [multest.cc:277]   --->   Operation 212 'zext' 'zext_ln277' <Predicate = (!icmp_ln273)> <Delay = 0.00>
ST_28 : Operation 213 [1/1] (0.00ns)   --->   "%res_digits_data_V_ad = getelementptr [64 x i64]* %res_digits_data_V, i64 0, i64 %zext_ln277" [multest.cc:277]   --->   Operation 213 'getelementptr' 'res_digits_data_V_ad' <Predicate = (!icmp_ln273)> <Delay = 0.00>
ST_28 : Operation 214 [2/2] (1.76ns)   --->   "%res_digits_data_V_lo = load i64* %res_digits_data_V_ad, align 8" [multest.cc:277]   --->   Operation 214 'load' 'res_digits_data_V_lo' <Predicate = (!icmp_ln273)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_28 : Operation 215 [1/1] (1.10ns)   --->   "%j = add i7 %j_0, 1" [multest.cc:273]   --->   Operation 215 'add' 'j' <Predicate = (!icmp_ln273)> <Delay = 1.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 12> <Delay = 1.76>
ST_29 : Operation 216 [1/2] (1.76ns)   --->   "%lhs_digits_data_V_lo_4 = load i64* %lhs_digits_data_V_ad_4, align 8" [multest.cc:276]   --->   Operation 216 'load' 'lhs_digits_data_V_lo_4' <Predicate = (!icmp_ln273)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_29 : Operation 217 [1/2] (1.76ns)   --->   "%res_digits_data_V_lo = load i64* %res_digits_data_V_ad, align 8" [multest.cc:277]   --->   Operation 217 'load' 'res_digits_data_V_lo' <Predicate = (!icmp_ln273)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 30 <SV = 13> <Delay = 1.64>
ST_30 : Operation 218 [1/1] (0.00ns)   --->   "%zext_ln277_1 = zext i64 %lhs_digits_data_V_lo_4 to i65" [multest.cc:277]   --->   Operation 218 'zext' 'zext_ln277_1' <Predicate = (!icmp_ln273)> <Delay = 0.00>
ST_30 : Operation 219 [1/1] (0.00ns)   --->   "%zext_ln700_19 = zext i64 %res_digits_data_V_lo to i65" [multest.cc:276]   --->   Operation 219 'zext' 'zext_ln700_19' <Predicate = (!icmp_ln273)> <Delay = 0.00>
ST_30 : Operation 220 [1/1] (1.64ns)   --->   "%add_ln700_14 = add i65 %zext_ln277_1, %zext_ln700_19" [multest.cc:277]   --->   Operation 220 'add' 'add_ln700_14' <Predicate = (!icmp_ln273)> <Delay = 1.64> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 14> <Delay = 1.64>
ST_31 : Operation 221 [1/1] (0.00ns)   --->   "%zext_ln273 = zext i2 %p_084_0 to i66" [multest.cc:273]   --->   Operation 221 'zext' 'zext_ln273' <Predicate = (!icmp_ln273)> <Delay = 0.00>
ST_31 : Operation 222 [1/1] (0.00ns)   --->   "%zext_ln700_20 = zext i2 %p_084_0 to i64" [multest.cc:276]   --->   Operation 222 'zext' 'zext_ln700_20' <Predicate = (!icmp_ln273)> <Delay = 0.00>
ST_31 : Operation 223 [1/1] (0.00ns)   --->   "%zext_ln700_21 = zext i65 %add_ln700_14 to i66" [multest.cc:277]   --->   Operation 223 'zext' 'zext_ln700_21' <Predicate = (!icmp_ln273)> <Delay = 0.00>
ST_31 : Operation 224 [1/1] (1.64ns)   --->   "%tmp_V = add i66 %zext_ln700_21, %zext_ln273" [multest.cc:277]   --->   Operation 224 'add' 'tmp_V' <Predicate = (!icmp_ln273)> <Delay = 1.64> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 225 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln209_11 = add i64 %res_digits_data_V_lo, %zext_ln700_20" [multest.cc:278]   --->   Operation 225 'add' 'add_ln209_11' <Predicate = (!icmp_ln273)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 226 [1/1] (1.20ns) (root node of TernaryAdder)   --->   "%add_ln209 = add i64 %add_ln209_11, %lhs_digits_data_V_lo_4" [multest.cc:278]   --->   Operation 226 'add' 'add_ln209' <Predicate = (!icmp_ln273)> <Delay = 1.20> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 227 [1/1] (0.00ns)   --->   "%trunc_ln858_6 = call i2 @_ssdm_op_PartSelect.i2.i66.i32.i32(i66 %tmp_V, i32 64, i32 65)" [multest.cc:279]   --->   Operation 227 'partselect' 'trunc_ln858_6' <Predicate = (!icmp_ln273)> <Delay = 0.00>

State 32 <SV = 15> <Delay = 1.76>
ST_32 : Operation 228 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str19)" [multest.cc:274]   --->   Operation 228 'specregionbegin' 'tmp' <Predicate = (!icmp_ln273)> <Delay = 0.00>
ST_32 : Operation 229 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [multest.cc:275]   --->   Operation 229 'specpipeline' <Predicate = (!icmp_ln273)> <Delay = 0.00>
ST_32 : Operation 230 [1/1] (1.76ns)   --->   "store i64 %add_ln209, i64* %res_digits_data_V_ad, align 8" [multest.cc:278]   --->   Operation 230 'store' <Predicate = (!icmp_ln273)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_32 : Operation 231 [1/1] (0.00ns)   --->   "%empty_35 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str19, i32 %tmp)" [multest.cc:280]   --->   Operation 231 'specregionend' 'empty_35' <Predicate = (!icmp_ln273)> <Delay = 0.00>
ST_32 : Operation 232 [1/1] (0.00ns)   --->   "br label %.preheader267" [multest.cc:273]   --->   Operation 232 'br' <Predicate = (!icmp_ln273)> <Delay = 0.00>

State 33 <SV = 12> <Delay = 1.36>
ST_33 : Operation 233 [1/1] (0.95ns)   --->   "br label %._crit_edge"   --->   Operation 233 'br' <Predicate = (!icmp_ln269)> <Delay = 0.95>
ST_33 : Operation 234 [1/1] (0.00ns)   --->   "%res_tmp_bits_0 = phi i2 [ 0, %"sub_I_O<Bignum<32, 64>, Bignum<32, 64> >.exit" ], [ %p_084_0, %._crit_edge.loopexit ]" [multest.cc:279]   --->   Operation 234 'phi' 'res_tmp_bits_0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 235 [1/1] (0.00ns)   --->   "%zext_ln283 = zext i2 %res_tmp_bits_0 to i3" [multest.cc:283]   --->   Operation 235 'zext' 'zext_ln283' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 236 [1/1] (0.41ns)   --->   "%icmp_ln283 = icmp eq i2 %lhs_tmp_bits_read_2, 0" [multest.cc:283]   --->   Operation 236 'icmp' 'icmp_ln283' <Predicate = true> <Delay = 0.41> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 237 [1/1] (0.95ns)   --->   "br i1 %icmp_ln283, label %._crit_edge271, label %.preheader.preheader" [multest.cc:283]   --->   Operation 237 'br' <Predicate = true> <Delay = 0.95>
ST_33 : Operation 238 [1/1] (0.95ns)   --->   "br label %.preheader" [multest.cc:287]   --->   Operation 238 'br' <Predicate = (!icmp_ln283)> <Delay = 0.95>

State 34 <SV = 13> <Delay = 1.76>
ST_34 : Operation 239 [1/1] (0.00ns)   --->   "%p_0160_0 = phi i2 [ %trunc_ln858_7, %hls_label_9 ], [ 0, %.preheader.preheader ]" [multest.cc:293]   --->   Operation 239 'phi' 'p_0160_0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 240 [1/1] (0.00ns)   --->   "%i7_0 = phi i6 [ %i_15, %hls_label_9 ], [ 0, %.preheader.preheader ]"   --->   Operation 240 'phi' 'i7_0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 241 [1/1] (0.00ns)   --->   "%j8_0 = phi i7 [ %j_5, %hls_label_9 ], [ 32, %.preheader.preheader ]"   --->   Operation 241 'phi' 'j8_0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 242 [1/1] (0.82ns)   --->   "%icmp_ln287 = icmp eq i6 %i7_0, -32" [multest.cc:287]   --->   Operation 242 'icmp' 'icmp_ln287' <Predicate = true> <Delay = 0.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 243 [1/1] (0.00ns)   --->   "%empty_36 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 243 'speclooptripcount' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 244 [1/1] (1.02ns)   --->   "%i_15 = add i6 %i7_0, 1" [multest.cc:287]   --->   Operation 244 'add' 'i_15' <Predicate = true> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 245 [1/1] (0.00ns)   --->   "br i1 %icmp_ln287, label %7, label %hls_label_9" [multest.cc:287]   --->   Operation 245 'br' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 246 [1/1] (0.00ns)   --->   "%zext_ln290 = zext i6 %i7_0 to i64" [multest.cc:290]   --->   Operation 246 'zext' 'zext_ln290' <Predicate = (!icmp_ln287)> <Delay = 0.00>
ST_34 : Operation 247 [1/1] (0.00ns)   --->   "%rhs_digits_data_V_ad_4 = getelementptr [32 x i64]* %rhs_digits_data_V, i64 0, i64 %zext_ln290" [multest.cc:290]   --->   Operation 247 'getelementptr' 'rhs_digits_data_V_ad_4' <Predicate = (!icmp_ln287)> <Delay = 0.00>
ST_34 : Operation 248 [2/2] (1.76ns)   --->   "%rhs_digits_data_V_lo_4 = load i64* %rhs_digits_data_V_ad_4, align 8" [multest.cc:290]   --->   Operation 248 'load' 'rhs_digits_data_V_lo_4' <Predicate = (!icmp_ln287)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_34 : Operation 249 [1/1] (0.00ns)   --->   "%zext_ln291 = zext i7 %j8_0 to i64" [multest.cc:291]   --->   Operation 249 'zext' 'zext_ln291' <Predicate = (!icmp_ln287)> <Delay = 0.00>
ST_34 : Operation 250 [1/1] (0.00ns)   --->   "%res_digits_data_V_ad_2 = getelementptr [64 x i64]* %res_digits_data_V, i64 0, i64 %zext_ln291" [multest.cc:291]   --->   Operation 250 'getelementptr' 'res_digits_data_V_ad_2' <Predicate = (!icmp_ln287)> <Delay = 0.00>
ST_34 : Operation 251 [2/2] (1.76ns)   --->   "%res_digits_data_V_lo_2 = load i64* %res_digits_data_V_ad_2, align 8" [multest.cc:291]   --->   Operation 251 'load' 'res_digits_data_V_lo_2' <Predicate = (!icmp_ln287)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_34 : Operation 252 [1/1] (1.10ns)   --->   "%j_5 = add i7 %j8_0, 1" [multest.cc:287]   --->   Operation 252 'add' 'j_5' <Predicate = (!icmp_ln287)> <Delay = 1.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 14> <Delay = 1.76>
ST_35 : Operation 253 [1/2] (1.76ns)   --->   "%rhs_digits_data_V_lo_4 = load i64* %rhs_digits_data_V_ad_4, align 8" [multest.cc:290]   --->   Operation 253 'load' 'rhs_digits_data_V_lo_4' <Predicate = (!icmp_ln287)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_35 : Operation 254 [1/2] (1.76ns)   --->   "%res_digits_data_V_lo_2 = load i64* %res_digits_data_V_ad_2, align 8" [multest.cc:291]   --->   Operation 254 'load' 'res_digits_data_V_lo_2' <Predicate = (!icmp_ln287)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 36 <SV = 15> <Delay = 1.64>
ST_36 : Operation 255 [1/1] (0.00ns)   --->   "%zext_ln291_1 = zext i64 %rhs_digits_data_V_lo_4 to i65" [multest.cc:291]   --->   Operation 255 'zext' 'zext_ln291_1' <Predicate = (!icmp_ln287)> <Delay = 0.00>
ST_36 : Operation 256 [1/1] (0.00ns)   --->   "%zext_ln700_22 = zext i64 %res_digits_data_V_lo_2 to i65" [multest.cc:290]   --->   Operation 256 'zext' 'zext_ln700_22' <Predicate = (!icmp_ln287)> <Delay = 0.00>
ST_36 : Operation 257 [1/1] (1.64ns)   --->   "%add_ln700_16 = add i65 %zext_ln291_1, %zext_ln700_22" [multest.cc:291]   --->   Operation 257 'add' 'add_ln700_16' <Predicate = (!icmp_ln287)> <Delay = 1.64> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 16> <Delay = 1.64>
ST_37 : Operation 258 [1/1] (0.00ns)   --->   "%zext_ln287 = zext i2 %p_0160_0 to i66" [multest.cc:287]   --->   Operation 258 'zext' 'zext_ln287' <Predicate = (!icmp_ln287)> <Delay = 0.00>
ST_37 : Operation 259 [1/1] (0.00ns)   --->   "%zext_ln700_23 = zext i2 %p_0160_0 to i64" [multest.cc:290]   --->   Operation 259 'zext' 'zext_ln700_23' <Predicate = (!icmp_ln287)> <Delay = 0.00>
ST_37 : Operation 260 [1/1] (0.00ns)   --->   "%zext_ln700_24 = zext i65 %add_ln700_16 to i66" [multest.cc:291]   --->   Operation 260 'zext' 'zext_ln700_24' <Predicate = (!icmp_ln287)> <Delay = 0.00>
ST_37 : Operation 261 [1/1] (1.64ns)   --->   "%tmp_V_9 = add i66 %zext_ln700_24, %zext_ln287" [multest.cc:291]   --->   Operation 261 'add' 'tmp_V_9' <Predicate = (!icmp_ln287)> <Delay = 1.64> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 262 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln209_12 = add i64 %res_digits_data_V_lo_2, %zext_ln700_23" [multest.cc:292]   --->   Operation 262 'add' 'add_ln209_12' <Predicate = (!icmp_ln287)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 263 [1/1] (1.20ns) (root node of TernaryAdder)   --->   "%add_ln209_4 = add i64 %add_ln209_12, %rhs_digits_data_V_lo_4" [multest.cc:292]   --->   Operation 263 'add' 'add_ln209_4' <Predicate = (!icmp_ln287)> <Delay = 1.20> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 264 [1/1] (0.00ns)   --->   "%trunc_ln858_7 = call i2 @_ssdm_op_PartSelect.i2.i66.i32.i32(i66 %tmp_V_9, i32 64, i32 65)" [multest.cc:293]   --->   Operation 264 'partselect' 'trunc_ln858_7' <Predicate = (!icmp_ln287)> <Delay = 0.00>

State 38 <SV = 17> <Delay = 1.76>
ST_38 : Operation 265 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str20)" [multest.cc:288]   --->   Operation 265 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln287)> <Delay = 0.00>
ST_38 : Operation 266 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [multest.cc:289]   --->   Operation 266 'specpipeline' <Predicate = (!icmp_ln287)> <Delay = 0.00>
ST_38 : Operation 267 [1/1] (1.76ns)   --->   "store i64 %add_ln209_4, i64* %res_digits_data_V_ad_2, align 8" [multest.cc:292]   --->   Operation 267 'store' <Predicate = (!icmp_ln287)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_38 : Operation 268 [1/1] (0.00ns)   --->   "%empty_37 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str20, i32 %tmp_3)" [multest.cc:294]   --->   Operation 268 'specregionend' 'empty_37' <Predicate = (!icmp_ln287)> <Delay = 0.00>
ST_38 : Operation 269 [1/1] (0.00ns)   --->   "br label %.preheader" [multest.cc:287]   --->   Operation 269 'br' <Predicate = (!icmp_ln287)> <Delay = 0.00>

State 39 <SV = 14> <Delay = 0.95>
ST_39 : Operation 270 [1/1] (0.00ns)   --->   "%zext_ln295 = zext i2 %p_0160_0 to i3" [multest.cc:295]   --->   Operation 270 'zext' 'zext_ln295' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 271 [1/1] (0.60ns)   --->   "%add_ln295 = add i3 %zext_ln283, %zext_ln295" [multest.cc:295]   --->   Operation 271 'add' 'add_ln295' <Predicate = true> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 272 [1/1] (0.95ns)   --->   "br label %._crit_edge271" [multest.cc:296]   --->   Operation 272 'br' <Predicate = true> <Delay = 0.95>

State 40 <SV = 15> <Delay = 1.49>
ST_40 : Operation 273 [1/1] (0.00ns) (grouped into LUT with out node add_ln297)   --->   "%res_tmp_bits_1 = phi i3 [ %zext_ln283, %._crit_edge ], [ %add_ln295, %7 ]" [multest.cc:283]   --->   Operation 273 'phi' 'res_tmp_bits_1' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node add_ln297)   --->   "%zext_ln297 = zext i3 %res_tmp_bits_1 to i4" [multest.cc:297]   --->   Operation 274 'zext' 'zext_ln297' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 275 [1/1] (0.00ns)   --->   "%zext_ln297_3 = zext i2 %rhs_tmp_bits_read_2 to i4" [multest.cc:297]   --->   Operation 275 'zext' 'zext_ln297_3' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 276 [1/1] (0.00ns)   --->   "%zext_ln297_4 = zext i2 %lhs_tmp_bits_read_2 to i4" [multest.cc:297]   --->   Operation 276 'zext' 'zext_ln297_4' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 277 [1/1] (0.62ns)   --->   "%mul_ln297 = mul i4 %zext_ln297_3, %zext_ln297_4" [multest.cc:297]   --->   Operation 277 'mul' 'mul_ln297' <Predicate = true> <Delay = 0.62> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 278 [1/1] (0.87ns) (out node of the LUT)   --->   "%add_ln297 = add i4 %zext_ln297, %mul_ln297" [multest.cc:297]   --->   Operation 278 'add' 'add_ln297' <Predicate = true> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 279 [1/1] (0.00ns)   --->   "ret i4 %add_ln297" [multest.cc:299]   --->   Operation 279 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ lhs_tmp_bits_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ lhs_digits_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ rhs_tmp_bits_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rhs_digits_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ res_digits_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
rhs_tmp_bits_read_2    (read             ) [ 00111111111111111111111111111111111111111]
lhs_tmp_bits_read_2    (read             ) [ 00111111111111111111111111111111111111111]
lhs0_digits_data_V     (alloca           ) [ 00111111111111100000000000000000000000000]
lhs1_digits_data_V     (alloca           ) [ 00111111111111100000000000000000000000000]
rhs0_digits_data_V     (alloca           ) [ 00111111111111100000000000000000000000000]
rhs1_digits_data_V     (alloca           ) [ 00111111111111100000000000000000000000000]
lhs0_tmp_digits_data   (alloca           ) [ 00111111111111100000000000000000000000000]
lhs1_tmp_digits_data   (alloca           ) [ 00111111111111100000000000000000000000000]
rhs0_tmp_digits_data   (alloca           ) [ 00111111111111100000000000000000000000000]
rhs1_tmp_digits_data   (alloca           ) [ 00111111111111100000000000000000000000000]
z0_digits_data_V       (alloca           ) [ 00111111111111111111111111110000000000000]
z2_digits_data_V       (alloca           ) [ 00111111111111111111111111110000000000000]
cross_mul_digits_dat   (alloca           ) [ 00111111111111111111111111000000000000000]
add2_digits_data_V     (alloca           ) [ 00111111111111111111111111000000000000000]
z1_digits_data_V       (alloca           ) [ 00111111111111111111111111110000000000000]
br_ln246               (br               ) [ 01111000000000000000000000000000000000000]
i_0                    (phi              ) [ 00100000000000000000000000000000000000000]
icmp_ln246             (icmp             ) [ 00111000000000000000000000000000000000000]
empty                  (speclooptripcount) [ 00000000000000000000000000000000000000000]
i                      (add              ) [ 01111000000000000000000000000000000000000]
br_ln246               (br               ) [ 00000000000000000000000000000000000000000]
zext_ln246             (zext             ) [ 00011000000000000000000000000000000000000]
lhs_digits_data_V_ad   (getelementptr    ) [ 00010000000000000000000000000000000000000]
br_ln247               (br               ) [ 00111111000000000000000000000000000000000]
lhs_digits_data_V_lo   (load             ) [ 00001000000000000000000000000000000000000]
lhs0_tmp_digits_data_2 (getelementptr    ) [ 00000000000000000000000000000000000000000]
store_ln246            (store            ) [ 00000000000000000000000000000000000000000]
lhs0_digits_data_V_a   (getelementptr    ) [ 00000000000000000000000000000000000000000]
store_ln246            (store            ) [ 00000000000000000000000000000000000000000]
br_ln246               (br               ) [ 01111000000000000000000000000000000000000]
i1_0                   (phi              ) [ 00000111000000000000000000000000000000000]
icmp_ln247             (icmp             ) [ 00000111000000000000000000000000000000000]
empty_26               (speclooptripcount) [ 00000000000000000000000000000000000000000]
i_9                    (add              ) [ 00100111000000000000000000000000000000000]
br_ln247               (br               ) [ 00000000000000000000000000000000000000000]
xor_ln247              (xor              ) [ 00000000000000000000000000000000000000000]
zext_ln247_2           (zext             ) [ 00000000000000000000000000000000000000000]
lhs_digits_data_V_ad_3 (getelementptr    ) [ 00000010000000000000000000000000000000000]
br_ln248               (br               ) [ 00000111111000000000000000000000000000000]
lhs_digits_data_V_lo_3 (load             ) [ 00000001000000000000000000000000000000000]
zext_ln247             (zext             ) [ 00000000000000000000000000000000000000000]
lhs1_tmp_digits_data_2 (getelementptr    ) [ 00000000000000000000000000000000000000000]
store_ln247            (store            ) [ 00000000000000000000000000000000000000000]
lhs1_digits_data_V_a   (getelementptr    ) [ 00000000000000000000000000000000000000000]
store_ln247            (store            ) [ 00000000000000000000000000000000000000000]
br_ln247               (br               ) [ 00100111000000000000000000000000000000000]
i2_0                   (phi              ) [ 00000000100000000000000000000000000000000]
icmp_ln248             (icmp             ) [ 00000000111000000000000000000000000000000]
empty_27               (speclooptripcount) [ 00000000000000000000000000000000000000000]
i_10                   (add              ) [ 00000100111000000000000000000000000000000]
br_ln248               (br               ) [ 00000000000000000000000000000000000000000]
zext_ln248             (zext             ) [ 00000000011000000000000000000000000000000]
rhs_digits_data_V_ad   (getelementptr    ) [ 00000000010000000000000000000000000000000]
br_ln249               (br               ) [ 00000000111111000000000000000000000000000]
rhs_digits_data_V_lo   (load             ) [ 00000000001000000000000000000000000000000]
rhs0_tmp_digits_data_2 (getelementptr    ) [ 00000000000000000000000000000000000000000]
store_ln248            (store            ) [ 00000000000000000000000000000000000000000]
rhs0_digits_data_V_a   (getelementptr    ) [ 00000000000000000000000000000000000000000]
store_ln248            (store            ) [ 00000000000000000000000000000000000000000]
br_ln248               (br               ) [ 00000100111000000000000000000000000000000]
i3_0                   (phi              ) [ 00000000000111000000000000000000000000000]
icmp_ln249             (icmp             ) [ 00000000000111000000000000000000000000000]
empty_28               (speclooptripcount) [ 00000000000000000000000000000000000000000]
i_11                   (add              ) [ 00000000100111000000000000000000000000000]
br_ln249               (br               ) [ 00000000000000000000000000000000000000000]
xor_ln249              (xor              ) [ 00000000000000000000000000000000000000000]
zext_ln249_2           (zext             ) [ 00000000000000000000000000000000000000000]
rhs_digits_data_V_ad_3 (getelementptr    ) [ 00000000000010000000000000000000000000000]
rhs_digits_data_V_lo_3 (load             ) [ 00000000000001000000000000000000000000000]
zext_ln249             (zext             ) [ 00000000000000000000000000000000000000000]
rhs1_tmp_digits_data_2 (getelementptr    ) [ 00000000000000000000000000000000000000000]
store_ln249            (store            ) [ 00000000000000000000000000000000000000000]
rhs1_digits_data_V_a   (getelementptr    ) [ 00000000000000000000000000000000000000000]
store_ln249            (store            ) [ 00000000000000000000000000000000000000000]
br_ln249               (br               ) [ 00000000100111000000000000000000000000000]
z0_tmp_bits            (call             ) [ 00000000000000011111100000000000000000000]
z2_tmp_bits            (call             ) [ 00000000000000011111100000000000000000000]
cross_mul_tmp_bits     (call             ) [ 00000000000000000000000000000000000000000]
zext_ln257             (zext             ) [ 00000000000000011111111111100000000000000]
br_ln51                (br               ) [ 00000000000000111111000000000000000000000]
p_088_0_i              (phi              ) [ 00000000000000011110100000000000000000000]
i_0_i                  (phi              ) [ 00000000000000010000000000000000000000000]
icmp_ln51              (icmp             ) [ 00000000000000011111000000000000000000000]
empty_29               (speclooptripcount) [ 00000000000000000000000000000000000000000]
i_12                   (add              ) [ 00000000000000111111000000000000000000000]
br_ln51                (br               ) [ 00000000000000000000000000000000000000000]
zext_ln56              (zext             ) [ 00000000000000011111000000000000000000000]
z0_digits_data_V_add   (getelementptr    ) [ 00000000000000011000000000000000000000000]
z2_digits_data_V_add   (getelementptr    ) [ 00000000000000011000000000000000000000000]
z0_digits_data_V_loa   (load             ) [ 00000000000000010110000000000000000000000]
z2_digits_data_V_loa   (load             ) [ 00000000000000010110000000000000000000000]
zext_ln209             (zext             ) [ 00000000000000000000000000000000000000000]
zext_ln700             (zext             ) [ 00000000000000000000000000000000000000000]
add_ln700              (add              ) [ 00000000000000010010000000000000000000000]
zext_ln51              (zext             ) [ 00000000000000000000000000000000000000000]
zext_ln700_17          (zext             ) [ 00000000000000000000000000000000000000000]
zext_ln700_18          (zext             ) [ 00000000000000000000000000000000000000000]
tmp_V_6                (add              ) [ 00000000000000000000000000000000000000000]
add_ln209_10           (add              ) [ 00000000000000000000000000000000000000000]
add_ln209_5            (add              ) [ 00000000000000010001000000000000000000000]
trunc_ln               (partselect       ) [ 00000000000000110001000000000000000000000]
tmp_i                  (specregionbegin  ) [ 00000000000000000000000000000000000000000]
specpipeline_ln53      (specpipeline     ) [ 00000000000000000000000000000000000000000]
add2_digits_data_V_a   (getelementptr    ) [ 00000000000000000000000000000000000000000]
store_ln58             (store            ) [ 00000000000000000000000000000000000000000]
empty_30               (specregionend    ) [ 00000000000000000000000000000000000000000]
br_ln51                (br               ) [ 00000000000000111111000000000000000000000]
zext_ln61              (zext             ) [ 00000000000000000000000000000000000000000]
zext_ln61_4            (zext             ) [ 00000000000000000000000000000000000000000]
zext_ln61_5            (zext             ) [ 00000000000000000000000000000000000000000]
add_ln61               (add              ) [ 00000000000000000000000000000000000000000]
zext_ln61_6            (zext             ) [ 00000000000000000000000000000000000000000]
add2_tmp_bits          (add              ) [ 00000000000000000000000000000000000000000]
zext_ln61_7            (zext             ) [ 00000000000000000000011111100000000000000]
br_ln0                 (br               ) [ 00000000000000000000111111000000000000000]
op2_assign             (phi              ) [ 00000000000000000000011110100000000000000]
i_0_i1                 (phi              ) [ 00000000000000000000010000000000000000000]
exitcond_i             (icmp             ) [ 00000000000000000000011111000000000000000]
empty_31               (speclooptripcount) [ 00000000000000000000000000000000000000000]
i_13                   (add              ) [ 00000000000000000000111111000000000000000]
br_ln74                (br               ) [ 00000000000000000000000000000000000000000]
zext_ln77              (zext             ) [ 00000000000000000000011111000000000000000]
cross_mul_digits_dat_3 (getelementptr    ) [ 00000000000000000000011000000000000000000]
add2_digits_data_V_a_2 (getelementptr    ) [ 00000000000000000000011000000000000000000]
cross_mul_digits_dat_4 (load             ) [ 00000000000000000000010100000000000000000]
add2_digits_data_V_l   (load             ) [ 00000000000000000000010100000000000000000]
zext_ln180             (zext             ) [ 00000000000000000000000000000000000000000]
zext_ln701             (zext             ) [ 00000000000000000000000000000000000000000]
tmp_V_7                (sub              ) [ 00000000000000000000010010000000000000000]
select_ln701           (select           ) [ 00000000000000000000000000000000000000000]
select_ln701_2         (select           ) [ 00000000000000000000000000000000000000000]
trunc_ln701            (trunc            ) [ 00000000000000000000000000000000000000000]
tmp_V_8                (add              ) [ 00000000000000000000000000000000000000000]
tmp_2                  (bitselect        ) [ 00000000000000000000110001000000000000000]
add_ln700_13           (add              ) [ 00000000000000000000010001000000000000000]
tmp_i3                 (specregionbegin  ) [ 00000000000000000000000000000000000000000]
specpipeline_ln76      (specpipeline     ) [ 00000000000000000000000000000000000000000]
z1_digits_data_V_add   (getelementptr    ) [ 00000000000000000000000000000000000000000]
store_ln85             (store            ) [ 00000000000000000000000000000000000000000]
empty_32               (specregionend    ) [ 00000000000000000000000000000000000000000]
br_ln74                (br               ) [ 00000000000000000000111111000000000000000]
empty_33               (select           ) [ 00000000000000000000000000000000000000000]
add_ln92               (add              ) [ 00000000000000000000000000000000000000000]
sext_ln92              (sext             ) [ 00000000000000000000000000000000000000000]
z1_tmp_bits            (sub              ) [ 00000000000000000000000000010000000000000]
call_ln266             (call             ) [ 00000000000000000000000000000000000000000]
icmp_ln269             (icmp             ) [ 00000000000000000000000000011111110000000]
br_ln269               (br               ) [ 00000000000000000000000000011111110000000]
br_ln273               (br               ) [ 00000000000000000000000000011111100000000]
p_084_0                (phi              ) [ 00000000000000000000000000011111010000000]
i4_0                   (phi              ) [ 00000000000000000000000000001000000000000]
j_0                    (phi              ) [ 00000000000000000000000000001000000000000]
icmp_ln273             (icmp             ) [ 00000000000000000000000000001111100000000]
empty_34               (speclooptripcount) [ 00000000000000000000000000000000000000000]
i_14                   (add              ) [ 00000000000000000000000000011111100000000]
br_ln273               (br               ) [ 00000000000000000000000000000000000000000]
zext_ln276             (zext             ) [ 00000000000000000000000000000000000000000]
lhs_digits_data_V_ad_4 (getelementptr    ) [ 00000000000000000000000000001100000000000]
zext_ln277             (zext             ) [ 00000000000000000000000000000000000000000]
res_digits_data_V_ad   (getelementptr    ) [ 00000000000000000000000000001111100000000]
j                      (add              ) [ 00000000000000000000000000011111100000000]
lhs_digits_data_V_lo_4 (load             ) [ 00000000000000000000000000001011000000000]
res_digits_data_V_lo   (load             ) [ 00000000000000000000000000001011000000000]
zext_ln277_1           (zext             ) [ 00000000000000000000000000000000000000000]
zext_ln700_19          (zext             ) [ 00000000000000000000000000000000000000000]
add_ln700_14           (add              ) [ 00000000000000000000000000001001000000000]
zext_ln273             (zext             ) [ 00000000000000000000000000000000000000000]
zext_ln700_20          (zext             ) [ 00000000000000000000000000000000000000000]
zext_ln700_21          (zext             ) [ 00000000000000000000000000000000000000000]
tmp_V                  (add              ) [ 00000000000000000000000000000000000000000]
add_ln209_11           (add              ) [ 00000000000000000000000000000000000000000]
add_ln209              (add              ) [ 00000000000000000000000000001000100000000]
trunc_ln858_6          (partselect       ) [ 00000000000000000000000000011000100000000]
tmp                    (specregionbegin  ) [ 00000000000000000000000000000000000000000]
specpipeline_ln275     (specpipeline     ) [ 00000000000000000000000000000000000000000]
store_ln278            (store            ) [ 00000000000000000000000000000000000000000]
empty_35               (specregionend    ) [ 00000000000000000000000000000000000000000]
br_ln273               (br               ) [ 00000000000000000000000000011111100000000]
br_ln0                 (br               ) [ 00000000000000000000000000000000000000000]
res_tmp_bits_0         (phi              ) [ 00000000000000000000000000000000010000000]
zext_ln283             (zext             ) [ 00000000000000000000000000000000011111111]
icmp_ln283             (icmp             ) [ 00000000000000000000000000000000011111100]
br_ln283               (br               ) [ 00000000000000000000000000000000011111111]
br_ln287               (br               ) [ 00000000000000000000000000000000011111100]
p_0160_0               (phi              ) [ 00000000000000000000000000000000001111010]
i7_0                   (phi              ) [ 00000000000000000000000000000000001000000]
j8_0                   (phi              ) [ 00000000000000000000000000000000001000000]
icmp_ln287             (icmp             ) [ 00000000000000000000000000000000001111100]
empty_36               (speclooptripcount) [ 00000000000000000000000000000000000000000]
i_15                   (add              ) [ 00000000000000000000000000000000011111100]
br_ln287               (br               ) [ 00000000000000000000000000000000000000000]
zext_ln290             (zext             ) [ 00000000000000000000000000000000000000000]
rhs_digits_data_V_ad_4 (getelementptr    ) [ 00000000000000000000000000000000001100000]
zext_ln291             (zext             ) [ 00000000000000000000000000000000000000000]
res_digits_data_V_ad_2 (getelementptr    ) [ 00000000000000000000000000000000001111100]
j_5                    (add              ) [ 00000000000000000000000000000000011111100]
rhs_digits_data_V_lo_4 (load             ) [ 00000000000000000000000000000000001011000]
res_digits_data_V_lo_2 (load             ) [ 00000000000000000000000000000000001011000]
zext_ln291_1           (zext             ) [ 00000000000000000000000000000000000000000]
zext_ln700_22          (zext             ) [ 00000000000000000000000000000000000000000]
add_ln700_16           (add              ) [ 00000000000000000000000000000000001001000]
zext_ln287             (zext             ) [ 00000000000000000000000000000000000000000]
zext_ln700_23          (zext             ) [ 00000000000000000000000000000000000000000]
zext_ln700_24          (zext             ) [ 00000000000000000000000000000000000000000]
tmp_V_9                (add              ) [ 00000000000000000000000000000000000000000]
add_ln209_12           (add              ) [ 00000000000000000000000000000000000000000]
add_ln209_4            (add              ) [ 00000000000000000000000000000000001000100]
trunc_ln858_7          (partselect       ) [ 00000000000000000000000000000000011000100]
tmp_3                  (specregionbegin  ) [ 00000000000000000000000000000000000000000]
specpipeline_ln289     (specpipeline     ) [ 00000000000000000000000000000000000000000]
store_ln292            (store            ) [ 00000000000000000000000000000000000000000]
empty_37               (specregionend    ) [ 00000000000000000000000000000000000000000]
br_ln287               (br               ) [ 00000000000000000000000000000000011111100]
zext_ln295             (zext             ) [ 00000000000000000000000000000000000000000]
add_ln295              (add              ) [ 00000000000000000000000000000000010000011]
br_ln296               (br               ) [ 00000000000000000000000000000000010000011]
res_tmp_bits_1         (phi              ) [ 00000000000000000000000000000000000000001]
zext_ln297             (zext             ) [ 00000000000000000000000000000000000000000]
zext_ln297_3           (zext             ) [ 00000000000000000000000000000000000000000]
zext_ln297_4           (zext             ) [ 00000000000000000000000000000000000000000]
mul_ln297              (mul              ) [ 00000000000000000000000000000000000000000]
add_ln297              (add              ) [ 00000000000000000000000000000000000000000]
ret_ln299              (ret              ) [ 00000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="lhs_tmp_bits_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lhs_tmp_bits_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="lhs_digits_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lhs_digits_data_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="rhs_tmp_bits_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rhs_tmp_bits_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="rhs_digits_data_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rhs_digits_data_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="res_digits_data_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_digits_data_V"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="karastuba_mul_templa.5"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="karastuba_mul_templa.1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i66.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str18"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i65.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str23"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="CAT_I_I_I_O.1"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str19"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str20"/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="lhs0_digits_data_V_alloca_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lhs0_digits_data_V/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="lhs1_digits_data_V_alloca_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lhs1_digits_data_V/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="rhs0_digits_data_V_alloca_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rhs0_digits_data_V/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="rhs1_digits_data_V_alloca_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rhs1_digits_data_V/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="lhs0_tmp_digits_data_alloca_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lhs0_tmp_digits_data/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="lhs1_tmp_digits_data_alloca_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lhs1_tmp_digits_data/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="rhs0_tmp_digits_data_alloca_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rhs0_tmp_digits_data/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="rhs1_tmp_digits_data_alloca_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rhs1_tmp_digits_data/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="z0_digits_data_V_alloca_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="z0_digits_data_V/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="z2_digits_data_V_alloca_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="z2_digits_data_V/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="cross_mul_digits_dat_alloca_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cross_mul_digits_dat/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="add2_digits_data_V_alloca_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add2_digits_data_V/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="z1_digits_data_V_alloca_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="z1_digits_data_V/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="rhs_tmp_bits_read_2_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="2" slack="0"/>
<pin id="140" dir="0" index="1" bw="2" slack="0"/>
<pin id="141" dir="1" index="2" bw="2" slack="10"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rhs_tmp_bits_read_2/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="lhs_tmp_bits_read_2_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="2" slack="0"/>
<pin id="146" dir="0" index="1" bw="2" slack="0"/>
<pin id="147" dir="1" index="2" bw="2" slack="12"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="lhs_tmp_bits_read_2/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="lhs_digits_data_V_ad_gep_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="64" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="5" slack="0"/>
<pin id="154" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lhs_digits_data_V_ad/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="grp_access_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="5" slack="0"/>
<pin id="159" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="160" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="161" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lhs_digits_data_V_lo/2 lhs_digits_data_V_lo_3/5 lhs_digits_data_V_lo_4/28 "/>
</bind>
</comp>

<comp id="163" class="1004" name="lhs0_tmp_digits_data_2_gep_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="0" index="2" bw="5" slack="2"/>
<pin id="167" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lhs0_tmp_digits_data_2/4 "/>
</bind>
</comp>

<comp id="169" class="1004" name="store_ln246_access_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="4" slack="0"/>
<pin id="171" dir="0" index="1" bw="64" slack="1"/>
<pin id="172" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="173" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln246/4 "/>
</bind>
</comp>

<comp id="175" class="1004" name="lhs0_digits_data_V_a_gep_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="0" index="2" bw="5" slack="2"/>
<pin id="179" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lhs0_digits_data_V_a/4 "/>
</bind>
</comp>

<comp id="181" class="1004" name="store_ln246_access_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="4" slack="0"/>
<pin id="183" dir="0" index="1" bw="64" slack="1"/>
<pin id="184" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="185" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln246/4 "/>
</bind>
</comp>

<comp id="187" class="1004" name="lhs_digits_data_V_ad_3_gep_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="64" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="0" index="2" bw="5" slack="0"/>
<pin id="191" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lhs_digits_data_V_ad_3/5 "/>
</bind>
</comp>

<comp id="195" class="1004" name="lhs1_tmp_digits_data_2_gep_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="0" index="2" bw="5" slack="0"/>
<pin id="199" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lhs1_tmp_digits_data_2/7 "/>
</bind>
</comp>

<comp id="201" class="1004" name="store_ln247_access_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="4" slack="0"/>
<pin id="203" dir="0" index="1" bw="64" slack="1"/>
<pin id="204" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="205" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln247/7 "/>
</bind>
</comp>

<comp id="207" class="1004" name="lhs1_digits_data_V_a_gep_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="0" index="2" bw="5" slack="0"/>
<pin id="211" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lhs1_digits_data_V_a/7 "/>
</bind>
</comp>

<comp id="213" class="1004" name="store_ln247_access_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="4" slack="0"/>
<pin id="215" dir="0" index="1" bw="64" slack="1"/>
<pin id="216" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="217" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln247/7 "/>
</bind>
</comp>

<comp id="219" class="1004" name="rhs_digits_data_V_ad_gep_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="64" slack="0"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="0" index="2" bw="5" slack="0"/>
<pin id="223" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rhs_digits_data_V_ad/8 "/>
</bind>
</comp>

<comp id="226" class="1004" name="grp_access_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="5" slack="0"/>
<pin id="228" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="229" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="230" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rhs_digits_data_V_lo/8 rhs_digits_data_V_lo_3/11 rhs_digits_data_V_lo_4/34 "/>
</bind>
</comp>

<comp id="232" class="1004" name="rhs0_tmp_digits_data_2_gep_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="0" index="2" bw="5" slack="2"/>
<pin id="236" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rhs0_tmp_digits_data_2/10 "/>
</bind>
</comp>

<comp id="238" class="1004" name="store_ln248_access_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="4" slack="0"/>
<pin id="240" dir="0" index="1" bw="64" slack="1"/>
<pin id="241" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="242" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln248/10 "/>
</bind>
</comp>

<comp id="244" class="1004" name="rhs0_digits_data_V_a_gep_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="0" index="2" bw="5" slack="2"/>
<pin id="248" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rhs0_digits_data_V_a/10 "/>
</bind>
</comp>

<comp id="250" class="1004" name="store_ln248_access_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="4" slack="0"/>
<pin id="252" dir="0" index="1" bw="64" slack="1"/>
<pin id="253" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="254" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln248/10 "/>
</bind>
</comp>

<comp id="256" class="1004" name="rhs_digits_data_V_ad_3_gep_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="64" slack="0"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="0" index="2" bw="5" slack="0"/>
<pin id="260" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rhs_digits_data_V_ad_3/11 "/>
</bind>
</comp>

<comp id="264" class="1004" name="rhs1_tmp_digits_data_2_gep_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="0" index="2" bw="5" slack="0"/>
<pin id="268" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rhs1_tmp_digits_data_2/13 "/>
</bind>
</comp>

<comp id="270" class="1004" name="store_ln249_access_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="4" slack="0"/>
<pin id="272" dir="0" index="1" bw="64" slack="1"/>
<pin id="273" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="274" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln249/13 "/>
</bind>
</comp>

<comp id="276" class="1004" name="rhs1_digits_data_V_a_gep_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="278" dir="0" index="1" bw="1" slack="0"/>
<pin id="279" dir="0" index="2" bw="5" slack="0"/>
<pin id="280" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rhs1_digits_data_V_a/13 "/>
</bind>
</comp>

<comp id="282" class="1004" name="store_ln249_access_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="4" slack="0"/>
<pin id="284" dir="0" index="1" bw="64" slack="1"/>
<pin id="285" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="286" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln249/13 "/>
</bind>
</comp>

<comp id="288" class="1004" name="z0_digits_data_V_add_gep_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="290" dir="0" index="1" bw="1" slack="0"/>
<pin id="291" dir="0" index="2" bw="6" slack="0"/>
<pin id="292" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="z0_digits_data_V_add/15 "/>
</bind>
</comp>

<comp id="294" class="1004" name="grp_access_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="5" slack="0"/>
<pin id="296" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="297" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="298" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="z0_digits_data_V_loa/15 "/>
</bind>
</comp>

<comp id="300" class="1004" name="z2_digits_data_V_add_gep_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="302" dir="0" index="1" bw="1" slack="0"/>
<pin id="303" dir="0" index="2" bw="6" slack="0"/>
<pin id="304" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="z2_digits_data_V_add/15 "/>
</bind>
</comp>

<comp id="306" class="1004" name="grp_access_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="5" slack="0"/>
<pin id="308" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="309" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="310" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="z2_digits_data_V_loa/15 "/>
</bind>
</comp>

<comp id="312" class="1004" name="add2_digits_data_V_a_gep_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="314" dir="0" index="1" bw="1" slack="0"/>
<pin id="315" dir="0" index="2" bw="6" slack="4"/>
<pin id="316" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="add2_digits_data_V_a/19 "/>
</bind>
</comp>

<comp id="318" class="1004" name="grp_access_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="5" slack="0"/>
<pin id="320" dir="0" index="1" bw="64" slack="1"/>
<pin id="321" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="322" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln58/19 add2_digits_data_V_l/21 "/>
</bind>
</comp>

<comp id="324" class="1004" name="cross_mul_digits_dat_3_gep_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="326" dir="0" index="1" bw="1" slack="0"/>
<pin id="327" dir="0" index="2" bw="6" slack="0"/>
<pin id="328" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cross_mul_digits_dat_3/21 "/>
</bind>
</comp>

<comp id="330" class="1004" name="grp_access_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="5" slack="0"/>
<pin id="332" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="333" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="334" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cross_mul_digits_dat_4/21 "/>
</bind>
</comp>

<comp id="336" class="1004" name="add2_digits_data_V_a_2_gep_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="338" dir="0" index="1" bw="1" slack="0"/>
<pin id="339" dir="0" index="2" bw="6" slack="0"/>
<pin id="340" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="add2_digits_data_V_a_2/21 "/>
</bind>
</comp>

<comp id="343" class="1004" name="z1_digits_data_V_add_gep_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="345" dir="0" index="1" bw="1" slack="0"/>
<pin id="346" dir="0" index="2" bw="6" slack="4"/>
<pin id="347" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="z1_digits_data_V_add/25 "/>
</bind>
</comp>

<comp id="349" class="1004" name="store_ln85_access_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="5" slack="0"/>
<pin id="351" dir="0" index="1" bw="64" slack="1"/>
<pin id="352" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="353" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln85/25 "/>
</bind>
</comp>

<comp id="355" class="1004" name="lhs_digits_data_V_ad_4_gep_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="64" slack="0"/>
<pin id="357" dir="0" index="1" bw="1" slack="0"/>
<pin id="358" dir="0" index="2" bw="6" slack="0"/>
<pin id="359" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lhs_digits_data_V_ad_4/28 "/>
</bind>
</comp>

<comp id="363" class="1004" name="res_digits_data_V_ad_gep_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="64" slack="0"/>
<pin id="365" dir="0" index="1" bw="1" slack="0"/>
<pin id="366" dir="0" index="2" bw="7" slack="0"/>
<pin id="367" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_digits_data_V_ad/28 "/>
</bind>
</comp>

<comp id="370" class="1004" name="grp_access_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="6" slack="0"/>
<pin id="372" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="373" dir="0" index="2" bw="0" slack="4"/>
<pin id="376" dir="0" index="4" bw="6" slack="1"/>
<pin id="377" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="378" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="374" dir="1" index="3" bw="64" slack="1"/>
<pin id="379" dir="1" index="7" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="res_digits_data_V_lo/28 store_ln278/32 res_digits_data_V_lo_2/34 store_ln292/38 "/>
</bind>
</comp>

<comp id="380" class="1004" name="rhs_digits_data_V_ad_4_gep_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="64" slack="0"/>
<pin id="382" dir="0" index="1" bw="1" slack="0"/>
<pin id="383" dir="0" index="2" bw="6" slack="0"/>
<pin id="384" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rhs_digits_data_V_ad_4/34 "/>
</bind>
</comp>

<comp id="388" class="1004" name="res_digits_data_V_ad_2_gep_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="64" slack="0"/>
<pin id="390" dir="0" index="1" bw="1" slack="0"/>
<pin id="391" dir="0" index="2" bw="7" slack="0"/>
<pin id="392" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_digits_data_V_ad_2/34 "/>
</bind>
</comp>

<comp id="396" class="1005" name="i_0_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="5" slack="1"/>
<pin id="398" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="400" class="1004" name="i_0_phi_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="1" slack="1"/>
<pin id="402" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="403" dir="0" index="2" bw="5" slack="0"/>
<pin id="404" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="405" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="407" class="1005" name="i1_0_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="5" slack="1"/>
<pin id="409" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i1_0 (phireg) "/>
</bind>
</comp>

<comp id="411" class="1004" name="i1_0_phi_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="5" slack="0"/>
<pin id="413" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="414" dir="0" index="2" bw="1" slack="1"/>
<pin id="415" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="416" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1_0/5 "/>
</bind>
</comp>

<comp id="419" class="1005" name="i2_0_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="5" slack="1"/>
<pin id="421" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i2_0 (phireg) "/>
</bind>
</comp>

<comp id="423" class="1004" name="i2_0_phi_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="5" slack="0"/>
<pin id="425" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="426" dir="0" index="2" bw="1" slack="1"/>
<pin id="427" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="428" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i2_0/8 "/>
</bind>
</comp>

<comp id="430" class="1005" name="i3_0_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="5" slack="1"/>
<pin id="432" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i3_0 (phireg) "/>
</bind>
</comp>

<comp id="434" class="1004" name="i3_0_phi_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="5" slack="0"/>
<pin id="436" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="437" dir="0" index="2" bw="1" slack="1"/>
<pin id="438" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="439" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i3_0/11 "/>
</bind>
</comp>

<comp id="442" class="1005" name="p_088_0_i_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="2" slack="1"/>
<pin id="444" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_088_0_i (phireg) "/>
</bind>
</comp>

<comp id="446" class="1004" name="p_088_0_i_phi_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="2" slack="1"/>
<pin id="448" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="449" dir="0" index="2" bw="1" slack="1"/>
<pin id="450" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="451" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_088_0_i/15 "/>
</bind>
</comp>

<comp id="454" class="1005" name="i_0_i_reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="6" slack="1"/>
<pin id="456" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i (phireg) "/>
</bind>
</comp>

<comp id="458" class="1004" name="i_0_i_phi_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="6" slack="0"/>
<pin id="460" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="461" dir="0" index="2" bw="1" slack="1"/>
<pin id="462" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="463" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i/15 "/>
</bind>
</comp>

<comp id="465" class="1005" name="op2_assign_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="1" slack="1"/>
<pin id="467" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="op2_assign (phireg) "/>
</bind>
</comp>

<comp id="469" class="1004" name="op2_assign_phi_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="1" slack="1"/>
<pin id="471" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="472" dir="0" index="2" bw="1" slack="1"/>
<pin id="473" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="474" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="op2_assign/21 "/>
</bind>
</comp>

<comp id="477" class="1005" name="i_0_i1_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="6" slack="1"/>
<pin id="479" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i1 (phireg) "/>
</bind>
</comp>

<comp id="481" class="1004" name="i_0_i1_phi_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="6" slack="0"/>
<pin id="483" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="484" dir="0" index="2" bw="1" slack="1"/>
<pin id="485" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="486" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i1/21 "/>
</bind>
</comp>

<comp id="488" class="1005" name="p_084_0_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="2" slack="1"/>
<pin id="490" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_084_0 (phireg) "/>
</bind>
</comp>

<comp id="492" class="1004" name="p_084_0_phi_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="2" slack="1"/>
<pin id="494" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="495" dir="0" index="2" bw="1" slack="1"/>
<pin id="496" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="497" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_084_0/28 "/>
</bind>
</comp>

<comp id="500" class="1005" name="i4_0_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="6" slack="1"/>
<pin id="502" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i4_0 (phireg) "/>
</bind>
</comp>

<comp id="504" class="1004" name="i4_0_phi_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="6" slack="0"/>
<pin id="506" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="507" dir="0" index="2" bw="1" slack="1"/>
<pin id="508" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="509" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i4_0/28 "/>
</bind>
</comp>

<comp id="511" class="1005" name="j_0_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="7" slack="1"/>
<pin id="513" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="515" class="1004" name="j_0_phi_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="7" slack="0"/>
<pin id="517" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="518" dir="0" index="2" bw="7" slack="1"/>
<pin id="519" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="520" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/28 "/>
</bind>
</comp>

<comp id="522" class="1005" name="res_tmp_bits_0_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="2" slack="2"/>
<pin id="524" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="res_tmp_bits_0 (phireg) "/>
</bind>
</comp>

<comp id="526" class="1004" name="res_tmp_bits_0_phi_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="1" slack="2"/>
<pin id="528" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="529" dir="0" index="2" bw="2" slack="1"/>
<pin id="530" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="531" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="res_tmp_bits_0/33 "/>
</bind>
</comp>

<comp id="534" class="1005" name="p_0160_0_reg_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="2" slack="1"/>
<pin id="536" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_0160_0 (phireg) "/>
</bind>
</comp>

<comp id="538" class="1004" name="p_0160_0_phi_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="2" slack="1"/>
<pin id="540" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="541" dir="0" index="2" bw="1" slack="1"/>
<pin id="542" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="543" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0160_0/34 "/>
</bind>
</comp>

<comp id="546" class="1005" name="i7_0_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="6" slack="1"/>
<pin id="548" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i7_0 (phireg) "/>
</bind>
</comp>

<comp id="550" class="1004" name="i7_0_phi_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="6" slack="0"/>
<pin id="552" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="553" dir="0" index="2" bw="1" slack="1"/>
<pin id="554" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="555" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i7_0/34 "/>
</bind>
</comp>

<comp id="557" class="1005" name="j8_0_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="7" slack="1"/>
<pin id="559" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="j8_0 (phireg) "/>
</bind>
</comp>

<comp id="561" class="1004" name="j8_0_phi_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="7" slack="0"/>
<pin id="563" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="564" dir="0" index="2" bw="7" slack="1"/>
<pin id="565" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="566" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j8_0/34 "/>
</bind>
</comp>

<comp id="568" class="1005" name="res_tmp_bits_1_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="3" slack="2147483647"/>
<pin id="570" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="res_tmp_bits_1 (phireg) "/>
</bind>
</comp>

<comp id="571" class="1004" name="res_tmp_bits_1_phi_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="2" slack="3"/>
<pin id="573" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="574" dir="0" index="2" bw="3" slack="1"/>
<pin id="575" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="576" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="res_tmp_bits_1/40 "/>
</bind>
</comp>

<comp id="577" class="1004" name="grp_karastuba_mul_templa_1_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="4" slack="0"/>
<pin id="579" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="580" dir="0" index="2" bw="64" slack="2147483647"/>
<pin id="581" dir="0" index="3" bw="64" slack="2147483647"/>
<pin id="582" dir="0" index="4" bw="64" slack="2147483647"/>
<pin id="583" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="584" dir="1" index="6" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="cross_mul_tmp_bits/11 "/>
</bind>
</comp>

<comp id="586" class="1004" name="grp_karastuba_mul_templa_5_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="4" slack="0"/>
<pin id="588" dir="0" index="1" bw="1" slack="0"/>
<pin id="589" dir="0" index="2" bw="64" slack="2147483647"/>
<pin id="590" dir="0" index="3" bw="1" slack="0"/>
<pin id="591" dir="0" index="4" bw="64" slack="2147483647"/>
<pin id="592" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="593" dir="1" index="6" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="z0_tmp_bits/11 "/>
</bind>
</comp>

<comp id="597" class="1004" name="grp_karastuba_mul_templa_5_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="4" slack="0"/>
<pin id="599" dir="0" index="1" bw="1" slack="0"/>
<pin id="600" dir="0" index="2" bw="64" slack="2147483647"/>
<pin id="601" dir="0" index="3" bw="1" slack="0"/>
<pin id="602" dir="0" index="4" bw="64" slack="2147483647"/>
<pin id="603" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="604" dir="1" index="6" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="z2_tmp_bits/11 "/>
</bind>
</comp>

<comp id="608" class="1004" name="grp_CAT_I_I_I_O_1_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="0" slack="0"/>
<pin id="610" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="611" dir="0" index="2" bw="7" slack="0"/>
<pin id="612" dir="0" index="3" bw="64" slack="2147483647"/>
<pin id="613" dir="0" index="4" bw="64" slack="2147483647"/>
<pin id="614" dir="0" index="5" bw="64" slack="0"/>
<pin id="615" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln266/26 "/>
</bind>
</comp>

<comp id="618" class="1005" name="reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="64" slack="1"/>
<pin id="620" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="lhs_digits_data_V_lo lhs_digits_data_V_lo_3 lhs_digits_data_V_lo_4 "/>
</bind>
</comp>

<comp id="626" class="1005" name="reg_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="64" slack="1"/>
<pin id="628" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="rhs_digits_data_V_lo rhs_digits_data_V_lo_3 rhs_digits_data_V_lo_4 "/>
</bind>
</comp>

<comp id="634" class="1005" name="reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="64" slack="1"/>
<pin id="636" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="res_digits_data_V_lo res_digits_data_V_lo_2 "/>
</bind>
</comp>

<comp id="638" class="1004" name="icmp_ln246_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="5" slack="0"/>
<pin id="640" dir="0" index="1" bw="5" slack="0"/>
<pin id="641" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln246/2 "/>
</bind>
</comp>

<comp id="644" class="1004" name="i_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="5" slack="0"/>
<pin id="646" dir="0" index="1" bw="1" slack="0"/>
<pin id="647" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="650" class="1004" name="zext_ln246_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="5" slack="0"/>
<pin id="652" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln246/2 "/>
</bind>
</comp>

<comp id="655" class="1004" name="icmp_ln247_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="5" slack="0"/>
<pin id="657" dir="0" index="1" bw="5" slack="0"/>
<pin id="658" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln247/5 "/>
</bind>
</comp>

<comp id="661" class="1004" name="i_9_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="5" slack="0"/>
<pin id="663" dir="0" index="1" bw="1" slack="0"/>
<pin id="664" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_9/5 "/>
</bind>
</comp>

<comp id="667" class="1004" name="xor_ln247_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="5" slack="0"/>
<pin id="669" dir="0" index="1" bw="5" slack="0"/>
<pin id="670" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln247/5 "/>
</bind>
</comp>

<comp id="673" class="1004" name="zext_ln247_2_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="5" slack="0"/>
<pin id="675" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln247_2/5 "/>
</bind>
</comp>

<comp id="678" class="1004" name="zext_ln247_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="5" slack="2"/>
<pin id="680" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln247/7 "/>
</bind>
</comp>

<comp id="684" class="1004" name="icmp_ln248_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="5" slack="0"/>
<pin id="686" dir="0" index="1" bw="5" slack="0"/>
<pin id="687" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln248/8 "/>
</bind>
</comp>

<comp id="690" class="1004" name="i_10_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="5" slack="0"/>
<pin id="692" dir="0" index="1" bw="1" slack="0"/>
<pin id="693" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_10/8 "/>
</bind>
</comp>

<comp id="696" class="1004" name="zext_ln248_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="5" slack="0"/>
<pin id="698" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln248/8 "/>
</bind>
</comp>

<comp id="701" class="1004" name="icmp_ln249_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="5" slack="0"/>
<pin id="703" dir="0" index="1" bw="5" slack="0"/>
<pin id="704" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln249/11 "/>
</bind>
</comp>

<comp id="707" class="1004" name="i_11_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="5" slack="0"/>
<pin id="709" dir="0" index="1" bw="1" slack="0"/>
<pin id="710" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_11/11 "/>
</bind>
</comp>

<comp id="713" class="1004" name="xor_ln249_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="5" slack="0"/>
<pin id="715" dir="0" index="1" bw="5" slack="0"/>
<pin id="716" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln249/11 "/>
</bind>
</comp>

<comp id="719" class="1004" name="zext_ln249_2_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="5" slack="0"/>
<pin id="721" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln249_2/11 "/>
</bind>
</comp>

<comp id="724" class="1004" name="zext_ln249_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="5" slack="2"/>
<pin id="726" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln249/13 "/>
</bind>
</comp>

<comp id="730" class="1004" name="zext_ln257_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="4" slack="0"/>
<pin id="732" dir="1" index="1" bw="5" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln257/14 "/>
</bind>
</comp>

<comp id="734" class="1004" name="icmp_ln51_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="6" slack="0"/>
<pin id="736" dir="0" index="1" bw="6" slack="0"/>
<pin id="737" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln51/15 "/>
</bind>
</comp>

<comp id="740" class="1004" name="i_12_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="6" slack="0"/>
<pin id="742" dir="0" index="1" bw="1" slack="0"/>
<pin id="743" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_12/15 "/>
</bind>
</comp>

<comp id="746" class="1004" name="zext_ln56_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="6" slack="0"/>
<pin id="748" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln56/15 "/>
</bind>
</comp>

<comp id="752" class="1004" name="zext_ln209_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="64" slack="1"/>
<pin id="754" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln209/17 "/>
</bind>
</comp>

<comp id="755" class="1004" name="zext_ln700_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="64" slack="1"/>
<pin id="757" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln700/17 "/>
</bind>
</comp>

<comp id="758" class="1004" name="add_ln700_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="64" slack="0"/>
<pin id="760" dir="0" index="1" bw="64" slack="0"/>
<pin id="761" dir="1" index="2" bw="65" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700/17 "/>
</bind>
</comp>

<comp id="764" class="1004" name="zext_ln51_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="2" slack="3"/>
<pin id="766" dir="1" index="1" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln51/18 "/>
</bind>
</comp>

<comp id="768" class="1004" name="zext_ln700_17_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="2" slack="3"/>
<pin id="770" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln700_17/18 "/>
</bind>
</comp>

<comp id="772" class="1004" name="zext_ln700_18_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="65" slack="1"/>
<pin id="774" dir="1" index="1" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln700_18/18 "/>
</bind>
</comp>

<comp id="775" class="1004" name="tmp_V_6_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="65" slack="0"/>
<pin id="777" dir="0" index="1" bw="2" slack="0"/>
<pin id="778" dir="1" index="2" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_V_6/18 "/>
</bind>
</comp>

<comp id="781" class="1004" name="add_ln209_10_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="64" slack="2"/>
<pin id="783" dir="0" index="1" bw="2" slack="0"/>
<pin id="784" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln209_10/18 "/>
</bind>
</comp>

<comp id="786" class="1004" name="add_ln209_5_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="64" slack="0"/>
<pin id="788" dir="0" index="1" bw="64" slack="2"/>
<pin id="789" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln209_5/18 "/>
</bind>
</comp>

<comp id="791" class="1004" name="trunc_ln_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="2" slack="0"/>
<pin id="793" dir="0" index="1" bw="66" slack="0"/>
<pin id="794" dir="0" index="2" bw="8" slack="0"/>
<pin id="795" dir="0" index="3" bw="8" slack="0"/>
<pin id="796" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/18 "/>
</bind>
</comp>

<comp id="801" class="1004" name="zext_ln61_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="2" slack="1"/>
<pin id="803" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln61/20 "/>
</bind>
</comp>

<comp id="805" class="1004" name="zext_ln61_4_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="4" slack="2"/>
<pin id="807" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln61_4/20 "/>
</bind>
</comp>

<comp id="808" class="1004" name="zext_ln61_5_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="4" slack="2"/>
<pin id="810" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln61_5/20 "/>
</bind>
</comp>

<comp id="811" class="1004" name="add_ln61_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="4" slack="0"/>
<pin id="813" dir="0" index="1" bw="4" slack="0"/>
<pin id="814" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln61/20 "/>
</bind>
</comp>

<comp id="817" class="1004" name="zext_ln61_6_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="5" slack="0"/>
<pin id="819" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln61_6/20 "/>
</bind>
</comp>

<comp id="821" class="1004" name="add2_tmp_bits_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="2" slack="0"/>
<pin id="823" dir="0" index="1" bw="5" slack="0"/>
<pin id="824" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add2_tmp_bits/20 "/>
</bind>
</comp>

<comp id="827" class="1004" name="zext_ln61_7_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="6" slack="0"/>
<pin id="829" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln61_7/20 "/>
</bind>
</comp>

<comp id="831" class="1004" name="exitcond_i_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="6" slack="0"/>
<pin id="833" dir="0" index="1" bw="6" slack="0"/>
<pin id="834" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/21 "/>
</bind>
</comp>

<comp id="837" class="1004" name="i_13_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="6" slack="0"/>
<pin id="839" dir="0" index="1" bw="1" slack="0"/>
<pin id="840" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_13/21 "/>
</bind>
</comp>

<comp id="843" class="1004" name="zext_ln77_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="6" slack="0"/>
<pin id="845" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln77/21 "/>
</bind>
</comp>

<comp id="849" class="1004" name="zext_ln180_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="64" slack="1"/>
<pin id="851" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180/23 "/>
</bind>
</comp>

<comp id="852" class="1004" name="zext_ln701_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="64" slack="1"/>
<pin id="854" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln701/23 "/>
</bind>
</comp>

<comp id="855" class="1004" name="tmp_V_7_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="64" slack="0"/>
<pin id="857" dir="0" index="1" bw="64" slack="0"/>
<pin id="858" dir="1" index="2" bw="65" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_V_7/23 "/>
</bind>
</comp>

<comp id="861" class="1004" name="select_ln701_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="1" slack="3"/>
<pin id="863" dir="0" index="1" bw="65" slack="0"/>
<pin id="864" dir="0" index="2" bw="65" slack="0"/>
<pin id="865" dir="1" index="3" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln701/24 "/>
</bind>
</comp>

<comp id="869" class="1004" name="select_ln701_2_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="1" slack="3"/>
<pin id="871" dir="0" index="1" bw="64" slack="0"/>
<pin id="872" dir="0" index="2" bw="64" slack="0"/>
<pin id="873" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln701_2/24 "/>
</bind>
</comp>

<comp id="877" class="1004" name="trunc_ln701_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="65" slack="1"/>
<pin id="879" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln701/24 "/>
</bind>
</comp>

<comp id="880" class="1004" name="tmp_V_8_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="65" slack="0"/>
<pin id="882" dir="0" index="1" bw="65" slack="1"/>
<pin id="883" dir="1" index="2" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_V_8/24 "/>
</bind>
</comp>

<comp id="885" class="1004" name="tmp_2_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="1" slack="0"/>
<pin id="887" dir="0" index="1" bw="65" slack="0"/>
<pin id="888" dir="0" index="2" bw="8" slack="0"/>
<pin id="889" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/24 "/>
</bind>
</comp>

<comp id="893" class="1004" name="add_ln700_13_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="64" slack="0"/>
<pin id="895" dir="0" index="1" bw="64" slack="0"/>
<pin id="896" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_13/24 "/>
</bind>
</comp>

<comp id="899" class="1004" name="empty_33_fu_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="1" slack="1"/>
<pin id="901" dir="0" index="1" bw="5" slack="0"/>
<pin id="902" dir="0" index="2" bw="5" slack="0"/>
<pin id="903" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="empty_33/26 "/>
</bind>
</comp>

<comp id="907" class="1004" name="add_ln92_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="5" slack="0"/>
<pin id="909" dir="0" index="1" bw="4" slack="4"/>
<pin id="910" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln92/26 "/>
</bind>
</comp>

<comp id="912" class="1004" name="sext_ln92_fu_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="5" slack="0"/>
<pin id="914" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln92/26 "/>
</bind>
</comp>

<comp id="916" class="1004" name="z1_tmp_bits_fu_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="5" slack="0"/>
<pin id="918" dir="0" index="1" bw="6" slack="2"/>
<pin id="919" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="z1_tmp_bits/26 "/>
</bind>
</comp>

<comp id="922" class="1004" name="icmp_ln269_fu_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="2" slack="10"/>
<pin id="924" dir="0" index="1" bw="2" slack="0"/>
<pin id="925" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln269/27 "/>
</bind>
</comp>

<comp id="927" class="1004" name="icmp_ln273_fu_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="6" slack="0"/>
<pin id="929" dir="0" index="1" bw="6" slack="0"/>
<pin id="930" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln273/28 "/>
</bind>
</comp>

<comp id="933" class="1004" name="i_14_fu_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="6" slack="0"/>
<pin id="935" dir="0" index="1" bw="1" slack="0"/>
<pin id="936" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_14/28 "/>
</bind>
</comp>

<comp id="939" class="1004" name="zext_ln276_fu_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="6" slack="0"/>
<pin id="941" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln276/28 "/>
</bind>
</comp>

<comp id="944" class="1004" name="zext_ln277_fu_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="7" slack="0"/>
<pin id="946" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln277/28 "/>
</bind>
</comp>

<comp id="949" class="1004" name="j_fu_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="7" slack="0"/>
<pin id="951" dir="0" index="1" bw="1" slack="0"/>
<pin id="952" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/28 "/>
</bind>
</comp>

<comp id="955" class="1004" name="zext_ln277_1_fu_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="64" slack="1"/>
<pin id="957" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln277_1/30 "/>
</bind>
</comp>

<comp id="959" class="1004" name="zext_ln700_19_fu_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="64" slack="1"/>
<pin id="961" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln700_19/30 "/>
</bind>
</comp>

<comp id="963" class="1004" name="add_ln700_14_fu_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="64" slack="0"/>
<pin id="965" dir="0" index="1" bw="64" slack="0"/>
<pin id="966" dir="1" index="2" bw="65" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_14/30 "/>
</bind>
</comp>

<comp id="969" class="1004" name="zext_ln273_fu_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="2" slack="3"/>
<pin id="971" dir="1" index="1" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln273/31 "/>
</bind>
</comp>

<comp id="973" class="1004" name="zext_ln700_20_fu_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="2" slack="3"/>
<pin id="975" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln700_20/31 "/>
</bind>
</comp>

<comp id="977" class="1004" name="zext_ln700_21_fu_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="65" slack="1"/>
<pin id="979" dir="1" index="1" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln700_21/31 "/>
</bind>
</comp>

<comp id="980" class="1004" name="tmp_V_fu_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="65" slack="0"/>
<pin id="982" dir="0" index="1" bw="2" slack="0"/>
<pin id="983" dir="1" index="2" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_V/31 "/>
</bind>
</comp>

<comp id="986" class="1004" name="add_ln209_11_fu_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="64" slack="2"/>
<pin id="988" dir="0" index="1" bw="2" slack="0"/>
<pin id="989" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln209_11/31 "/>
</bind>
</comp>

<comp id="992" class="1004" name="add_ln209_fu_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="64" slack="0"/>
<pin id="994" dir="0" index="1" bw="64" slack="2"/>
<pin id="995" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln209/31 "/>
</bind>
</comp>

<comp id="998" class="1004" name="trunc_ln858_6_fu_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="2" slack="0"/>
<pin id="1000" dir="0" index="1" bw="66" slack="0"/>
<pin id="1001" dir="0" index="2" bw="8" slack="0"/>
<pin id="1002" dir="0" index="3" bw="8" slack="0"/>
<pin id="1003" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln858_6/31 "/>
</bind>
</comp>

<comp id="1008" class="1004" name="zext_ln283_fu_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="2" slack="0"/>
<pin id="1010" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln283/33 "/>
</bind>
</comp>

<comp id="1012" class="1004" name="icmp_ln283_fu_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="2" slack="12"/>
<pin id="1014" dir="0" index="1" bw="2" slack="0"/>
<pin id="1015" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln283/33 "/>
</bind>
</comp>

<comp id="1017" class="1004" name="icmp_ln287_fu_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="6" slack="0"/>
<pin id="1019" dir="0" index="1" bw="6" slack="0"/>
<pin id="1020" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln287/34 "/>
</bind>
</comp>

<comp id="1023" class="1004" name="i_15_fu_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="6" slack="0"/>
<pin id="1025" dir="0" index="1" bw="1" slack="0"/>
<pin id="1026" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_15/34 "/>
</bind>
</comp>

<comp id="1029" class="1004" name="zext_ln290_fu_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="6" slack="0"/>
<pin id="1031" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln290/34 "/>
</bind>
</comp>

<comp id="1034" class="1004" name="zext_ln291_fu_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="7" slack="0"/>
<pin id="1036" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln291/34 "/>
</bind>
</comp>

<comp id="1039" class="1004" name="j_5_fu_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="7" slack="0"/>
<pin id="1041" dir="0" index="1" bw="1" slack="0"/>
<pin id="1042" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_5/34 "/>
</bind>
</comp>

<comp id="1045" class="1004" name="zext_ln291_1_fu_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="64" slack="1"/>
<pin id="1047" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln291_1/36 "/>
</bind>
</comp>

<comp id="1049" class="1004" name="zext_ln700_22_fu_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="64" slack="1"/>
<pin id="1051" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln700_22/36 "/>
</bind>
</comp>

<comp id="1053" class="1004" name="add_ln700_16_fu_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="64" slack="0"/>
<pin id="1055" dir="0" index="1" bw="64" slack="0"/>
<pin id="1056" dir="1" index="2" bw="65" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_16/36 "/>
</bind>
</comp>

<comp id="1059" class="1004" name="zext_ln287_fu_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="2" slack="3"/>
<pin id="1061" dir="1" index="1" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln287/37 "/>
</bind>
</comp>

<comp id="1063" class="1004" name="zext_ln700_23_fu_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="2" slack="3"/>
<pin id="1065" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln700_23/37 "/>
</bind>
</comp>

<comp id="1067" class="1004" name="zext_ln700_24_fu_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="65" slack="1"/>
<pin id="1069" dir="1" index="1" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln700_24/37 "/>
</bind>
</comp>

<comp id="1070" class="1004" name="tmp_V_9_fu_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="65" slack="0"/>
<pin id="1072" dir="0" index="1" bw="2" slack="0"/>
<pin id="1073" dir="1" index="2" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_V_9/37 "/>
</bind>
</comp>

<comp id="1076" class="1004" name="add_ln209_12_fu_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="64" slack="2"/>
<pin id="1078" dir="0" index="1" bw="2" slack="0"/>
<pin id="1079" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln209_12/37 "/>
</bind>
</comp>

<comp id="1082" class="1004" name="add_ln209_4_fu_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="64" slack="0"/>
<pin id="1084" dir="0" index="1" bw="64" slack="2"/>
<pin id="1085" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln209_4/37 "/>
</bind>
</comp>

<comp id="1088" class="1004" name="trunc_ln858_7_fu_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="2" slack="0"/>
<pin id="1090" dir="0" index="1" bw="66" slack="0"/>
<pin id="1091" dir="0" index="2" bw="8" slack="0"/>
<pin id="1092" dir="0" index="3" bw="8" slack="0"/>
<pin id="1093" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln858_7/37 "/>
</bind>
</comp>

<comp id="1098" class="1004" name="zext_ln295_fu_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="2" slack="1"/>
<pin id="1100" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln295/39 "/>
</bind>
</comp>

<comp id="1102" class="1004" name="add_ln295_fu_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="2" slack="2"/>
<pin id="1104" dir="0" index="1" bw="2" slack="0"/>
<pin id="1105" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln295/39 "/>
</bind>
</comp>

<comp id="1107" class="1004" name="zext_ln297_fu_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="3" slack="0"/>
<pin id="1109" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln297/40 "/>
</bind>
</comp>

<comp id="1111" class="1004" name="zext_ln297_3_fu_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="2" slack="15"/>
<pin id="1113" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln297_3/40 "/>
</bind>
</comp>

<comp id="1114" class="1004" name="zext_ln297_4_fu_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="2" slack="15"/>
<pin id="1116" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln297_4/40 "/>
</bind>
</comp>

<comp id="1117" class="1004" name="mul_ln297_fu_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="2" slack="0"/>
<pin id="1119" dir="0" index="1" bw="2" slack="0"/>
<pin id="1120" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln297/40 "/>
</bind>
</comp>

<comp id="1123" class="1004" name="add_ln297_fu_1123">
<pin_list>
<pin id="1124" dir="0" index="0" bw="3" slack="0"/>
<pin id="1125" dir="0" index="1" bw="4" slack="0"/>
<pin id="1126" dir="1" index="2" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln297/40 "/>
</bind>
</comp>

<comp id="1129" class="1005" name="rhs_tmp_bits_read_2_reg_1129">
<pin_list>
<pin id="1130" dir="0" index="0" bw="2" slack="10"/>
<pin id="1131" dir="1" index="1" bw="2" slack="10"/>
</pin_list>
<bind>
<opset="rhs_tmp_bits_read_2 "/>
</bind>
</comp>

<comp id="1135" class="1005" name="lhs_tmp_bits_read_2_reg_1135">
<pin_list>
<pin id="1136" dir="0" index="0" bw="2" slack="12"/>
<pin id="1137" dir="1" index="1" bw="2" slack="12"/>
</pin_list>
<bind>
<opset="lhs_tmp_bits_read_2 "/>
</bind>
</comp>

<comp id="1144" class="1005" name="i_reg_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="5" slack="0"/>
<pin id="1146" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="1149" class="1005" name="zext_ln246_reg_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="64" slack="2"/>
<pin id="1151" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln246 "/>
</bind>
</comp>

<comp id="1155" class="1005" name="lhs_digits_data_V_ad_reg_1155">
<pin_list>
<pin id="1156" dir="0" index="0" bw="5" slack="1"/>
<pin id="1157" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="lhs_digits_data_V_ad "/>
</bind>
</comp>

<comp id="1163" class="1005" name="i_9_reg_1163">
<pin_list>
<pin id="1164" dir="0" index="0" bw="5" slack="0"/>
<pin id="1165" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_9 "/>
</bind>
</comp>

<comp id="1168" class="1005" name="lhs_digits_data_V_ad_3_reg_1168">
<pin_list>
<pin id="1169" dir="0" index="0" bw="5" slack="1"/>
<pin id="1170" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="lhs_digits_data_V_ad_3 "/>
</bind>
</comp>

<comp id="1176" class="1005" name="i_10_reg_1176">
<pin_list>
<pin id="1177" dir="0" index="0" bw="5" slack="0"/>
<pin id="1178" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_10 "/>
</bind>
</comp>

<comp id="1181" class="1005" name="zext_ln248_reg_1181">
<pin_list>
<pin id="1182" dir="0" index="0" bw="64" slack="2"/>
<pin id="1183" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln248 "/>
</bind>
</comp>

<comp id="1187" class="1005" name="rhs_digits_data_V_ad_reg_1187">
<pin_list>
<pin id="1188" dir="0" index="0" bw="5" slack="1"/>
<pin id="1189" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="rhs_digits_data_V_ad "/>
</bind>
</comp>

<comp id="1195" class="1005" name="i_11_reg_1195">
<pin_list>
<pin id="1196" dir="0" index="0" bw="5" slack="0"/>
<pin id="1197" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_11 "/>
</bind>
</comp>

<comp id="1200" class="1005" name="rhs_digits_data_V_ad_3_reg_1200">
<pin_list>
<pin id="1201" dir="0" index="0" bw="5" slack="1"/>
<pin id="1202" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="rhs_digits_data_V_ad_3 "/>
</bind>
</comp>

<comp id="1205" class="1005" name="z0_tmp_bits_reg_1205">
<pin_list>
<pin id="1206" dir="0" index="0" bw="4" slack="2"/>
<pin id="1207" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="z0_tmp_bits "/>
</bind>
</comp>

<comp id="1210" class="1005" name="z2_tmp_bits_reg_1210">
<pin_list>
<pin id="1211" dir="0" index="0" bw="4" slack="2"/>
<pin id="1212" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="z2_tmp_bits "/>
</bind>
</comp>

<comp id="1215" class="1005" name="zext_ln257_reg_1215">
<pin_list>
<pin id="1216" dir="0" index="0" bw="5" slack="4"/>
<pin id="1217" dir="1" index="1" bw="5" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln257 "/>
</bind>
</comp>

<comp id="1220" class="1005" name="icmp_ln51_reg_1220">
<pin_list>
<pin id="1221" dir="0" index="0" bw="1" slack="1"/>
<pin id="1222" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln51 "/>
</bind>
</comp>

<comp id="1224" class="1005" name="i_12_reg_1224">
<pin_list>
<pin id="1225" dir="0" index="0" bw="6" slack="0"/>
<pin id="1226" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i_12 "/>
</bind>
</comp>

<comp id="1229" class="1005" name="zext_ln56_reg_1229">
<pin_list>
<pin id="1230" dir="0" index="0" bw="64" slack="4"/>
<pin id="1231" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln56 "/>
</bind>
</comp>

<comp id="1234" class="1005" name="z0_digits_data_V_add_reg_1234">
<pin_list>
<pin id="1235" dir="0" index="0" bw="5" slack="1"/>
<pin id="1236" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="z0_digits_data_V_add "/>
</bind>
</comp>

<comp id="1239" class="1005" name="z2_digits_data_V_add_reg_1239">
<pin_list>
<pin id="1240" dir="0" index="0" bw="5" slack="1"/>
<pin id="1241" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="z2_digits_data_V_add "/>
</bind>
</comp>

<comp id="1244" class="1005" name="z0_digits_data_V_loa_reg_1244">
<pin_list>
<pin id="1245" dir="0" index="0" bw="64" slack="1"/>
<pin id="1246" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="z0_digits_data_V_loa "/>
</bind>
</comp>

<comp id="1250" class="1005" name="z2_digits_data_V_loa_reg_1250">
<pin_list>
<pin id="1251" dir="0" index="0" bw="64" slack="1"/>
<pin id="1252" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="z2_digits_data_V_loa "/>
</bind>
</comp>

<comp id="1256" class="1005" name="add_ln700_reg_1256">
<pin_list>
<pin id="1257" dir="0" index="0" bw="65" slack="1"/>
<pin id="1258" dir="1" index="1" bw="65" slack="1"/>
</pin_list>
<bind>
<opset="add_ln700 "/>
</bind>
</comp>

<comp id="1261" class="1005" name="add_ln209_5_reg_1261">
<pin_list>
<pin id="1262" dir="0" index="0" bw="64" slack="1"/>
<pin id="1263" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln209_5 "/>
</bind>
</comp>

<comp id="1266" class="1005" name="trunc_ln_reg_1266">
<pin_list>
<pin id="1267" dir="0" index="0" bw="2" slack="1"/>
<pin id="1268" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="1271" class="1005" name="zext_ln61_7_reg_1271">
<pin_list>
<pin id="1272" dir="0" index="0" bw="7" slack="2"/>
<pin id="1273" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln61_7 "/>
</bind>
</comp>

<comp id="1276" class="1005" name="exitcond_i_reg_1276">
<pin_list>
<pin id="1277" dir="0" index="0" bw="1" slack="1"/>
<pin id="1278" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_i "/>
</bind>
</comp>

<comp id="1280" class="1005" name="i_13_reg_1280">
<pin_list>
<pin id="1281" dir="0" index="0" bw="6" slack="0"/>
<pin id="1282" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i_13 "/>
</bind>
</comp>

<comp id="1285" class="1005" name="zext_ln77_reg_1285">
<pin_list>
<pin id="1286" dir="0" index="0" bw="64" slack="4"/>
<pin id="1287" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln77 "/>
</bind>
</comp>

<comp id="1290" class="1005" name="cross_mul_digits_dat_3_reg_1290">
<pin_list>
<pin id="1291" dir="0" index="0" bw="5" slack="1"/>
<pin id="1292" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="cross_mul_digits_dat_3 "/>
</bind>
</comp>

<comp id="1295" class="1005" name="add2_digits_data_V_a_2_reg_1295">
<pin_list>
<pin id="1296" dir="0" index="0" bw="5" slack="1"/>
<pin id="1297" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="add2_digits_data_V_a_2 "/>
</bind>
</comp>

<comp id="1300" class="1005" name="cross_mul_digits_dat_4_reg_1300">
<pin_list>
<pin id="1301" dir="0" index="0" bw="64" slack="1"/>
<pin id="1302" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="cross_mul_digits_dat_4 "/>
</bind>
</comp>

<comp id="1305" class="1005" name="add2_digits_data_V_l_reg_1305">
<pin_list>
<pin id="1306" dir="0" index="0" bw="64" slack="1"/>
<pin id="1307" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add2_digits_data_V_l "/>
</bind>
</comp>

<comp id="1310" class="1005" name="tmp_V_7_reg_1310">
<pin_list>
<pin id="1311" dir="0" index="0" bw="65" slack="1"/>
<pin id="1312" dir="1" index="1" bw="65" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_7 "/>
</bind>
</comp>

<comp id="1316" class="1005" name="tmp_2_reg_1316">
<pin_list>
<pin id="1317" dir="0" index="0" bw="1" slack="1"/>
<pin id="1318" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="1321" class="1005" name="add_ln700_13_reg_1321">
<pin_list>
<pin id="1322" dir="0" index="0" bw="64" slack="1"/>
<pin id="1323" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln700_13 "/>
</bind>
</comp>

<comp id="1326" class="1005" name="z1_tmp_bits_reg_1326">
<pin_list>
<pin id="1327" dir="0" index="0" bw="7" slack="1"/>
<pin id="1328" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="z1_tmp_bits "/>
</bind>
</comp>

<comp id="1331" class="1005" name="icmp_ln269_reg_1331">
<pin_list>
<pin id="1332" dir="0" index="0" bw="1" slack="1"/>
<pin id="1333" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln269 "/>
</bind>
</comp>

<comp id="1335" class="1005" name="icmp_ln273_reg_1335">
<pin_list>
<pin id="1336" dir="0" index="0" bw="1" slack="1"/>
<pin id="1337" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln273 "/>
</bind>
</comp>

<comp id="1339" class="1005" name="i_14_reg_1339">
<pin_list>
<pin id="1340" dir="0" index="0" bw="6" slack="0"/>
<pin id="1341" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i_14 "/>
</bind>
</comp>

<comp id="1344" class="1005" name="lhs_digits_data_V_ad_4_reg_1344">
<pin_list>
<pin id="1345" dir="0" index="0" bw="5" slack="1"/>
<pin id="1346" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="lhs_digits_data_V_ad_4 "/>
</bind>
</comp>

<comp id="1349" class="1005" name="res_digits_data_V_ad_reg_1349">
<pin_list>
<pin id="1350" dir="0" index="0" bw="6" slack="1"/>
<pin id="1351" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="res_digits_data_V_ad "/>
</bind>
</comp>

<comp id="1355" class="1005" name="j_reg_1355">
<pin_list>
<pin id="1356" dir="0" index="0" bw="7" slack="0"/>
<pin id="1357" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="1360" class="1005" name="add_ln700_14_reg_1360">
<pin_list>
<pin id="1361" dir="0" index="0" bw="65" slack="1"/>
<pin id="1362" dir="1" index="1" bw="65" slack="1"/>
</pin_list>
<bind>
<opset="add_ln700_14 "/>
</bind>
</comp>

<comp id="1365" class="1005" name="add_ln209_reg_1365">
<pin_list>
<pin id="1366" dir="0" index="0" bw="64" slack="1"/>
<pin id="1367" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln209 "/>
</bind>
</comp>

<comp id="1370" class="1005" name="trunc_ln858_6_reg_1370">
<pin_list>
<pin id="1371" dir="0" index="0" bw="2" slack="1"/>
<pin id="1372" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln858_6 "/>
</bind>
</comp>

<comp id="1375" class="1005" name="zext_ln283_reg_1375">
<pin_list>
<pin id="1376" dir="0" index="0" bw="3" slack="2"/>
<pin id="1377" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln283 "/>
</bind>
</comp>

<comp id="1381" class="1005" name="icmp_ln283_reg_1381">
<pin_list>
<pin id="1382" dir="0" index="0" bw="1" slack="1"/>
<pin id="1383" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln283 "/>
</bind>
</comp>

<comp id="1385" class="1005" name="icmp_ln287_reg_1385">
<pin_list>
<pin id="1386" dir="0" index="0" bw="1" slack="1"/>
<pin id="1387" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln287 "/>
</bind>
</comp>

<comp id="1389" class="1005" name="i_15_reg_1389">
<pin_list>
<pin id="1390" dir="0" index="0" bw="6" slack="0"/>
<pin id="1391" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i_15 "/>
</bind>
</comp>

<comp id="1394" class="1005" name="rhs_digits_data_V_ad_4_reg_1394">
<pin_list>
<pin id="1395" dir="0" index="0" bw="5" slack="1"/>
<pin id="1396" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="rhs_digits_data_V_ad_4 "/>
</bind>
</comp>

<comp id="1399" class="1005" name="res_digits_data_V_ad_2_reg_1399">
<pin_list>
<pin id="1400" dir="0" index="0" bw="6" slack="1"/>
<pin id="1401" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="res_digits_data_V_ad_2 "/>
</bind>
</comp>

<comp id="1405" class="1005" name="j_5_reg_1405">
<pin_list>
<pin id="1406" dir="0" index="0" bw="7" slack="0"/>
<pin id="1407" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j_5 "/>
</bind>
</comp>

<comp id="1410" class="1005" name="add_ln700_16_reg_1410">
<pin_list>
<pin id="1411" dir="0" index="0" bw="65" slack="1"/>
<pin id="1412" dir="1" index="1" bw="65" slack="1"/>
</pin_list>
<bind>
<opset="add_ln700_16 "/>
</bind>
</comp>

<comp id="1415" class="1005" name="add_ln209_4_reg_1415">
<pin_list>
<pin id="1416" dir="0" index="0" bw="64" slack="1"/>
<pin id="1417" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln209_4 "/>
</bind>
</comp>

<comp id="1420" class="1005" name="trunc_ln858_7_reg_1420">
<pin_list>
<pin id="1421" dir="0" index="0" bw="2" slack="1"/>
<pin id="1422" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln858_7 "/>
</bind>
</comp>

<comp id="1425" class="1005" name="add_ln295_reg_1425">
<pin_list>
<pin id="1426" dir="0" index="0" bw="3" slack="1"/>
<pin id="1427" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="add_ln295 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="89"><net_src comp="12" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="12" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="12" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="12" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="12" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="12" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="12" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="12" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="12" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="12" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="12" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="12" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="12" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="142"><net_src comp="10" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="4" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="10" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="0" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="155"><net_src comp="2" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="24" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="162"><net_src comp="150" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="168"><net_src comp="24" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="174"><net_src comp="163" pin="3"/><net_sink comp="169" pin=0"/></net>

<net id="180"><net_src comp="24" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="186"><net_src comp="175" pin="3"/><net_sink comp="181" pin=0"/></net>

<net id="192"><net_src comp="2" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="24" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="194"><net_src comp="187" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="200"><net_src comp="24" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="206"><net_src comp="195" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="212"><net_src comp="24" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="218"><net_src comp="207" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="224"><net_src comp="6" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="24" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="231"><net_src comp="219" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="237"><net_src comp="24" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="243"><net_src comp="232" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="249"><net_src comp="24" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="255"><net_src comp="244" pin="3"/><net_sink comp="250" pin=0"/></net>

<net id="261"><net_src comp="6" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="24" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="263"><net_src comp="256" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="269"><net_src comp="24" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="275"><net_src comp="264" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="281"><net_src comp="24" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="287"><net_src comp="276" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="293"><net_src comp="24" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="299"><net_src comp="288" pin="3"/><net_sink comp="294" pin=0"/></net>

<net id="305"><net_src comp="24" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="311"><net_src comp="300" pin="3"/><net_sink comp="306" pin=0"/></net>

<net id="317"><net_src comp="24" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="323"><net_src comp="312" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="329"><net_src comp="24" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="335"><net_src comp="324" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="341"><net_src comp="24" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="342"><net_src comp="336" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="348"><net_src comp="24" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="354"><net_src comp="343" pin="3"/><net_sink comp="349" pin=0"/></net>

<net id="360"><net_src comp="2" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="361"><net_src comp="24" pin="0"/><net_sink comp="355" pin=1"/></net>

<net id="362"><net_src comp="355" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="368"><net_src comp="8" pin="0"/><net_sink comp="363" pin=0"/></net>

<net id="369"><net_src comp="24" pin="0"/><net_sink comp="363" pin=1"/></net>

<net id="375"><net_src comp="363" pin="3"/><net_sink comp="370" pin=0"/></net>

<net id="385"><net_src comp="6" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="386"><net_src comp="24" pin="0"/><net_sink comp="380" pin=1"/></net>

<net id="387"><net_src comp="380" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="393"><net_src comp="8" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="394"><net_src comp="24" pin="0"/><net_sink comp="388" pin=1"/></net>

<net id="395"><net_src comp="388" pin="3"/><net_sink comp="370" pin=0"/></net>

<net id="399"><net_src comp="14" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="406"><net_src comp="396" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="410"><net_src comp="14" pin="0"/><net_sink comp="407" pin=0"/></net>

<net id="417"><net_src comp="407" pin="1"/><net_sink comp="411" pin=2"/></net>

<net id="418"><net_src comp="411" pin="4"/><net_sink comp="407" pin=0"/></net>

<net id="422"><net_src comp="14" pin="0"/><net_sink comp="419" pin=0"/></net>

<net id="429"><net_src comp="419" pin="1"/><net_sink comp="423" pin=2"/></net>

<net id="433"><net_src comp="14" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="440"><net_src comp="430" pin="1"/><net_sink comp="434" pin=2"/></net>

<net id="441"><net_src comp="434" pin="4"/><net_sink comp="430" pin=0"/></net>

<net id="445"><net_src comp="28" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="452"><net_src comp="442" pin="1"/><net_sink comp="446" pin=2"/></net>

<net id="453"><net_src comp="446" pin="4"/><net_sink comp="442" pin=0"/></net>

<net id="457"><net_src comp="32" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="464"><net_src comp="454" pin="1"/><net_sink comp="458" pin=2"/></net>

<net id="468"><net_src comp="62" pin="0"/><net_sink comp="465" pin=0"/></net>

<net id="475"><net_src comp="465" pin="1"/><net_sink comp="469" pin=2"/></net>

<net id="476"><net_src comp="469" pin="4"/><net_sink comp="465" pin=0"/></net>

<net id="480"><net_src comp="32" pin="0"/><net_sink comp="477" pin=0"/></net>

<net id="487"><net_src comp="477" pin="1"/><net_sink comp="481" pin=2"/></net>

<net id="491"><net_src comp="28" pin="0"/><net_sink comp="488" pin=0"/></net>

<net id="498"><net_src comp="488" pin="1"/><net_sink comp="492" pin=2"/></net>

<net id="499"><net_src comp="492" pin="4"/><net_sink comp="488" pin=0"/></net>

<net id="503"><net_src comp="32" pin="0"/><net_sink comp="500" pin=0"/></net>

<net id="510"><net_src comp="500" pin="1"/><net_sink comp="504" pin=2"/></net>

<net id="514"><net_src comp="78" pin="0"/><net_sink comp="511" pin=0"/></net>

<net id="521"><net_src comp="511" pin="1"/><net_sink comp="515" pin=2"/></net>

<net id="525"><net_src comp="28" pin="0"/><net_sink comp="522" pin=0"/></net>

<net id="532"><net_src comp="522" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="533"><net_src comp="488" pin="1"/><net_sink comp="526" pin=2"/></net>

<net id="537"><net_src comp="28" pin="0"/><net_sink comp="534" pin=0"/></net>

<net id="544"><net_src comp="534" pin="1"/><net_sink comp="538" pin=2"/></net>

<net id="545"><net_src comp="538" pin="4"/><net_sink comp="534" pin=0"/></net>

<net id="549"><net_src comp="32" pin="0"/><net_sink comp="546" pin=0"/></net>

<net id="556"><net_src comp="546" pin="1"/><net_sink comp="550" pin=2"/></net>

<net id="560"><net_src comp="78" pin="0"/><net_sink comp="557" pin=0"/></net>

<net id="567"><net_src comp="557" pin="1"/><net_sink comp="561" pin=2"/></net>

<net id="585"><net_src comp="30" pin="0"/><net_sink comp="577" pin=0"/></net>

<net id="594"><net_src comp="26" pin="0"/><net_sink comp="586" pin=0"/></net>

<net id="595"><net_src comp="28" pin="0"/><net_sink comp="586" pin=1"/></net>

<net id="596"><net_src comp="28" pin="0"/><net_sink comp="586" pin=3"/></net>

<net id="605"><net_src comp="26" pin="0"/><net_sink comp="597" pin=0"/></net>

<net id="606"><net_src comp="28" pin="0"/><net_sink comp="597" pin=1"/></net>

<net id="607"><net_src comp="28" pin="0"/><net_sink comp="597" pin=3"/></net>

<net id="616"><net_src comp="76" pin="0"/><net_sink comp="608" pin=0"/></net>

<net id="617"><net_src comp="8" pin="0"/><net_sink comp="608" pin=5"/></net>

<net id="621"><net_src comp="157" pin="3"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="623"><net_src comp="618" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="624"><net_src comp="618" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="625"><net_src comp="618" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="629"><net_src comp="226" pin="3"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="631"><net_src comp="626" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="632"><net_src comp="626" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="633"><net_src comp="626" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="637"><net_src comp="370" pin="3"/><net_sink comp="634" pin=0"/></net>

<net id="642"><net_src comp="400" pin="4"/><net_sink comp="638" pin=0"/></net>

<net id="643"><net_src comp="16" pin="0"/><net_sink comp="638" pin=1"/></net>

<net id="648"><net_src comp="400" pin="4"/><net_sink comp="644" pin=0"/></net>

<net id="649"><net_src comp="22" pin="0"/><net_sink comp="644" pin=1"/></net>

<net id="653"><net_src comp="400" pin="4"/><net_sink comp="650" pin=0"/></net>

<net id="654"><net_src comp="650" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="659"><net_src comp="411" pin="4"/><net_sink comp="655" pin=0"/></net>

<net id="660"><net_src comp="16" pin="0"/><net_sink comp="655" pin=1"/></net>

<net id="665"><net_src comp="411" pin="4"/><net_sink comp="661" pin=0"/></net>

<net id="666"><net_src comp="22" pin="0"/><net_sink comp="661" pin=1"/></net>

<net id="671"><net_src comp="411" pin="4"/><net_sink comp="667" pin=0"/></net>

<net id="672"><net_src comp="16" pin="0"/><net_sink comp="667" pin=1"/></net>

<net id="676"><net_src comp="667" pin="2"/><net_sink comp="673" pin=0"/></net>

<net id="677"><net_src comp="673" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="681"><net_src comp="407" pin="1"/><net_sink comp="678" pin=0"/></net>

<net id="682"><net_src comp="678" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="683"><net_src comp="678" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="688"><net_src comp="423" pin="4"/><net_sink comp="684" pin=0"/></net>

<net id="689"><net_src comp="16" pin="0"/><net_sink comp="684" pin=1"/></net>

<net id="694"><net_src comp="423" pin="4"/><net_sink comp="690" pin=0"/></net>

<net id="695"><net_src comp="22" pin="0"/><net_sink comp="690" pin=1"/></net>

<net id="699"><net_src comp="423" pin="4"/><net_sink comp="696" pin=0"/></net>

<net id="700"><net_src comp="696" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="705"><net_src comp="434" pin="4"/><net_sink comp="701" pin=0"/></net>

<net id="706"><net_src comp="16" pin="0"/><net_sink comp="701" pin=1"/></net>

<net id="711"><net_src comp="434" pin="4"/><net_sink comp="707" pin=0"/></net>

<net id="712"><net_src comp="22" pin="0"/><net_sink comp="707" pin=1"/></net>

<net id="717"><net_src comp="434" pin="4"/><net_sink comp="713" pin=0"/></net>

<net id="718"><net_src comp="16" pin="0"/><net_sink comp="713" pin=1"/></net>

<net id="722"><net_src comp="713" pin="2"/><net_sink comp="719" pin=0"/></net>

<net id="723"><net_src comp="719" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="727"><net_src comp="430" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="728"><net_src comp="724" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="729"><net_src comp="724" pin="1"/><net_sink comp="276" pin=2"/></net>

<net id="733"><net_src comp="577" pin="6"/><net_sink comp="730" pin=0"/></net>

<net id="738"><net_src comp="458" pin="4"/><net_sink comp="734" pin=0"/></net>

<net id="739"><net_src comp="34" pin="0"/><net_sink comp="734" pin=1"/></net>

<net id="744"><net_src comp="458" pin="4"/><net_sink comp="740" pin=0"/></net>

<net id="745"><net_src comp="38" pin="0"/><net_sink comp="740" pin=1"/></net>

<net id="749"><net_src comp="458" pin="4"/><net_sink comp="746" pin=0"/></net>

<net id="750"><net_src comp="746" pin="1"/><net_sink comp="288" pin=2"/></net>

<net id="751"><net_src comp="746" pin="1"/><net_sink comp="300" pin=2"/></net>

<net id="762"><net_src comp="752" pin="1"/><net_sink comp="758" pin=0"/></net>

<net id="763"><net_src comp="755" pin="1"/><net_sink comp="758" pin=1"/></net>

<net id="767"><net_src comp="442" pin="1"/><net_sink comp="764" pin=0"/></net>

<net id="771"><net_src comp="442" pin="1"/><net_sink comp="768" pin=0"/></net>

<net id="779"><net_src comp="772" pin="1"/><net_sink comp="775" pin=0"/></net>

<net id="780"><net_src comp="764" pin="1"/><net_sink comp="775" pin=1"/></net>

<net id="785"><net_src comp="768" pin="1"/><net_sink comp="781" pin=1"/></net>

<net id="790"><net_src comp="781" pin="2"/><net_sink comp="786" pin=0"/></net>

<net id="797"><net_src comp="40" pin="0"/><net_sink comp="791" pin=0"/></net>

<net id="798"><net_src comp="775" pin="2"/><net_sink comp="791" pin=1"/></net>

<net id="799"><net_src comp="42" pin="0"/><net_sink comp="791" pin=2"/></net>

<net id="800"><net_src comp="44" pin="0"/><net_sink comp="791" pin=3"/></net>

<net id="804"><net_src comp="442" pin="1"/><net_sink comp="801" pin=0"/></net>

<net id="815"><net_src comp="808" pin="1"/><net_sink comp="811" pin=0"/></net>

<net id="816"><net_src comp="805" pin="1"/><net_sink comp="811" pin=1"/></net>

<net id="820"><net_src comp="811" pin="2"/><net_sink comp="817" pin=0"/></net>

<net id="825"><net_src comp="801" pin="1"/><net_sink comp="821" pin=0"/></net>

<net id="826"><net_src comp="817" pin="1"/><net_sink comp="821" pin=1"/></net>

<net id="830"><net_src comp="821" pin="2"/><net_sink comp="827" pin=0"/></net>

<net id="835"><net_src comp="481" pin="4"/><net_sink comp="831" pin=0"/></net>

<net id="836"><net_src comp="34" pin="0"/><net_sink comp="831" pin=1"/></net>

<net id="841"><net_src comp="481" pin="4"/><net_sink comp="837" pin=0"/></net>

<net id="842"><net_src comp="38" pin="0"/><net_sink comp="837" pin=1"/></net>

<net id="846"><net_src comp="481" pin="4"/><net_sink comp="843" pin=0"/></net>

<net id="847"><net_src comp="843" pin="1"/><net_sink comp="324" pin=2"/></net>

<net id="848"><net_src comp="843" pin="1"/><net_sink comp="336" pin=2"/></net>

<net id="859"><net_src comp="849" pin="1"/><net_sink comp="855" pin=0"/></net>

<net id="860"><net_src comp="852" pin="1"/><net_sink comp="855" pin=1"/></net>

<net id="866"><net_src comp="465" pin="1"/><net_sink comp="861" pin=0"/></net>

<net id="867"><net_src comp="64" pin="0"/><net_sink comp="861" pin=1"/></net>

<net id="868"><net_src comp="66" pin="0"/><net_sink comp="861" pin=2"/></net>

<net id="874"><net_src comp="465" pin="1"/><net_sink comp="869" pin=0"/></net>

<net id="875"><net_src comp="68" pin="0"/><net_sink comp="869" pin=1"/></net>

<net id="876"><net_src comp="24" pin="0"/><net_sink comp="869" pin=2"/></net>

<net id="884"><net_src comp="861" pin="3"/><net_sink comp="880" pin=0"/></net>

<net id="890"><net_src comp="70" pin="0"/><net_sink comp="885" pin=0"/></net>

<net id="891"><net_src comp="880" pin="2"/><net_sink comp="885" pin=1"/></net>

<net id="892"><net_src comp="42" pin="0"/><net_sink comp="885" pin=2"/></net>

<net id="897"><net_src comp="877" pin="1"/><net_sink comp="893" pin=0"/></net>

<net id="898"><net_src comp="869" pin="3"/><net_sink comp="893" pin=1"/></net>

<net id="904"><net_src comp="465" pin="1"/><net_sink comp="899" pin=0"/></net>

<net id="905"><net_src comp="74" pin="0"/><net_sink comp="899" pin=1"/></net>

<net id="906"><net_src comp="14" pin="0"/><net_sink comp="899" pin=2"/></net>

<net id="911"><net_src comp="899" pin="3"/><net_sink comp="907" pin=0"/></net>

<net id="915"><net_src comp="907" pin="2"/><net_sink comp="912" pin=0"/></net>

<net id="920"><net_src comp="912" pin="1"/><net_sink comp="916" pin=0"/></net>

<net id="921"><net_src comp="916" pin="2"/><net_sink comp="608" pin=2"/></net>

<net id="926"><net_src comp="28" pin="0"/><net_sink comp="922" pin=1"/></net>

<net id="931"><net_src comp="504" pin="4"/><net_sink comp="927" pin=0"/></net>

<net id="932"><net_src comp="34" pin="0"/><net_sink comp="927" pin=1"/></net>

<net id="937"><net_src comp="504" pin="4"/><net_sink comp="933" pin=0"/></net>

<net id="938"><net_src comp="38" pin="0"/><net_sink comp="933" pin=1"/></net>

<net id="942"><net_src comp="504" pin="4"/><net_sink comp="939" pin=0"/></net>

<net id="943"><net_src comp="939" pin="1"/><net_sink comp="355" pin=2"/></net>

<net id="947"><net_src comp="515" pin="4"/><net_sink comp="944" pin=0"/></net>

<net id="948"><net_src comp="944" pin="1"/><net_sink comp="363" pin=2"/></net>

<net id="953"><net_src comp="515" pin="4"/><net_sink comp="949" pin=0"/></net>

<net id="954"><net_src comp="80" pin="0"/><net_sink comp="949" pin=1"/></net>

<net id="958"><net_src comp="618" pin="1"/><net_sink comp="955" pin=0"/></net>

<net id="962"><net_src comp="634" pin="1"/><net_sink comp="959" pin=0"/></net>

<net id="967"><net_src comp="955" pin="1"/><net_sink comp="963" pin=0"/></net>

<net id="968"><net_src comp="959" pin="1"/><net_sink comp="963" pin=1"/></net>

<net id="972"><net_src comp="488" pin="1"/><net_sink comp="969" pin=0"/></net>

<net id="976"><net_src comp="488" pin="1"/><net_sink comp="973" pin=0"/></net>

<net id="984"><net_src comp="977" pin="1"/><net_sink comp="980" pin=0"/></net>

<net id="985"><net_src comp="969" pin="1"/><net_sink comp="980" pin=1"/></net>

<net id="990"><net_src comp="634" pin="1"/><net_sink comp="986" pin=0"/></net>

<net id="991"><net_src comp="973" pin="1"/><net_sink comp="986" pin=1"/></net>

<net id="996"><net_src comp="986" pin="2"/><net_sink comp="992" pin=0"/></net>

<net id="997"><net_src comp="618" pin="1"/><net_sink comp="992" pin=1"/></net>

<net id="1004"><net_src comp="40" pin="0"/><net_sink comp="998" pin=0"/></net>

<net id="1005"><net_src comp="980" pin="2"/><net_sink comp="998" pin=1"/></net>

<net id="1006"><net_src comp="42" pin="0"/><net_sink comp="998" pin=2"/></net>

<net id="1007"><net_src comp="44" pin="0"/><net_sink comp="998" pin=3"/></net>

<net id="1011"><net_src comp="526" pin="4"/><net_sink comp="1008" pin=0"/></net>

<net id="1016"><net_src comp="28" pin="0"/><net_sink comp="1012" pin=1"/></net>

<net id="1021"><net_src comp="550" pin="4"/><net_sink comp="1017" pin=0"/></net>

<net id="1022"><net_src comp="34" pin="0"/><net_sink comp="1017" pin=1"/></net>

<net id="1027"><net_src comp="550" pin="4"/><net_sink comp="1023" pin=0"/></net>

<net id="1028"><net_src comp="38" pin="0"/><net_sink comp="1023" pin=1"/></net>

<net id="1032"><net_src comp="550" pin="4"/><net_sink comp="1029" pin=0"/></net>

<net id="1033"><net_src comp="1029" pin="1"/><net_sink comp="380" pin=2"/></net>

<net id="1037"><net_src comp="561" pin="4"/><net_sink comp="1034" pin=0"/></net>

<net id="1038"><net_src comp="1034" pin="1"/><net_sink comp="388" pin=2"/></net>

<net id="1043"><net_src comp="561" pin="4"/><net_sink comp="1039" pin=0"/></net>

<net id="1044"><net_src comp="80" pin="0"/><net_sink comp="1039" pin=1"/></net>

<net id="1048"><net_src comp="626" pin="1"/><net_sink comp="1045" pin=0"/></net>

<net id="1052"><net_src comp="634" pin="1"/><net_sink comp="1049" pin=0"/></net>

<net id="1057"><net_src comp="1045" pin="1"/><net_sink comp="1053" pin=0"/></net>

<net id="1058"><net_src comp="1049" pin="1"/><net_sink comp="1053" pin=1"/></net>

<net id="1062"><net_src comp="534" pin="1"/><net_sink comp="1059" pin=0"/></net>

<net id="1066"><net_src comp="534" pin="1"/><net_sink comp="1063" pin=0"/></net>

<net id="1074"><net_src comp="1067" pin="1"/><net_sink comp="1070" pin=0"/></net>

<net id="1075"><net_src comp="1059" pin="1"/><net_sink comp="1070" pin=1"/></net>

<net id="1080"><net_src comp="634" pin="1"/><net_sink comp="1076" pin=0"/></net>

<net id="1081"><net_src comp="1063" pin="1"/><net_sink comp="1076" pin=1"/></net>

<net id="1086"><net_src comp="1076" pin="2"/><net_sink comp="1082" pin=0"/></net>

<net id="1087"><net_src comp="626" pin="1"/><net_sink comp="1082" pin=1"/></net>

<net id="1094"><net_src comp="40" pin="0"/><net_sink comp="1088" pin=0"/></net>

<net id="1095"><net_src comp="1070" pin="2"/><net_sink comp="1088" pin=1"/></net>

<net id="1096"><net_src comp="42" pin="0"/><net_sink comp="1088" pin=2"/></net>

<net id="1097"><net_src comp="44" pin="0"/><net_sink comp="1088" pin=3"/></net>

<net id="1101"><net_src comp="534" pin="1"/><net_sink comp="1098" pin=0"/></net>

<net id="1106"><net_src comp="1098" pin="1"/><net_sink comp="1102" pin=1"/></net>

<net id="1110"><net_src comp="571" pin="4"/><net_sink comp="1107" pin=0"/></net>

<net id="1121"><net_src comp="1111" pin="1"/><net_sink comp="1117" pin=0"/></net>

<net id="1122"><net_src comp="1114" pin="1"/><net_sink comp="1117" pin=1"/></net>

<net id="1127"><net_src comp="1107" pin="1"/><net_sink comp="1123" pin=0"/></net>

<net id="1128"><net_src comp="1117" pin="2"/><net_sink comp="1123" pin=1"/></net>

<net id="1132"><net_src comp="138" pin="2"/><net_sink comp="1129" pin=0"/></net>

<net id="1133"><net_src comp="1129" pin="1"/><net_sink comp="922" pin=0"/></net>

<net id="1134"><net_src comp="1129" pin="1"/><net_sink comp="1111" pin=0"/></net>

<net id="1138"><net_src comp="144" pin="2"/><net_sink comp="1135" pin=0"/></net>

<net id="1139"><net_src comp="1135" pin="1"/><net_sink comp="1012" pin=0"/></net>

<net id="1140"><net_src comp="1135" pin="1"/><net_sink comp="1114" pin=0"/></net>

<net id="1147"><net_src comp="644" pin="2"/><net_sink comp="1144" pin=0"/></net>

<net id="1148"><net_src comp="1144" pin="1"/><net_sink comp="400" pin=2"/></net>

<net id="1152"><net_src comp="650" pin="1"/><net_sink comp="1149" pin=0"/></net>

<net id="1153"><net_src comp="1149" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="1154"><net_src comp="1149" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="1158"><net_src comp="150" pin="3"/><net_sink comp="1155" pin=0"/></net>

<net id="1159"><net_src comp="1155" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="1166"><net_src comp="661" pin="2"/><net_sink comp="1163" pin=0"/></net>

<net id="1167"><net_src comp="1163" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="1171"><net_src comp="187" pin="3"/><net_sink comp="1168" pin=0"/></net>

<net id="1172"><net_src comp="1168" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="1179"><net_src comp="690" pin="2"/><net_sink comp="1176" pin=0"/></net>

<net id="1180"><net_src comp="1176" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="1184"><net_src comp="696" pin="1"/><net_sink comp="1181" pin=0"/></net>

<net id="1185"><net_src comp="1181" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="1186"><net_src comp="1181" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="1190"><net_src comp="219" pin="3"/><net_sink comp="1187" pin=0"/></net>

<net id="1191"><net_src comp="1187" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="1198"><net_src comp="707" pin="2"/><net_sink comp="1195" pin=0"/></net>

<net id="1199"><net_src comp="1195" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="1203"><net_src comp="256" pin="3"/><net_sink comp="1200" pin=0"/></net>

<net id="1204"><net_src comp="1200" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="1208"><net_src comp="586" pin="6"/><net_sink comp="1205" pin=0"/></net>

<net id="1209"><net_src comp="1205" pin="1"/><net_sink comp="805" pin=0"/></net>

<net id="1213"><net_src comp="597" pin="6"/><net_sink comp="1210" pin=0"/></net>

<net id="1214"><net_src comp="1210" pin="1"/><net_sink comp="808" pin=0"/></net>

<net id="1218"><net_src comp="730" pin="1"/><net_sink comp="1215" pin=0"/></net>

<net id="1219"><net_src comp="1215" pin="1"/><net_sink comp="907" pin=1"/></net>

<net id="1223"><net_src comp="734" pin="2"/><net_sink comp="1220" pin=0"/></net>

<net id="1227"><net_src comp="740" pin="2"/><net_sink comp="1224" pin=0"/></net>

<net id="1228"><net_src comp="1224" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="1232"><net_src comp="746" pin="1"/><net_sink comp="1229" pin=0"/></net>

<net id="1233"><net_src comp="1229" pin="1"/><net_sink comp="312" pin=2"/></net>

<net id="1237"><net_src comp="288" pin="3"/><net_sink comp="1234" pin=0"/></net>

<net id="1238"><net_src comp="1234" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="1242"><net_src comp="300" pin="3"/><net_sink comp="1239" pin=0"/></net>

<net id="1243"><net_src comp="1239" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="1247"><net_src comp="294" pin="3"/><net_sink comp="1244" pin=0"/></net>

<net id="1248"><net_src comp="1244" pin="1"/><net_sink comp="752" pin=0"/></net>

<net id="1249"><net_src comp="1244" pin="1"/><net_sink comp="786" pin=1"/></net>

<net id="1253"><net_src comp="306" pin="3"/><net_sink comp="1250" pin=0"/></net>

<net id="1254"><net_src comp="1250" pin="1"/><net_sink comp="755" pin=0"/></net>

<net id="1255"><net_src comp="1250" pin="1"/><net_sink comp="781" pin=0"/></net>

<net id="1259"><net_src comp="758" pin="2"/><net_sink comp="1256" pin=0"/></net>

<net id="1260"><net_src comp="1256" pin="1"/><net_sink comp="772" pin=0"/></net>

<net id="1264"><net_src comp="786" pin="2"/><net_sink comp="1261" pin=0"/></net>

<net id="1265"><net_src comp="1261" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="1269"><net_src comp="791" pin="4"/><net_sink comp="1266" pin=0"/></net>

<net id="1270"><net_src comp="1266" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="1274"><net_src comp="827" pin="1"/><net_sink comp="1271" pin=0"/></net>

<net id="1275"><net_src comp="1271" pin="1"/><net_sink comp="916" pin=1"/></net>

<net id="1279"><net_src comp="831" pin="2"/><net_sink comp="1276" pin=0"/></net>

<net id="1283"><net_src comp="837" pin="2"/><net_sink comp="1280" pin=0"/></net>

<net id="1284"><net_src comp="1280" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="1288"><net_src comp="843" pin="1"/><net_sink comp="1285" pin=0"/></net>

<net id="1289"><net_src comp="1285" pin="1"/><net_sink comp="343" pin=2"/></net>

<net id="1293"><net_src comp="324" pin="3"/><net_sink comp="1290" pin=0"/></net>

<net id="1294"><net_src comp="1290" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="1298"><net_src comp="336" pin="3"/><net_sink comp="1295" pin=0"/></net>

<net id="1299"><net_src comp="1295" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="1303"><net_src comp="330" pin="3"/><net_sink comp="1300" pin=0"/></net>

<net id="1304"><net_src comp="1300" pin="1"/><net_sink comp="849" pin=0"/></net>

<net id="1308"><net_src comp="318" pin="3"/><net_sink comp="1305" pin=0"/></net>

<net id="1309"><net_src comp="1305" pin="1"/><net_sink comp="852" pin=0"/></net>

<net id="1313"><net_src comp="855" pin="2"/><net_sink comp="1310" pin=0"/></net>

<net id="1314"><net_src comp="1310" pin="1"/><net_sink comp="877" pin=0"/></net>

<net id="1315"><net_src comp="1310" pin="1"/><net_sink comp="880" pin=1"/></net>

<net id="1319"><net_src comp="885" pin="3"/><net_sink comp="1316" pin=0"/></net>

<net id="1320"><net_src comp="1316" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="1324"><net_src comp="893" pin="2"/><net_sink comp="1321" pin=0"/></net>

<net id="1325"><net_src comp="1321" pin="1"/><net_sink comp="349" pin=1"/></net>

<net id="1329"><net_src comp="916" pin="2"/><net_sink comp="1326" pin=0"/></net>

<net id="1330"><net_src comp="1326" pin="1"/><net_sink comp="608" pin=2"/></net>

<net id="1334"><net_src comp="922" pin="2"/><net_sink comp="1331" pin=0"/></net>

<net id="1338"><net_src comp="927" pin="2"/><net_sink comp="1335" pin=0"/></net>

<net id="1342"><net_src comp="933" pin="2"/><net_sink comp="1339" pin=0"/></net>

<net id="1343"><net_src comp="1339" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="1347"><net_src comp="355" pin="3"/><net_sink comp="1344" pin=0"/></net>

<net id="1348"><net_src comp="1344" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="1352"><net_src comp="363" pin="3"/><net_sink comp="1349" pin=0"/></net>

<net id="1353"><net_src comp="1349" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="1354"><net_src comp="1349" pin="1"/><net_sink comp="370" pin=2"/></net>

<net id="1358"><net_src comp="949" pin="2"/><net_sink comp="1355" pin=0"/></net>

<net id="1359"><net_src comp="1355" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="1363"><net_src comp="963" pin="2"/><net_sink comp="1360" pin=0"/></net>

<net id="1364"><net_src comp="1360" pin="1"/><net_sink comp="977" pin=0"/></net>

<net id="1368"><net_src comp="992" pin="2"/><net_sink comp="1365" pin=0"/></net>

<net id="1369"><net_src comp="1365" pin="1"/><net_sink comp="370" pin=4"/></net>

<net id="1373"><net_src comp="998" pin="4"/><net_sink comp="1370" pin=0"/></net>

<net id="1374"><net_src comp="1370" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="1378"><net_src comp="1008" pin="1"/><net_sink comp="1375" pin=0"/></net>

<net id="1379"><net_src comp="1375" pin="1"/><net_sink comp="1102" pin=0"/></net>

<net id="1380"><net_src comp="1375" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="1384"><net_src comp="1012" pin="2"/><net_sink comp="1381" pin=0"/></net>

<net id="1388"><net_src comp="1017" pin="2"/><net_sink comp="1385" pin=0"/></net>

<net id="1392"><net_src comp="1023" pin="2"/><net_sink comp="1389" pin=0"/></net>

<net id="1393"><net_src comp="1389" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="1397"><net_src comp="380" pin="3"/><net_sink comp="1394" pin=0"/></net>

<net id="1398"><net_src comp="1394" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="1402"><net_src comp="388" pin="3"/><net_sink comp="1399" pin=0"/></net>

<net id="1403"><net_src comp="1399" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="1404"><net_src comp="1399" pin="1"/><net_sink comp="370" pin=2"/></net>

<net id="1408"><net_src comp="1039" pin="2"/><net_sink comp="1405" pin=0"/></net>

<net id="1409"><net_src comp="1405" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="1413"><net_src comp="1053" pin="2"/><net_sink comp="1410" pin=0"/></net>

<net id="1414"><net_src comp="1410" pin="1"/><net_sink comp="1067" pin=0"/></net>

<net id="1418"><net_src comp="1082" pin="2"/><net_sink comp="1415" pin=0"/></net>

<net id="1419"><net_src comp="1415" pin="1"/><net_sink comp="370" pin=4"/></net>

<net id="1423"><net_src comp="1088" pin="4"/><net_sink comp="1420" pin=0"/></net>

<net id="1424"><net_src comp="1420" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="1428"><net_src comp="1102" pin="2"/><net_sink comp="1425" pin=0"/></net>

<net id="1429"><net_src comp="1425" pin="1"/><net_sink comp="571" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res_digits_data_V | {26 27 32 38 }
 - Input state : 
	Port: karastuba_mul_templa.4 : lhs_tmp_bits_read | {1 }
	Port: karastuba_mul_templa.4 : lhs_digits_data_V | {2 3 5 6 28 29 }
	Port: karastuba_mul_templa.4 : rhs_tmp_bits_read | {1 }
	Port: karastuba_mul_templa.4 : rhs_digits_data_V | {8 9 11 12 34 35 }
	Port: karastuba_mul_templa.4 : res_digits_data_V | {26 27 28 29 34 35 }
  - Chain level:
	State 1
	State 2
		icmp_ln246 : 1
		i : 1
		br_ln246 : 2
		zext_ln246 : 1
		lhs_digits_data_V_ad : 2
		lhs_digits_data_V_lo : 3
	State 3
	State 4
		store_ln246 : 1
		store_ln246 : 1
	State 5
		icmp_ln247 : 1
		i_9 : 1
		br_ln247 : 2
		xor_ln247 : 1
		zext_ln247_2 : 1
		lhs_digits_data_V_ad_3 : 2
		lhs_digits_data_V_lo_3 : 3
	State 6
	State 7
		lhs1_tmp_digits_data_2 : 1
		store_ln247 : 2
		lhs1_digits_data_V_a : 1
		store_ln247 : 2
	State 8
		icmp_ln248 : 1
		i_10 : 1
		br_ln248 : 2
		zext_ln248 : 1
		rhs_digits_data_V_ad : 2
		rhs_digits_data_V_lo : 3
	State 9
	State 10
		store_ln248 : 1
		store_ln248 : 1
	State 11
		icmp_ln249 : 1
		i_11 : 1
		br_ln249 : 2
		xor_ln249 : 1
		zext_ln249_2 : 1
		rhs_digits_data_V_ad_3 : 2
		rhs_digits_data_V_lo_3 : 3
	State 12
	State 13
		rhs1_tmp_digits_data_2 : 1
		store_ln249 : 2
		rhs1_digits_data_V_a : 1
		store_ln249 : 2
	State 14
		zext_ln257 : 1
	State 15
		icmp_ln51 : 1
		i_12 : 1
		br_ln51 : 2
		zext_ln56 : 1
		z0_digits_data_V_add : 2
		z0_digits_data_V_loa : 3
		z2_digits_data_V_add : 2
		z2_digits_data_V_loa : 3
	State 16
	State 17
		add_ln700 : 1
	State 18
		tmp_V_6 : 1
		add_ln209_10 : 1
		add_ln209_5 : 2
		trunc_ln : 2
	State 19
		store_ln58 : 1
		empty_30 : 1
	State 20
		add_ln61 : 1
		zext_ln61_6 : 2
		add2_tmp_bits : 3
		zext_ln61_7 : 4
	State 21
		exitcond_i : 1
		i_13 : 1
		br_ln74 : 2
		zext_ln77 : 1
		cross_mul_digits_dat_3 : 2
		cross_mul_digits_dat_4 : 3
		add2_digits_data_V_a_2 : 2
		add2_digits_data_V_l : 3
	State 22
	State 23
		tmp_V_7 : 1
	State 24
		tmp_V_8 : 1
		tmp_2 : 2
		add_ln700_13 : 1
	State 25
		store_ln85 : 1
		empty_32 : 1
	State 26
		add_ln92 : 1
		sext_ln92 : 2
		z1_tmp_bits : 3
		call_ln266 : 4
	State 27
		br_ln269 : 1
	State 28
		icmp_ln273 : 1
		i_14 : 1
		br_ln273 : 2
		zext_ln276 : 1
		lhs_digits_data_V_ad_4 : 2
		lhs_digits_data_V_lo_4 : 3
		zext_ln277 : 1
		res_digits_data_V_ad : 2
		res_digits_data_V_lo : 3
		j : 1
	State 29
	State 30
		add_ln700_14 : 1
	State 31
		tmp_V : 1
		add_ln209_11 : 1
		add_ln209 : 2
		trunc_ln858_6 : 2
	State 32
		empty_35 : 1
	State 33
		res_tmp_bits_0 : 1
		zext_ln283 : 2
		br_ln283 : 1
	State 34
		icmp_ln287 : 1
		i_15 : 1
		br_ln287 : 2
		zext_ln290 : 1
		rhs_digits_data_V_ad_4 : 2
		rhs_digits_data_V_lo_4 : 3
		zext_ln291 : 1
		res_digits_data_V_ad_2 : 2
		res_digits_data_V_lo_2 : 3
		j_5 : 1
	State 35
	State 36
		add_ln700_16 : 1
	State 37
		tmp_V_9 : 1
		add_ln209_12 : 1
		add_ln209_4 : 2
		trunc_ln858_7 : 2
	State 38
		empty_37 : 1
	State 39
		add_ln295 : 1
	State 40
		zext_ln297 : 1
		mul_ln297 : 1
		add_ln297 : 2
		ret_ln299 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|          Functional Unit          |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |   URAM  |
|----------|-----------------------------------|---------|---------|---------|---------|---------|---------|
|          | grp_karastuba_mul_templa_1_fu_577 |    20   |    3    | 78.3362 |  10556  |   8650  |    0    |
|   call   | grp_karastuba_mul_templa_5_fu_586 |    16   |    3    | 72.6242 |   9868  |   8002  |    0    |
|          | grp_karastuba_mul_templa_5_fu_597 |    16   |    3    | 72.6242 |   9868  |   8002  |    0    |
|          |      grp_CAT_I_I_I_O_1_fu_608     |    0    |    0    | 9.81575 |   827   |   918   |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|---------|---------|
|          |              i_fu_644             |    0    |    0    |    0    |    0    |    15   |    0    |
|          |             i_9_fu_661            |    0    |    0    |    0    |    0    |    15   |    0    |
|          |            i_10_fu_690            |    0    |    0    |    0    |    0    |    15   |    0    |
|          |            i_11_fu_707            |    0    |    0    |    0    |    0    |    15   |    0    |
|          |            i_12_fu_740            |    0    |    0    |    0    |    0    |    15   |    0    |
|          |          add_ln700_fu_758         |    0    |    0    |    0    |    0    |    71   |    0    |
|          |           tmp_V_6_fu_775          |    0    |    0    |    0    |    0    |    72   |    0    |
|          |        add_ln209_10_fu_781        |    0    |    0    |    0    |    0    |    64   |    0    |
|          |         add_ln209_5_fu_786        |    0    |    0    |    0    |    0    |    64   |    0    |
|          |          add_ln61_fu_811          |    0    |    0    |    0    |    0    |    12   |    0    |
|          |        add2_tmp_bits_fu_821       |    0    |    0    |    0    |    0    |    15   |    0    |
|          |            i_13_fu_837            |    0    |    0    |    0    |    0    |    15   |    0    |
|          |           tmp_V_8_fu_880          |    0    |    0    |    0    |    0    |    72   |    0    |
|          |        add_ln700_13_fu_893        |    0    |    0    |    0    |    0    |    71   |    0    |
|    add   |          add_ln92_fu_907          |    0    |    0    |    0    |    0    |    15   |    0    |
|          |            i_14_fu_933            |    0    |    0    |    0    |    0    |    15   |    0    |
|          |              j_fu_949             |    0    |    0    |    0    |    0    |    15   |    0    |
|          |        add_ln700_14_fu_963        |    0    |    0    |    0    |    0    |    71   |    0    |
|          |            tmp_V_fu_980           |    0    |    0    |    0    |    0    |    72   |    0    |
|          |        add_ln209_11_fu_986        |    0    |    0    |    0    |    0    |    64   |    0    |
|          |          add_ln209_fu_992         |    0    |    0    |    0    |    0    |    64   |    0    |
|          |            i_15_fu_1023           |    0    |    0    |    0    |    0    |    15   |    0    |
|          |            j_5_fu_1039            |    0    |    0    |    0    |    0    |    15   |    0    |
|          |        add_ln700_16_fu_1053       |    0    |    0    |    0    |    0    |    71   |    0    |
|          |          tmp_V_9_fu_1070          |    0    |    0    |    0    |    0    |    72   |    0    |
|          |        add_ln209_12_fu_1076       |    0    |    0    |    0    |    0    |    64   |    0    |
|          |        add_ln209_4_fu_1082        |    0    |    0    |    0    |    0    |    64   |    0    |
|          |         add_ln295_fu_1102         |    0    |    0    |    0    |    0    |    9    |    0    |
|          |         add_ln297_fu_1123         |    0    |    0    |    0    |    0    |    12   |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|---------|---------|
|          |        select_ln701_fu_861        |    0    |    0    |    0    |    0    |    65   |    0    |
|  select  |       select_ln701_2_fu_869       |    0    |    0    |    0    |    0    |    64   |    0    |
|          |          empty_33_fu_899          |    0    |    0    |    0    |    0    |    5    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|---------|---------|
|          |         icmp_ln246_fu_638         |    0    |    0    |    0    |    0    |    11   |    0    |
|          |         icmp_ln247_fu_655         |    0    |    0    |    0    |    0    |    11   |    0    |
|          |         icmp_ln248_fu_684         |    0    |    0    |    0    |    0    |    11   |    0    |
|          |         icmp_ln249_fu_701         |    0    |    0    |    0    |    0    |    11   |    0    |
|   icmp   |          icmp_ln51_fu_734         |    0    |    0    |    0    |    0    |    11   |    0    |
|          |         exitcond_i_fu_831         |    0    |    0    |    0    |    0    |    11   |    0    |
|          |         icmp_ln269_fu_922         |    0    |    0    |    0    |    0    |    8    |    0    |
|          |         icmp_ln273_fu_927         |    0    |    0    |    0    |    0    |    11   |    0    |
|          |         icmp_ln283_fu_1012        |    0    |    0    |    0    |    0    |    8    |    0    |
|          |         icmp_ln287_fu_1017        |    0    |    0    |    0    |    0    |    11   |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|---------|---------|
|    sub   |           tmp_V_7_fu_855          |    0    |    0    |    0    |    0    |    71   |    0    |
|          |         z1_tmp_bits_fu_916        |    0    |    0    |    0    |    0    |    15   |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|---------|---------|
|    xor   |          xor_ln247_fu_667         |    0    |    0    |    0    |    0    |    5    |    0    |
|          |          xor_ln249_fu_713         |    0    |    0    |    0    |    0    |    5    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|---------|---------|
|    mul   |         mul_ln297_fu_1117         |    0    |    0    |    0    |    0    |    7    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|---------|---------|
|   read   |  rhs_tmp_bits_read_2_read_fu_138  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |  lhs_tmp_bits_read_2_read_fu_144  |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|---------|---------|
|          |         zext_ln246_fu_650         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln247_2_fu_673        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         zext_ln247_fu_678         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         zext_ln248_fu_696         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln249_2_fu_719        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         zext_ln249_fu_724         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         zext_ln257_fu_730         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          zext_ln56_fu_746         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         zext_ln209_fu_752         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         zext_ln700_fu_755         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          zext_ln51_fu_764         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln700_17_fu_768       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln700_18_fu_772       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          zext_ln61_fu_801         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         zext_ln61_4_fu_805        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         zext_ln61_5_fu_808        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         zext_ln61_6_fu_817        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         zext_ln61_7_fu_827        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          zext_ln77_fu_843         |    0    |    0    |    0    |    0    |    0    |    0    |
|   zext   |         zext_ln180_fu_849         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         zext_ln701_fu_852         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         zext_ln276_fu_939         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         zext_ln277_fu_944         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln277_1_fu_955        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln700_19_fu_959       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         zext_ln273_fu_969         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln700_20_fu_973       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln700_21_fu_977       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         zext_ln283_fu_1008        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         zext_ln290_fu_1029        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         zext_ln291_fu_1034        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln291_1_fu_1045       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln700_22_fu_1049       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         zext_ln287_fu_1059        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln700_23_fu_1063       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln700_24_fu_1067       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         zext_ln295_fu_1098        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         zext_ln297_fu_1107        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln297_3_fu_1111       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln297_4_fu_1114       |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|---------|---------|
|          |          trunc_ln_fu_791          |    0    |    0    |    0    |    0    |    0    |    0    |
|partselect|        trunc_ln858_6_fu_998       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       trunc_ln858_7_fu_1088       |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|---------|---------|
|   trunc  |         trunc_ln701_fu_877        |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|---------|---------|
| bitselect|            tmp_2_fu_885           |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|---------|---------|
|   sext   |          sext_ln92_fu_912         |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                   |    52   |    9    |  233.4  |  31119  |  27082  |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
+--------------------+--------+--------+--------+--------+
|                    |  BRAM  |   FF   |   LUT  |  URAM  |
+--------------------+--------+--------+--------+--------+
| add2_digits_data_V |    2   |    0   |    0   |    0   |
|cross_mul_digits_dat|    4   |    0   |    0   |    0   |
| lhs0_digits_data_V |    2   |    0   |    0   |    0   |
|lhs0_tmp_digits_data|    2   |    0   |    0   |    0   |
| lhs1_digits_data_V |    2   |    0   |    0   |    0   |
|lhs1_tmp_digits_data|    2   |    0   |    0   |    0   |
| rhs0_digits_data_V |    2   |    0   |    0   |    0   |
|rhs0_tmp_digits_data|    2   |    0   |    0   |    0   |
| rhs1_digits_data_V |    2   |    0   |    0   |    0   |
|rhs1_tmp_digits_data|    2   |    0   |    0   |    0   |
|  z0_digits_data_V  |    4   |    0   |    0   |    0   |
|  z1_digits_data_V  |    2   |    0   |    0   |    0   |
|  z2_digits_data_V  |    4   |    0   |    0   |    0   |
+--------------------+--------+--------+--------+--------+
|        Total       |   32   |    0   |    0   |    0   |
+--------------------+--------+--------+--------+--------+

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|add2_digits_data_V_a_2_reg_1295|    5   |
| add2_digits_data_V_l_reg_1305 |   64   |
|      add_ln209_4_reg_1415     |   64   |
|      add_ln209_5_reg_1261     |   64   |
|       add_ln209_reg_1365      |   64   |
|       add_ln295_reg_1425      |    3   |
|     add_ln700_13_reg_1321     |   64   |
|     add_ln700_14_reg_1360     |   65   |
|     add_ln700_16_reg_1410     |   65   |
|       add_ln700_reg_1256      |   65   |
|cross_mul_digits_dat_3_reg_1290|    5   |
|cross_mul_digits_dat_4_reg_1300|   64   |
|      exitcond_i_reg_1276      |    1   |
|          i1_0_reg_407         |    5   |
|          i2_0_reg_419         |    5   |
|          i3_0_reg_430         |    5   |
|          i4_0_reg_500         |    6   |
|          i7_0_reg_546         |    6   |
|         i_0_i1_reg_477        |    6   |
|         i_0_i_reg_454         |    6   |
|          i_0_reg_396          |    5   |
|         i_10_reg_1176         |    5   |
|         i_11_reg_1195         |    5   |
|         i_12_reg_1224         |    6   |
|         i_13_reg_1280         |    6   |
|         i_14_reg_1339         |    6   |
|         i_15_reg_1389         |    6   |
|          i_9_reg_1163         |    5   |
|           i_reg_1144          |    5   |
|      icmp_ln269_reg_1331      |    1   |
|      icmp_ln273_reg_1335      |    1   |
|      icmp_ln283_reg_1381      |    1   |
|      icmp_ln287_reg_1385      |    1   |
|       icmp_ln51_reg_1220      |    1   |
|          j8_0_reg_557         |    7   |
|          j_0_reg_511          |    7   |
|          j_5_reg_1405         |    7   |
|           j_reg_1355          |    7   |
|lhs_digits_data_V_ad_3_reg_1168|    5   |
|lhs_digits_data_V_ad_4_reg_1344|    5   |
| lhs_digits_data_V_ad_reg_1155 |    5   |
|  lhs_tmp_bits_read_2_reg_1135 |    2   |
|       op2_assign_reg_465      |    1   |
|        p_0160_0_reg_534       |    2   |
|        p_084_0_reg_488        |    2   |
|       p_088_0_i_reg_442       |    2   |
|            reg_618            |   64   |
|            reg_626            |   64   |
|            reg_634            |   64   |
|res_digits_data_V_ad_2_reg_1399|    6   |
| res_digits_data_V_ad_reg_1349 |    6   |
|     res_tmp_bits_0_reg_522    |    2   |
|     res_tmp_bits_1_reg_568    |    3   |
|rhs_digits_data_V_ad_3_reg_1200|    5   |
|rhs_digits_data_V_ad_4_reg_1394|    5   |
| rhs_digits_data_V_ad_reg_1187 |    5   |
|  rhs_tmp_bits_read_2_reg_1129 |    2   |
|         tmp_2_reg_1316        |    1   |
|        tmp_V_7_reg_1310       |   65   |
|     trunc_ln858_6_reg_1370    |    2   |
|     trunc_ln858_7_reg_1420    |    2   |
|       trunc_ln_reg_1266       |    2   |
| z0_digits_data_V_add_reg_1234 |    5   |
| z0_digits_data_V_loa_reg_1244 |   64   |
|      z0_tmp_bits_reg_1205     |    4   |
|      z1_tmp_bits_reg_1326     |    7   |
| z2_digits_data_V_add_reg_1239 |    5   |
| z2_digits_data_V_loa_reg_1250 |   64   |
|      z2_tmp_bits_reg_1210     |    4   |
|      zext_ln246_reg_1149      |   64   |
|      zext_ln248_reg_1181      |   64   |
|      zext_ln257_reg_1215      |    5   |
|      zext_ln283_reg_1375      |    3   |
|       zext_ln56_reg_1229      |   64   |
|      zext_ln61_7_reg_1271     |    7   |
|       zext_ln77_reg_1285      |   64   |
+-------------------------------+--------+
|             Total             |  1460  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------|------|------|------|--------||---------||---------|
|           Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------|------|------|------|--------||---------||---------|
|     grp_access_fu_157    |  p0  |   6  |   5  |   30   ||    33   |
|     grp_access_fu_226    |  p0  |   6  |   5  |   30   ||    33   |
|     grp_access_fu_294    |  p0  |   2  |   5  |   10   ||    9    |
|     grp_access_fu_306    |  p0  |   2  |   5  |   10   ||    9    |
|     grp_access_fu_318    |  p0  |   3  |   5  |   15   ||    15   |
|     grp_access_fu_330    |  p0  |   2  |   5  |   10   ||    9    |
|     grp_access_fu_370    |  p0  |   4  |   6  |   24   ||    21   |
|     grp_access_fu_370    |  p2  |   2  |   0  |    0   ||    9    |
|     grp_access_fu_370    |  p4  |   2  |   6  |   12   ||    9    |
|       i1_0_reg_407       |  p0  |   2  |   5  |   10   ||    9    |
|       i3_0_reg_430       |  p0  |   2  |   5  |   10   ||    9    |
|     p_088_0_i_reg_442    |  p0  |   2  |   2  |    4   ||    9    |
|    op2_assign_reg_465    |  p0  |   2  |   1  |    2   ||    9    |
|      p_084_0_reg_488     |  p0  |   2  |   2  |    4   ||    9    |
|     p_0160_0_reg_534     |  p0  |   2  |   2  |    4   ||    9    |
| grp_CAT_I_I_I_O_1_fu_608 |  p2  |   2  |   7  |   14   ||    9    |
|--------------------------|------|------|------|--------||---------||---------|
|           Total          |      |      |      |   189  || 15.6967 ||   210   |
|--------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |   52   |    9   |   233  |  31119 |  27082 |    0   |
|   Memory  |   32   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |   15   |    -   |   210  |    -   |
|  Register |    -   |    -   |    -   |  1460  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   84   |    9   |   249  |  32579 |  27292 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
