// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.


// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This SDF file should be used for ModelSim-Altera (VHDL) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "task2")
  (DATE "09/28/2016 13:31:08")
  (VENDOR "Altera")
  (PROGRAM "Quartus II 64-Bit")
  (VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a7\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1597:1597:1597) (1597:1597:1597))
        (PORT ena (3251:3251:3251) (3251:3251:3251))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a7\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3353:3353:3353) (3353:3353:3353))
        (PORT d[1] (3478:3478:3478) (3478:3478:3478))
        (PORT d[2] (3668:3668:3668) (3668:3668:3668))
        (PORT d[3] (3079:3079:3079) (3079:3079:3079))
        (PORT d[4] (3028:3028:3028) (3028:3028:3028))
        (PORT d[5] (2764:2764:2764) (2764:2764:2764))
        (PORT d[6] (3003:3003:3003) (3003:3003:3003))
        (PORT d[7] (2722:2722:2722) (2722:2722:2722))
        (PORT d[8] (1814:1814:1814) (1814:1814:1814))
        (PORT d[9] (2968:2968:2968) (2968:2968:2968))
        (PORT d[10] (2780:2780:2780) (2780:2780:2780))
        (PORT d[11] (2527:2527:2527) (2527:2527:2527))
        (PORT clk (1598:1598:1598) (1598:1598:1598))
        (PORT ena (3252:3252:3252) (3252:3252:3252))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a7\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1598:1598:1598) (1598:1598:1598))
        (PORT ena (3252:3252:3252) (3252:3252:3252))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a7\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1598:1598:1598) (1598:1598:1598))
        (PORT d[0] (3252:3252:3252) (3252:3252:3252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a7\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1807:1807:1807) (1807:1807:1807))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a7\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1807:1807:1807) (1807:1807:1807))
        (IOPATH (posedge clk) pulse (0:0:0) (2024:2024:2024))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a7\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1807:1807:1807) (1807:1807:1807))
        (IOPATH (posedge clk) pulse (0:0:0) (2894:2894:2894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a7\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1572:1572:1572) (1572:1572:1572))
        (IOPATH (posedge clk) q (297:297:297) (297:297:297))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a7\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2710:2710:2710) (2710:2710:2710))
        (PORT clk (1611:1611:1611) (1611:1611:1611))
        (PORT ena (3059:3059:3059) (3059:3059:3059))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a7\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1809:1809:1809) (1809:1809:1809))
        (PORT d[1] (2328:2328:2328) (2328:2328:2328))
        (PORT d[2] (1649:1649:1649) (1649:1649:1649))
        (PORT d[3] (2461:2461:2461) (2461:2461:2461))
        (PORT d[4] (2354:2354:2354) (2354:2354:2354))
        (PORT d[5] (2507:2507:2507) (2507:2507:2507))
        (PORT d[6] (2504:2504:2504) (2504:2504:2504))
        (PORT d[7] (1855:1855:1855) (1855:1855:1855))
        (PORT d[8] (1628:1628:1628) (1628:1628:1628))
        (PORT d[9] (2478:2478:2478) (2478:2478:2478))
        (PORT d[10] (2477:2477:2477) (2477:2477:2477))
        (PORT d[11] (1773:1773:1773) (1773:1773:1773))
        (PORT clk (1627:1627:1627) (1627:1627:1627))
        (PORT ena (3075:3075:3075) (3075:3075:3075))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a7\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2607:2607:2607) (2607:2607:2607))
        (PORT clk (1627:1627:1627) (1627:1627:1627))
        (PORT ena (3075:3075:3075) (3075:3075:3075))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a7\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1627:1627:1627) (1627:1627:1627))
        (PORT d[0] (3075:3075:3075) (3075:3075:3075))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a7\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1836:1836:1836) (1836:1836:1836))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a7\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1836:1836:1836) (1836:1836:1836))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a7\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1836:1836:1836) (1836:1836:1836))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a10\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1618:1618:1618) (1618:1618:1618))
        (PORT ena (2182:2182:2182) (2182:2182:2182))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a10\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2193:2193:2193) (2193:2193:2193))
        (PORT d[1] (2725:2725:2725) (2725:2725:2725))
        (PORT d[2] (2532:2532:2532) (2532:2532:2532))
        (PORT d[3] (2846:2846:2846) (2846:2846:2846))
        (PORT d[4] (3088:3088:3088) (3088:3088:3088))
        (PORT d[5] (3206:3206:3206) (3206:3206:3206))
        (PORT d[6] (2372:2372:2372) (2372:2372:2372))
        (PORT d[7] (1964:1964:1964) (1964:1964:1964))
        (PORT d[8] (2392:2392:2392) (2392:2392:2392))
        (PORT d[9] (2354:2354:2354) (2354:2354:2354))
        (PORT d[10] (2331:2331:2331) (2331:2331:2331))
        (PORT d[11] (1766:1766:1766) (1766:1766:1766))
        (PORT clk (1619:1619:1619) (1619:1619:1619))
        (PORT ena (2183:2183:2183) (2183:2183:2183))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a10\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1619:1619:1619) (1619:1619:1619))
        (PORT ena (2183:2183:2183) (2183:2183:2183))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a10\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1619:1619:1619) (1619:1619:1619))
        (PORT d[0] (2183:2183:2183) (2183:2183:2183))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a10\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1828:1828:1828) (1828:1828:1828))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a10\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1828:1828:1828) (1828:1828:1828))
        (IOPATH (posedge clk) pulse (0:0:0) (2024:2024:2024))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a10\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1828:1828:1828) (1828:1828:1828))
        (IOPATH (posedge clk) pulse (0:0:0) (2894:2894:2894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a10\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1593:1593:1593) (1593:1593:1593))
        (IOPATH (posedge clk) q (297:297:297) (297:297:297))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a10\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2289:2289:2289) (2289:2289:2289))
        (PORT clk (1632:1632:1632) (1632:1632:1632))
        (PORT ena (2200:2200:2200) (2200:2200:2200))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a10\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2924:2924:2924) (2924:2924:2924))
        (PORT d[1] (2774:2774:2774) (2774:2774:2774))
        (PORT d[2] (2308:2308:2308) (2308:2308:2308))
        (PORT d[3] (3035:3035:3035) (3035:3035:3035))
        (PORT d[4] (2315:2315:2315) (2315:2315:2315))
        (PORT d[5] (2946:2946:2946) (2946:2946:2946))
        (PORT d[6] (2056:2056:2056) (2056:2056:2056))
        (PORT d[7] (2333:2333:2333) (2333:2333:2333))
        (PORT d[8] (1984:1984:1984) (1984:1984:1984))
        (PORT d[9] (2294:2294:2294) (2294:2294:2294))
        (PORT d[10] (1678:1678:1678) (1678:1678:1678))
        (PORT d[11] (1688:1688:1688) (1688:1688:1688))
        (PORT clk (1648:1648:1648) (1648:1648:1648))
        (PORT ena (2216:2216:2216) (2216:2216:2216))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a10\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1855:1855:1855) (1855:1855:1855))
        (PORT clk (1648:1648:1648) (1648:1648:1648))
        (PORT ena (2216:2216:2216) (2216:2216:2216))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a10\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1648:1648:1648) (1648:1648:1648))
        (PORT d[0] (2216:2216:2216) (2216:2216:2216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a10\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1857:1857:1857) (1857:1857:1857))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a10\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1857:1857:1857) (1857:1857:1857))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a10\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1857:1857:1857) (1857:1857:1857))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a3\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1623:1623:1623) (1623:1623:1623))
        (PORT ena (2183:2183:2183) (2183:2183:2183))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a3\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2186:2186:2186) (2186:2186:2186))
        (PORT d[1] (2707:2707:2707) (2707:2707:2707))
        (PORT d[2] (2455:2455:2455) (2455:2455:2455))
        (PORT d[3] (2527:2527:2527) (2527:2527:2527))
        (PORT d[4] (2777:2777:2777) (2777:2777:2777))
        (PORT d[5] (2905:2905:2905) (2905:2905:2905))
        (PORT d[6] (2325:2325:2325) (2325:2325:2325))
        (PORT d[7] (1991:1991:1991) (1991:1991:1991))
        (PORT d[8] (2387:2387:2387) (2387:2387:2387))
        (PORT d[9] (2352:2352:2352) (2352:2352:2352))
        (PORT d[10] (2319:2319:2319) (2319:2319:2319))
        (PORT d[11] (1793:1793:1793) (1793:1793:1793))
        (PORT clk (1624:1624:1624) (1624:1624:1624))
        (PORT ena (2184:2184:2184) (2184:2184:2184))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a3\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1624:1624:1624) (1624:1624:1624))
        (PORT ena (2184:2184:2184) (2184:2184:2184))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a3\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1624:1624:1624) (1624:1624:1624))
        (PORT d[0] (2184:2184:2184) (2184:2184:2184))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a3\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1833:1833:1833) (1833:1833:1833))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a3\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1833:1833:1833) (1833:1833:1833))
        (IOPATH (posedge clk) pulse (0:0:0) (2024:2024:2024))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a3\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1833:1833:1833) (1833:1833:1833))
        (IOPATH (posedge clk) pulse (0:0:0) (2894:2894:2894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a3\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1598:1598:1598) (1598:1598:1598))
        (IOPATH (posedge clk) q (297:297:297) (297:297:297))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a3\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2307:2307:2307) (2307:2307:2307))
        (PORT clk (1637:1637:1637) (1637:1637:1637))
        (PORT ena (2503:2503:2503) (2503:2503:2503))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a3\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2927:2927:2927) (2927:2927:2927))
        (PORT d[1] (2785:2785:2785) (2785:2785:2785))
        (PORT d[2] (2314:2314:2314) (2314:2314:2314))
        (PORT d[3] (3328:3328:3328) (3328:3328:3328))
        (PORT d[4] (2350:2350:2350) (2350:2350:2350))
        (PORT d[5] (2244:2244:2244) (2244:2244:2244))
        (PORT d[6] (2054:2054:2054) (2054:2054:2054))
        (PORT d[7] (2321:2321:2321) (2321:2321:2321))
        (PORT d[8] (1915:1915:1915) (1915:1915:1915))
        (PORT d[9] (2276:2276:2276) (2276:2276:2276))
        (PORT d[10] (1695:1695:1695) (1695:1695:1695))
        (PORT d[11] (1715:1715:1715) (1715:1715:1715))
        (PORT clk (1653:1653:1653) (1653:1653:1653))
        (PORT ena (2519:2519:2519) (2519:2519:2519))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a3\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2275:2275:2275) (2275:2275:2275))
        (PORT clk (1653:1653:1653) (1653:1653:1653))
        (PORT ena (2519:2519:2519) (2519:2519:2519))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a3\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1653:1653:1653) (1653:1653:1653))
        (PORT d[0] (2519:2519:2519) (2519:2519:2519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a3\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1862:1862:1862) (1862:1862:1862))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a3\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1862:1862:1862) (1862:1862:1862))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a3\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1862:1862:1862) (1862:1862:1862))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a0\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1580:1580:1580) (1580:1580:1580))
        (PORT ena (2870:2870:2870) (2870:2870:2870))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a0\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3381:3381:3381) (3381:3381:3381))
        (PORT d[1] (3487:3487:3487) (3487:3487:3487))
        (PORT d[2] (3963:3963:3963) (3963:3963:3963))
        (PORT d[3] (3620:3620:3620) (3620:3620:3620))
        (PORT d[4] (3010:3010:3010) (3010:3010:3010))
        (PORT d[5] (3049:3049:3049) (3049:3049:3049))
        (PORT d[6] (3341:3341:3341) (3341:3341:3341))
        (PORT d[7] (3028:3028:3028) (3028:3028:3028))
        (PORT d[8] (1823:1823:1823) (1823:1823:1823))
        (PORT d[9] (3503:3503:3503) (3503:3503:3503))
        (PORT d[10] (3344:3344:3344) (3344:3344:3344))
        (PORT d[11] (2810:2810:2810) (2810:2810:2810))
        (PORT clk (1581:1581:1581) (1581:1581:1581))
        (PORT ena (2871:2871:2871) (2871:2871:2871))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a0\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1581:1581:1581) (1581:1581:1581))
        (PORT ena (2871:2871:2871) (2871:2871:2871))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a0\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1581:1581:1581) (1581:1581:1581))
        (PORT d[0] (2871:2871:2871) (2871:2871:2871))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a0\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1790:1790:1790) (1790:1790:1790))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a0\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1790:1790:1790) (1790:1790:1790))
        (IOPATH (posedge clk) pulse (0:0:0) (2024:2024:2024))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a0\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1790:1790:1790) (1790:1790:1790))
        (IOPATH (posedge clk) pulse (0:0:0) (2894:2894:2894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a0\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1555:1555:1555))
        (IOPATH (posedge clk) q (297:297:297) (297:297:297))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a0\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2127:2127:2127) (2127:2127:2127))
        (PORT clk (1594:1594:1594) (1594:1594:1594))
        (PORT ena (2928:2928:2928) (2928:2928:2928))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a0\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2114:2114:2114) (2114:2114:2114))
        (PORT d[1] (2310:2310:2310) (2310:2310:2310))
        (PORT d[2] (1934:1934:1934) (1934:1934:1934))
        (PORT d[3] (2542:2542:2542) (2542:2542:2542))
        (PORT d[4] (2356:2356:2356) (2356:2356:2356))
        (PORT d[5] (2219:2219:2219) (2219:2219:2219))
        (PORT d[6] (2810:2810:2810) (2810:2810:2810))
        (PORT d[7] (2144:2144:2144) (2144:2144:2144))
        (PORT d[8] (2144:2144:2144) (2144:2144:2144))
        (PORT d[9] (2441:2441:2441) (2441:2441:2441))
        (PORT d[10] (2782:2782:2782) (2782:2782:2782))
        (PORT d[11] (1680:1680:1680) (1680:1680:1680))
        (PORT clk (1610:1610:1610) (1610:1610:1610))
        (PORT ena (2944:2944:2944) (2944:2944:2944))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a0\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2597:2597:2597) (2597:2597:2597))
        (PORT clk (1610:1610:1610) (1610:1610:1610))
        (PORT ena (2944:2944:2944) (2944:2944:2944))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a0\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1610:1610:1610) (1610:1610:1610))
        (PORT d[0] (2944:2944:2944) (2944:2944:2944))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a0\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1819:1819:1819) (1819:1819:1819))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a0\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1819:1819:1819) (1819:1819:1819))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a0\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1819:1819:1819) (1819:1819:1819))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\vga_u0\|controller\|Add0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (524:524:524) (524:524:524))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH dataa cout (414:414:414) (414:414:414))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\vga_u0\|controller\|Add1\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (310:310:310) (310:310:310))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datab cout (393:393:393) (393:393:393))
        (IOPATH datad combout (150:150:150) (150:150:150))
        (IOPATH cin combout (410:410:410) (410:410:410))
        (IOPATH cin cout (71:71:71) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\vga_u0\|controller\|Add1\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (320:320:320) (320:320:320))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datab cout (485:485:485) (485:485:485))
        (IOPATH datad combout (150:150:150) (150:150:150))
        (IOPATH cin combout (410:410:410) (410:410:410))
        (IOPATH cin cout (159:159:159) (159:159:159))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\vga_u0\|controller\|Add1\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (318:318:318) (318:318:318))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datab cout (393:393:393) (393:393:393))
        (IOPATH datad combout (150:150:150) (150:150:150))
        (IOPATH cin combout (410:410:410) (410:410:410))
        (IOPATH cin cout (71:71:71) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\vga_u0\|controller\|Add1\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (532:532:532) (532:532:532))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datab cout (393:393:393) (393:393:393))
        (IOPATH datad combout (150:150:150) (150:150:150))
        (IOPATH cin combout (410:410:410) (410:410:410))
        (IOPATH cin cout (71:71:71) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\vga_u0\|controller\|Add1\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (974:974:974) (974:974:974))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH cin combout (410:410:410) (410:410:410))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\vga_u0\|user_input_translator\|Add0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (352:352:352) (352:352:352))
        (PORT datab (710:710:710) (710:710:710))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH dataa cout (414:414:414) (414:414:414))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datab cout (393:393:393) (393:393:393))
        (IOPATH datad combout (150:150:150) (150:150:150))
        (IOPATH cin combout (410:410:410) (410:410:410))
        (IOPATH cin cout (71:71:71) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\vga_u0\|user_input_translator\|Add0\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (332:332:332) (332:332:332))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datab cout (393:393:393) (393:393:393))
        (IOPATH datad combout (150:150:150) (150:150:150))
        (IOPATH cin combout (410:410:410) (410:410:410))
        (IOPATH cin cout (71:71:71) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\vga_u0\|user_input_translator\|Add0\~14\\)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (410:410:410) (410:410:410))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\vga_u0\|controller\|controller_translator\|Add0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (807:807:807) (807:807:807))
        (PORT datab (577:577:577) (577:577:577))
        (IOPATH dataa combout (437:437:437) (437:437:437))
        (IOPATH dataa cout (504:504:504) (504:504:504))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datab cout (485:485:485) (485:485:485))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\vga_u0\|controller\|controller_translator\|Add0\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (561:561:561) (561:561:561))
        (PORT datab (336:336:336) (336:336:336))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH dataa cout (414:414:414) (414:414:414))
        (IOPATH datab combout (416:416:416) (416:416:416))
        (IOPATH datab cout (393:393:393) (393:393:393))
        (IOPATH datad combout (150:150:150) (150:150:150))
        (IOPATH cin combout (410:410:410) (410:410:410))
        (IOPATH cin cout (71:71:71) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\vga_u0\|controller\|on_screen\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (794:794:794) (794:794:794))
        (PORT datab (762:762:762) (762:762:762))
        (PORT datac (563:563:563) (563:563:563))
        (PORT datad (553:553:553) (553:553:553))
        (IOPATH dataa combout (398:398:398) (398:398:398))
        (IOPATH datab combout (371:371:371) (371:371:371))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\vga_u0\|controller\|yCounter\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1540:1540:1540))
        (PORT datain (84:84:84) (84:84:84))
        (PORT aclr (1546:1546:1546) (1546:1546:1546))
        (IOPATH (posedge clk) regout (250:250:250) (250:250:250))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (266:266:266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|mux5\|w_mux_outputs345w\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (345:345:345) (345:345:345))
        (PORT datab (751:751:751) (751:751:751))
        (PORT datac (986:986:986) (986:986:986))
        (PORT datad (1343:1343:1343) (1343:1343:1343))
        (IOPATH dataa combout (437:437:437) (437:437:437))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\vga_u0\|controller\|xCounter\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1540:1540:1540))
        (PORT datain (84:84:84) (84:84:84))
        (PORT aclr (1546:1546:1546) (1546:1546:1546))
        (IOPATH (posedge clk) regout (250:250:250) (250:250:250))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (266:266:266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\vga_u0\|controller\|Equal0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (558:558:558) (558:558:558))
        (PORT datab (561:561:561) (561:561:561))
        (PORT datac (546:546:546) (546:546:546))
        (PORT datad (552:552:552) (552:552:552))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH datab combout (378:378:378) (378:378:378))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\vga_u0\|controller\|yCounter\[9\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (493:493:493) (493:493:493))
        (PORT datab (450:450:450) (450:450:450))
        (PORT datad (694:694:694) (694:694:694))
        (IOPATH dataa combout (437:437:437) (437:437:437))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datac combout (323:323:323) (323:323:323))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\y_axis\|y_address\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1532:1532:1532))
        (PORT datain (84:84:84) (84:84:84))
        (IOPATH (posedge clk) regout (250:250:250) (250:250:250))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (266:266:266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\vga_u0\|controller\|VGA_HS1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (794:794:794) (794:794:794))
        (PORT datab (762:762:762) (762:762:762))
        (PORT datac (545:545:545) (545:545:545))
        (PORT datad (538:538:538) (538:538:538))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datac combout (271:271:271) (271:271:271))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\vga_u0\|controller\|VGA_VS1\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1004:1004:1004) (1004:1004:1004))
        (PORT datab (578:578:578) (578:578:578))
        (PORT datac (796:796:796) (796:796:796))
        (PORT datad (533:533:533) (533:533:533))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\KEY\[3\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (862:862:862) (862:862:862))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\SW\[6\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (989:989:989) (989:989:989))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\SW\[5\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (989:989:989) (989:989:989))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\y_axis\|LessThan0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (495:495:495) (495:495:495))
        (PORT datac (493:493:493) (493:493:493))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datac combout (275:275:275) (275:275:275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\y_axis\|y_value\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (782:782:782) (782:782:782))
        (PORT datab (491:491:491) (491:491:491))
        (PORT datac (492:492:492) (492:492:492))
        (PORT datad (288:288:288) (288:288:288))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\y_axis\|y_value\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1531:1531:1531))
        (PORT datain (84:84:84) (84:84:84))
        (IOPATH (posedge clk) regout (250:250:250) (250:250:250))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (266:266:266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\y_axis\|Add0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (503:503:503) (503:503:503))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datab cout (393:393:393) (393:393:393))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\y_axis\|y_value\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (309:309:309))
        (PORT datab (266:266:266) (266:266:266))
        (PORT datac (471:471:471) (471:471:471))
        (PORT datad (462:462:462) (462:462:462))
        (IOPATH dataa combout (413:413:413) (413:413:413))
        (IOPATH datab combout (393:393:393) (393:393:393))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\y_axis\|y_value\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1531:1531:1531))
        (PORT datain (84:84:84) (84:84:84))
        (IOPATH (posedge clk) regout (250:250:250) (250:250:250))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (266:266:266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\y_axis\|Add0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (500:500:500) (500:500:500))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datab cout (393:393:393) (393:393:393))
        (IOPATH datad combout (150:150:150) (150:150:150))
        (IOPATH cin combout (410:410:410) (410:410:410))
        (IOPATH cin cout (71:71:71) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\y_axis\|y_value\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (313:313:313) (313:313:313))
        (PORT datab (267:267:267) (267:267:267))
        (PORT datac (472:472:472) (472:472:472))
        (PORT datad (455:455:455) (455:455:455))
        (IOPATH dataa combout (413:413:413) (413:413:413))
        (IOPATH datab combout (393:393:393) (393:393:393))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\y_axis\|y_value\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1531:1531:1531))
        (PORT datain (84:84:84) (84:84:84))
        (IOPATH (posedge clk) regout (250:250:250) (250:250:250))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (266:266:266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\y_axis\|Add0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (486:486:486) (486:486:486))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datab cout (393:393:393) (393:393:393))
        (IOPATH datad combout (150:150:150) (150:150:150))
        (IOPATH cin combout (410:410:410) (410:410:410))
        (IOPATH cin cout (71:71:71) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\y_axis\|Add0\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (484:484:484) (484:484:484))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datab cout (393:393:393) (393:393:393))
        (IOPATH datad combout (150:150:150) (150:150:150))
        (IOPATH cin combout (410:410:410) (410:410:410))
        (IOPATH cin cout (71:71:71) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\y_axis\|y_value\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (307:307:307) (307:307:307))
        (PORT datab (463:463:463) (463:463:463))
        (PORT datac (479:479:479) (479:479:479))
        (PORT datad (262:262:262) (262:262:262))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH datab combout (419:419:419) (419:419:419))
        (IOPATH datac combout (271:271:271) (271:271:271))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\y_axis\|y_value\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1531:1531:1531))
        (PORT datain (84:84:84) (84:84:84))
        (IOPATH (posedge clk) regout (250:250:250) (250:250:250))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (266:266:266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\y_axis\|Add0\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (501:501:501) (501:501:501))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datab cout (393:393:393) (393:393:393))
        (IOPATH datad combout (150:150:150) (150:150:150))
        (IOPATH cin combout (410:410:410) (410:410:410))
        (IOPATH cin cout (71:71:71) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\y_axis\|Add0\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (487:487:487) (487:487:487))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datab cout (393:393:393) (393:393:393))
        (IOPATH datad combout (150:150:150) (150:150:150))
        (IOPATH cin combout (410:410:410) (410:410:410))
        (IOPATH cin cout (71:71:71) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\y_axis\|Add0\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (437:437:437) (437:437:437))
        (IOPATH datad combout (150:150:150) (150:150:150))
        (IOPATH cin combout (410:410:410) (410:410:410))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\y_axis\|y_value\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (313:313:313) (313:313:313))
        (PORT datab (267:267:267) (267:267:267))
        (PORT datac (472:472:472) (472:472:472))
        (PORT datad (458:458:458) (458:458:458))
        (IOPATH dataa combout (413:413:413) (413:413:413))
        (IOPATH datab combout (393:393:393) (393:393:393))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\y_axis\|y_value\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1531:1531:1531))
        (PORT datain (84:84:84) (84:84:84))
        (IOPATH (posedge clk) regout (250:250:250) (250:250:250))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (266:266:266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\y_axis\|LessThan0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (470:470:470) (470:470:470))
        (PORT datab (667:667:667) (667:667:667))
        (PORT datac (480:480:480) (480:480:480))
        (PORT datad (459:459:459) (459:459:459))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\y_axis\|y_value\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (783:783:783) (783:783:783))
        (PORT datab (497:497:497) (497:497:497))
        (PORT datac (496:496:496) (496:496:496))
        (PORT datad (295:295:295) (295:295:295))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH datab combout (415:415:415) (415:415:415))
        (IOPATH datac combout (271:271:271) (271:271:271))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\y_axis\|y_value\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1531:1531:1531))
        (PORT datain (84:84:84) (84:84:84))
        (IOPATH (posedge clk) regout (250:250:250) (250:250:250))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (266:266:266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\y_axis\|y_value\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (784:784:784) (784:784:784))
        (PORT datab (498:498:498) (498:498:498))
        (PORT datac (497:497:497) (497:497:497))
        (PORT datad (295:295:295) (295:295:295))
        (IOPATH dataa combout (436:436:436) (436:436:436))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\y_axis\|y_value\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1531:1531:1531))
        (PORT datain (84:84:84) (84:84:84))
        (IOPATH (posedge clk) regout (250:250:250) (250:250:250))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (266:266:266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\y_axis\|LessThan0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (784:784:784) (784:784:784))
        (PORT datab (491:491:491) (491:491:491))
        (PORT datac (490:490:490) (490:490:490))
        (PORT datad (289:289:289) (289:289:289))
        (IOPATH dataa combout (437:437:437) (437:437:437))
        (IOPATH datab combout (419:419:419) (419:419:419))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\y_axis\|ydone\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1531:1531:1531))
        (PORT datain (84:84:84) (84:84:84))
        (IOPATH (posedge clk) regout (250:250:250) (250:250:250))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (266:266:266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\SW\[7\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (979:979:979) (979:979:979))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\vga_u0\|writeEn\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2229:2229:2229) (2229:2229:2229))
        (PORT datab (1971:1971:1971) (1971:1971:1971))
        (PORT datac (306:306:306) (306:306:306))
        (PORT datad (1184:1184:1184) (1184:1184:1184))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\y_axis\|y_address\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1532:1532:1532))
        (PORT datain (84:84:84) (84:84:84))
        (IOPATH (posedge clk) regout (250:250:250) (250:250:250))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (266:266:266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\y_axis\|y_address\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1532:1532:1532))
        (PORT datain (84:84:84) (84:84:84))
        (IOPATH (posedge clk) regout (250:250:250) (250:250:250))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (266:266:266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\y_axis\|y_address\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1532:1532:1532))
        (PORT datain (84:84:84) (84:84:84))
        (IOPATH (posedge clk) regout (250:250:250) (250:250:250))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (266:266:266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\vga_u0\|LessThan3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (349:349:349) (349:349:349))
        (PORT datab (331:331:331) (331:331:331))
        (PORT datac (332:332:332) (332:332:332))
        (PORT datad (327:327:327) (327:327:327))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\vga_u0\|writeEn\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (247:247:247) (247:247:247))
        (PORT datac (480:480:480) (480:480:480))
        (IOPATH datab combout (419:419:419) (419:419:419))
        (IOPATH datac combout (275:275:275) (275:275:275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\y_axis\|y_address\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1532:1532:1532))
        (PORT datain (84:84:84) (84:84:84))
        (IOPATH (posedge clk) regout (250:250:250) (250:250:250))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (266:266:266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\y_axis\|y_address\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1532:1532:1532))
        (PORT sdata (808:808:808) (808:808:808))
        (IOPATH (posedge clk) regout (250:250:250) (250:250:250))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (266:266:266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\vga_u0\|user_input_translator\|Add0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (353:353:353) (353:353:353))
        (PORT datab (709:709:709) (709:709:709))
        (IOPATH dataa combout (437:437:437) (437:437:437))
        (IOPATH dataa cout (414:414:414) (414:414:414))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datab cout (393:393:393) (393:393:393))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\vga_u0\|user_input_translator\|Add0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (508:508:508) (508:508:508))
        (PORT datab (334:334:334) (334:334:334))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH dataa cout (414:414:414) (414:414:414))
        (IOPATH datab combout (416:416:416) (416:416:416))
        (IOPATH datab cout (393:393:393) (393:393:393))
        (IOPATH datad combout (150:150:150) (150:150:150))
        (IOPATH cin combout (410:410:410) (410:410:410))
        (IOPATH cin cout (71:71:71) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\vga_u0\|user_input_translator\|Add0\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (351:351:351) (351:351:351))
        (PORT datab (334:334:334) (334:334:334))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH dataa cout (414:414:414) (414:414:414))
        (IOPATH datab combout (416:416:416) (416:416:416))
        (IOPATH datab cout (393:393:393) (393:393:393))
        (IOPATH datad combout (150:150:150) (150:150:150))
        (IOPATH cin combout (410:410:410) (410:410:410))
        (IOPATH cin cout (71:71:71) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\vga_u0\|user_input_translator\|Add0\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (352:352:352) (352:352:352))
        (PORT datab (333:333:333) (333:333:333))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH dataa cout (414:414:414) (414:414:414))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datab cout (393:393:393) (393:393:393))
        (IOPATH datad combout (150:150:150) (150:150:150))
        (IOPATH cin combout (410:410:410) (410:410:410))
        (IOPATH cin cout (71:71:71) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\vga_u0\|user_input_translator\|Add0\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (350:350:350) (350:350:350))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH dataa cout (414:414:414) (414:414:414))
        (IOPATH datad combout (150:150:150) (150:150:150))
        (IOPATH cin combout (410:410:410) (410:410:410))
        (IOPATH cin cout (71:71:71) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\y_axis\|y_address\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1532:1532:1532))
        (PORT datain (84:84:84) (84:84:84))
        (IOPATH (posedge clk) regout (250:250:250) (250:250:250))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (266:266:266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\vga_u0\|user_input_translator\|mem_address\[5\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1988:1988:1988) (1988:1988:1988))
        (PORT datab (491:491:491) (491:491:491))
        (IOPATH dataa combout (437:437:437) (437:437:437))
        (IOPATH dataa cout (414:414:414) (414:414:414))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datab cout (393:393:393) (393:393:393))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\vga_u0\|user_input_translator\|mem_address\[6\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2455:2455:2455) (2455:2455:2455))
        (PORT datab (491:491:491) (491:491:491))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH dataa cout (414:414:414) (414:414:414))
        (IOPATH datab combout (416:416:416) (416:416:416))
        (IOPATH datab cout (393:393:393) (393:393:393))
        (IOPATH datad combout (150:150:150) (150:150:150))
        (IOPATH cin combout (410:410:410) (410:410:410))
        (IOPATH cin cout (71:71:71) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\vga_u0\|user_input_translator\|mem_address\[7\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1417:1417:1417) (1417:1417:1417))
        (PORT datab (667:667:667) (667:667:667))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH dataa cout (504:504:504) (504:504:504))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datab cout (485:485:485) (485:485:485))
        (IOPATH datad combout (150:150:150) (150:150:150))
        (IOPATH cin combout (410:410:410) (410:410:410))
        (IOPATH cin cout (159:159:159) (159:159:159))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\vga_u0\|user_input_translator\|mem_address\[8\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (442:442:442) (442:442:442))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datab cout (393:393:393) (393:393:393))
        (IOPATH datad combout (150:150:150) (150:150:150))
        (IOPATH cin combout (410:410:410) (410:410:410))
        (IOPATH cin cout (71:71:71) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\vga_u0\|user_input_translator\|mem_address\[9\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (448:448:448) (448:448:448))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH dataa cout (414:414:414) (414:414:414))
        (IOPATH datad combout (150:150:150) (150:150:150))
        (IOPATH cin combout (410:410:410) (410:410:410))
        (IOPATH cin cout (71:71:71) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\vga_u0\|user_input_translator\|mem_address\[10\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (434:434:434) (434:434:434))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datab cout (393:393:393) (393:393:393))
        (IOPATH datad combout (150:150:150) (150:150:150))
        (IOPATH cin combout (410:410:410) (410:410:410))
        (IOPATH cin cout (71:71:71) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\vga_u0\|user_input_translator\|mem_address\[11\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (441:441:441) (441:441:441))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datab cout (393:393:393) (393:393:393))
        (IOPATH datad combout (150:150:150) (150:150:150))
        (IOPATH cin combout (410:410:410) (410:410:410))
        (IOPATH cin cout (71:71:71) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\vga_u0\|user_input_translator\|mem_address\[12\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (441:441:441) (441:441:441))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datab cout (393:393:393) (393:393:393))
        (IOPATH datad combout (150:150:150) (150:150:150))
        (IOPATH cin combout (410:410:410) (410:410:410))
        (IOPATH cin cout (71:71:71) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\vga_u0\|user_input_translator\|mem_address\[13\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (434:434:434) (434:434:434))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datab cout (393:393:393) (393:393:393))
        (IOPATH datad combout (150:150:150) (150:150:150))
        (IOPATH cin combout (410:410:410) (410:410:410))
        (IOPATH cin cout (71:71:71) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|decode4\|w_anode282w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (722:722:722) (722:722:722))
        (PORT datab (459:459:459) (459:459:459))
        (PORT datac (701:701:701) (701:701:701))
        (PORT datad (685:685:685) (685:685:685))
        (IOPATH dataa combout (436:436:436) (436:436:436))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\CLOCK_50\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (999:999:999) (999:999:999))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_pll")
    (INSTANCE \\vga_u0\|mypll\|altpll_component\|pll\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (2013:2013:2013) (2013:2013:2013))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_clkctrl")
    (INSTANCE \\vga_u0\|mypll\|altpll_component\|_clk0\~clkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1091:1091:1091) (1091:1091:1091))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ena_reg")
    (INSTANCE \\vga_u0\|mypll\|altpll_component\|_clk0\~clkctrl\\.extena0_reg)
    (DELAY
      (ABSOLUTE
        (PORT d (254:254:254) (254:254:254))
        (PORT clk (0:0:0) (0:0:0))
        (IOPATH (posedge clk) q (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (50:50:50))
      (HOLD d (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_clkctrl")
    (INSTANCE \\CLOCK_50\~clkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (118:118:118) (118:118:118))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ena_reg")
    (INSTANCE \\CLOCK_50\~clkctrl\\.extena0_reg)
    (DELAY
      (ABSOLUTE
        (PORT d (254:254:254) (254:254:254))
        (PORT clk (0:0:0) (0:0:0))
        (IOPATH (posedge clk) q (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (50:50:50))
      (HOLD d (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\vga_u0\|controller\|Add0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (316:316:316) (316:316:316))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datab cout (393:393:393) (393:393:393))
        (IOPATH datad combout (150:150:150) (150:150:150))
        (IOPATH cin combout (410:410:410) (410:410:410))
        (IOPATH cin cout (71:71:71) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_clk_delay_ctrl")
    (INSTANCE \\KEY\[3\]\~clk_delay_ctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (91:91:91) (91:91:91))
        (IOPATH clk clkout (155:155:155) (155:155:155))
        (IOPATH disablecalibration clkout (400:400:400) (400:400:400))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ena_reg")
    (INSTANCE \\KEY\[3\]\~clkctrl\\.extena0_reg)
    (DELAY
      (ABSOLUTE
        (PORT d (254:254:254) (254:254:254))
        (PORT clk (0:0:0) (0:0:0))
        (IOPATH (posedge clk) q (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (50:50:50))
      (HOLD d (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\vga_u0\|controller\|xCounter\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1540:1540:1540))
        (PORT datain (84:84:84) (84:84:84))
        (PORT aclr (1546:1546:1546) (1546:1546:1546))
        (IOPATH (posedge clk) regout (250:250:250) (250:250:250))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (266:266:266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\vga_u0\|controller\|Add0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (520:520:520) (520:520:520))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datab cout (393:393:393) (393:393:393))
        (IOPATH datad combout (150:150:150) (150:150:150))
        (IOPATH cin combout (410:410:410) (410:410:410))
        (IOPATH cin cout (71:71:71) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\vga_u0\|controller\|xCounter\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1540:1540:1540))
        (PORT datain (84:84:84) (84:84:84))
        (PORT aclr (1546:1546:1546) (1546:1546:1546))
        (IOPATH (posedge clk) regout (250:250:250) (250:250:250))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (266:266:266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\vga_u0\|controller\|Add0\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (332:332:332) (332:332:332))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH dataa cout (414:414:414) (414:414:414))
        (IOPATH datad combout (150:150:150) (150:150:150))
        (IOPATH cin combout (410:410:410) (410:410:410))
        (IOPATH cin cout (71:71:71) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\vga_u0\|controller\|Add0\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (314:314:314) (314:314:314))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datab cout (393:393:393) (393:393:393))
        (IOPATH datad combout (150:150:150) (150:150:150))
        (IOPATH cin combout (410:410:410) (410:410:410))
        (IOPATH cin cout (71:71:71) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\vga_u0\|controller\|xCounter\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1540:1540:1540))
        (PORT datain (84:84:84) (84:84:84))
        (PORT aclr (1546:1546:1546) (1546:1546:1546))
        (IOPATH (posedge clk) regout (250:250:250) (250:250:250))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (266:266:266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\vga_u0\|controller\|Add0\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (343:343:343) (343:343:343))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH dataa cout (414:414:414) (414:414:414))
        (IOPATH datad combout (150:150:150) (150:150:150))
        (IOPATH cin combout (410:410:410) (410:410:410))
        (IOPATH cin cout (71:71:71) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\vga_u0\|controller\|Add0\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (340:340:340) (340:340:340))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH dataa cout (414:414:414) (414:414:414))
        (IOPATH datad combout (150:150:150) (150:150:150))
        (IOPATH cin combout (410:410:410) (410:410:410))
        (IOPATH cin cout (71:71:71) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\vga_u0\|controller\|Add0\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (314:314:314) (314:314:314))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datab cout (485:485:485) (485:485:485))
        (IOPATH datad combout (150:150:150) (150:150:150))
        (IOPATH cin combout (410:410:410) (410:410:410))
        (IOPATH cin cout (159:159:159) (159:159:159))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\vga_u0\|controller\|xCounter\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1540:1540:1540))
        (PORT datain (84:84:84) (84:84:84))
        (PORT aclr (1546:1546:1546) (1546:1546:1546))
        (IOPATH (posedge clk) regout (250:250:250) (250:250:250))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (266:266:266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\vga_u0\|controller\|Add0\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (318:318:318) (318:318:318))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datab cout (393:393:393) (393:393:393))
        (IOPATH datad combout (150:150:150) (150:150:150))
        (IOPATH cin combout (410:410:410) (410:410:410))
        (IOPATH cin cout (71:71:71) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\vga_u0\|controller\|xCounter\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (255:255:255) (255:255:255))
        (PORT datad (477:477:477) (477:477:477))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\vga_u0\|controller\|xCounter\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1540:1540:1540))
        (PORT datain (84:84:84) (84:84:84))
        (PORT aclr (1546:1546:1546) (1546:1546:1546))
        (IOPATH (posedge clk) regout (250:250:250) (250:250:250))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (266:266:266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\vga_u0\|controller\|Add0\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (340:340:340) (340:340:340))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH cin combout (410:410:410) (410:410:410))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\vga_u0\|controller\|xCounter\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (494:494:494) (494:494:494))
        (PORT datad (247:247:247) (247:247:247))
        (IOPATH dataa combout (398:398:398) (398:398:398))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\vga_u0\|controller\|xCounter\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1540:1540:1540))
        (PORT datain (84:84:84) (84:84:84))
        (PORT aclr (1546:1546:1546) (1546:1546:1546))
        (IOPATH (posedge clk) regout (250:250:250) (250:250:250))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (266:266:266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\vga_u0\|controller\|Equal0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (812:812:812) (812:812:812))
        (PORT datab (525:525:525) (525:525:525))
        (PORT datac (556:556:556) (556:556:556))
        (PORT datad (554:554:554) (554:554:554))
        (IOPATH dataa combout (413:413:413) (413:413:413))
        (IOPATH datab combout (371:371:371) (371:371:371))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\vga_u0\|controller\|xCounter\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1540:1540:1540))
        (PORT datain (84:84:84) (84:84:84))
        (PORT aclr (1546:1546:1546) (1546:1546:1546))
        (IOPATH (posedge clk) regout (250:250:250) (250:250:250))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (266:266:266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\vga_u0\|controller\|Equal0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (265:265:265) (265:265:265))
        (PORT datab (249:249:249) (249:249:249))
        (PORT datac (761:761:761) (761:761:761))
        (PORT datad (773:773:773) (773:773:773))
        (IOPATH dataa combout (410:410:410) (410:410:410))
        (IOPATH datab combout (393:393:393) (393:393:393))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\vga_u0\|controller\|yCounter\[4\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (440:440:440) (440:440:440))
        (PORT datab (504:504:504) (504:504:504))
        (PORT datad (728:728:728) (728:728:728))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH datab combout (419:419:419) (419:419:419))
        (IOPATH datac combout (323:323:323) (323:323:323))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\vga_u0\|controller\|yCounter\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1511:1511:1511) (1511:1511:1511))
        (PORT datain (84:84:84) (84:84:84))
        (PORT aclr (1517:1517:1517) (1517:1517:1517))
        (IOPATH (posedge clk) regout (250:250:250) (250:250:250))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (266:266:266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\vga_u0\|controller\|yCounter\[1\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (711:711:711) (711:711:711))
        (PORT datab (501:501:501) (501:501:501))
        (PORT datad (724:724:724) (724:724:724))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH datab combout (419:419:419) (419:419:419))
        (IOPATH datac combout (323:323:323) (323:323:323))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\vga_u0\|controller\|yCounter\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1511:1511:1511) (1511:1511:1511))
        (PORT datain (84:84:84) (84:84:84))
        (PORT aclr (1517:1517:1517) (1517:1517:1517))
        (IOPATH (posedge clk) regout (250:250:250) (250:250:250))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (266:266:266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\vga_u0\|controller\|Add1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (320:320:320) (320:320:320))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datab cout (393:393:393) (393:393:393))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\vga_u0\|controller\|yCounter\[0\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (746:746:746) (746:746:746))
        (PORT datab (503:503:503) (503:503:503))
        (PORT datad (244:244:244) (244:244:244))
        (IOPATH dataa combout (413:413:413) (413:413:413))
        (IOPATH datab combout (415:415:415) (415:415:415))
        (IOPATH datac combout (323:323:323) (323:323:323))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\vga_u0\|controller\|yCounter\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1511:1511:1511) (1511:1511:1511))
        (PORT datain (84:84:84) (84:84:84))
        (PORT aclr (1517:1517:1517) (1517:1517:1517))
        (IOPATH (posedge clk) regout (250:250:250) (250:250:250))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (266:266:266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\vga_u0\|controller\|Add1\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (772:772:772) (772:772:772))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datab cout (393:393:393) (393:393:393))
        (IOPATH datad combout (150:150:150) (150:150:150))
        (IOPATH cin combout (410:410:410) (410:410:410))
        (IOPATH cin cout (71:71:71) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\vga_u0\|controller\|yCounter\[2\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (493:493:493) (493:493:493))
        (PORT datab (450:450:450) (450:450:450))
        (PORT datad (693:693:693) (693:693:693))
        (IOPATH dataa combout (437:437:437) (437:437:437))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datac combout (323:323:323) (323:323:323))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\vga_u0\|controller\|yCounter\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1540:1540:1540))
        (PORT datain (84:84:84) (84:84:84))
        (PORT aclr (1546:1546:1546) (1546:1546:1546))
        (IOPATH (posedge clk) regout (250:250:250) (250:250:250))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (266:266:266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\vga_u0\|controller\|Add1\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (320:320:320) (320:320:320))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datab cout (393:393:393) (393:393:393))
        (IOPATH datad combout (150:150:150) (150:150:150))
        (IOPATH cin combout (410:410:410) (410:410:410))
        (IOPATH cin cout (71:71:71) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\vga_u0\|controller\|yCounter\[3\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (747:747:747) (747:747:747))
        (PORT datab (504:504:504) (504:504:504))
        (PORT datad (243:243:243) (243:243:243))
        (IOPATH dataa combout (413:413:413) (413:413:413))
        (IOPATH datab combout (415:415:415) (415:415:415))
        (IOPATH datac combout (323:323:323) (323:323:323))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\vga_u0\|controller\|yCounter\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1511:1511:1511) (1511:1511:1511))
        (PORT datain (84:84:84) (84:84:84))
        (PORT aclr (1517:1517:1517) (1517:1517:1517))
        (IOPATH (posedge clk) regout (250:250:250) (250:250:250))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (266:266:266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\vga_u0\|controller\|always1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1005:1005:1005) (1005:1005:1005))
        (PORT datab (578:578:578) (578:578:578))
        (PORT datac (794:794:794) (794:794:794))
        (PORT datad (531:531:531) (531:531:531))
        (IOPATH dataa combout (413:413:413) (413:413:413))
        (IOPATH datab combout (371:371:371) (371:371:371))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\vga_u0\|controller\|always1\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (519:519:519) (519:519:519))
        (PORT datab (524:524:524) (524:524:524))
        (PORT datac (545:545:545) (545:545:545))
        (PORT datad (349:349:349) (349:349:349))
        (IOPATH dataa combout (398:398:398) (398:398:398))
        (IOPATH datab combout (371:371:371) (371:371:371))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\vga_u0\|controller\|Add1\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (744:744:744) (744:744:744))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH dataa cout (414:414:414) (414:414:414))
        (IOPATH datad combout (150:150:150) (150:150:150))
        (IOPATH cin combout (410:410:410) (410:410:410))
        (IOPATH cin cout (71:71:71) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\vga_u0\|controller\|yCounter\[5\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (727:727:727) (727:727:727))
        (PORT datab (451:451:451) (451:451:451))
        (PORT datad (261:261:261) (261:261:261))
        (IOPATH dataa combout (437:437:437) (437:437:437))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datac combout (323:323:323) (323:323:323))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\vga_u0\|controller\|yCounter\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1511:1511:1511) (1511:1511:1511))
        (PORT datain (84:84:84) (84:84:84))
        (PORT aclr (1517:1517:1517) (1517:1517:1517))
        (IOPATH (posedge clk) regout (250:250:250) (250:250:250))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (266:266:266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\vga_u0\|controller\|always1\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (571:571:571) (571:571:571))
        (PORT datab (244:244:244) (244:244:244))
        (PORT datac (244:244:244) (244:244:244))
        (PORT datad (326:326:326) (326:326:326))
        (IOPATH dataa combout (398:398:398) (398:398:398))
        (IOPATH datab combout (415:415:415) (415:415:415))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\vga_u0\|controller\|yCounter\[7\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (261:261:261) (261:261:261))
        (PORT datab (502:502:502) (502:502:502))
        (PORT datad (725:725:725) (725:725:725))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH datab combout (419:419:419) (419:419:419))
        (IOPATH datac combout (323:323:323) (323:323:323))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\vga_u0\|controller\|yCounter\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1511:1511:1511) (1511:1511:1511))
        (PORT datain (84:84:84) (84:84:84))
        (PORT aclr (1517:1517:1517) (1517:1517:1517))
        (IOPATH (posedge clk) regout (250:250:250) (250:250:250))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (266:266:266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\vga_u0\|controller\|Add1\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (317:317:317) (317:317:317))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datab cout (393:393:393) (393:393:393))
        (IOPATH datad combout (150:150:150) (150:150:150))
        (IOPATH cin combout (410:410:410) (410:410:410))
        (IOPATH cin cout (71:71:71) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\vga_u0\|controller\|yCounter\[6\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (742:742:742) (742:742:742))
        (PORT datab (502:502:502) (502:502:502))
        (PORT datad (246:246:246) (246:246:246))
        (IOPATH dataa combout (413:413:413) (413:413:413))
        (IOPATH datab combout (415:415:415) (415:415:415))
        (IOPATH datac combout (323:323:323) (323:323:323))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\vga_u0\|controller\|yCounter\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1511:1511:1511) (1511:1511:1511))
        (PORT datain (84:84:84) (84:84:84))
        (PORT aclr (1517:1517:1517) (1517:1517:1517))
        (IOPATH (posedge clk) regout (250:250:250) (250:250:250))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (266:266:266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\vga_u0\|controller\|yCounter\[8\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (728:728:728) (728:728:728))
        (PORT datab (503:503:503) (503:503:503))
        (PORT datad (261:261:261) (261:261:261))
        (IOPATH dataa combout (437:437:437) (437:437:437))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datac combout (323:323:323) (323:323:323))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\vga_u0\|controller\|yCounter\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1511:1511:1511) (1511:1511:1511))
        (PORT datain (84:84:84) (84:84:84))
        (PORT aclr (1517:1517:1517) (1517:1517:1517))
        (IOPATH (posedge clk) regout (250:250:250) (250:250:250))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (266:266:266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\vga_u0\|controller\|controller_translator\|Add0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (799:799:799) (799:799:799))
        (PORT datab (336:336:336) (336:336:336))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH dataa cout (414:414:414) (414:414:414))
        (IOPATH datab combout (416:416:416) (416:416:416))
        (IOPATH datab cout (393:393:393) (393:393:393))
        (IOPATH datad combout (150:150:150) (150:150:150))
        (IOPATH cin combout (410:410:410) (410:410:410))
        (IOPATH cin cout (71:71:71) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\vga_u0\|controller\|controller_translator\|Add0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (575:575:575) (575:575:575))
        (PORT datab (578:578:578) (578:578:578))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH dataa cout (414:414:414) (414:414:414))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datab cout (393:393:393) (393:393:393))
        (IOPATH datad combout (150:150:150) (150:150:150))
        (IOPATH cin combout (410:410:410) (410:410:410))
        (IOPATH cin cout (71:71:71) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\vga_u0\|controller\|controller_translator\|Add0\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (575:575:575) (575:575:575))
        (PORT datab (359:359:359) (359:359:359))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH dataa cout (414:414:414) (414:414:414))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datab cout (393:393:393) (393:393:393))
        (IOPATH datad combout (150:150:150) (150:150:150))
        (IOPATH cin combout (410:410:410) (410:410:410))
        (IOPATH cin cout (71:71:71) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\vga_u0\|controller\|controller_translator\|Add0\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (560:560:560) (560:560:560))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH dataa cout (414:414:414) (414:414:414))
        (IOPATH datad combout (150:150:150) (150:150:150))
        (IOPATH cin combout (410:410:410) (410:410:410))
        (IOPATH cin cout (71:71:71) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\vga_u0\|controller\|controller_translator\|Add0\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (358:358:358) (358:358:358))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datab cout (393:393:393) (393:393:393))
        (IOPATH datad combout (150:150:150) (150:150:150))
        (IOPATH cin combout (410:410:410) (410:410:410))
        (IOPATH cin cout (71:71:71) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\vga_u0\|controller\|controller_translator\|mem_address\[5\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (786:786:786) (786:786:786))
        (PORT datab (783:783:783) (783:783:783))
        (IOPATH dataa combout (437:437:437) (437:437:437))
        (IOPATH dataa cout (414:414:414) (414:414:414))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datab cout (393:393:393) (393:393:393))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\vga_u0\|controller\|controller_translator\|mem_address\[6\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (796:796:796) (796:796:796))
        (PORT datab (752:752:752) (752:752:752))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH dataa cout (504:504:504) (504:504:504))
        (IOPATH datab combout (416:416:416) (416:416:416))
        (IOPATH datab cout (485:485:485) (485:485:485))
        (IOPATH datad combout (150:150:150) (150:150:150))
        (IOPATH cin combout (410:410:410) (410:410:410))
        (IOPATH cin cout (159:159:159) (159:159:159))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\vga_u0\|controller\|controller_translator\|mem_address\[7\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (403:403:403) (403:403:403))
        (PORT datab (761:761:761) (761:761:761))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH dataa cout (414:414:414) (414:414:414))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datab cout (393:393:393) (393:393:393))
        (IOPATH datad combout (150:150:150) (150:150:150))
        (IOPATH cin combout (410:410:410) (410:410:410))
        (IOPATH cin cout (71:71:71) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\vga_u0\|controller\|controller_translator\|mem_address\[8\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (435:435:435) (435:435:435))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datab cout (393:393:393) (393:393:393))
        (IOPATH datad combout (150:150:150) (150:150:150))
        (IOPATH cin combout (410:410:410) (410:410:410))
        (IOPATH cin cout (71:71:71) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\vga_u0\|controller\|controller_translator\|mem_address\[9\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (442:442:442) (442:442:442))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datab cout (393:393:393) (393:393:393))
        (IOPATH datad combout (150:150:150) (150:150:150))
        (IOPATH cin combout (410:410:410) (410:410:410))
        (IOPATH cin cout (71:71:71) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\vga_u0\|controller\|controller_translator\|mem_address\[10\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (448:448:448) (448:448:448))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH dataa cout (414:414:414) (414:414:414))
        (IOPATH datad combout (150:150:150) (150:150:150))
        (IOPATH cin combout (410:410:410) (410:410:410))
        (IOPATH cin cout (71:71:71) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\vga_u0\|controller\|controller_translator\|mem_address\[11\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (433:433:433) (433:433:433))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datab cout (393:393:393) (393:393:393))
        (IOPATH datad combout (150:150:150) (150:150:150))
        (IOPATH cin combout (410:410:410) (410:410:410))
        (IOPATH cin cout (71:71:71) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\vga_u0\|controller\|controller_translator\|mem_address\[12\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (441:441:441) (441:441:441))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datab cout (393:393:393) (393:393:393))
        (IOPATH datad combout (150:150:150) (150:150:150))
        (IOPATH cin combout (410:410:410) (410:410:410))
        (IOPATH cin cout (71:71:71) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\vga_u0\|controller\|controller_translator\|mem_address\[13\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (441:441:441) (441:441:441))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datab cout (393:393:393) (393:393:393))
        (IOPATH datad combout (150:150:150) (150:150:150))
        (IOPATH cin combout (410:410:410) (410:410:410))
        (IOPATH cin cout (71:71:71) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\vga_u0\|controller\|controller_translator\|Add0\~14\\)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (410:410:410) (410:410:410))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\vga_u0\|controller\|controller_translator\|mem_address\[14\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (430:430:430) (430:430:430))
        (IOPATH datad combout (150:150:150) (150:150:150))
        (IOPATH cin combout (410:410:410) (410:410:410))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|decode_a\|w_anode282w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (296:296:296) (296:296:296))
        (PORT datac (709:709:709) (709:709:709))
        (PORT datad (291:291:291) (291:291:291))
        (IOPATH datab combout (371:371:371) (371:371:371))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\vga_u0\|user_input_translator\|mem_address\[14\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (407:407:407) (407:407:407))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH cin combout (410:410:410) (410:410:410))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|decode_b\|w_anode282w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (712:712:712) (712:712:712))
        (PORT datac (714:714:714) (714:714:714))
        (PORT datad (686:686:686) (686:686:686))
        (IOPATH dataa combout (398:398:398) (398:398:398))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\vga_u0\|controller\|xCounter\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (495:495:495) (495:495:495))
        (PORT datad (249:249:249) (249:249:249))
        (IOPATH dataa combout (398:398:398) (398:398:398))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\vga_u0\|controller\|xCounter\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1540:1540:1540))
        (PORT datain (84:84:84) (84:84:84))
        (PORT aclr (1546:1546:1546) (1546:1546:1546))
        (IOPATH (posedge clk) regout (250:250:250) (250:250:250))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (266:266:266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\vga_u0\|controller\|xCounter\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1540:1540:1540))
        (PORT datain (84:84:84) (84:84:84))
        (PORT aclr (1546:1546:1546) (1546:1546:1546))
        (IOPATH (posedge clk) regout (250:250:250) (250:250:250))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (266:266:266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\SW\[0\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (999:999:999) (999:999:999))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\SW\[1\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (999:999:999) (999:999:999))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\SW\[2\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (999:999:999) (999:999:999))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\SW\[3\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (999:999:999) (999:999:999))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\SW\[4\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (999:999:999) (999:999:999))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a14\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1604:1604:1604) (1604:1604:1604))
        (PORT ena (2138:2138:2138) (2138:2138:2138))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a14\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2528:2528:2528) (2528:2528:2528))
        (PORT d[1] (3037:3037:3037) (3037:3037:3037))
        (PORT d[2] (3061:3061:3061) (3061:3061:3061))
        (PORT d[3] (3157:3157:3157) (3157:3157:3157))
        (PORT d[4] (3399:3399:3399) (3399:3399:3399))
        (PORT d[5] (2588:2588:2588) (2588:2588:2588))
        (PORT d[6] (2719:2719:2719) (2719:2719:2719))
        (PORT d[7] (1955:1955:1955) (1955:1955:1955))
        (PORT d[8] (2711:2711:2711) (2711:2711:2711))
        (PORT d[9] (2663:2663:2663) (2663:2663:2663))
        (PORT d[10] (2645:2645:2645) (2645:2645:2645))
        (PORT d[11] (2022:2022:2022) (2022:2022:2022))
        (PORT clk (1605:1605:1605) (1605:1605:1605))
        (PORT ena (2139:2139:2139) (2139:2139:2139))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a14\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1605:1605:1605) (1605:1605:1605))
        (PORT ena (2139:2139:2139) (2139:2139:2139))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a14\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1605:1605:1605) (1605:1605:1605))
        (PORT d[0] (2139:2139:2139) (2139:2139:2139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a14\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1814:1814:1814) (1814:1814:1814))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a14\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1814:1814:1814) (1814:1814:1814))
        (IOPATH (posedge clk) pulse (0:0:0) (2024:2024:2024))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a14\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1814:1814:1814) (1814:1814:1814))
        (IOPATH (posedge clk) pulse (0:0:0) (2894:2894:2894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a14\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1579:1579:1579))
        (IOPATH (posedge clk) q (297:297:297) (297:297:297))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a14\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (107:107:107) (107:107:107))
        (PORT clk (1618:1618:1618) (1618:1618:1618))
        (PORT ena (2236:2236:2236) (2236:2236:2236))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a14\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2324:2324:2324) (2324:2324:2324))
        (PORT d[1] (2456:2456:2456) (2456:2456:2456))
        (PORT d[2] (2239:2239:2239) (2239:2239:2239))
        (PORT d[3] (2694:2694:2694) (2694:2694:2694))
        (PORT d[4] (2350:2350:2350) (2350:2350:2350))
        (PORT d[5] (2609:2609:2609) (2609:2609:2609))
        (PORT d[6] (2369:2369:2369) (2369:2369:2369))
        (PORT d[7] (2628:2628:2628) (2628:2628:2628))
        (PORT d[8] (2296:2296:2296) (2296:2296:2296))
        (PORT d[9] (1724:1724:1724) (1724:1724:1724))
        (PORT d[10] (1711:1711:1711) (1711:1711:1711))
        (PORT d[11] (1729:1729:1729) (1729:1729:1729))
        (PORT clk (1634:1634:1634) (1634:1634:1634))
        (PORT ena (2252:2252:2252) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a14\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1865:1865:1865) (1865:1865:1865))
        (PORT clk (1634:1634:1634) (1634:1634:1634))
        (PORT ena (2252:2252:2252) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a14\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1634:1634:1634) (1634:1634:1634))
        (PORT d[0] (2252:2252:2252) (2252:2252:2252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a14\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1843:1843:1843) (1843:1843:1843))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a14\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1843:1843:1843) (1843:1843:1843))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a14\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1843:1843:1843) (1843:1843:1843))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\vga_u0\|controller\|on_screen\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (262:262:262) (262:262:262))
        (PORT datab (556:556:556) (556:556:556))
        (PORT datac (797:797:797) (797:797:797))
        (PORT datad (539:539:539) (539:539:539))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH datab combout (376:376:376) (376:376:376))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\vga_u0\|controller\|on_screen\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (811:811:811) (811:811:811))
        (PORT datab (557:557:557) (557:557:557))
        (PORT datac (529:529:529) (529:529:529))
        (IOPATH dataa combout (437:437:437) (437:437:437))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datac combout (275:275:275) (275:275:275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\vga_u0\|controller\|VGA_VS1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (571:571:571) (571:571:571))
        (PORT datab (355:355:355) (355:355:355))
        (PORT datac (546:546:546) (546:546:546))
        (PORT datad (328:328:328) (328:328:328))
        (IOPATH dataa combout (410:410:410) (410:410:410))
        (IOPATH datab combout (393:393:393) (393:393:393))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\vga_u0\|controller\|on_screen\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (777:777:777) (777:777:777))
        (PORT datab (246:246:246) (246:246:246))
        (PORT datac (463:463:463) (463:463:463))
        (PORT datad (725:725:725) (725:725:725))
        (IOPATH dataa combout (398:398:398) (398:398:398))
        (IOPATH datab combout (416:416:416) (416:416:416))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|address_reg_a\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1512:1512:1512) (1512:1512:1512))
        (PORT datain (84:84:84) (84:84:84))
        (IOPATH (posedge clk) regout (250:250:250) (250:250:250))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (266:266:266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|out_address_reg_a\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1538:1538:1538) (1538:1538:1538))
        (PORT sdata (1429:1429:1429) (1429:1429:1429))
        (IOPATH (posedge clk) regout (250:250:250) (250:250:250))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (266:266:266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|decode4\|w_anode272w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (689:689:689) (689:689:689))
        (PORT datab (315:315:315) (315:315:315))
        (PORT datac (293:293:293) (293:293:293))
        (PORT datad (311:311:311) (311:311:311))
        (IOPATH dataa combout (413:413:413) (413:413:413))
        (IOPATH datab combout (371:371:371) (371:371:371))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|decode_a\|w_anode272w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (298:298:298) (298:298:298))
        (PORT datac (711:711:711) (711:711:711))
        (PORT datad (293:293:293) (293:293:293))
        (IOPATH datab combout (419:419:419) (419:419:419))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|decode_b\|w_anode272w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (308:308:308))
        (PORT datac (289:289:289) (289:289:289))
        (PORT datad (304:304:304) (304:304:304))
        (IOPATH datab combout (371:371:371) (371:371:371))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a11\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1604:1604:1604) (1604:1604:1604))
        (PORT ena (2609:2609:2609) (2609:2609:2609))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a11\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3356:3356:3356) (3356:3356:3356))
        (PORT d[1] (3460:3460:3460) (3460:3460:3460))
        (PORT d[2] (3657:3657:3657) (3657:3657:3657))
        (PORT d[3] (3115:3115:3115) (3115:3115:3115))
        (PORT d[4] (2957:2957:2957) (2957:2957:2957))
        (PORT d[5] (2994:2994:2994) (2994:2994:2994))
        (PORT d[6] (3053:3053:3053) (3053:3053:3053))
        (PORT d[7] (2728:2728:2728) (2728:2728:2728))
        (PORT d[8] (1786:1786:1786) (1786:1786:1786))
        (PORT d[9] (2954:2954:2954) (2954:2954:2954))
        (PORT d[10] (2769:2769:2769) (2769:2769:2769))
        (PORT d[11] (2525:2525:2525) (2525:2525:2525))
        (PORT clk (1605:1605:1605) (1605:1605:1605))
        (PORT ena (2610:2610:2610) (2610:2610:2610))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a11\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1605:1605:1605) (1605:1605:1605))
        (PORT ena (2610:2610:2610) (2610:2610:2610))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a11\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1605:1605:1605) (1605:1605:1605))
        (PORT d[0] (2610:2610:2610) (2610:2610:2610))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a11\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1814:1814:1814) (1814:1814:1814))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a11\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1814:1814:1814) (1814:1814:1814))
        (IOPATH (posedge clk) pulse (0:0:0) (2024:2024:2024))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a11\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1814:1814:1814) (1814:1814:1814))
        (IOPATH (posedge clk) pulse (0:0:0) (2894:2894:2894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a11\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1579:1579:1579))
        (IOPATH (posedge clk) q (297:297:297) (297:297:297))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a11\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (107:107:107) (107:107:107))
        (PORT clk (1618:1618:1618) (1618:1618:1618))
        (PORT ena (2407:2407:2407) (2407:2407:2407))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a11\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2094:2094:2094) (2094:2094:2094))
        (PORT d[1] (2340:2340:2340) (2340:2340:2340))
        (PORT d[2] (1630:1630:1630) (1630:1630:1630))
        (PORT d[3] (2494:2494:2494) (2494:2494:2494))
        (PORT d[4] (2281:2281:2281) (2281:2281:2281))
        (PORT d[5] (2517:2517:2517) (2517:2517:2517))
        (PORT d[6] (2784:2784:2784) (2784:2784:2784))
        (PORT d[7] (2131:2131:2131) (2131:2131:2131))
        (PORT d[8] (2165:2165:2165) (2165:2165:2165))
        (PORT d[9] (2484:2484:2484) (2484:2484:2484))
        (PORT d[10] (2791:2791:2791) (2791:2791:2791))
        (PORT d[11] (1785:1785:1785) (1785:1785:1785))
        (PORT clk (1634:1634:1634) (1634:1634:1634))
        (PORT ena (2423:2423:2423) (2423:2423:2423))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a11\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2109:2109:2109) (2109:2109:2109))
        (PORT clk (1634:1634:1634) (1634:1634:1634))
        (PORT ena (2423:2423:2423) (2423:2423:2423))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a11\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1634:1634:1634) (1634:1634:1634))
        (PORT d[0] (2423:2423:2423) (2423:2423:2423))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a11\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1843:1843:1843) (1843:1843:1843))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a11\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1843:1843:1843) (1843:1843:1843))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a11\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1843:1843:1843) (1843:1843:1843))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|decode4\|w_anode262w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (721:721:721) (721:721:721))
        (PORT datab (459:459:459) (459:459:459))
        (PORT datac (698:698:698) (698:698:698))
        (PORT datad (685:685:685) (685:685:685))
        (IOPATH dataa combout (398:398:398) (398:398:398))
        (IOPATH datab combout (385:385:385) (385:385:385))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|decode_a\|w_anode262w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (296:296:296) (296:296:296))
        (PORT datac (708:708:708) (708:708:708))
        (PORT datad (291:291:291) (291:291:291))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|decode_b\|w_anode262w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (318:318:318) (318:318:318))
        (PORT datac (295:295:295) (295:295:295))
        (PORT datad (314:314:314) (314:314:314))
        (IOPATH datab combout (371:371:371) (371:371:371))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a8\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1613:1613:1613) (1613:1613:1613))
        (PORT ena (2951:2951:2951) (2951:2951:2951))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a8\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3377:3377:3377) (3377:3377:3377))
        (PORT d[1] (3412:3412:3412) (3412:3412:3412))
        (PORT d[2] (3125:3125:3125) (3125:3125:3125))
        (PORT d[3] (2724:2724:2724) (2724:2724:2724))
        (PORT d[4] (2679:2679:2679) (2679:2679:2679))
        (PORT d[5] (2437:2437:2437) (2437:2437:2437))
        (PORT d[6] (3589:3589:3589) (3589:3589:3589))
        (PORT d[7] (2147:2147:2147) (2147:2147:2147))
        (PORT d[8] (1787:1787:1787) (1787:1787:1787))
        (PORT d[9] (2621:2621:2621) (2621:2621:2621))
        (PORT d[10] (2443:2443:2443) (2443:2443:2443))
        (PORT d[11] (2810:2810:2810) (2810:2810:2810))
        (PORT clk (1614:1614:1614) (1614:1614:1614))
        (PORT ena (2952:2952:2952) (2952:2952:2952))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a8\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1614:1614:1614) (1614:1614:1614))
        (PORT ena (2952:2952:2952) (2952:2952:2952))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a8\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1614:1614:1614) (1614:1614:1614))
        (PORT d[0] (2952:2952:2952) (2952:2952:2952))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a8\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1823:1823:1823) (1823:1823:1823))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a8\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1823:1823:1823) (1823:1823:1823))
        (IOPATH (posedge clk) pulse (0:0:0) (2024:2024:2024))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a8\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1823:1823:1823) (1823:1823:1823))
        (IOPATH (posedge clk) pulse (0:0:0) (2894:2894:2894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a8\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1588:1588:1588) (1588:1588:1588))
        (IOPATH (posedge clk) q (297:297:297) (297:297:297))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a8\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (107:107:107) (107:107:107))
        (PORT clk (1627:1627:1627) (1627:1627:1627))
        (PORT ena (2416:2416:2416) (2416:2416:2416))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a8\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1329:1329:1329) (1329:1329:1329))
        (PORT d[1] (2886:2886:2886) (2886:2886:2886))
        (PORT d[2] (1563:1563:1563) (1563:1563:1563))
        (PORT d[3] (2801:2801:2801) (2801:2801:2801))
        (PORT d[4] (2321:2321:2321) (2321:2321:2321))
        (PORT d[5] (2536:2536:2536) (2536:2536:2536))
        (PORT d[6] (1956:1956:1956) (1956:1956:1956))
        (PORT d[7] (2147:2147:2147) (2147:2147:2147))
        (PORT d[8] (2182:2182:2182) (2182:2182:2182))
        (PORT d[9] (2781:2781:2781) (2781:2781:2781))
        (PORT d[10] (2808:2808:2808) (2808:2808:2808))
        (PORT d[11] (2061:2061:2061) (2061:2061:2061))
        (PORT clk (1643:1643:1643) (1643:1643:1643))
        (PORT ena (2432:2432:2432) (2432:2432:2432))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a8\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2309:2309:2309) (2309:2309:2309))
        (PORT clk (1643:1643:1643) (1643:1643:1643))
        (PORT ena (2432:2432:2432) (2432:2432:2432))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a8\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1643:1643:1643) (1643:1643:1643))
        (PORT d[0] (2432:2432:2432) (2432:2432:2432))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a8\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1852:1852:1852) (1852:1852:1852))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a8\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1852:1852:1852) (1852:1852:1852))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a8\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1852:1852:1852) (1852:1852:1852))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|decode4\|w_anode252w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (718:718:718) (718:718:718))
        (PORT datab (456:456:456) (456:456:456))
        (PORT datac (697:697:697) (697:697:697))
        (PORT datad (681:681:681) (681:681:681))
        (IOPATH dataa combout (398:398:398) (398:398:398))
        (IOPATH datab combout (415:415:415) (415:415:415))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|decode_a\|w_anode252w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (297:297:297) (297:297:297))
        (PORT datac (710:710:710) (710:710:710))
        (PORT datad (292:292:292) (292:292:292))
        (IOPATH datab combout (378:378:378) (378:378:378))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|decode_b\|w_anode252w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (318:318:318) (318:318:318))
        (PORT datac (295:295:295) (295:295:295))
        (PORT datad (314:314:314) (314:314:314))
        (IOPATH datab combout (378:378:378) (378:378:378))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a5\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1631:1631:1631) (1631:1631:1631))
        (PORT ena (2475:2475:2475) (2475:2475:2475))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a5\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1846:1846:1846) (1846:1846:1846))
        (PORT d[1] (1873:1873:1873) (1873:1873:1873))
        (PORT d[2] (1935:1935:1935) (1935:1935:1935))
        (PORT d[3] (2250:2250:2250) (2250:2250:2250))
        (PORT d[4] (2758:2758:2758) (2758:2758:2758))
        (PORT d[5] (2367:2367:2367) (2367:2367:2367))
        (PORT d[6] (2053:2053:2053) (2053:2053:2053))
        (PORT d[7] (1998:1998:1998) (1998:1998:1998))
        (PORT d[8] (2916:2916:2916) (2916:2916:2916))
        (PORT d[9] (2034:2034:2034) (2034:2034:2034))
        (PORT d[10] (2010:2010:2010) (2010:2010:2010))
        (PORT d[11] (1809:1809:1809) (1809:1809:1809))
        (PORT clk (1632:1632:1632) (1632:1632:1632))
        (PORT ena (2476:2476:2476) (2476:2476:2476))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a5\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1632:1632:1632) (1632:1632:1632))
        (PORT ena (2476:2476:2476) (2476:2476:2476))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a5\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1632:1632:1632) (1632:1632:1632))
        (PORT d[0] (2476:2476:2476) (2476:2476:2476))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a5\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1841:1841:1841) (1841:1841:1841))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a5\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1841:1841:1841) (1841:1841:1841))
        (IOPATH (posedge clk) pulse (0:0:0) (2024:2024:2024))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a5\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1841:1841:1841) (1841:1841:1841))
        (IOPATH (posedge clk) pulse (0:0:0) (2894:2894:2894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a5\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1606:1606:1606) (1606:1606:1606))
        (IOPATH (posedge clk) q (297:297:297) (297:297:297))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a5\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (107:107:107) (107:107:107))
        (PORT clk (1645:1645:1645) (1645:1645:1645))
        (PORT ena (2194:2194:2194) (2194:2194:2194))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a5\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3219:3219:3219) (3219:3219:3219))
        (PORT d[1] (3089:3089:3089) (3089:3089:3089))
        (PORT d[2] (2854:2854:2854) (2854:2854:2854))
        (PORT d[3] (3346:3346:3346) (3346:3346:3346))
        (PORT d[4] (2620:2620:2620) (2620:2620:2620))
        (PORT d[5] (1724:1724:1724) (1724:1724:1724))
        (PORT d[6] (1939:1939:1939) (1939:1939:1939))
        (PORT d[7] (1770:1770:1770) (1770:1770:1770))
        (PORT d[8] (1971:1971:1971) (1971:1971:1971))
        (PORT d[9] (1980:1980:1980) (1980:1980:1980))
        (PORT d[10] (1702:1702:1702) (1702:1702:1702))
        (PORT d[11] (1713:1713:1713) (1713:1713:1713))
        (PORT clk (1661:1661:1661) (1661:1661:1661))
        (PORT ena (2210:2210:2210) (2210:2210:2210))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a5\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1975:1975:1975) (1975:1975:1975))
        (PORT clk (1661:1661:1661) (1661:1661:1661))
        (PORT ena (2210:2210:2210) (2210:2210:2210))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a5\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1661:1661:1661) (1661:1661:1661))
        (PORT d[0] (2210:2210:2210) (2210:2210:2210))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a5\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1870:1870:1870) (1870:1870:1870))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a5\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1870:1870:1870) (1870:1870:1870))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a5\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1870:1870:1870) (1870:1870:1870))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|address_reg_a\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1512:1512:1512) (1512:1512:1512))
        (PORT datain (84:84:84) (84:84:84))
        (IOPATH (posedge clk) regout (250:250:250) (250:250:250))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (266:266:266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|out_address_reg_a\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1538:1538:1538) (1538:1538:1538))
        (PORT sdata (1317:1317:1317) (1317:1317:1317))
        (IOPATH (posedge clk) regout (250:250:250) (250:250:250))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (266:266:266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|decode4\|w_anode235w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (690:690:690) (690:690:690))
        (PORT datab (316:316:316) (316:316:316))
        (PORT datac (294:294:294) (294:294:294))
        (PORT datad (313:313:313) (313:313:313))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH datab combout (376:376:376) (376:376:376))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|decode_a\|w_anode235w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (297:297:297) (297:297:297))
        (PORT datac (709:709:709) (709:709:709))
        (PORT datad (292:292:292) (292:292:292))
        (IOPATH datab combout (376:376:376) (376:376:376))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|decode_b\|w_anode235w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (316:316:316) (316:316:316))
        (PORT datac (294:294:294) (294:294:294))
        (PORT datad (313:313:313) (313:313:313))
        (IOPATH datab combout (376:376:376) (376:376:376))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a2\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1590:1590:1590) (1590:1590:1590))
        (PORT ena (2596:2596:2596) (2596:2596:2596))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a2\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3386:3386:3386) (3386:3386:3386))
        (PORT d[1] (3768:3768:3768) (3768:3768:3768))
        (PORT d[2] (3968:3968:3968) (3968:3968:3968))
        (PORT d[3] (3690:3690:3690) (3690:3690:3690))
        (PORT d[4] (3280:3280:3280) (3280:3280:3280))
        (PORT d[5] (3277:3277:3277) (3277:3277:3277))
        (PORT d[6] (3551:3551:3551) (3551:3551:3551))
        (PORT d[7] (3024:3024:3024) (3024:3024:3024))
        (PORT d[8] (2102:2102:2102) (2102:2102:2102))
        (PORT d[9] (3263:3263:3263) (3263:3263:3263))
        (PORT d[10] (3078:3078:3078) (3078:3078:3078))
        (PORT d[11] (3175:3175:3175) (3175:3175:3175))
        (PORT clk (1591:1591:1591) (1591:1591:1591))
        (PORT ena (2597:2597:2597) (2597:2597:2597))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a2\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1591:1591:1591) (1591:1591:1591))
        (PORT ena (2597:2597:2597) (2597:2597:2597))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a2\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1591:1591:1591) (1591:1591:1591))
        (PORT d[0] (2597:2597:2597) (2597:2597:2597))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a2\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1800:1800:1800) (1800:1800:1800))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a2\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1800:1800:1800) (1800:1800:1800))
        (IOPATH (posedge clk) pulse (0:0:0) (2024:2024:2024))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a2\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1800:1800:1800) (1800:1800:1800))
        (IOPATH (posedge clk) pulse (0:0:0) (2894:2894:2894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a2\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1565:1565:1565) (1565:1565:1565))
        (IOPATH (posedge clk) q (297:297:297) (297:297:297))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a2\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (107:107:107) (107:107:107))
        (PORT clk (1604:1604:1604) (1604:1604:1604))
        (PORT ena (2413:2413:2413) (2413:2413:2413))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a2\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2123:2123:2123) (2123:2123:2123))
        (PORT d[1] (1994:1994:1994) (1994:1994:1994))
        (PORT d[2] (1940:1940:1940) (1940:1940:1940))
        (PORT d[3] (2539:2539:2539) (2539:2539:2539))
        (PORT d[4] (2362:2362:2362) (2362:2362:2362))
        (PORT d[5] (2002:2002:2002) (2002:2002:2002))
        (PORT d[6] (2829:2829:2829) (2829:2829:2829))
        (PORT d[7] (2160:2160:2160) (2160:2160:2160))
        (PORT d[8] (1945:1945:1945) (1945:1945:1945))
        (PORT d[9] (2163:2163:2163) (2163:2163:2163))
        (PORT d[10] (1917:1917:1917) (1917:1917:1917))
        (PORT d[11] (1733:1733:1733) (1733:1733:1733))
        (PORT clk (1620:1620:1620) (1620:1620:1620))
        (PORT ena (2429:2429:2429) (2429:2429:2429))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a2\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2089:2089:2089) (2089:2089:2089))
        (PORT clk (1620:1620:1620) (1620:1620:1620))
        (PORT ena (2429:2429:2429) (2429:2429:2429))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a2\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1620:1620:1620) (1620:1620:1620))
        (PORT d[0] (2429:2429:2429) (2429:2429:2429))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a2\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1829:1829:1829) (1829:1829:1829))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a2\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1829:1829:1829) (1829:1829:1829))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a2\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1829:1829:1829) (1829:1829:1829))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|mux5\|w_mux_outputs441w\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (340:340:340) (340:340:340))
        (PORT datab (1270:1270:1270) (1270:1270:1270))
        (PORT datad (2158:2158:2158) (2158:2158:2158))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH datab combout (419:419:419) (419:419:419))
        (IOPATH datac combout (323:323:323) (323:323:323))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|mux5\|w_mux_outputs441w\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (343:343:343) (343:343:343))
        (PORT datab (2189:2189:2189) (2189:2189:2189))
        (PORT datac (2818:2818:2818) (2818:2818:2818))
        (PORT datad (248:248:248) (248:248:248))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH datab combout (419:419:419) (419:419:419))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\vga_u0\|controller\|VGA_R\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (968:968:968) (968:968:968))
        (PORT datab (709:709:709) (709:709:709))
        (PORT datad (243:243:243) (243:243:243))
        (IOPATH dataa combout (437:437:437) (437:437:437))
        (IOPATH datab combout (419:419:419) (419:419:419))
        (IOPATH datac combout (323:323:323) (323:323:323))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|address_reg_a\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1512:1512:1512) (1512:1512:1512))
        (PORT datain (84:84:84) (84:84:84))
        (IOPATH (posedge clk) regout (250:250:250) (250:250:250))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (266:266:266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|out_address_reg_a\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1538:1538:1538) (1538:1538:1538))
        (PORT sdata (1575:1575:1575) (1575:1575:1575))
        (IOPATH (posedge clk) regout (250:250:250) (250:250:250))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (266:266:266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a1\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1590:1590:1590) (1590:1590:1590))
        (PORT ena (2874:2874:2874) (2874:2874:2874))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a1\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3380:3380:3380) (3380:3380:3380))
        (PORT d[1] (3717:3717:3717) (3717:3717:3717))
        (PORT d[2] (3678:3678:3678) (3678:3678:3678))
        (PORT d[3] (3134:3134:3134) (3134:3134:3134))
        (PORT d[4] (2994:2994:2994) (2994:2994:2994))
        (PORT d[5] (2780:2780:2780) (2780:2780:2780))
        (PORT d[6] (3004:3004:3004) (3004:3004:3004))
        (PORT d[7] (2738:2738:2738) (2738:2738:2738))
        (PORT d[8] (2045:2045:2045) (2045:2045:2045))
        (PORT d[9] (2973:2973:2973) (2973:2973:2973))
        (PORT d[10] (3354:3354:3354) (3354:3354:3354))
        (PORT d[11] (2835:2835:2835) (2835:2835:2835))
        (PORT clk (1591:1591:1591) (1591:1591:1591))
        (PORT ena (2875:2875:2875) (2875:2875:2875))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a1\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1591:1591:1591) (1591:1591:1591))
        (PORT ena (2875:2875:2875) (2875:2875:2875))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a1\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1591:1591:1591) (1591:1591:1591))
        (PORT d[0] (2875:2875:2875) (2875:2875:2875))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a1\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1800:1800:1800) (1800:1800:1800))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a1\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1800:1800:1800) (1800:1800:1800))
        (IOPATH (posedge clk) pulse (0:0:0) (2024:2024:2024))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a1\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1800:1800:1800) (1800:1800:1800))
        (IOPATH (posedge clk) pulse (0:0:0) (2894:2894:2894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a1\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1565:1565:1565) (1565:1565:1565))
        (IOPATH (posedge clk) q (297:297:297) (297:297:297))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a1\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2670:2670:2670) (2670:2670:2670))
        (PORT clk (1604:1604:1604) (1604:1604:1604))
        (PORT ena (2945:2945:2945) (2945:2945:2945))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a1\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2089:2089:2089) (2089:2089:2089))
        (PORT d[1] (2557:2557:2557) (2557:2557:2557))
        (PORT d[2] (1896:1896:1896) (1896:1896:1896))
        (PORT d[3] (2515:2515:2515) (2515:2515:2515))
        (PORT d[4] (2631:2631:2631) (2631:2631:2631))
        (PORT d[5] (2219:2219:2219) (2219:2219:2219))
        (PORT d[6] (2784:2784:2784) (2784:2784:2784))
        (PORT d[7] (2466:2466:2466) (2466:2466:2466))
        (PORT d[8] (1930:1930:1930) (1930:1930:1930))
        (PORT d[9] (2476:2476:2476) (2476:2476:2476))
        (PORT d[10] (2776:2776:2776) (2776:2776:2776))
        (PORT d[11] (1746:1746:1746) (1746:1746:1746))
        (PORT clk (1620:1620:1620) (1620:1620:1620))
        (PORT ena (2961:2961:2961) (2961:2961:2961))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a1\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2615:2615:2615) (2615:2615:2615))
        (PORT clk (1620:1620:1620) (1620:1620:1620))
        (PORT ena (2961:2961:2961) (2961:2961:2961))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a1\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1620:1620:1620) (1620:1620:1620))
        (PORT d[0] (2961:2961:2961) (2961:2961:2961))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a1\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1829:1829:1829) (1829:1829:1829))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a1\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1829:1829:1829) (1829:1829:1829))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a1\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1829:1829:1829) (1829:1829:1829))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|mux5\|w_mux_outputs393w\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2148:2148:2148) (2148:2148:2148))
        (PORT datab (752:752:752) (752:752:752))
        (PORT datac (333:333:333) (333:333:333))
        (PORT datad (1863:1863:1863) (1863:1863:1863))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH datab combout (419:419:419) (419:419:419))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a4\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1627:1627:1627) (1627:1627:1627))
        (PORT ena (2461:2461:2461) (2461:2461:2461))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a4\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2169:2169:2169) (2169:2169:2169))
        (PORT d[1] (2402:2402:2402) (2402:2402:2402))
        (PORT d[2] (2449:2449:2449) (2449:2449:2449))
        (PORT d[3] (2517:2517:2517) (2517:2517:2517))
        (PORT d[4] (2770:2770:2770) (2770:2770:2770))
        (PORT d[5] (1995:1995:1995) (1995:1995:1995))
        (PORT d[6] (2586:2586:2586) (2586:2586:2586))
        (PORT d[7] (2234:2234:2234) (2234:2234:2234))
        (PORT d[8] (2369:2369:2369) (2369:2369:2369))
        (PORT d[9] (2315:2315:2315) (2315:2315:2315))
        (PORT d[10] (2310:2310:2310) (2310:2310:2310))
        (PORT d[11] (1786:1786:1786) (1786:1786:1786))
        (PORT clk (1628:1628:1628) (1628:1628:1628))
        (PORT ena (2462:2462:2462) (2462:2462:2462))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a4\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1628:1628:1628) (1628:1628:1628))
        (PORT ena (2462:2462:2462) (2462:2462:2462))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a4\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1628:1628:1628) (1628:1628:1628))
        (PORT d[0] (2462:2462:2462) (2462:2462:2462))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a4\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1837:1837:1837) (1837:1837:1837))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a4\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1837:1837:1837) (1837:1837:1837))
        (IOPATH (posedge clk) pulse (0:0:0) (2024:2024:2024))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a4\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1837:1837:1837) (1837:1837:1837))
        (IOPATH (posedge clk) pulse (0:0:0) (2894:2894:2894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a4\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1602:1602:1602) (1602:1602:1602))
        (IOPATH (posedge clk) q (297:297:297) (297:297:297))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a4\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2083:2083:2083) (2083:2083:2083))
        (PORT clk (1641:1641:1641) (1641:1641:1641))
        (PORT ena (2215:2215:2215) (2215:2215:2215))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a4\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2933:2933:2933) (2933:2933:2933))
        (PORT d[1] (2800:2800:2800) (2800:2800:2800))
        (PORT d[2] (2854:2854:2854) (2854:2854:2854))
        (PORT d[3] (3579:3579:3579) (3579:3579:3579))
        (PORT d[4] (2366:2366:2366) (2366:2366:2366))
        (PORT d[5] (2248:2248:2248) (2248:2248:2248))
        (PORT d[6] (2026:2026:2026) (2026:2026:2026))
        (PORT d[7] (2312:2312:2312) (2312:2312:2312))
        (PORT d[8] (1966:1966:1966) (1966:1966:1966))
        (PORT d[9] (1993:1993:1993) (1993:1993:1993))
        (PORT d[10] (1706:1706:1706) (1706:1706:1706))
        (PORT d[11] (1708:1708:1708) (1708:1708:1708))
        (PORT clk (1657:1657:1657) (1657:1657:1657))
        (PORT ena (2231:2231:2231) (2231:2231:2231))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a4\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2262:2262:2262) (2262:2262:2262))
        (PORT clk (1657:1657:1657) (1657:1657:1657))
        (PORT ena (2231:2231:2231) (2231:2231:2231))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a4\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1657:1657:1657) (1657:1657:1657))
        (PORT d[0] (2231:2231:2231) (2231:2231:2231))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a4\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1866:1866:1866) (1866:1866:1866))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a4\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1866:1866:1866) (1866:1866:1866))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a4\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1866:1866:1866) (1866:1866:1866))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|mux5\|w_mux_outputs393w\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (995:995:995) (995:995:995))
        (PORT datab (273:273:273) (273:273:273))
        (PORT datac (1258:1258:1258) (1258:1258:1258))
        (PORT datad (743:743:743) (743:743:743))
        (IOPATH dataa combout (437:437:437) (437:437:437))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a13\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1604:1604:1604) (1604:1604:1604))
        (PORT ena (2162:2162:2162) (2162:2162:2162))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a13\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2512:2512:2512) (2512:2512:2512))
        (PORT d[1] (2744:2744:2744) (2744:2744:2744))
        (PORT d[2] (2768:2768:2768) (2768:2768:2768))
        (PORT d[3] (2869:2869:2869) (2869:2869:2869))
        (PORT d[4] (3109:3109:3109) (3109:3109:3109))
        (PORT d[5] (2299:2299:2299) (2299:2299:2299))
        (PORT d[6] (2698:2698:2698) (2698:2698:2698))
        (PORT d[7] (1901:1901:1901) (1901:1901:1901))
        (PORT d[8] (2693:2693:2693) (2693:2693:2693))
        (PORT d[9] (2647:2647:2647) (2647:2647:2647))
        (PORT d[10] (2630:2630:2630) (2630:2630:2630))
        (PORT d[11] (1996:1996:1996) (1996:1996:1996))
        (PORT clk (1605:1605:1605) (1605:1605:1605))
        (PORT ena (2163:2163:2163) (2163:2163:2163))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a13\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1605:1605:1605) (1605:1605:1605))
        (PORT ena (2163:2163:2163) (2163:2163:2163))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a13\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1605:1605:1605) (1605:1605:1605))
        (PORT d[0] (2163:2163:2163) (2163:2163:2163))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a13\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1814:1814:1814) (1814:1814:1814))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a13\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1814:1814:1814) (1814:1814:1814))
        (IOPATH (posedge clk) pulse (0:0:0) (2024:2024:2024))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a13\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1814:1814:1814) (1814:1814:1814))
        (IOPATH (posedge clk) pulse (0:0:0) (2894:2894:2894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a13\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1579:1579:1579))
        (IOPATH (posedge clk) q (297:297:297) (297:297:297))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a13\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1999:1999:1999) (1999:1999:1999))
        (PORT clk (1618:1618:1618) (1618:1618:1618))
        (PORT ena (2239:2239:2239) (2239:2239:2239))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a13\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2604:2604:2604) (2604:2604:2604))
        (PORT d[1] (2441:2441:2441) (2441:2441:2441))
        (PORT d[2] (2279:2279:2279) (2279:2279:2279))
        (PORT d[3] (3016:3016:3016) (3016:3016:3016))
        (PORT d[4] (2363:2363:2363) (2363:2363:2363))
        (PORT d[5] (2945:2945:2945) (2945:2945:2945))
        (PORT d[6] (2335:2335:2335) (2335:2335:2335))
        (PORT d[7] (2617:2617:2617) (2617:2617:2617))
        (PORT d[8] (2014:2014:2014) (2014:2014:2014))
        (PORT d[9] (2328:2328:2328) (2328:2328:2328))
        (PORT d[10] (1995:1995:1995) (1995:1995:1995))
        (PORT d[11] (2001:2001:2001) (2001:2001:2001))
        (PORT clk (1634:1634:1634) (1634:1634:1634))
        (PORT ena (2255:2255:2255) (2255:2255:2255))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a13\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2170:2170:2170) (2170:2170:2170))
        (PORT clk (1634:1634:1634) (1634:1634:1634))
        (PORT ena (2255:2255:2255) (2255:2255:2255))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a13\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1634:1634:1634) (1634:1634:1634))
        (PORT d[0] (2255:2255:2255) (2255:2255:2255))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a13\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1843:1843:1843) (1843:1843:1843))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a13\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1843:1843:1843) (1843:1843:1843))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a13\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1843:1843:1843) (1843:1843:1843))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\vga_u0\|controller\|VGA_G\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (448:448:448) (448:448:448))
        (PORT datab (315:315:315) (315:315:315))
        (PORT datac (958:958:958) (958:958:958))
        (PORT datad (706:706:706) (706:706:706))
        (IOPATH dataa combout (413:413:413) (413:413:413))
        (IOPATH datab combout (393:393:393) (393:393:393))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a9\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1611:1611:1611) (1611:1611:1611))
        (PORT ena (2762:2762:2762) (2762:2762:2762))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a9\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2208:2208:2208) (2208:2208:2208))
        (PORT d[1] (2745:2745:2745) (2745:2745:2745))
        (PORT d[2] (2497:2497:2497) (2497:2497:2497))
        (PORT d[3] (2864:2864:2864) (2864:2864:2864))
        (PORT d[4] (3097:3097:3097) (3097:3097:3097))
        (PORT d[5] (3230:3230:3230) (3230:3230:3230))
        (PORT d[6] (2388:2388:2388) (2388:2388:2388))
        (PORT d[7] (1904:1904:1904) (1904:1904:1904))
        (PORT d[8] (2400:2400:2400) (2400:2400:2400))
        (PORT d[9] (2370:2370:2370) (2370:2370:2370))
        (PORT d[10] (2329:2329:2329) (2329:2329:2329))
        (PORT d[11] (1726:1726:1726) (1726:1726:1726))
        (PORT clk (1612:1612:1612) (1612:1612:1612))
        (PORT ena (2763:2763:2763) (2763:2763:2763))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a9\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1612:1612:1612) (1612:1612:1612))
        (PORT ena (2763:2763:2763) (2763:2763:2763))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a9\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1612:1612:1612) (1612:1612:1612))
        (PORT d[0] (2763:2763:2763) (2763:2763:2763))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a9\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1821:1821:1821) (1821:1821:1821))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a9\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1821:1821:1821) (1821:1821:1821))
        (IOPATH (posedge clk) pulse (0:0:0) (2024:2024:2024))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a9\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1821:1821:1821) (1821:1821:1821))
        (IOPATH (posedge clk) pulse (0:0:0) (2894:2894:2894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a9\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1586:1586:1586) (1586:1586:1586))
        (IOPATH (posedge clk) q (297:297:297) (297:297:297))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a9\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2037:2037:2037) (2037:2037:2037))
        (PORT clk (1625:1625:1625) (1625:1625:1625))
        (PORT ena (2487:2487:2487) (2487:2487:2487))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a9\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2268:2268:2268) (2268:2268:2268))
        (PORT d[1] (2166:2166:2166) (2166:2166:2166))
        (PORT d[2] (2544:2544:2544) (2544:2544:2544))
        (PORT d[3] (3275:3275:3275) (3275:3275:3275))
        (PORT d[4] (2357:2357:2357) (2357:2357:2357))
        (PORT d[5] (2021:2021:2021) (2021:2021:2021))
        (PORT d[6] (2072:2072:2072) (2072:2072:2072))
        (PORT d[7] (2603:2603:2603) (2603:2603:2603))
        (PORT d[8] (2002:2002:2002) (2002:2002:2002))
        (PORT d[9] (1417:1417:1417) (1417:1417:1417))
        (PORT d[10] (2014:2014:2014) (2014:2014:2014))
        (PORT d[11] (1405:1405:1405) (1405:1405:1405))
        (PORT clk (1641:1641:1641) (1641:1641:1641))
        (PORT ena (2503:2503:2503) (2503:2503:2503))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a9\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2144:2144:2144) (2144:2144:2144))
        (PORT clk (1641:1641:1641) (1641:1641:1641))
        (PORT ena (2503:2503:2503) (2503:2503:2503))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a9\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1641:1641:1641) (1641:1641:1641))
        (PORT d[0] (2503:2503:2503) (2503:2503:2503))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a9\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1850:1850:1850) (1850:1850:1850))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a9\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1850:1850:1850) (1850:1850:1850))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a9\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1850:1850:1850) (1850:1850:1850))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a6\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1609:1609:1609) (1609:1609:1609))
        (PORT ena (3212:3212:3212) (3212:3212:3212))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a6\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3359:3359:3359) (3359:3359:3359))
        (PORT d[1] (3147:3147:3147) (3147:3147:3147))
        (PORT d[2] (3403:3403:3403) (3403:3403:3403))
        (PORT d[3] (3043:3043:3043) (3043:3043:3043))
        (PORT d[4] (2694:2694:2694) (2694:2694:2694))
        (PORT d[5] (2734:2734:2734) (2734:2734:2734))
        (PORT d[6] (2996:2996:2996) (2996:2996:2996))
        (PORT d[7] (2700:2700:2700) (2700:2700:2700))
        (PORT d[8] (1800:1800:1800) (1800:1800:1800))
        (PORT d[9] (2936:2936:2936) (2936:2936:2936))
        (PORT d[10] (2752:2752:2752) (2752:2752:2752))
        (PORT d[11] (2498:2498:2498) (2498:2498:2498))
        (PORT clk (1610:1610:1610) (1610:1610:1610))
        (PORT ena (3213:3213:3213) (3213:3213:3213))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a6\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1610:1610:1610) (1610:1610:1610))
        (PORT ena (3213:3213:3213) (3213:3213:3213))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a6\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1610:1610:1610) (1610:1610:1610))
        (PORT d[0] (3213:3213:3213) (3213:3213:3213))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a6\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1819:1819:1819) (1819:1819:1819))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a6\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1819:1819:1819) (1819:1819:1819))
        (IOPATH (posedge clk) pulse (0:0:0) (2024:2024:2024))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a6\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1819:1819:1819) (1819:1819:1819))
        (IOPATH (posedge clk) pulse (0:0:0) (2894:2894:2894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a6\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1584:1584:1584) (1584:1584:1584))
        (IOPATH (posedge clk) q (297:297:297) (297:297:297))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a6\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3230:3230:3230) (3230:3230:3230))
        (PORT clk (1623:1623:1623) (1623:1623:1623))
        (PORT ena (3361:3361:3361) (3361:3361:3361))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a6\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1335:1335:1335) (1335:1335:1335))
        (PORT d[1] (2622:2622:2622) (2622:2622:2622))
        (PORT d[2] (1580:1580:1580) (1580:1580:1580))
        (PORT d[3] (2766:2766:2766) (2766:2766:2766))
        (PORT d[4] (2335:2335:2335) (2335:2335:2335))
        (PORT d[5] (2517:2517:2517) (2517:2517:2517))
        (PORT d[6] (2459:2459:2459) (2459:2459:2459))
        (PORT d[7] (2146:2146:2146) (2146:2146:2146))
        (PORT d[8] (2171:2171:2171) (2171:2171:2171))
        (PORT d[9] (2761:2761:2761) (2761:2761:2761))
        (PORT d[10] (2807:2807:2807) (2807:2807:2807))
        (PORT d[11] (1792:1792:1792) (1792:1792:1792))
        (PORT clk (1639:1639:1639) (1639:1639:1639))
        (PORT ena (3377:3377:3377) (3377:3377:3377))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a6\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2572:2572:2572) (2572:2572:2572))
        (PORT clk (1639:1639:1639) (1639:1639:1639))
        (PORT ena (3377:3377:3377) (3377:3377:3377))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a6\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1639:1639:1639) (1639:1639:1639))
        (PORT d[0] (3377:3377:3377) (3377:3377:3377))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a6\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1848:1848:1848) (1848:1848:1848))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a6\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1848:1848:1848) (1848:1848:1848))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a6\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1848:1848:1848) (1848:1848:1848))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|mux5\|w_mux_outputs345w\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (266:266:266) (266:266:266))
        (PORT datab (958:958:958) (958:958:958))
        (PORT datad (1727:1727:1727) (1727:1727:1727))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datac combout (323:323:323) (323:323:323))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a12\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1594:1594:1594) (1594:1594:1594))
        (PORT ena (1878:1878:1878) (1878:1878:1878))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a12\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2532:2532:2532) (2532:2532:2532))
        (PORT d[1] (3022:3022:3022) (3022:3022:3022))
        (PORT d[2] (3047:3047:3047) (3047:3047:3047))
        (PORT d[3] (2882:2882:2882) (2882:2882:2882))
        (PORT d[4] (3125:3125:3125) (3125:3125:3125))
        (PORT d[5] (3227:3227:3227) (3227:3227:3227))
        (PORT d[6] (2712:2712:2712) (2712:2712:2712))
        (PORT d[7] (1932:1932:1932) (1932:1932:1932))
        (PORT d[8] (2706:2706:2706) (2706:2706:2706))
        (PORT d[9] (1414:1414:1414) (1414:1414:1414))
        (PORT d[10] (2636:2636:2636) (2636:2636:2636))
        (PORT d[11] (2021:2021:2021) (2021:2021:2021))
        (PORT clk (1595:1595:1595) (1595:1595:1595))
        (PORT ena (1879:1879:1879) (1879:1879:1879))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a12\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1595:1595:1595) (1595:1595:1595))
        (PORT ena (1879:1879:1879) (1879:1879:1879))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a12\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1595:1595:1595) (1595:1595:1595))
        (PORT d[0] (1879:1879:1879) (1879:1879:1879))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a12\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1804:1804:1804) (1804:1804:1804))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a12\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1804:1804:1804) (1804:1804:1804))
        (IOPATH (posedge clk) pulse (0:0:0) (2024:2024:2024))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a12\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1804:1804:1804) (1804:1804:1804))
        (IOPATH (posedge clk) pulse (0:0:0) (2894:2894:2894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a12\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1569:1569:1569))
        (IOPATH (posedge clk) q (297:297:297) (297:297:297))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a12\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1457:1457:1457) (1457:1457:1457))
        (PORT clk (1608:1608:1608) (1608:1608:1608))
        (PORT ena (2178:2178:2178) (2178:2178:2178))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a12\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2318:2318:2318) (2318:2318:2318))
        (PORT d[1] (2455:2455:2455) (2455:2455:2455))
        (PORT d[2] (2219:2219:2219) (2219:2219:2219))
        (PORT d[3] (2672:2672:2672) (2672:2672:2672))
        (PORT d[4] (2373:2373:2373) (2373:2373:2373))
        (PORT d[5] (2917:2917:2917) (2917:2917:2917))
        (PORT d[6] (2369:2369:2369) (2369:2369:2369))
        (PORT d[7] (2638:2638:2638) (2638:2638:2638))
        (PORT d[8] (2020:2020:2020) (2020:2020:2020))
        (PORT d[9] (1714:1714:1714) (1714:1714:1714))
        (PORT d[10] (1700:1700:1700) (1700:1700:1700))
        (PORT d[11] (1942:1942:1942) (1942:1942:1942))
        (PORT clk (1624:1624:1624) (1624:1624:1624))
        (PORT ena (2194:2194:2194) (2194:2194:2194))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a12\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2148:2148:2148) (2148:2148:2148))
        (PORT clk (1624:1624:1624) (1624:1624:1624))
        (PORT ena (2194:2194:2194) (2194:2194:2194))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a12\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1624:1624:1624) (1624:1624:1624))
        (PORT d[0] (2194:2194:2194) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a12\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1833:1833:1833) (1833:1833:1833))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a12\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1833:1833:1833) (1833:1833:1833))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\vga_u0\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a12\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1833:1833:1833) (1833:1833:1833))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\vga_u0\|controller\|VGA_B\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (945:945:945) (945:945:945))
        (PORT datab (315:315:315) (315:315:315))
        (PORT datac (678:678:678) (678:678:678))
        (PORT datad (707:707:707) (707:707:707))
        (IOPATH dataa combout (413:413:413) (413:413:413))
        (IOPATH datab combout (393:393:393) (393:393:393))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\vga_u0\|controller\|VGA_HS1\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (441:441:441) (441:441:441))
        (PORT datab (562:562:562) (562:562:562))
        (PORT datac (560:560:560) (560:560:560))
        (PORT datad (552:552:552) (552:552:552))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH datab combout (393:393:393) (393:393:393))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\vga_u0\|controller\|VGA_HS1\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (814:814:814) (814:814:814))
        (PORT datab (432:432:432) (432:432:432))
        (PORT datac (527:527:527) (527:527:527))
        (PORT datad (554:554:554) (554:554:554))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\vga_u0\|controller\|VGA_HS1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1540:1540:1540))
        (PORT datain (84:84:84) (84:84:84))
        (IOPATH (posedge clk) regout (250:250:250) (250:250:250))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (266:266:266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\vga_u0\|controller\|VGA_HS\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (301:301:301) (301:301:301))
        (IOPATH datad combout (149:149:149) (149:149:149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\vga_u0\|controller\|VGA_HS\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1540:1540:1540))
        (PORT datain (84:84:84) (84:84:84))
        (IOPATH (posedge clk) regout (250:250:250) (250:250:250))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (266:266:266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\vga_u0\|controller\|VGA_VS1\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (270:270:270))
        (PORT datab (523:523:523) (523:523:523))
        (PORT datac (508:508:508) (508:508:508))
        (PORT datad (258:258:258) (258:258:258))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\vga_u0\|controller\|VGA_VS1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1511:1511:1511) (1511:1511:1511))
        (PORT datain (84:84:84) (84:84:84))
        (IOPATH (posedge clk) regout (250:250:250) (250:250:250))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (266:266:266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\vga_u0\|controller\|VGA_VS\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (723:723:723) (723:723:723))
        (IOPATH datad combout (149:149:149) (149:149:149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\vga_u0\|controller\|VGA_VS\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1540:1540:1540))
        (PORT datain (84:84:84) (84:84:84))
        (IOPATH (posedge clk) regout (250:250:250) (250:250:250))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (266:266:266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\vga_u0\|controller\|VGA_BLANK1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (777:777:777) (777:777:777))
        (PORT datab (256:256:256) (256:256:256))
        (PORT datad (724:724:724) (724:724:724))
        (IOPATH dataa combout (398:398:398) (398:398:398))
        (IOPATH datab combout (371:371:371) (371:371:371))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\vga_u0\|controller\|VGA_BLANK1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1540:1540:1540))
        (PORT datain (84:84:84) (84:84:84))
        (IOPATH (posedge clk) regout (250:250:250) (250:250:250))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (266:266:266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\vga_u0\|controller\|VGA_BLANK\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (302:302:302) (302:302:302))
        (IOPATH datad combout (149:149:149) (149:149:149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\vga_u0\|controller\|VGA_BLANK\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1540:1540:1540))
        (PORT datain (84:84:84) (84:84:84))
        (IOPATH (posedge clk) regout (250:250:250) (250:250:250))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (266:266:266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\VGA_R\[0\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2186:2186:2186) (2186:2186:2186))
        (IOPATH datain padio (2798:2798:2798) (2798:2798:2798))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\VGA_R\[1\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2247:2247:2247) (2247:2247:2247))
        (IOPATH datain padio (2778:2778:2778) (2778:2778:2778))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\VGA_R\[2\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2247:2247:2247) (2247:2247:2247))
        (IOPATH datain padio (2778:2778:2778) (2778:2778:2778))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\VGA_R\[3\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2247:2247:2247) (2247:2247:2247))
        (IOPATH datain padio (2788:2788:2788) (2788:2788:2788))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\VGA_R\[4\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2247:2247:2247) (2247:2247:2247))
        (IOPATH datain padio (2788:2788:2788) (2788:2788:2788))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\VGA_R\[5\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (1947:1947:1947) (1947:1947:1947))
        (IOPATH datain padio (2798:2798:2798) (2798:2798:2798))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\VGA_R\[6\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (1947:1947:1947) (1947:1947:1947))
        (IOPATH datain padio (2778:2778:2778) (2778:2778:2778))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\VGA_R\[7\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (1947:1947:1947) (1947:1947:1947))
        (IOPATH datain padio (2788:2788:2788) (2788:2788:2788))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\VGA_R\[8\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (1715:1715:1715) (1715:1715:1715))
        (IOPATH datain padio (2768:2768:2768) (2768:2768:2768))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\VGA_R\[9\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (1715:1715:1715) (1715:1715:1715))
        (IOPATH datain padio (2768:2768:2768) (2768:2768:2768))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\VGA_G\[0\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (1702:1702:1702) (1702:1702:1702))
        (IOPATH datain padio (2798:2798:2798) (2798:2798:2798))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\VGA_G\[1\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (1702:1702:1702) (1702:1702:1702))
        (IOPATH datain padio (2798:2798:2798) (2798:2798:2798))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\VGA_G\[2\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (1702:1702:1702) (1702:1702:1702))
        (IOPATH datain padio (2788:2788:2788) (2788:2788:2788))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\VGA_G\[3\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (1702:1702:1702) (1702:1702:1702))
        (IOPATH datain padio (2788:2788:2788) (2788:2788:2788))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\VGA_G\[4\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (1699:1699:1699) (1699:1699:1699))
        (IOPATH datain padio (2798:2798:2798) (2798:2798:2798))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\VGA_G\[5\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (1699:1699:1699) (1699:1699:1699))
        (IOPATH datain padio (2798:2798:2798) (2798:2798:2798))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\VGA_G\[6\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (1699:1699:1699) (1699:1699:1699))
        (IOPATH datain padio (2758:2758:2758) (2758:2758:2758))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\VGA_G\[7\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (1699:1699:1699) (1699:1699:1699))
        (IOPATH datain padio (2778:2778:2778) (2778:2778:2778))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\VGA_G\[8\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (1461:1461:1461) (1461:1461:1461))
        (IOPATH datain padio (2788:2788:2788) (2788:2788:2788))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\VGA_G\[9\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (1461:1461:1461) (1461:1461:1461))
        (IOPATH datain padio (2788:2788:2788) (2788:2788:2788))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\VGA_B\[0\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (1427:1427:1427) (1427:1427:1427))
        (IOPATH datain padio (2778:2778:2778) (2778:2778:2778))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\VGA_B\[1\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (1427:1427:1427) (1427:1427:1427))
        (IOPATH datain padio (2778:2778:2778) (2778:2778:2778))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\VGA_B\[2\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (1414:1414:1414) (1414:1414:1414))
        (IOPATH datain padio (2768:2768:2768) (2768:2768:2768))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\VGA_B\[3\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (1414:1414:1414) (1414:1414:1414))
        (IOPATH datain padio (2758:2758:2758) (2758:2758:2758))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\VGA_B\[4\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (1414:1414:1414) (1414:1414:1414))
        (IOPATH datain padio (2828:2828:2828) (2828:2828:2828))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\VGA_B\[5\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (1414:1414:1414) (1414:1414:1414))
        (IOPATH datain padio (2818:2818:2818) (2818:2818:2818))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\VGA_B\[6\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (1420:1420:1420) (1420:1420:1420))
        (IOPATH datain padio (2798:2798:2798) (2798:2798:2798))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\VGA_B\[7\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (1420:1420:1420) (1420:1420:1420))
        (IOPATH datain padio (2798:2798:2798) (2798:2798:2798))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\VGA_B\[8\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (1420:1420:1420) (1420:1420:1420))
        (IOPATH datain padio (2788:2788:2788) (2788:2788:2788))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\VGA_B\[9\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (1420:1420:1420) (1420:1420:1420))
        (IOPATH datain padio (2788:2788:2788) (2788:2788:2788))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\VGA_HS\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2456:2456:2456) (2456:2456:2456))
        (IOPATH datain padio (2808:2808:2808) (2808:2808:2808))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\VGA_VS\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2200:2200:2200) (2200:2200:2200))
        (IOPATH datain padio (2798:2798:2798) (2798:2798:2798))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\VGA_BLANK\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2542:2542:2542) (2542:2542:2542))
        (IOPATH datain padio (2798:2798:2798) (2798:2798:2798))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\VGA_SYNC\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (2808:2808:2808) (2808:2808:2808))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\VGA_CLK\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (1406:1406:1406) (1406:1406:1406))
        (IOPATH datain padio (2798:2798:2798) (2798:2798:2798))
      )
    )
  )
)
