From 5a2a3e0b1ae9c805c581d4678c10ca31d5b154b0 Mon Sep 17 00:00:00 2001
From: Weiguo Hu <hwg@rock-chips.com>
Date: Tue, 26 Dec 2017 19:56:54 +0800
Subject: [PATCH] arm64: dts: rockchip: rk3368-r88: add ext_gmac clock

Change-Id: I3eb9ac9abe361762d3d789192c400c3c7abb7f6d
Signed-off-by: Weiguo Hu <hwg@rock-chips.com>
---
 arch/arm64/boot/dts/rockchip/rk3368-r88.dts | 11 ++++++-----
 1 file changed, 6 insertions(+), 5 deletions(-)

diff --git a/arch/arm64/boot/dts/rockchip/rk3368-r88.dts b/arch/arm64/boot/dts/rockchip/rk3368-r88.dts
index f63d964ef891..45d4b30a1240 100644
--- a/arch/arm64/boot/dts/rockchip/rk3368-r88.dts
+++ b/arch/arm64/boot/dts/rockchip/rk3368-r88.dts
@@ -123,10 +123,11 @@
 		regulator-boot-on;
 	};
 
-	clkin_gmac: external-gmac-clock {
+	ext_gmac: gmac-clk {
 		compatible = "fixed-clock";
 		clock-frequency = <125000000>;
-		clock-output-names = "clkin_gmac";
+		/* clock-frequency = <50000000>; */
+		clock-output-names = "ext_gmac";
 		#clock-cells = <0>;
 	};
 
@@ -211,11 +212,11 @@
 	phy-supply = <&vcc_phy>;
 	phy-mode = "rmii";
 	clock_in_out = "output";
-	snps,reset-gpio = <&gpio3 12 0>;
+	snps,reset-gpio = <&gpio3 12 GPIO_ACTIVE_LOW>;
 	snps,reset-active-low;
 	snps,reset-delays-us = <0 50000 50000>;
-	//assigned-clocks = <&cru SCLK_RMII_SRC>;
-	//assigned-clock-parents = <&clkin_gmac>;
+	/* assigned-clocks = <&cru SCLK_MAC>; */
+	/* assigned-clock-parents = <&ext_gmac>; */
 	pinctrl-names = "default";
 	pinctrl-0 = <&rmii_pins>;
 	tx_delay = <0x30>;
-- 
2.35.3

