// Seed: 1544079650
module module_0 (
    input wor id_0,
    input uwire id_1,
    input supply1 id_2,
    input tri id_3,
    input wor id_4,
    output tri0 id_5,
    input supply1 id_6,
    output wor id_7,
    input tri1 id_8
);
  wire id_10;
  logic [-1  !==  -1 : 1  ==  -1] id_11 = -1;
  wire id_12;
endmodule
module module_1 (
    output tri id_0,
    input tri0 id_1,
    input tri id_2,
    input uwire id_3,
    output logic id_4,
    output uwire id_5,
    input wire id_6,
    input tri1 id_7,
    input tri0 id_8,
    input tri0 id_9,
    output supply1 id_10
);
  assign id_4 = {1, -1'd0, id_1, id_9};
  module_0 modCall_1 (
      id_2,
      id_7,
      id_1,
      id_9,
      id_7,
      id_0,
      id_8,
      id_0,
      id_3
  );
  always id_4 = #1 -1;
endmodule
