{"vcs1":{"timestamp_begin":1680372293.425609388, "rt":0.99, "ut":0.21, "st":0.14}}
{"vcselab":{"timestamp_begin":1680372294.452484491, "rt":1.85, "ut":0.20, "st":0.09}}
{"link":{"timestamp_begin":1680372296.329715024, "rt":0.76, "ut":0.06, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680372293.139369466}
{"VCS_COMP_START_TIME": 1680372293.139369466}
{"VCS_COMP_END_TIME": 1680372298.796373771}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 339576}}
{"stitch_vcselab": {"peak_mem": 239092}}
