# 5_Stage_Pipeline_MIPS_Processor
This project designs a 5-stage pipelined microprocessor in Verilog, with stages: Instruction Fetch (IF), Decode (ID), Execution (EX), Memory Access (MEM), and Write Back (WB), enhancing throughput by processing multiple instructions simultaneously.
