// Seed: 2838571575
module module_0 (
    id_1,
    id_2
);
  inout tri id_2;
  input wire id_1;
  assign id_2 = -1;
  final $signed(40);
  ;
  assign id_2 = 1;
  always @(posedge id_2 or posedge -1) id_3();
  assign id_3 = -1;
endmodule
module module_1 (
    input wor id_0,
    input tri1 id_1,
    input tri id_2,
    input tri id_3,
    input supply1 id_4,
    output supply0 id_5
    , id_7
);
  wire id_8;
  module_0 modCall_1 (
      id_8,
      id_7
  );
  assign modCall_1.id_3 = 0;
  wire id_9;
  wire id_10;
endmodule
