# compile verilog/system verilog design source files
verilog xil_defaultlib "C:/Users/LOLNO/CPU_Project/CPU_Project.srcs/sources_1/new/params.v" --include "../../../../CPU_Project.srcs/sources_1/new" --include "D:/Xilinx/Vivado/2020.2/data/xilinx_vip/include" \
"../../../../CPU_Project.srcs/sources_1/new/program_memory.v" \
"../../../../CPU_Project.srcs/sources_1/new/alu.v" \
"../../../../CPU_Project.srcs/sources_1/new/alu_input_output_reg.v" \
"../../../../CPU_Project.srcs/sources_1/new/control_unit.v" \
"../../../../CPU_Project.srcs/sources_1/new/cu_ram.v" \
"../../../../CPU_Project.srcs/sources_1/new/general_registers.v" \
"../../../../CPU_Project.srcs/sources_1/new/multiplexer.v" \
"../../../../CPU_Project.ip_user_files/bd/full_testbench_bd/ip/full_testbench_bd_xlslice_0_0/sim/full_testbench_bd_xlslice_0_0.v" \
"../../../../CPU_Project.ip_user_files/bd/full_testbench_bd/ip/full_testbench_bd_xlslice_1_0/sim/full_testbench_bd_xlslice_1_0.v" \
"../../../../CPU_Project.ip_user_files/bd/full_testbench_bd/ip/full_testbench_bd_xlslice_0_1/sim/full_testbench_bd_xlslice_0_1.v" \
"../../../../CPU_Project.ip_user_files/bd/full_testbench_bd/ip/full_testbench_bd_xlslice_1_1/sim/full_testbench_bd_xlslice_1_1.v" \
"../../../../CPU_Project.ip_user_files/bd/full_testbench_bd/ip/full_testbench_bd_program_memory_0_0/sim/full_testbench_bd_program_memory_0_0.v" \
"../../../../CPU_Project.ip_user_files/bd/full_testbench_bd/ip/full_testbench_bd_alu_0_0/sim/full_testbench_bd_alu_0_0.v" \
"../../../../CPU_Project.ip_user_files/bd/full_testbench_bd/ip/full_testbench_bd_alu_op_A_0/sim/full_testbench_bd_alu_op_A_0.v" \
"../../../../CPU_Project.ip_user_files/bd/full_testbench_bd/ip/full_testbench_bd_alu_op_B_0/sim/full_testbench_bd_alu_op_B_0.v" \
"../../../../CPU_Project.ip_user_files/bd/full_testbench_bd/ip/full_testbench_bd_control_unit_0_0/sim/full_testbench_bd_control_unit_0_0.v" \
"../../../../CPU_Project.ip_user_files/bd/full_testbench_bd/ip/full_testbench_bd_cu_ram_0_0/sim/full_testbench_bd_cu_ram_0_0.v" \
"../../../../CPU_Project.ip_user_files/bd/full_testbench_bd/ip/full_testbench_bd_general_registers_0_0/sim/full_testbench_bd_general_registers_0_0.v" \
"../../../../CPU_Project.ip_user_files/bd/full_testbench_bd/ip/full_testbench_bd_multiplexer_0_0/sim/full_testbench_bd_multiplexer_0_0.v" \
"../../../../CPU_Project.ip_user_files/bd/full_testbench_bd/ip/full_testbench_bd_multiplexer_0_1/sim/full_testbench_bd_multiplexer_0_1.v" \
"../../../../CPU_Project.ip_user_files/bd/full_testbench_bd/sim/full_testbench_bd.v" \
"../../../../CPU_Project.srcs/Unit_Tests/new/full_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
