Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/clock_mgmt.qsys" --block-symbol-file --output-directory="/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/clock_mgmt" --family="MAX 10" --part=10M50DAF484C6GES
Progress: Loading Project_3/clock_mgmt.qsys
Progress: Reading input file
Progress: Adding altclkctrl_0 [altclkctrl 21.1]
Progress: Parameterizing module altclkctrl_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
: clock_mgmt.altclkctrl_0: Targeting device family: MAX 10.
: clock_mgmt.altclkctrl_0: Global clock network allows a clock signal to reach all parts of the chip with the same amount of skew. Input port 'clkselect' can be used to switch between four clock inputs.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/clock_mgmt.qsys" --synthesis=VHDL --output-directory="/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/clock_mgmt/synthesis" --family="MAX 10" --part=10M50DAF484C6GES
Progress: Loading Project_3/clock_mgmt.qsys
Progress: Reading input file
Progress: Adding altclkctrl_0 [altclkctrl 21.1]
Progress: Parameterizing module altclkctrl_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
: clock_mgmt.altclkctrl_0: Targeting device family: MAX 10.
: clock_mgmt.altclkctrl_0: Global clock network allows a clock signal to reach all parts of the chip with the same amount of skew. Input port 'clkselect' can be used to switch between four clock inputs.
Info: clock_mgmt: Generating clock_mgmt "clock_mgmt" for QUARTUS_SYNTH
Info: altclkctrl_0: Generating top-level entity clock_mgmt_altclkctrl_0.
Info: altclkctrl_0: "clock_mgmt" instantiated altclkctrl "altclkctrl_0"
Info: clock_mgmt: Done "clock_mgmt" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
