# Reading D:/Program_Files/intelFPGA/modelsim_ase/tcl/vsim/pref.tcl
# do cs_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/Program_Files/intelFPGA/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/program/FPGA/DigitalCircuit-ComputerSystem {D:/program/FPGA/DigitalCircuit-ComputerSystem/cpu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:07:47 on Dec 25,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/program/FPGA/DigitalCircuit-ComputerSystem" D:/program/FPGA/DigitalCircuit-ComputerSystem/cpu.v 
# -- Compiling module cpu
# 
# Top level modules:
# 	cpu
# End time: 19:07:47 on Dec 25,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/program/FPGA/DigitalCircuit-ComputerSystem {D:/program/FPGA/DigitalCircuit-ComputerSystem/mips_os.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:07:47 on Dec 25,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/program/FPGA/DigitalCircuit-ComputerSystem" D:/program/FPGA/DigitalCircuit-ComputerSystem/mips_os.v 
# -- Compiling module mips_os
# 
# Top level modules:
# 	mips_os
# End time: 19:07:47 on Dec 25,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/program/FPGA/DigitalCircuit-ComputerSystem {D:/program/FPGA/DigitalCircuit-ComputerSystem/memery.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:07:47 on Dec 25,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/program/FPGA/DigitalCircuit-ComputerSystem" D:/program/FPGA/DigitalCircuit-ComputerSystem/memery.v 
# -- Compiling module memery
# 
# Top level modules:
# 	memery
# End time: 19:07:47 on Dec 25,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/program/FPGA/DigitalCircuit-ComputerSystem {D:/program/FPGA/DigitalCircuit-ComputerSystem/clkgen.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:07:47 on Dec 25,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/program/FPGA/DigitalCircuit-ComputerSystem" D:/program/FPGA/DigitalCircuit-ComputerSystem/clkgen.v 
# -- Compiling module clkgen
# 
# Top level modules:
# 	clkgen
# End time: 19:07:47 on Dec 25,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/program/FPGA/DigitalCircuit-ComputerSystem {D:/program/FPGA/DigitalCircuit-ComputerSystem/vga_ctrl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:07:47 on Dec 25,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/program/FPGA/DigitalCircuit-ComputerSystem" D:/program/FPGA/DigitalCircuit-ComputerSystem/vga_ctrl.v 
# -- Compiling module vga_ctrl
# 
# Top level modules:
# 	vga_ctrl
# End time: 19:07:47 on Dec 25,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/program/FPGA/DigitalCircuit-ComputerSystem {D:/program/FPGA/DigitalCircuit-ComputerSystem/cs.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:07:47 on Dec 25,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/program/FPGA/DigitalCircuit-ComputerSystem" D:/program/FPGA/DigitalCircuit-ComputerSystem/cs.v 
# -- Compiling module cs
# 
# Top level modules:
# 	cs
# End time: 19:07:48 on Dec 25,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/program/FPGA/DigitalCircuit-ComputerSystem/simulation/modelsim {D:/program/FPGA/DigitalCircuit-ComputerSystem/simulation/modelsim/cs.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:07:48 on Dec 25,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/program/FPGA/DigitalCircuit-ComputerSystem/simulation/modelsim" D:/program/FPGA/DigitalCircuit-ComputerSystem/simulation/modelsim/cs.vt 
# -- Compiling module cs_vlg_tst
# 
# Top level modules:
# 	cs_vlg_tst
# End time: 19:07:48 on Dec 25,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  cs_vlg_tst
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" cs_vlg_tst 
# Start time: 19:07:48 on Dec 25,2019
# Loading work.cs_vlg_tst
# Loading work.cs
# Loading work.clkgen
# Loading work.mips_os
# Loading altera_mf_ver.altsyncram
# Loading work.cpu
# Loading work.memery
# Loading work.vga_ctrl
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) D:/program/FPGA/DigitalCircuit-ComputerSystem/cs.v(92): [PCDPC] - Port size (32) does not match connection size (33) for port 'pc'. The port definition is at: D:/program/FPGA/DigitalCircuit-ComputerSystem/cpu.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cs_vlg_tst/i1/cpu0 File: D:/program/FPGA/DigitalCircuit-ComputerSystem/cpu.v
# ** Warning: (vsim-3017) D:/program/FPGA/DigitalCircuit-ComputerSystem/cs.v(95): [TFMPC] - Too few port connections. Expected 10, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /cs_vlg_tst/i1/memery0 File: D:/program/FPGA/DigitalCircuit-ComputerSystem/memery.v
# ** Warning: (vsim-3015) D:/program/FPGA/DigitalCircuit-ComputerSystem/cs.v(95): [PCDPC] - Port size (14) does not match connection size (32) for port 'address_a'. The port definition is at: D:/program/FPGA/DigitalCircuit-ComputerSystem/memery.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /cs_vlg_tst/i1/memery0 File: D:/program/FPGA/DigitalCircuit-ComputerSystem/memery.v
# ** Warning: (vsim-3015) D:/program/FPGA/DigitalCircuit-ComputerSystem/cs.v(95): [PCDPC] - Port size (32) does not match connection size (8) for port 'q_b'. The port definition is at: D:/program/FPGA/DigitalCircuit-ComputerSystem/memery.v(49).
#    Time: 0 ps  Iteration: 0  Instance: /cs_vlg_tst/i1/memery0 File: D:/program/FPGA/DigitalCircuit-ComputerSystem/memery.v
# ** Warning: (vsim-3722) D:/program/FPGA/DigitalCircuit-ComputerSystem/cs.v(95): [TFMPC] - Missing connection for port 'data_b'.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Break key hit
# Simulation stop requested.
# End time: 19:10:10 on Dec 25,2019, Elapsed time: 0:02:22
# Errors: 0, Warnings: 5
