set NETLIST_CACHE(bit1a,cells) {{schematic dffposZ /home/dshadoa/Desktop/BPM/top_dont_implement/dffposZ.sue} {schematic andZ /home/dshadoa/Desktop/BPM/top_dont_implement/andZ.sue} {schematic inv /home/dshadoa/Desktop/BPM/top_dont_implement/inv.sue} {schematic mux21 /home/dshadoa/Desktop/BPM/top_dont_implement/mux21.sue} {schematic FA /home/dshadoa/Desktop/BPM/top_dont_implement/FA.sue}}
set netlist_props spice
set netlist_level 1000
set NETLIST_CACHE(bit1a,globals) {gnd vdd}
set NETLIST_EXPLICIT_GLOBALS {}
set NETLIST_CACHE(bit1a,version) MMI_SUE5.6.37
set NETLIST_CACHE(bit1a) {{.SUBCKT bit1a Cin Cout Init Out add_out clk en fa_in muxA_in muxB_in } {+ reg_in } {Xmux21 reg_in gnd net_2 Init net_3 mux21 } {XFA net_2 fa_in Cin Cout add_out FA } {Xinv Init net_3 inv } {Xmux21_1 muxA_in muxB_in net_1 Init net_3 mux21 } {XandZ clk en net_4 net_1 andZ } {XdffposZ net_4 net_1 net_1 Out dffposZ } {.ENDS	$ bit1a} {}}
set NETLIST_CACHE(bit1a,names) {{300 760 {0 XdffposZ}} {120 760 {0 net_1}} {90 250 {1 reg_in}} {-50 240 {1 gnd}} {290 330 {0 Xmux21}} {120 680 {0 net_4}} {200 610 {0 net_3}} {190 250 {0 reg_in}} {200 430 {0 fa_in}} {300 430 {0 XFA}} {200 710 {0 net_1}} {400 680 {0 Out}} {480 420 {1 add_out}} {100 550 {1 muxA_in}} {490 680 {1 Out}} {190 270 {0 gnd}} {390 250 {0 net_2}} {200 450 {0 Cin}} {300 630 {0 Xmux21_1}} {140 430 {1 fa_in}} {200 550 {0 muxA_in}} {-70 720 {1 en}} {100 570 {1 muxB_in}} {190 290 {0 Init}} {400 450 {0 Cout}} {400 550 {0 net_1}} {200 570 {0 muxB_in}} {200 670 {0 net_4}} {60 450 {1 Cin}} {200 590 {0 Init}} {200 690 {0 net_1}} {-40 720 {0 en}} {-70 680 {1 clk}} {400 420 {0 add_out}} {0 310 {0 Init}} {40 720 {0 XandZ}} {-50 290 {1 Init}} {480 450 {1 Cout}} {20 310 {0 Xinv}} {190 310 {0 net_3}} {-40 680 {0 clk}} {200 410 {0 net_2}} {120 310 {0 net_3}}}
set NETLIST_CACHE(bit1a,wires) {{150 410 200 410 net_2} {150 360 150 410 net_2} {140 430 200 430 fa_in} {-20 310 0 310 Init} {400 450 480 450 Cout} {60 450 200 450 Cin} {390 250 430 250 net_2} {90 250 190 250 reg_in} {-50 270 190 270 gnd} {-50 240 -50 270 gnd} {150 690 200 690 net_1} {400 680 490 680 Out} {400 550 430 550 net_1} {430 550 430 640 net_1} {-20 310 -20 590 Init} {430 250 430 360 net_2} {150 360 430 360 net_2} {-20 290 -20 310 Init} {-20 290 190 290 Init} {-50 290 -20 290 Init} {400 420 480 420 add_out} {100 570 200 570 muxB_in} {100 550 200 550 muxA_in} {150 640 150 690 net_1} {150 640 430 640 net_1} {200 690 200 710 net_1} {170 670 200 670 net_4} {180 710 200 710 net_1} {-70 680 -40 680 clk} {120 680 170 680 net_4} {170 670 170 680 net_4} {120 760 180 760 net_1} {180 710 180 760 net_1} {-70 720 -40 720 en} {-20 590 200 590 Init} {160 310 160 610 net_3} {160 610 200 610 net_3} {120 310 160 310 net_3} {160 310 190 310 net_3}}
