

================================================================
== Vitis HLS Report for 'myproject_axi'
================================================================
* Date:           Fri Jun 24 13:00:17 2022

* Version:        2020.1 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  7.00 ns|  4.885 ns|     1.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       21|       21|  0.147 us|  0.147 us|   22|   22|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------+----------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                   |                                        |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                      Instance                     |                 Module                 |   min   |   max   |    min    |    max    | min | max |   Type  |
        +---------------------------------------------------+----------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151  |myproject_axi_Pipeline_VITIS_LOOP_22_1  |       14|       14|  98.000 ns|  98.000 ns|   14|   14|       no|
        |out_local_V_myproject_fu_173                       |myproject                               |        0|        0|       0 ns|       0 ns|    1|    1|      yes|
        +---------------------------------------------------+----------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%in_local_V_loc = alloca i64 1"   --->   Operation 9 'alloca' 'in_local_V_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%in_local_V_1_loc = alloca i64 1"   --->   Operation 10 'alloca' 'in_local_V_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%in_local_V_2_loc = alloca i64 1"   --->   Operation 11 'alloca' 'in_local_V_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%in_local_V_3_loc = alloca i64 1"   --->   Operation 12 'alloca' 'in_local_V_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%in_local_V_4_loc = alloca i64 1"   --->   Operation 13 'alloca' 'in_local_V_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%in_local_V_5_loc = alloca i64 1"   --->   Operation 14 'alloca' 'in_local_V_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%in_local_V_6_loc = alloca i64 1"   --->   Operation 15 'alloca' 'in_local_V_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%in_local_V_7_loc = alloca i64 1"   --->   Operation 16 'alloca' 'in_local_V_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%in_local_V_8_loc = alloca i64 1"   --->   Operation 17 'alloca' 'in_local_V_8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%in_local_V_9_loc = alloca i64 1"   --->   Operation 18 'alloca' 'in_local_V_9_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 19 'wait' 'empty' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.78>
ST_2 : Operation 20 [2/2] (2.78ns)   --->   "%call_ln0 = call void @myproject_axi_Pipeline_VITIS_LOOP_22_1, i32 %in_r_V_data_V, i4 %in_r_V_keep_V, i4 %in_r_V_strb_V, i1 %in_r_V_last_V, i32 %in_local_V_9_loc, i32 %in_local_V_8_loc, i32 %in_local_V_7_loc, i32 %in_local_V_6_loc, i32 %in_local_V_5_loc, i32 %in_local_V_4_loc, i32 %in_local_V_3_loc, i32 %in_local_V_2_loc, i32 %in_local_V_1_loc, i32 %in_local_V_loc"   --->   Operation 20 'call' 'call_ln0' <Predicate = true> <Delay = 2.78> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 21 [1/2] (0.00ns)   --->   "%call_ln0 = call void @myproject_axi_Pipeline_VITIS_LOOP_22_1, i32 %in_r_V_data_V, i4 %in_r_V_keep_V, i4 %in_r_V_strb_V, i1 %in_r_V_last_V, i32 %in_local_V_9_loc, i32 %in_local_V_8_loc, i32 %in_local_V_7_loc, i32 %in_local_V_6_loc, i32 %in_local_V_5_loc, i32 %in_local_V_4_loc, i32 %in_local_V_3_loc, i32 %in_local_V_2_loc, i32 %in_local_V_1_loc, i32 %in_local_V_loc"   --->   Operation 21 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 4.71>
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "%in_local_V_9_loc_load = load i32 %in_local_V_9_loc"   --->   Operation 22 'load' 'in_local_V_9_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "%in_local_V_8_loc_load = load i32 %in_local_V_8_loc"   --->   Operation 23 'load' 'in_local_V_8_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%in_local_V_7_loc_load = load i32 %in_local_V_7_loc"   --->   Operation 24 'load' 'in_local_V_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%in_local_V_6_loc_load = load i32 %in_local_V_6_loc"   --->   Operation 25 'load' 'in_local_V_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%in_local_V_5_loc_load = load i32 %in_local_V_5_loc"   --->   Operation 26 'load' 'in_local_V_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%in_local_V_4_loc_load = load i32 %in_local_V_4_loc"   --->   Operation 27 'load' 'in_local_V_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%in_local_V_3_loc_load = load i32 %in_local_V_3_loc"   --->   Operation 28 'load' 'in_local_V_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%in_local_V_2_loc_load = load i32 %in_local_V_2_loc"   --->   Operation 29 'load' 'in_local_V_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%in_local_V_1_loc_load = load i32 %in_local_V_1_loc"   --->   Operation 30 'load' 'in_local_V_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%in_local_V_loc_load = load i32 %in_local_V_loc"   --->   Operation 31 'load' 'in_local_V_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%empty_19 = wait i32 @_ssdm_op_Wait"   --->   Operation 32 'wait' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (4.71ns)   --->   "%out_local_V = call i32 @myproject, i32 %in_local_V_8_loc_load, i32 %in_local_V_7_loc_load, i32 %in_local_V_6_loc_load, i32 %in_local_V_5_loc_load, i32 %in_local_V_4_loc_load, i32 %in_local_V_3_loc_load, i32 %in_local_V_2_loc_load, i32 %in_local_V_1_loc_load, i32 %in_local_V_loc_load, i32 %in_local_V_9_loc_load" [firmware/myproject_axi.cpp:30]   --->   Operation 33 'call' 'out_local_V' <Predicate = true> <Delay = 4.71> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%s = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %out_local_V, i32 31" [firmware/myproject_axi.cpp:30]   --->   Operation 34 'bitselect' 's' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.20>
ST_5 : Operation 35 [1/1] (1.20ns)   --->   "%sub_i_i = sub i32 0, i32 %out_local_V" [firmware/myproject_axi.cpp:30]   --->   Operation 35 'sub' 'sub_i_i' <Predicate = (s)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.71>
ST_6 : Operation 36 [1/1] (1.11ns)   --->   "%tobool_i_i = icmp_eq  i32 %out_local_V, i32 0" [firmware/myproject_axi.cpp:30]   --->   Operation 36 'icmp' 'tobool_i_i' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 37 [1/1] (0.52ns)   --->   "%tmp_V = select i1 %s, i32 %sub_i_i, i32 %out_local_V"   --->   Operation 37 'select' 'tmp_V' <Predicate = true> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 38 [1/1] (0.00ns)   --->   "%p_Result_3 = partselect i32 @llvm.part.select.i32, i32 %tmp_V, i32 31, i32 0"   --->   Operation 38 'partselect' 'p_Result_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 39 [1/1] (0.00ns)   --->   "%l = cttz i32 @llvm.cttz.i32, i32 %p_Result_3, i1 1"   --->   Operation 39 'cttz' 'l' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 40 [1/1] (1.20ns)   --->   "%sub_ln997 = sub i32 32, i32 %l"   --->   Operation 40 'sub' 'sub_ln997' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 41 [1/1] (1.20ns)   --->   "%lsb_index = add i32 %sub_ln997, i32 4294967272"   --->   Operation 41 'add' 'lsb_index' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "%tmp = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index, i32 1, i32 31"   --->   Operation 42 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 43 [1/1] (1.09ns)   --->   "%icmp_ln999 = icmp_sgt  i31 %tmp, i31 0"   --->   Operation 43 'icmp' 'icmp_ln999' <Predicate = true> <Delay = 1.09> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln1000 = trunc i32 %sub_ln997"   --->   Operation 44 'trunc' 'trunc_ln1000' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 45 [1/1] (0.88ns)   --->   "%sub_ln1000 = sub i6 57, i6 %trunc_ln1000"   --->   Operation 45 'sub' 'sub_ln1000' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1002)   --->   "%zext_ln1000 = zext i6 %sub_ln1000"   --->   Operation 46 'zext' 'zext_ln1000' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1002)   --->   "%lshr_ln1000 = lshr i32 4294967295, i32 %zext_ln1000"   --->   Operation 47 'lshr' 'lshr_ln1000' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1002)   --->   "%shl_ln1002 = shl i32 1, i32 %lsb_index"   --->   Operation 48 'shl' 'shl_ln1002' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1002)   --->   "%or_ln1002_1 = or i32 %lshr_ln1000, i32 %shl_ln1002"   --->   Operation 49 'or' 'or_ln1002_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1002)   --->   "%and_ln1002 = and i32 %tmp_V, i32 %or_ln1002_1"   --->   Operation 50 'and' 'and_ln1002' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 51 [1/1] (1.45ns) (out node of the LUT)   --->   "%icmp_ln1002 = icmp_ne  i32 %and_ln1002, i32 0"   --->   Operation 51 'icmp' 'icmp_ln1002' <Predicate = true> <Delay = 1.45> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node select_ln1011)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index, i32 31"   --->   Operation 52 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node select_ln1011)   --->   "%xor_ln1002 = xor i1 %tmp_3, i1 1"   --->   Operation 53 'xor' 'xor_ln1002' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%p_Result_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %tmp_V, i32 %lsb_index"   --->   Operation 54 'bitselect' 'p_Result_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (1.11ns)   --->   "%icmp_ln1011 = icmp_sgt  i32 %lsb_index, i32 0"   --->   Operation 55 'icmp' 'icmp_ln1011' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node select_ln1011)   --->   "%and_ln1002_1 = and i1 %p_Result_4, i1 %xor_ln1002"   --->   Operation 56 'and' 'and_ln1002_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node select_ln1011)   --->   "%select_ln999 = select i1 %icmp_ln999, i1 %icmp_ln1002, i1 %p_Result_4"   --->   Operation 57 'select' 'select_ln999' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 58 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln1011 = select i1 %icmp_ln1011, i1 %select_ln999, i1 %and_ln1002_1"   --->   Operation 58 'select' 'select_ln1011' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln996 = trunc i32 %l"   --->   Operation 59 'trunc' 'trunc_ln996' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 4.86>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln1010 = zext i32 %tmp_V"   --->   Operation 60 'zext' 'zext_ln1010' <Predicate = (!tobool_i_i)> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (1.20ns)   --->   "%sub_ln1012 = sub i32 25, i32 %sub_ln997"   --->   Operation 61 'sub' 'sub_ln1012' <Predicate = (!icmp_ln1011 & !tobool_i_i)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln1012 = zext i32 %sub_ln1012"   --->   Operation 62 'zext' 'zext_ln1012' <Predicate = (!icmp_ln1011 & !tobool_i_i)> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%shl_ln1012 = shl i64 %zext_ln1010, i64 %zext_ln1012"   --->   Operation 63 'shl' 'shl_ln1012' <Predicate = (!icmp_ln1011 & !tobool_i_i)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 64 [1/1] (1.20ns)   --->   "%add_ln1011 = add i32 %sub_ln997, i32 4294967271"   --->   Operation 64 'add' 'add_ln1011' <Predicate = (icmp_ln1011 & !tobool_i_i)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln1011 = zext i32 %add_ln1011"   --->   Operation 65 'zext' 'zext_ln1011' <Predicate = (icmp_ln1011 & !tobool_i_i)> <Delay = 0.00>
ST_7 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%lshr_ln1011 = lshr i64 %zext_ln1010, i64 %zext_ln1011"   --->   Operation 66 'lshr' 'lshr_ln1011' <Predicate = (icmp_ln1011 & !tobool_i_i)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%m = select i1 %icmp_ln1011, i64 %lshr_ln1011, i64 %shl_ln1012"   --->   Operation 67 'select' 'm' <Predicate = (!tobool_i_i)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln1014 = zext i1 %select_ln1011"   --->   Operation 68 'zext' 'zext_ln1014' <Predicate = (!tobool_i_i)> <Delay = 0.00>
ST_7 : Operation 69 [1/1] (1.47ns) (out node of the LUT)   --->   "%m_2 = add i64 %m, i64 %zext_ln1014"   --->   Operation 69 'add' 'm_2' <Predicate = (!tobool_i_i)> <Delay = 1.47> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%m_5 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_2, i32 1, i32 63"   --->   Operation 70 'partselect' 'm_5' <Predicate = (!tobool_i_i)> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln1015 = zext i63 %m_5"   --->   Operation 71 'zext' 'zext_ln1015' <Predicate = (!tobool_i_i)> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_2, i32 25"   --->   Operation 72 'bitselect' 'p_Result_s' <Predicate = (!tobool_i_i)> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (0.44ns)   --->   "%select_ln996 = select i1 %p_Result_s, i8 127, i8 126"   --->   Operation 73 'select' 'select_ln996' <Predicate = (!tobool_i_i)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 74 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1017 = sub i8 16, i8 %trunc_ln996"   --->   Operation 74 'sub' 'sub_ln1017' <Predicate = (!tobool_i_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 75 [1/1] (1.22ns) (root node of TernaryAdder)   --->   "%add_ln1017 = add i8 %sub_ln1017, i8 %select_ln996"   --->   Operation 75 'add' 'add_ln1017' <Predicate = (!tobool_i_i)> <Delay = 1.22> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %s, i8 %add_ln1017"   --->   Operation 76 'bitconcatenate' 'tmp_1' <Predicate = (!tobool_i_i)> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%p_Result_5 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln1015, i9 %tmp_1, i32 23, i32 31"   --->   Operation 77 'partset' 'p_Result_5' <Predicate = (!tobool_i_i)> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%LD = trunc i64 %p_Result_5"   --->   Operation 78 'trunc' 'LD' <Predicate = (!tobool_i_i)> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (0.52ns)   --->   "%select_ln304 = select i1 %tobool_i_i, i32 0, i32 %LD"   --->   Operation 79 'select' 'select_ln304' <Predicate = true> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 80 [2/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %out_r_V_data_V, i4 %out_r_V_keep_V, i4 %out_r_V_strb_V, i1 %out_r_V_last_V, i32 %select_ln304, i4 15, i4 15, i1 1"   --->   Operation 80 'write' 'write_ln304' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2"   --->   Operation 81 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 82 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_r_V_data_V, i4 %in_r_V_keep_V, i4 %in_r_V_strb_V, i1 %in_r_V_last_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 83 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %in_r_V_data_V"   --->   Operation 84 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %in_r_V_keep_V"   --->   Operation 85 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %in_r_V_strb_V"   --->   Operation 86 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %in_r_V_last_V"   --->   Operation 87 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_r_V_data_V, i4 %out_r_V_keep_V, i4 %out_r_V_strb_V, i1 %out_r_V_last_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 88 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %out_r_V_data_V"   --->   Operation 89 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %out_r_V_keep_V"   --->   Operation 90 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %out_r_V_strb_V"   --->   Operation 91 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %out_r_V_last_V"   --->   Operation 92 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 93 [1/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %out_r_V_data_V, i4 %out_r_V_keep_V, i4 %out_r_V_strb_V, i1 %out_r_V_last_V, i32 %select_ln304, i4 15, i4 15, i1 1"   --->   Operation 93 'write' 'write_ln304' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%ret_ln46 = ret" [firmware/myproject_axi.cpp:46]   --->   Operation 94 'ret' 'ret_ln46' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ in_r_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_r_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_r_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_r_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_r_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_r_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_r_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_r_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
in_local_V_loc        (alloca        ) [ 001110000]
in_local_V_1_loc      (alloca        ) [ 001110000]
in_local_V_2_loc      (alloca        ) [ 001110000]
in_local_V_3_loc      (alloca        ) [ 001110000]
in_local_V_4_loc      (alloca        ) [ 001110000]
in_local_V_5_loc      (alloca        ) [ 001110000]
in_local_V_6_loc      (alloca        ) [ 001110000]
in_local_V_7_loc      (alloca        ) [ 001110000]
in_local_V_8_loc      (alloca        ) [ 001110000]
in_local_V_9_loc      (alloca        ) [ 001110000]
empty                 (wait          ) [ 000000000]
call_ln0              (call          ) [ 000000000]
in_local_V_9_loc_load (load          ) [ 000000000]
in_local_V_8_loc_load (load          ) [ 000000000]
in_local_V_7_loc_load (load          ) [ 000000000]
in_local_V_6_loc_load (load          ) [ 000000000]
in_local_V_5_loc_load (load          ) [ 000000000]
in_local_V_4_loc_load (load          ) [ 000000000]
in_local_V_3_loc_load (load          ) [ 000000000]
in_local_V_2_loc_load (load          ) [ 000000000]
in_local_V_1_loc_load (load          ) [ 000000000]
in_local_V_loc_load   (load          ) [ 000000000]
empty_19              (wait          ) [ 000000000]
out_local_V           (call          ) [ 000001100]
s                     (bitselect     ) [ 000001110]
sub_i_i               (sub           ) [ 000000100]
tobool_i_i            (icmp          ) [ 000000010]
tmp_V                 (select        ) [ 000000010]
p_Result_3            (partselect    ) [ 000000000]
l                     (cttz          ) [ 000000000]
sub_ln997             (sub           ) [ 000000010]
lsb_index             (add           ) [ 000000000]
tmp                   (partselect    ) [ 000000000]
icmp_ln999            (icmp          ) [ 000000000]
trunc_ln1000          (trunc         ) [ 000000000]
sub_ln1000            (sub           ) [ 000000000]
zext_ln1000           (zext          ) [ 000000000]
lshr_ln1000           (lshr          ) [ 000000000]
shl_ln1002            (shl           ) [ 000000000]
or_ln1002_1           (or            ) [ 000000000]
and_ln1002            (and           ) [ 000000000]
icmp_ln1002           (icmp          ) [ 000000000]
tmp_3                 (bitselect     ) [ 000000000]
xor_ln1002            (xor           ) [ 000000000]
p_Result_4            (bitselect     ) [ 000000000]
icmp_ln1011           (icmp          ) [ 000000010]
and_ln1002_1          (and           ) [ 000000000]
select_ln999          (select        ) [ 000000000]
select_ln1011         (select        ) [ 000000010]
trunc_ln996           (trunc         ) [ 000000010]
zext_ln1010           (zext          ) [ 000000000]
sub_ln1012            (sub           ) [ 000000000]
zext_ln1012           (zext          ) [ 000000000]
shl_ln1012            (shl           ) [ 000000000]
add_ln1011            (add           ) [ 000000000]
zext_ln1011           (zext          ) [ 000000000]
lshr_ln1011           (lshr          ) [ 000000000]
m                     (select        ) [ 000000000]
zext_ln1014           (zext          ) [ 000000000]
m_2                   (add           ) [ 000000000]
m_5                   (partselect    ) [ 000000000]
zext_ln1015           (zext          ) [ 000000000]
p_Result_s            (bitselect     ) [ 000000000]
select_ln996          (select        ) [ 000000000]
sub_ln1017            (sub           ) [ 000000000]
add_ln1017            (add           ) [ 000000000]
tmp_1                 (bitconcatenate) [ 000000000]
p_Result_5            (partset       ) [ 000000000]
LD                    (trunc         ) [ 000000000]
select_ln304          (select        ) [ 000000001]
spectopmodule_ln0     (spectopmodule ) [ 000000000]
specinterface_ln0     (specinterface ) [ 000000000]
specinterface_ln0     (specinterface ) [ 000000000]
specbitsmap_ln0       (specbitsmap   ) [ 000000000]
specbitsmap_ln0       (specbitsmap   ) [ 000000000]
specbitsmap_ln0       (specbitsmap   ) [ 000000000]
specbitsmap_ln0       (specbitsmap   ) [ 000000000]
specinterface_ln0     (specinterface ) [ 000000000]
specbitsmap_ln0       (specbitsmap   ) [ 000000000]
specbitsmap_ln0       (specbitsmap   ) [ 000000000]
specbitsmap_ln0       (specbitsmap   ) [ 000000000]
specbitsmap_ln0       (specbitsmap   ) [ 000000000]
write_ln304           (write         ) [ 000000000]
ret_ln46              (ret           ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_r_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_r_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_r_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in_r_V_last_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="out_r_V_data_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="out_r_V_keep_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="out_r_V_strb_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="out_r_V_last_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="myproject_axi_Pipeline_VITIS_LOOP_22_1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="myproject"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.cttz.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i1.i8"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i64.i64.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="92" class="1004" name="in_local_V_loc_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="in_local_V_loc/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="in_local_V_1_loc_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="in_local_V_1_loc/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="in_local_V_2_loc_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="in_local_V_2_loc/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="in_local_V_3_loc_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="in_local_V_3_loc/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="in_local_V_4_loc_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="in_local_V_4_loc/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="in_local_V_5_loc_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="in_local_V_5_loc/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="in_local_V_6_loc_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="in_local_V_6_loc/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="in_local_V_7_loc_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="in_local_V_7_loc/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="in_local_V_8_loc_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="in_local_V_8_loc/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="in_local_V_9_loc_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="in_local_V_9_loc/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_write_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="0" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="0" index="2" bw="4" slack="0"/>
<pin id="136" dir="0" index="3" bw="4" slack="0"/>
<pin id="137" dir="0" index="4" bw="1" slack="0"/>
<pin id="138" dir="0" index="5" bw="32" slack="0"/>
<pin id="139" dir="0" index="6" bw="1" slack="0"/>
<pin id="140" dir="0" index="7" bw="1" slack="0"/>
<pin id="141" dir="0" index="8" bw="1" slack="0"/>
<pin id="142" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln304/7 "/>
</bind>
</comp>

<comp id="151" class="1004" name="grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="0" slack="0"/>
<pin id="153" dir="0" index="1" bw="32" slack="0"/>
<pin id="154" dir="0" index="2" bw="4" slack="0"/>
<pin id="155" dir="0" index="3" bw="4" slack="0"/>
<pin id="156" dir="0" index="4" bw="1" slack="0"/>
<pin id="157" dir="0" index="5" bw="32" slack="1"/>
<pin id="158" dir="0" index="6" bw="32" slack="1"/>
<pin id="159" dir="0" index="7" bw="32" slack="1"/>
<pin id="160" dir="0" index="8" bw="32" slack="1"/>
<pin id="161" dir="0" index="9" bw="32" slack="1"/>
<pin id="162" dir="0" index="10" bw="32" slack="1"/>
<pin id="163" dir="0" index="11" bw="32" slack="1"/>
<pin id="164" dir="0" index="12" bw="32" slack="1"/>
<pin id="165" dir="0" index="13" bw="32" slack="1"/>
<pin id="166" dir="0" index="14" bw="32" slack="1"/>
<pin id="167" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="out_local_V_myproject_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="0"/>
<pin id="175" dir="0" index="1" bw="32" slack="0"/>
<pin id="176" dir="0" index="2" bw="32" slack="0"/>
<pin id="177" dir="0" index="3" bw="32" slack="0"/>
<pin id="178" dir="0" index="4" bw="32" slack="0"/>
<pin id="179" dir="0" index="5" bw="32" slack="0"/>
<pin id="180" dir="0" index="6" bw="32" slack="0"/>
<pin id="181" dir="0" index="7" bw="32" slack="0"/>
<pin id="182" dir="0" index="8" bw="32" slack="0"/>
<pin id="183" dir="0" index="9" bw="32" slack="0"/>
<pin id="184" dir="0" index="10" bw="32" slack="0"/>
<pin id="185" dir="1" index="11" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="out_local_V/4 "/>
</bind>
</comp>

<comp id="187" class="1004" name="in_local_V_9_loc_load_load_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="3"/>
<pin id="189" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_local_V_9_loc_load/4 "/>
</bind>
</comp>

<comp id="191" class="1004" name="in_local_V_8_loc_load_load_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="3"/>
<pin id="193" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_local_V_8_loc_load/4 "/>
</bind>
</comp>

<comp id="195" class="1004" name="in_local_V_7_loc_load_load_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="3"/>
<pin id="197" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_local_V_7_loc_load/4 "/>
</bind>
</comp>

<comp id="199" class="1004" name="in_local_V_6_loc_load_load_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="3"/>
<pin id="201" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_local_V_6_loc_load/4 "/>
</bind>
</comp>

<comp id="203" class="1004" name="in_local_V_5_loc_load_load_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="3"/>
<pin id="205" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_local_V_5_loc_load/4 "/>
</bind>
</comp>

<comp id="207" class="1004" name="in_local_V_4_loc_load_load_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="3"/>
<pin id="209" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_local_V_4_loc_load/4 "/>
</bind>
</comp>

<comp id="211" class="1004" name="in_local_V_3_loc_load_load_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="3"/>
<pin id="213" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_local_V_3_loc_load/4 "/>
</bind>
</comp>

<comp id="215" class="1004" name="in_local_V_2_loc_load_load_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="3"/>
<pin id="217" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_local_V_2_loc_load/4 "/>
</bind>
</comp>

<comp id="219" class="1004" name="in_local_V_1_loc_load_load_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="3"/>
<pin id="221" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_local_V_1_loc_load/4 "/>
</bind>
</comp>

<comp id="223" class="1004" name="in_local_V_loc_load_load_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="3"/>
<pin id="225" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_local_V_loc_load/4 "/>
</bind>
</comp>

<comp id="227" class="1004" name="s_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="0"/>
<pin id="229" dir="0" index="1" bw="32" slack="0"/>
<pin id="230" dir="0" index="2" bw="6" slack="0"/>
<pin id="231" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="s/4 "/>
</bind>
</comp>

<comp id="235" class="1004" name="sub_i_i_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="1" slack="0"/>
<pin id="237" dir="0" index="1" bw="32" slack="1"/>
<pin id="238" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_i_i/5 "/>
</bind>
</comp>

<comp id="240" class="1004" name="tobool_i_i_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="2"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tobool_i_i/6 "/>
</bind>
</comp>

<comp id="245" class="1004" name="tmp_V_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="1" slack="2"/>
<pin id="247" dir="0" index="1" bw="32" slack="1"/>
<pin id="248" dir="0" index="2" bw="32" slack="2"/>
<pin id="249" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_V/6 "/>
</bind>
</comp>

<comp id="250" class="1004" name="p_Result_3_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="0"/>
<pin id="252" dir="0" index="1" bw="32" slack="0"/>
<pin id="253" dir="0" index="2" bw="6" slack="0"/>
<pin id="254" dir="0" index="3" bw="1" slack="0"/>
<pin id="255" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_3/6 "/>
</bind>
</comp>

<comp id="260" class="1004" name="l_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="0"/>
<pin id="262" dir="0" index="1" bw="32" slack="0"/>
<pin id="263" dir="0" index="2" bw="1" slack="0"/>
<pin id="264" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="l/6 "/>
</bind>
</comp>

<comp id="268" class="1004" name="sub_ln997_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="7" slack="0"/>
<pin id="270" dir="0" index="1" bw="32" slack="0"/>
<pin id="271" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln997/6 "/>
</bind>
</comp>

<comp id="274" class="1004" name="lsb_index_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="0"/>
<pin id="276" dir="0" index="1" bw="6" slack="0"/>
<pin id="277" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="lsb_index/6 "/>
</bind>
</comp>

<comp id="280" class="1004" name="tmp_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="31" slack="0"/>
<pin id="282" dir="0" index="1" bw="32" slack="0"/>
<pin id="283" dir="0" index="2" bw="1" slack="0"/>
<pin id="284" dir="0" index="3" bw="6" slack="0"/>
<pin id="285" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/6 "/>
</bind>
</comp>

<comp id="290" class="1004" name="icmp_ln999_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="31" slack="0"/>
<pin id="292" dir="0" index="1" bw="1" slack="0"/>
<pin id="293" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln999/6 "/>
</bind>
</comp>

<comp id="296" class="1004" name="trunc_ln1000_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="0"/>
<pin id="298" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1000/6 "/>
</bind>
</comp>

<comp id="300" class="1004" name="sub_ln1000_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="4" slack="0"/>
<pin id="302" dir="0" index="1" bw="6" slack="0"/>
<pin id="303" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1000/6 "/>
</bind>
</comp>

<comp id="306" class="1004" name="zext_ln1000_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="6" slack="0"/>
<pin id="308" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1000/6 "/>
</bind>
</comp>

<comp id="310" class="1004" name="lshr_ln1000_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="0"/>
<pin id="312" dir="0" index="1" bw="6" slack="0"/>
<pin id="313" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln1000/6 "/>
</bind>
</comp>

<comp id="316" class="1004" name="shl_ln1002_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="0"/>
<pin id="318" dir="0" index="1" bw="32" slack="0"/>
<pin id="319" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln1002/6 "/>
</bind>
</comp>

<comp id="322" class="1004" name="or_ln1002_1_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="0"/>
<pin id="324" dir="0" index="1" bw="32" slack="0"/>
<pin id="325" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1002_1/6 "/>
</bind>
</comp>

<comp id="328" class="1004" name="and_ln1002_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="0"/>
<pin id="330" dir="0" index="1" bw="32" slack="0"/>
<pin id="331" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1002/6 "/>
</bind>
</comp>

<comp id="334" class="1004" name="icmp_ln1002_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="32" slack="0"/>
<pin id="336" dir="0" index="1" bw="1" slack="0"/>
<pin id="337" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1002/6 "/>
</bind>
</comp>

<comp id="340" class="1004" name="tmp_3_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="1" slack="0"/>
<pin id="342" dir="0" index="1" bw="32" slack="0"/>
<pin id="343" dir="0" index="2" bw="6" slack="0"/>
<pin id="344" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/6 "/>
</bind>
</comp>

<comp id="348" class="1004" name="xor_ln1002_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="0"/>
<pin id="350" dir="0" index="1" bw="1" slack="0"/>
<pin id="351" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1002/6 "/>
</bind>
</comp>

<comp id="354" class="1004" name="p_Result_4_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="0"/>
<pin id="356" dir="0" index="1" bw="32" slack="0"/>
<pin id="357" dir="0" index="2" bw="32" slack="0"/>
<pin id="358" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_4/6 "/>
</bind>
</comp>

<comp id="362" class="1004" name="icmp_ln1011_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="32" slack="0"/>
<pin id="364" dir="0" index="1" bw="1" slack="0"/>
<pin id="365" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1011/6 "/>
</bind>
</comp>

<comp id="368" class="1004" name="and_ln1002_1_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="1" slack="0"/>
<pin id="370" dir="0" index="1" bw="1" slack="0"/>
<pin id="371" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1002_1/6 "/>
</bind>
</comp>

<comp id="374" class="1004" name="select_ln999_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="0"/>
<pin id="376" dir="0" index="1" bw="1" slack="0"/>
<pin id="377" dir="0" index="2" bw="1" slack="0"/>
<pin id="378" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln999/6 "/>
</bind>
</comp>

<comp id="382" class="1004" name="select_ln1011_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="1" slack="0"/>
<pin id="384" dir="0" index="1" bw="1" slack="0"/>
<pin id="385" dir="0" index="2" bw="1" slack="0"/>
<pin id="386" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1011/6 "/>
</bind>
</comp>

<comp id="390" class="1004" name="trunc_ln996_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="32" slack="0"/>
<pin id="392" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln996/6 "/>
</bind>
</comp>

<comp id="394" class="1004" name="zext_ln1010_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="32" slack="1"/>
<pin id="396" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1010/7 "/>
</bind>
</comp>

<comp id="397" class="1004" name="sub_ln1012_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="6" slack="0"/>
<pin id="399" dir="0" index="1" bw="32" slack="1"/>
<pin id="400" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1012/7 "/>
</bind>
</comp>

<comp id="402" class="1004" name="zext_ln1012_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="32" slack="0"/>
<pin id="404" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1012/7 "/>
</bind>
</comp>

<comp id="406" class="1004" name="shl_ln1012_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="32" slack="0"/>
<pin id="408" dir="0" index="1" bw="32" slack="0"/>
<pin id="409" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln1012/7 "/>
</bind>
</comp>

<comp id="412" class="1004" name="add_ln1011_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="32" slack="1"/>
<pin id="414" dir="0" index="1" bw="6" slack="0"/>
<pin id="415" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1011/7 "/>
</bind>
</comp>

<comp id="417" class="1004" name="zext_ln1011_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="32" slack="0"/>
<pin id="419" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1011/7 "/>
</bind>
</comp>

<comp id="421" class="1004" name="lshr_ln1011_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="32" slack="0"/>
<pin id="423" dir="0" index="1" bw="32" slack="0"/>
<pin id="424" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln1011/7 "/>
</bind>
</comp>

<comp id="427" class="1004" name="m_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="1" slack="1"/>
<pin id="429" dir="0" index="1" bw="64" slack="0"/>
<pin id="430" dir="0" index="2" bw="64" slack="0"/>
<pin id="431" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m/7 "/>
</bind>
</comp>

<comp id="434" class="1004" name="zext_ln1014_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="1" slack="1"/>
<pin id="436" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1014/7 "/>
</bind>
</comp>

<comp id="437" class="1004" name="m_2_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="64" slack="0"/>
<pin id="439" dir="0" index="1" bw="1" slack="0"/>
<pin id="440" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_2/7 "/>
</bind>
</comp>

<comp id="443" class="1004" name="m_5_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="63" slack="0"/>
<pin id="445" dir="0" index="1" bw="64" slack="0"/>
<pin id="446" dir="0" index="2" bw="1" slack="0"/>
<pin id="447" dir="0" index="3" bw="7" slack="0"/>
<pin id="448" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_5/7 "/>
</bind>
</comp>

<comp id="453" class="1004" name="zext_ln1015_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="63" slack="0"/>
<pin id="455" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1015/7 "/>
</bind>
</comp>

<comp id="457" class="1004" name="p_Result_s_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="1" slack="0"/>
<pin id="459" dir="0" index="1" bw="64" slack="0"/>
<pin id="460" dir="0" index="2" bw="6" slack="0"/>
<pin id="461" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/7 "/>
</bind>
</comp>

<comp id="465" class="1004" name="select_ln996_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="1" slack="0"/>
<pin id="467" dir="0" index="1" bw="8" slack="0"/>
<pin id="468" dir="0" index="2" bw="8" slack="0"/>
<pin id="469" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln996/7 "/>
</bind>
</comp>

<comp id="473" class="1004" name="sub_ln1017_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="6" slack="0"/>
<pin id="475" dir="0" index="1" bw="8" slack="1"/>
<pin id="476" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1017/7 "/>
</bind>
</comp>

<comp id="478" class="1004" name="add_ln1017_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="8" slack="0"/>
<pin id="480" dir="0" index="1" bw="8" slack="0"/>
<pin id="481" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1017/7 "/>
</bind>
</comp>

<comp id="484" class="1004" name="tmp_1_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="9" slack="0"/>
<pin id="486" dir="0" index="1" bw="1" slack="3"/>
<pin id="487" dir="0" index="2" bw="8" slack="0"/>
<pin id="488" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/7 "/>
</bind>
</comp>

<comp id="491" class="1004" name="p_Result_5_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="64" slack="0"/>
<pin id="493" dir="0" index="1" bw="63" slack="0"/>
<pin id="494" dir="0" index="2" bw="9" slack="0"/>
<pin id="495" dir="0" index="3" bw="6" slack="0"/>
<pin id="496" dir="0" index="4" bw="6" slack="0"/>
<pin id="497" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_5/7 "/>
</bind>
</comp>

<comp id="503" class="1004" name="LD_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="64" slack="0"/>
<pin id="505" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="LD/7 "/>
</bind>
</comp>

<comp id="507" class="1004" name="select_ln304_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="1" slack="1"/>
<pin id="509" dir="0" index="1" bw="1" slack="0"/>
<pin id="510" dir="0" index="2" bw="32" slack="0"/>
<pin id="511" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln304/7 "/>
</bind>
</comp>

<comp id="515" class="1005" name="in_local_V_loc_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="32" slack="1"/>
<pin id="517" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_local_V_loc "/>
</bind>
</comp>

<comp id="521" class="1005" name="in_local_V_1_loc_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="32" slack="1"/>
<pin id="523" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_local_V_1_loc "/>
</bind>
</comp>

<comp id="527" class="1005" name="in_local_V_2_loc_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="32" slack="1"/>
<pin id="529" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_local_V_2_loc "/>
</bind>
</comp>

<comp id="533" class="1005" name="in_local_V_3_loc_reg_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="32" slack="1"/>
<pin id="535" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_local_V_3_loc "/>
</bind>
</comp>

<comp id="539" class="1005" name="in_local_V_4_loc_reg_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="32" slack="1"/>
<pin id="541" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_local_V_4_loc "/>
</bind>
</comp>

<comp id="545" class="1005" name="in_local_V_5_loc_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="32" slack="1"/>
<pin id="547" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_local_V_5_loc "/>
</bind>
</comp>

<comp id="551" class="1005" name="in_local_V_6_loc_reg_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="32" slack="1"/>
<pin id="553" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_local_V_6_loc "/>
</bind>
</comp>

<comp id="557" class="1005" name="in_local_V_7_loc_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="32" slack="1"/>
<pin id="559" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_local_V_7_loc "/>
</bind>
</comp>

<comp id="563" class="1005" name="in_local_V_8_loc_reg_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="32" slack="1"/>
<pin id="565" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_local_V_8_loc "/>
</bind>
</comp>

<comp id="569" class="1005" name="in_local_V_9_loc_reg_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="32" slack="1"/>
<pin id="571" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_local_V_9_loc "/>
</bind>
</comp>

<comp id="575" class="1005" name="out_local_V_reg_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="32" slack="1"/>
<pin id="577" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="out_local_V "/>
</bind>
</comp>

<comp id="582" class="1005" name="s_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="1" slack="1"/>
<pin id="584" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="s "/>
</bind>
</comp>

<comp id="588" class="1005" name="sub_i_i_reg_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="32" slack="1"/>
<pin id="590" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_i_i "/>
</bind>
</comp>

<comp id="593" class="1005" name="tobool_i_i_reg_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="1" slack="1"/>
<pin id="595" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tobool_i_i "/>
</bind>
</comp>

<comp id="598" class="1005" name="tmp_V_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="32" slack="1"/>
<pin id="600" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

<comp id="603" class="1005" name="sub_ln997_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="32" slack="1"/>
<pin id="605" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln997 "/>
</bind>
</comp>

<comp id="609" class="1005" name="icmp_ln1011_reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="1" slack="1"/>
<pin id="611" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1011 "/>
</bind>
</comp>

<comp id="614" class="1005" name="select_ln1011_reg_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="1" slack="1"/>
<pin id="616" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1011 "/>
</bind>
</comp>

<comp id="619" class="1005" name="trunc_ln996_reg_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="8" slack="1"/>
<pin id="621" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln996 "/>
</bind>
</comp>

<comp id="624" class="1005" name="select_ln304_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="32" slack="1"/>
<pin id="626" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln304 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="95"><net_src comp="16" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="16" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="16" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="16" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="16" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="16" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="16" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="16" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="16" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="16" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="143"><net_src comp="72" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="144"><net_src comp="8" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="145"><net_src comp="10" pin="0"/><net_sink comp="132" pin=2"/></net>

<net id="146"><net_src comp="12" pin="0"/><net_sink comp="132" pin=3"/></net>

<net id="147"><net_src comp="14" pin="0"/><net_sink comp="132" pin=4"/></net>

<net id="148"><net_src comp="74" pin="0"/><net_sink comp="132" pin=6"/></net>

<net id="149"><net_src comp="74" pin="0"/><net_sink comp="132" pin=7"/></net>

<net id="150"><net_src comp="34" pin="0"/><net_sink comp="132" pin=8"/></net>

<net id="168"><net_src comp="20" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="169"><net_src comp="0" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="170"><net_src comp="2" pin="0"/><net_sink comp="151" pin=2"/></net>

<net id="171"><net_src comp="4" pin="0"/><net_sink comp="151" pin=3"/></net>

<net id="172"><net_src comp="6" pin="0"/><net_sink comp="151" pin=4"/></net>

<net id="186"><net_src comp="22" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="190"><net_src comp="187" pin="1"/><net_sink comp="173" pin=10"/></net>

<net id="194"><net_src comp="191" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="198"><net_src comp="195" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="202"><net_src comp="199" pin="1"/><net_sink comp="173" pin=3"/></net>

<net id="206"><net_src comp="203" pin="1"/><net_sink comp="173" pin=4"/></net>

<net id="210"><net_src comp="207" pin="1"/><net_sink comp="173" pin=5"/></net>

<net id="214"><net_src comp="211" pin="1"/><net_sink comp="173" pin=6"/></net>

<net id="218"><net_src comp="215" pin="1"/><net_sink comp="173" pin=7"/></net>

<net id="222"><net_src comp="219" pin="1"/><net_sink comp="173" pin=8"/></net>

<net id="226"><net_src comp="223" pin="1"/><net_sink comp="173" pin=9"/></net>

<net id="232"><net_src comp="24" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="173" pin="11"/><net_sink comp="227" pin=1"/></net>

<net id="234"><net_src comp="26" pin="0"/><net_sink comp="227" pin=2"/></net>

<net id="239"><net_src comp="28" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="244"><net_src comp="28" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="256"><net_src comp="30" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="257"><net_src comp="245" pin="3"/><net_sink comp="250" pin=1"/></net>

<net id="258"><net_src comp="26" pin="0"/><net_sink comp="250" pin=2"/></net>

<net id="259"><net_src comp="28" pin="0"/><net_sink comp="250" pin=3"/></net>

<net id="265"><net_src comp="32" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="266"><net_src comp="250" pin="4"/><net_sink comp="260" pin=1"/></net>

<net id="267"><net_src comp="34" pin="0"/><net_sink comp="260" pin=2"/></net>

<net id="272"><net_src comp="36" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="260" pin="3"/><net_sink comp="268" pin=1"/></net>

<net id="278"><net_src comp="268" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="38" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="286"><net_src comp="40" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="287"><net_src comp="274" pin="2"/><net_sink comp="280" pin=1"/></net>

<net id="288"><net_src comp="42" pin="0"/><net_sink comp="280" pin=2"/></net>

<net id="289"><net_src comp="26" pin="0"/><net_sink comp="280" pin=3"/></net>

<net id="294"><net_src comp="280" pin="4"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="44" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="299"><net_src comp="268" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="304"><net_src comp="46" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="296" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="309"><net_src comp="300" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="314"><net_src comp="48" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="306" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="320"><net_src comp="42" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="274" pin="2"/><net_sink comp="316" pin=1"/></net>

<net id="326"><net_src comp="310" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="316" pin="2"/><net_sink comp="322" pin=1"/></net>

<net id="332"><net_src comp="245" pin="3"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="322" pin="2"/><net_sink comp="328" pin=1"/></net>

<net id="338"><net_src comp="328" pin="2"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="28" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="345"><net_src comp="24" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="346"><net_src comp="274" pin="2"/><net_sink comp="340" pin=1"/></net>

<net id="347"><net_src comp="26" pin="0"/><net_sink comp="340" pin=2"/></net>

<net id="352"><net_src comp="340" pin="3"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="34" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="359"><net_src comp="24" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="360"><net_src comp="245" pin="3"/><net_sink comp="354" pin=1"/></net>

<net id="361"><net_src comp="274" pin="2"/><net_sink comp="354" pin=2"/></net>

<net id="366"><net_src comp="274" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="28" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="372"><net_src comp="354" pin="3"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="348" pin="2"/><net_sink comp="368" pin=1"/></net>

<net id="379"><net_src comp="290" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="380"><net_src comp="334" pin="2"/><net_sink comp="374" pin=1"/></net>

<net id="381"><net_src comp="354" pin="3"/><net_sink comp="374" pin=2"/></net>

<net id="387"><net_src comp="362" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="388"><net_src comp="374" pin="3"/><net_sink comp="382" pin=1"/></net>

<net id="389"><net_src comp="368" pin="2"/><net_sink comp="382" pin=2"/></net>

<net id="393"><net_src comp="260" pin="3"/><net_sink comp="390" pin=0"/></net>

<net id="401"><net_src comp="50" pin="0"/><net_sink comp="397" pin=0"/></net>

<net id="405"><net_src comp="397" pin="2"/><net_sink comp="402" pin=0"/></net>

<net id="410"><net_src comp="394" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="402" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="416"><net_src comp="52" pin="0"/><net_sink comp="412" pin=1"/></net>

<net id="420"><net_src comp="412" pin="2"/><net_sink comp="417" pin=0"/></net>

<net id="425"><net_src comp="394" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="426"><net_src comp="417" pin="1"/><net_sink comp="421" pin=1"/></net>

<net id="432"><net_src comp="421" pin="2"/><net_sink comp="427" pin=1"/></net>

<net id="433"><net_src comp="406" pin="2"/><net_sink comp="427" pin=2"/></net>

<net id="441"><net_src comp="427" pin="3"/><net_sink comp="437" pin=0"/></net>

<net id="442"><net_src comp="434" pin="1"/><net_sink comp="437" pin=1"/></net>

<net id="449"><net_src comp="54" pin="0"/><net_sink comp="443" pin=0"/></net>

<net id="450"><net_src comp="437" pin="2"/><net_sink comp="443" pin=1"/></net>

<net id="451"><net_src comp="42" pin="0"/><net_sink comp="443" pin=2"/></net>

<net id="452"><net_src comp="56" pin="0"/><net_sink comp="443" pin=3"/></net>

<net id="456"><net_src comp="443" pin="4"/><net_sink comp="453" pin=0"/></net>

<net id="462"><net_src comp="58" pin="0"/><net_sink comp="457" pin=0"/></net>

<net id="463"><net_src comp="437" pin="2"/><net_sink comp="457" pin=1"/></net>

<net id="464"><net_src comp="50" pin="0"/><net_sink comp="457" pin=2"/></net>

<net id="470"><net_src comp="457" pin="3"/><net_sink comp="465" pin=0"/></net>

<net id="471"><net_src comp="60" pin="0"/><net_sink comp="465" pin=1"/></net>

<net id="472"><net_src comp="62" pin="0"/><net_sink comp="465" pin=2"/></net>

<net id="477"><net_src comp="64" pin="0"/><net_sink comp="473" pin=0"/></net>

<net id="482"><net_src comp="473" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="483"><net_src comp="465" pin="3"/><net_sink comp="478" pin=1"/></net>

<net id="489"><net_src comp="66" pin="0"/><net_sink comp="484" pin=0"/></net>

<net id="490"><net_src comp="478" pin="2"/><net_sink comp="484" pin=2"/></net>

<net id="498"><net_src comp="68" pin="0"/><net_sink comp="491" pin=0"/></net>

<net id="499"><net_src comp="453" pin="1"/><net_sink comp="491" pin=1"/></net>

<net id="500"><net_src comp="484" pin="3"/><net_sink comp="491" pin=2"/></net>

<net id="501"><net_src comp="70" pin="0"/><net_sink comp="491" pin=3"/></net>

<net id="502"><net_src comp="26" pin="0"/><net_sink comp="491" pin=4"/></net>

<net id="506"><net_src comp="491" pin="5"/><net_sink comp="503" pin=0"/></net>

<net id="512"><net_src comp="28" pin="0"/><net_sink comp="507" pin=1"/></net>

<net id="513"><net_src comp="503" pin="1"/><net_sink comp="507" pin=2"/></net>

<net id="514"><net_src comp="507" pin="3"/><net_sink comp="132" pin=5"/></net>

<net id="518"><net_src comp="92" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="151" pin=14"/></net>

<net id="520"><net_src comp="515" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="524"><net_src comp="96" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="151" pin=13"/></net>

<net id="526"><net_src comp="521" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="530"><net_src comp="100" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="531"><net_src comp="527" pin="1"/><net_sink comp="151" pin=12"/></net>

<net id="532"><net_src comp="527" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="536"><net_src comp="104" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="537"><net_src comp="533" pin="1"/><net_sink comp="151" pin=11"/></net>

<net id="538"><net_src comp="533" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="542"><net_src comp="108" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="543"><net_src comp="539" pin="1"/><net_sink comp="151" pin=10"/></net>

<net id="544"><net_src comp="539" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="548"><net_src comp="112" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="151" pin=9"/></net>

<net id="550"><net_src comp="545" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="554"><net_src comp="116" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="555"><net_src comp="551" pin="1"/><net_sink comp="151" pin=8"/></net>

<net id="556"><net_src comp="551" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="560"><net_src comp="120" pin="1"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="151" pin=7"/></net>

<net id="562"><net_src comp="557" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="566"><net_src comp="124" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="567"><net_src comp="563" pin="1"/><net_sink comp="151" pin=6"/></net>

<net id="568"><net_src comp="563" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="572"><net_src comp="128" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="573"><net_src comp="569" pin="1"/><net_sink comp="151" pin=5"/></net>

<net id="574"><net_src comp="569" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="578"><net_src comp="173" pin="11"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="580"><net_src comp="575" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="581"><net_src comp="575" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="585"><net_src comp="227" pin="3"/><net_sink comp="582" pin=0"/></net>

<net id="586"><net_src comp="582" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="587"><net_src comp="582" pin="1"/><net_sink comp="484" pin=1"/></net>

<net id="591"><net_src comp="235" pin="2"/><net_sink comp="588" pin=0"/></net>

<net id="592"><net_src comp="588" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="596"><net_src comp="240" pin="2"/><net_sink comp="593" pin=0"/></net>

<net id="597"><net_src comp="593" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="601"><net_src comp="245" pin="3"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="606"><net_src comp="268" pin="2"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="397" pin=1"/></net>

<net id="608"><net_src comp="603" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="612"><net_src comp="362" pin="2"/><net_sink comp="609" pin=0"/></net>

<net id="613"><net_src comp="609" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="617"><net_src comp="382" pin="3"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="622"><net_src comp="390" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="623"><net_src comp="619" pin="1"/><net_sink comp="473" pin=1"/></net>

<net id="627"><net_src comp="507" pin="3"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="132" pin=5"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_r_V_data_V | {8 }
	Port: out_r_V_keep_V | {8 }
	Port: out_r_V_strb_V | {8 }
	Port: out_r_V_last_V | {8 }
 - Input state : 
	Port: myproject_axi : in_r_V_data_V | {2 3 }
	Port: myproject_axi : in_r_V_keep_V | {2 3 }
	Port: myproject_axi : in_r_V_strb_V | {2 3 }
	Port: myproject_axi : in_r_V_last_V | {2 3 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
		out_local_V : 1
		s : 2
	State 5
	State 6
		p_Result_3 : 1
		l : 2
		sub_ln997 : 3
		lsb_index : 4
		tmp : 5
		icmp_ln999 : 6
		trunc_ln1000 : 4
		sub_ln1000 : 5
		zext_ln1000 : 6
		lshr_ln1000 : 7
		shl_ln1002 : 5
		or_ln1002_1 : 8
		and_ln1002 : 8
		icmp_ln1002 : 8
		tmp_3 : 5
		xor_ln1002 : 6
		p_Result_4 : 5
		icmp_ln1011 : 5
		and_ln1002_1 : 6
		select_ln999 : 9
		select_ln1011 : 10
		trunc_ln996 : 3
	State 7
		zext_ln1012 : 1
		shl_ln1012 : 2
		zext_ln1011 : 1
		lshr_ln1011 : 2
		m : 3
		m_2 : 4
		m_5 : 5
		zext_ln1015 : 6
		p_Result_s : 5
		select_ln996 : 6
		add_ln1017 : 7
		tmp_1 : 8
		p_Result_5 : 9
		LD : 10
		select_ln304 : 11
		write_ln304 : 12
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------|---------|---------|---------|
| Operation|                  Functional Unit                  |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------------|---------|---------|---------|
|   call   | grp_myproject_axi_Pipeline_VITIS_LOOP_22_1_fu_151 |  0.489  |   505   |   2526  |
|          |            out_local_V_myproject_fu_173           |    0    |    0    |   1048  |
|----------|---------------------------------------------------|---------|---------|---------|
|    shl   |                 shl_ln1002_fu_316                 |    0    |    0    |   100   |
|          |                 shl_ln1012_fu_406                 |    0    |    0    |   100   |
|----------|---------------------------------------------------|---------|---------|---------|
|          |                  lsb_index_fu_274                 |    0    |    0    |    39   |
|    add   |                 add_ln1011_fu_412                 |    0    |    0    |    39   |
|          |                     m_2_fu_437                    |    0    |    0    |    71   |
|          |                 add_ln1017_fu_478                 |    0    |    0    |    19   |
|----------|---------------------------------------------------|---------|---------|---------|
|          |                   sub_i_i_fu_235                  |    0    |    0    |    39   |
|          |                  sub_ln997_fu_268                 |    0    |    0    |    39   |
|    sub   |                 sub_ln1000_fu_300                 |    0    |    0    |    13   |
|          |                 sub_ln1012_fu_397                 |    0    |    0    |    39   |
|          |                 sub_ln1017_fu_473                 |    0    |    0    |    19   |
|----------|---------------------------------------------------|---------|---------|---------|
|          |                    tmp_V_fu_245                   |    0    |    0    |    32   |
|          |                select_ln999_fu_374                |    0    |    0    |    2    |
|  select  |                select_ln1011_fu_382               |    0    |    0    |    2    |
|          |                      m_fu_427                     |    0    |    0    |    56   |
|          |                select_ln996_fu_465                |    0    |    0    |    8    |
|          |                select_ln304_fu_507                |    0    |    0    |    32   |
|----------|---------------------------------------------------|---------|---------|---------|
|   lshr   |                 lshr_ln1000_fu_310                |    0    |    0    |    13   |
|          |                 lshr_ln1011_fu_421                |    0    |    0    |   100   |
|----------|---------------------------------------------------|---------|---------|---------|
|          |                 tobool_i_i_fu_240                 |    0    |    0    |    20   |
|   icmp   |                 icmp_ln999_fu_290                 |    0    |    0    |    19   |
|          |                 icmp_ln1002_fu_334                |    0    |    0    |    20   |
|          |                 icmp_ln1011_fu_362                |    0    |    0    |    20   |
|----------|---------------------------------------------------|---------|---------|---------|
|    and   |                 and_ln1002_fu_328                 |    0    |    0    |    32   |
|          |                and_ln1002_1_fu_368                |    0    |    0    |    2    |
|----------|---------------------------------------------------|---------|---------|---------|
|    or    |                 or_ln1002_1_fu_322                |    0    |    0    |    32   |
|----------|---------------------------------------------------|---------|---------|---------|
|    xor   |                 xor_ln1002_fu_348                 |    0    |    0    |    2    |
|----------|---------------------------------------------------|---------|---------|---------|
|   write  |                  grp_write_fu_132                 |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|
|          |                      s_fu_227                     |    0    |    0    |    0    |
| bitselect|                    tmp_3_fu_340                   |    0    |    0    |    0    |
|          |                 p_Result_4_fu_354                 |    0    |    0    |    0    |
|          |                 p_Result_s_fu_457                 |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|
|          |                 p_Result_3_fu_250                 |    0    |    0    |    0    |
|partselect|                     tmp_fu_280                    |    0    |    0    |    0    |
|          |                     m_5_fu_443                    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|
|   cttz   |                      l_fu_260                     |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|
|          |                trunc_ln1000_fu_296                |    0    |    0    |    0    |
|   trunc  |                 trunc_ln996_fu_390                |    0    |    0    |    0    |
|          |                     LD_fu_503                     |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|
|          |                 zext_ln1000_fu_306                |    0    |    0    |    0    |
|          |                 zext_ln1010_fu_394                |    0    |    0    |    0    |
|   zext   |                 zext_ln1012_fu_402                |    0    |    0    |    0    |
|          |                 zext_ln1011_fu_417                |    0    |    0    |    0    |
|          |                 zext_ln1014_fu_434                |    0    |    0    |    0    |
|          |                 zext_ln1015_fu_453                |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|
|bitconcatenate|                    tmp_1_fu_484                   |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|
|  partset |                 p_Result_5_fu_491                 |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|
|   Total  |                                                   |  0.489  |   505   |   4483  |
|----------|---------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|   icmp_ln1011_reg_609  |    1   |
|in_local_V_1_loc_reg_521|   32   |
|in_local_V_2_loc_reg_527|   32   |
|in_local_V_3_loc_reg_533|   32   |
|in_local_V_4_loc_reg_539|   32   |
|in_local_V_5_loc_reg_545|   32   |
|in_local_V_6_loc_reg_551|   32   |
|in_local_V_7_loc_reg_557|   32   |
|in_local_V_8_loc_reg_563|   32   |
|in_local_V_9_loc_reg_569|   32   |
| in_local_V_loc_reg_515 |   32   |
|   out_local_V_reg_575  |   32   |
|        s_reg_582       |    1   |
|  select_ln1011_reg_614 |    1   |
|  select_ln304_reg_624  |   32   |
|     sub_i_i_reg_588    |   32   |
|    sub_ln997_reg_603   |   32   |
|      tmp_V_reg_598     |   32   |
|   tobool_i_i_reg_593   |    1   |
|   trunc_ln996_reg_619  |    8   |
+------------------------+--------+
|          Total         |   492  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_132 |  p5  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   64   ||  0.489  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    0   |   505  |  4483  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   492  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   997  |  4492  |
+-----------+--------+--------+--------+
