# Xilinx CORE Generator 6.3.03i
# Username = Tom
# COREGenPath = C:\Xilinx\coregen
# ProjectPath = C:\EE109\Lab3\ModelSim\fifos
# ExpandedProjectPath = C:\EE109\Lab3\ModelSim\fifos
# OverwriteFiles = False
# Core name: outputfifo
# Number of Primitives in design: 208
# Number of CLBs used in design cannot be determined when there is no RPMed logic
# Number of Slices used in design cannot be determined when there is no RPMed logic
# Number of LUT sites used in design: 66
# Number of LUTs used in design: 66
# Number of REG used in design: 81
# Number of SRL16s used in design: 0
# Number of Distributed RAM primitives used in design: 0
# Number of Block Memories used in design: 1
# Number of Dedicated Multipliers used in design: 0
# Number of HU_SETs used: 0
# 
SET BusFormat = BusFormatSquareBracketNotRipped
SET SimulationOutputProducts = Verilog
SET XilinxFamily = Virtex2P
SET OutputOption = DesignFlow
SET DesignFlow = Verilog
SET FlowVendor = Other
SET FormalVerification = None
SELECT Asynchronous_FIFO Virtex2P Xilinx,_Inc. 6.0
CSET read_error_sense = active_high
CSET read_count_width = 7
CSET write_acknowledge = false
CSET create_rpm = false
CSET read_acknowledge = false
CSET read_count = true
CSET write_error = false
CSET almost_full_flag = false
CSET almost_empty_flag = false
CSET memory_type = block
CSET read_error = false
CSET fifo_depth = 127
CSET component_name = outputfifo
CSET input_data_width = 8
CSET write_count = false
CSET write_acknowledge_sense = active_high
CSET read_acknowledge_sense = active_high
CSET write_error_sense = active_high
CSET write_count_width = 2
GENERATE
