$date
	Fri Dec 18 15:34:07 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test_rshift $end
$var wire 4 ! q [3:0] $end
$var reg 1 " clk $end
$var reg 1 # clrb $end
$var reg 1 $ sdr $end
$scope module rs $end
$var wire 1 " clk $end
$var wire 1 # clrb $end
$var wire 1 $ sdr $end
$var reg 4 % q [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 %
1$
0#
1"
b0 !
$end
#5
0"
#10
1"
#15
0"
#20
1"
#25
0"
#30
1"
#35
0"
#40
1"
#45
0"
#50
1"
#55
0"
#60
1"
#65
0"
#70
1"
#75
0"
#80
1"
#85
0"
#90
1"
#95
0"
#100
b1000 !
b1000 %
1"
1#
#105
0"
#110
b1100 !
b1100 %
1"
#115
0"
#120
b1110 !
b1110 %
1"
#125
0"
#130
b1111 !
b1111 %
1"
#135
0"
#140
1"
#145
0"
#150
1"
#155
0"
#160
1"
#165
0"
#170
1"
#175
0"
#180
1"
#185
0"
#190
1"
#195
0"
#200
1"
#205
0"
#210
1"
#215
0"
#220
1"
#225
0"
#230
1"
#235
0"
#240
1"
#245
0"
#250
b111 !
b111 %
1"
0$
#255
0"
#260
b11 !
b11 %
1"
#265
0"
#270
b1 !
b1 %
1"
#275
0"
#280
b0 !
b0 %
1"
#285
0"
#290
1"
#295
0"
#300
1"
#305
0"
#310
1"
#315
0"
#320
1"
#325
0"
#330
1"
#335
0"
#340
1"
#345
0"
#350
1"
#355
0"
#360
1"
#365
0"
#370
1"
#375
0"
#380
1"
#385
0"
#390
1"
#395
0"
#400
1"
#405
0"
#410
1"
#415
0"
#420
1"
#425
0"
#430
1"
#435
0"
#440
1"
#445
0"
#450
1"
