// Seed: 1133249474
module module_0 (
    input uwire id_0,
    input tri id_1,
    output uwire id_2,
    input wor id_3,
    output uwire id_4,
    input wor id_5,
    input tri id_6,
    input tri id_7,
    output supply1 id_8
    , id_13,
    input tri id_9,
    input tri1 id_10,
    output tri id_11
);
  assign id_11 = id_1;
  assign id_11 = id_3 == id_13;
endmodule
module module_1 (
    output supply1 id_0,
    input wand id_1,
    output wire id_2,
    input wand id_3,
    output tri id_4,
    input tri1 id_5,
    output wor id_6
);
  assign id_6 = 1;
  wire id_8;
  module_0(
      id_1, id_5, id_4, id_1, id_6, id_1, id_5, id_5, id_6, id_3, id_3, id_0
  );
  wire id_9;
endmodule
