[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/Attributes/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 389
LIB: work
FILE: ${SURELOG_DIR}/tests/Attributes/dut.sv
n<> u<388> t<Top_level_rule> c<1> l<1:1> el<43:1>
  n<> u<1> t<Null_rule> p<388> s<387> l<1:1>
  n<> u<387> t<Source_text> p<388> c<120> l<1:1> el<41:10>
    n<> u<120> t<Description> p<387> c<119> s<386> l<1:1> el<11:10>
      n<> u<119> t<Module_declaration> p<120> c<29> l<1:1> el<11:10>
        n<> u<29> t<Module_nonansi_header> p<119> c<2> s<37> l<1:1> el<1:32>
          n<module> u<2> t<Module_keyword> p<29> s<3> l<1:1> el<1:7>
          n<bar> u<3> t<STRING_CONST> p<29> s<28> l<1:8> el<1:11>
          n<> u<28> t<List_of_ports> p<29> c<9> l<1:11> el<1:31>
            n<> u<9> t<Port> p<28> c<8> s<15> l<1:12> el<1:15>
              n<> u<8> t<Port_expression> p<9> c<7> l<1:12> el<1:15>
                n<> u<7> t<Port_reference> p<8> c<4> l<1:12> el<1:15>
                  n<clk> u<4> t<STRING_CONST> p<7> s<6> l<1:12> el<1:15>
                  n<> u<6> t<Constant_select> p<7> c<5> l<1:15> el<1:15>
                    n<> u<5> t<Constant_bit_select> p<6> l<1:15> el<1:15>
            n<> u<15> t<Port> p<28> c<14> s<21> l<1:17> el<1:20>
              n<> u<14> t<Port_expression> p<15> c<13> l<1:17> el<1:20>
                n<> u<13> t<Port_reference> p<14> c<10> l<1:17> el<1:20>
                  n<rst> u<10> t<STRING_CONST> p<13> s<12> l<1:17> el<1:20>
                  n<> u<12> t<Constant_select> p<13> c<11> l<1:20> el<1:20>
                    n<> u<11> t<Constant_bit_select> p<12> l<1:20> el<1:20>
            n<> u<21> t<Port> p<28> c<20> s<27> l<1:22> el<1:25>
              n<> u<20> t<Port_expression> p<21> c<19> l<1:22> el<1:25>
                n<> u<19> t<Port_reference> p<20> c<16> l<1:22> el<1:25>
                  n<inp> u<16> t<STRING_CONST> p<19> s<18> l<1:22> el<1:25>
                  n<> u<18> t<Constant_select> p<19> c<17> l<1:25> el<1:25>
                    n<> u<17> t<Constant_bit_select> p<18> l<1:25> el<1:25>
            n<> u<27> t<Port> p<28> c<26> l<1:27> el<1:30>
              n<> u<26> t<Port_expression> p<27> c<25> l<1:27> el<1:30>
                n<> u<25> t<Port_reference> p<26> c<22> l<1:27> el<1:30>
                  n<out> u<22> t<STRING_CONST> p<25> s<24> l<1:27> el<1:30>
                  n<> u<24> t<Constant_select> p<25> c<23> l<1:30> el<1:30>
                    n<> u<23> t<Constant_bit_select> p<24> l<1:30> el<1:30>
        n<> u<37> t<Module_item> p<119> c<36> s<45> l<2:3> el<2:19>
          n<> u<36> t<Port_declaration> p<37> c<35> l<2:3> el<2:18>
            n<> u<35> t<Input_declaration> p<36> c<32> l<2:3> el<2:18>
              n<> u<32> t<Net_port_type> p<35> c<30> s<34> l<2:10> el<2:14>
                n<> u<30> t<NetType_Wire> p<32> s<31> l<2:10> el<2:14>
                n<> u<31> t<Data_type_or_implicit> p<32> l<2:15> el<2:15>
              n<> u<34> t<List_of_port_identifiers> p<35> c<33> l<2:15> el<2:18>
                n<clk> u<33> t<STRING_CONST> p<34> l<2:15> el<2:18>
        n<> u<45> t<Module_item> p<119> c<44> s<53> l<3:3> el<3:19>
          n<> u<44> t<Port_declaration> p<45> c<43> l<3:3> el<3:18>
            n<> u<43> t<Input_declaration> p<44> c<40> l<3:3> el<3:18>
              n<> u<40> t<Net_port_type> p<43> c<38> s<42> l<3:10> el<3:14>
                n<> u<38> t<NetType_Wire> p<40> s<39> l<3:10> el<3:14>
                n<> u<39> t<Data_type_or_implicit> p<40> l<3:15> el<3:15>
              n<> u<42> t<List_of_port_identifiers> p<43> c<41> l<3:15> el<3:18>
                n<rst> u<41> t<STRING_CONST> p<42> l<3:15> el<3:18>
        n<> u<53> t<Module_item> p<119> c<52> s<62> l<4:3> el<4:19>
          n<> u<52> t<Port_declaration> p<53> c<51> l<4:3> el<4:18>
            n<> u<51> t<Input_declaration> p<52> c<48> l<4:3> el<4:18>
              n<> u<48> t<Net_port_type> p<51> c<46> s<50> l<4:10> el<4:14>
                n<> u<46> t<NetType_Wire> p<48> s<47> l<4:10> el<4:14>
                n<> u<47> t<Data_type_or_implicit> p<48> l<4:15> el<4:15>
              n<> u<50> t<List_of_port_identifiers> p<51> c<49> l<4:15> el<4:18>
                n<inp> u<49> t<STRING_CONST> p<50> l<4:15> el<4:18>
        n<> u<62> t<Module_item> p<119> c<61> s<117> l<5:3> el<5:19>
          n<> u<61> t<Port_declaration> p<62> c<60> l<5:3> el<5:18>
            n<> u<60> t<Output_declaration> p<61> c<57> l<5:3> el<5:18>
              n<> u<57> t<Net_port_type> p<60> c<56> s<59> l<5:10> el<5:13>
                n<> u<56> t<Data_type_or_implicit> p<57> c<55> l<5:10> el<5:13>
                  n<> u<55> t<Data_type> p<56> c<54> l<5:10> el<5:13>
                    n<> u<54> t<IntVec_TypeReg> p<55> l<5:10> el<5:13>
              n<> u<59> t<List_of_port_identifiers> p<60> c<58> l<5:15> el<5:18>
                n<out> u<58> t<STRING_CONST> p<59> l<5:15> el<5:18>
        n<> u<117> t<Module_item> p<119> c<116> s<118> l<7:3> el<9:26>
          n<> u<116> t<Non_port_module_item> p<117> c<115> l<7:3> el<9:26>
            n<> u<115> t<Module_or_generate_item> p<116> c<114> l<7:3> el<9:26>
              n<> u<114> t<Module_common_item> p<115> c<113> l<7:3> el<9:26>
                n<> u<113> t<Always_construct> p<114> c<63> l<7:3> el<9:26>
                  n<> u<63> t<ALWAYS> p<113> s<112> l<7:3> el<7:9>
                  n<> u<112> t<Statement> p<113> c<111> l<7:10> el<9:26>
                    n<> u<111> t<Statement_item> p<112> c<110> l<7:10> el<9:26>
                      n<> u<110> t<Procedural_timing_control_statement> p<111> c<71> l<7:10> el<9:26>
                        n<> u<71> t<Procedural_timing_control> p<110> c<70> s<109> l<7:10> el<7:24>
                          n<> u<70> t<Event_control> p<71> c<69> l<7:10> el<7:24>
                            n<> u<69> t<Event_expression> p<70> c<64> l<7:12> el<7:23>
                              n<> u<64> t<Edge_Posedge> p<69> s<68> l<7:12> el<7:19>
                              n<> u<68> t<Expression> p<69> c<67> l<7:20> el<7:23>
                                n<> u<67> t<Primary> p<68> c<66> l<7:20> el<7:23>
                                  n<> u<66> t<Primary_literal> p<67> c<65> l<7:20> el<7:23>
                                    n<clk> u<65> t<STRING_CONST> p<66> l<7:20> el<7:23>
                        n<> u<109> t<Statement_or_null> p<110> c<108> l<8:5> el<9:26>
                          n<> u<108> t<Statement> p<109> c<107> l<8:5> el<9:26>
                            n<> u<107> t<Statement_item> p<108> c<106> l<8:5> el<9:26>
                              n<> u<106> t<Conditional_statement> p<107> c<77> l<8:5> el<9:26>
                                n<> u<77> t<Cond_predicate> p<106> c<76> s<90> l<8:9> el<8:12>
                                  n<> u<76> t<Expression_or_cond_pattern> p<77> c<75> l<8:9> el<8:12>
                                    n<> u<75> t<Expression> p<76> c<74> l<8:9> el<8:12>
                                      n<> u<74> t<Primary> p<75> c<73> l<8:9> el<8:12>
                                        n<> u<73> t<Primary_literal> p<74> c<72> l<8:9> el<8:12>
                                          n<rst> u<72> t<STRING_CONST> p<73> l<8:9> el<8:12>
                                n<> u<90> t<Statement_or_null> p<106> c<89> s<105> l<8:14> el<8:26>
                                  n<> u<89> t<Statement> p<90> c<88> l<8:14> el<8:26>
                                    n<> u<88> t<Statement_item> p<89> c<87> l<8:14> el<8:26>
                                      n<> u<87> t<Nonblocking_assignment> p<88> c<82> l<8:14> el<8:25>
                                        n<> u<82> t<Variable_lvalue> p<87> c<79> s<86> l<8:14> el<8:17>
                                          n<> u<79> t<Ps_or_hierarchical_identifier> p<82> c<78> s<81> l<8:14> el<8:17>
                                            n<out> u<78> t<STRING_CONST> p<79> l<8:14> el<8:17>
                                          n<> u<81> t<Select> p<82> c<80> l<8:18> el<8:18>
                                            n<> u<80> t<Bit_select> p<81> l<8:18> el<8:18>
                                        n<> u<86> t<Expression> p<87> c<85> l<8:21> el<8:25>
                                          n<> u<85> t<Primary> p<86> c<84> l<8:21> el<8:25>
                                            n<> u<84> t<Primary_literal> p<85> c<83> l<8:21> el<8:25>
                                              n<1'd0> u<83> t<INT_CONST> p<84> l<8:21> el<8:25>
                                n<> u<105> t<Statement_or_null> p<106> c<104> l<9:14> el<9:26>
                                  n<> u<104> t<Statement> p<105> c<103> l<9:14> el<9:26>
                                    n<> u<103> t<Statement_item> p<104> c<102> l<9:14> el<9:26>
                                      n<> u<102> t<Nonblocking_assignment> p<103> c<95> l<9:14> el<9:25>
                                        n<> u<95> t<Variable_lvalue> p<102> c<92> s<101> l<9:14> el<9:17>
                                          n<> u<92> t<Ps_or_hierarchical_identifier> p<95> c<91> s<94> l<9:14> el<9:17>
                                            n<out> u<91> t<STRING_CONST> p<92> l<9:14> el<9:17>
                                          n<> u<94> t<Select> p<95> c<93> l<9:18> el<9:18>
                                            n<> u<93> t<Bit_select> p<94> l<9:18> el<9:18>
                                        n<> u<101> t<Expression> p<102> c<100> l<9:21> el<9:25>
                                          n<> u<100> t<Unary_Tilda> p<101> s<99> l<9:21> el<9:22>
                                          n<> u<99> t<Expression> p<101> c<98> l<9:22> el<9:25>
                                            n<> u<98> t<Primary> p<99> c<97> l<9:22> el<9:25>
                                              n<> u<97> t<Primary_literal> p<98> c<96> l<9:22> el<9:25>
                                                n<inp> u<96> t<STRING_CONST> p<97> l<9:22> el<9:25>
        n<> u<118> t<ENDMODULE> p<119> l<11:1> el<11:10>
    n<> u<386> t<Description> p<387> c<385> l<13:1> el<41:10>
      n<> u<385> t<Module_declaration> p<386> c<148> l<13:1> el<41:10>
        n<> u<148> t<Module_nonansi_header> p<385> c<121> s<156> l<13:1> el<13:32>
          n<module> u<121> t<Module_keyword> p<148> s<122> l<13:1> el<13:7>
          n<foo> u<122> t<STRING_CONST> p<148> s<147> l<13:8> el<13:11>
          n<> u<147> t<List_of_ports> p<148> c<128> l<13:11> el<13:31>
            n<> u<128> t<Port> p<147> c<127> s<134> l<13:12> el<13:15>
              n<> u<127> t<Port_expression> p<128> c<126> l<13:12> el<13:15>
                n<> u<126> t<Port_reference> p<127> c<123> l<13:12> el<13:15>
                  n<clk> u<123> t<STRING_CONST> p<126> s<125> l<13:12> el<13:15>
                  n<> u<125> t<Constant_select> p<126> c<124> l<13:15> el<13:15>
                    n<> u<124> t<Constant_bit_select> p<125> l<13:15> el<13:15>
            n<> u<134> t<Port> p<147> c<133> s<140> l<13:17> el<13:20>
              n<> u<133> t<Port_expression> p<134> c<132> l<13:17> el<13:20>
                n<> u<132> t<Port_reference> p<133> c<129> l<13:17> el<13:20>
                  n<rst> u<129> t<STRING_CONST> p<132> s<131> l<13:17> el<13:20>
                  n<> u<131> t<Constant_select> p<132> c<130> l<13:20> el<13:20>
                    n<> u<130> t<Constant_bit_select> p<131> l<13:20> el<13:20>
            n<> u<140> t<Port> p<147> c<139> s<146> l<13:22> el<13:25>
              n<> u<139> t<Port_expression> p<140> c<138> l<13:22> el<13:25>
                n<> u<138> t<Port_reference> p<139> c<135> l<13:22> el<13:25>
                  n<inp> u<135> t<STRING_CONST> p<138> s<137> l<13:22> el<13:25>
                  n<> u<137> t<Constant_select> p<138> c<136> l<13:25> el<13:25>
                    n<> u<136> t<Constant_bit_select> p<137> l<13:25> el<13:25>
            n<> u<146> t<Port> p<147> c<145> l<13:27> el<13:30>
              n<> u<145> t<Port_expression> p<146> c<144> l<13:27> el<13:30>
                n<> u<144> t<Port_reference> p<145> c<141> l<13:27> el<13:30>
                  n<out> u<141> t<STRING_CONST> p<144> s<143> l<13:27> el<13:30>
                  n<> u<143> t<Constant_select> p<144> c<142> l<13:30> el<13:30>
                    n<> u<142> t<Constant_bit_select> p<143> l<13:30> el<13:30>
        n<> u<156> t<Module_item> p<385> c<155> s<164> l<14:3> el<14:19>
          n<> u<155> t<Port_declaration> p<156> c<154> l<14:3> el<14:18>
            n<> u<154> t<Input_declaration> p<155> c<151> l<14:3> el<14:18>
              n<> u<151> t<Net_port_type> p<154> c<149> s<153> l<14:10> el<14:14>
                n<> u<149> t<NetType_Wire> p<151> s<150> l<14:10> el<14:14>
                n<> u<150> t<Data_type_or_implicit> p<151> l<14:15> el<14:15>
              n<> u<153> t<List_of_port_identifiers> p<154> c<152> l<14:15> el<14:18>
                n<clk> u<152> t<STRING_CONST> p<153> l<14:15> el<14:18>
        n<> u<164> t<Module_item> p<385> c<163> s<172> l<15:3> el<15:19>
          n<> u<163> t<Port_declaration> p<164> c<162> l<15:3> el<15:18>
            n<> u<162> t<Input_declaration> p<163> c<159> l<15:3> el<15:18>
              n<> u<159> t<Net_port_type> p<162> c<157> s<161> l<15:10> el<15:14>
                n<> u<157> t<NetType_Wire> p<159> s<158> l<15:10> el<15:14>
                n<> u<158> t<Data_type_or_implicit> p<159> l<15:15> el<15:15>
              n<> u<161> t<List_of_port_identifiers> p<162> c<160> l<15:15> el<15:18>
                n<rst> u<160> t<STRING_CONST> p<161> l<15:15> el<15:18>
        n<> u<172> t<Module_item> p<385> c<171> s<180> l<16:3> el<16:19>
          n<> u<171> t<Port_declaration> p<172> c<170> l<16:3> el<16:18>
            n<> u<170> t<Input_declaration> p<171> c<167> l<16:3> el<16:18>
              n<> u<167> t<Net_port_type> p<170> c<165> s<169> l<16:10> el<16:14>
                n<> u<165> t<NetType_Wire> p<167> s<166> l<16:10> el<16:14>
                n<> u<166> t<Data_type_or_implicit> p<167> l<16:15> el<16:15>
              n<> u<169> t<List_of_port_identifiers> p<170> c<168> l<16:15> el<16:18>
                n<inp> u<168> t<STRING_CONST> p<169> l<16:15> el<16:18>
        n<> u<180> t<Module_item> p<385> c<179> s<225> l<17:3> el<17:19>
          n<> u<179> t<Port_declaration> p<180> c<178> l<17:3> el<17:18>
            n<> u<178> t<Output_declaration> p<179> c<175> l<17:3> el<17:18>
              n<> u<175> t<Net_port_type> p<178> c<173> s<177> l<17:10> el<17:14>
                n<> u<173> t<NetType_Wire> p<175> s<174> l<17:10> el<17:14>
                n<> u<174> t<Data_type_or_implicit> p<175> l<17:15> el<17:15>
              n<> u<177> t<List_of_port_identifiers> p<178> c<176> l<17:15> el<17:18>
                n<out> u<176> t<STRING_CONST> p<177> l<17:15> el<17:18>
        n<> u<225> t<Module_item> p<385> c<224> s<255> l<19:3> el<19:105>
          n<> u<224> t<Non_port_module_item> p<225> c<223> l<19:3> el<19:105>
            n<> u<223> t<Module_or_generate_item> p<224> c<222> l<19:3> el<19:105>
              n<> u<222> t<Module_instantiation> p<223> c<181> l<19:3> el<19:105>
                n<bar> u<181> t<STRING_CONST> p<222> s<221> l<19:3> el<19:6>
                n<> u<221> t<Hierarchical_instance> p<222> c<183> l<19:7> el<19:104>
                  n<> u<183> t<Name_of_instance> p<221> c<182> s<220> l<19:7> el<19:19>
                    n<bar_instance> u<182> t<STRING_CONST> p<183> l<19:7> el<19:19>
                  n<> u<220> t<List_of_port_connections> p<221> c<196> l<19:22> el<19:103>
                    n<> u<196> t<Ordered_port_connection> p<220> c<191> s<201> l<19:22> el<19:55>
                      n<> u<191> t<Attribute_instance> p<196> c<190> s<195> l<19:22> el<19:51>
                        n<> u<190> t<Attr_spec> p<191> c<185> l<19:25> el<19:48>
                          n<> u<185> t<Attr_name> p<190> c<184> s<189> l<19:25> el<19:40>
                            n<clock_connected> u<184> t<STRING_CONST> p<185> l<19:25> el<19:40>
                          n<> u<189> t<Constant_expression> p<190> c<188> l<19:44> el<19:48>
                            n<> u<188> t<Constant_primary> p<189> c<187> l<19:44> el<19:48>
                              n<> u<187> t<Primary_literal> p<188> c<186> l<19:44> el<19:48>
                                n<> u<186> t<Number_1Tickb1> p<187> l<19:44> el<19:48>
                      n<> u<195> t<Expression> p<196> c<194> l<19:52> el<19:55>
                        n<> u<194> t<Primary> p<195> c<193> l<19:52> el<19:55>
                          n<> u<193> t<Primary_literal> p<194> c<192> l<19:52> el<19:55>
                            n<clk> u<192> t<STRING_CONST> p<193> l<19:52> el<19:55>
                    n<> u<201> t<Ordered_port_connection> p<220> c<200> s<214> l<19:57> el<19:60>
                      n<> u<200> t<Expression> p<201> c<199> l<19:57> el<19:60>
                        n<> u<199> t<Primary> p<200> c<198> l<19:57> el<19:60>
                          n<> u<198> t<Primary_literal> p<199> c<197> l<19:57> el<19:60>
                            n<rst> u<197> t<STRING_CONST> p<198> l<19:57> el<19:60>
                    n<> u<214> t<Ordered_port_connection> p<220> c<209> s<219> l<19:62> el<19:98>
                      n<> u<209> t<Attribute_instance> p<214> c<208> s<213> l<19:62> el<19:94>
                        n<> u<208> t<Attr_spec> p<209> c<203> l<19:65> el<19:91>
                          n<> u<203> t<Attr_name> p<208> c<202> s<207> l<19:65> el<19:82>
                            n<this_is_the_input> u<202> t<STRING_CONST> p<203> l<19:65> el<19:82>
                          n<> u<207> t<Constant_expression> p<208> c<206> l<19:86> el<19:91>
                            n<> u<206> t<Constant_primary> p<207> c<205> l<19:86> el<19:91>
                              n<> u<205> t<Primary_literal> p<206> c<204> l<19:86> el<19:91>
                                n<"foo"> u<204> t<STRING_LITERAL> p<205> l<19:86> el<19:91>
                      n<> u<213> t<Expression> p<214> c<212> l<19:95> el<19:98>
                        n<> u<212> t<Primary> p<213> c<211> l<19:95> el<19:98>
                          n<> u<211> t<Primary_literal> p<212> c<210> l<19:95> el<19:98>
                            n<inp> u<210> t<STRING_CONST> p<211> l<19:95> el<19:98>
                    n<> u<219> t<Ordered_port_connection> p<220> c<218> l<19:100> el<19:103>
                      n<> u<218> t<Expression> p<219> c<217> l<19:100> el<19:103>
                        n<> u<217> t<Primary> p<218> c<216> l<19:100> el<19:103>
                          n<> u<216> t<Primary_literal> p<217> c<215> l<19:100> el<19:103>
                            n<out> u<215> t<STRING_CONST> p<216> l<19:100> el<19:103>
        n<> u<255> t<Module_item> p<385> c<254> s<285> l<22:3> el<22:64>
          n<> u<254> t<Non_port_module_item> p<255> c<253> l<22:3> el<22:64>
            n<> u<253> t<Module_or_generate_item> p<254> c<252> l<22:3> el<22:64>
              n<> u<252> t<Module_common_item> p<253> c<251> l<22:3> el<22:64>
                n<> u<251> t<Continuous_assign> p<252> c<250> l<22:3> el<22:64>
                  n<> u<250> t<List_of_net_assignments> p<251> c<249> l<22:10> el<22:62>
                    n<> u<249> t<Net_assignment> p<250> c<230> l<22:10> el<22:62>
                      n<> u<230> t<Net_lvalue> p<249> c<227> s<248> l<22:10> el<22:14>
                        n<> u<227> t<Ps_or_hierarchical_identifier> p<230> c<226> s<229> l<22:10> el<22:14>
                          n<blah> u<226> t<STRING_CONST> p<227> l<22:10> el<22:14>
                        n<> u<229> t<Constant_select> p<230> c<228> l<22:16> el<22:16>
                          n<> u<228> t<Constant_bit_select> p<229> l<22:16> el<22:16>
                      n<> u<248> t<Expression> p<249> c<234> l<22:18> el<22:62>
                        n<> u<234> t<Expression> p<248> c<233> s<247> l<22:18> el<22:25>
                          n<> u<233> t<Primary> p<234> c<232> l<22:18> el<22:25>
                            n<> u<232> t<Primary_literal> p<233> c<231> l<22:18> el<22:25>
                              n<pieces0> u<231> t<STRING_CONST> p<232> l<22:18> el<22:25>
                        n<> u<247> t<BinOp_BitwAnd> p<248> s<242> l<22:27> el<22:28>
                        n<> u<242> t<Attribute_instance> p<248> c<241> s<246> l<22:29> el<22:60>
                          n<> u<241> t<Attr_spec> p<242> c<236> l<22:32> el<22:57>
                            n<> u<236> t<Attr_name> p<241> c<235> s<240> l<22:32> el<22:35>
                              n<src> u<235> t<STRING_CONST> p<236> l<22:32> el<22:35>
                            n<> u<240> t<Constant_expression> p<241> c<239> l<22:38> el<22:57>
                              n<> u<239> t<Constant_primary> p<240> c<238> l<22:38> el<22:57>
                                n<> u<238> t<Primary_literal> p<239> c<237> l<22:38> el<22:57>
                                  n<"attacks-qbb.py:34"> u<237> t<STRING_LITERAL> p<238> l<22:38> el<22:57>
                        n<> u<246> t<Expression> p<248> c<245> l<22:61> el<22:62>
                          n<> u<245> t<Primary> p<246> c<244> l<22:61> el<22:62>
                            n<> u<244> t<Primary_literal> p<245> c<243> l<22:61> el<22:62>
                              n<b> u<243> t<STRING_CONST> p<244> l<22:61> el<22:62>
        n<> u<285> t<Module_item> p<385> c<284> s<383> l<24:3> el<24:70>
          n<> u<284> t<Non_port_module_item> p<285> c<283> l<24:3> el<24:70>
            n<> u<283> t<Module_or_generate_item> p<284> c<282> l<24:3> el<24:70>
              n<> u<282> t<Module_common_item> p<283> c<281> l<24:3> el<24:70>
                n<> u<281> t<Continuous_assign> p<282> c<280> l<24:3> el<24:70>
                  n<> u<280> t<List_of_net_assignments> p<281> c<279> l<24:10> el<24:69>
                    n<> u<279> t<Net_assignment> p<280> c<260> l<24:10> el<24:69>
                      n<> u<260> t<Net_lvalue> p<279> c<257> s<278> l<24:10> el<24:20>
                        n<> u<257> t<Ps_or_hierarchical_identifier> p<260> c<256> s<259> l<24:10> el<24:20>
                          n<$37> u<256> t<STRING_CONST> p<257> l<24:10> el<24:20>
                        n<> u<259> t<Constant_select> p<260> c<258> l<24:20> el<24:20>
                          n<> u<258> t<Constant_bit_select> p<259> l<24:20> el<24:20>
                      n<> u<278> t<Expression> p<279> c<264> l<24:22> el<24:69>
                        n<> u<264> t<Expression> p<278> c<263> s<277> l<24:22> el<24:28>
                          n<> u<263> t<Primary> p<264> c<262> l<24:22> el<24:28>
                            n<> u<262> t<Primary_literal> p<263> c<261> l<24:22> el<24:28>
                              n<empty2> u<261> t<STRING_CONST> p<262> l<24:22> el<24:28>
                        n<> u<277> t<BinOp_ArithShiftLeft> p<278> s<272> l<24:29> el<24:32>
                        n<> u<272> t<Attribute_instance> p<278> c<271> s<276> l<24:33> el<24:64>
                          n<> u<271> t<Attr_spec> p<272> c<266> l<24:36> el<24:61>
                            n<> u<266> t<Attr_name> p<271> c<265> s<270> l<24:36> el<24:39>
                              n<src> u<265> t<STRING_CONST> p<266> l<24:36> el<24:39>
                            n<> u<270> t<Constant_expression> p<271> c<269> l<24:42> el<24:61>
                              n<> u<269> t<Constant_primary> p<270> c<268> l<24:42> el<24:61>
                                n<> u<268> t<Primary_literal> p<269> c<267> l<24:42> el<24:61>
                                  n<"attacks-qbb.py:38"> u<267> t<STRING_LITERAL> p<268> l<24:42> el<24:61>
                        n<> u<276> t<Expression> p<278> c<275> l<24:65> el<24:69>
                          n<> u<275> t<Primary> p<276> c<274> l<24:65> el<24:69>
                            n<> u<274> t<Primary_literal> p<275> c<273> l<24:65> el<24:69>
                              n<4'h9> u<273> t<INT_CONST> p<274> l<24:65> el<24:69>
        n<> u<383> t<Module_item> p<385> c<382> s<384> l<26:3> el<37:6>
          n<> u<382> t<Non_port_module_item> p<383> c<381> l<26:3> el<37:6>
            n<> u<381> t<Module_or_generate_item> p<382> c<380> l<26:3> el<37:6>
              n<> u<380> t<Module_common_item> p<381> c<379> l<26:3> el<37:6>
                n<> u<379> t<Initial_construct> p<380> c<378> l<26:3> el<37:6>
                  n<> u<378> t<Statement_or_null> p<379> c<377> l<26:11> el<37:6>
                    n<> u<377> t<Statement> p<378> c<376> l<26:11> el<37:6>
                      n<> u<376> t<Statement_item> p<377> c<375> l<26:11> el<37:6>
                        n<> u<375> t<Seq_block> p<376> c<286> l<26:11> el<37:6>
                          n<> u<286> t<Statement_or_null> p<375> s<373> l<26:16> el<26:17>
                          n<> u<373> t<Statement_or_null> p<375> c<372> s<374> l<27:5> el<36:12>
                            n<> u<372> t<Statement> p<373> c<294> l<27:5> el<36:12>
                              n<> u<294> t<Attribute_instance> p<372> c<293> s<302> l<27:5> el<27:24>
                                n<> u<293> t<Attr_spec> p<294> c<288> l<27:8> el<27:21>
                                  n<> u<288> t<Attr_name> p<293> c<287> s<292> l<27:8> el<27:17>
                                    n<full_case> u<287> t<STRING_CONST> p<288> l<27:8> el<27:17>
                                  n<> u<292> t<Constant_expression> p<293> c<291> l<27:20> el<27:21>
                                    n<> u<291> t<Constant_primary> p<292> c<290> l<27:20> el<27:21>
                                      n<> u<290> t<Primary_literal> p<291> c<289> l<27:20> el<27:21>
                                        n<1> u<289> t<INT_CONST> p<290> l<27:20> el<27:21>
                              n<> u<302> t<Attribute_instance> p<372> c<301> s<371> l<28:5> el<28:28>
                                n<> u<301> t<Attr_spec> p<302> c<296> l<28:8> el<28:25>
                                  n<> u<296> t<Attr_name> p<301> c<295> s<300> l<28:8> el<28:21>
                                    n<parallel_case> u<295> t<STRING_CONST> p<296> l<28:8> el<28:21>
                                  n<> u<300> t<Constant_expression> p<301> c<299> l<28:24> el<28:25>
                                    n<> u<299> t<Constant_primary> p<300> c<298> l<28:24> el<28:25>
                                      n<> u<298> t<Primary_literal> p<299> c<297> l<28:24> el<28:25>
                                        n<1> u<297> t<INT_CONST> p<298> l<28:24> el<28:25>
                              n<> u<371> t<Statement_item> p<372> c<370> l<29:5> el<36:12>
                                n<> u<370> t<Case_statement> p<371> c<304> l<29:5> el<36:12>
                                  n<> u<304> t<Case_keyword> p<370> c<303> s<308> l<29:5> el<29:9>
                                    n<> u<303> t<CASE> p<304> l<29:5> el<29:9>
                                  n<> u<308> t<Expression> p<370> c<307> s<328> l<29:11> el<29:12>
                                    n<> u<307> t<Primary> p<308> c<306> l<29:11> el<29:12>
                                      n<> u<306> t<Primary_literal> p<307> c<305> l<29:11> el<29:12>
                                        n<a> u<305> t<STRING_CONST> p<306> l<29:11> el<29:12>
                                  n<> u<328> t<Case_item> p<370> c<312> s<352> l<30:7> el<31:15>
                                    n<> u<312> t<Expression> p<328> c<311> s<327> l<30:7> el<30:12>
                                      n<> u<311> t<Primary> p<312> c<310> l<30:7> el<30:12>
                                        n<> u<310> t<Primary_literal> p<311> c<309> l<30:7> el<30:12>
                                          n<2'b00> u<309> t<INT_CONST> p<310> l<30:7> el<30:12>
                                    n<> u<327> t<Statement_or_null> p<328> c<326> l<31:9> el<31:15>
                                      n<> u<326> t<Statement> p<327> c<325> l<31:9> el<31:15>
                                        n<> u<325> t<Statement_item> p<326> c<324> l<31:9> el<31:15>
                                          n<> u<324> t<Blocking_assignment> p<325> c<323> l<31:9> el<31:14>
                                            n<> u<323> t<Operator_assignment> p<324> c<317> l<31:9> el<31:14>
                                              n<> u<317> t<Variable_lvalue> p<323> c<314> s<318> l<31:9> el<31:10>
                                                n<> u<314> t<Ps_or_hierarchical_identifier> p<317> c<313> s<316> l<31:9> el<31:10>
                                                  n<b> u<313> t<STRING_CONST> p<314> l<31:9> el<31:10>
                                                n<> u<316> t<Select> p<317> c<315> l<31:11> el<31:11>
                                                  n<> u<315> t<Bit_select> p<316> l<31:11> el<31:11>
                                              n<> u<318> t<AssignOp_Assign> p<323> s<322> l<31:11> el<31:12>
                                              n<> u<322> t<Expression> p<323> c<321> l<31:13> el<31:14>
                                                n<> u<321> t<Primary> p<322> c<320> l<31:13> el<31:14>
                                                  n<> u<320> t<Primary_literal> p<321> c<319> l<31:13> el<31:14>
                                                    n<0> u<319> t<INT_CONST> p<320> l<31:13> el<31:14>
                                  n<> u<352> t<Case_item> p<370> c<332> s<368> l<32:7> el<33:15>
                                    n<> u<332> t<Expression> p<352> c<331> s<336> l<32:7> el<32:12>
                                      n<> u<331> t<Primary> p<332> c<330> l<32:7> el<32:12>
                                        n<> u<330> t<Primary_literal> p<331> c<329> l<32:7> el<32:12>
                                          n<2'b01> u<329> t<INT_CONST> p<330> l<32:7> el<32:12>
                                    n<> u<336> t<Expression> p<352> c<335> s<351> l<32:14> el<32:19>
                                      n<> u<335> t<Primary> p<336> c<334> l<32:14> el<32:19>
                                        n<> u<334> t<Primary_literal> p<335> c<333> l<32:14> el<32:19>
                                          n<2'b10> u<333> t<INT_CONST> p<334> l<32:14> el<32:19>
                                    n<> u<351> t<Statement_or_null> p<352> c<350> l<33:9> el<33:15>
                                      n<> u<350> t<Statement> p<351> c<349> l<33:9> el<33:15>
                                        n<> u<349> t<Statement_item> p<350> c<348> l<33:9> el<33:15>
                                          n<> u<348> t<Blocking_assignment> p<349> c<347> l<33:9> el<33:14>
                                            n<> u<347> t<Operator_assignment> p<348> c<341> l<33:9> el<33:14>
                                              n<> u<341> t<Variable_lvalue> p<347> c<338> s<342> l<33:9> el<33:10>
                                                n<> u<338> t<Ps_or_hierarchical_identifier> p<341> c<337> s<340> l<33:9> el<33:10>
                                                  n<b> u<337> t<STRING_CONST> p<338> l<33:9> el<33:10>
                                                n<> u<340> t<Select> p<341> c<339> l<33:11> el<33:11>
                                                  n<> u<339> t<Bit_select> p<340> l<33:11> el<33:11>
                                              n<> u<342> t<AssignOp_Assign> p<347> s<346> l<33:11> el<33:12>
                                              n<> u<346> t<Expression> p<347> c<345> l<33:13> el<33:14>
                                                n<> u<345> t<Primary> p<346> c<344> l<33:13> el<33:14>
                                                  n<> u<344> t<Primary_literal> p<345> c<343> l<33:13> el<33:14>
                                                    n<1> u<343> t<INT_CONST> p<344> l<33:13> el<33:14>
                                  n<> u<368> t<Case_item> p<370> c<367> s<369> l<34:7> el<35:15>
                                    n<> u<367> t<Statement_or_null> p<368> c<366> l<35:9> el<35:15>
                                      n<> u<366> t<Statement> p<367> c<365> l<35:9> el<35:15>
                                        n<> u<365> t<Statement_item> p<366> c<364> l<35:9> el<35:15>
                                          n<> u<364> t<Blocking_assignment> p<365> c<363> l<35:9> el<35:14>
                                            n<> u<363> t<Operator_assignment> p<364> c<357> l<35:9> el<35:14>
                                              n<> u<357> t<Variable_lvalue> p<363> c<354> s<358> l<35:9> el<35:10>
                                                n<> u<354> t<Ps_or_hierarchical_identifier> p<357> c<353> s<356> l<35:9> el<35:10>
                                                  n<b> u<353> t<STRING_CONST> p<354> l<35:9> el<35:10>
                                                n<> u<356> t<Select> p<357> c<355> l<35:11> el<35:11>
                                                  n<> u<355> t<Bit_select> p<356> l<35:11> el<35:11>
                                              n<> u<358> t<AssignOp_Assign> p<363> s<362> l<35:11> el<35:12>
                                              n<> u<362> t<Expression> p<363> c<361> l<35:13> el<35:14>
                                                n<> u<361> t<Primary> p<362> c<360> l<35:13> el<35:14>
                                                  n<> u<360> t<Primary_literal> p<361> c<359> l<35:13> el<35:14>
                                                    n<0> u<359> t<INT_CONST> p<360> l<35:13> el<35:14>
                                  n<> u<369> t<ENDCASE> p<370> l<36:5> el<36:12>
                          n<> u<374> t<END> p<375> l<37:3> el<37:6>
        n<> u<384> t<ENDMODULE> p<385> l<41:1> el<41:10>
AST_DEBUG_END
AST_DEBUG_BEGIN
Count: 210
LIB: work
FILE: ${SURELOG_DIR}/tests/Attributes/test_attributes.sv
n<> u<209> t<Top_level_rule> c<1> l<2:1> el<59:1>
  n<> u<1> t<Null_rule> p<209> s<208> l<2:1> el<2:1>
  n<> u<208> t<Source_text> p<209> c<10> l<2:1> el<57:13>
    n<> u<10> t<Description> p<208> c<9> s<137> l<2:1> el<4:11>
      n<> u<9> t<Package_declaration> p<10> c<6> l<2:1> el<4:11>
        n<> u<6> t<Attribute_instance> p<9> c<5> s<2> l<2:1> el<2:26>
          n<> u<5> t<Attr_spec> p<6> c<4> l<2:4> el<2:23>
            n<> u<4> t<Attr_name> p<5> c<3> l<2:4> el<2:23>
              n<myPackageAttribute1> u<3> t<STRING_CONST> p<4> l<2:4> el<2:23>
        n<> u<2> t<PACKAGE> p<9> s<7> l<3:1> el<3:8>
        n<myPackage> u<7> t<STRING_CONST> p<9> s<8> l<3:9> el<3:18>
        n<> u<8> t<ENDPACKAGE> p<9> l<4:1> el<4:11>
    n<> u<137> t<Description> p<208> c<136> s<157> l<7:1> el<27:13>
      n<> u<136> t<Udp_declaration> p<137> c<22> l<7:1> el<27:13>
        n<> u<22> t<Udp_nonansi_declaration> p<136> c<15> s<25> l<7:1> el<7:72>
          n<> u<15> t<Attribute_instance> p<22> c<14> s<11> l<7:1> el<7:20>
            n<> u<14> t<Attr_spec> p<15> c<13> l<7:4> el<7:17>
              n<> u<13> t<Attr_name> p<14> c<12> l<7:4> el<7:17>
                n<attribute_udp> u<12> t<STRING_CONST> p<13> l<7:4> el<7:17>
          n<> u<11> t<PRIMITIVE> p<22> s<16> l<7:21> el<7:30>
          n<multiplexer> u<16> t<STRING_CONST> p<22> s<21> l<7:31> el<7:42>
          n<> u<21> t<Udp_port_list> p<22> c<17> l<7:44> el<7:70>
            n<mux> u<17> t<STRING_CONST> p<21> s<18> l<7:44> el<7:47>
            n<control> u<18> t<STRING_CONST> p<21> s<19> l<7:49> el<7:56>
            n<dataA> u<19> t<STRING_CONST> p<21> s<20> l<7:58> el<7:63>
            n<dataB> u<20> t<STRING_CONST> p<21> l<7:65> el<7:70>
        n<> u<25> t<Udp_port_declaration> p<136> c<24> s<31> l<8:1> el<8:12>
          n<> u<24> t<Udp_output_declaration> p<25> c<23> l<8:1> el<8:11>
            n<mux> u<23> t<STRING_CONST> p<24> l<8:8> el<8:11>
        n<> u<31> t<Udp_port_declaration> p<136> c<30> s<134> l<9:1> el<9:29>
          n<> u<30> t<Udp_input_declaration> p<31> c<29> l<9:1> el<9:28>
            n<> u<29> t<Identifier_list> p<30> c<26> l<9:7> el<9:28>
              n<control> u<26> t<STRING_CONST> p<29> s<27> l<9:7> el<9:14>
              n<dataA> u<27> t<STRING_CONST> p<29> s<28> l<9:16> el<9:21>
              n<dataB> u<28> t<STRING_CONST> p<29> l<9:23> el<9:28>
        n<> u<134> t<Udp_body> p<136> c<133> s<135> l<10:1> el<26:9>
          n<> u<133> t<Combinational_body> p<134> c<37> l<10:1> el<26:9>
            n<> u<37> t<Combinational_entry> p<133> c<34> s<43> l<12:1> el<12:10>
              n<> u<34> t<Level_input_list> p<37> c<33> s<36> l<12:1> el<12:4>
                n<> u<33> t<Level_symbol> p<34> c<32> l<12:1> el<12:4>
                  n<010> u<32> t<INT_CONST> p<33> l<12:1> el<12:4>
              n<> u<36> t<Output_symbol> p<37> c<35> l<12:7> el<12:8>
                n<1> u<35> t<INT_CONST> p<36> l<12:7> el<12:8>
            n<> u<43> t<Combinational_entry> p<133> c<40> s<51> l<13:1> el<13:10>
              n<> u<40> t<Level_input_list> p<43> c<39> s<42> l<13:1> el<13:4>
                n<> u<39> t<Level_symbol> p<40> c<38> l<13:1> el<13:4>
                  n<011> u<38> t<INT_CONST> p<39> l<13:1> el<13:4>
              n<> u<42> t<Output_symbol> p<43> c<41> l<13:7> el<13:8>
                n<1> u<41> t<INT_CONST> p<42> l<13:7> el<13:8>
            n<> u<51> t<Combinational_entry> p<133> c<48> s<57> l<14:1> el<14:11>
              n<> u<48> t<Level_input_list> p<51> c<45> s<50> l<14:1> el<14:5>
                n<> u<45> t<Level_symbol> p<48> c<44> s<47> l<14:1> el<14:3>
                  n<01> u<44> t<INT_CONST> p<45> l<14:1> el<14:3>
                n<> u<47> t<Level_symbol> p<48> c<46> l<14:4> el<14:5>
                  n<x> u<46> t<STRING_CONST> p<47> l<14:4> el<14:5>
              n<> u<50> t<Output_symbol> p<51> c<49> l<14:8> el<14:9>
                n<1> u<49> t<INT_CONST> p<50> l<14:8> el<14:9>
            n<> u<57> t<Combinational_entry> p<133> c<54> s<63> l<15:1> el<15:10>
              n<> u<54> t<Level_input_list> p<57> c<53> s<56> l<15:1> el<15:4>
                n<> u<53> t<Level_symbol> p<54> c<52> l<15:1> el<15:4>
                  n<000> u<52> t<INT_CONST> p<53> l<15:1> el<15:4>
              n<> u<56> t<Output_symbol> p<57> c<55> l<15:7> el<15:8>
                n<0> u<55> t<INT_CONST> p<56> l<15:7> el<15:8>
            n<> u<63> t<Combinational_entry> p<133> c<60> s<71> l<16:1> el<16:10>
              n<> u<60> t<Level_input_list> p<63> c<59> s<62> l<16:1> el<16:4>
                n<> u<59> t<Level_symbol> p<60> c<58> l<16:1> el<16:4>
                  n<001> u<58> t<INT_CONST> p<59> l<16:1> el<16:4>
              n<> u<62> t<Output_symbol> p<63> c<61> l<16:7> el<16:8>
                n<0> u<61> t<INT_CONST> p<62> l<16:7> el<16:8>
            n<> u<71> t<Combinational_entry> p<133> c<68> s<77> l<17:1> el<17:11>
              n<> u<68> t<Level_input_list> p<71> c<65> s<70> l<17:1> el<17:5>
                n<> u<65> t<Level_symbol> p<68> c<64> s<67> l<17:1> el<17:3>
                  n<00> u<64> t<INT_CONST> p<65> l<17:1> el<17:3>
                n<> u<67> t<Level_symbol> p<68> c<66> l<17:4> el<17:5>
                  n<x> u<66> t<STRING_CONST> p<67> l<17:4> el<17:5>
              n<> u<70> t<Output_symbol> p<71> c<69> l<17:8> el<17:9>
                n<0> u<69> t<INT_CONST> p<70> l<17:8> el<17:9>
            n<> u<77> t<Combinational_entry> p<133> c<74> s<83> l<18:1> el<18:10>
              n<> u<74> t<Level_input_list> p<77> c<73> s<76> l<18:1> el<18:4>
                n<> u<73> t<Level_symbol> p<74> c<72> l<18:1> el<18:4>
                  n<101> u<72> t<INT_CONST> p<73> l<18:1> el<18:4>
              n<> u<76> t<Output_symbol> p<77> c<75> l<18:7> el<18:8>
                n<1> u<75> t<INT_CONST> p<76> l<18:7> el<18:8>
            n<> u<83> t<Combinational_entry> p<133> c<80> s<93> l<19:1> el<19:10>
              n<> u<80> t<Level_input_list> p<83> c<79> s<82> l<19:1> el<19:4>
                n<> u<79> t<Level_symbol> p<80> c<78> l<19:1> el<19:4>
                  n<111> u<78> t<INT_CONST> p<79> l<19:1> el<19:4>
              n<> u<82> t<Output_symbol> p<83> c<81> l<19:7> el<19:8>
                n<1> u<81> t<INT_CONST> p<82> l<19:7> el<19:8>
            n<> u<93> t<Combinational_entry> p<133> c<90> s<99> l<20:1> el<20:12>
              n<> u<90> t<Level_input_list> p<93> c<85> s<92> l<20:1> el<20:6>
                n<> u<85> t<Level_symbol> p<90> c<84> s<87> l<20:1> el<20:2>
                  n<1> u<84> t<INT_CONST> p<85> l<20:1> el<20:2>
                n<> u<87> t<Level_symbol> p<90> c<86> s<89> l<20:3> el<20:4>
                  n<x> u<86> t<STRING_CONST> p<87> l<20:3> el<20:4>
                n<> u<89> t<Level_symbol> p<90> c<88> l<20:5> el<20:6>
                  n<1> u<88> t<INT_CONST> p<89> l<20:5> el<20:6>
              n<> u<92> t<Output_symbol> p<93> c<91> l<20:9> el<20:10>
                n<1> u<91> t<INT_CONST> p<92> l<20:9> el<20:10>
            n<> u<99> t<Combinational_entry> p<133> c<96> s<105> l<21:1> el<21:10>
              n<> u<96> t<Level_input_list> p<99> c<95> s<98> l<21:1> el<21:4>
                n<> u<95> t<Level_symbol> p<96> c<94> l<21:1> el<21:4>
                  n<100> u<94> t<INT_CONST> p<95> l<21:1> el<21:4>
              n<> u<98> t<Output_symbol> p<99> c<97> l<21:7> el<21:8>
                n<0> u<97> t<INT_CONST> p<98> l<21:7> el<21:8>
            n<> u<105> t<Combinational_entry> p<133> c<102> s<115> l<22:1> el<22:10>
              n<> u<102> t<Level_input_list> p<105> c<101> s<104> l<22:1> el<22:4>
                n<> u<101> t<Level_symbol> p<102> c<100> l<22:1> el<22:4>
                  n<110> u<100> t<INT_CONST> p<101> l<22:1> el<22:4>
              n<> u<104> t<Output_symbol> p<105> c<103> l<22:7> el<22:8>
                n<0> u<103> t<INT_CONST> p<104> l<22:7> el<22:8>
            n<> u<115> t<Combinational_entry> p<133> c<112> s<123> l<23:1> el<23:12>
              n<> u<112> t<Level_input_list> p<115> c<107> s<114> l<23:1> el<23:6>
                n<> u<107> t<Level_symbol> p<112> c<106> s<109> l<23:1> el<23:2>
                  n<1> u<106> t<INT_CONST> p<107> l<23:1> el<23:2>
                n<> u<109> t<Level_symbol> p<112> c<108> s<111> l<23:3> el<23:4>
                  n<x> u<108> t<STRING_CONST> p<109> l<23:3> el<23:4>
                n<> u<111> t<Level_symbol> p<112> c<110> l<23:5> el<23:6>
                  n<0> u<110> t<INT_CONST> p<111> l<23:5> el<23:6>
              n<> u<114> t<Output_symbol> p<115> c<113> l<23:9> el<23:10>
                n<0> u<113> t<INT_CONST> p<114> l<23:9> el<23:10>
            n<> u<123> t<Combinational_entry> p<133> c<120> s<131> l<24:1> el<24:11>
              n<> u<120> t<Level_input_list> p<123> c<117> s<122> l<24:1> el<24:5>
                n<> u<117> t<Level_symbol> p<120> c<116> s<119> l<24:1> el<24:2>
                  n<x> u<116> t<STRING_CONST> p<117> l<24:1> el<24:2>
                n<> u<119> t<Level_symbol> p<120> c<118> l<24:3> el<24:5>
                  n<00> u<118> t<INT_CONST> p<119> l<24:3> el<24:5>
              n<> u<122> t<Output_symbol> p<123> c<121> l<24:8> el<24:9>
                n<0> u<121> t<INT_CONST> p<122> l<24:8> el<24:9>
            n<> u<131> t<Combinational_entry> p<133> c<128> s<132> l<25:1> el<25:11>
              n<> u<128> t<Level_input_list> p<131> c<125> s<130> l<25:1> el<25:5>
                n<> u<125> t<Level_symbol> p<128> c<124> s<127> l<25:1> el<25:2>
                  n<x> u<124> t<STRING_CONST> p<125> l<25:1> el<25:2>
                n<> u<127> t<Level_symbol> p<128> c<126> l<25:3> el<25:5>
                  n<11> u<126> t<INT_CONST> p<127> l<25:3> el<25:5>
              n<> u<130> t<Output_symbol> p<131> c<129> l<25:8> el<25:9>
                n<1> u<129> t<INT_CONST> p<130> l<25:8> el<25:9>
            n<> u<132> t<ENDTABLE> p<133> l<26:1> el<26:9>
        n<> u<135> t<ENDPRIMITIVE> p<136> l<27:1> el<27:13>
    n<> u<157> t<Description> p<208> c<156> s<177> l<31:1> el<39:10>
      n<> u<156> t<Module_declaration> p<157> c<144> l<31:1> el<39:10>
        n<> u<144> t<Module_ansi_header> p<156> c<141> s<154> l<31:1> el<32:12>
          n<> u<141> t<Attribute_instance> p<144> c<140> s<142> l<31:1> el<31:18>
            n<> u<140> t<Attr_spec> p<141> c<139> l<31:4> el<31:15>
              n<> u<139> t<Attr_name> p<140> c<138> l<31:4> el<31:15>
                n<mymoduleTop> u<138> t<STRING_CONST> p<139> l<31:4> el<31:15>
          n<module> u<142> t<Module_keyword> p<144> s<143> l<32:1> el<32:7>
          n<top> u<143> t<STRING_CONST> p<144> l<32:8> el<32:11>
        n<> u<154> t<Non_port_module_item> p<156> c<153> s<155> l<34:3> el<36:12>
          n<> u<153> t<Module_declaration> p<154> c<151> l<34:3> el<36:12>
            n<> u<151> t<Module_ansi_header> p<153> c<148> s<152> l<34:3> el<35:15>
              n<> u<148> t<Attribute_instance> p<151> c<147> s<149> l<34:3> el<34:21>
                n<> u<147> t<Attr_spec> p<148> c<146> l<34:6> el<34:18>
                  n<> u<146> t<Attr_name> p<147> c<145> l<34:6> el<34:18>
                    n<mymoduleTop2> u<145> t<STRING_CONST> p<146> l<34:6> el<34:18>
              n<module> u<149> t<Module_keyword> p<151> s<150> l<35:3> el<35:9>
              n<top2> u<150> t<STRING_CONST> p<151> l<35:10> el<35:14>
            n<> u<152> t<ENDMODULE> p<153> l<36:3> el<36:12>
        n<> u<155> t<ENDMODULE> p<156> l<39:1> el<39:10>
    n<> u<177> t<Description> p<208> c<161> s<180> l<42:1> el<49:9>
      n<> u<161> t<Attribute_instance> p<177> c<160> s<176> l<42:1> el<42:22>
        n<> u<160> t<Attr_spec> p<161> c<159> l<42:4> el<42:19>
          n<> u<159> t<Attr_name> p<160> c<158> l<42:4> el<42:19>
            n<class_attribute> u<158> t<STRING_CONST> p<159> l<42:4> el<42:19>
      n<> u<176> t<Package_item> p<177> c<175> l<42:23> el<49:9>
        n<> u<175> t<Package_or_generate_item_declaration> p<176> c<174> l<42:23> el<49:9>
          n<> u<174> t<Class_declaration> p<175> c<172> l<42:23> el<49:9>
            n<> u<172> t<CLASS> p<174> s<162> l<42:23> el<42:28>
            n<toto> u<162> t<STRING_CONST> p<174> s<171> l<42:29> el<42:33>
            n<> u<171> t<Class_item> p<174> c<166> s<173> l<45:3> el<46:11>
              n<> u<166> t<Attribute_instance> p<171> c<165> s<170> l<45:3> el<45:24>
                n<> u<165> t<Attr_spec> p<166> c<164> l<45:6> el<45:22>
                  n<> u<164> t<Attr_name> p<165> c<163> l<45:6> el<45:22>
                    n<class_attribute2> u<163> t<STRING_CONST> p<164> l<45:6> el<45:22>
              n<> u<170> t<Class_declaration> p<171> c<168> l<45:25> el<46:11>
                n<> u<168> t<CLASS> p<170> s<167> l<45:25> el<45:30>
                n<tata> u<167> t<STRING_CONST> p<170> s<169> l<45:31> el<45:35>
                n<> u<169> t<ENDCLASS> p<170> l<46:3> el<46:11>
            n<> u<173> t<ENDCLASS> p<174> l<49:1> el<49:9>
    n<> u<180> t<Description> p<208> c<179> s<207> l<49:9> el<49:10>
      n<> u<179> t<Package_item> p<180> c<178> l<49:9> el<49:10>
        n<> u<178> t<Package_or_generate_item_declaration> p<179> l<49:9> el<49:10>
    n<> u<207> t<Description> p<208> c<206> l<52:1> el<57:13>
      n<> u<206> t<Interface_declaration> p<207> c<188> l<52:1> el<57:13>
        n<> u<188> t<Interface_ansi_header> p<206> c<185> s<199> l<52:1> el<52:36>
          n<> u<185> t<Attribute_instance> p<188> c<184> s<181> l<52:1> el<52:21>
            n<> u<184> t<Attr_spec> p<185> c<183> l<52:4> el<52:18>
              n<> u<183> t<Attr_name> p<184> c<182> l<52:4> el<52:18>
                n<test_interface> u<182> t<STRING_CONST> p<183> l<52:4> el<52:18>
          n<> u<181> t<INTERFACE> p<188> s<187> l<52:22> el<52:31>
          n<itf> u<187> t<Interface_identifier> p<188> c<186> l<52:32> el<52:35>
            n<itf> u<186> t<STRING_CONST> p<187> l<52:32> el<52:35>
        n<> u<199> t<Non_port_interface_item> p<206> c<198> s<204> l<54:3> el<55:15>
          n<> u<198> t<Interface_declaration> p<199> c<196> l<54:3> el<55:15>
            n<> u<196> t<Interface_ansi_header> p<198> c<193> s<197> l<54:3> el<54:40>
              n<> u<193> t<Attribute_instance> p<196> c<192> s<189> l<54:3> el<54:24>
                n<> u<192> t<Attr_spec> p<193> c<191> l<54:6> el<54:21>
                  n<> u<191> t<Attr_name> p<192> c<190> l<54:6> el<54:21>
                    n<test_interface2> u<190> t<STRING_CONST> p<191> l<54:6> el<54:21>
              n<> u<189> t<INTERFACE> p<196> s<195> l<54:25> el<54:34>
              n<itf2> u<195> t<Interface_identifier> p<196> c<194> l<54:35> el<54:39>
                n<itf2> u<194> t<STRING_CONST> p<195> l<54:35> el<54:39>
            n<> u<197> t<ENDINTERFACE> p<198> l<55:3> el<55:15>
        n<> u<204> t<Non_port_interface_item> p<206> c<203> s<205> l<55:15> el<55:16>
          n<> u<203> t<Interface_or_generate_item> p<204> c<202> l<55:15> el<55:16>
            n<> u<202> t<Module_common_item> p<203> c<201> l<55:15> el<55:16>
              n<> u<201> t<Module_or_generate_item_declaration> p<202> c<200> l<55:15> el<55:16>
                n<> u<200> t<Package_or_generate_item_declaration> p<201> l<55:15> el<55:16>
        n<> u<205> t<ENDINTERFACE> p<206> l<57:1> el<57:13>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/Attributes/dut.sv:1:1: No timescale set for "bar".
[WRN:PA0205] ${SURELOG_DIR}/tests/Attributes/dut.sv:13:1: No timescale set for "foo".
[WRN:PA0205] ${SURELOG_DIR}/tests/Attributes/test_attributes.sv:2:1: No timescale set for "myPackage".
[WRN:PA0205] ${SURELOG_DIR}/tests/Attributes/test_attributes.sv:7:1: No timescale set for "multiplexer".
[WRN:PA0205] ${SURELOG_DIR}/tests/Attributes/test_attributes.sv:31:1: No timescale set for "top".
[WRN:PA0205] ${SURELOG_DIR}/tests/Attributes/test_attributes.sv:34:3: No timescale set for "top2".
[WRN:PA0205] ${SURELOG_DIR}/tests/Attributes/test_attributes.sv:52:1: No timescale set for "itf".
[WRN:PA0205] ${SURELOG_DIR}/tests/Attributes/test_attributes.sv:54:3: No timescale set for "itf2".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/Attributes/dut.sv:1:1: Compile module "work@bar".
[INF:CP0303] ${SURELOG_DIR}/tests/Attributes/dut.sv:13:1: Compile module "work@foo".
[INF:CP0304] ${SURELOG_DIR}/tests/Attributes/test_attributes.sv:52:1: Compile interface "work@itf".
[INF:CP0304] ${SURELOG_DIR}/tests/Attributes/test_attributes.sv:54:3: Compile interface "work@itf2".
[INF:CP0305] ${SURELOG_DIR}/tests/Attributes/test_attributes.sv:7:1: Compile udp "work@multiplexer".
[INF:CP0303] ${SURELOG_DIR}/tests/Attributes/test_attributes.sv:31:1: Compile module "work@top".
[INF:CP0303] ${SURELOG_DIR}/tests/Attributes/test_attributes.sv:34:3: Compile module "work@top::top2".
[INF:CP0302] Compile class "builtin::mailbox".
[INF:CP0302] Compile class "builtin::process".
[INF:CP0302] Compile class "builtin::semaphore".
[INF:CP0302] ${SURELOG_DIR}/tests/Attributes/test_attributes.sv:42:23: Compile class "work@toto".
[INF:CP0302] ${SURELOG_DIR}/tests/Attributes/test_attributes.sv:45:25: Compile class "work@toto::tata".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Always                                                 1
Assignment                                             5
Attribute                                             24
Begin                                                  1
CaseItem                                               3
CaseStmt                                               1
ClassDefn                                             10
ClassTypespec                                          1
Constant                                              23
ContAssign                                             2
Design                                                 1
EnumConst                                              5
EnumTypespec                                           1
EventControl                                           1
Function                                               9
IODecl                                                15
IfElse                                                 1
Initial                                                1
IntTypespec                                            9
Interface                                              2
LogicNet                                              12
LogicTypespec                                         17
Module                                                 4
ModuleTypespec                                         1
Operation                                              4
Package                                                2
Port                                                  12
RefModule                                              1
RefObj                                                18
RefTypespec                                           28
TableEntry                                            14
Task                                                   9
UdpDefn                                                1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/Attributes/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiAllPackages:
\_Package: (builtin)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:builtin
  |vpiInternalScope:
  \_ClassDefn: (builtin::array)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:array
    |vpiFullName:builtin::array
  |vpiInternalScope:
  \_ClassDefn: (builtin::queue)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:queue
    |vpiFullName:builtin::queue
  |vpiInternalScope:
  \_ClassDefn: (builtin::string)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:string
    |vpiFullName:builtin::string
  |vpiInternalScope:
  \_ClassDefn: (builtin::system)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:system
    |vpiFullName:builtin::system
  |vpiInternalScope:
  \_ClassDefn: (builtin::any_sverilog_class)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:any_sverilog_class
    |vpiFullName:builtin::any_sverilog_class
  |vpiInternalScope:
  \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/Attributes/builtin.sv, line:1:3, endln:27:11
    |vpiParent:
    \_Package: (builtin)
    |vpiName:mailbox
    |vpiFullName:builtin::mailbox
    |vpiInternalScope:
    \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/Attributes/builtin.sv, line:1:3, endln:27:11
      |vpiName:num
      |vpiFullName:builtin::mailbox::num
      |vpiTypedef:
      \_IntTypespec: , line:6:14, endln:6:17
        |vpiParent:
        \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:6:14, endln:6:17
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::mailbox::num), line:6:14, endln:6:17
        |vpiParent:
        \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
        |vpiFullName:builtin::mailbox::num
        |vpiActual:
        \_IntTypespec: , line:6:14, endln:6:17
    |vpiInternalScope:
    \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/Attributes/builtin.sv, line:1:3, endln:27:11
      |vpiName:put
      |vpiFullName:builtin::mailbox::put
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (message), line:9:15, endln:9:22
        |vpiParent:
        \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
        |vpiDirection:1
        |vpiName:message
    |vpiInternalScope:
    \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/Attributes/builtin.sv, line:1:3, endln:27:11
      |vpiName:try_put
      |vpiFullName:builtin::mailbox::try_put
      |vpiTypedef:
      \_LogicTypespec: 
        |vpiParent:
        \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
      |vpiImportTypespec:
      \_LogicTypespec: 
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::mailbox::try_put)
        |vpiParent:
        \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
        |vpiFullName:builtin::mailbox::try_put
        |vpiActual:
        \_LogicTypespec: 
      |vpiIODecl:
      \_IODecl: (message), line:12:23, endln:12:30
        |vpiParent:
        \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
        |vpiDirection:1
        |vpiName:message
    |vpiInternalScope:
    \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/Attributes/builtin.sv, line:1:3, endln:27:11
      |vpiName:get
      |vpiFullName:builtin::mailbox::get
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (message), line:15:19, endln:15:26
        |vpiParent:
        \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
        |vpiDirection:6
        |vpiName:message
    |vpiInternalScope:
    \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/Attributes/builtin.sv, line:1:3, endln:27:11
      |vpiName:try_get
      |vpiFullName:builtin::mailbox::try_get
      |vpiTypedef:
      \_IntTypespec: , line:18:14, endln:18:17
        |vpiParent:
        \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:18:14, endln:18:17
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::mailbox::try_get), line:18:14, endln:18:17
        |vpiParent:
        \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
        |vpiFullName:builtin::mailbox::try_get
        |vpiActual:
        \_IntTypespec: , line:18:14, endln:18:17
      |vpiIODecl:
      \_IODecl: (message), line:18:31, endln:18:38
        |vpiParent:
        \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
        |vpiDirection:6
        |vpiName:message
    |vpiInternalScope:
    \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/Attributes/builtin.sv, line:1:3, endln:27:11
      |vpiName:peek
      |vpiFullName:builtin::mailbox::peek
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (message), line:21:20, endln:21:27
        |vpiParent:
        \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
        |vpiDirection:6
        |vpiName:message
    |vpiInternalScope:
    \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/Attributes/builtin.sv, line:1:3, endln:27:11
      |vpiName:try_peek
      |vpiFullName:builtin::mailbox::try_peek
      |vpiTypedef:
      \_IntTypespec: , line:24:14, endln:24:17
        |vpiParent:
        \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:24:14, endln:24:17
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::mailbox::try_peek), line:24:14, endln:24:17
        |vpiParent:
        \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
        |vpiFullName:builtin::mailbox::try_peek
        |vpiActual:
        \_IntTypespec: , line:24:14, endln:24:17
      |vpiIODecl:
      \_IODecl: (message), line:24:31, endln:24:38
        |vpiParent:
        \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
        |vpiDirection:6
        |vpiName:message
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
    |vpiImportTypespec:
    \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
    |vpiImportTypespec:
    \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
    |vpiImportTypespec:
    \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
    |vpiMethod:
    \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
    |vpiMethod:
    \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
    |vpiMethod:
    \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
    |vpiMethod:
    \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
    |vpiMethod:
    \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
    |vpiMethod:
    \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
    |vpiMethod:
    \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
  |vpiInternalScope:
  \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/Attributes/builtin.sv, line:30:3, endln:52:11
    |vpiParent:
    \_Package: (builtin)
    |vpiName:process
    |vpiFullName:builtin::process
    |vpiInternalScope:
    \_Function: (builtin::process::self), line:34:5, endln:35:16
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/Attributes/builtin.sv, line:30:3, endln:52:11
      |vpiName:self
      |vpiFullName:builtin::process::self
      |vpiTypedef:
      \_ClassTypespec: (process), line:34:21, endln:34:28
        |vpiParent:
        \_Function: (builtin::process::self), line:34:5, endln:35:16
        |vpiName:process
        |vpiClassDefn:
        \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/Attributes/builtin.sv, line:30:3, endln:52:11
      |vpiImportTypespec:
      \_ClassTypespec: (process), line:34:21, endln:34:28
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::process::self::process), line:34:21, endln:34:28
        |vpiParent:
        \_Function: (builtin::process::self), line:34:5, endln:35:16
        |vpiName:process
        |vpiFullName:builtin::process::self::process
        |vpiActual:
        \_ClassTypespec: (process), line:34:21, endln:34:28
    |vpiInternalScope:
    \_Function: (builtin::process::status), line:37:5, endln:38:16
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/Attributes/builtin.sv, line:30:3, endln:52:11
      |vpiName:status
      |vpiFullName:builtin::process::status
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::process::status::state), line:37:14, endln:37:19
        |vpiParent:
        \_Function: (builtin::process::status), line:37:5, endln:38:16
        |vpiName:state
        |vpiFullName:builtin::process::status::state
        |vpiActual:
        \_EnumTypespec: (state), line:32:13, endln:32:73
    |vpiInternalScope:
    \_Task: (builtin::process::kill), line:40:5, endln:41:12
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/Attributes/builtin.sv, line:30:3, endln:52:11
      |vpiName:kill
      |vpiFullName:builtin::process::kill
      |vpiMethod:1
      |vpiVisibility:1
    |vpiInternalScope:
    \_Task: (builtin::process::await), line:43:5, endln:44:12
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/Attributes/builtin.sv, line:30:3, endln:52:11
      |vpiName:await
      |vpiFullName:builtin::process::await
      |vpiMethod:1
      |vpiVisibility:1
    |vpiInternalScope:
    \_Task: (builtin::process::suspend), line:46:5, endln:47:12
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/Attributes/builtin.sv, line:30:3, endln:52:11
      |vpiName:suspend
      |vpiFullName:builtin::process::suspend
      |vpiMethod:1
      |vpiVisibility:1
    |vpiInternalScope:
    \_Task: (builtin::process::resume), line:49:5, endln:50:12
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/Attributes/builtin.sv, line:30:3, endln:52:11
      |vpiName:resume
      |vpiFullName:builtin::process::resume
      |vpiMethod:1
      |vpiVisibility:1
    |vpiTypedef:
    \_EnumTypespec: (state), line:32:13, endln:32:73
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/Attributes/builtin.sv, line:30:3, endln:52:11
      |vpiName:state
      |vpiEnumConst:
      \_EnumConst: (FINISHED), line:32:20, endln:32:28
        |vpiParent:
        \_EnumTypespec: (state), line:32:13, endln:32:73
        |vpiName:FINISHED
        |INT:0
        |vpiDecompile:0
        |vpiSize:64
      |vpiEnumConst:
      \_EnumConst: (RUNNING), line:32:30, endln:32:37
        |vpiParent:
        \_EnumTypespec: (state), line:32:13, endln:32:73
        |vpiName:RUNNING
        |INT:1
        |vpiDecompile:1
        |vpiSize:64
      |vpiEnumConst:
      \_EnumConst: (WAITING), line:32:39, endln:32:46
        |vpiParent:
        \_EnumTypespec: (state), line:32:13, endln:32:73
        |vpiName:WAITING
        |INT:2
        |vpiDecompile:2
        |vpiSize:64
      |vpiEnumConst:
      \_EnumConst: (SUSPENDED), line:32:48, endln:32:57
        |vpiParent:
        \_EnumTypespec: (state), line:32:13, endln:32:73
        |vpiName:SUSPENDED
        |INT:3
        |vpiDecompile:3
        |vpiSize:64
      |vpiEnumConst:
      \_EnumConst: (KILLED), line:32:59, endln:32:65
        |vpiParent:
        \_EnumTypespec: (state), line:32:13, endln:32:73
        |vpiName:KILLED
        |INT:4
        |vpiDecompile:4
        |vpiSize:64
    |vpiImportTypespec:
    \_EnumTypespec: (state), line:32:13, endln:32:73
    |vpiImportTypespec:
    \_Function: (builtin::process::self), line:34:5, endln:35:16
    |vpiImportTypespec:
    \_Function: (builtin::process::status), line:37:5, endln:38:16
    |vpiImportTypespec:
    \_Task: (builtin::process::kill), line:40:5, endln:41:12
    |vpiImportTypespec:
    \_Task: (builtin::process::await), line:43:5, endln:44:12
    |vpiImportTypespec:
    \_Task: (builtin::process::suspend), line:46:5, endln:47:12
    |vpiImportTypespec:
    \_Task: (builtin::process::resume), line:49:5, endln:50:12
    |vpiMethod:
    \_Function: (builtin::process::self), line:34:5, endln:35:16
    |vpiMethod:
    \_Function: (builtin::process::status), line:37:5, endln:38:16
    |vpiMethod:
    \_Task: (builtin::process::kill), line:40:5, endln:41:12
    |vpiMethod:
    \_Task: (builtin::process::await), line:43:5, endln:44:12
    |vpiMethod:
    \_Task: (builtin::process::suspend), line:46:5, endln:47:12
    |vpiMethod:
    \_Task: (builtin::process::resume), line:49:5, endln:50:12
  |vpiInternalScope:
  \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/Attributes/builtin.sv, line:55:3, endln:69:11
    |vpiParent:
    \_Package: (builtin)
    |vpiName:semaphore
    |vpiFullName:builtin::semaphore
    |vpiInternalScope:
    \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
      |vpiParent:
      \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/Attributes/builtin.sv, line:55:3, endln:69:11
      |vpiName:put
      |vpiFullName:builtin::semaphore::put
      |vpiTypedef:
      \_IntTypespec: , line:60:14, endln:60:17
        |vpiParent:
        \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:60:14, endln:60:17
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (keyCount), line:60:18, endln:60:26
        |vpiParent:
        \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
        |vpiDirection:1
        |vpiName:keyCount
        |vpiExpr:
        \_Constant: , line:60:29, endln:60:30
          |vpiParent:
          \_IODecl: (keyCount), line:60:18, endln:60:26
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiTypedef:
        \_RefTypespec: (builtin::semaphore::put::keyCount), line:60:14, endln:60:17
          |vpiParent:
          \_IODecl: (keyCount), line:60:18, endln:60:26
          |vpiFullName:builtin::semaphore::put::keyCount
          |vpiActual:
          \_IntTypespec: , line:60:14, endln:60:17
    |vpiInternalScope:
    \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
      |vpiParent:
      \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/Attributes/builtin.sv, line:55:3, endln:69:11
      |vpiName:get
      |vpiFullName:builtin::semaphore::get
      |vpiTypedef:
      \_IntTypespec: , line:63:14, endln:63:17
        |vpiParent:
        \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:63:14, endln:63:17
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (keyCount), line:63:18, endln:63:26
        |vpiParent:
        \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
        |vpiDirection:1
        |vpiName:keyCount
        |vpiExpr:
        \_Constant: , line:63:29, endln:63:30
          |vpiParent:
          \_IODecl: (keyCount), line:63:18, endln:63:26
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiTypedef:
        \_RefTypespec: (builtin::semaphore::get::keyCount), line:63:14, endln:63:17
          |vpiParent:
          \_IODecl: (keyCount), line:63:18, endln:63:26
          |vpiFullName:builtin::semaphore::get::keyCount
          |vpiActual:
          \_IntTypespec: , line:63:14, endln:63:17
    |vpiInternalScope:
    \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
      |vpiParent:
      \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/Attributes/builtin.sv, line:55:3, endln:69:11
      |vpiName:try_get
      |vpiFullName:builtin::semaphore::try_get
      |vpiTypedef:
      \_IntTypespec: , line:66:14, endln:66:17
        |vpiParent:
        \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
        |vpiSigned:1
      |vpiTypedef:
      \_IntTypespec: , line:66:26, endln:66:29
        |vpiParent:
        \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:66:14, endln:66:17
      |vpiImportTypespec:
      \_IntTypespec: , line:66:26, endln:66:29
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::semaphore::try_get), line:66:14, endln:66:17
        |vpiParent:
        \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
        |vpiFullName:builtin::semaphore::try_get
        |vpiActual:
        \_IntTypespec: , line:66:14, endln:66:17
      |vpiIODecl:
      \_IODecl: (keyCount), line:66:30, endln:66:38
        |vpiParent:
        \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
        |vpiDirection:1
        |vpiName:keyCount
        |vpiExpr:
        \_Constant: , line:66:41, endln:66:42
          |vpiParent:
          \_IODecl: (keyCount), line:66:30, endln:66:38
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiTypedef:
        \_RefTypespec: (builtin::semaphore::try_get::keyCount), line:66:26, endln:66:29
          |vpiParent:
          \_IODecl: (keyCount), line:66:30, endln:66:38
          |vpiFullName:builtin::semaphore::try_get::keyCount
          |vpiActual:
          \_IntTypespec: , line:66:26, endln:66:29
    |vpiImportTypespec:
    \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
    |vpiImportTypespec:
    \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
    |vpiImportTypespec:
    \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
    |vpiMethod:
    \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
    |vpiMethod:
    \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
    |vpiMethod:
    \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
  |vpiImportTypespec:
  \_ClassDefn: (builtin::array)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::queue)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::string)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::system)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::any_sverilog_class)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/Attributes/builtin.sv, line:1:3, endln:27:11
  |vpiImportTypespec:
  \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/Attributes/builtin.sv, line:30:3, endln:52:11
  |vpiImportTypespec:
  \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/Attributes/builtin.sv, line:55:3, endln:69:11
  |vpiClassDefn:
  \_ClassDefn: (builtin::array)
  |vpiClassDefn:
  \_ClassDefn: (builtin::queue)
  |vpiClassDefn:
  \_ClassDefn: (builtin::string)
  |vpiClassDefn:
  \_ClassDefn: (builtin::system)
  |vpiClassDefn:
  \_ClassDefn: (builtin::any_sverilog_class)
  |vpiClassDefn:
  \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/Attributes/builtin.sv, line:1:3, endln:27:11
  |vpiClassDefn:
  \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/Attributes/builtin.sv, line:30:3, endln:52:11
  |vpiClassDefn:
  \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/Attributes/builtin.sv, line:55:3, endln:69:11
|vpiAllPackages:
\_Package: myPackage (myPackage), file:${SURELOG_DIR}/tests/Attributes/test_attributes.sv, line:3:1, endln:4:11
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:myPackage
  |vpiAttribute:
  \_Attribute: (myPackageAttribute1), line:2:4, endln:2:23
    |vpiParent:
    \_Package: myPackage (myPackage), file:${SURELOG_DIR}/tests/Attributes/test_attributes.sv, line:3:1, endln:4:11
    |vpiName:myPackageAttribute1
  |vpiDefName:myPackage
|vpiAllClasses:
\_ClassDefn: (work@toto), file:${SURELOG_DIR}/tests/Attributes/test_attributes.sv, line:42:23, endln:49:9
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@toto
  |vpiInternalScope:
  \_ClassDefn: (work@toto::tata), file:${SURELOG_DIR}/tests/Attributes/test_attributes.sv, line:45:25, endln:46:11
    |vpiParent:
    \_ClassDefn: (work@toto), file:${SURELOG_DIR}/tests/Attributes/test_attributes.sv, line:42:23, endln:49:9
    |vpiName:tata
    |vpiFullName:work@toto::tata
    |vpiAttribute:
    \_Attribute: (class_attribute2), line:45:6, endln:45:22
      |vpiParent:
      \_ClassDefn: (work@toto::tata), file:${SURELOG_DIR}/tests/Attributes/test_attributes.sv, line:45:25, endln:46:11
      |vpiName:class_attribute2
  |vpiImportTypespec:
  \_ClassDefn: (work@toto::tata), file:${SURELOG_DIR}/tests/Attributes/test_attributes.sv, line:45:25, endln:46:11
  |vpiAttribute:
  \_Attribute: (class_attribute), line:42:4, endln:42:19
    |vpiParent:
    \_ClassDefn: (work@toto), file:${SURELOG_DIR}/tests/Attributes/test_attributes.sv, line:42:23, endln:49:9
    |vpiName:class_attribute
  |vpiDerivedClasses:
  \_ClassDefn: (work@toto::tata), file:${SURELOG_DIR}/tests/Attributes/test_attributes.sv, line:45:25, endln:46:11
|vpiAllInterfaces:
\_Interface: work@itf (work@itf), file:${SURELOG_DIR}/tests/Attributes/test_attributes.sv, line:52:22, endln:57:13
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@itf
  |vpiAttribute:
  \_Attribute: (test_interface), line:52:4, endln:52:18
    |vpiParent:
    \_Interface: work@itf (work@itf), file:${SURELOG_DIR}/tests/Attributes/test_attributes.sv, line:52:22, endln:57:13
    |vpiName:test_interface
  |vpiDefName:work@itf
|vpiAllInterfaces:
\_Interface: work@itf2 (work@itf2), file:${SURELOG_DIR}/tests/Attributes/test_attributes.sv, line:54:25, endln:55:15
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@itf2
  |vpiAttribute:
  \_Attribute: (test_interface2), line:54:6, endln:54:21
    |vpiParent:
    \_Interface: work@itf2 (work@itf2), file:${SURELOG_DIR}/tests/Attributes/test_attributes.sv, line:54:25, endln:55:15
    |vpiName:test_interface2
  |vpiDefName:work@itf2
|vpiAllUdps:
\_UdpDefn: work@multiplexer, line:7:21, endln:27:13
  |vpiParent:
  \_Design: (unnamed)
  |vpiDefName:work@multiplexer
  |vpiAttribute:
  \_Attribute: (attribute_udp), line:7:4, endln:7:17
    |vpiParent:
    \_UdpDefn: work@multiplexer, line:7:21, endln:27:13
    |vpiName:attribute_udp
  |vpiIODecl:
  \_IODecl: (mux), line:7:44, endln:7:47
    |vpiParent:
    \_UdpDefn: work@multiplexer, line:7:21, endln:27:13
    |vpiDirection:2
    |vpiName:mux
    |vpiExpr:
    \_LogicNet: (work@multiplexer.mux), line:8:8, endln:8:11
      |vpiParent:
      \_UdpDefn: work@multiplexer, line:7:21, endln:27:13
      |vpiName:mux
      |vpiFullName:work@multiplexer.mux
  |vpiIODecl:
  \_IODecl: (control), line:7:49, endln:7:56
    |vpiParent:
    \_UdpDefn: work@multiplexer, line:7:21, endln:27:13
    |vpiDirection:1
    |vpiName:control
    |vpiExpr:
    \_LogicNet: (work@multiplexer.control), line:9:7, endln:9:14
      |vpiParent:
      \_UdpDefn: work@multiplexer, line:7:21, endln:27:13
      |vpiName:control
      |vpiFullName:work@multiplexer.control
  |vpiIODecl:
  \_IODecl: (dataA), line:7:58, endln:7:63
    |vpiParent:
    \_UdpDefn: work@multiplexer, line:7:21, endln:27:13
    |vpiDirection:1
    |vpiName:dataA
    |vpiExpr:
    \_LogicNet: (work@multiplexer.dataA), line:9:16, endln:9:21
      |vpiParent:
      \_UdpDefn: work@multiplexer, line:7:21, endln:27:13
      |vpiName:dataA
      |vpiFullName:work@multiplexer.dataA
  |vpiIODecl:
  \_IODecl: (dataB), line:7:65, endln:7:70
    |vpiParent:
    \_UdpDefn: work@multiplexer, line:7:21, endln:27:13
    |vpiDirection:1
    |vpiName:dataB
    |vpiExpr:
    \_LogicNet: (work@multiplexer.dataB), line:9:23, endln:9:28
      |vpiParent:
      \_UdpDefn: work@multiplexer, line:7:21, endln:27:13
      |vpiName:dataB
      |vpiFullName:work@multiplexer.dataB
  |vpiTableEntry:
  \_TableEntry: , line:12:1, endln:12:4
    |vpiParent:
    \_UdpDefn: work@multiplexer, line:7:21, endln:27:13
    |vpiSize:3
    |STRING:0 1 0 : 1
  |vpiTableEntry:
  \_TableEntry: , line:13:1, endln:13:4
    |vpiParent:
    \_UdpDefn: work@multiplexer, line:7:21, endln:27:13
    |vpiSize:3
    |STRING:0 1 1 : 1
  |vpiTableEntry:
  \_TableEntry: , line:14:1, endln:14:5
    |vpiParent:
    \_UdpDefn: work@multiplexer, line:7:21, endln:27:13
    |vpiSize:3
    |STRING:0 1 x : 1
  |vpiTableEntry:
  \_TableEntry: , line:15:1, endln:15:4
    |vpiParent:
    \_UdpDefn: work@multiplexer, line:7:21, endln:27:13
    |vpiSize:3
    |STRING:0 0 0 : 0
  |vpiTableEntry:
  \_TableEntry: , line:16:1, endln:16:4
    |vpiParent:
    \_UdpDefn: work@multiplexer, line:7:21, endln:27:13
    |vpiSize:3
    |STRING:0 0 1 : 0
  |vpiTableEntry:
  \_TableEntry: , line:17:1, endln:17:5
    |vpiParent:
    \_UdpDefn: work@multiplexer, line:7:21, endln:27:13
    |vpiSize:3
    |STRING:0 0 x : 0
  |vpiTableEntry:
  \_TableEntry: , line:18:1, endln:18:4
    |vpiParent:
    \_UdpDefn: work@multiplexer, line:7:21, endln:27:13
    |vpiSize:3
    |STRING:1 0 1 : 1
  |vpiTableEntry:
  \_TableEntry: , line:19:1, endln:19:4
    |vpiParent:
    \_UdpDefn: work@multiplexer, line:7:21, endln:27:13
    |vpiSize:3
    |STRING:1 1 1 : 1
  |vpiTableEntry:
  \_TableEntry: , line:20:1, endln:20:6
    |vpiParent:
    \_UdpDefn: work@multiplexer, line:7:21, endln:27:13
    |vpiSize:3
    |STRING:1 x 1 : 1
  |vpiTableEntry:
  \_TableEntry: , line:21:1, endln:21:4
    |vpiParent:
    \_UdpDefn: work@multiplexer, line:7:21, endln:27:13
    |vpiSize:3
    |STRING:1 0 0 : 0
  |vpiTableEntry:
  \_TableEntry: , line:22:1, endln:22:4
    |vpiParent:
    \_UdpDefn: work@multiplexer, line:7:21, endln:27:13
    |vpiSize:3
    |STRING:1 1 0 : 0
  |vpiTableEntry:
  \_TableEntry: , line:23:1, endln:23:6
    |vpiParent:
    \_UdpDefn: work@multiplexer, line:7:21, endln:27:13
    |vpiSize:3
    |STRING:1 x 0 : 0
  |vpiTableEntry:
  \_TableEntry: , line:24:1, endln:24:5
    |vpiParent:
    \_UdpDefn: work@multiplexer, line:7:21, endln:27:13
    |vpiSize:3
    |STRING:x 0 0 : 0
  |vpiTableEntry:
  \_TableEntry: , line:25:1, endln:25:5
    |vpiParent:
    \_UdpDefn: work@multiplexer, line:7:21, endln:27:13
    |vpiSize:3
    |STRING:x 1 1 : 1
|vpiAllModules:
\_Module: work@bar (work@bar), file:${SURELOG_DIR}/tests/Attributes/dut.sv, line:1:1, endln:11:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@bar
  |vpiTypedef:
  \_LogicTypespec: , line:2:10, endln:2:14
    |vpiParent:
    \_Module: work@bar (work@bar), file:${SURELOG_DIR}/tests/Attributes/dut.sv, line:1:1, endln:11:10
  |vpiTypedef:
  \_LogicTypespec: , line:3:10, endln:3:14
    |vpiParent:
    \_Module: work@bar (work@bar), file:${SURELOG_DIR}/tests/Attributes/dut.sv, line:1:1, endln:11:10
  |vpiTypedef:
  \_LogicTypespec: , line:4:10, endln:4:14
    |vpiParent:
    \_Module: work@bar (work@bar), file:${SURELOG_DIR}/tests/Attributes/dut.sv, line:1:1, endln:11:10
  |vpiTypedef:
  \_LogicTypespec: , line:5:10, endln:5:13
    |vpiParent:
    \_Module: work@bar (work@bar), file:${SURELOG_DIR}/tests/Attributes/dut.sv, line:1:1, endln:11:10
  |vpiTypedef:
  \_LogicTypespec: , line:2:10, endln:2:14
    |vpiParent:
    \_Module: work@bar (work@bar), file:${SURELOG_DIR}/tests/Attributes/dut.sv, line:1:1, endln:11:10
  |vpiTypedef:
  \_LogicTypespec: , line:3:10, endln:3:14
    |vpiParent:
    \_Module: work@bar (work@bar), file:${SURELOG_DIR}/tests/Attributes/dut.sv, line:1:1, endln:11:10
  |vpiTypedef:
  \_LogicTypespec: , line:4:10, endln:4:14
    |vpiParent:
    \_Module: work@bar (work@bar), file:${SURELOG_DIR}/tests/Attributes/dut.sv, line:1:1, endln:11:10
  |vpiTypedef:
  \_LogicTypespec: , line:5:10, endln:5:13
    |vpiParent:
    \_Module: work@bar (work@bar), file:${SURELOG_DIR}/tests/Attributes/dut.sv, line:1:1, endln:11:10
  |vpiImportTypespec:
  \_LogicTypespec: , line:2:10, endln:2:14
  |vpiImportTypespec:
  \_LogicNet: (work@bar.clk), line:2:15, endln:2:18
    |vpiParent:
    \_Module: work@bar (work@bar), file:${SURELOG_DIR}/tests/Attributes/dut.sv, line:1:1, endln:11:10
    |vpiTypespec:
    \_RefTypespec: (work@bar.clk), line:2:10, endln:2:14
      |vpiParent:
      \_LogicNet: (work@bar.clk), line:2:15, endln:2:18
      |vpiFullName:work@bar.clk
      |vpiActual:
      \_LogicTypespec: , line:2:10, endln:2:14
    |vpiName:clk
    |vpiFullName:work@bar.clk
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicTypespec: , line:3:10, endln:3:14
  |vpiImportTypespec:
  \_LogicNet: (work@bar.rst), line:3:15, endln:3:18
    |vpiParent:
    \_Module: work@bar (work@bar), file:${SURELOG_DIR}/tests/Attributes/dut.sv, line:1:1, endln:11:10
    |vpiTypespec:
    \_RefTypespec: (work@bar.rst), line:3:10, endln:3:14
      |vpiParent:
      \_LogicNet: (work@bar.rst), line:3:15, endln:3:18
      |vpiFullName:work@bar.rst
      |vpiActual:
      \_LogicTypespec: , line:3:10, endln:3:14
    |vpiName:rst
    |vpiFullName:work@bar.rst
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicTypespec: , line:4:10, endln:4:14
  |vpiImportTypespec:
  \_LogicNet: (work@bar.inp), line:4:15, endln:4:18
    |vpiParent:
    \_Module: work@bar (work@bar), file:${SURELOG_DIR}/tests/Attributes/dut.sv, line:1:1, endln:11:10
    |vpiTypespec:
    \_RefTypespec: (work@bar.inp), line:4:10, endln:4:14
      |vpiParent:
      \_LogicNet: (work@bar.inp), line:4:15, endln:4:18
      |vpiFullName:work@bar.inp
      |vpiActual:
      \_LogicTypespec: , line:4:10, endln:4:14
    |vpiName:inp
    |vpiFullName:work@bar.inp
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicTypespec: , line:5:10, endln:5:13
  |vpiImportTypespec:
  \_LogicNet: (work@bar.out), line:5:15, endln:5:18
    |vpiParent:
    \_Module: work@bar (work@bar), file:${SURELOG_DIR}/tests/Attributes/dut.sv, line:1:1, endln:11:10
    |vpiTypespec:
    \_RefTypespec: (work@bar.out), line:5:10, endln:5:13
      |vpiParent:
      \_LogicNet: (work@bar.out), line:5:15, endln:5:18
      |vpiFullName:work@bar.out
      |vpiActual:
      \_LogicTypespec: , line:5:10, endln:5:13
    |vpiName:out
    |vpiFullName:work@bar.out
    |vpiNetType:48
  |vpiImportTypespec:
  \_LogicTypespec: , line:2:10, endln:2:14
  |vpiImportTypespec:
  \_LogicTypespec: , line:3:10, endln:3:14
  |vpiImportTypespec:
  \_LogicTypespec: , line:4:10, endln:4:14
  |vpiImportTypespec:
  \_LogicTypespec: , line:5:10, endln:5:13
  |vpiDefName:work@bar
  |vpiNet:
  \_LogicNet: (work@bar.clk), line:2:15, endln:2:18
  |vpiNet:
  \_LogicNet: (work@bar.rst), line:3:15, endln:3:18
  |vpiNet:
  \_LogicNet: (work@bar.inp), line:4:15, endln:4:18
  |vpiNet:
  \_LogicNet: (work@bar.out), line:5:15, endln:5:18
  |vpiPort:
  \_Port: (clk), line:1:12, endln:1:15
    |vpiParent:
    \_Module: work@bar (work@bar), file:${SURELOG_DIR}/tests/Attributes/dut.sv, line:1:1, endln:11:10
    |vpiName:clk
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@bar.clk), line:2:10, endln:2:14
      |vpiParent:
      \_Port: (clk), line:1:12, endln:1:15
      |vpiFullName:work@bar.clk
      |vpiActual:
      \_LogicTypespec: , line:2:10, endln:2:14
  |vpiPort:
  \_Port: (rst), line:1:17, endln:1:20
    |vpiParent:
    \_Module: work@bar (work@bar), file:${SURELOG_DIR}/tests/Attributes/dut.sv, line:1:1, endln:11:10
    |vpiName:rst
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@bar.rst), line:3:10, endln:3:14
      |vpiParent:
      \_Port: (rst), line:1:17, endln:1:20
      |vpiFullName:work@bar.rst
      |vpiActual:
      \_LogicTypespec: , line:3:10, endln:3:14
  |vpiPort:
  \_Port: (inp), line:1:22, endln:1:25
    |vpiParent:
    \_Module: work@bar (work@bar), file:${SURELOG_DIR}/tests/Attributes/dut.sv, line:1:1, endln:11:10
    |vpiName:inp
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@bar.inp), line:4:10, endln:4:14
      |vpiParent:
      \_Port: (inp), line:1:22, endln:1:25
      |vpiFullName:work@bar.inp
      |vpiActual:
      \_LogicTypespec: , line:4:10, endln:4:14
  |vpiPort:
  \_Port: (out), line:1:27, endln:1:30
    |vpiParent:
    \_Module: work@bar (work@bar), file:${SURELOG_DIR}/tests/Attributes/dut.sv, line:1:1, endln:11:10
    |vpiName:out
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@bar.out), line:5:10, endln:5:13
      |vpiParent:
      \_Port: (out), line:1:27, endln:1:30
      |vpiFullName:work@bar.out
      |vpiActual:
      \_LogicTypespec: , line:5:10, endln:5:13
  |vpiProcess:
  \_Always: , line:7:3, endln:9:26
    |vpiParent:
    \_Module: work@bar (work@bar), file:${SURELOG_DIR}/tests/Attributes/dut.sv, line:1:1, endln:11:10
    |vpiStmt:
    \_EventControl: , line:7:10, endln:7:24
      |vpiParent:
      \_Always: , line:7:3, endln:9:26
      |vpiCondition:
      \_Operation: , line:7:12, endln:7:23
        |vpiParent:
        \_EventControl: , line:7:10, endln:7:24
        |vpiOpType:39
        |vpiOperand:
        \_RefObj: (work@bar.clk), line:7:20, endln:7:23
          |vpiParent:
          \_Operation: , line:7:12, endln:7:23
          |vpiName:clk
          |vpiFullName:work@bar.clk
          |vpiActual:
          \_LogicNet: (work@bar.clk), line:2:15, endln:2:18
      |vpiStmt:
      \_IfElse: , line:8:5, endln:9:26
        |vpiParent:
        \_EventControl: , line:7:10, endln:7:24
        |vpiCondition:
        \_RefObj: (work@bar.rst), line:8:9, endln:8:12
          |vpiParent:
          \_IfElse: , line:8:5, endln:9:26
          |vpiName:rst
          |vpiFullName:work@bar.rst
          |vpiActual:
          \_LogicNet: (work@bar.rst), line:3:15, endln:3:18
        |vpiStmt:
        \_Assignment: , line:8:14, endln:8:25
          |vpiParent:
          \_IfElse: , line:8:5, endln:9:26
          |vpiOpType:82
          |vpiRhs:
          \_Constant: , line:8:21, endln:8:25
            |vpiParent:
            \_Assignment: , line:8:14, endln:8:25
            |vpiDecompile:1'd0
            |vpiSize:1
            |DEC:0
            |vpiConstType:1
          |vpiLhs:
          \_RefObj: (work@bar.out), line:8:14, endln:8:17
            |vpiParent:
            \_Assignment: , line:8:14, endln:8:25
            |vpiName:out
            |vpiFullName:work@bar.out
            |vpiActual:
            \_LogicNet: (work@bar.out), line:5:15, endln:5:18
        |vpiElseStmt:
        \_Assignment: , line:9:14, endln:9:25
          |vpiParent:
          \_IfElse: , line:8:5, endln:9:26
          |vpiOpType:82
          |vpiRhs:
          \_Operation: , line:9:21, endln:9:25
            |vpiParent:
            \_Assignment: , line:9:14, endln:9:25
            |vpiOpType:4
            |vpiOperand:
            \_RefObj: (work@bar.inp), line:9:22, endln:9:25
              |vpiParent:
              \_Operation: , line:9:21, endln:9:25
              |vpiName:inp
              |vpiFullName:work@bar.inp
              |vpiActual:
              \_LogicNet: (work@bar.inp), line:4:15, endln:4:18
          |vpiLhs:
          \_RefObj: (work@bar.out), line:9:14, endln:9:17
            |vpiParent:
            \_Assignment: , line:9:14, endln:9:25
            |vpiName:out
            |vpiFullName:work@bar.out
            |vpiActual:
            \_LogicNet: (work@bar.out), line:5:15, endln:5:18
    |vpiAlwaysType:1
|vpiAllModules:
\_Module: work@foo (work@foo), file:${SURELOG_DIR}/tests/Attributes/dut.sv, line:13:1, endln:41:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@foo
  |vpiTypedef:
  \_ModuleTypespec: (bar), line:19:3, endln:19:6
    |vpiParent:
    \_Module: work@foo (work@foo), file:${SURELOG_DIR}/tests/Attributes/dut.sv, line:13:1, endln:41:10
    |vpiName:bar
  |vpiTypedef:
  \_LogicTypespec: , line:14:10, endln:14:14
    |vpiParent:
    \_Module: work@foo (work@foo), file:${SURELOG_DIR}/tests/Attributes/dut.sv, line:13:1, endln:41:10
  |vpiTypedef:
  \_LogicTypespec: , line:15:10, endln:15:14
    |vpiParent:
    \_Module: work@foo (work@foo), file:${SURELOG_DIR}/tests/Attributes/dut.sv, line:13:1, endln:41:10
  |vpiTypedef:
  \_LogicTypespec: , line:16:10, endln:16:14
    |vpiParent:
    \_Module: work@foo (work@foo), file:${SURELOG_DIR}/tests/Attributes/dut.sv, line:13:1, endln:41:10
  |vpiTypedef:
  \_LogicTypespec: , line:17:10, endln:17:14
    |vpiParent:
    \_Module: work@foo (work@foo), file:${SURELOG_DIR}/tests/Attributes/dut.sv, line:13:1, endln:41:10
  |vpiTypedef:
  \_LogicTypespec: , line:14:10, endln:14:14
    |vpiParent:
    \_Module: work@foo (work@foo), file:${SURELOG_DIR}/tests/Attributes/dut.sv, line:13:1, endln:41:10
  |vpiTypedef:
  \_LogicTypespec: , line:15:10, endln:15:14
    |vpiParent:
    \_Module: work@foo (work@foo), file:${SURELOG_DIR}/tests/Attributes/dut.sv, line:13:1, endln:41:10
  |vpiTypedef:
  \_LogicTypespec: , line:16:10, endln:16:14
    |vpiParent:
    \_Module: work@foo (work@foo), file:${SURELOG_DIR}/tests/Attributes/dut.sv, line:13:1, endln:41:10
  |vpiTypedef:
  \_LogicTypespec: , line:17:10, endln:17:14
    |vpiParent:
    \_Module: work@foo (work@foo), file:${SURELOG_DIR}/tests/Attributes/dut.sv, line:13:1, endln:41:10
  |vpiImportTypespec:
  \_ModuleTypespec: (bar), line:19:3, endln:19:6
  |vpiImportTypespec:
  \_LogicTypespec: , line:14:10, endln:14:14
  |vpiImportTypespec:
  \_LogicNet: (work@foo.clk), line:14:15, endln:14:18
    |vpiParent:
    \_Module: work@foo (work@foo), file:${SURELOG_DIR}/tests/Attributes/dut.sv, line:13:1, endln:41:10
    |vpiTypespec:
    \_RefTypespec: (work@foo.clk), line:14:10, endln:14:14
      |vpiParent:
      \_LogicNet: (work@foo.clk), line:14:15, endln:14:18
      |vpiFullName:work@foo.clk
      |vpiActual:
      \_LogicTypespec: , line:14:10, endln:14:14
    |vpiName:clk
    |vpiFullName:work@foo.clk
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicTypespec: , line:15:10, endln:15:14
  |vpiImportTypespec:
  \_LogicNet: (work@foo.rst), line:15:15, endln:15:18
    |vpiParent:
    \_Module: work@foo (work@foo), file:${SURELOG_DIR}/tests/Attributes/dut.sv, line:13:1, endln:41:10
    |vpiTypespec:
    \_RefTypespec: (work@foo.rst), line:15:10, endln:15:14
      |vpiParent:
      \_LogicNet: (work@foo.rst), line:15:15, endln:15:18
      |vpiFullName:work@foo.rst
      |vpiActual:
      \_LogicTypespec: , line:15:10, endln:15:14
    |vpiName:rst
    |vpiFullName:work@foo.rst
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicTypespec: , line:16:10, endln:16:14
  |vpiImportTypespec:
  \_LogicNet: (work@foo.inp), line:16:15, endln:16:18
    |vpiParent:
    \_Module: work@foo (work@foo), file:${SURELOG_DIR}/tests/Attributes/dut.sv, line:13:1, endln:41:10
    |vpiTypespec:
    \_RefTypespec: (work@foo.inp), line:16:10, endln:16:14
      |vpiParent:
      \_LogicNet: (work@foo.inp), line:16:15, endln:16:18
      |vpiFullName:work@foo.inp
      |vpiActual:
      \_LogicTypespec: , line:16:10, endln:16:14
    |vpiName:inp
    |vpiFullName:work@foo.inp
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicTypespec: , line:17:10, endln:17:14
  |vpiImportTypespec:
  \_LogicNet: (work@foo.out), line:17:15, endln:17:18
    |vpiParent:
    \_Module: work@foo (work@foo), file:${SURELOG_DIR}/tests/Attributes/dut.sv, line:13:1, endln:41:10
    |vpiTypespec:
    \_RefTypespec: (work@foo.out), line:17:10, endln:17:14
      |vpiParent:
      \_LogicNet: (work@foo.out), line:17:15, endln:17:18
      |vpiFullName:work@foo.out
      |vpiActual:
      \_LogicTypespec: , line:17:10, endln:17:14
    |vpiName:out
    |vpiFullName:work@foo.out
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicTypespec: , line:14:10, endln:14:14
  |vpiImportTypespec:
  \_LogicTypespec: , line:15:10, endln:15:14
  |vpiImportTypespec:
  \_LogicTypespec: , line:16:10, endln:16:14
  |vpiImportTypespec:
  \_LogicTypespec: , line:17:10, endln:17:14
  |vpiImportTypespec:
  \_LogicNet: (work@foo.pieces0), line:22:18, endln:22:25
    |vpiParent:
    \_Module: work@foo (work@foo), file:${SURELOG_DIR}/tests/Attributes/dut.sv, line:13:1, endln:41:10
    |vpiName:pieces0
    |vpiFullName:work@foo.pieces0
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@foo.b), line:22:61, endln:22:62
    |vpiParent:
    \_Module: work@foo (work@foo), file:${SURELOG_DIR}/tests/Attributes/dut.sv, line:13:1, endln:41:10
    |vpiName:b
    |vpiFullName:work@foo.b
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@foo.blah), line:22:10, endln:22:14
    |vpiParent:
    \_Module: work@foo (work@foo), file:${SURELOG_DIR}/tests/Attributes/dut.sv, line:13:1, endln:41:10
    |vpiName:blah
    |vpiFullName:work@foo.blah
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@foo.empty2), line:24:22, endln:24:28
    |vpiParent:
    \_Module: work@foo (work@foo), file:${SURELOG_DIR}/tests/Attributes/dut.sv, line:13:1, endln:41:10
    |vpiName:empty2
    |vpiFullName:work@foo.empty2
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@foo.$37), line:24:10, endln:24:20
    |vpiParent:
    \_Module: work@foo (work@foo), file:${SURELOG_DIR}/tests/Attributes/dut.sv, line:13:1, endln:41:10
    |vpiName:$37
    |vpiFullName:work@foo.$37
    |vpiNetType:1
  |vpiDefName:work@foo
  |vpiNet:
  \_LogicNet: (work@foo.clk), line:14:15, endln:14:18
  |vpiNet:
  \_LogicNet: (work@foo.rst), line:15:15, endln:15:18
  |vpiNet:
  \_LogicNet: (work@foo.inp), line:16:15, endln:16:18
  |vpiNet:
  \_LogicNet: (work@foo.out), line:17:15, endln:17:18
  |vpiNet:
  \_LogicNet: (work@foo.pieces0), line:22:18, endln:22:25
  |vpiNet:
  \_LogicNet: (work@foo.b), line:22:61, endln:22:62
  |vpiNet:
  \_LogicNet: (work@foo.blah), line:22:10, endln:22:14
  |vpiNet:
  \_LogicNet: (work@foo.empty2), line:24:22, endln:24:28
  |vpiNet:
  \_LogicNet: (work@foo.$37), line:24:10, endln:24:20
  |vpiPort:
  \_Port: (clk), line:13:12, endln:13:15
    |vpiParent:
    \_Module: work@foo (work@foo), file:${SURELOG_DIR}/tests/Attributes/dut.sv, line:13:1, endln:41:10
    |vpiName:clk
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@foo.clk), line:14:10, endln:14:14
      |vpiParent:
      \_Port: (clk), line:13:12, endln:13:15
      |vpiFullName:work@foo.clk
      |vpiActual:
      \_LogicTypespec: , line:14:10, endln:14:14
  |vpiPort:
  \_Port: (rst), line:13:17, endln:13:20
    |vpiParent:
    \_Module: work@foo (work@foo), file:${SURELOG_DIR}/tests/Attributes/dut.sv, line:13:1, endln:41:10
    |vpiName:rst
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@foo.rst), line:15:10, endln:15:14
      |vpiParent:
      \_Port: (rst), line:13:17, endln:13:20
      |vpiFullName:work@foo.rst
      |vpiActual:
      \_LogicTypespec: , line:15:10, endln:15:14
  |vpiPort:
  \_Port: (inp), line:13:22, endln:13:25
    |vpiParent:
    \_Module: work@foo (work@foo), file:${SURELOG_DIR}/tests/Attributes/dut.sv, line:13:1, endln:41:10
    |vpiName:inp
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@foo.inp), line:16:10, endln:16:14
      |vpiParent:
      \_Port: (inp), line:13:22, endln:13:25
      |vpiFullName:work@foo.inp
      |vpiActual:
      \_LogicTypespec: , line:16:10, endln:16:14
  |vpiPort:
  \_Port: (out), line:13:27, endln:13:30
    |vpiParent:
    \_Module: work@foo (work@foo), file:${SURELOG_DIR}/tests/Attributes/dut.sv, line:13:1, endln:41:10
    |vpiName:out
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@foo.out), line:17:10, endln:17:14
      |vpiParent:
      \_Port: (out), line:13:27, endln:13:30
      |vpiFullName:work@foo.out
      |vpiActual:
      \_LogicTypespec: , line:17:10, endln:17:14
  |vpiProcess:
  \_Initial: , line:26:3, endln:37:6
    |vpiParent:
    \_Module: work@foo (work@foo), file:${SURELOG_DIR}/tests/Attributes/dut.sv, line:13:1, endln:41:10
    |vpiStmt:
    \_Begin: (work@foo), line:26:11, endln:37:6
      |vpiParent:
      \_Initial: , line:26:3, endln:37:6
      |vpiFullName:work@foo
      |vpiImportTypespec:
      \_LogicNet: (work@foo.a), line:29:11, endln:29:12
        |vpiParent:
        \_Begin: (work@foo), line:26:11, endln:37:6
        |vpiName:a
        |vpiFullName:work@foo.a
        |vpiNetType:1
      |vpiImportTypespec:
      \_LogicNet: (work@foo.b), line:31:9, endln:31:10
        |vpiParent:
        \_Begin: (work@foo), line:26:11, endln:37:6
        |vpiName:b
        |vpiFullName:work@foo.b
        |vpiNetType:1
      |vpiStmt:
      \_CaseStmt: , line:29:5, endln:36:12
        |vpiParent:
        \_Begin: (work@foo), line:26:11, endln:37:6
        |vpiAttribute:
        \_Attribute: (full_case), line:27:8, endln:27:21
          |vpiParent:
          \_CaseStmt: , line:29:5, endln:36:12
          |vpiName:full_case
          |UINT:1
        |vpiAttribute:
        \_Attribute: (parallel_case), line:28:8, endln:28:25
          |vpiParent:
          \_CaseStmt: , line:29:5, endln:36:12
          |vpiName:parallel_case
          |UINT:1
        |vpiCaseType:1
        |vpiCondition:
        \_RefObj: (work@foo.a), line:29:11, endln:29:12
          |vpiParent:
          \_CaseStmt: , line:29:5, endln:36:12
          |vpiName:a
          |vpiFullName:work@foo.a
          |vpiActual:
          \_LogicNet: (work@foo.a), line:29:11, endln:29:12
        |vpiCaseItem:
        \_CaseItem: , line:30:7, endln:31:15
          |vpiParent:
          \_CaseStmt: , line:29:5, endln:36:12
          |vpiExpr:
          \_Constant: , line:30:7, endln:30:12
            |vpiParent:
            \_CaseItem: , line:30:7, endln:31:15
            |vpiDecompile:2'b00
            |vpiSize:2
            |BIN:00
            |vpiConstType:3
          |vpiStmt:
          \_Assignment: , line:31:9, endln:31:14
            |vpiParent:
            \_CaseItem: , line:30:7, endln:31:15
            |vpiOpType:82
            |vpiBlocking:1
            |vpiRhs:
            \_Constant: , line:31:13, endln:31:14
              |vpiParent:
              \_Assignment: , line:31:9, endln:31:14
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiConstType:9
            |vpiLhs:
            \_RefObj: (work@foo.b), line:31:9, endln:31:10
              |vpiParent:
              \_Assignment: , line:31:9, endln:31:14
              |vpiName:b
              |vpiFullName:work@foo.b
              |vpiActual:
              \_LogicNet: (work@foo.b), line:31:9, endln:31:10
        |vpiCaseItem:
        \_CaseItem: , line:32:7, endln:33:15
          |vpiParent:
          \_CaseStmt: , line:29:5, endln:36:12
          |vpiExpr:
          \_Constant: , line:32:7, endln:32:12
            |vpiParent:
            \_CaseItem: , line:32:7, endln:33:15
            |vpiDecompile:2'b01
            |vpiSize:2
            |BIN:01
            |vpiConstType:3
          |vpiExpr:
          \_Constant: , line:32:14, endln:32:19
            |vpiParent:
            \_CaseItem: , line:32:7, endln:33:15
            |vpiDecompile:2'b10
            |vpiSize:2
            |BIN:10
            |vpiConstType:3
          |vpiStmt:
          \_Assignment: , line:33:9, endln:33:14
            |vpiParent:
            \_CaseItem: , line:32:7, endln:33:15
            |vpiOpType:82
            |vpiBlocking:1
            |vpiRhs:
            \_Constant: , line:33:13, endln:33:14
              |vpiParent:
              \_Assignment: , line:33:9, endln:33:14
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
            |vpiLhs:
            \_RefObj: (work@foo.b), line:33:9, endln:33:10
              |vpiParent:
              \_Assignment: , line:33:9, endln:33:14
              |vpiName:b
              |vpiFullName:work@foo.b
              |vpiActual:
              \_LogicNet: (work@foo.b), line:31:9, endln:31:10
        |vpiCaseItem:
        \_CaseItem: , line:34:7, endln:35:15
          |vpiParent:
          \_CaseStmt: , line:29:5, endln:36:12
          |vpiStmt:
          \_Assignment: , line:35:9, endln:35:14
            |vpiParent:
            \_CaseItem: , line:34:7, endln:35:15
            |vpiOpType:82
            |vpiBlocking:1
            |vpiRhs:
            \_Constant: , line:35:13, endln:35:14
              |vpiParent:
              \_Assignment: , line:35:9, endln:35:14
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiConstType:9
            |vpiLhs:
            \_RefObj: (work@foo.b), line:35:9, endln:35:10
              |vpiParent:
              \_Assignment: , line:35:9, endln:35:14
              |vpiName:b
              |vpiFullName:work@foo.b
              |vpiActual:
              \_LogicNet: (work@foo.b), line:31:9, endln:31:10
  |vpiContAssign:
  \_ContAssign: , line:22:10, endln:22:62
    |vpiParent:
    \_Module: work@foo (work@foo), file:${SURELOG_DIR}/tests/Attributes/dut.sv, line:13:1, endln:41:10
    |vpiRhs:
    \_Operation: , line:22:18, endln:22:62
      |vpiParent:
      \_ContAssign: , line:22:10, endln:22:62
      |vpiOpType:28
      |vpiOperand:
      \_RefObj: (work@foo.pieces0), line:22:18, endln:22:25
        |vpiParent:
        \_Operation: , line:22:18, endln:22:62
        |vpiName:pieces0
        |vpiFullName:work@foo.pieces0
        |vpiActual:
        \_LogicNet: (work@foo.pieces0), line:22:18, endln:22:25
      |vpiOperand:
      \_RefObj: (work@foo.b), line:22:61, endln:22:62
        |vpiParent:
        \_Operation: , line:22:18, endln:22:62
        |vpiAttribute:
        \_Attribute: (src), line:22:32, endln:22:57
          |vpiParent:
          \_RefObj: (work@foo.b), line:22:61, endln:22:62
          |vpiName:src
          |STRING:attacks-qbb.py:34
        |vpiName:b
        |vpiFullName:work@foo.b
        |vpiActual:
        \_LogicNet: (work@foo.b), line:22:61, endln:22:62
    |vpiLhs:
    \_RefObj: (work@foo.blah), line:22:10, endln:22:14
      |vpiParent:
      \_ContAssign: , line:22:10, endln:22:62
      |vpiName:blah
      |vpiFullName:work@foo.blah
      |vpiActual:
      \_LogicNet: (work@foo.blah), line:22:10, endln:22:14
  |vpiContAssign:
  \_ContAssign: , line:24:10, endln:24:69
    |vpiParent:
    \_Module: work@foo (work@foo), file:${SURELOG_DIR}/tests/Attributes/dut.sv, line:13:1, endln:41:10
    |vpiRhs:
    \_Operation: , line:24:22, endln:24:69
      |vpiParent:
      \_ContAssign: , line:24:10, endln:24:69
      |vpiOpType:41
      |vpiOperand:
      \_RefObj: (work@foo.empty2), line:24:22, endln:24:28
        |vpiParent:
        \_Operation: , line:24:22, endln:24:69
        |vpiName:empty2
        |vpiFullName:work@foo.empty2
        |vpiActual:
        \_LogicNet: (work@foo.empty2), line:24:22, endln:24:28
      |vpiOperand:
      \_Constant: , line:24:65, endln:24:69
        |vpiParent:
        \_Operation: , line:24:22, endln:24:69
        |vpiDecompile:4'h9
        |vpiSize:4
        |HEX:9
        |vpiAttribute:
        \_Attribute: (src), line:24:36, endln:24:61
          |vpiParent:
          \_Constant: , line:24:65, endln:24:69
          |vpiName:src
          |STRING:attacks-qbb.py:38
        |vpiConstType:5
    |vpiLhs:
    \_RefObj: (work@foo.$37), line:24:10, endln:24:20
      |vpiParent:
      \_ContAssign: , line:24:10, endln:24:69
      |vpiName:$37
      |vpiFullName:work@foo.$37
      |vpiActual:
      \_LogicNet: (work@foo.$37), line:24:10, endln:24:20
  |vpiRefModule:
  \_RefModule: work@bar (bar_instance), line:19:3, endln:19:6
    |vpiParent:
    \_Module: work@foo (work@foo), file:${SURELOG_DIR}/tests/Attributes/dut.sv, line:13:1, endln:41:10
    |vpiName:bar_instance
    |vpiDefName:work@bar
    |vpiActual:
    \_Module: work@bar (work@bar), file:${SURELOG_DIR}/tests/Attributes/dut.sv, line:1:1, endln:11:10
    |vpiPort:
    \_Port: (clk), line:19:52, endln:19:55
      |vpiParent:
      \_RefModule: work@bar (bar_instance), line:19:3, endln:19:6
      |vpiName:clk
      |vpiHighConn:
      \_RefObj: (work@foo.bar_instance.clk.clk), line:19:52, endln:19:55
        |vpiParent:
        \_Port: (clk), line:19:52, endln:19:55
        |vpiName:clk
        |vpiFullName:work@foo.bar_instance.clk.clk
        |vpiActual:
        \_LogicNet: (work@foo.clk), line:14:15, endln:14:18
      |vpiAttribute:
      \_Attribute: (clock_connected), line:19:25, endln:19:48
        |vpiParent:
        \_Port: (clk), line:19:52, endln:19:55
        |vpiName:clock_connected
        |BIN:1
    |vpiPort:
    \_Port: (rst), line:19:57, endln:19:60
      |vpiParent:
      \_RefModule: work@bar (bar_instance), line:19:3, endln:19:6
      |vpiName:rst
      |vpiHighConn:
      \_RefObj: (work@foo.bar_instance.rst.rst), line:19:57, endln:19:60
        |vpiParent:
        \_Port: (rst), line:19:57, endln:19:60
        |vpiName:rst
        |vpiFullName:work@foo.bar_instance.rst.rst
        |vpiActual:
        \_LogicNet: (work@foo.rst), line:15:15, endln:15:18
    |vpiPort:
    \_Port: (inp), line:19:95, endln:19:98
      |vpiParent:
      \_RefModule: work@bar (bar_instance), line:19:3, endln:19:6
      |vpiName:inp
      |vpiHighConn:
      \_RefObj: (work@foo.bar_instance.inp.inp), line:19:95, endln:19:98
        |vpiParent:
        \_Port: (inp), line:19:95, endln:19:98
        |vpiName:inp
        |vpiFullName:work@foo.bar_instance.inp.inp
        |vpiActual:
        \_LogicNet: (work@foo.inp), line:16:15, endln:16:18
      |vpiAttribute:
      \_Attribute: (this_is_the_input), line:19:65, endln:19:91
        |vpiParent:
        \_Port: (inp), line:19:95, endln:19:98
        |vpiName:this_is_the_input
        |STRING:foo
    |vpiPort:
    \_Port: (out), line:19:100, endln:19:103
      |vpiParent:
      \_RefModule: work@bar (bar_instance), line:19:3, endln:19:6
      |vpiName:out
      |vpiHighConn:
      \_RefObj: (work@foo.bar_instance.out.out), line:19:100, endln:19:103
        |vpiParent:
        \_Port: (out), line:19:100, endln:19:103
        |vpiName:out
        |vpiFullName:work@foo.bar_instance.out.out
        |vpiActual:
        \_LogicNet: (work@foo.out), line:17:15, endln:17:18
|vpiAllModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/Attributes/test_attributes.sv, line:32:1, endln:39:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@top
  |vpiInternalScope:
  \_Module: work@top::top2 (work@top::top2), file:${SURELOG_DIR}/tests/Attributes/test_attributes.sv, line:35:3, endln:36:12
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/Attributes/test_attributes.sv, line:32:1, endln:39:10
    |vpiName:work@top::top2
    |vpiAttribute:
    \_Attribute: (mymoduleTop2), line:34:6, endln:34:18
      |vpiParent:
      \_Module: work@top::top2 (work@top::top2), file:${SURELOG_DIR}/tests/Attributes/test_attributes.sv, line:35:3, endln:36:12
      |vpiName:mymoduleTop2
    |vpiDefName:work@top::top2
  |vpiAttribute:
  \_Attribute: (mymoduleTop), line:31:4, endln:31:15
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/Attributes/test_attributes.sv, line:32:1, endln:39:10
    |vpiName:mymoduleTop
  |vpiDefName:work@top
  |vpiModules:
  \_Module: work@top::top2 (work@top::top2), file:${SURELOG_DIR}/tests/Attributes/test_attributes.sv, line:35:3, endln:36:12
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 8
[   NOTE] : 0
