// Seed: 1612151490
module module_0 (
    input uwire id_0,
    input supply0 id_1
    , id_25,
    output supply0 id_2,
    input tri1 id_3,
    output supply0 id_4,
    output tri id_5,
    output tri1 id_6,
    input tri1 id_7,
    output wor id_8,
    input uwire id_9,
    input tri0 id_10,
    input tri id_11,
    input tri id_12,
    input tri0 id_13,
    output uwire id_14,
    input wor id_15,
    input tri id_16,
    output tri id_17,
    input uwire id_18,
    input supply0 id_19,
    input supply0 id_20
    , id_26,
    output supply1 id_21,
    input supply1 id_22,
    input wor id_23
);
  parameter id_27 = 1'h0;
  assign module_0 = -1;
endmodule
module module_1 #(
    parameter id_2 = 32'd39,
    parameter id_7 = 32'd66
) (
    input  wand  id_0,
    output wand  id_1,
    input  uwire _id_2,
    input  wand  id_3,
    input  tri   id_4,
    output logic id_5,
    input  wand  id_6,
    input  tri1  _id_7
    , id_9
);
  always @(posedge id_9["" :-1'b0] == id_9 <= 1 or 1) id_5 = 1;
  wire id_10;
  wire [id_2 : 1  &&  id_7] id_11;
  module_0 modCall_1 (
      id_0,
      id_4,
      id_1,
      id_0,
      id_1,
      id_1,
      id_1,
      id_0,
      id_1,
      id_0,
      id_3,
      id_0,
      id_4,
      id_3,
      id_1,
      id_0,
      id_6,
      id_1,
      id_3,
      id_4,
      id_3,
      id_1,
      id_6,
      id_4
  );
  assign modCall_1.id_15 = 0;
endmodule
