{
  "Top": "real_matmul",
  "RtlTop": "real_matmul",
  "RtlPrefix": "",
  "RtlSubPrefix": "real_matmul_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "MatA_DRAM": {
      "index": "0",
      "direction": "inout",
      "srcType": "ap_int<16>*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_mem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "MatA_DRAM_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "MatA_DRAM_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "MatB_DRAM": {
      "index": "1",
      "direction": "inout",
      "srcType": "ap_int<16>*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_mem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "MatB_DRAM_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "MatB_DRAM_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "MatC_DRAM": {
      "index": "2",
      "direction": "inout",
      "srcType": "ap_int<16>*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_mem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "MatC_DRAM_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "MatC_DRAM_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_interface -default_interface=kernel",
      "config_interface -m_axi_alignment_byte_size=64",
      "config_interface -m_axi_latency=0",
      "config_interface -m_axi_max_widen_bitwidth=512"
    ],
    "DirectiveTcl": ["set_directive_top real_matmul -name real_matmul"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "real_matmul"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "220075",
    "Latency": "220074"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "real_matmul",
    "Version": "1.0",
    "DisplayName": "Real_matmul",
    "Revision": "2112911987",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_real_matmul_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/real_matmul.cpp"],
    "Vhdl": [
      "impl\/vhdl\/real_matmul_control_s_axi.vhd",
      "impl\/vhdl\/real_matmul_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/real_matmul_mac_muladd_3ns_8ns_8ns_10_4_1.vhd",
      "impl\/vhdl\/real_matmul_mac_muladd_4ns_8ns_8ns_11_4_1.vhd",
      "impl\/vhdl\/real_matmul_mac_muladd_5ns_8ns_8ns_12_4_1.vhd",
      "impl\/vhdl\/real_matmul_mac_muladd_7ns_8ns_8ns_14_4_1.vhd",
      "impl\/vhdl\/real_matmul_mac_muladd_16s_16s_16ns_16_4_1.vhd",
      "impl\/vhdl\/real_matmul_MatA_V_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/real_matmul_MatB_V_RAM_1WNR_AUTO_1R1W.vhd",
      "impl\/vhdl\/real_matmul_MatC_V_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/real_matmul_mem_m_axi.vhd",
      "impl\/vhdl\/real_matmul_mul_4ns_9ns_16_1_1.vhd",
      "impl\/vhdl\/real_matmul_mul_5ns_9ns_16_1_1.vhd",
      "impl\/vhdl\/real_matmul_mul_7ns_9ns_15_1_1.vhd",
      "impl\/vhdl\/real_matmul_mul_8ns_10ns_17_1_1.vhd",
      "impl\/vhdl\/real_matmul_mux_104_16_1_1.vhd",
      "impl\/vhdl\/real_matmul_mux_107_16_1_1.vhd",
      "impl\/vhdl\/real_matmul_mux_108_16_1_1.vhd",
      "impl\/vhdl\/real_matmul_mux_205_16_1_1.vhd",
      "impl\/vhdl\/real_matmul_mux_207_16_1_1.vhd",
      "impl\/vhdl\/real_matmul_mux_208_16_1_1.vhd",
      "impl\/vhdl\/real_matmul_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS.vhd",
      "impl\/vhdl\/real_matmul_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS.vhd",
      "impl\/vhdl\/real_matmul_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT.vhd",
      "impl\/vhdl\/real_matmul_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS.vhd",
      "impl\/vhdl\/real_matmul_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE.vhd",
      "impl\/vhdl\/real_matmul_urem_7ns_5ns_4_11_1.vhd",
      "impl\/vhdl\/real_matmul_urem_7ns_5ns_7_11_1.vhd",
      "impl\/vhdl\/real_matmul_urem_7ns_6ns_5_11_1.vhd",
      "impl\/vhdl\/real_matmul_urem_7ns_6ns_7_11_1.vhd",
      "impl\/vhdl\/real_matmul_urem_8ns_5ns_4_12_1.vhd",
      "impl\/vhdl\/real_matmul_urem_8ns_5ns_8_12_1.vhd",
      "impl\/vhdl\/real_matmul_urem_8ns_6ns_5_12_1.vhd",
      "impl\/vhdl\/real_matmul_urem_8ns_6ns_8_12_1.vhd",
      "impl\/vhdl\/real_matmul.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/real_matmul_control_s_axi.v",
      "impl\/verilog\/real_matmul_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/real_matmul_mac_muladd_3ns_8ns_8ns_10_4_1.v",
      "impl\/verilog\/real_matmul_mac_muladd_4ns_8ns_8ns_11_4_1.v",
      "impl\/verilog\/real_matmul_mac_muladd_5ns_8ns_8ns_12_4_1.v",
      "impl\/verilog\/real_matmul_mac_muladd_7ns_8ns_8ns_14_4_1.v",
      "impl\/verilog\/real_matmul_mac_muladd_16s_16s_16ns_16_4_1.v",
      "impl\/verilog\/real_matmul_MatA_V_RAM_AUTO_1R1W.v",
      "impl\/verilog\/real_matmul_MatB_V_RAM_1WNR_AUTO_1R1W.v",
      "impl\/verilog\/real_matmul_MatC_V_RAM_AUTO_1R1W.v",
      "impl\/verilog\/real_matmul_mem_m_axi.v",
      "impl\/verilog\/real_matmul_mul_4ns_9ns_16_1_1.v",
      "impl\/verilog\/real_matmul_mul_5ns_9ns_16_1_1.v",
      "impl\/verilog\/real_matmul_mul_7ns_9ns_15_1_1.v",
      "impl\/verilog\/real_matmul_mul_8ns_10ns_17_1_1.v",
      "impl\/verilog\/real_matmul_mux_104_16_1_1.v",
      "impl\/verilog\/real_matmul_mux_107_16_1_1.v",
      "impl\/verilog\/real_matmul_mux_108_16_1_1.v",
      "impl\/verilog\/real_matmul_mux_205_16_1_1.v",
      "impl\/verilog\/real_matmul_mux_207_16_1_1.v",
      "impl\/verilog\/real_matmul_mux_208_16_1_1.v",
      "impl\/verilog\/real_matmul_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS.v",
      "impl\/verilog\/real_matmul_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS.v",
      "impl\/verilog\/real_matmul_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT.v",
      "impl\/verilog\/real_matmul_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS.v",
      "impl\/verilog\/real_matmul_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE.v",
      "impl\/verilog\/real_matmul_urem_7ns_5ns_4_11_1.v",
      "impl\/verilog\/real_matmul_urem_7ns_5ns_7_11_1.v",
      "impl\/verilog\/real_matmul_urem_7ns_6ns_5_11_1.v",
      "impl\/verilog\/real_matmul_urem_7ns_6ns_7_11_1.v",
      "impl\/verilog\/real_matmul_urem_8ns_5ns_4_12_1.v",
      "impl\/verilog\/real_matmul_urem_8ns_5ns_8_12_1.v",
      "impl\/verilog\/real_matmul_urem_8ns_6ns_5_12_1.v",
      "impl\/verilog\/real_matmul_urem_8ns_6ns_8_12_1.v",
      "impl\/verilog\/real_matmul.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/real_matmul_v1_0\/data\/real_matmul.mdd",
      "impl\/misc\/drivers\/real_matmul_v1_0\/data\/real_matmul.tcl",
      "impl\/misc\/drivers\/real_matmul_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/real_matmul_v1_0\/src\/xreal_matmul.c",
      "impl\/misc\/drivers\/real_matmul_v1_0\/src\/xreal_matmul.h",
      "impl\/misc\/drivers\/real_matmul_v1_0\/src\/xreal_matmul_hw.h",
      "impl\/misc\/drivers\/real_matmul_v1_0\/src\/xreal_matmul_linux.c",
      "impl\/misc\/drivers\/real_matmul_v1_0\/src\/xreal_matmul_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/real_matmul.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "6",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "R",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "R",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "MatA_DRAM_1",
          "access": "W",
          "description": "Data signal of MatA_DRAM",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "MatA_DRAM",
              "access": "W",
              "description": "Bit 31 to 0 of MatA_DRAM"
            }]
        },
        {
          "offset": "0x14",
          "name": "MatA_DRAM_2",
          "access": "W",
          "description": "Data signal of MatA_DRAM",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "MatA_DRAM",
              "access": "W",
              "description": "Bit 63 to 32 of MatA_DRAM"
            }]
        },
        {
          "offset": "0x1c",
          "name": "MatB_DRAM_1",
          "access": "W",
          "description": "Data signal of MatB_DRAM",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "MatB_DRAM",
              "access": "W",
              "description": "Bit 31 to 0 of MatB_DRAM"
            }]
        },
        {
          "offset": "0x20",
          "name": "MatB_DRAM_2",
          "access": "W",
          "description": "Data signal of MatB_DRAM",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "MatB_DRAM",
              "access": "W",
              "description": "Bit 63 to 32 of MatB_DRAM"
            }]
        },
        {
          "offset": "0x28",
          "name": "MatC_DRAM_1",
          "access": "W",
          "description": "Data signal of MatC_DRAM",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "MatC_DRAM",
              "access": "W",
              "description": "Bit 31 to 0 of MatC_DRAM"
            }]
        },
        {
          "offset": "0x2c",
          "name": "MatC_DRAM_2",
          "access": "W",
          "description": "Data signal of MatC_DRAM",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "MatC_DRAM",
              "access": "W",
              "description": "Bit 63 to 32 of MatC_DRAM"
            }]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "MatA_DRAM"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "28",
          "argName": "MatB_DRAM"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "40",
          "argName": "MatC_DRAM"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:m_axi_mem",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "m_axi_mem": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "128",
      "addrWidth": "64",
      "portPrefix": "m_axi_mem_",
      "paramPrefix": "C_M_AXI_MEM_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_mem_ARADDR",
        "m_axi_mem_ARBURST",
        "m_axi_mem_ARCACHE",
        "m_axi_mem_ARID",
        "m_axi_mem_ARLEN",
        "m_axi_mem_ARLOCK",
        "m_axi_mem_ARPROT",
        "m_axi_mem_ARQOS",
        "m_axi_mem_ARREADY",
        "m_axi_mem_ARREGION",
        "m_axi_mem_ARSIZE",
        "m_axi_mem_ARUSER",
        "m_axi_mem_ARVALID",
        "m_axi_mem_AWADDR",
        "m_axi_mem_AWBURST",
        "m_axi_mem_AWCACHE",
        "m_axi_mem_AWID",
        "m_axi_mem_AWLEN",
        "m_axi_mem_AWLOCK",
        "m_axi_mem_AWPROT",
        "m_axi_mem_AWQOS",
        "m_axi_mem_AWREADY",
        "m_axi_mem_AWREGION",
        "m_axi_mem_AWSIZE",
        "m_axi_mem_AWUSER",
        "m_axi_mem_AWVALID",
        "m_axi_mem_BID",
        "m_axi_mem_BREADY",
        "m_axi_mem_BRESP",
        "m_axi_mem_BUSER",
        "m_axi_mem_BVALID",
        "m_axi_mem_RDATA",
        "m_axi_mem_RID",
        "m_axi_mem_RLAST",
        "m_axi_mem_RREADY",
        "m_axi_mem_RRESP",
        "m_axi_mem_RUSER",
        "m_axi_mem_RVALID",
        "m_axi_mem_WDATA",
        "m_axi_mem_WID",
        "m_axi_mem_WLAST",
        "m_axi_mem_WREADY",
        "m_axi_mem_WSTRB",
        "m_axi_mem_WUSER",
        "m_axi_mem_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "argName": "MatA_DRAM"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "16",
          "final_bitwidth": "128",
          "argName": "MatA_DRAM"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "argName": "MatB_DRAM"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "16",
          "final_bitwidth": "128",
          "argName": "MatB_DRAM"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "argName": "MatC_DRAM"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "16",
          "final_bitwidth": "128",
          "argName": "MatC_DRAM"
        }
      ]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_mem_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_mem_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_mem_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_mem_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_mem_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_mem_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_mem_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_mem_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_mem_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_mem_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_mem_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_mem_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_mem_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_mem_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_mem_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_mem_WDATA": {
      "dir": "out",
      "width": "128"
    },
    "m_axi_mem_WSTRB": {
      "dir": "out",
      "width": "16"
    },
    "m_axi_mem_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_mem_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_mem_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_mem_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_mem_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_mem_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_mem_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_mem_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_mem_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_mem_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_mem_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_mem_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_mem_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_mem_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_mem_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_mem_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_mem_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_mem_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_mem_RDATA": {
      "dir": "in",
      "width": "128"
    },
    "m_axi_mem_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_mem_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_mem_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_mem_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_mem_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_mem_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_mem_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_mem_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_mem_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "real_matmul",
      "Instances": [
        {
          "ModuleName": "real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS",
          "InstanceName": "grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349"
        },
        {
          "ModuleName": "real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT",
          "InstanceName": "grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398"
        },
        {
          "ModuleName": "real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS",
          "InstanceName": "grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442"
        },
        {
          "ModuleName": "real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE",
          "InstanceName": "grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469"
        },
        {
          "ModuleName": "real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS",
          "InstanceName": "grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533"
        }
      ]
    },
    "Info": {
      "real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "real_matmul": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS": {
        "Latency": {
          "LatencyBest": "15014",
          "LatencyAvg": "15014",
          "LatencyWorst": "15014",
          "PipelineII": "15014",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "MAT_A_ROWS_MAT_A_COLS",
            "TripCount": "15000",
            "Latency": "15012",
            "PipelineII": "1",
            "PipelineDepth": "14"
          }],
        "Area": {
          "DSP": "2",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "~0",
          "FF": "1266",
          "AVAIL_FF": "106400",
          "UTIL_FF": "1",
          "LUT": "1081",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "2",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS": {
        "Latency": {
          "LatencyBest": "30014",
          "LatencyAvg": "30014",
          "LatencyWorst": "30014",
          "PipelineII": "30014",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "MAT_B_ROWS_MAT_B_COLS",
            "TripCount": "30000",
            "Latency": "30012",
            "PipelineII": "1",
            "PipelineDepth": "14"
          }],
        "Area": {
          "DSP": "1",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "~0",
          "FF": "848",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "670",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT": {
        "Latency": {
          "LatencyBest": "20012",
          "LatencyAvg": "20012",
          "LatencyWorst": "20012",
          "PipelineII": "20012",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.213"
        },
        "Loops": [{
            "Name": "MAT_C_ROWS_INIT_MAT_C_COLS_INIT",
            "TripCount": "20000",
            "Latency": "20010",
            "PipelineII": "1",
            "PipelineDepth": "12"
          }],
        "Area": {
          "DSP": "1",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "~0",
          "FF": "369",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "378",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE": {
        "Latency": {
          "LatencyBest": "150016",
          "LatencyAvg": "150016",
          "LatencyWorst": "150016",
          "PipelineII": "150016",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.918"
        },
        "Loops": [{
            "Name": "OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE",
            "TripCount": "150000",
            "Latency": "150014",
            "PipelineII": "1",
            "PipelineDepth": "16"
          }],
        "Area": {
          "DSP": "24",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "10",
          "FF": "6221",
          "AVAIL_FF": "106400",
          "UTIL_FF": "5",
          "LUT": "3205",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "6",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS": {
        "Latency": {
          "LatencyBest": "20013",
          "LatencyAvg": "20013",
          "LatencyWorst": "20013",
          "PipelineII": "20013",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "MAT_C_ROWS_MAT_C_COLS",
            "TripCount": "20000",
            "Latency": "20011",
            "PipelineII": "1",
            "PipelineDepth": "13"
          }],
        "Area": {
          "DSP": "1",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "~0",
          "FF": "821",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "828",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "real_matmul": {
        "Latency": {
          "LatencyBest": "220074",
          "LatencyAvg": "220074",
          "LatencyWorst": "220074",
          "PipelineII": "220075",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Area": {
          "BRAM_18K": "120",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "42",
          "DSP": "29",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "13",
          "FF": "10803",
          "AVAIL_FF": "106400",
          "UTIL_FF": "10",
          "LUT": "11765",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "22",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2023-02-21 09:47:53 EST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2022.1.2"
  }
}
