--
--	Conversion of TickReading.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Tue Apr 28 16:08:22 2015
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL \LCD:tmpOE__LCDPort_net_6\ : bit;
SIGNAL \LCD:tmpOE__LCDPort_net_5\ : bit;
SIGNAL \LCD:tmpOE__LCDPort_net_4\ : bit;
SIGNAL \LCD:tmpOE__LCDPort_net_3\ : bit;
SIGNAL \LCD:tmpOE__LCDPort_net_2\ : bit;
SIGNAL \LCD:tmpOE__LCDPort_net_1\ : bit;
SIGNAL \LCD:tmpOE__LCDPort_net_0\ : bit;
SIGNAL zero : bit;
SIGNAL \LCD:tmpFB_6__LCDPort_net_6\ : bit;
SIGNAL \LCD:tmpFB_6__LCDPort_net_5\ : bit;
SIGNAL \LCD:tmpFB_6__LCDPort_net_4\ : bit;
SIGNAL \LCD:tmpFB_6__LCDPort_net_3\ : bit;
SIGNAL \LCD:tmpFB_6__LCDPort_net_2\ : bit;
SIGNAL \LCD:tmpFB_6__LCDPort_net_1\ : bit;
SIGNAL \LCD:tmpFB_6__LCDPort_net_0\ : bit;
SIGNAL \LCD:tmpIO_6__LCDPort_net_6\ : bit;
SIGNAL \LCD:tmpIO_6__LCDPort_net_5\ : bit;
SIGNAL \LCD:tmpIO_6__LCDPort_net_4\ : bit;
SIGNAL \LCD:tmpIO_6__LCDPort_net_3\ : bit;
SIGNAL \LCD:tmpIO_6__LCDPort_net_2\ : bit;
SIGNAL \LCD:tmpIO_6__LCDPort_net_1\ : bit;
SIGNAL \LCD:tmpIO_6__LCDPort_net_0\ : bit;
TERMINAL \LCD:tmpSIOVREF__LCDPort_net_0\ : bit;
SIGNAL \LCD:tmpINTERRUPT_0__LCDPort_net_0\ : bit;
SIGNAL tmpOE__Hall_To_PSOC_net_0 : bit;
SIGNAL Net_965 : bit;
SIGNAL tmpIO_0__Hall_To_PSOC_net_0 : bit;
TERMINAL tmpSIOVREF__Hall_To_PSOC_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Hall_To_PSOC_net_0 : bit;
SIGNAL Net_1169 : bit;
SIGNAL one : bit;
SIGNAL \PWM:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \PWM:PWMUDB:tc_reg_i\ : bit;
SIGNAL \PWM:PWMUDB:tc_i\ : bit;
SIGNAL \PWM:Net_101\ : bit;
SIGNAL \PWM:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \PWM:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \PWM:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \PWM:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \PWM:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \PWM:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \PWM:PWMUDB:ctrl_enable\ : bit;
SIGNAL \PWM:PWMUDB:control_7\ : bit;
SIGNAL \PWM:PWMUDB:Clk_Ctl_i\ : bit;
SIGNAL \PWM:PWMUDB:control_6\ : bit;
SIGNAL \PWM:PWMUDB:control_5\ : bit;
SIGNAL \PWM:PWMUDB:control_4\ : bit;
SIGNAL \PWM:PWMUDB:control_3\ : bit;
SIGNAL \PWM:PWMUDB:control_2\ : bit;
SIGNAL \PWM:PWMUDB:control_1\ : bit;
SIGNAL \PWM:PWMUDB:control_0\ : bit;
SIGNAL \PWM:PWMUDB:prevCapture\ : bit;
SIGNAL \PWM:PWMUDB:capt_rising\ : bit;
SIGNAL \PWM:PWMUDB:capt_falling\ : bit;
SIGNAL \PWM:PWMUDB:hwCapture\ : bit;
SIGNAL \PWM:PWMUDB:hwEnable\ : bit;
SIGNAL \PWM:PWMUDB:trig_last\ : bit;
SIGNAL \PWM:PWMUDB:trig_rise\ : bit;
SIGNAL \PWM:PWMUDB:trig_fall\ : bit;
SIGNAL \PWM:PWMUDB:trig_out\ : bit;
SIGNAL \PWM:PWMUDB:runmode_enable\ : bit;
SIGNAL \PWM:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \PWM:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \PWM:PWMUDB:final_enable\ : bit;
SIGNAL \PWM:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \PWM:PWMUDB:sc_kill\ : bit;
SIGNAL \PWM:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \PWM:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \PWM:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \PWM:PWMUDB:min_kill_reg\ : bit;
SIGNAL \PWM:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \PWM:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \PWM:PWMUDB:km_run\ : bit;
SIGNAL \PWM:PWMUDB:min_kill\ : bit;
SIGNAL \PWM:PWMUDB:final_kill\ : bit;
SIGNAL \PWM:PWMUDB:km_tc\ : bit;
SIGNAL \PWM:PWMUDB:db_tc\ : bit;
SIGNAL \PWM:PWMUDB:dith_count_1\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_1_1\ : bit;
SIGNAL \PWM:PWMUDB:dith_count_0\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_1_0\ : bit;
SIGNAL \PWM:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \PWM:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \PWM:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \PWM:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \PWM:PWMUDB:dith_sel\ : bit;
SIGNAL \PWM:PWMUDB:compare1\ : bit;
SIGNAL \PWM:PWMUDB:cmp1_less\ : bit;
SIGNAL \PWM:PWMUDB:compare2\ : bit;
SIGNAL \PWM:PWMUDB:cmp2_less\ : bit;
SIGNAL \PWM:PWMUDB:cmp1\ : bit;
SIGNAL \PWM:PWMUDB:cmp2\ : bit;
SIGNAL \PWM:PWMUDB:pwm_temp\ : bit;
SIGNAL \PWM:PWMUDB:pwm_i\ : bit;
SIGNAL \PWM:PWMUDB:pwm_reg_i\ : bit;
SIGNAL \PWM:Net_96\ : bit;
SIGNAL \PWM:PWMUDB:pwm1_i\ : bit;
SIGNAL \PWM:PWMUDB:pwm2_i\ : bit;
SIGNAL \PWM:PWMUDB:pwm1_reg_i\ : bit;
SIGNAL \PWM:PWMUDB:pwm2_reg_i\ : bit;
SIGNAL Net_1157 : bit;
SIGNAL Net_1158 : bit;
SIGNAL \PWM:PWMUDB:status_6\ : bit;
SIGNAL \PWM:PWMUDB:status_0\ : bit;
SIGNAL \PWM:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \PWM:PWMUDB:status_1\ : bit;
SIGNAL \PWM:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \PWM:PWMUDB:status_2\ : bit;
SIGNAL \PWM:PWMUDB:status_3\ : bit;
SIGNAL \PWM:PWMUDB:fifo_full\ : bit;
SIGNAL \PWM:PWMUDB:status_4\ : bit;
SIGNAL \PWM:PWMUDB:status_5\ : bit;
SIGNAL \PWM:PWMUDB:final_kill_reg\ : bit;
SIGNAL \PWM:PWMUDB:cmp1_status\ : bit;
SIGNAL \PWM:PWMUDB:cmp2_status\ : bit;
SIGNAL \PWM:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \PWM:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \PWM:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \PWM:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \PWM:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \PWM:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \PWM:PWMUDB:reset\ : bit;
SIGNAL \PWM:Net_55\ : bit;
SIGNAL \PWM:PWMUDB:prevCompare1\ : bit;
SIGNAL \PWM:PWMUDB:cs_addr_2\ : bit;
SIGNAL \PWM:PWMUDB:cs_addr_1\ : bit;
SIGNAL \PWM:PWMUDB:cs_addr_0\ : bit;
SIGNAL \PWM:PWMUDB:final_capture\ : bit;
SIGNAL \PWM:PWMUDB:nc2\ : bit;
SIGNAL \PWM:PWMUDB:nc3\ : bit;
SIGNAL \PWM:PWMUDB:nc1\ : bit;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:nc4\ : bit;
SIGNAL \PWM:PWMUDB:nc5\ : bit;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:nc6\ : bit;
SIGNAL \PWM:PWMUDB:nc7\ : bit;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \PWM:PWMUDB:cmp1_eq\ : bit;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:cmp2_eq\ : bit;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:fifo_nempty\ : bit;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:MODULE_1:b_31\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:b_30\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:b_29\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:b_28\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:b_27\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:b_26\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:b_25\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:b_24\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:b_23\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:b_22\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:b_21\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:b_20\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:b_19\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:b_18\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:b_17\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:b_16\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:b_15\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:b_14\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:b_13\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:b_12\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:b_11\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:b_10\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:b_9\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:b_8\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:b_7\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:b_6\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:b_5\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:b_4\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:b_3\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:b_2\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:b_1\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:b_0\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:a_31\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:a_30\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:a_29\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:a_28\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:a_27\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:a_26\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:a_25\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:a_24\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:a_23\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:a_22\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:a_21\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:a_20\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:a_19\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:a_18\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:a_17\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:a_16\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:a_15\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:a_14\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:a_13\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:a_12\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:a_11\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:a_10\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:a_9\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:a_8\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:a_7\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:a_6\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:a_5\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:a_4\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:a_3\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:a_2\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:a_1\ : bit;
SIGNAL \PWM:PWMUDB:MODIN1_1\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:a_0\ : bit;
SIGNAL \PWM:PWMUDB:MODIN1_0\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:b_31\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:b_30\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:b_29\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:b_28\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:b_27\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:b_26\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:b_25\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:b_24\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:b_23\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:b_22\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:b_21\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:b_20\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:b_19\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:b_18\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:b_17\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:b_16\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:b_15\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:b_14\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:b_13\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:b_12\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:b_11\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:b_10\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:b_9\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:b_8\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:b_7\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:b_6\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:b_5\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:b_4\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:b_3\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:b_2\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:b_1\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:b_0\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_1_31\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:s_31\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_1_30\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:s_30\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_1_29\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:s_29\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_1_28\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:s_28\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_1_27\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:s_27\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_1_26\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:s_26\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_1_25\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:s_25\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_1_24\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:s_24\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_1_23\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:s_23\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_1_22\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:s_22\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_1_21\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:s_21\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_1_20\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:s_20\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_1_19\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:s_19\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_1_18\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:s_18\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_1_17\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:s_17\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_1_16\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:s_16\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_1_15\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:s_15\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_1_14\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:s_14\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_1_13\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:s_13\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_1_12\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:s_12\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_1_11\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:s_11\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_1_10\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:s_10\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_1_9\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:s_9\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_1_8\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:s_8\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_1_7\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:s_7\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_1_6\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:s_6\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_1_5\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:s_5\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_1_4\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:s_4\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_1_3\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:s_3\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_1_2\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:s_2\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:s_1\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:s_0\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_2071 : bit;
SIGNAL Net_1159 : bit;
SIGNAL Net_1156 : bit;
SIGNAL \PWM:Net_113\ : bit;
SIGNAL \PWM:Net_107\ : bit;
SIGNAL \PWM:Net_114\ : bit;
SIGNAL Net_1074 : bit;
SIGNAL \Hall_Counter:Net_43\ : bit;
SIGNAL Net_658 : bit;
SIGNAL \Hall_Counter:Net_49\ : bit;
SIGNAL \Hall_Counter:Net_82\ : bit;
SIGNAL \Hall_Counter:Net_89\ : bit;
SIGNAL \Hall_Counter:Net_95\ : bit;
SIGNAL \Hall_Counter:Net_91\ : bit;
SIGNAL \Hall_Counter:Net_102\ : bit;
SIGNAL Net_633 : bit;
SIGNAL \Hall_Counter:CounterUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Hall_Counter:CounterUDB:ctrl_cmod_2\ : bit;
SIGNAL \Hall_Counter:CounterUDB:ctrl_cmod_1\ : bit;
SIGNAL \Hall_Counter:CounterUDB:ctrl_cmod_0\ : bit;
SIGNAL \Hall_Counter:CounterUDB:ctrl_capmode_1\ : bit;
SIGNAL \Hall_Counter:CounterUDB:ctrl_capmode_0\ : bit;
SIGNAL \Hall_Counter:CounterUDB:Clk_Ctl_i\ : bit;
SIGNAL \Hall_Counter:CounterUDB:control_7\ : bit;
SIGNAL \Hall_Counter:CounterUDB:control_6\ : bit;
SIGNAL \Hall_Counter:CounterUDB:control_5\ : bit;
SIGNAL \Hall_Counter:CounterUDB:control_4\ : bit;
SIGNAL \Hall_Counter:CounterUDB:control_3\ : bit;
SIGNAL \Hall_Counter:CounterUDB:control_2\ : bit;
SIGNAL \Hall_Counter:CounterUDB:control_1\ : bit;
SIGNAL \Hall_Counter:CounterUDB:control_0\ : bit;
SIGNAL \Hall_Counter:CounterUDB:ctrl_enable\ : bit;
SIGNAL \Hall_Counter:CounterUDB:prevCapture\ : bit;
SIGNAL \Hall_Counter:CounterUDB:capt_rising\ : bit;
SIGNAL \Hall_Counter:CounterUDB:capt_falling\ : bit;
SIGNAL \Hall_Counter:CounterUDB:capt_either_edge\ : bit;
SIGNAL \Hall_Counter:CounterUDB:hwCapture\ : bit;
SIGNAL \Hall_Counter:CounterUDB:reload\ : bit;
SIGNAL Net_630 : bit;
SIGNAL \Hall_Counter:CounterUDB:overflow\ : bit;
SIGNAL \Hall_Counter:CounterUDB:underflow\ : bit;
SIGNAL \Hall_Counter:CounterUDB:final_enable\ : bit;
SIGNAL \Hall_Counter:CounterUDB:counter_enable\ : bit;
SIGNAL \Hall_Counter:CounterUDB:status_0\ : bit;
SIGNAL \Hall_Counter:CounterUDB:cmp_out_status\ : bit;
SIGNAL \Hall_Counter:CounterUDB:status_1\ : bit;
SIGNAL \Hall_Counter:CounterUDB:per_zero\ : bit;
SIGNAL \Hall_Counter:CounterUDB:status_2\ : bit;
SIGNAL \Hall_Counter:CounterUDB:overflow_status\ : bit;
SIGNAL \Hall_Counter:CounterUDB:status_3\ : bit;
SIGNAL \Hall_Counter:CounterUDB:underflow_status\ : bit;
SIGNAL \Hall_Counter:CounterUDB:status_4\ : bit;
SIGNAL \Hall_Counter:CounterUDB:status_5\ : bit;
SIGNAL \Hall_Counter:CounterUDB:fifo_full\ : bit;
SIGNAL \Hall_Counter:CounterUDB:status_6\ : bit;
SIGNAL \Hall_Counter:CounterUDB:fifo_nempty\ : bit;
SIGNAL \Hall_Counter:CounterUDB:dp_dir\ : bit;
SIGNAL \Hall_Counter:CounterUDB:per_equal\ : bit;
SIGNAL \Hall_Counter:CounterUDB:overflow_reg_i\ : bit;
SIGNAL \Hall_Counter:CounterUDB:underflow_reg_i\ : bit;
SIGNAL \Hall_Counter:CounterUDB:tc_i\ : bit;
SIGNAL \Hall_Counter:CounterUDB:tc_reg_i\ : bit;
SIGNAL \Hall_Counter:CounterUDB:cmp_out_i\ : bit;
SIGNAL \Hall_Counter:CounterUDB:cmp_less\ : bit;
SIGNAL \Hall_Counter:CounterUDB:prevCompare\ : bit;
SIGNAL \Hall_Counter:CounterUDB:cmp_out_reg_i\ : bit;
SIGNAL Net_723 : bit;
SIGNAL \Hall_Counter:CounterUDB:count_stored_i\ : bit;
SIGNAL \Hall_Counter:CounterUDB:count_enable\ : bit;
SIGNAL \Hall_Counter:CounterUDB:cs_addr_2\ : bit;
SIGNAL \Hall_Counter:CounterUDB:cs_addr_1\ : bit;
SIGNAL \Hall_Counter:CounterUDB:cs_addr_0\ : bit;
SIGNAL \Hall_Counter:CounterUDB:nc19\ : bit;
SIGNAL \Hall_Counter:CounterUDB:nc21\ : bit;
SIGNAL \Hall_Counter:CounterUDB:nc2\ : bit;
SIGNAL \Hall_Counter:CounterUDB:nc12\ : bit;
SIGNAL \Hall_Counter:CounterUDB:nc4\ : bit;
SIGNAL \Hall_Counter:CounterUDB:nc6\ : bit;
SIGNAL \Hall_Counter:CounterUDB:sC24:counterdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \Hall_Counter:CounterUDB:sC24:counterdp:z1_0\:SIGNAL IS 2;
SIGNAL \Hall_Counter:CounterUDB:sC24:counterdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \Hall_Counter:CounterUDB:sC24:counterdp:ff1_0\:SIGNAL IS 2;
SIGNAL \Hall_Counter:CounterUDB:sC24:counterdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \Hall_Counter:CounterUDB:sC24:counterdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \Hall_Counter:CounterUDB:sC24:counterdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \Hall_Counter:CounterUDB:sC24:counterdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \Hall_Counter:CounterUDB:sC24:counterdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \Hall_Counter:CounterUDB:sC24:counterdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \Hall_Counter:CounterUDB:sC24:counterdp:so_0\ : bit;
ATTRIBUTE port_state_att of \Hall_Counter:CounterUDB:sC24:counterdp:so_0\:SIGNAL IS 2;
SIGNAL \Hall_Counter:CounterUDB:nc33\ : bit;
SIGNAL \Hall_Counter:CounterUDB:nc35\ : bit;
SIGNAL \Hall_Counter:CounterUDB:sC24:counterdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \Hall_Counter:CounterUDB:sC24:counterdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \Hall_Counter:CounterUDB:sC24:counterdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \Hall_Counter:CounterUDB:sC24:counterdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \Hall_Counter:CounterUDB:sC24:counterdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Hall_Counter:CounterUDB:sC24:counterdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \Hall_Counter:CounterUDB:sC24:counterdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Hall_Counter:CounterUDB:sC24:counterdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \Hall_Counter:CounterUDB:sC24:counterdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Hall_Counter:CounterUDB:sC24:counterdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \Hall_Counter:CounterUDB:sC24:counterdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Hall_Counter:CounterUDB:sC24:counterdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \Hall_Counter:CounterUDB:sC24:counterdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Hall_Counter:CounterUDB:sC24:counterdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \Hall_Counter:CounterUDB:sC24:counterdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Hall_Counter:CounterUDB:sC24:counterdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \Hall_Counter:CounterUDB:sC24:counterdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Hall_Counter:CounterUDB:sC24:counterdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \Hall_Counter:CounterUDB:sC24:counterdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Hall_Counter:CounterUDB:sC24:counterdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \Hall_Counter:CounterUDB:sC24:counterdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Hall_Counter:CounterUDB:sC24:counterdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Hall_Counter:CounterUDB:sC24:counterdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Hall_Counter:CounterUDB:sC24:counterdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Hall_Counter:CounterUDB:sC24:counterdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Hall_Counter:CounterUDB:sC24:counterdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \Hall_Counter:CounterUDB:sC24:counterdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \Hall_Counter:CounterUDB:sC24:counterdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \Hall_Counter:CounterUDB:sC24:counterdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Hall_Counter:CounterUDB:sC24:counterdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Hall_Counter:CounterUDB:sC24:counterdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Hall_Counter:CounterUDB:sC24:counterdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Hall_Counter:CounterUDB:sC24:counterdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Hall_Counter:CounterUDB:sC24:counterdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Hall_Counter:CounterUDB:sC24:counterdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Hall_Counter:CounterUDB:sC24:counterdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Hall_Counter:CounterUDB:sC24:counterdp:carry0\ : bit;
SIGNAL \Hall_Counter:CounterUDB:sC24:counterdp:sh_right0\ : bit;
SIGNAL \Hall_Counter:CounterUDB:sC24:counterdp:sh_left0\ : bit;
SIGNAL \Hall_Counter:CounterUDB:sC24:counterdp:msb0\ : bit;
SIGNAL \Hall_Counter:CounterUDB:sC24:counterdp:cmp_eq0_1\ : bit;
SIGNAL \Hall_Counter:CounterUDB:sC24:counterdp:cmp_eq0_0\ : bit;
SIGNAL \Hall_Counter:CounterUDB:sC24:counterdp:cmp_lt0_1\ : bit;
SIGNAL \Hall_Counter:CounterUDB:sC24:counterdp:cmp_lt0_0\ : bit;
SIGNAL \Hall_Counter:CounterUDB:sC24:counterdp:cmp_zero0_1\ : bit;
SIGNAL \Hall_Counter:CounterUDB:sC24:counterdp:cmp_zero0_0\ : bit;
SIGNAL \Hall_Counter:CounterUDB:sC24:counterdp:cmp_ff0_1\ : bit;
SIGNAL \Hall_Counter:CounterUDB:sC24:counterdp:cmp_ff0_0\ : bit;
SIGNAL \Hall_Counter:CounterUDB:sC24:counterdp:cap0_1\ : bit;
SIGNAL \Hall_Counter:CounterUDB:sC24:counterdp:cap0_0\ : bit;
SIGNAL \Hall_Counter:CounterUDB:sC24:counterdp:cfb0\ : bit;
SIGNAL \Hall_Counter:CounterUDB:nc18\ : bit;
SIGNAL \Hall_Counter:CounterUDB:nc20\ : bit;
SIGNAL \Hall_Counter:CounterUDB:nc1\ : bit;
SIGNAL \Hall_Counter:CounterUDB:nc11\ : bit;
SIGNAL \Hall_Counter:CounterUDB:nc3\ : bit;
SIGNAL \Hall_Counter:CounterUDB:nc5\ : bit;
SIGNAL \Hall_Counter:CounterUDB:sC24:counterdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \Hall_Counter:CounterUDB:sC24:counterdp:z1_1\:SIGNAL IS 2;
SIGNAL \Hall_Counter:CounterUDB:sC24:counterdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \Hall_Counter:CounterUDB:sC24:counterdp:ff1_1\:SIGNAL IS 2;
SIGNAL \Hall_Counter:CounterUDB:sC24:counterdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \Hall_Counter:CounterUDB:sC24:counterdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \Hall_Counter:CounterUDB:sC24:counterdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \Hall_Counter:CounterUDB:sC24:counterdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \Hall_Counter:CounterUDB:sC24:counterdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \Hall_Counter:CounterUDB:sC24:counterdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \Hall_Counter:CounterUDB:sC24:counterdp:so_1\ : bit;
ATTRIBUTE port_state_att of \Hall_Counter:CounterUDB:sC24:counterdp:so_1\:SIGNAL IS 2;
SIGNAL \Hall_Counter:CounterUDB:nc32\ : bit;
SIGNAL \Hall_Counter:CounterUDB:nc34\ : bit;
SIGNAL \Hall_Counter:CounterUDB:sC24:counterdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \Hall_Counter:CounterUDB:sC24:counterdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \Hall_Counter:CounterUDB:sC24:counterdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \Hall_Counter:CounterUDB:sC24:counterdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \Hall_Counter:CounterUDB:sC24:counterdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Hall_Counter:CounterUDB:sC24:counterdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \Hall_Counter:CounterUDB:sC24:counterdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Hall_Counter:CounterUDB:sC24:counterdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \Hall_Counter:CounterUDB:sC24:counterdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Hall_Counter:CounterUDB:sC24:counterdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \Hall_Counter:CounterUDB:sC24:counterdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Hall_Counter:CounterUDB:sC24:counterdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \Hall_Counter:CounterUDB:sC24:counterdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Hall_Counter:CounterUDB:sC24:counterdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \Hall_Counter:CounterUDB:sC24:counterdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Hall_Counter:CounterUDB:sC24:counterdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \Hall_Counter:CounterUDB:sC24:counterdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Hall_Counter:CounterUDB:sC24:counterdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \Hall_Counter:CounterUDB:sC24:counterdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Hall_Counter:CounterUDB:sC24:counterdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \Hall_Counter:CounterUDB:sC24:counterdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Hall_Counter:CounterUDB:sC24:counterdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Hall_Counter:CounterUDB:sC24:counterdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Hall_Counter:CounterUDB:sC24:counterdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Hall_Counter:CounterUDB:sC24:counterdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Hall_Counter:CounterUDB:sC24:counterdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \Hall_Counter:CounterUDB:sC24:counterdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \Hall_Counter:CounterUDB:sC24:counterdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \Hall_Counter:CounterUDB:sC24:counterdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Hall_Counter:CounterUDB:sC24:counterdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Hall_Counter:CounterUDB:sC24:counterdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Hall_Counter:CounterUDB:sC24:counterdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Hall_Counter:CounterUDB:sC24:counterdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Hall_Counter:CounterUDB:sC24:counterdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Hall_Counter:CounterUDB:sC24:counterdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Hall_Counter:CounterUDB:sC24:counterdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Hall_Counter:CounterUDB:sC24:counterdp:carry1\ : bit;
SIGNAL \Hall_Counter:CounterUDB:sC24:counterdp:sh_right1\ : bit;
SIGNAL \Hall_Counter:CounterUDB:sC24:counterdp:sh_left1\ : bit;
SIGNAL \Hall_Counter:CounterUDB:sC24:counterdp:msb1\ : bit;
SIGNAL \Hall_Counter:CounterUDB:sC24:counterdp:cmp_eq1_1\ : bit;
SIGNAL \Hall_Counter:CounterUDB:sC24:counterdp:cmp_eq1_0\ : bit;
SIGNAL \Hall_Counter:CounterUDB:sC24:counterdp:cmp_lt1_1\ : bit;
SIGNAL \Hall_Counter:CounterUDB:sC24:counterdp:cmp_lt1_0\ : bit;
SIGNAL \Hall_Counter:CounterUDB:sC24:counterdp:cmp_zero1_1\ : bit;
SIGNAL \Hall_Counter:CounterUDB:sC24:counterdp:cmp_zero1_0\ : bit;
SIGNAL \Hall_Counter:CounterUDB:sC24:counterdp:cmp_ff1_1\ : bit;
SIGNAL \Hall_Counter:CounterUDB:sC24:counterdp:cmp_ff1_0\ : bit;
SIGNAL \Hall_Counter:CounterUDB:sC24:counterdp:cap1_1\ : bit;
SIGNAL \Hall_Counter:CounterUDB:sC24:counterdp:cap1_0\ : bit;
SIGNAL \Hall_Counter:CounterUDB:sC24:counterdp:cfb1\ : bit;
SIGNAL \Hall_Counter:CounterUDB:nc44\ : bit;
SIGNAL \Hall_Counter:CounterUDB:per_FF\ : bit;
SIGNAL \Hall_Counter:CounterUDB:cmp_equal\ : bit;
SIGNAL \Hall_Counter:CounterUDB:sC24:counterdp:z1_2\ : bit;
ATTRIBUTE port_state_att of \Hall_Counter:CounterUDB:sC24:counterdp:z1_2\:SIGNAL IS 2;
SIGNAL \Hall_Counter:CounterUDB:sC24:counterdp:ff1_2\ : bit;
ATTRIBUTE port_state_att of \Hall_Counter:CounterUDB:sC24:counterdp:ff1_2\:SIGNAL IS 2;
SIGNAL \Hall_Counter:CounterUDB:sC24:counterdp:ov_msb_2\ : bit;
ATTRIBUTE port_state_att of \Hall_Counter:CounterUDB:sC24:counterdp:ov_msb_2\:SIGNAL IS 2;
SIGNAL \Hall_Counter:CounterUDB:sC24:counterdp:co_msb_2\ : bit;
ATTRIBUTE port_state_att of \Hall_Counter:CounterUDB:sC24:counterdp:co_msb_2\:SIGNAL IS 2;
SIGNAL \Hall_Counter:CounterUDB:sC24:counterdp:cmsb_2\ : bit;
ATTRIBUTE port_state_att of \Hall_Counter:CounterUDB:sC24:counterdp:cmsb_2\:SIGNAL IS 2;
SIGNAL \Hall_Counter:CounterUDB:sC24:counterdp:so_2\ : bit;
ATTRIBUTE port_state_att of \Hall_Counter:CounterUDB:sC24:counterdp:so_2\:SIGNAL IS 2;
SIGNAL \Hall_Counter:CounterUDB:sC24:counterdp:f1_bus_stat_2\ : bit;
ATTRIBUTE port_state_att of \Hall_Counter:CounterUDB:sC24:counterdp:f1_bus_stat_2\:SIGNAL IS 2;
SIGNAL \Hall_Counter:CounterUDB:sC24:counterdp:f1_blk_stat_2\ : bit;
ATTRIBUTE port_state_att of \Hall_Counter:CounterUDB:sC24:counterdp:f1_blk_stat_2\:SIGNAL IS 2;
SIGNAL \Hall_Counter:CounterUDB:sC24:counterdp:ce0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Hall_Counter:CounterUDB:sC24:counterdp:ce0_reg_2\:SIGNAL IS 2;
SIGNAL \Hall_Counter:CounterUDB:sC24:counterdp:cl0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Hall_Counter:CounterUDB:sC24:counterdp:cl0_reg_2\:SIGNAL IS 2;
SIGNAL \Hall_Counter:CounterUDB:sC24:counterdp:z0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Hall_Counter:CounterUDB:sC24:counterdp:z0_reg_2\:SIGNAL IS 2;
SIGNAL \Hall_Counter:CounterUDB:sC24:counterdp:ff0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Hall_Counter:CounterUDB:sC24:counterdp:ff0_reg_2\:SIGNAL IS 2;
SIGNAL \Hall_Counter:CounterUDB:sC24:counterdp:ce1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Hall_Counter:CounterUDB:sC24:counterdp:ce1_reg_2\:SIGNAL IS 2;
SIGNAL \Hall_Counter:CounterUDB:sC24:counterdp:cl1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Hall_Counter:CounterUDB:sC24:counterdp:cl1_reg_2\:SIGNAL IS 2;
SIGNAL \Hall_Counter:CounterUDB:sC24:counterdp:z1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Hall_Counter:CounterUDB:sC24:counterdp:z1_reg_2\:SIGNAL IS 2;
SIGNAL \Hall_Counter:CounterUDB:sC24:counterdp:ff1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Hall_Counter:CounterUDB:sC24:counterdp:ff1_reg_2\:SIGNAL IS 2;
SIGNAL \Hall_Counter:CounterUDB:sC24:counterdp:ov_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \Hall_Counter:CounterUDB:sC24:counterdp:ov_msb_reg_2\:SIGNAL IS 2;
SIGNAL \Hall_Counter:CounterUDB:sC24:counterdp:co_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \Hall_Counter:CounterUDB:sC24:counterdp:co_msb_reg_2\:SIGNAL IS 2;
SIGNAL \Hall_Counter:CounterUDB:sC24:counterdp:cmsb_reg_2\ : bit;
ATTRIBUTE port_state_att of \Hall_Counter:CounterUDB:sC24:counterdp:cmsb_reg_2\:SIGNAL IS 2;
SIGNAL \Hall_Counter:CounterUDB:sC24:counterdp:so_reg_2\ : bit;
ATTRIBUTE port_state_att of \Hall_Counter:CounterUDB:sC24:counterdp:so_reg_2\:SIGNAL IS 2;
SIGNAL \Hall_Counter:CounterUDB:sC24:counterdp:f0_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Hall_Counter:CounterUDB:sC24:counterdp:f0_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Hall_Counter:CounterUDB:sC24:counterdp:f0_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Hall_Counter:CounterUDB:sC24:counterdp:f0_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Hall_Counter:CounterUDB:sC24:counterdp:f1_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Hall_Counter:CounterUDB:sC24:counterdp:f1_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Hall_Counter:CounterUDB:sC24:counterdp:f1_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Hall_Counter:CounterUDB:sC24:counterdp:f1_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL tmpOE__Input_LED_net_0 : bit;
SIGNAL tmpFB_0__Input_LED_net_0 : bit;
SIGNAL tmpIO_0__Input_LED_net_0 : bit;
TERMINAL tmpSIOVREF__Input_LED_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Input_LED_net_0 : bit;
SIGNAL Net_2046 : bit;
SIGNAL Net_1809 : bit;
SIGNAL Net_1254 : bit;
SIGNAL Net_1535 : bit;
SIGNAL Net_1214 : bit;
SIGNAL tmpOE__Vertical_Sync_Frame_net_0 : bit;
SIGNAL tmpIO_0__Vertical_Sync_Frame_net_0 : bit;
TERMINAL tmpSIOVREF__Vertical_Sync_Frame_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Vertical_Sync_Frame_net_0 : bit;
SIGNAL Net_1832 : bit;
SIGNAL \Lines_Per_Frame_Counter:Net_43\ : bit;
SIGNAL \Lines_Per_Frame_Counter:Net_49\ : bit;
SIGNAL \Lines_Per_Frame_Counter:Net_82\ : bit;
SIGNAL \Lines_Per_Frame_Counter:Net_89\ : bit;
SIGNAL \Lines_Per_Frame_Counter:Net_95\ : bit;
SIGNAL \Lines_Per_Frame_Counter:Net_91\ : bit;
SIGNAL \Lines_Per_Frame_Counter:Net_102\ : bit;
SIGNAL \Lines_Per_Frame_Counter:CounterUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Lines_Per_Frame_Counter:CounterUDB:ctrl_cmod_2\ : bit;
SIGNAL \Lines_Per_Frame_Counter:CounterUDB:ctrl_cmod_1\ : bit;
SIGNAL \Lines_Per_Frame_Counter:CounterUDB:ctrl_cmod_0\ : bit;
SIGNAL \Lines_Per_Frame_Counter:CounterUDB:ctrl_capmode_1\ : bit;
SIGNAL \Lines_Per_Frame_Counter:CounterUDB:ctrl_capmode_0\ : bit;
SIGNAL \Lines_Per_Frame_Counter:CounterUDB:Clk_Ctl_i\ : bit;
SIGNAL \Lines_Per_Frame_Counter:CounterUDB:control_7\ : bit;
SIGNAL \Lines_Per_Frame_Counter:CounterUDB:control_6\ : bit;
SIGNAL \Lines_Per_Frame_Counter:CounterUDB:control_5\ : bit;
SIGNAL \Lines_Per_Frame_Counter:CounterUDB:control_4\ : bit;
SIGNAL \Lines_Per_Frame_Counter:CounterUDB:control_3\ : bit;
SIGNAL \Lines_Per_Frame_Counter:CounterUDB:control_2\ : bit;
SIGNAL \Lines_Per_Frame_Counter:CounterUDB:control_1\ : bit;
SIGNAL \Lines_Per_Frame_Counter:CounterUDB:control_0\ : bit;
SIGNAL \Lines_Per_Frame_Counter:CounterUDB:ctrl_enable\ : bit;
SIGNAL \Lines_Per_Frame_Counter:CounterUDB:prevCapture\ : bit;
SIGNAL \Lines_Per_Frame_Counter:CounterUDB:capt_rising\ : bit;
SIGNAL \Lines_Per_Frame_Counter:CounterUDB:capt_falling\ : bit;
SIGNAL \Lines_Per_Frame_Counter:CounterUDB:capt_either_edge\ : bit;
SIGNAL \Lines_Per_Frame_Counter:CounterUDB:hwCapture\ : bit;
SIGNAL \Lines_Per_Frame_Counter:CounterUDB:reload\ : bit;
SIGNAL \Lines_Per_Frame_Counter:CounterUDB:final_enable\ : bit;
SIGNAL \Lines_Per_Frame_Counter:CounterUDB:disable_run_i\ : bit;
SIGNAL \Lines_Per_Frame_Counter:CounterUDB:overflow_status\ : bit;
SIGNAL \Lines_Per_Frame_Counter:CounterUDB:underflow_status\ : bit;
SIGNAL \Lines_Per_Frame_Counter:CounterUDB:counter_enable\ : bit;
SIGNAL \Lines_Per_Frame_Counter:CounterUDB:status_0\ : bit;
SIGNAL \Lines_Per_Frame_Counter:CounterUDB:cmp_out_status\ : bit;
SIGNAL \Lines_Per_Frame_Counter:CounterUDB:status_1\ : bit;
SIGNAL \Lines_Per_Frame_Counter:CounterUDB:per_zero\ : bit;
SIGNAL \Lines_Per_Frame_Counter:CounterUDB:status_2\ : bit;
SIGNAL \Lines_Per_Frame_Counter:CounterUDB:status_3\ : bit;
SIGNAL \Lines_Per_Frame_Counter:CounterUDB:status_4\ : bit;
SIGNAL \Lines_Per_Frame_Counter:CounterUDB:status_5\ : bit;
SIGNAL \Lines_Per_Frame_Counter:CounterUDB:fifo_full\ : bit;
SIGNAL \Lines_Per_Frame_Counter:CounterUDB:status_6\ : bit;
SIGNAL \Lines_Per_Frame_Counter:CounterUDB:fifo_nempty\ : bit;
SIGNAL \Lines_Per_Frame_Counter:CounterUDB:overflow\ : bit;
SIGNAL \Lines_Per_Frame_Counter:CounterUDB:dp_dir\ : bit;
SIGNAL \Lines_Per_Frame_Counter:CounterUDB:per_equal\ : bit;
SIGNAL \Lines_Per_Frame_Counter:CounterUDB:underflow\ : bit;
SIGNAL \Lines_Per_Frame_Counter:CounterUDB:overflow_reg_i\ : bit;
SIGNAL \Lines_Per_Frame_Counter:CounterUDB:underflow_reg_i\ : bit;
SIGNAL \Lines_Per_Frame_Counter:CounterUDB:tc_i\ : bit;
SIGNAL \Lines_Per_Frame_Counter:CounterUDB:tc_reg_i\ : bit;
SIGNAL \Lines_Per_Frame_Counter:CounterUDB:cmp_out_i\ : bit;
SIGNAL \Lines_Per_Frame_Counter:CounterUDB:cmp_equal\ : bit;
SIGNAL \Lines_Per_Frame_Counter:CounterUDB:prevCompare\ : bit;
SIGNAL \Lines_Per_Frame_Counter:CounterUDB:cmp_out_reg_i\ : bit;
SIGNAL Net_1816 : bit;
SIGNAL \Lines_Per_Frame_Counter:CounterUDB:count_stored_i\ : bit;
SIGNAL Net_1208 : bit;
SIGNAL \Lines_Per_Frame_Counter:CounterUDB:count_enable\ : bit;
SIGNAL \Lines_Per_Frame_Counter:CounterUDB:cs_addr_2\ : bit;
SIGNAL \Lines_Per_Frame_Counter:CounterUDB:cs_addr_1\ : bit;
SIGNAL \Lines_Per_Frame_Counter:CounterUDB:cs_addr_0\ : bit;
SIGNAL \Lines_Per_Frame_Counter:CounterUDB:nc16\ : bit;
SIGNAL \Lines_Per_Frame_Counter:CounterUDB:nc17\ : bit;
SIGNAL \Lines_Per_Frame_Counter:CounterUDB:nc1\ : bit;
SIGNAL \Lines_Per_Frame_Counter:CounterUDB:nc10\ : bit;
SIGNAL \Lines_Per_Frame_Counter:CounterUDB:nc2\ : bit;
SIGNAL \Lines_Per_Frame_Counter:CounterUDB:nc3\ : bit;
SIGNAL \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:z1_0\:SIGNAL IS 2;
SIGNAL \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:ff1_0\:SIGNAL IS 2;
SIGNAL \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:so_0\ : bit;
ATTRIBUTE port_state_att of \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:so_0\:SIGNAL IS 2;
SIGNAL \Lines_Per_Frame_Counter:CounterUDB:nc30\ : bit;
SIGNAL \Lines_Per_Frame_Counter:CounterUDB:nc31\ : bit;
SIGNAL \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:carry\ : bit;
SIGNAL \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:sh_right\ : bit;
SIGNAL \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:sh_left\ : bit;
SIGNAL \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:msb\ : bit;
SIGNAL \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:cmp_eq_1\ : bit;
SIGNAL \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:cmp_eq_0\ : bit;
SIGNAL \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:cmp_lt_1\ : bit;
SIGNAL \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:cmp_lt_0\ : bit;
SIGNAL \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:cmp_zero_1\ : bit;
SIGNAL \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:cmp_zero_0\ : bit;
SIGNAL \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:cmp_ff_1\ : bit;
SIGNAL \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:cmp_ff_0\ : bit;
SIGNAL \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:cap_1\ : bit;
SIGNAL \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:cap_0\ : bit;
SIGNAL \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:cfb\ : bit;
SIGNAL \Lines_Per_Frame_Counter:CounterUDB:nc43\ : bit;
SIGNAL \Lines_Per_Frame_Counter:CounterUDB:per_FF\ : bit;
SIGNAL \Lines_Per_Frame_Counter:CounterUDB:cmp_less\ : bit;
SIGNAL \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:z1_1\:SIGNAL IS 2;
SIGNAL \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:ff1_1\:SIGNAL IS 2;
SIGNAL \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:so_1\ : bit;
ATTRIBUTE port_state_att of \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:so_1\:SIGNAL IS 2;
SIGNAL \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Line_Timer:Net_260\ : bit;
SIGNAL Net_1790 : bit;
SIGNAL \Line_Timer:Net_55\ : bit;
SIGNAL Net_1822 : bit;
SIGNAL \Line_Timer:Net_53\ : bit;
SIGNAL \Line_Timer:TimerUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Line_Timer:TimerUDB:Clk_Ctl_i\ : bit;
SIGNAL \Line_Timer:TimerUDB:control_7\ : bit;
SIGNAL \Line_Timer:TimerUDB:control_6\ : bit;
SIGNAL \Line_Timer:TimerUDB:control_5\ : bit;
SIGNAL \Line_Timer:TimerUDB:control_4\ : bit;
SIGNAL \Line_Timer:TimerUDB:control_3\ : bit;
SIGNAL \Line_Timer:TimerUDB:control_2\ : bit;
SIGNAL \Line_Timer:TimerUDB:control_1\ : bit;
SIGNAL \Line_Timer:TimerUDB:control_0\ : bit;
SIGNAL \Line_Timer:TimerUDB:ctrl_enable\ : bit;
SIGNAL \Line_Timer:TimerUDB:ctrl_ten\ : bit;
SIGNAL \Line_Timer:TimerUDB:ctrl_cmode_1\ : bit;
SIGNAL \Line_Timer:TimerUDB:ctrl_cmode_0\ : bit;
SIGNAL \Line_Timer:TimerUDB:ctrl_tmode_1\ : bit;
SIGNAL \Line_Timer:TimerUDB:ctrl_tmode_0\ : bit;
SIGNAL \Line_Timer:TimerUDB:ctrl_ic_1\ : bit;
SIGNAL \Line_Timer:TimerUDB:ctrl_ic_0\ : bit;
SIGNAL \Line_Timer:TimerUDB:fifo_load_polarized\ : bit;
SIGNAL Net_1607 : bit;
SIGNAL \Line_Timer:TimerUDB:capture_last\ : bit;
SIGNAL \Line_Timer:TimerUDB:capt_fifo_load\ : bit;
ATTRIBUTE soft of \Line_Timer:TimerUDB:capt_fifo_load\:SIGNAL IS '1';
SIGNAL \Line_Timer:TimerUDB:timer_enable\ : bit;
SIGNAL \Line_Timer:TimerUDB:run_mode\ : bit;
SIGNAL \Line_Timer:TimerUDB:hwEnable\ : bit;
SIGNAL \Line_Timer:TimerUDB:status_tc\ : bit;
SIGNAL \Line_Timer:TimerUDB:trigger_enable\ : bit;
SIGNAL \Line_Timer:TimerUDB:per_zero\ : bit;
SIGNAL \Line_Timer:TimerUDB:tc_i\ : bit;
SIGNAL \Line_Timer:TimerUDB:tc_reg_i\ : bit;
SIGNAL \Line_Timer:TimerUDB:hwEnable_reg\ : bit;
SIGNAL \Line_Timer:TimerUDB:capture_out_reg_i\ : bit;
SIGNAL Net_1821 : bit;
SIGNAL \Line_Timer:TimerUDB:int_capt_count_1\ : bit;
SIGNAL \Line_Timer:TimerUDB:sIntCapCount:cmp_vv_vv_MODGEN_2\ : bit;
SIGNAL \Line_Timer:TimerUDB:sIntCapCount:add_vv_vv_MODGEN_3_1\ : bit;
SIGNAL \Line_Timer:TimerUDB:int_capt_count_0\ : bit;
SIGNAL \Line_Timer:TimerUDB:sIntCapCount:add_vv_vv_MODGEN_3_0\ : bit;
SIGNAL \Line_Timer:TimerUDB:capt_int_temp\ : bit;
SIGNAL \Line_Timer:TimerUDB:capt_fifo_load_int\ : bit;
SIGNAL \Line_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:newa_1\ : bit;
SIGNAL \Line_Timer:TimerUDB:sIntCapCount:MODIN2_1\ : bit;
SIGNAL \Line_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:newa_0\ : bit;
SIGNAL \Line_Timer:TimerUDB:sIntCapCount:MODIN2_0\ : bit;
SIGNAL \Line_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:newb_1\ : bit;
SIGNAL \Line_Timer:TimerUDB:sIntCapCount:MODIN3_1\ : bit;
SIGNAL \Line_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:newb_0\ : bit;
SIGNAL \Line_Timer:TimerUDB:sIntCapCount:MODIN3_0\ : bit;
SIGNAL \Line_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:dataa_1\ : bit;
SIGNAL \Line_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:dataa_0\ : bit;
SIGNAL \Line_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:datab_1\ : bit;
SIGNAL \Line_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:datab_0\ : bit;
SIGNAL \Line_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:a_1\ : bit;
SIGNAL \Line_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \Line_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:b_1\ : bit;
SIGNAL \Line_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \Line_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:xnor_array_1\ : bit;
SIGNAL \Line_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \Line_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \Line_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \Line_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:eq_1\ : bit;
SIGNAL \Line_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \Line_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \Line_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \Line_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \Line_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \Line_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \Line_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:lt_1\ : bit;
SIGNAL \Line_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:gt_1\ : bit;
SIGNAL \Line_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \Line_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \Line_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \Line_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \Line_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:xeq\ : bit;
SIGNAL \Line_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:xneq\ : bit;
SIGNAL \Line_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:xlt\ : bit;
SIGNAL \Line_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:xlte\ : bit;
SIGNAL \Line_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:xgt\ : bit;
SIGNAL \Line_Timer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:xgte\ : bit;
SIGNAL \Line_Timer:TimerUDB:sIntCapCount:MODULE_2:lt\ : bit;
ATTRIBUTE port_state_att of \Line_Timer:TimerUDB:sIntCapCount:MODULE_2:lt\:SIGNAL IS 2;
SIGNAL \Line_Timer:TimerUDB:sIntCapCount:MODULE_2:gt\ : bit;
ATTRIBUTE port_state_att of \Line_Timer:TimerUDB:sIntCapCount:MODULE_2:gt\:SIGNAL IS 2;
SIGNAL \Line_Timer:TimerUDB:sIntCapCount:MODULE_2:gte\ : bit;
ATTRIBUTE port_state_att of \Line_Timer:TimerUDB:sIntCapCount:MODULE_2:gte\:SIGNAL IS 2;
SIGNAL \Line_Timer:TimerUDB:sIntCapCount:MODULE_2:lte\ : bit;
ATTRIBUTE port_state_att of \Line_Timer:TimerUDB:sIntCapCount:MODULE_2:lte\:SIGNAL IS 2;
SIGNAL \Line_Timer:TimerUDB:sIntCapCount:MODULE_2:neq\ : bit;
ATTRIBUTE port_state_att of \Line_Timer:TimerUDB:sIntCapCount:MODULE_2:neq\:SIGNAL IS 2;
SIGNAL \Line_Timer:TimerUDB:sIntCapCount:MODULE_3:g2:a0:a_1\ : bit;
SIGNAL \Line_Timer:TimerUDB:sIntCapCount:MODIN4_1\ : bit;
SIGNAL \Line_Timer:TimerUDB:sIntCapCount:MODULE_3:g2:a0:a_0\ : bit;
SIGNAL \Line_Timer:TimerUDB:sIntCapCount:MODIN4_0\ : bit;
SIGNAL \Line_Timer:TimerUDB:sIntCapCount:MODULE_3:g2:a0:b_1\ : bit;
SIGNAL \Line_Timer:TimerUDB:sIntCapCount:MODULE_3:g2:a0:b_0\ : bit;
SIGNAL \Line_Timer:TimerUDB:sIntCapCount:MODULE_3:g2:a0:s_1\ : bit;
SIGNAL \Line_Timer:TimerUDB:sIntCapCount:MODULE_3:g2:a0:s_0\ : bit;
SIGNAL \Line_Timer:TimerUDB:sIntCapCount:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \Line_Timer:TimerUDB:sIntCapCount:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \Line_Timer:TimerUDB:sIntCapCount:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \Line_Timer:TimerUDB:runmode_enable\ : bit;
SIGNAL \Line_Timer:TimerUDB:trig_reg\ : bit;
SIGNAL \Line_Timer:TimerUDB:status_6\ : bit;
SIGNAL \Line_Timer:TimerUDB:status_5\ : bit;
SIGNAL \Line_Timer:TimerUDB:status_4\ : bit;
SIGNAL \Line_Timer:TimerUDB:status_0\ : bit;
SIGNAL \Line_Timer:TimerUDB:status_1\ : bit;
SIGNAL \Line_Timer:TimerUDB:status_2\ : bit;
SIGNAL \Line_Timer:TimerUDB:fifo_full\ : bit;
SIGNAL \Line_Timer:TimerUDB:status_3\ : bit;
SIGNAL \Line_Timer:TimerUDB:fifo_nempty\ : bit;
SIGNAL \Line_Timer:TimerUDB:cs_addr_2\ : bit;
SIGNAL \Line_Timer:TimerUDB:cs_addr_1\ : bit;
SIGNAL \Line_Timer:TimerUDB:cs_addr_0\ : bit;
SIGNAL \Line_Timer:TimerUDB:zeros_3\ : bit;
SIGNAL \Line_Timer:TimerUDB:zeros_2\ : bit;
SIGNAL \Line_Timer:TimerUDB:sT16:timerdp:ce0_0\ : bit;
ATTRIBUTE port_state_att of \Line_Timer:TimerUDB:sT16:timerdp:ce0_0\:SIGNAL IS 2;
SIGNAL \Line_Timer:TimerUDB:sT16:timerdp:cl0_0\ : bit;
ATTRIBUTE port_state_att of \Line_Timer:TimerUDB:sT16:timerdp:cl0_0\:SIGNAL IS 2;
SIGNAL \Line_Timer:TimerUDB:nc0\ : bit;
SIGNAL \Line_Timer:TimerUDB:sT16:timerdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \Line_Timer:TimerUDB:sT16:timerdp:ff0_0\:SIGNAL IS 2;
SIGNAL \Line_Timer:TimerUDB:sT16:timerdp:ce1_0\ : bit;
ATTRIBUTE port_state_att of \Line_Timer:TimerUDB:sT16:timerdp:ce1_0\:SIGNAL IS 2;
SIGNAL \Line_Timer:TimerUDB:sT16:timerdp:cl1_0\ : bit;
ATTRIBUTE port_state_att of \Line_Timer:TimerUDB:sT16:timerdp:cl1_0\:SIGNAL IS 2;
SIGNAL \Line_Timer:TimerUDB:sT16:timerdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \Line_Timer:TimerUDB:sT16:timerdp:z1_0\:SIGNAL IS 2;
SIGNAL \Line_Timer:TimerUDB:sT16:timerdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \Line_Timer:TimerUDB:sT16:timerdp:ff1_0\:SIGNAL IS 2;
SIGNAL \Line_Timer:TimerUDB:sT16:timerdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \Line_Timer:TimerUDB:sT16:timerdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \Line_Timer:TimerUDB:sT16:timerdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \Line_Timer:TimerUDB:sT16:timerdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \Line_Timer:TimerUDB:sT16:timerdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \Line_Timer:TimerUDB:sT16:timerdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \Line_Timer:TimerUDB:sT16:timerdp:so_0\ : bit;
ATTRIBUTE port_state_att of \Line_Timer:TimerUDB:sT16:timerdp:so_0\:SIGNAL IS 2;
SIGNAL \Line_Timer:TimerUDB:nc3\ : bit;
SIGNAL \Line_Timer:TimerUDB:nc4\ : bit;
SIGNAL \Line_Timer:TimerUDB:sT16:timerdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \Line_Timer:TimerUDB:sT16:timerdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \Line_Timer:TimerUDB:sT16:timerdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \Line_Timer:TimerUDB:sT16:timerdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \Line_Timer:TimerUDB:sT16:timerdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Line_Timer:TimerUDB:sT16:timerdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \Line_Timer:TimerUDB:sT16:timerdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Line_Timer:TimerUDB:sT16:timerdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \Line_Timer:TimerUDB:sT16:timerdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Line_Timer:TimerUDB:sT16:timerdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \Line_Timer:TimerUDB:sT16:timerdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Line_Timer:TimerUDB:sT16:timerdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \Line_Timer:TimerUDB:sT16:timerdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Line_Timer:TimerUDB:sT16:timerdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \Line_Timer:TimerUDB:sT16:timerdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Line_Timer:TimerUDB:sT16:timerdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \Line_Timer:TimerUDB:sT16:timerdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Line_Timer:TimerUDB:sT16:timerdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \Line_Timer:TimerUDB:sT16:timerdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Line_Timer:TimerUDB:sT16:timerdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \Line_Timer:TimerUDB:sT16:timerdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Line_Timer:TimerUDB:sT16:timerdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Line_Timer:TimerUDB:sT16:timerdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Line_Timer:TimerUDB:sT16:timerdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Line_Timer:TimerUDB:sT16:timerdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Line_Timer:TimerUDB:sT16:timerdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \Line_Timer:TimerUDB:sT16:timerdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \Line_Timer:TimerUDB:sT16:timerdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \Line_Timer:TimerUDB:sT16:timerdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Line_Timer:TimerUDB:sT16:timerdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Line_Timer:TimerUDB:sT16:timerdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Line_Timer:TimerUDB:sT16:timerdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Line_Timer:TimerUDB:sT16:timerdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Line_Timer:TimerUDB:sT16:timerdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Line_Timer:TimerUDB:sT16:timerdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Line_Timer:TimerUDB:sT16:timerdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Line_Timer:TimerUDB:sT16:timerdp:carry\ : bit;
SIGNAL \Line_Timer:TimerUDB:sT16:timerdp:sh_right\ : bit;
SIGNAL \Line_Timer:TimerUDB:sT16:timerdp:sh_left\ : bit;
SIGNAL \Line_Timer:TimerUDB:sT16:timerdp:msb\ : bit;
SIGNAL \Line_Timer:TimerUDB:sT16:timerdp:cmp_eq_1\ : bit;
SIGNAL \Line_Timer:TimerUDB:sT16:timerdp:cmp_eq_0\ : bit;
SIGNAL \Line_Timer:TimerUDB:sT16:timerdp:cmp_lt_1\ : bit;
SIGNAL \Line_Timer:TimerUDB:sT16:timerdp:cmp_lt_0\ : bit;
SIGNAL \Line_Timer:TimerUDB:sT16:timerdp:cmp_zero_1\ : bit;
SIGNAL \Line_Timer:TimerUDB:sT16:timerdp:cmp_zero_0\ : bit;
SIGNAL \Line_Timer:TimerUDB:sT16:timerdp:cmp_ff_1\ : bit;
SIGNAL \Line_Timer:TimerUDB:sT16:timerdp:cmp_ff_0\ : bit;
SIGNAL \Line_Timer:TimerUDB:sT16:timerdp:cap_1\ : bit;
SIGNAL \Line_Timer:TimerUDB:sT16:timerdp:cap_0\ : bit;
SIGNAL \Line_Timer:TimerUDB:sT16:timerdp:cfb\ : bit;
SIGNAL \Line_Timer:TimerUDB:sT16:timerdp:ce0_1\ : bit;
ATTRIBUTE port_state_att of \Line_Timer:TimerUDB:sT16:timerdp:ce0_1\:SIGNAL IS 2;
SIGNAL \Line_Timer:TimerUDB:sT16:timerdp:cl0_1\ : bit;
ATTRIBUTE port_state_att of \Line_Timer:TimerUDB:sT16:timerdp:cl0_1\:SIGNAL IS 2;
SIGNAL \Line_Timer:TimerUDB:sT16:timerdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \Line_Timer:TimerUDB:sT16:timerdp:ff0_1\:SIGNAL IS 2;
SIGNAL \Line_Timer:TimerUDB:sT16:timerdp:ce1_1\ : bit;
ATTRIBUTE port_state_att of \Line_Timer:TimerUDB:sT16:timerdp:ce1_1\:SIGNAL IS 2;
SIGNAL \Line_Timer:TimerUDB:sT16:timerdp:cl1_1\ : bit;
ATTRIBUTE port_state_att of \Line_Timer:TimerUDB:sT16:timerdp:cl1_1\:SIGNAL IS 2;
SIGNAL \Line_Timer:TimerUDB:sT16:timerdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \Line_Timer:TimerUDB:sT16:timerdp:z1_1\:SIGNAL IS 2;
SIGNAL \Line_Timer:TimerUDB:sT16:timerdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \Line_Timer:TimerUDB:sT16:timerdp:ff1_1\:SIGNAL IS 2;
SIGNAL \Line_Timer:TimerUDB:sT16:timerdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \Line_Timer:TimerUDB:sT16:timerdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \Line_Timer:TimerUDB:sT16:timerdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \Line_Timer:TimerUDB:sT16:timerdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \Line_Timer:TimerUDB:sT16:timerdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \Line_Timer:TimerUDB:sT16:timerdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \Line_Timer:TimerUDB:sT16:timerdp:so_1\ : bit;
ATTRIBUTE port_state_att of \Line_Timer:TimerUDB:sT16:timerdp:so_1\:SIGNAL IS 2;
SIGNAL \Line_Timer:TimerUDB:sT16:timerdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \Line_Timer:TimerUDB:sT16:timerdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \Line_Timer:TimerUDB:sT16:timerdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \Line_Timer:TimerUDB:sT16:timerdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \Line_Timer:TimerUDB:sT16:timerdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Line_Timer:TimerUDB:sT16:timerdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \Line_Timer:TimerUDB:sT16:timerdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Line_Timer:TimerUDB:sT16:timerdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \Line_Timer:TimerUDB:sT16:timerdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Line_Timer:TimerUDB:sT16:timerdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \Line_Timer:TimerUDB:sT16:timerdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Line_Timer:TimerUDB:sT16:timerdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \Line_Timer:TimerUDB:sT16:timerdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Line_Timer:TimerUDB:sT16:timerdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \Line_Timer:TimerUDB:sT16:timerdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Line_Timer:TimerUDB:sT16:timerdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \Line_Timer:TimerUDB:sT16:timerdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Line_Timer:TimerUDB:sT16:timerdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \Line_Timer:TimerUDB:sT16:timerdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Line_Timer:TimerUDB:sT16:timerdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \Line_Timer:TimerUDB:sT16:timerdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Line_Timer:TimerUDB:sT16:timerdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Line_Timer:TimerUDB:sT16:timerdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Line_Timer:TimerUDB:sT16:timerdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Line_Timer:TimerUDB:sT16:timerdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Line_Timer:TimerUDB:sT16:timerdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \Line_Timer:TimerUDB:sT16:timerdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \Line_Timer:TimerUDB:sT16:timerdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \Line_Timer:TimerUDB:sT16:timerdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Line_Timer:TimerUDB:sT16:timerdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Line_Timer:TimerUDB:sT16:timerdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Line_Timer:TimerUDB:sT16:timerdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Line_Timer:TimerUDB:sT16:timerdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Line_Timer:TimerUDB:sT16:timerdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Line_Timer:TimerUDB:sT16:timerdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Line_Timer:TimerUDB:sT16:timerdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Line_Timer:Net_102\ : bit;
SIGNAL \Line_Timer:Net_266\ : bit;
SIGNAL tmpOE__Steering_Output_net_0 : bit;
SIGNAL Net_1884 : bit;
SIGNAL tmpFB_0__Steering_Output_net_0 : bit;
SIGNAL tmpIO_0__Steering_Output_net_0 : bit;
TERMINAL tmpSIOVREF__Steering_Output_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Steering_Output_net_0 : bit;
SIGNAL tmpOE__Horizontal_Sync_Line_net_0 : bit;
SIGNAL Net_1824 : bit;
SIGNAL tmpIO_0__Horizontal_Sync_Line_net_0 : bit;
TERMINAL tmpSIOVREF__Horizontal_Sync_Line_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Horizontal_Sync_Line_net_0 : bit;
SIGNAL tmpOE__Composite_Video_net_0 : bit;
SIGNAL tmpFB_0__Composite_Video_net_0 : bit;
TERMINAL Net_1446 : bit;
SIGNAL tmpIO_0__Composite_Video_net_0 : bit;
TERMINAL tmpSIOVREF__Composite_Video_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Composite_Video_net_0 : bit;
TERMINAL Net_1527 : bit;
SIGNAL \Camera_Comp:Net_1\ : bit;
SIGNAL \Camera_Comp:Net_9\ : bit;
SIGNAL Net_1853 : bit;
SIGNAL \Camera_Threshold:Net_83\ : bit;
SIGNAL \Camera_Threshold:Net_81\ : bit;
SIGNAL \Camera_Threshold:Net_82\ : bit;
TERMINAL \Camera_Threshold:Net_77\ : bit;
SIGNAL \PWM_Steering:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \PWM_Steering:PWMUDB:tc_reg_i\ : bit;
SIGNAL \PWM_Steering:PWMUDB:tc_i\ : bit;
SIGNAL \PWM_Steering:Net_101\ : bit;
SIGNAL \PWM_Steering:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \PWM_Steering:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \PWM_Steering:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \PWM_Steering:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \PWM_Steering:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \PWM_Steering:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \PWM_Steering:PWMUDB:ctrl_enable\ : bit;
SIGNAL \PWM_Steering:PWMUDB:control_7\ : bit;
SIGNAL \PWM_Steering:PWMUDB:Clk_Ctl_i\ : bit;
SIGNAL \PWM_Steering:PWMUDB:control_6\ : bit;
SIGNAL \PWM_Steering:PWMUDB:control_5\ : bit;
SIGNAL \PWM_Steering:PWMUDB:control_4\ : bit;
SIGNAL \PWM_Steering:PWMUDB:control_3\ : bit;
SIGNAL \PWM_Steering:PWMUDB:control_2\ : bit;
SIGNAL \PWM_Steering:PWMUDB:control_1\ : bit;
SIGNAL \PWM_Steering:PWMUDB:control_0\ : bit;
SIGNAL \PWM_Steering:PWMUDB:prevCapture\ : bit;
SIGNAL \PWM_Steering:PWMUDB:capt_rising\ : bit;
SIGNAL \PWM_Steering:PWMUDB:capt_falling\ : bit;
SIGNAL \PWM_Steering:PWMUDB:hwCapture\ : bit;
SIGNAL \PWM_Steering:PWMUDB:hwEnable\ : bit;
SIGNAL \PWM_Steering:PWMUDB:trig_last\ : bit;
SIGNAL \PWM_Steering:PWMUDB:trig_rise\ : bit;
SIGNAL \PWM_Steering:PWMUDB:trig_fall\ : bit;
SIGNAL \PWM_Steering:PWMUDB:trig_out\ : bit;
SIGNAL \PWM_Steering:PWMUDB:runmode_enable\ : bit;
SIGNAL \PWM_Steering:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \PWM_Steering:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \PWM_Steering:PWMUDB:final_enable\ : bit;
SIGNAL \PWM_Steering:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \PWM_Steering:PWMUDB:sc_kill\ : bit;
SIGNAL \PWM_Steering:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \PWM_Steering:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \PWM_Steering:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \PWM_Steering:PWMUDB:min_kill_reg\ : bit;
SIGNAL \PWM_Steering:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \PWM_Steering:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \PWM_Steering:PWMUDB:km_run\ : bit;
SIGNAL \PWM_Steering:PWMUDB:min_kill\ : bit;
SIGNAL \PWM_Steering:PWMUDB:final_kill\ : bit;
SIGNAL \PWM_Steering:PWMUDB:km_tc\ : bit;
SIGNAL \PWM_Steering:PWMUDB:db_tc\ : bit;
SIGNAL \PWM_Steering:PWMUDB:dith_count_1\ : bit;
SIGNAL \PWM_Steering:PWMUDB:add_vi_vv_MODGEN_4_1\ : bit;
SIGNAL \PWM_Steering:PWMUDB:dith_count_0\ : bit;
SIGNAL \PWM_Steering:PWMUDB:add_vi_vv_MODGEN_4_0\ : bit;
SIGNAL \PWM_Steering:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \PWM_Steering:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \PWM_Steering:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \PWM_Steering:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \PWM_Steering:PWMUDB:dith_sel\ : bit;
SIGNAL \PWM_Steering:PWMUDB:compare1\ : bit;
SIGNAL \PWM_Steering:PWMUDB:cmp1_less\ : bit;
SIGNAL \PWM_Steering:PWMUDB:compare2\ : bit;
SIGNAL \PWM_Steering:PWMUDB:cmp2_less\ : bit;
SIGNAL \PWM_Steering:PWMUDB:cmp1\ : bit;
SIGNAL \PWM_Steering:PWMUDB:cmp2\ : bit;
SIGNAL \PWM_Steering:PWMUDB:pwm_temp\ : bit;
SIGNAL \PWM_Steering:PWMUDB:pwm_i\ : bit;
SIGNAL \PWM_Steering:PWMUDB:pwm_reg_i\ : bit;
SIGNAL \PWM_Steering:Net_96\ : bit;
SIGNAL \PWM_Steering:PWMUDB:pwm1_i\ : bit;
SIGNAL \PWM_Steering:PWMUDB:pwm2_i\ : bit;
SIGNAL \PWM_Steering:PWMUDB:pwm1_reg_i\ : bit;
SIGNAL \PWM_Steering:PWMUDB:pwm2_reg_i\ : bit;
SIGNAL Net_1901 : bit;
SIGNAL Net_1902 : bit;
SIGNAL \PWM_Steering:PWMUDB:status_6\ : bit;
SIGNAL \PWM_Steering:PWMUDB:status_0\ : bit;
SIGNAL \PWM_Steering:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \PWM_Steering:PWMUDB:status_1\ : bit;
SIGNAL \PWM_Steering:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \PWM_Steering:PWMUDB:status_2\ : bit;
SIGNAL \PWM_Steering:PWMUDB:status_3\ : bit;
SIGNAL \PWM_Steering:PWMUDB:fifo_full\ : bit;
SIGNAL \PWM_Steering:PWMUDB:status_4\ : bit;
SIGNAL \PWM_Steering:PWMUDB:status_5\ : bit;
SIGNAL \PWM_Steering:PWMUDB:final_kill_reg\ : bit;
SIGNAL \PWM_Steering:PWMUDB:cmp1_status\ : bit;
SIGNAL \PWM_Steering:PWMUDB:cmp2_status\ : bit;
SIGNAL \PWM_Steering:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \PWM_Steering:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \PWM_Steering:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \PWM_Steering:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \PWM_Steering:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \PWM_Steering:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \PWM_Steering:PWMUDB:reset\ : bit;
SIGNAL \PWM_Steering:Net_55\ : bit;
SIGNAL \PWM_Steering:PWMUDB:prevCompare1\ : bit;
SIGNAL \PWM_Steering:PWMUDB:cs_addr_2\ : bit;
SIGNAL \PWM_Steering:PWMUDB:cs_addr_1\ : bit;
SIGNAL \PWM_Steering:PWMUDB:cs_addr_0\ : bit;
SIGNAL \PWM_Steering:PWMUDB:final_capture\ : bit;
SIGNAL \PWM_Steering:PWMUDB:nc2\ : bit;
SIGNAL \PWM_Steering:PWMUDB:nc3\ : bit;
SIGNAL \PWM_Steering:PWMUDB:nc1\ : bit;
SIGNAL \PWM_Steering:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Steering:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \PWM_Steering:PWMUDB:nc4\ : bit;
SIGNAL \PWM_Steering:PWMUDB:nc5\ : bit;
SIGNAL \PWM_Steering:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Steering:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \PWM_Steering:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Steering:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \PWM_Steering:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Steering:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \PWM_Steering:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Steering:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \PWM_Steering:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Steering:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \PWM_Steering:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Steering:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \PWM_Steering:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Steering:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \PWM_Steering:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Steering:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \PWM_Steering:PWMUDB:nc6\ : bit;
SIGNAL \PWM_Steering:PWMUDB:nc7\ : bit;
SIGNAL \PWM_Steering:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Steering:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Steering:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Steering:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Steering:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Steering:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Steering:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Steering:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Steering:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Steering:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Steering:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Steering:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Steering:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Steering:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Steering:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Steering:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Steering:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Steering:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Steering:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Steering:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Steering:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Steering:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Steering:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Steering:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Steering:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Steering:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Steering:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Steering:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Steering:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Steering:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Steering:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Steering:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Steering:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \PWM_Steering:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \PWM_Steering:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \PWM_Steering:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \PWM_Steering:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \PWM_Steering:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \PWM_Steering:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \PWM_Steering:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \PWM_Steering:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \PWM_Steering:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \PWM_Steering:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \PWM_Steering:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \PWM_Steering:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \PWM_Steering:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \PWM_Steering:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \PWM_Steering:PWMUDB:cmp1_eq\ : bit;
SIGNAL \PWM_Steering:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Steering:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \PWM_Steering:PWMUDB:cmp2_eq\ : bit;
SIGNAL \PWM_Steering:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Steering:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \PWM_Steering:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Steering:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \PWM_Steering:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Steering:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \PWM_Steering:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Steering:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \PWM_Steering:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Steering:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \PWM_Steering:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Steering:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \PWM_Steering:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Steering:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \PWM_Steering:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Steering:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \PWM_Steering:PWMUDB:fifo_nempty\ : bit;
SIGNAL \PWM_Steering:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Steering:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Steering:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Steering:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Steering:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Steering:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Steering:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Steering:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Steering:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Steering:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Steering:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Steering:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Steering:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Steering:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Steering:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Steering:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Steering:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Steering:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Steering:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Steering:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Steering:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Steering:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Steering:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Steering:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Steering:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Steering:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Steering:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Steering:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Steering:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Steering:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Steering:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Steering:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:b_31\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:b_30\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:b_29\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:b_28\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:b_27\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:b_26\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:b_25\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:b_24\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:b_23\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:b_22\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:b_21\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:b_20\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:b_19\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:b_18\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:b_17\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:b_16\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:b_15\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:b_14\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:b_13\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:b_12\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:b_11\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:b_10\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:b_9\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:b_8\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:b_7\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:b_6\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:b_5\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:b_4\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:b_3\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:b_2\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:b_1\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:b_0\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:g2:a0:a_31\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:g2:a0:a_30\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:g2:a0:a_29\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:g2:a0:a_28\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:g2:a0:a_27\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:g2:a0:a_26\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:g2:a0:a_25\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:g2:a0:a_24\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:g2:a0:a_23\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:g2:a0:a_22\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:g2:a0:a_21\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:g2:a0:a_20\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:g2:a0:a_19\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:g2:a0:a_18\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:g2:a0:a_17\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:g2:a0:a_16\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:g2:a0:a_15\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:g2:a0:a_14\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:g2:a0:a_13\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:g2:a0:a_12\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:g2:a0:a_11\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:g2:a0:a_10\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:g2:a0:a_9\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:g2:a0:a_8\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:g2:a0:a_7\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:g2:a0:a_6\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:g2:a0:a_5\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:g2:a0:a_4\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:g2:a0:a_3\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:g2:a0:a_2\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:g2:a0:a_1\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODIN5_1\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:g2:a0:a_0\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODIN5_0\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:g2:a0:b_31\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:g2:a0:b_30\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:g2:a0:b_29\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:g2:a0:b_28\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:g2:a0:b_27\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:g2:a0:b_26\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:g2:a0:b_25\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:g2:a0:b_24\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:g2:a0:b_23\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:g2:a0:b_22\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:g2:a0:b_21\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:g2:a0:b_20\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:g2:a0:b_19\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:g2:a0:b_18\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:g2:a0:b_17\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:g2:a0:b_16\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:g2:a0:b_15\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:g2:a0:b_14\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:g2:a0:b_13\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:g2:a0:b_12\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:g2:a0:b_11\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:g2:a0:b_10\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:g2:a0:b_9\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:g2:a0:b_8\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:g2:a0:b_7\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:g2:a0:b_6\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:g2:a0:b_5\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:g2:a0:b_4\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:g2:a0:b_3\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:g2:a0:b_2\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:g2:a0:b_1\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:g2:a0:b_0\ : bit;
SIGNAL \PWM_Steering:PWMUDB:add_vi_vv_MODGEN_4_31\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:g2:a0:s_31\ : bit;
SIGNAL \PWM_Steering:PWMUDB:add_vi_vv_MODGEN_4_30\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:g2:a0:s_30\ : bit;
SIGNAL \PWM_Steering:PWMUDB:add_vi_vv_MODGEN_4_29\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:g2:a0:s_29\ : bit;
SIGNAL \PWM_Steering:PWMUDB:add_vi_vv_MODGEN_4_28\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:g2:a0:s_28\ : bit;
SIGNAL \PWM_Steering:PWMUDB:add_vi_vv_MODGEN_4_27\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:g2:a0:s_27\ : bit;
SIGNAL \PWM_Steering:PWMUDB:add_vi_vv_MODGEN_4_26\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:g2:a0:s_26\ : bit;
SIGNAL \PWM_Steering:PWMUDB:add_vi_vv_MODGEN_4_25\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:g2:a0:s_25\ : bit;
SIGNAL \PWM_Steering:PWMUDB:add_vi_vv_MODGEN_4_24\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:g2:a0:s_24\ : bit;
SIGNAL \PWM_Steering:PWMUDB:add_vi_vv_MODGEN_4_23\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:g2:a0:s_23\ : bit;
SIGNAL \PWM_Steering:PWMUDB:add_vi_vv_MODGEN_4_22\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:g2:a0:s_22\ : bit;
SIGNAL \PWM_Steering:PWMUDB:add_vi_vv_MODGEN_4_21\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:g2:a0:s_21\ : bit;
SIGNAL \PWM_Steering:PWMUDB:add_vi_vv_MODGEN_4_20\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:g2:a0:s_20\ : bit;
SIGNAL \PWM_Steering:PWMUDB:add_vi_vv_MODGEN_4_19\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:g2:a0:s_19\ : bit;
SIGNAL \PWM_Steering:PWMUDB:add_vi_vv_MODGEN_4_18\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:g2:a0:s_18\ : bit;
SIGNAL \PWM_Steering:PWMUDB:add_vi_vv_MODGEN_4_17\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:g2:a0:s_17\ : bit;
SIGNAL \PWM_Steering:PWMUDB:add_vi_vv_MODGEN_4_16\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:g2:a0:s_16\ : bit;
SIGNAL \PWM_Steering:PWMUDB:add_vi_vv_MODGEN_4_15\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:g2:a0:s_15\ : bit;
SIGNAL \PWM_Steering:PWMUDB:add_vi_vv_MODGEN_4_14\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:g2:a0:s_14\ : bit;
SIGNAL \PWM_Steering:PWMUDB:add_vi_vv_MODGEN_4_13\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:g2:a0:s_13\ : bit;
SIGNAL \PWM_Steering:PWMUDB:add_vi_vv_MODGEN_4_12\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:g2:a0:s_12\ : bit;
SIGNAL \PWM_Steering:PWMUDB:add_vi_vv_MODGEN_4_11\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:g2:a0:s_11\ : bit;
SIGNAL \PWM_Steering:PWMUDB:add_vi_vv_MODGEN_4_10\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:g2:a0:s_10\ : bit;
SIGNAL \PWM_Steering:PWMUDB:add_vi_vv_MODGEN_4_9\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:g2:a0:s_9\ : bit;
SIGNAL \PWM_Steering:PWMUDB:add_vi_vv_MODGEN_4_8\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:g2:a0:s_8\ : bit;
SIGNAL \PWM_Steering:PWMUDB:add_vi_vv_MODGEN_4_7\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:g2:a0:s_7\ : bit;
SIGNAL \PWM_Steering:PWMUDB:add_vi_vv_MODGEN_4_6\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:g2:a0:s_6\ : bit;
SIGNAL \PWM_Steering:PWMUDB:add_vi_vv_MODGEN_4_5\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:g2:a0:s_5\ : bit;
SIGNAL \PWM_Steering:PWMUDB:add_vi_vv_MODGEN_4_4\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:g2:a0:s_4\ : bit;
SIGNAL \PWM_Steering:PWMUDB:add_vi_vv_MODGEN_4_3\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:g2:a0:s_3\ : bit;
SIGNAL \PWM_Steering:PWMUDB:add_vi_vv_MODGEN_4_2\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:g2:a0:s_2\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:g2:a0:s_1\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:g2:a0:s_0\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_1903 : bit;
SIGNAL Net_1900 : bit;
SIGNAL \PWM_Steering:Net_113\ : bit;
SIGNAL \PWM_Steering:Net_107\ : bit;
SIGNAL \PWM_Steering:Net_114\ : bit;
SIGNAL tmpOE__elevator_test_net_0 : bit;
SIGNAL Net_1957 : bit;
SIGNAL tmpFB_0__elevator_test_net_0 : bit;
SIGNAL tmpIO_0__elevator_test_net_0 : bit;
TERMINAL tmpSIOVREF__elevator_test_net_0 : bit;
SIGNAL tmpINTERRUPT_0__elevator_test_net_0 : bit;
SIGNAL tmpOE__Pin_1_net_0 : bit;
SIGNAL Net_2049 : bit;
SIGNAL tmpFB_0__Pin_1_net_0 : bit;
SIGNAL tmpIO_0__Pin_1_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_1_net_0 : bit;
SIGNAL tmpOE__elevator_input_2_net_0 : bit;
SIGNAL tmpFB_0__elevator_input_2_net_0 : bit;
TERMINAL Net_2102 : bit;
SIGNAL tmpIO_0__elevator_input_2_net_0 : bit;
TERMINAL tmpSIOVREF__elevator_input_2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__elevator_input_2_net_0 : bit;
SIGNAL tmpOE__drive_output_2_net_0 : bit;
SIGNAL Net_1933 : bit;
SIGNAL tmpFB_0__drive_output_2_net_0 : bit;
SIGNAL tmpIO_0__drive_output_2_net_0 : bit;
TERMINAL tmpSIOVREF__drive_output_2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__drive_output_2_net_0 : bit;
SIGNAL tmpOE__drive_output_1_net_0 : bit;
SIGNAL Net_1932 : bit;
SIGNAL tmpFB_0__drive_output_1_net_0 : bit;
SIGNAL tmpIO_0__drive_output_1_net_0 : bit;
TERMINAL tmpSIOVREF__drive_output_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__drive_output_1_net_0 : bit;
SIGNAL Net_1930 : bit;
SIGNAL Net_1924 : bit;
SIGNAL Net_1927 : bit;
SIGNAL tmpOE__elevator_input_net_0 : bit;
SIGNAL tmpFB_0__elevator_input_net_0 : bit;
TERMINAL Net_1947 : bit;
SIGNAL tmpIO_0__elevator_input_net_0 : bit;
TERMINAL tmpSIOVREF__elevator_input_net_0 : bit;
SIGNAL tmpINTERRUPT_0__elevator_input_net_0 : bit;
SIGNAL Net_1950 : bit;
TERMINAL Net_1949 : bit;
SIGNAL \Elevator_Comparator:Net_1\ : bit;
SIGNAL \Elevator_Comparator:Net_9\ : bit;
SIGNAL \Elevator_Threshold:Net_83\ : bit;
SIGNAL \Elevator_Threshold:Net_81\ : bit;
SIGNAL \Elevator_Threshold:Net_82\ : bit;
TERMINAL \Elevator_Threshold:Net_77\ : bit;
SIGNAL \Drive_Control_Reg:clk\ : bit;
SIGNAL \Drive_Control_Reg:rst\ : bit;
SIGNAL \Drive_Control_Reg:control_out_0\ : bit;
SIGNAL \Drive_Control_Reg:control_out_1\ : bit;
SIGNAL Net_2093 : bit;
SIGNAL \Drive_Control_Reg:control_out_2\ : bit;
SIGNAL Net_2094 : bit;
SIGNAL \Drive_Control_Reg:control_out_3\ : bit;
SIGNAL Net_2096 : bit;
SIGNAL \Drive_Control_Reg:control_out_4\ : bit;
SIGNAL Net_2097 : bit;
SIGNAL \Drive_Control_Reg:control_out_5\ : bit;
SIGNAL Net_2098 : bit;
SIGNAL \Drive_Control_Reg:control_out_6\ : bit;
SIGNAL Net_2099 : bit;
SIGNAL \Drive_Control_Reg:control_out_7\ : bit;
SIGNAL \Drive_Control_Reg:control_7\ : bit;
SIGNAL \Drive_Control_Reg:control_6\ : bit;
SIGNAL \Drive_Control_Reg:control_5\ : bit;
SIGNAL \Drive_Control_Reg:control_4\ : bit;
SIGNAL \Drive_Control_Reg:control_3\ : bit;
SIGNAL \Drive_Control_Reg:control_2\ : bit;
SIGNAL \Drive_Control_Reg:control_1\ : bit;
SIGNAL \Drive_Control_Reg:control_0\ : bit;
SIGNAL \mux_1:tmp__mux_1_reg\ : bit;
SIGNAL tmpOE__Pin_2_net_0 : bit;
SIGNAL tmpFB_0__Pin_2_net_0 : bit;
SIGNAL tmpIO_0__Pin_2_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_2_net_0 : bit;
SIGNAL Net_2105 : bit;
SIGNAL \Elevator_Comparator_1:Net_1\ : bit;
SIGNAL Net_2103 : bit;
SIGNAL \Elevator_Comparator_1:Net_9\ : bit;
SIGNAL tmpOE__Pin_3_net_0 : bit;
SIGNAL tmpFB_0__Pin_3_net_0 : bit;
SIGNAL tmpIO_0__Pin_3_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_3_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_3_net_0 : bit;
SIGNAL Net_2114 : bit;
SIGNAL \Wait_Counter:Net_82\ : bit;
SIGNAL \Wait_Counter:Net_91\ : bit;
SIGNAL \Wait_Counter:Net_48\ : bit;
SIGNAL \Wait_Counter:Net_54\ : bit;
SIGNAL \Wait_Counter:Net_42\ : bit;
SIGNAL Net_2146 : bit;
SIGNAL Net_2148 : bit;
SIGNAL \Wait_Counter:Net_89\ : bit;
SIGNAL \Wait_Counter:Net_95\ : bit;
SIGNAL \Wait_Counter:Net_102\ : bit;
SIGNAL tmpOE__Pin_4_net_0 : bit;
SIGNAL tmpFB_0__Pin_4_net_0 : bit;
SIGNAL tmpIO_0__Pin_4_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_4_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_4_net_0 : bit;
SIGNAL \ADC_DelSig:aclock\ : bit;
SIGNAL \ADC_DelSig:mod_dat_3\ : bit;
SIGNAL \ADC_DelSig:mod_dat_2\ : bit;
SIGNAL \ADC_DelSig:mod_dat_1\ : bit;
SIGNAL \ADC_DelSig:mod_dat_0\ : bit;
SIGNAL \ADC_DelSig:soc\ : bit;
SIGNAL \ADC_DelSig:mod_reset\ : bit;
SIGNAL Net_2207 : bit;
SIGNAL \ADC_DelSig:Net_481\ : bit;
SIGNAL \ADC_DelSig:Net_482\ : bit;
SIGNAL \ADC_DelSig:Net_40\ : bit;
SIGNAL \ADC_DelSig:Net_488\ : bit;
TERMINAL \ADC_DelSig:Net_520\ : bit;
TERMINAL \ADC_DelSig:Net_681\ : bit;
TERMINAL \ADC_DelSig:Net_580\ : bit;
TERMINAL \ADC_DelSig:Net_349\ : bit;
TERMINAL \ADC_DelSig:Net_573\ : bit;
TERMINAL \ADC_DelSig:Net_257\ : bit;
SIGNAL \ADC_DelSig:Net_487\ : bit;
TERMINAL \ADC_DelSig:Net_570\ : bit;
TERMINAL \ADC_DelSig:Net_352\ : bit;
SIGNAL \ADC_DelSig:Net_7\ : bit;
SIGNAL \ADC_DelSig:Net_8\ : bit;
TERMINAL \ADC_DelSig:Net_677\ : bit;
SIGNAL \ADC_DelSig:Net_478\ : bit;
SIGNAL \ADC_DelSig:Net_471_3\ : bit;
SIGNAL \ADC_DelSig:Net_471_2\ : bit;
SIGNAL \ADC_DelSig:Net_471_1\ : bit;
SIGNAL \ADC_DelSig:Net_471_0\ : bit;
SIGNAL \ADC_DelSig:Net_9_7\ : bit;
SIGNAL \ADC_DelSig:Net_9_6\ : bit;
SIGNAL \ADC_DelSig:Net_9_5\ : bit;
SIGNAL \ADC_DelSig:Net_9_4\ : bit;
SIGNAL \ADC_DelSig:Net_9_3\ : bit;
SIGNAL \ADC_DelSig:Net_9_2\ : bit;
SIGNAL \ADC_DelSig:Net_9_1\ : bit;
SIGNAL \ADC_DelSig:Net_9_0\ : bit;
TERMINAL \ADC_DelSig:Net_690\ : bit;
TERMINAL \ADC_DelSig:Net_11\ : bit;
TERMINAL \ADC_DelSig:Net_686\ : bit;
TERMINAL \ADC_DelSig:Net_12\ : bit;
SIGNAL \PWM:PWMUDB:tc_reg_i\\D\ : bit;
SIGNAL \PWM:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \PWM:PWMUDB:trig_last\\D\ : bit;
SIGNAL \PWM:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \PWM:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \PWM:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \PWM:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \PWM:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \PWM:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \PWM:PWMUDB:pwm_reg_i\\D\ : bit;
SIGNAL \PWM:PWMUDB:pwm1_reg_i\\D\ : bit;
SIGNAL \PWM:PWMUDB:pwm2_reg_i\\D\ : bit;
SIGNAL \PWM:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \PWM:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \PWM:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \PWM:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \Hall_Counter:CounterUDB:prevCapture\\D\ : bit;
SIGNAL \Hall_Counter:CounterUDB:overflow_reg_i\\D\ : bit;
SIGNAL \Hall_Counter:CounterUDB:underflow_reg_i\\D\ : bit;
SIGNAL \Hall_Counter:CounterUDB:tc_reg_i\\D\ : bit;
SIGNAL \Hall_Counter:CounterUDB:prevCompare\\D\ : bit;
SIGNAL \Hall_Counter:CounterUDB:cmp_out_reg_i\\D\ : bit;
SIGNAL \Hall_Counter:CounterUDB:count_stored_i\\D\ : bit;
SIGNAL \Lines_Per_Frame_Counter:CounterUDB:prevCapture\\D\ : bit;
SIGNAL \Lines_Per_Frame_Counter:CounterUDB:disable_run_i\\D\ : bit;
SIGNAL \Lines_Per_Frame_Counter:CounterUDB:overflow_reg_i\\D\ : bit;
SIGNAL \Lines_Per_Frame_Counter:CounterUDB:underflow_reg_i\\D\ : bit;
SIGNAL \Lines_Per_Frame_Counter:CounterUDB:tc_reg_i\\D\ : bit;
SIGNAL \Lines_Per_Frame_Counter:CounterUDB:prevCompare\\D\ : bit;
SIGNAL \Lines_Per_Frame_Counter:CounterUDB:cmp_out_reg_i\\D\ : bit;
SIGNAL \Lines_Per_Frame_Counter:CounterUDB:count_stored_i\\D\ : bit;
SIGNAL \Line_Timer:TimerUDB:capture_last\\D\ : bit;
SIGNAL \Line_Timer:TimerUDB:tc_reg_i\\D\ : bit;
SIGNAL \Line_Timer:TimerUDB:hwEnable_reg\\D\ : bit;
SIGNAL \Line_Timer:TimerUDB:capture_out_reg_i\\D\ : bit;
SIGNAL \Line_Timer:TimerUDB:int_capt_count_1\\D\ : bit;
SIGNAL \Line_Timer:TimerUDB:int_capt_count_0\\D\ : bit;
SIGNAL \Line_Timer:TimerUDB:capt_int_temp\\D\ : bit;
SIGNAL \PWM_Steering:PWMUDB:tc_reg_i\\D\ : bit;
SIGNAL \PWM_Steering:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \PWM_Steering:PWMUDB:trig_last\\D\ : bit;
SIGNAL \PWM_Steering:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \PWM_Steering:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \PWM_Steering:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \PWM_Steering:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \PWM_Steering:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \PWM_Steering:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \PWM_Steering:PWMUDB:pwm_reg_i\\D\ : bit;
SIGNAL \PWM_Steering:PWMUDB:pwm1_reg_i\\D\ : bit;
SIGNAL \PWM_Steering:PWMUDB:pwm2_reg_i\\D\ : bit;
SIGNAL \PWM_Steering:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \PWM_Steering:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \PWM_Steering:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \PWM_Steering:PWMUDB:prevCompare1\\D\ : bit;
BEGIN

zero <=  ('0') ;

tmpOE__Hall_To_PSOC_net_0 <=  ('1') ;

\PWM:PWMUDB:sc_kill_tmp\\D\ <= (not \PWM:PWMUDB:tc_i\);

\PWM:PWMUDB:dith_count_1\\D\ <= ((not \PWM:PWMUDB:dith_count_1\ and \PWM:PWMUDB:tc_i\ and \PWM:PWMUDB:dith_count_0\)
	OR (not \PWM:PWMUDB:dith_count_0\ and \PWM:PWMUDB:dith_count_1\)
	OR (not \PWM:PWMUDB:tc_i\ and \PWM:PWMUDB:dith_count_1\));

\PWM:PWMUDB:dith_count_0\\D\ <= ((not \PWM:PWMUDB:dith_count_0\ and \PWM:PWMUDB:tc_i\)
	OR (not \PWM:PWMUDB:tc_i\ and \PWM:PWMUDB:dith_count_0\));

\PWM:PWMUDB:pwm_i\ <= ((\PWM:PWMUDB:ctrl_enable\ and \PWM:PWMUDB:compare1\));

\PWM:PWMUDB:status_5\ <= (not \PWM:PWMUDB:final_kill_reg\);

\PWM:PWMUDB:cmp1_status\ <= ((not \PWM:PWMUDB:prevCompare1\ and \PWM:PWMUDB:compare1\));

\Hall_Counter:CounterUDB:hwCapture\ <= ((not \Hall_Counter:CounterUDB:prevCapture\ and Net_965));

\Hall_Counter:CounterUDB:reload\ <= ((not \Hall_Counter:CounterUDB:prevCapture\ and Net_965)
	OR \Hall_Counter:CounterUDB:per_equal\);

\Hall_Counter:CounterUDB:status_0\ <= ((not \Hall_Counter:CounterUDB:prevCompare\ and \Hall_Counter:CounterUDB:cmp_out_i\));

\Hall_Counter:CounterUDB:status_2\ <= ((not \Hall_Counter:CounterUDB:overflow_reg_i\ and \Hall_Counter:CounterUDB:per_equal\));

\Hall_Counter:CounterUDB:count_enable\ <= ((not \Hall_Counter:CounterUDB:count_stored_i\ and Net_1169 and \Hall_Counter:CounterUDB:control_7\));

Net_1809 <= (not Net_1254);

\Lines_Per_Frame_Counter:CounterUDB:disable_run_i\\D\ <= ((not \Lines_Per_Frame_Counter:CounterUDB:overflow_reg_i\ and Net_1254 and \Lines_Per_Frame_Counter:CounterUDB:per_equal\)
	OR (Net_1254 and \Lines_Per_Frame_Counter:CounterUDB:disable_run_i\));

\Lines_Per_Frame_Counter:CounterUDB:status_0\ <= ((not \Lines_Per_Frame_Counter:CounterUDB:prevCompare\ and \Lines_Per_Frame_Counter:CounterUDB:cmp_out_i\));

\Lines_Per_Frame_Counter:CounterUDB:overflow_status\ <= ((not \Lines_Per_Frame_Counter:CounterUDB:overflow_reg_i\ and \Lines_Per_Frame_Counter:CounterUDB:per_equal\));

\Lines_Per_Frame_Counter:CounterUDB:count_enable\ <= ((not \Lines_Per_Frame_Counter:CounterUDB:disable_run_i\ and not \Lines_Per_Frame_Counter:CounterUDB:count_stored_i\ and not Net_1824 and \Lines_Per_Frame_Counter:CounterUDB:control_7\));

\Line_Timer:TimerUDB:capt_fifo_load\ <= ((Net_1816 and \Line_Timer:TimerUDB:control_7\ and \Line_Timer:TimerUDB:capture_last\ and \Camera_Comp:Net_1\));

\Line_Timer:TimerUDB:run_mode\ <= ((Net_1816 and \Line_Timer:TimerUDB:control_7\));

\Line_Timer:TimerUDB:status_tc\ <= ((Net_1816 and \Line_Timer:TimerUDB:control_7\ and \Line_Timer:TimerUDB:per_zero\));

\Line_Timer:TimerUDB:int_capt_count_1\\D\ <= ((not Net_1535 and not \Line_Timer:TimerUDB:control_0\ and not \Line_Timer:TimerUDB:int_capt_count_1\ and \Line_Timer:TimerUDB:capt_fifo_load\ and \Line_Timer:TimerUDB:int_capt_count_0\)
	OR (not Net_1535 and not \Line_Timer:TimerUDB:int_capt_count_1\ and \Line_Timer:TimerUDB:control_1\ and \Line_Timer:TimerUDB:capt_fifo_load\ and \Line_Timer:TimerUDB:int_capt_count_0\)
	OR (not Net_1535 and not \Line_Timer:TimerUDB:int_capt_count_0\ and \Line_Timer:TimerUDB:control_0\ and \Line_Timer:TimerUDB:int_capt_count_1\)
	OR (not Net_1535 and not \Line_Timer:TimerUDB:control_1\ and not \Line_Timer:TimerUDB:int_capt_count_0\ and \Line_Timer:TimerUDB:int_capt_count_1\)
	OR (not Net_1535 and not \Line_Timer:TimerUDB:capt_fifo_load\ and \Line_Timer:TimerUDB:int_capt_count_1\));

\Line_Timer:TimerUDB:int_capt_count_0\\D\ <= ((not Net_1535 and not \Line_Timer:TimerUDB:int_capt_count_1\ and not \Line_Timer:TimerUDB:int_capt_count_0\ and \Line_Timer:TimerUDB:control_1\ and \Line_Timer:TimerUDB:capt_fifo_load\)
	OR (not Net_1535 and not \Line_Timer:TimerUDB:control_1\ and not \Line_Timer:TimerUDB:int_capt_count_0\ and \Line_Timer:TimerUDB:capt_fifo_load\ and \Line_Timer:TimerUDB:int_capt_count_1\)
	OR (not Net_1535 and not \Line_Timer:TimerUDB:capt_fifo_load\ and \Line_Timer:TimerUDB:int_capt_count_0\)
	OR (not Net_1535 and not \Line_Timer:TimerUDB:int_capt_count_0\ and \Line_Timer:TimerUDB:control_0\ and \Line_Timer:TimerUDB:capt_fifo_load\));

\Line_Timer:TimerUDB:capt_int_temp\\D\ <= ((not Net_1535 and not \Line_Timer:TimerUDB:control_1\ and not \Line_Timer:TimerUDB:control_0\ and not \Line_Timer:TimerUDB:int_capt_count_1\ and not \Line_Timer:TimerUDB:int_capt_count_0\ and \Line_Timer:TimerUDB:capt_fifo_load\)
	OR (not Net_1535 and not \Line_Timer:TimerUDB:control_0\ and not \Line_Timer:TimerUDB:int_capt_count_0\ and \Line_Timer:TimerUDB:control_1\ and \Line_Timer:TimerUDB:capt_fifo_load\ and \Line_Timer:TimerUDB:int_capt_count_1\)
	OR (not Net_1535 and not \Line_Timer:TimerUDB:control_1\ and not \Line_Timer:TimerUDB:int_capt_count_1\ and \Line_Timer:TimerUDB:control_0\ and \Line_Timer:TimerUDB:capt_fifo_load\ and \Line_Timer:TimerUDB:int_capt_count_0\)
	OR (not Net_1535 and \Line_Timer:TimerUDB:control_1\ and \Line_Timer:TimerUDB:control_0\ and \Line_Timer:TimerUDB:capt_fifo_load\ and \Line_Timer:TimerUDB:int_capt_count_1\ and \Line_Timer:TimerUDB:int_capt_count_0\));

Net_1607 <= (not \Camera_Comp:Net_1\);

Net_1208 <= (not Net_1824);

\PWM_Steering:PWMUDB:sc_kill_tmp\\D\ <= (not \PWM_Steering:PWMUDB:tc_i\);

\PWM_Steering:PWMUDB:dith_count_1\\D\ <= ((not \PWM_Steering:PWMUDB:dith_count_1\ and \PWM_Steering:PWMUDB:tc_i\ and \PWM_Steering:PWMUDB:dith_count_0\)
	OR (not \PWM_Steering:PWMUDB:dith_count_0\ and \PWM_Steering:PWMUDB:dith_count_1\)
	OR (not \PWM_Steering:PWMUDB:tc_i\ and \PWM_Steering:PWMUDB:dith_count_1\));

\PWM_Steering:PWMUDB:dith_count_0\\D\ <= ((not \PWM_Steering:PWMUDB:dith_count_0\ and \PWM_Steering:PWMUDB:tc_i\)
	OR (not \PWM_Steering:PWMUDB:tc_i\ and \PWM_Steering:PWMUDB:dith_count_0\));

\PWM_Steering:PWMUDB:pwm_i\ <= ((\PWM_Steering:PWMUDB:ctrl_enable\ and \PWM_Steering:PWMUDB:compare1\));

\PWM_Steering:PWMUDB:status_5\ <= (not \PWM_Steering:PWMUDB:final_kill_reg\);

\PWM_Steering:PWMUDB:cmp1_status\ <= ((not \PWM_Steering:PWMUDB:prevCompare1\ and \PWM_Steering:PWMUDB:compare1\));

Net_1933 <= ((Net_2071 and Net_2049 and Net_1924));

Net_1932 <= ((not Net_1924 and Net_2071 and Net_2049));

Net_1957 <= (not \Elevator_Comparator:Net_1\);

Net_1930 <= ((Net_2071 and Net_2049));

Net_2103 <= (not \Elevator_Comparator_1:Net_1\);

\LCD:LCDPort\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"48415911-11c2-470c-a0a8-822e65de63e0/ed092b9b-d398-4703-be89-cebf998501f6",
		drive_mode=>"110110110110110110110",
		ibuf_enabled=>"1111111",
		init_dr_st=>"0000000",
		input_sync=>"1111111",
		intr_mode=>"00000000000000",
		io_voltage=>", , , , , , ",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0000000",
		output_sync=>"0000000",
		oe_conn=>"0000000",
		pin_aliases=>",,,,,,",
		pin_mode=>"OOOOOOO",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0000000",
		sio_ibuf=>"00000000",
		sio_info=>"00000000000000",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0000000",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10101010101010",
		width=>7,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0000000")
	PORT MAP(oe=>(tmpOE__Hall_To_PSOC_net_0, tmpOE__Hall_To_PSOC_net_0, tmpOE__Hall_To_PSOC_net_0, tmpOE__Hall_To_PSOC_net_0,
			tmpOE__Hall_To_PSOC_net_0, tmpOE__Hall_To_PSOC_net_0, tmpOE__Hall_To_PSOC_net_0),
		y=>(zero, zero, zero, zero,
			zero, zero, zero),
		fb=>(\LCD:tmpFB_6__LCDPort_net_6\, \LCD:tmpFB_6__LCDPort_net_5\, \LCD:tmpFB_6__LCDPort_net_4\, \LCD:tmpFB_6__LCDPort_net_3\,
			\LCD:tmpFB_6__LCDPort_net_2\, \LCD:tmpFB_6__LCDPort_net_1\, \LCD:tmpFB_6__LCDPort_net_0\),
		analog=>(open, open, open, open,
			open, open, open),
		io=>(\LCD:tmpIO_6__LCDPort_net_6\, \LCD:tmpIO_6__LCDPort_net_5\, \LCD:tmpIO_6__LCDPort_net_4\, \LCD:tmpIO_6__LCDPort_net_3\,
			\LCD:tmpIO_6__LCDPort_net_2\, \LCD:tmpIO_6__LCDPort_net_1\, \LCD:tmpIO_6__LCDPort_net_0\),
		siovref=>(\LCD:tmpSIOVREF__LCDPort_net_0\),
		annotation=>(open, open, open, open,
			open, open, open),
		interrupt=>\LCD:tmpINTERRUPT_0__LCDPort_net_0\);
Hall_To_PSOC:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"4c15b41e-e284-4978-99e7-5aaee19bd0ce",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		intr_mode=>"00",
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		oe_conn=>"0",
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0")
	PORT MAP(oe=>(tmpOE__Hall_To_PSOC_net_0),
		y=>(zero),
		fb=>Net_965,
		analog=>(open),
		io=>(tmpIO_0__Hall_To_PSOC_net_0),
		siovref=>(tmpSIOVREF__Hall_To_PSOC_net_0),
		annotation=>(open),
		interrupt=>tmpINTERRUPT_0__Hall_To_PSOC_net_0);
\PWM:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_1169,
		enable=>tmpOE__Hall_To_PSOC_net_0,
		clock_out=>\PWM:PWMUDB:ClockOutFromEnBlock\);
\PWM:PWMUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_1169,
		enable=>tmpOE__Hall_To_PSOC_net_0,
		clock_out=>\PWM:PWMUDB:Clk_Ctl_i\);
\PWM:PWMUDB:sCTRLReg:SyncCtl:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\PWM:PWMUDB:Clk_Ctl_i\,
		control=>(\PWM:PWMUDB:ctrl_enable\, \PWM:PWMUDB:control_6\, \PWM:PWMUDB:control_5\, \PWM:PWMUDB:control_4\,
			\PWM:PWMUDB:control_3\, \PWM:PWMUDB:control_2\, \PWM:PWMUDB:control_1\, \PWM:PWMUDB:control_0\));
\PWM:PWMUDB:sSTSReg:rstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\PWM:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \PWM:PWMUDB:status_5\, zero, \PWM:PWMUDB:status_3\,
			\PWM:PWMUDB:tc_i\, \PWM:PWMUDB:status_1\, \PWM:PWMUDB:status_0\),
		interrupt=>\PWM:Net_55\);
\PWM:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM:PWMUDB:tc_i\, \PWM:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM:PWMUDB:nc2\,
		cl0=>\PWM:PWMUDB:nc3\,
		z0=>\PWM:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\PWM:PWMUDB:nc4\,
		cl1=>\PWM:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM:PWMUDB:nc6\,
		f1_blk_stat=>\PWM:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\PWM:PWMUDB:sP16:pwmdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\PWM:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\PWM:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\PWM:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\PWM:PWMUDB:sP16:pwmdp:cmp_eq_1\, \PWM:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\PWM:PWMUDB:sP16:pwmdp:cmp_lt_1\, \PWM:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\PWM:PWMUDB:sP16:pwmdp:cmp_zero_1\, \PWM:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\PWM:PWMUDB:sP16:pwmdp:cmp_ff_1\, \PWM:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\PWM:PWMUDB:sP16:pwmdp:cap_1\, \PWM:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>zero,
		cfbo=>\PWM:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM:PWMUDB:tc_i\, \PWM:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM:PWMUDB:cmp1_eq\,
		cl0=>\PWM:PWMUDB:compare1\,
		z0=>\PWM:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\PWM:PWMUDB:cmp2_eq\,
		cl1=>\PWM:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\PWM:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\PWM:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\PWM:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\PWM:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\PWM:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\PWM:PWMUDB:sP16:pwmdp:cmp_eq_1\, \PWM:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\PWM:PWMUDB:sP16:pwmdp:cmp_lt_1\, \PWM:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\PWM:PWMUDB:sP16:pwmdp:cmp_zero_1\, \PWM:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\PWM:PWMUDB:sP16:pwmdp:cmp_ff_1\, \PWM:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\PWM:PWMUDB:sP16:pwmdp:cap_1\, \PWM:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\PWM:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\);
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\);
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\);
\Hall_Counter:CounterUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_633,
		enable=>tmpOE__Hall_To_PSOC_net_0,
		clock_out=>\Hall_Counter:CounterUDB:ClockOutFromEnBlock\);
\Hall_Counter:CounterUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_633,
		enable=>tmpOE__Hall_To_PSOC_net_0,
		clock_out=>\Hall_Counter:CounterUDB:Clk_Ctl_i\);
\Hall_Counter:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\Hall_Counter:CounterUDB:Clk_Ctl_i\,
		control=>(\Hall_Counter:CounterUDB:control_7\, \Hall_Counter:CounterUDB:control_6\, \Hall_Counter:CounterUDB:control_5\, \Hall_Counter:CounterUDB:control_4\,
			\Hall_Counter:CounterUDB:control_3\, \Hall_Counter:CounterUDB:control_2\, \Hall_Counter:CounterUDB:control_1\, \Hall_Counter:CounterUDB:control_0\));
\Hall_Counter:CounterUDB:sSTSReg:rstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\Hall_Counter:CounterUDB:ClockOutFromEnBlock\,
		status=>(\Hall_Counter:CounterUDB:status_6\, \Hall_Counter:CounterUDB:status_5\, \Hall_Counter:CounterUDB:hwCapture\, zero,
			\Hall_Counter:CounterUDB:status_2\, \Hall_Counter:CounterUDB:status_1\, \Hall_Counter:CounterUDB:status_0\),
		interrupt=>Net_1074);
\Hall_Counter:CounterUDB:sC24:counterdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Hall_Counter:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(tmpOE__Hall_To_PSOC_net_0, \Hall_Counter:CounterUDB:count_enable\, \Hall_Counter:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\Hall_Counter:CounterUDB:hwCapture\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Hall_Counter:CounterUDB:nc19\,
		cl0=>\Hall_Counter:CounterUDB:nc21\,
		z0=>\Hall_Counter:CounterUDB:nc2\,
		ff0=>\Hall_Counter:CounterUDB:nc12\,
		ce1=>\Hall_Counter:CounterUDB:nc4\,
		cl1=>\Hall_Counter:CounterUDB:nc6\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Hall_Counter:CounterUDB:nc33\,
		f0_blk_stat=>\Hall_Counter:CounterUDB:nc35\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\Hall_Counter:CounterUDB:sC24:counterdp:carry0\,
		sir=>zero,
		sor=>open,
		sil=>\Hall_Counter:CounterUDB:sC24:counterdp:sh_right0\,
		sol=>\Hall_Counter:CounterUDB:sC24:counterdp:sh_left0\,
		msbi=>\Hall_Counter:CounterUDB:sC24:counterdp:msb0\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\Hall_Counter:CounterUDB:sC24:counterdp:cmp_eq0_1\, \Hall_Counter:CounterUDB:sC24:counterdp:cmp_eq0_0\),
		cli=>(zero, zero),
		clo=>(\Hall_Counter:CounterUDB:sC24:counterdp:cmp_lt0_1\, \Hall_Counter:CounterUDB:sC24:counterdp:cmp_lt0_0\),
		zi=>(zero, zero),
		zo=>(\Hall_Counter:CounterUDB:sC24:counterdp:cmp_zero0_1\, \Hall_Counter:CounterUDB:sC24:counterdp:cmp_zero0_0\),
		fi=>(zero, zero),
		fo=>(\Hall_Counter:CounterUDB:sC24:counterdp:cmp_ff0_1\, \Hall_Counter:CounterUDB:sC24:counterdp:cmp_ff0_0\),
		capi=>(zero, zero),
		capo=>(\Hall_Counter:CounterUDB:sC24:counterdp:cap0_1\, \Hall_Counter:CounterUDB:sC24:counterdp:cap0_0\),
		cfbi=>zero,
		cfbo=>\Hall_Counter:CounterUDB:sC24:counterdp:cfb0\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Hall_Counter:CounterUDB:sC24:counterdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Hall_Counter:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(tmpOE__Hall_To_PSOC_net_0, \Hall_Counter:CounterUDB:count_enable\, \Hall_Counter:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\Hall_Counter:CounterUDB:hwCapture\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Hall_Counter:CounterUDB:nc18\,
		cl0=>\Hall_Counter:CounterUDB:nc20\,
		z0=>\Hall_Counter:CounterUDB:nc1\,
		ff0=>\Hall_Counter:CounterUDB:nc11\,
		ce1=>\Hall_Counter:CounterUDB:nc3\,
		cl1=>\Hall_Counter:CounterUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Hall_Counter:CounterUDB:nc32\,
		f0_blk_stat=>\Hall_Counter:CounterUDB:nc34\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Hall_Counter:CounterUDB:sC24:counterdp:carry0\,
		co=>\Hall_Counter:CounterUDB:sC24:counterdp:carry1\,
		sir=>\Hall_Counter:CounterUDB:sC24:counterdp:sh_left0\,
		sor=>\Hall_Counter:CounterUDB:sC24:counterdp:sh_right0\,
		sil=>\Hall_Counter:CounterUDB:sC24:counterdp:sh_right1\,
		sol=>\Hall_Counter:CounterUDB:sC24:counterdp:sh_left1\,
		msbi=>\Hall_Counter:CounterUDB:sC24:counterdp:msb1\,
		msbo=>\Hall_Counter:CounterUDB:sC24:counterdp:msb0\,
		cei=>(\Hall_Counter:CounterUDB:sC24:counterdp:cmp_eq0_1\, \Hall_Counter:CounterUDB:sC24:counterdp:cmp_eq0_0\),
		ceo=>(\Hall_Counter:CounterUDB:sC24:counterdp:cmp_eq1_1\, \Hall_Counter:CounterUDB:sC24:counterdp:cmp_eq1_0\),
		cli=>(\Hall_Counter:CounterUDB:sC24:counterdp:cmp_lt0_1\, \Hall_Counter:CounterUDB:sC24:counterdp:cmp_lt0_0\),
		clo=>(\Hall_Counter:CounterUDB:sC24:counterdp:cmp_lt1_1\, \Hall_Counter:CounterUDB:sC24:counterdp:cmp_lt1_0\),
		zi=>(\Hall_Counter:CounterUDB:sC24:counterdp:cmp_zero0_1\, \Hall_Counter:CounterUDB:sC24:counterdp:cmp_zero0_0\),
		zo=>(\Hall_Counter:CounterUDB:sC24:counterdp:cmp_zero1_1\, \Hall_Counter:CounterUDB:sC24:counterdp:cmp_zero1_0\),
		fi=>(\Hall_Counter:CounterUDB:sC24:counterdp:cmp_ff0_1\, \Hall_Counter:CounterUDB:sC24:counterdp:cmp_ff0_0\),
		fo=>(\Hall_Counter:CounterUDB:sC24:counterdp:cmp_ff1_1\, \Hall_Counter:CounterUDB:sC24:counterdp:cmp_ff1_0\),
		capi=>(\Hall_Counter:CounterUDB:sC24:counterdp:cap0_1\, \Hall_Counter:CounterUDB:sC24:counterdp:cap0_0\),
		capo=>(\Hall_Counter:CounterUDB:sC24:counterdp:cap1_1\, \Hall_Counter:CounterUDB:sC24:counterdp:cap1_0\),
		cfbi=>\Hall_Counter:CounterUDB:sC24:counterdp:cfb0\,
		cfbo=>\Hall_Counter:CounterUDB:sC24:counterdp:cfb1\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Hall_Counter:CounterUDB:sC24:counterdp:u2\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Hall_Counter:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(tmpOE__Hall_To_PSOC_net_0, \Hall_Counter:CounterUDB:count_enable\, \Hall_Counter:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\Hall_Counter:CounterUDB:hwCapture\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Hall_Counter:CounterUDB:per_equal\,
		cl0=>\Hall_Counter:CounterUDB:nc44\,
		z0=>\Hall_Counter:CounterUDB:status_1\,
		ff0=>\Hall_Counter:CounterUDB:per_FF\,
		ce1=>\Hall_Counter:CounterUDB:cmp_equal\,
		cl1=>\Hall_Counter:CounterUDB:cmp_out_i\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Hall_Counter:CounterUDB:status_6\,
		f0_blk_stat=>\Hall_Counter:CounterUDB:status_5\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Hall_Counter:CounterUDB:sC24:counterdp:carry1\,
		co=>open,
		sir=>\Hall_Counter:CounterUDB:sC24:counterdp:sh_left1\,
		sor=>\Hall_Counter:CounterUDB:sC24:counterdp:sh_right1\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\Hall_Counter:CounterUDB:sC24:counterdp:msb1\,
		cei=>(\Hall_Counter:CounterUDB:sC24:counterdp:cmp_eq1_1\, \Hall_Counter:CounterUDB:sC24:counterdp:cmp_eq1_0\),
		ceo=>open,
		cli=>(\Hall_Counter:CounterUDB:sC24:counterdp:cmp_lt1_1\, \Hall_Counter:CounterUDB:sC24:counterdp:cmp_lt1_0\),
		clo=>open,
		zi=>(\Hall_Counter:CounterUDB:sC24:counterdp:cmp_zero1_1\, \Hall_Counter:CounterUDB:sC24:counterdp:cmp_zero1_0\),
		zo=>open,
		fi=>(\Hall_Counter:CounterUDB:sC24:counterdp:cmp_ff1_1\, \Hall_Counter:CounterUDB:sC24:counterdp:cmp_ff1_0\),
		fo=>open,
		capi=>(\Hall_Counter:CounterUDB:sC24:counterdp:cap1_1\, \Hall_Counter:CounterUDB:sC24:counterdp:cap1_0\),
		capo=>open,
		cfbi=>\Hall_Counter:CounterUDB:sC24:counterdp:cfb1\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
BUS_CLK:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"a3b88bab-82fd-4983-b7b1-0cac2fc09889",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_633,
		dig_domain_out=>open);
ISR_Hall:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_1074);
ISR_Overflow:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_658);
Input_LED:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"52f31aa9-2f0a-497d-9a1f-1424095e13e6",
		drive_mode=>"011",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		intr_mode=>"00",
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		oe_conn=>"0",
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0")
	PORT MAP(oe=>(tmpOE__Hall_To_PSOC_net_0),
		y=>Net_965,
		fb=>(tmpFB_0__Input_LED_net_0),
		analog=>(open),
		io=>(tmpIO_0__Input_LED_net_0),
		siovref=>(tmpSIOVREF__Input_LED_net_0),
		annotation=>(open),
		interrupt=>tmpINTERRUPT_0__Input_LED_net_0);
Clock_Hall:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"60464977-ebae-4058-bfc6-55931780bb23",
		source_clock_id=>"",
		divisor=>0,
		period=>"10000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_1169,
		dig_domain_out=>open);
ISR_100_Lines:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_1535);
Clock_1:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"8e97f775-beac-4809-bfa7-db24c60b7899",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_1214,
		dig_domain_out=>open);
Vertical_Sync_Frame:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"5bff87c2-b965-4cf8-9044-6536e42eb338",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		intr_mode=>"00",
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		oe_conn=>"0",
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0")
	PORT MAP(oe=>(tmpOE__Hall_To_PSOC_net_0),
		y=>(zero),
		fb=>Net_1254,
		analog=>(open),
		io=>(tmpIO_0__Vertical_Sync_Frame_net_0),
		siovref=>(tmpSIOVREF__Vertical_Sync_Frame_net_0),
		annotation=>(open),
		interrupt=>tmpINTERRUPT_0__Vertical_Sync_Frame_net_0);
\Lines_Per_Frame_Counter:CounterUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_1214,
		enable=>tmpOE__Hall_To_PSOC_net_0,
		clock_out=>\Lines_Per_Frame_Counter:CounterUDB:ClockOutFromEnBlock\);
\Lines_Per_Frame_Counter:CounterUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_1214,
		enable=>tmpOE__Hall_To_PSOC_net_0,
		clock_out=>\Lines_Per_Frame_Counter:CounterUDB:Clk_Ctl_i\);
\Lines_Per_Frame_Counter:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\Lines_Per_Frame_Counter:CounterUDB:Clk_Ctl_i\,
		control=>(\Lines_Per_Frame_Counter:CounterUDB:control_7\, \Lines_Per_Frame_Counter:CounterUDB:control_6\, \Lines_Per_Frame_Counter:CounterUDB:control_5\, \Lines_Per_Frame_Counter:CounterUDB:control_4\,
			\Lines_Per_Frame_Counter:CounterUDB:control_3\, \Lines_Per_Frame_Counter:CounterUDB:control_2\, \Lines_Per_Frame_Counter:CounterUDB:control_1\, \Lines_Per_Frame_Counter:CounterUDB:control_0\));
\Lines_Per_Frame_Counter:CounterUDB:sSTSReg:rstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>Net_1809,
		clock=>\Lines_Per_Frame_Counter:CounterUDB:ClockOutFromEnBlock\,
		status=>(\Lines_Per_Frame_Counter:CounterUDB:status_6\, \Lines_Per_Frame_Counter:CounterUDB:status_5\, zero, zero,
			\Lines_Per_Frame_Counter:CounterUDB:overflow_status\, \Lines_Per_Frame_Counter:CounterUDB:status_1\, \Lines_Per_Frame_Counter:CounterUDB:status_0\),
		interrupt=>\Lines_Per_Frame_Counter:Net_43\);
\Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Lines_Per_Frame_Counter:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(tmpOE__Hall_To_PSOC_net_0, \Lines_Per_Frame_Counter:CounterUDB:count_enable\, Net_1809),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Lines_Per_Frame_Counter:CounterUDB:nc16\,
		cl0=>\Lines_Per_Frame_Counter:CounterUDB:nc17\,
		z0=>\Lines_Per_Frame_Counter:CounterUDB:nc1\,
		ff0=>\Lines_Per_Frame_Counter:CounterUDB:nc10\,
		ce1=>\Lines_Per_Frame_Counter:CounterUDB:nc2\,
		cl1=>\Lines_Per_Frame_Counter:CounterUDB:nc3\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Lines_Per_Frame_Counter:CounterUDB:nc30\,
		f0_blk_stat=>\Lines_Per_Frame_Counter:CounterUDB:nc31\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:sh_right\,
		sol=>\Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:sh_left\,
		msbi=>\Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:cmp_eq_1\, \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:cmp_lt_1\, \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:cmp_zero_1\, \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:cmp_ff_1\, \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:cap_1\, \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:cap_0\),
		cfbi=>zero,
		cfbo=>\Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Lines_Per_Frame_Counter:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(tmpOE__Hall_To_PSOC_net_0, \Lines_Per_Frame_Counter:CounterUDB:count_enable\, Net_1809),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Lines_Per_Frame_Counter:CounterUDB:per_equal\,
		cl0=>\Lines_Per_Frame_Counter:CounterUDB:nc43\,
		z0=>\Lines_Per_Frame_Counter:CounterUDB:status_1\,
		ff0=>\Lines_Per_Frame_Counter:CounterUDB:per_FF\,
		ce1=>\Lines_Per_Frame_Counter:CounterUDB:cmp_out_i\,
		cl1=>\Lines_Per_Frame_Counter:CounterUDB:cmp_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Lines_Per_Frame_Counter:CounterUDB:status_6\,
		f0_blk_stat=>\Lines_Per_Frame_Counter:CounterUDB:status_5\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:carry\,
		co=>open,
		sir=>\Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:sh_left\,
		sor=>\Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:msb\,
		cei=>(\Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:cmp_eq_1\, \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:cmp_lt_1\, \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:cmp_lt_0\),
		clo=>open,
		zi=>(\Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:cmp_zero_1\, \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:cmp_zero_0\),
		zo=>open,
		fi=>(\Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:cmp_ff_1\, \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:cmp_ff_0\),
		fo=>open,
		capi=>(\Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:cap_1\, \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:cap_0\),
		capo=>open,
		cfbi=>\Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Line_Timer:TimerUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_1214,
		enable=>tmpOE__Hall_To_PSOC_net_0,
		clock_out=>\Line_Timer:TimerUDB:ClockOutFromEnBlock\);
\Line_Timer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_1214,
		enable=>tmpOE__Hall_To_PSOC_net_0,
		clock_out=>\Line_Timer:TimerUDB:Clk_Ctl_i\);
\Line_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\Line_Timer:TimerUDB:Clk_Ctl_i\,
		control=>(\Line_Timer:TimerUDB:control_7\, \Line_Timer:TimerUDB:control_6\, \Line_Timer:TimerUDB:control_5\, \Line_Timer:TimerUDB:control_4\,
			\Line_Timer:TimerUDB:control_3\, \Line_Timer:TimerUDB:control_2\, \Line_Timer:TimerUDB:control_1\, \Line_Timer:TimerUDB:control_0\));
\Line_Timer:TimerUDB:rstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000011",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>Net_1535,
		clock=>\Line_Timer:TimerUDB:ClockOutFromEnBlock\,
		status=>(zero, zero, zero, \Line_Timer:TimerUDB:status_3\,
			\Line_Timer:TimerUDB:status_2\, \Line_Timer:TimerUDB:capt_int_temp\, \Line_Timer:TimerUDB:status_tc\),
		interrupt=>Net_1790);
\Line_Timer:TimerUDB:sT16:timerdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Line_Timer:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(Net_1535, \Line_Timer:TimerUDB:run_mode\, \Line_Timer:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\Line_Timer:TimerUDB:capt_fifo_load\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\Line_Timer:TimerUDB:nc0\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Line_Timer:TimerUDB:nc3\,
		f0_blk_stat=>\Line_Timer:TimerUDB:nc4\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\Line_Timer:TimerUDB:sT16:timerdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\Line_Timer:TimerUDB:sT16:timerdp:sh_right\,
		sol=>\Line_Timer:TimerUDB:sT16:timerdp:sh_left\,
		msbi=>\Line_Timer:TimerUDB:sT16:timerdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\Line_Timer:TimerUDB:sT16:timerdp:cmp_eq_1\, \Line_Timer:TimerUDB:sT16:timerdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\Line_Timer:TimerUDB:sT16:timerdp:cmp_lt_1\, \Line_Timer:TimerUDB:sT16:timerdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\Line_Timer:TimerUDB:sT16:timerdp:cmp_zero_1\, \Line_Timer:TimerUDB:sT16:timerdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\Line_Timer:TimerUDB:sT16:timerdp:cmp_ff_1\, \Line_Timer:TimerUDB:sT16:timerdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\Line_Timer:TimerUDB:sT16:timerdp:cap_1\, \Line_Timer:TimerUDB:sT16:timerdp:cap_0\),
		cfbi=>zero,
		cfbo=>\Line_Timer:TimerUDB:sT16:timerdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Line_Timer:TimerUDB:sT16:timerdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Line_Timer:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(Net_1535, \Line_Timer:TimerUDB:run_mode\, \Line_Timer:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\Line_Timer:TimerUDB:capt_fifo_load\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\Line_Timer:TimerUDB:per_zero\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Line_Timer:TimerUDB:status_3\,
		f0_blk_stat=>\Line_Timer:TimerUDB:status_2\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Line_Timer:TimerUDB:sT16:timerdp:carry\,
		co=>open,
		sir=>\Line_Timer:TimerUDB:sT16:timerdp:sh_left\,
		sor=>\Line_Timer:TimerUDB:sT16:timerdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\Line_Timer:TimerUDB:sT16:timerdp:msb\,
		cei=>(\Line_Timer:TimerUDB:sT16:timerdp:cmp_eq_1\, \Line_Timer:TimerUDB:sT16:timerdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\Line_Timer:TimerUDB:sT16:timerdp:cmp_lt_1\, \Line_Timer:TimerUDB:sT16:timerdp:cmp_lt_0\),
		clo=>open,
		zi=>(\Line_Timer:TimerUDB:sT16:timerdp:cmp_zero_1\, \Line_Timer:TimerUDB:sT16:timerdp:cmp_zero_0\),
		zo=>open,
		fi=>(\Line_Timer:TimerUDB:sT16:timerdp:cmp_ff_1\, \Line_Timer:TimerUDB:sT16:timerdp:cmp_ff_0\),
		fo=>open,
		capi=>(\Line_Timer:TimerUDB:sT16:timerdp:cap_1\, \Line_Timer:TimerUDB:sT16:timerdp:cap_0\),
		capo=>open,
		cfbi=>\Line_Timer:TimerUDB:sT16:timerdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
Steering_Output:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"d7e1e28f-db4b-44aa-9bca-48de4020f615",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		intr_mode=>"00",
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		oe_conn=>"0",
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0")
	PORT MAP(oe=>(tmpOE__Hall_To_PSOC_net_0),
		y=>Net_1884,
		fb=>(tmpFB_0__Steering_Output_net_0),
		analog=>(open),
		io=>(tmpIO_0__Steering_Output_net_0),
		siovref=>(tmpSIOVREF__Steering_Output_net_0),
		annotation=>(open),
		interrupt=>tmpINTERRUPT_0__Steering_Output_net_0);
Horizontal_Sync_Line:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"6f5ca5b2-aa41-40f1-933c-95f393fce9cb",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		intr_mode=>"00",
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		oe_conn=>"0",
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0")
	PORT MAP(oe=>(tmpOE__Hall_To_PSOC_net_0),
		y=>(zero),
		fb=>Net_1824,
		analog=>(open),
		io=>(tmpIO_0__Horizontal_Sync_Line_net_0),
		siovref=>(tmpSIOVREF__Horizontal_Sync_Line_net_0),
		annotation=>(open),
		interrupt=>tmpINTERRUPT_0__Horizontal_Sync_Line_net_0);
Composite_Video:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"05a9c8de-3ba2-4909-8250-95fdc61c0bf4",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		intr_mode=>"00",
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		oe_conn=>"0",
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0")
	PORT MAP(oe=>(tmpOE__Hall_To_PSOC_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Composite_Video_net_0),
		analog=>Net_1446,
		io=>(tmpIO_0__Composite_Video_net_0),
		siovref=>(tmpSIOVREF__Composite_Video_net_0),
		annotation=>(open),
		interrupt=>tmpINTERRUPT_0__Composite_Video_net_0);
\Camera_Comp:ctComp\:cy_psoc3_ctcomp_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(vplus=>Net_1446,
		vminus=>Net_1527,
		clock=>Net_1214,
		clk_udb=>Net_1214,
		cmpout=>\Camera_Comp:Net_1\);
Clock_Steering:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"6b954592-2f12-4dc5-8405-c732ba99ae1a",
		source_clock_id=>"",
		divisor=>0,
		period=>"10000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_1853,
		dig_domain_out=>open);
ISR_50_Lines:cy_isr_v1_0
	GENERIC MAP(int_type=>"00")
	PORT MAP(int_signal=>Net_1790);
\Camera_Threshold:viDAC8\:cy_psoc3_vidac8_v1_0
	GENERIC MAP(cy_registers=>"",
		reg_data=>'0',
		is_all_if_any=>'0')
	PORT MAP(reset=>zero,
		idir=>zero,
		ioff=>zero,
		data=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		strobe=>zero,
		strobe_udb=>zero,
		vout=>Net_1527,
		iout=>\Camera_Threshold:Net_77\);
\Camera_Threshold:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\Camera_Threshold:Net_77\);
\PWM_Steering:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_1853,
		enable=>tmpOE__Hall_To_PSOC_net_0,
		clock_out=>\PWM_Steering:PWMUDB:ClockOutFromEnBlock\);
\PWM_Steering:PWMUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_1853,
		enable=>tmpOE__Hall_To_PSOC_net_0,
		clock_out=>\PWM_Steering:PWMUDB:Clk_Ctl_i\);
\PWM_Steering:PWMUDB:sCTRLReg:SyncCtl:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\PWM_Steering:PWMUDB:Clk_Ctl_i\,
		control=>(\PWM_Steering:PWMUDB:ctrl_enable\, \PWM_Steering:PWMUDB:control_6\, \PWM_Steering:PWMUDB:control_5\, \PWM_Steering:PWMUDB:control_4\,
			\PWM_Steering:PWMUDB:control_3\, \PWM_Steering:PWMUDB:control_2\, \PWM_Steering:PWMUDB:control_1\, \PWM_Steering:PWMUDB:control_0\));
\PWM_Steering:PWMUDB:sSTSReg:rstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\PWM_Steering:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \PWM_Steering:PWMUDB:status_5\, zero, \PWM_Steering:PWMUDB:status_3\,
			\PWM_Steering:PWMUDB:tc_i\, \PWM_Steering:PWMUDB:status_1\, \PWM_Steering:PWMUDB:status_0\),
		interrupt=>\PWM_Steering:Net_55\);
\PWM_Steering:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM_Steering:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_Steering:PWMUDB:tc_i\, \PWM_Steering:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM_Steering:PWMUDB:nc2\,
		cl0=>\PWM_Steering:PWMUDB:nc3\,
		z0=>\PWM_Steering:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\PWM_Steering:PWMUDB:nc4\,
		cl1=>\PWM_Steering:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_Steering:PWMUDB:nc6\,
		f1_blk_stat=>\PWM_Steering:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\PWM_Steering:PWMUDB:sP16:pwmdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\PWM_Steering:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\PWM_Steering:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\PWM_Steering:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\PWM_Steering:PWMUDB:sP16:pwmdp:cmp_eq_1\, \PWM_Steering:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\PWM_Steering:PWMUDB:sP16:pwmdp:cmp_lt_1\, \PWM_Steering:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\PWM_Steering:PWMUDB:sP16:pwmdp:cmp_zero_1\, \PWM_Steering:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\PWM_Steering:PWMUDB:sP16:pwmdp:cmp_ff_1\, \PWM_Steering:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\PWM_Steering:PWMUDB:sP16:pwmdp:cap_1\, \PWM_Steering:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>zero,
		cfbo=>\PWM_Steering:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM_Steering:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM_Steering:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_Steering:PWMUDB:tc_i\, \PWM_Steering:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM_Steering:PWMUDB:cmp1_eq\,
		cl0=>\PWM_Steering:PWMUDB:compare1\,
		z0=>\PWM_Steering:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\PWM_Steering:PWMUDB:cmp2_eq\,
		cl1=>\PWM_Steering:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_Steering:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\PWM_Steering:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\PWM_Steering:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\PWM_Steering:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\PWM_Steering:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\PWM_Steering:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\PWM_Steering:PWMUDB:sP16:pwmdp:cmp_eq_1\, \PWM_Steering:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\PWM_Steering:PWMUDB:sP16:pwmdp:cmp_lt_1\, \PWM_Steering:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\PWM_Steering:PWMUDB:sP16:pwmdp:cmp_zero_1\, \PWM_Steering:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\PWM_Steering:PWMUDB:sP16:pwmdp:cmp_ff_1\, \PWM_Steering:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\PWM_Steering:PWMUDB:sP16:pwmdp:cap_1\, \PWM_Steering:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\PWM_Steering:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_24\);
\PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_16\);
\PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_Steering:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_8\);
elevator_test:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"f52d80b9-837f-4dfe-82ed-a6933ebdfba8",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		intr_mode=>"00",
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		oe_conn=>"0",
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0")
	PORT MAP(oe=>(tmpOE__Hall_To_PSOC_net_0),
		y=>Net_1957,
		fb=>(tmpFB_0__elevator_test_net_0),
		analog=>(open),
		io=>(tmpIO_0__elevator_test_net_0),
		siovref=>(tmpSIOVREF__elevator_test_net_0),
		annotation=>(open),
		interrupt=>tmpINTERRUPT_0__elevator_test_net_0);
Pin_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1909a61c-19e6-4443-bf2c-2c646a907ff4",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		intr_mode=>"00",
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		oe_conn=>"0",
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0")
	PORT MAP(oe=>(tmpOE__Hall_To_PSOC_net_0),
		y=>Net_2049,
		fb=>(tmpFB_0__Pin_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_1_net_0),
		siovref=>(tmpSIOVREF__Pin_1_net_0),
		annotation=>(open),
		interrupt=>tmpINTERRUPT_0__Pin_1_net_0);
elevator_input_2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"a4c92df3-c989-4511-9f63-cb82aaf1146f",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		intr_mode=>"00",
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		oe_conn=>"0",
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0")
	PORT MAP(oe=>(tmpOE__Hall_To_PSOC_net_0),
		y=>(zero),
		fb=>(tmpFB_0__elevator_input_2_net_0),
		analog=>Net_2102,
		io=>(tmpIO_0__elevator_input_2_net_0),
		siovref=>(tmpSIOVREF__elevator_input_2_net_0),
		annotation=>(open),
		interrupt=>tmpINTERRUPT_0__elevator_input_2_net_0);
drive_output_2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8e041183-0ff9-4856-9303-0316f8423384",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		intr_mode=>"00",
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		oe_conn=>"0",
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0")
	PORT MAP(oe=>(tmpOE__Hall_To_PSOC_net_0),
		y=>Net_1933,
		fb=>(tmpFB_0__drive_output_2_net_0),
		analog=>(open),
		io=>(tmpIO_0__drive_output_2_net_0),
		siovref=>(tmpSIOVREF__drive_output_2_net_0),
		annotation=>(open),
		interrupt=>tmpINTERRUPT_0__drive_output_2_net_0);
drive_output_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1c91d504-b075-44c4-91ba-78dfa67ab5af",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		intr_mode=>"00",
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		oe_conn=>"0",
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0")
	PORT MAP(oe=>(tmpOE__Hall_To_PSOC_net_0),
		y=>Net_1932,
		fb=>(tmpFB_0__drive_output_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__drive_output_1_net_0),
		siovref=>(tmpSIOVREF__drive_output_1_net_0),
		annotation=>(open),
		interrupt=>tmpINTERRUPT_0__drive_output_1_net_0);
elevator_input:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"d5ddc964-5cda-4c0e-80d5-5fa7de9fd6a5",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		intr_mode=>"00",
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		oe_conn=>"0",
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0")
	PORT MAP(oe=>(tmpOE__Hall_To_PSOC_net_0),
		y=>(zero),
		fb=>(tmpFB_0__elevator_input_net_0),
		analog=>Net_1947,
		io=>(tmpIO_0__elevator_input_net_0),
		siovref=>(tmpSIOVREF__elevator_input_net_0),
		annotation=>(open),
		interrupt=>tmpINTERRUPT_0__elevator_input_net_0);
BUS_CLK_1:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"ddd0ed57-a776-47f0-9c64-b12be4357136",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_1950,
		dig_domain_out=>open);
\Elevator_Comparator:ctComp\:cy_psoc3_ctcomp_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(vplus=>Net_1947,
		vminus=>Net_1949,
		clock=>Net_1950,
		clk_udb=>Net_1950,
		cmpout=>\Elevator_Comparator:Net_1\);
\Elevator_Threshold:viDAC8\:cy_psoc3_vidac8_v1_0
	GENERIC MAP(cy_registers=>"",
		reg_data=>'0',
		is_all_if_any=>'0')
	PORT MAP(reset=>zero,
		idir=>zero,
		ioff=>zero,
		data=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		strobe=>zero,
		strobe_udb=>zero,
		vout=>Net_1949,
		iout=>\Elevator_Threshold:Net_77\);
\Elevator_Threshold:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\Elevator_Threshold:Net_77\);
ISR_Elevator:cy_isr_v1_0
	GENERIC MAP(int_type=>"00")
	PORT MAP(int_signal=>Net_1957);
\Drive_Control_Reg:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\Drive_Control_Reg:control_7\, \Drive_Control_Reg:control_6\, \Drive_Control_Reg:control_5\, \Drive_Control_Reg:control_4\,
			\Drive_Control_Reg:control_3\, \Drive_Control_Reg:control_2\, Net_2049, Net_1924));
Pin_2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"22916991-3652-4279-8489-e133c6ad8503",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		intr_mode=>"00",
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		oe_conn=>"0",
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0")
	PORT MAP(oe=>(tmpOE__Hall_To_PSOC_net_0),
		y=>Net_1930,
		fb=>(tmpFB_0__Pin_2_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_2_net_0),
		siovref=>(tmpSIOVREF__Pin_2_net_0),
		annotation=>(open),
		interrupt=>tmpINTERRUPT_0__Pin_2_net_0);
\Elevator_Comparator_1:ctComp\:cy_psoc3_ctcomp_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(vplus=>Net_2102,
		vminus=>Net_1949,
		clock=>Net_2105,
		clk_udb=>Net_2105,
		cmpout=>\Elevator_Comparator_1:Net_1\);
BUS_CLK_2:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"48157e21-cdf4-4b37-a021-223049b9096d",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_2105,
		dig_domain_out=>open);
Pin_3:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"9ba1fe5d-726a-46d3-bed3-90458441ab03",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		intr_mode=>"00",
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		oe_conn=>"0",
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0")
	PORT MAP(oe=>(tmpOE__Hall_To_PSOC_net_0),
		y=>Net_1924,
		fb=>(tmpFB_0__Pin_3_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_3_net_0),
		siovref=>(tmpSIOVREF__Pin_3_net_0),
		annotation=>(open),
		interrupt=>tmpINTERRUPT_0__Pin_3_net_0);
ISR_Elevator_2:cy_isr_v1_0
	GENERIC MAP(int_type=>"00")
	PORT MAP(int_signal=>Net_2103);
\Wait_Counter:CounterHW\:cy_psoc3_timer_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>Net_2114,
		kill=>zero,
		enable=>zero,
		capture=>zero,
		timer_reset=>zero,
		tc=>\Wait_Counter:Net_48\,
		compare=>\Wait_Counter:Net_54\,
		interrupt=>Net_2146);
Wait_Clock:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"2a499dbc-e540-4ef6-835b-d791bc852cb1",
		source_clock_id=>"",
		divisor=>0,
		period=>"10000000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_2114,
		dig_domain_out=>open);
ISR_Wait:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_2146);
Pin_4:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ba1b98fe-c8ea-4072-b50a-b7d27709277d",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		intr_mode=>"00",
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		oe_conn=>"0",
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0")
	PORT MAP(oe=>(tmpOE__Hall_To_PSOC_net_0),
		y=>Net_1607,
		fb=>(tmpFB_0__Pin_4_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_4_net_0),
		siovref=>(tmpSIOVREF__Pin_4_net_0),
		annotation=>(open),
		interrupt=>tmpINTERRUPT_0__Pin_4_net_0);
\ADC_DelSig:DEC\:cy_psoc3_decimator_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(aclock=>\ADC_DelSig:aclock\,
		mod_dat=>(\ADC_DelSig:mod_dat_3\, \ADC_DelSig:mod_dat_2\, \ADC_DelSig:mod_dat_1\, \ADC_DelSig:mod_dat_0\),
		ext_start=>tmpOE__Hall_To_PSOC_net_0,
		mod_reset=>\ADC_DelSig:mod_reset\,
		interrupt=>Net_2207);
\ADC_DelSig:theACLK\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"1e8f4f01-953e-441e-ab54-a848fe7d73b4/edd15f43-b66b-457b-be3a-5342345270c8",
		source_clock_id=>"61737EF6-3B74-48f9-8B91-F7473A442AE7",
		divisor=>0,
		period=>"2173913043.47826",
		is_direct=>'0',
		is_digital=>'0')
	PORT MAP(clock_out=>\ADC_DelSig:Net_40\,
		dig_domain_out=>open);
\ADC_DelSig:IRQ\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_2207);
\ADC_DelSig:cy_analog_virtualmux_1_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_DelSig:Net_520\,
		signal2=>\ADC_DelSig:Net_681\);
\ADC_DelSig:cy_analog_virtualmux_2_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_DelSig:Net_580\,
		signal2=>\ADC_DelSig:Net_349\);
\ADC_DelSig:cy_analog_virtualmux_3_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_DelSig:Net_573\,
		signal2=>\ADC_DelSig:Net_257\);
\ADC_DelSig:cy_analog_noconnect_2\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_DelSig:Net_349\);
\ADC_DelSig:cy_analog_noconnect_3\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_DelSig:Net_257\);
\ADC_DelSig:Ext_CP_Clk\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"1e8f4f01-953e-441e-ab54-a848fe7d73b4/b7604721-db56-4477-98c2-8fae77869066",
		source_clock_id=>"61737EF6-3B74-48f9-8B91-F7473A442AE7",
		divisor=>0,
		period=>"543478260.869565",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\ADC_DelSig:Net_487\,
		dig_domain_out=>open);
\ADC_DelSig:cy_analog_virtualmux_5_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_DelSig:Net_570\,
		signal2=>\ADC_DelSig:Net_352\);
\ADC_DelSig:cy_analog_noconnect_5\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_DelSig:Net_352\);
\ADC_DelSig:DSM4\:cy_psoc3_ds_mod_v4_0
	GENERIC MAP(cy_registers=>"",
		resolution=>14)
	PORT MAP(aclock=>\ADC_DelSig:Net_40\,
		vplus=>Net_1947,
		vminus=>\ADC_DelSig:Net_520\,
		modbit=>zero,
		reset_udb=>zero,
		reset_dec=>\ADC_DelSig:mod_reset\,
		clk_udb=>zero,
		extclk_cp_udb=>\ADC_DelSig:Net_487\,
		ext_pin_1=>\ADC_DelSig:Net_580\,
		ext_pin_2=>\ADC_DelSig:Net_573\,
		ext_vssa=>\ADC_DelSig:Net_570\,
		qtz_ref=>\ADC_DelSig:Net_677\,
		dec_clock=>\ADC_DelSig:aclock\,
		mod_dat=>(\ADC_DelSig:mod_dat_3\, \ADC_DelSig:mod_dat_2\, \ADC_DelSig:mod_dat_1\, \ADC_DelSig:mod_dat_0\),
		dout_udb=>(\ADC_DelSig:Net_9_7\, \ADC_DelSig:Net_9_6\, \ADC_DelSig:Net_9_5\, \ADC_DelSig:Net_9_4\,
			\ADC_DelSig:Net_9_3\, \ADC_DelSig:Net_9_2\, \ADC_DelSig:Net_9_1\, \ADC_DelSig:Net_9_0\));
\ADC_DelSig:AMux\:cy_psoc3_amux_v1_0
	GENERIC MAP(cy_registers=>"",
		muxin_width=>2,
		hw_control=>'0',
		one_active=>'0',
		init_mux_sel=>"00",
		api_type=>0,
		connect_mode=>1)
	PORT MAP(muxin=>(\ADC_DelSig:Net_690\, \ADC_DelSig:Net_11\),
		hw_ctrl_en=>(others => zero),
		vout=>\ADC_DelSig:Net_681\);
\ADC_DelSig:cy_analog_virtualmux_4_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_DelSig:Net_677\,
		signal2=>\ADC_DelSig:Net_686\);
\ADC_DelSig:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_DelSig:Net_12\);
\ADC_DelSig:cy_analog_virtualmux_6_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_DelSig:Net_690\,
		signal2=>\ADC_DelSig:Net_686\);
\ADC_DelSig:ADC_Vssa_1:vRef_1\:cy_vref_v1_0
	GENERIC MAP(guid=>"15B3DB15-B7B3-4d62-A2DF-25EA392A7161",
		name=>"Vssa (GND)",
		autoenable=>'1',
		ignoresleep=>'0')
	PORT MAP(vout=>\ADC_DelSig:Net_11\);
\PWM:PWMUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\PWM:PWMUDB:tc_i\,
		clk=>\PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM:PWMUDB:tc_reg_i\);
\PWM:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM:PWMUDB:prevCapture\);
\PWM:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM:PWMUDB:trig_last\);
\PWM:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\PWM:PWMUDB:ctrl_enable\,
		s=>zero,
		r=>zero,
		clk=>\PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM:PWMUDB:runmode_enable\);
\PWM:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\PWM:PWMUDB:sc_kill_tmp\\D\,
		clk=>\PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM:PWMUDB:sc_kill_tmp\);
\PWM:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__Hall_To_PSOC_net_0,
		s=>zero,
		r=>zero,
		clk=>\PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM:PWMUDB:ltch_kill_reg\);
\PWM:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__Hall_To_PSOC_net_0,
		s=>zero,
		r=>zero,
		clk=>\PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM:PWMUDB:min_kill_reg\);
\PWM:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\PWM:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM:PWMUDB:dith_count_1\);
\PWM:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\PWM:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM:PWMUDB:dith_count_0\);
\PWM:PWMUDB:pwm_reg_i\:cy_dff
	PORT MAP(d=>\PWM:PWMUDB:pwm_i\,
		clk=>\PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_2071);
\PWM:PWMUDB:pwm1_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM:PWMUDB:pwm1_reg_i\);
\PWM:PWMUDB:pwm2_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM:PWMUDB:pwm2_reg_i\);
\PWM:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\PWM:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM:PWMUDB:status_0\);
\PWM:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM:PWMUDB:status_1\);
\PWM:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__Hall_To_PSOC_net_0,
		s=>zero,
		r=>zero,
		clk=>\PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM:PWMUDB:final_kill_reg\);
\PWM:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\PWM:PWMUDB:compare1\,
		clk=>\PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM:PWMUDB:prevCompare1\);
\Hall_Counter:CounterUDB:prevCapture\:cy_dff
	PORT MAP(d=>Net_965,
		clk=>\Hall_Counter:CounterUDB:ClockOutFromEnBlock\,
		q=>\Hall_Counter:CounterUDB:prevCapture\);
\Hall_Counter:CounterUDB:overflow_reg_i\:cy_dff
	PORT MAP(d=>\Hall_Counter:CounterUDB:per_equal\,
		clk=>\Hall_Counter:CounterUDB:ClockOutFromEnBlock\,
		q=>\Hall_Counter:CounterUDB:overflow_reg_i\);
\Hall_Counter:CounterUDB:underflow_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Hall_Counter:CounterUDB:ClockOutFromEnBlock\,
		q=>\Hall_Counter:CounterUDB:underflow_reg_i\);
\Hall_Counter:CounterUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\Hall_Counter:CounterUDB:per_equal\,
		clk=>\Hall_Counter:CounterUDB:ClockOutFromEnBlock\,
		q=>Net_658);
\Hall_Counter:CounterUDB:prevCompare\:cy_dff
	PORT MAP(d=>\Hall_Counter:CounterUDB:cmp_out_i\,
		clk=>\Hall_Counter:CounterUDB:ClockOutFromEnBlock\,
		q=>\Hall_Counter:CounterUDB:prevCompare\);
\Hall_Counter:CounterUDB:cmp_out_reg_i\:cy_dff
	PORT MAP(d=>\Hall_Counter:CounterUDB:cmp_out_i\,
		clk=>\Hall_Counter:CounterUDB:ClockOutFromEnBlock\,
		q=>\Hall_Counter:CounterUDB:cmp_out_reg_i\);
\Hall_Counter:CounterUDB:count_stored_i\:cy_dff
	PORT MAP(d=>Net_1169,
		clk=>\Hall_Counter:CounterUDB:ClockOutFromEnBlock\,
		q=>\Hall_Counter:CounterUDB:count_stored_i\);
\Lines_Per_Frame_Counter:CounterUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Lines_Per_Frame_Counter:CounterUDB:ClockOutFromEnBlock\,
		q=>\Lines_Per_Frame_Counter:CounterUDB:prevCapture\);
\Lines_Per_Frame_Counter:CounterUDB:disable_run_i\:cy_dff
	PORT MAP(d=>\Lines_Per_Frame_Counter:CounterUDB:disable_run_i\\D\,
		clk=>\Lines_Per_Frame_Counter:CounterUDB:ClockOutFromEnBlock\,
		q=>\Lines_Per_Frame_Counter:CounterUDB:disable_run_i\);
\Lines_Per_Frame_Counter:CounterUDB:overflow_reg_i\:cy_dff
	PORT MAP(d=>\Lines_Per_Frame_Counter:CounterUDB:per_equal\,
		clk=>\Lines_Per_Frame_Counter:CounterUDB:ClockOutFromEnBlock\,
		q=>\Lines_Per_Frame_Counter:CounterUDB:overflow_reg_i\);
\Lines_Per_Frame_Counter:CounterUDB:underflow_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Lines_Per_Frame_Counter:CounterUDB:ClockOutFromEnBlock\,
		q=>\Lines_Per_Frame_Counter:CounterUDB:underflow_reg_i\);
\Lines_Per_Frame_Counter:CounterUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\Lines_Per_Frame_Counter:CounterUDB:per_equal\,
		clk=>\Lines_Per_Frame_Counter:CounterUDB:ClockOutFromEnBlock\,
		q=>Net_1535);
\Lines_Per_Frame_Counter:CounterUDB:prevCompare\:cy_dff
	PORT MAP(d=>\Lines_Per_Frame_Counter:CounterUDB:cmp_out_i\,
		clk=>\Lines_Per_Frame_Counter:CounterUDB:ClockOutFromEnBlock\,
		q=>\Lines_Per_Frame_Counter:CounterUDB:prevCompare\);
\Lines_Per_Frame_Counter:CounterUDB:cmp_out_reg_i\:cy_dff
	PORT MAP(d=>\Lines_Per_Frame_Counter:CounterUDB:cmp_out_i\,
		clk=>\Lines_Per_Frame_Counter:CounterUDB:ClockOutFromEnBlock\,
		q=>Net_1816);
\Lines_Per_Frame_Counter:CounterUDB:count_stored_i\:cy_dff
	PORT MAP(d=>Net_1208,
		clk=>\Lines_Per_Frame_Counter:CounterUDB:ClockOutFromEnBlock\,
		q=>\Lines_Per_Frame_Counter:CounterUDB:count_stored_i\);
\Line_Timer:TimerUDB:capture_last\:cy_dff
	PORT MAP(d=>Net_1607,
		clk=>\Line_Timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\Line_Timer:TimerUDB:capture_last\);
\Line_Timer:TimerUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\Line_Timer:TimerUDB:status_tc\,
		clk=>\Line_Timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\Line_Timer:TimerUDB:tc_reg_i\);
\Line_Timer:TimerUDB:hwEnable_reg\:cy_dff
	PORT MAP(d=>\Line_Timer:TimerUDB:run_mode\,
		clk=>\Line_Timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\Line_Timer:TimerUDB:hwEnable_reg\);
\Line_Timer:TimerUDB:capture_out_reg_i\:cy_dff
	PORT MAP(d=>\Line_Timer:TimerUDB:capt_fifo_load\,
		clk=>\Line_Timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\Line_Timer:TimerUDB:capture_out_reg_i\);
\Line_Timer:TimerUDB:int_capt_count_1\:cy_dff
	PORT MAP(d=>\Line_Timer:TimerUDB:int_capt_count_1\\D\,
		clk=>\Line_Timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\Line_Timer:TimerUDB:int_capt_count_1\);
\Line_Timer:TimerUDB:int_capt_count_0\:cy_dff
	PORT MAP(d=>\Line_Timer:TimerUDB:int_capt_count_0\\D\,
		clk=>\Line_Timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\Line_Timer:TimerUDB:int_capt_count_0\);
\Line_Timer:TimerUDB:capt_int_temp\:cy_dff
	PORT MAP(d=>\Line_Timer:TimerUDB:capt_int_temp\\D\,
		clk=>\Line_Timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\Line_Timer:TimerUDB:capt_int_temp\);
\PWM_Steering:PWMUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\PWM_Steering:PWMUDB:tc_i\,
		clk=>\PWM_Steering:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Steering:PWMUDB:tc_reg_i\);
\PWM_Steering:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_Steering:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Steering:PWMUDB:prevCapture\);
\PWM_Steering:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_Steering:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Steering:PWMUDB:trig_last\);
\PWM_Steering:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\PWM_Steering:PWMUDB:ctrl_enable\,
		s=>zero,
		r=>zero,
		clk=>\PWM_Steering:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Steering:PWMUDB:runmode_enable\);
\PWM_Steering:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\PWM_Steering:PWMUDB:sc_kill_tmp\\D\,
		clk=>\PWM_Steering:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Steering:PWMUDB:sc_kill_tmp\);
\PWM_Steering:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__Hall_To_PSOC_net_0,
		s=>zero,
		r=>zero,
		clk=>\PWM_Steering:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Steering:PWMUDB:ltch_kill_reg\);
\PWM_Steering:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__Hall_To_PSOC_net_0,
		s=>zero,
		r=>zero,
		clk=>\PWM_Steering:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Steering:PWMUDB:min_kill_reg\);
\PWM_Steering:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\PWM_Steering:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_Steering:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Steering:PWMUDB:dith_count_1\);
\PWM_Steering:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\PWM_Steering:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_Steering:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Steering:PWMUDB:dith_count_0\);
\PWM_Steering:PWMUDB:pwm_reg_i\:cy_dff
	PORT MAP(d=>\PWM_Steering:PWMUDB:pwm_i\,
		clk=>\PWM_Steering:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_1884);
\PWM_Steering:PWMUDB:pwm1_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_Steering:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Steering:PWMUDB:pwm1_reg_i\);
\PWM_Steering:PWMUDB:pwm2_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_Steering:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Steering:PWMUDB:pwm2_reg_i\);
\PWM_Steering:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\PWM_Steering:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\PWM_Steering:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Steering:PWMUDB:status_0\);
\PWM_Steering:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\PWM_Steering:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Steering:PWMUDB:status_1\);
\PWM_Steering:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__Hall_To_PSOC_net_0,
		s=>zero,
		r=>zero,
		clk=>\PWM_Steering:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Steering:PWMUDB:final_kill_reg\);
\PWM_Steering:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\PWM_Steering:PWMUDB:compare1\,
		clk=>\PWM_Steering:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Steering:PWMUDB:prevCompare1\);

END R_T_L;
