Classic Timing Analyzer report for projet_VHDL
Fri Jun 10 17:40:30 2011
Quartus II 64-Bit Version 10.0 Build 218 06/27/2010 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Classic Timing Analyzer Deprecation
  3. Timing Analyzer Summary
  4. Timing Analyzer Settings
  5. Clock Settings Summary
  6. Parallel Compilation
  7. Clock Setup: 'CLK'
  8. tsu
  9. tco
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



---------------------------------------
; Classic Timing Analyzer Deprecation ;
---------------------------------------
Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                      ;
+------------------------------+-------+---------------+----------------------------------+--------------------------+----------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                     ; To                               ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+--------------------------+----------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 5.788 ns                         ; RX                       ; rs232in:inst|state.WAIT_StartBit ; --         ; CLK      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 10.466 ns                        ; rs232out:inst1|R_data[0] ; Tx                               ; CLK        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -4.225 ns                        ; RX                       ; rs232in:inst|R_sh[7]             ; --         ; CLK      ; 0            ;
; Clock Setup: 'CLK'           ; N/A   ; None          ; 259.40 MHz ( period = 3.855 ns ) ; PGCD:inst4|a_tmp[0]      ; PGCD:inst4|state.ST_SWAP_AB      ; CLK        ; CLK      ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                          ;                                  ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+--------------------------+----------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C70F896C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK'                                                                                                                                                                                                                                                          ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------+-----------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                        ; To                                ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------+-----------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 259.40 MHz ( period = 3.855 ns )                    ; PGCD:inst4|a_tmp[0]         ; PGCD:inst4|state.ST_SWAP_AB       ; CLK        ; CLK      ; None                        ; None                      ; 3.644 ns                ;
; N/A                                     ; 259.47 MHz ( period = 3.854 ns )                    ; PGCD:inst4|a_tmp[0]         ; PGCD:inst4|state.ST_DECR_B_FROM_A ; CLK        ; CLK      ; None                        ; None                      ; 3.643 ns                ;
; N/A                                     ; 261.10 MHz ( period = 3.830 ns )                    ; PGCD:inst4|b_tmp[0]         ; PGCD:inst4|state.ST_SWAP_AB       ; CLK        ; CLK      ; None                        ; None                      ; 3.618 ns                ;
; N/A                                     ; 261.16 MHz ( period = 3.829 ns )                    ; PGCD:inst4|b_tmp[0]         ; PGCD:inst4|state.ST_DECR_B_FROM_A ; CLK        ; CLK      ; None                        ; None                      ; 3.617 ns                ;
; N/A                                     ; 262.81 MHz ( period = 3.805 ns )                    ; PGCD:inst4|a_tmp[1]         ; PGCD:inst4|a_tmp[23]              ; CLK        ; CLK      ; None                        ; None                      ; 3.593 ns                ;
; N/A                                     ; 263.64 MHz ( period = 3.793 ns )                    ; PGCD:inst4|b_tmp[4]         ; PGCD:inst4|state.ST_SWAP_AB       ; CLK        ; CLK      ; None                        ; None                      ; 3.580 ns                ;
; N/A                                     ; 263.71 MHz ( period = 3.792 ns )                    ; PGCD:inst4|b_tmp[4]         ; PGCD:inst4|state.ST_DECR_B_FROM_A ; CLK        ; CLK      ; None                        ; None                      ; 3.579 ns                ;
; N/A                                     ; 264.20 MHz ( period = 3.785 ns )                    ; PGCD:inst4|a_tmp[1]         ; PGCD:inst4|state.ST_SWAP_AB       ; CLK        ; CLK      ; None                        ; None                      ; 3.574 ns                ;
; N/A                                     ; 264.27 MHz ( period = 3.784 ns )                    ; PGCD:inst4|a_tmp[1]         ; PGCD:inst4|state.ST_DECR_B_FROM_A ; CLK        ; CLK      ; None                        ; None                      ; 3.573 ns                ;
; N/A                                     ; 267.81 MHz ( period = 3.734 ns )                    ; PGCD:inst4|a_tmp[1]         ; PGCD:inst4|a_tmp[22]              ; CLK        ; CLK      ; None                        ; None                      ; 3.522 ns                ;
; N/A                                     ; 269.47 MHz ( period = 3.711 ns )                    ; PGCD:inst4|a_tmp[2]         ; PGCD:inst4|state.ST_SWAP_AB       ; CLK        ; CLK      ; None                        ; None                      ; 3.500 ns                ;
; N/A                                     ; 269.54 MHz ( period = 3.710 ns )                    ; PGCD:inst4|a_tmp[2]         ; PGCD:inst4|state.ST_DECR_B_FROM_A ; CLK        ; CLK      ; None                        ; None                      ; 3.499 ns                ;
; N/A                                     ; 270.20 MHz ( period = 3.701 ns )                    ; PGCD:inst4|b_tmp[5]         ; PGCD:inst4|state.ST_SWAP_AB       ; CLK        ; CLK      ; None                        ; None                      ; 3.486 ns                ;
; N/A                                     ; 270.27 MHz ( period = 3.700 ns )                    ; PGCD:inst4|b_tmp[5]         ; PGCD:inst4|state.ST_DECR_B_FROM_A ; CLK        ; CLK      ; None                        ; None                      ; 3.485 ns                ;
; N/A                                     ; 273.00 MHz ( period = 3.663 ns )                    ; PGCD:inst4|a_tmp[1]         ; PGCD:inst4|a_tmp[21]              ; CLK        ; CLK      ; None                        ; None                      ; 3.451 ns                ;
; N/A                                     ; 277.70 MHz ( period = 3.601 ns )                    ; PGCD:inst4|a_tmp[3]         ; PGCD:inst4|state.ST_SWAP_AB       ; CLK        ; CLK      ; None                        ; None                      ; 3.390 ns                ;
; N/A                                     ; 277.78 MHz ( period = 3.600 ns )                    ; PGCD:inst4|a_tmp[3]         ; PGCD:inst4|state.ST_DECR_B_FROM_A ; CLK        ; CLK      ; None                        ; None                      ; 3.389 ns                ;
; N/A                                     ; 278.40 MHz ( period = 3.592 ns )                    ; PGCD:inst4|a_tmp[1]         ; PGCD:inst4|a_tmp[20]              ; CLK        ; CLK      ; None                        ; None                      ; 3.380 ns                ;
; N/A                                     ; 281.93 MHz ( period = 3.547 ns )                    ; PGCD:inst4|b_tmp[1]         ; PGCD:inst4|state.ST_SWAP_AB       ; CLK        ; CLK      ; None                        ; None                      ; 3.335 ns                ;
; N/A                                     ; 282.01 MHz ( period = 3.546 ns )                    ; PGCD:inst4|b_tmp[1]         ; PGCD:inst4|state.ST_DECR_B_FROM_A ; CLK        ; CLK      ; None                        ; None                      ; 3.334 ns                ;
; N/A                                     ; 283.61 MHz ( period = 3.526 ns )                    ; PGCD:inst4|b_tmp[5]         ; PGCD:inst4|a_tmp[23]              ; CLK        ; CLK      ; None                        ; None                      ; 3.310 ns                ;
; N/A                                     ; 283.93 MHz ( period = 3.522 ns )                    ; PGCD:inst4|b_tmp[2]         ; PGCD:inst4|a_tmp[23]              ; CLK        ; CLK      ; None                        ; None                      ; 3.309 ns                ;
; N/A                                     ; 286.29 MHz ( period = 3.493 ns )                    ; PGCD:inst4|b_tmp[3]         ; PGCD:inst4|a_tmp[23]              ; CLK        ; CLK      ; None                        ; None                      ; 3.280 ns                ;
; N/A                                     ; 287.60 MHz ( period = 3.477 ns )                    ; PGCD:inst4|b_tmp[2]         ; PGCD:inst4|state.ST_SWAP_AB       ; CLK        ; CLK      ; None                        ; None                      ; 3.265 ns                ;
; N/A                                     ; 287.69 MHz ( period = 3.476 ns )                    ; PGCD:inst4|b_tmp[2]         ; PGCD:inst4|state.ST_DECR_B_FROM_A ; CLK        ; CLK      ; None                        ; None                      ; 3.264 ns                ;
; N/A                                     ; 289.02 MHz ( period = 3.460 ns )                    ; PGCD:inst4|b_tmp[0]         ; PGCD:inst4|a_tmp[23]              ; CLK        ; CLK      ; None                        ; None                      ; 3.247 ns                ;
; N/A                                     ; 289.44 MHz ( period = 3.455 ns )                    ; PGCD:inst4|b_tmp[5]         ; PGCD:inst4|a_tmp[22]              ; CLK        ; CLK      ; None                        ; None                      ; 3.239 ns                ;
; N/A                                     ; 289.77 MHz ( period = 3.451 ns )                    ; PGCD:inst4|b_tmp[2]         ; PGCD:inst4|a_tmp[22]              ; CLK        ; CLK      ; None                        ; None                      ; 3.238 ns                ;
; N/A                                     ; 290.70 MHz ( period = 3.440 ns )                    ; PGCD:inst4|a_tmp[4]         ; PGCD:inst4|state.ST_SWAP_AB       ; CLK        ; CLK      ; None                        ; None                      ; 3.229 ns                ;
; N/A                                     ; 290.78 MHz ( period = 3.439 ns )                    ; PGCD:inst4|a_tmp[4]         ; PGCD:inst4|state.ST_DECR_B_FROM_A ; CLK        ; CLK      ; None                        ; None                      ; 3.228 ns                ;
; N/A                                     ; 291.29 MHz ( period = 3.433 ns )                    ; PGCD:inst4|a_tmp[1]         ; PGCD:inst4|a_tmp[19]              ; CLK        ; CLK      ; None                        ; None                      ; 3.221 ns                ;
; N/A                                     ; 292.23 MHz ( period = 3.422 ns )                    ; PGCD:inst4|b_tmp[3]         ; PGCD:inst4|a_tmp[22]              ; CLK        ; CLK      ; None                        ; None                      ; 3.209 ns                ;
; N/A                                     ; 292.48 MHz ( period = 3.419 ns )                    ; PGCD:inst4|b_tmp[3]         ; PGCD:inst4|state.ST_SWAP_AB       ; CLK        ; CLK      ; None                        ; None                      ; 3.207 ns                ;
; N/A                                     ; 292.57 MHz ( period = 3.418 ns )                    ; PGCD:inst4|a_tmp[8]         ; PGCD:inst4|state.ST_SWAP_AB       ; CLK        ; CLK      ; None                        ; None                      ; 3.207 ns                ;
; N/A                                     ; 292.57 MHz ( period = 3.418 ns )                    ; PGCD:inst4|b_tmp[3]         ; PGCD:inst4|state.ST_DECR_B_FROM_A ; CLK        ; CLK      ; None                        ; None                      ; 3.206 ns                ;
; N/A                                     ; 292.65 MHz ( period = 3.417 ns )                    ; PGCD:inst4|a_tmp[8]         ; PGCD:inst4|state.ST_DECR_B_FROM_A ; CLK        ; CLK      ; None                        ; None                      ; 3.206 ns                ;
; N/A                                     ; 294.64 MHz ( period = 3.394 ns )                    ; PGCD:inst4|b_tmp[1]         ; PGCD:inst4|a_tmp[23]              ; CLK        ; CLK      ; None                        ; None                      ; 3.181 ns                ;
; N/A                                     ; 295.07 MHz ( period = 3.389 ns )                    ; PGCD:inst4|b_tmp[0]         ; PGCD:inst4|a_tmp[22]              ; CLK        ; CLK      ; None                        ; None                      ; 3.176 ns                ;
; N/A                                     ; 295.51 MHz ( period = 3.384 ns )                    ; PGCD:inst4|b_tmp[5]         ; PGCD:inst4|a_tmp[21]              ; CLK        ; CLK      ; None                        ; None                      ; 3.168 ns                ;
; N/A                                     ; 295.86 MHz ( period = 3.380 ns )                    ; PGCD:inst4|b_tmp[2]         ; PGCD:inst4|a_tmp[21]              ; CLK        ; CLK      ; None                        ; None                      ; 3.167 ns                ;
; N/A                                     ; 296.82 MHz ( period = 3.369 ns )                    ; PGCD:inst4|a_tmp[5]         ; PGCD:inst4|state.ST_SWAP_AB       ; CLK        ; CLK      ; None                        ; None                      ; 3.158 ns                ;
; N/A                                     ; 296.91 MHz ( period = 3.368 ns )                    ; PGCD:inst4|a_tmp[5]         ; PGCD:inst4|state.ST_DECR_B_FROM_A ; CLK        ; CLK      ; None                        ; None                      ; 3.157 ns                ;
; N/A                                     ; 297.44 MHz ( period = 3.362 ns )                    ; PGCD:inst4|a_tmp[1]         ; PGCD:inst4|a_tmp[18]              ; CLK        ; CLK      ; None                        ; None                      ; 3.150 ns                ;
; N/A                                     ; 298.42 MHz ( period = 3.351 ns )                    ; PGCD:inst4|b_tmp[3]         ; PGCD:inst4|a_tmp[21]              ; CLK        ; CLK      ; None                        ; None                      ; 3.138 ns                ;
; N/A                                     ; 298.78 MHz ( period = 3.347 ns )                    ; PGCD:inst4|b_tmp[10]        ; PGCD:inst4|state.ST_SWAP_AB       ; CLK        ; CLK      ; None                        ; None                      ; 3.134 ns                ;
; N/A                                     ; 298.78 MHz ( period = 3.347 ns )                    ; rs232in:inst|R_baud[9]      ; rs232in:inst|state.WAIT_StartBit  ; CLK        ; CLK      ; None                        ; None                      ; 3.164 ns                ;
; N/A                                     ; 298.86 MHz ( period = 3.346 ns )                    ; PGCD:inst4|b_tmp[10]        ; PGCD:inst4|state.ST_DECR_B_FROM_A ; CLK        ; CLK      ; None                        ; None                      ; 3.133 ns                ;
; N/A                                     ; 299.31 MHz ( period = 3.341 ns )                    ; PGCD:inst4|a_tmp[6]         ; PGCD:inst4|state.ST_SWAP_AB       ; CLK        ; CLK      ; None                        ; None                      ; 3.130 ns                ;
; N/A                                     ; 299.40 MHz ( period = 3.340 ns )                    ; PGCD:inst4|a_tmp[6]         ; PGCD:inst4|state.ST_DECR_B_FROM_A ; CLK        ; CLK      ; None                        ; None                      ; 3.129 ns                ;
; N/A                                     ; 300.93 MHz ( period = 3.323 ns )                    ; PGCD:inst4|b_tmp[1]         ; PGCD:inst4|a_tmp[22]              ; CLK        ; CLK      ; None                        ; None                      ; 3.110 ns                ;
; N/A                                     ; 301.30 MHz ( period = 3.319 ns )                    ; rs232in:inst|R_baud[8]      ; rs232in:inst|state.WAIT_StartBit  ; CLK        ; CLK      ; None                        ; None                      ; 3.136 ns                ;
; N/A                                     ; 301.39 MHz ( period = 3.318 ns )                    ; PGCD:inst4|b_tmp[0]         ; PGCD:inst4|a_tmp[21]              ; CLK        ; CLK      ; None                        ; None                      ; 3.105 ns                ;
; N/A                                     ; 301.57 MHz ( period = 3.316 ns )                    ; PGCD:inst4|b_tmp[4]         ; PGCD:inst4|a_tmp[23]              ; CLK        ; CLK      ; None                        ; None                      ; 3.102 ns                ;
; N/A                                     ; 301.84 MHz ( period = 3.313 ns )                    ; PGCD:inst4|b_tmp[5]         ; PGCD:inst4|a_tmp[20]              ; CLK        ; CLK      ; None                        ; None                      ; 3.097 ns                ;
; N/A                                     ; 302.21 MHz ( period = 3.309 ns )                    ; PGCD:inst4|b_tmp[2]         ; PGCD:inst4|a_tmp[20]              ; CLK        ; CLK      ; None                        ; None                      ; 3.096 ns                ;
; N/A                                     ; 302.85 MHz ( period = 3.302 ns )                    ; PGCD:inst4|a_tmp[9]         ; PGCD:inst4|state.ST_SWAP_AB       ; CLK        ; CLK      ; None                        ; None                      ; 3.091 ns                ;
; N/A                                     ; 302.94 MHz ( period = 3.301 ns )                    ; PGCD:inst4|a_tmp[9]         ; PGCD:inst4|state.ST_DECR_B_FROM_A ; CLK        ; CLK      ; None                        ; None                      ; 3.090 ns                ;
; N/A                                     ; 303.12 MHz ( period = 3.299 ns )                    ; PGCD:inst4|b_tmp[6]         ; PGCD:inst4|state.ST_SWAP_AB       ; CLK        ; CLK      ; None                        ; None                      ; 3.086 ns                ;
; N/A                                     ; 303.21 MHz ( period = 3.298 ns )                    ; PGCD:inst4|b_tmp[6]         ; PGCD:inst4|state.ST_DECR_B_FROM_A ; CLK        ; CLK      ; None                        ; None                      ; 3.085 ns                ;
; N/A                                     ; 303.86 MHz ( period = 3.291 ns )                    ; PGCD:inst4|a_tmp[1]         ; PGCD:inst4|a_tmp[17]              ; CLK        ; CLK      ; None                        ; None                      ; 3.079 ns                ;
; N/A                                     ; 303.95 MHz ( period = 3.290 ns )                    ; PGCD:inst4|state.ST_SWAP_AB ; PGCD:inst4|a_tmp[1]               ; CLK        ; CLK      ; None                        ; None                      ; 3.073 ns                ;
; N/A                                     ; 303.95 MHz ( period = 3.290 ns )                    ; PGCD:inst4|b_tmp[1]         ; PGCD:inst4|a_tmp[1]               ; CLK        ; CLK      ; None                        ; None                      ; 3.075 ns                ;
; N/A                                     ; 304.88 MHz ( period = 3.280 ns )                    ; PGCD:inst4|b_tmp[3]         ; PGCD:inst4|a_tmp[20]              ; CLK        ; CLK      ; None                        ; None                      ; 3.067 ns                ;
; N/A                                     ; 306.75 MHz ( period = 3.260 ns )                    ; PGCD:inst4|b_tmp[7]         ; PGCD:inst4|state.ST_SWAP_AB       ; CLK        ; CLK      ; None                        ; None                      ; 3.047 ns                ;
; N/A                                     ; 306.84 MHz ( period = 3.259 ns )                    ; PGCD:inst4|b_tmp[7]         ; PGCD:inst4|state.ST_DECR_B_FROM_A ; CLK        ; CLK      ; None                        ; None                      ; 3.046 ns                ;
; N/A                                     ; 307.50 MHz ( period = 3.252 ns )                    ; PGCD:inst4|b_tmp[1]         ; PGCD:inst4|a_tmp[21]              ; CLK        ; CLK      ; None                        ; None                      ; 3.039 ns                ;
; N/A                                     ; 307.98 MHz ( period = 3.247 ns )                    ; PGCD:inst4|b_tmp[0]         ; PGCD:inst4|a_tmp[20]              ; CLK        ; CLK      ; None                        ; None                      ; 3.034 ns                ;
; N/A                                     ; 308.17 MHz ( period = 3.245 ns )                    ; PGCD:inst4|b_tmp[4]         ; PGCD:inst4|a_tmp[22]              ; CLK        ; CLK      ; None                        ; None                      ; 3.031 ns                ;
; N/A                                     ; 309.12 MHz ( period = 3.235 ns )                    ; PGCD:inst4|a_tmp[7]         ; PGCD:inst4|state.ST_SWAP_AB       ; CLK        ; CLK      ; None                        ; None                      ; 3.024 ns                ;
; N/A                                     ; 309.21 MHz ( period = 3.234 ns )                    ; PGCD:inst4|a_tmp[7]         ; PGCD:inst4|state.ST_DECR_B_FROM_A ; CLK        ; CLK      ; None                        ; None                      ; 3.023 ns                ;
; N/A                                     ; 309.98 MHz ( period = 3.226 ns )                    ; PGCD:inst4|a_tmp[0]         ; PGCD:inst4|a_tmp[23]              ; CLK        ; CLK      ; None                        ; None                      ; 3.014 ns                ;
; N/A                                     ; 310.56 MHz ( period = 3.220 ns )                    ; PGCD:inst4|a_tmp[1]         ; PGCD:inst4|a_tmp[16]              ; CLK        ; CLK      ; None                        ; None                      ; 3.008 ns                ;
; N/A                                     ; 314.37 MHz ( period = 3.181 ns )                    ; PGCD:inst4|b_tmp[1]         ; PGCD:inst4|a_tmp[20]              ; CLK        ; CLK      ; None                        ; None                      ; 2.968 ns                ;
; N/A                                     ; 315.06 MHz ( period = 3.174 ns )                    ; rs232in:inst|R_baud[10]     ; rs232in:inst|state.WAIT_StartBit  ; CLK        ; CLK      ; None                        ; None                      ; 2.991 ns                ;
; N/A                                     ; 315.06 MHz ( period = 3.174 ns )                    ; PGCD:inst4|b_tmp[4]         ; PGCD:inst4|a_tmp[21]              ; CLK        ; CLK      ; None                        ; None                      ; 2.960 ns                ;
; N/A                                     ; 316.36 MHz ( period = 3.161 ns )                    ; PGCD:inst4|b_tmp[8]         ; PGCD:inst4|state.ST_SWAP_AB       ; CLK        ; CLK      ; None                        ; None                      ; 2.948 ns                ;
; N/A                                     ; 316.46 MHz ( period = 3.160 ns )                    ; PGCD:inst4|b_tmp[8]         ; PGCD:inst4|state.ST_DECR_B_FROM_A ; CLK        ; CLK      ; None                        ; None                      ; 2.947 ns                ;
; N/A                                     ; 316.96 MHz ( period = 3.155 ns )                    ; PGCD:inst4|b_tmp[6]         ; PGCD:inst4|a_tmp[23]              ; CLK        ; CLK      ; None                        ; None                      ; 2.941 ns                ;
; N/A                                     ; 316.96 MHz ( period = 3.155 ns )                    ; PGCD:inst4|a_tmp[0]         ; PGCD:inst4|a_tmp[22]              ; CLK        ; CLK      ; None                        ; None                      ; 2.943 ns                ;
; N/A                                     ; 317.06 MHz ( period = 3.154 ns )                    ; PGCD:inst4|b_tmp[5]         ; PGCD:inst4|a_tmp[19]              ; CLK        ; CLK      ; None                        ; None                      ; 2.938 ns                ;
; N/A                                     ; 317.46 MHz ( period = 3.150 ns )                    ; PGCD:inst4|b_tmp[2]         ; PGCD:inst4|a_tmp[19]              ; CLK        ; CLK      ; None                        ; None                      ; 2.937 ns                ;
; N/A                                     ; 317.56 MHz ( period = 3.149 ns )                    ; rs232in:inst|R_baud[0]      ; rs232in:inst|R_baud[10]           ; CLK        ; CLK      ; None                        ; None                      ; 2.929 ns                ;
; N/A                                     ; 317.56 MHz ( period = 3.149 ns )                    ; PGCD:inst4|a_tmp[1]         ; PGCD:inst4|a_tmp[15]              ; CLK        ; CLK      ; None                        ; None                      ; 2.937 ns                ;
; N/A                                     ; 319.39 MHz ( period = 3.131 ns )                    ; PGCD:inst4|b_tmp[9]         ; PGCD:inst4|state.ST_SWAP_AB       ; CLK        ; CLK      ; None                        ; None                      ; 2.918 ns                ;
; N/A                                     ; 319.49 MHz ( period = 3.130 ns )                    ; PGCD:inst4|b_tmp[9]         ; PGCD:inst4|state.ST_DECR_B_FROM_A ; CLK        ; CLK      ; None                        ; None                      ; 2.917 ns                ;
; N/A                                     ; 320.41 MHz ( period = 3.121 ns )                    ; PGCD:inst4|a_tmp[2]         ; PGCD:inst4|a_tmp[23]              ; CLK        ; CLK      ; None                        ; None                      ; 2.909 ns                ;
; N/A                                     ; 320.41 MHz ( period = 3.121 ns )                    ; PGCD:inst4|b_tmp[3]         ; PGCD:inst4|a_tmp[19]              ; CLK        ; CLK      ; None                        ; None                      ; 2.908 ns                ;
; N/A                                     ; 322.27 MHz ( period = 3.103 ns )                    ; PGCD:inst4|b_tmp[4]         ; PGCD:inst4|a_tmp[20]              ; CLK        ; CLK      ; None                        ; None                      ; 2.889 ns                ;
; N/A                                     ; 322.89 MHz ( period = 3.097 ns )                    ; rs232in:inst|R_baud[0]      ; rs232in:inst|R_baud[12]           ; CLK        ; CLK      ; None                        ; None                      ; 2.883 ns                ;
; N/A                                     ; 323.31 MHz ( period = 3.093 ns )                    ; rs232in:inst|R_baud[11]     ; rs232in:inst|state.WAIT_StartBit  ; CLK        ; CLK      ; None                        ; None                      ; 2.910 ns                ;
; N/A                                     ; 323.83 MHz ( period = 3.088 ns )                    ; PGCD:inst4|b_tmp[0]         ; PGCD:inst4|a_tmp[19]              ; CLK        ; CLK      ; None                        ; None                      ; 2.875 ns                ;
; N/A                                     ; 324.04 MHz ( period = 3.086 ns )                    ; PGCD:inst4|b_tmp[7]         ; PGCD:inst4|a_tmp[23]              ; CLK        ; CLK      ; None                        ; None                      ; 2.872 ns                ;
; N/A                                     ; 324.25 MHz ( period = 3.084 ns )                    ; PGCD:inst4|b_tmp[6]         ; PGCD:inst4|a_tmp[22]              ; CLK        ; CLK      ; None                        ; None                      ; 2.870 ns                ;
; N/A                                     ; 324.25 MHz ( period = 3.084 ns )                    ; PGCD:inst4|a_tmp[0]         ; PGCD:inst4|a_tmp[21]              ; CLK        ; CLK      ; None                        ; None                      ; 2.872 ns                ;
; N/A                                     ; 324.36 MHz ( period = 3.083 ns )                    ; PGCD:inst4|b_tmp[5]         ; PGCD:inst4|a_tmp[18]              ; CLK        ; CLK      ; None                        ; None                      ; 2.867 ns                ;
; N/A                                     ; 324.78 MHz ( period = 3.079 ns )                    ; rs232in:inst|R_baud[6]      ; rs232in:inst|state.WAIT_StartBit  ; CLK        ; CLK      ; None                        ; None                      ; 2.896 ns                ;
; N/A                                     ; 324.78 MHz ( period = 3.079 ns )                    ; PGCD:inst4|b_tmp[2]         ; PGCD:inst4|a_tmp[18]              ; CLK        ; CLK      ; None                        ; None                      ; 2.866 ns                ;
; N/A                                     ; 324.89 MHz ( period = 3.078 ns )                    ; PGCD:inst4|a_tmp[1]         ; PGCD:inst4|a_tmp[14]              ; CLK        ; CLK      ; None                        ; None                      ; 2.866 ns                ;
; N/A                                     ; 325.84 MHz ( period = 3.069 ns )                    ; PGCD:inst4|state.ST_READ_B  ; PGCD:inst4|R_Status[1]            ; CLK        ; CLK      ; None                        ; None                      ; 2.858 ns                ;
; N/A                                     ; 325.84 MHz ( period = 3.069 ns )                    ; PGCD:inst4|state.ST_READ_B  ; PGCD:inst4|R_INPUT[21]            ; CLK        ; CLK      ; None                        ; None                      ; 2.858 ns                ;
; N/A                                     ; 325.84 MHz ( period = 3.069 ns )                    ; PGCD:inst4|state.ST_READ_B  ; PGCD:inst4|R_INPUT[13]            ; CLK        ; CLK      ; None                        ; None                      ; 2.858 ns                ;
; N/A                                     ; 325.84 MHz ( period = 3.069 ns )                    ; PGCD:inst4|state.ST_READ_B  ; PGCD:inst4|R_INPUT[20]            ; CLK        ; CLK      ; None                        ; None                      ; 2.858 ns                ;
; N/A                                     ; 325.84 MHz ( period = 3.069 ns )                    ; PGCD:inst4|state.ST_READ_B  ; PGCD:inst4|R_INPUT[12]            ; CLK        ; CLK      ; None                        ; None                      ; 2.858 ns                ;
; N/A                                     ; 325.84 MHz ( period = 3.069 ns )                    ; PGCD:inst4|state.ST_READ_B  ; PGCD:inst4|R_Addr[1]              ; CLK        ; CLK      ; None                        ; None                      ; 2.858 ns                ;
; N/A                                     ; 325.84 MHz ( period = 3.069 ns )                    ; PGCD:inst4|state.ST_READ_B  ; PGCD:inst4|R_Addr[2]              ; CLK        ; CLK      ; None                        ; None                      ; 2.858 ns                ;
; N/A                                     ; 325.95 MHz ( period = 3.068 ns )                    ; PGCD:inst4|b_tmp[12]        ; PGCD:inst4|state.ST_SWAP_AB       ; CLK        ; CLK      ; None                        ; None                      ; 2.855 ns                ;
; N/A                                     ; 325.95 MHz ( period = 3.068 ns )                    ; rs232in:inst|R_baud[1]      ; rs232in:inst|R_baud[10]           ; CLK        ; CLK      ; None                        ; None                      ; 2.848 ns                ;
; N/A                                     ; 326.05 MHz ( period = 3.067 ns )                    ; PGCD:inst4|b_tmp[12]        ; PGCD:inst4|state.ST_DECR_B_FROM_A ; CLK        ; CLK      ; None                        ; None                      ; 2.854 ns                ;
; N/A                                     ; 327.01 MHz ( period = 3.058 ns )                    ; rs232in:inst|R_baud[9]      ; rs232in:inst|state.WAIT_1B        ; CLK        ; CLK      ; None                        ; None                      ; 2.875 ns                ;
; N/A                                     ; 327.01 MHz ( period = 3.058 ns )                    ; rs232in:inst|R_baud[9]      ; rs232in:inst|state.WAIT_FIN       ; CLK        ; CLK      ; None                        ; None                      ; 2.875 ns                ;
; N/A                                     ; 327.87 MHz ( period = 3.050 ns )                    ; PGCD:inst4|a_tmp[2]         ; PGCD:inst4|a_tmp[22]              ; CLK        ; CLK      ; None                        ; None                      ; 2.838 ns                ;
; N/A                                     ; 327.87 MHz ( period = 3.050 ns )                    ; PGCD:inst4|b_tmp[3]         ; PGCD:inst4|a_tmp[18]              ; CLK        ; CLK      ; None                        ; None                      ; 2.837 ns                ;
; N/A                                     ; 330.03 MHz ( period = 3.030 ns )                    ; rs232in:inst|R_baud[8]      ; rs232in:inst|state.WAIT_1B        ; CLK        ; CLK      ; None                        ; None                      ; 2.847 ns                ;
; N/A                                     ; 330.03 MHz ( period = 3.030 ns )                    ; rs232in:inst|R_baud[8]      ; rs232in:inst|state.WAIT_FIN       ; CLK        ; CLK      ; None                        ; None                      ; 2.847 ns                ;
; N/A                                     ; 330.58 MHz ( period = 3.025 ns )                    ; PGCD:inst4|a_tmp[3]         ; PGCD:inst4|a_tmp[23]              ; CLK        ; CLK      ; None                        ; None                      ; 2.813 ns                ;
; N/A                                     ; 330.91 MHz ( period = 3.022 ns )                    ; PGCD:inst4|a_tmp[10]        ; PGCD:inst4|state.ST_SWAP_AB       ; CLK        ; CLK      ; None                        ; None                      ; 2.811 ns                ;
; N/A                                     ; 330.91 MHz ( period = 3.022 ns )                    ; PGCD:inst4|b_tmp[1]         ; PGCD:inst4|a_tmp[19]              ; CLK        ; CLK      ; None                        ; None                      ; 2.809 ns                ;
; N/A                                     ; 331.02 MHz ( period = 3.021 ns )                    ; PGCD:inst4|a_tmp[10]        ; PGCD:inst4|state.ST_DECR_B_FROM_A ; CLK        ; CLK      ; None                        ; None                      ; 2.810 ns                ;
; N/A                                     ; 331.46 MHz ( period = 3.017 ns )                    ; PGCD:inst4|b_tmp[0]         ; PGCD:inst4|a_tmp[18]              ; CLK        ; CLK      ; None                        ; None                      ; 2.804 ns                ;
; N/A                                     ; 331.56 MHz ( period = 3.016 ns )                    ; rs232in:inst|R_baud[1]      ; rs232in:inst|R_baud[12]           ; CLK        ; CLK      ; None                        ; None                      ; 2.802 ns                ;
; N/A                                     ; 331.67 MHz ( period = 3.015 ns )                    ; PGCD:inst4|b_tmp[7]         ; PGCD:inst4|a_tmp[22]              ; CLK        ; CLK      ; None                        ; None                      ; 2.801 ns                ;
; N/A                                     ; 331.90 MHz ( period = 3.013 ns )                    ; PGCD:inst4|b_tmp[6]         ; PGCD:inst4|a_tmp[21]              ; CLK        ; CLK      ; None                        ; None                      ; 2.799 ns                ;
; N/A                                     ; 331.90 MHz ( period = 3.013 ns )                    ; PGCD:inst4|a_tmp[0]         ; PGCD:inst4|a_tmp[20]              ; CLK        ; CLK      ; None                        ; None                      ; 2.801 ns                ;
; N/A                                     ; 332.01 MHz ( period = 3.012 ns )                    ; PGCD:inst4|b_tmp[5]         ; PGCD:inst4|a_tmp[17]              ; CLK        ; CLK      ; None                        ; None                      ; 2.796 ns                ;
; N/A                                     ; 332.45 MHz ( period = 3.008 ns )                    ; PGCD:inst4|b_tmp[2]         ; PGCD:inst4|a_tmp[17]              ; CLK        ; CLK      ; None                        ; None                      ; 2.795 ns                ;
; N/A                                     ; 332.56 MHz ( period = 3.007 ns )                    ; PGCD:inst4|a_tmp[1]         ; PGCD:inst4|a_tmp[13]              ; CLK        ; CLK      ; None                        ; None                      ; 2.795 ns                ;
; N/A                                     ; 332.67 MHz ( period = 3.006 ns )                    ; rs232in:inst|R_baud[2]      ; rs232in:inst|R_baud[10]           ; CLK        ; CLK      ; None                        ; None                      ; 2.786 ns                ;
; N/A                                     ; 333.56 MHz ( period = 2.998 ns )                    ; rs232in:inst|R_baud[0]      ; rs232in:inst|R_baud[11]           ; CLK        ; CLK      ; None                        ; None                      ; 2.778 ns                ;
; N/A                                     ; 333.67 MHz ( period = 2.997 ns )                    ; PGCD:inst4|b_tmp[8]         ; PGCD:inst4|a_tmp[23]              ; CLK        ; CLK      ; None                        ; None                      ; 2.783 ns                ;
; N/A                                     ; 334.78 MHz ( period = 2.987 ns )                    ; PGCD:inst4|state.ST_READ    ; PGCD:inst4|R_Status[1]            ; CLK        ; CLK      ; None                        ; None                      ; 2.772 ns                ;
; N/A                                     ; 334.78 MHz ( period = 2.987 ns )                    ; PGCD:inst4|state.ST_READ    ; PGCD:inst4|R_INPUT[21]            ; CLK        ; CLK      ; None                        ; None                      ; 2.772 ns                ;
; N/A                                     ; 334.78 MHz ( period = 2.987 ns )                    ; PGCD:inst4|state.ST_READ    ; PGCD:inst4|R_INPUT[13]            ; CLK        ; CLK      ; None                        ; None                      ; 2.772 ns                ;
; N/A                                     ; 334.78 MHz ( period = 2.987 ns )                    ; PGCD:inst4|state.ST_READ    ; PGCD:inst4|R_INPUT[20]            ; CLK        ; CLK      ; None                        ; None                      ; 2.772 ns                ;
; N/A                                     ; 334.78 MHz ( period = 2.987 ns )                    ; PGCD:inst4|state.ST_READ    ; PGCD:inst4|R_INPUT[12]            ; CLK        ; CLK      ; None                        ; None                      ; 2.772 ns                ;
; N/A                                     ; 334.78 MHz ( period = 2.987 ns )                    ; PGCD:inst4|state.ST_READ    ; PGCD:inst4|R_Addr[1]              ; CLK        ; CLK      ; None                        ; None                      ; 2.772 ns                ;
; N/A                                     ; 334.78 MHz ( period = 2.987 ns )                    ; PGCD:inst4|state.ST_READ    ; PGCD:inst4|R_Addr[2]              ; CLK        ; CLK      ; None                        ; None                      ; 2.772 ns                ;
; N/A                                     ; 335.68 MHz ( period = 2.979 ns )                    ; PGCD:inst4|a_tmp[2]         ; PGCD:inst4|a_tmp[21]              ; CLK        ; CLK      ; None                        ; None                      ; 2.767 ns                ;
; N/A                                     ; 335.68 MHz ( period = 2.979 ns )                    ; PGCD:inst4|b_tmp[3]         ; PGCD:inst4|a_tmp[17]              ; CLK        ; CLK      ; None                        ; None                      ; 2.766 ns                ;
; N/A                                     ; 336.81 MHz ( period = 2.969 ns )                    ; PGCD:inst4|b_tmp[9]         ; PGCD:inst4|a_tmp[23]              ; CLK        ; CLK      ; None                        ; None                      ; 2.755 ns                ;
; N/A                                     ; 337.04 MHz ( period = 2.967 ns )                    ; rs232in:inst|R_baud[6]      ; rs232in:inst|R_baud[10]           ; CLK        ; CLK      ; None                        ; None                      ; 2.753 ns                ;
; N/A                                     ; 337.15 MHz ( period = 2.966 ns )                    ; PGCD:inst4|b_tmp[11]        ; PGCD:inst4|state.ST_SWAP_AB       ; CLK        ; CLK      ; None                        ; None                      ; 2.753 ns                ;
; N/A                                     ; 337.27 MHz ( period = 2.965 ns )                    ; PGCD:inst4|b_tmp[11]        ; PGCD:inst4|state.ST_DECR_B_FROM_A ; CLK        ; CLK      ; None                        ; None                      ; 2.752 ns                ;
; N/A                                     ; 338.07 MHz ( period = 2.958 ns )                    ; rs232in:inst|R_baud[6]      ; rs232in:inst|state.WAIT_1B        ; CLK        ; CLK      ; None                        ; None                      ; 2.775 ns                ;
; N/A                                     ; 338.07 MHz ( period = 2.958 ns )                    ; rs232in:inst|R_baud[6]      ; rs232in:inst|state.WAIT_FIN       ; CLK        ; CLK      ; None                        ; None                      ; 2.775 ns                ;
; N/A                                     ; 338.52 MHz ( period = 2.954 ns )                    ; PGCD:inst4|a_tmp[3]         ; PGCD:inst4|a_tmp[22]              ; CLK        ; CLK      ; None                        ; None                      ; 2.742 ns                ;
; N/A                                     ; 338.52 MHz ( period = 2.954 ns )                    ; rs232in:inst|R_baud[2]      ; rs232in:inst|R_baud[12]           ; CLK        ; CLK      ; None                        ; None                      ; 2.740 ns                ;
; N/A                                     ; 338.75 MHz ( period = 2.952 ns )                    ; PGCD:inst4|state.ST_SWAP_AB ; PGCD:inst4|a_tmp[11]              ; CLK        ; CLK      ; None                        ; None                      ; 2.735 ns                ;
; N/A                                     ; 338.75 MHz ( period = 2.952 ns )                    ; PGCD:inst4|state.ST_SWAP_AB ; PGCD:inst4|a_tmp[10]              ; CLK        ; CLK      ; None                        ; None                      ; 2.735 ns                ;
; N/A                                     ; 338.75 MHz ( period = 2.952 ns )                    ; PGCD:inst4|state.ST_SWAP_AB ; PGCD:inst4|a_tmp[9]               ; CLK        ; CLK      ; None                        ; None                      ; 2.735 ns                ;
; N/A                                     ; 338.75 MHz ( period = 2.952 ns )                    ; PGCD:inst4|state.ST_SWAP_AB ; PGCD:inst4|a_tmp[8]               ; CLK        ; CLK      ; None                        ; None                      ; 2.735 ns                ;
; N/A                                     ; 338.75 MHz ( period = 2.952 ns )                    ; PGCD:inst4|state.ST_SWAP_AB ; PGCD:inst4|a_tmp[7]               ; CLK        ; CLK      ; None                        ; None                      ; 2.735 ns                ;
; N/A                                     ; 338.75 MHz ( period = 2.952 ns )                    ; PGCD:inst4|state.ST_SWAP_AB ; PGCD:inst4|a_tmp[6]               ; CLK        ; CLK      ; None                        ; None                      ; 2.735 ns                ;
; N/A                                     ; 338.75 MHz ( period = 2.952 ns )                    ; PGCD:inst4|state.ST_SWAP_AB ; PGCD:inst4|a_tmp[5]               ; CLK        ; CLK      ; None                        ; None                      ; 2.735 ns                ;
; N/A                                     ; 338.75 MHz ( period = 2.952 ns )                    ; PGCD:inst4|state.ST_SWAP_AB ; PGCD:inst4|a_tmp[4]               ; CLK        ; CLK      ; None                        ; None                      ; 2.735 ns                ;
; N/A                                     ; 338.75 MHz ( period = 2.952 ns )                    ; PGCD:inst4|state.ST_SWAP_AB ; PGCD:inst4|a_tmp[3]               ; CLK        ; CLK      ; None                        ; None                      ; 2.735 ns                ;
; N/A                                     ; 338.75 MHz ( period = 2.952 ns )                    ; PGCD:inst4|state.ST_SWAP_AB ; PGCD:inst4|a_tmp[2]               ; CLK        ; CLK      ; None                        ; None                      ; 2.735 ns                ;
; N/A                                     ; 338.75 MHz ( period = 2.952 ns )                    ; PGCD:inst4|state.ST_SWAP_AB ; PGCD:inst4|a_tmp[0]               ; CLK        ; CLK      ; None                        ; None                      ; 2.735 ns                ;
; N/A                                     ; 338.87 MHz ( period = 2.951 ns )                    ; PGCD:inst4|a_tmp[11]        ; PGCD:inst4|state.ST_SWAP_AB       ; CLK        ; CLK      ; None                        ; None                      ; 2.740 ns                ;
; N/A                                     ; 338.87 MHz ( period = 2.951 ns )                    ; PGCD:inst4|b_tmp[1]         ; PGCD:inst4|a_tmp[18]              ; CLK        ; CLK      ; None                        ; None                      ; 2.738 ns                ;
; N/A                                     ; 338.98 MHz ( period = 2.950 ns )                    ; PGCD:inst4|a_tmp[11]        ; PGCD:inst4|state.ST_DECR_B_FROM_A ; CLK        ; CLK      ; None                        ; None                      ; 2.739 ns                ;
; N/A                                     ; 339.44 MHz ( period = 2.946 ns )                    ; PGCD:inst4|b_tmp[0]         ; PGCD:inst4|a_tmp[17]              ; CLK        ; CLK      ; None                        ; None                      ; 2.733 ns                ;
; N/A                                     ; 339.67 MHz ( period = 2.944 ns )                    ; PGCD:inst4|b_tmp[7]         ; PGCD:inst4|a_tmp[21]              ; CLK        ; CLK      ; None                        ; None                      ; 2.730 ns                ;
; N/A                                     ; 339.67 MHz ( period = 2.944 ns )                    ; rs232in:inst|R_baud[0]      ; rs232in:inst|R_baud[13]           ; CLK        ; CLK      ; None                        ; None                      ; 2.727 ns                ;
; N/A                                     ; 339.67 MHz ( period = 2.944 ns )                    ; PGCD:inst4|b_tmp[4]         ; PGCD:inst4|a_tmp[19]              ; CLK        ; CLK      ; None                        ; None                      ; 2.730 ns                ;
; N/A                                     ; 339.90 MHz ( period = 2.942 ns )                    ; PGCD:inst4|b_tmp[6]         ; PGCD:inst4|a_tmp[20]              ; CLK        ; CLK      ; None                        ; None                      ; 2.728 ns                ;
; N/A                                     ; 340.02 MHz ( period = 2.941 ns )                    ; PGCD:inst4|b_tmp[5]         ; PGCD:inst4|a_tmp[16]              ; CLK        ; CLK      ; None                        ; None                      ; 2.725 ns                ;
; N/A                                     ; 340.48 MHz ( period = 2.937 ns )                    ; rs232in:inst|R_baud[7]      ; rs232in:inst|state.WAIT_StartBit  ; CLK        ; CLK      ; None                        ; None                      ; 2.754 ns                ;
; N/A                                     ; 340.48 MHz ( period = 2.937 ns )                    ; PGCD:inst4|b_tmp[2]         ; PGCD:inst4|a_tmp[16]              ; CLK        ; CLK      ; None                        ; None                      ; 2.724 ns                ;
; N/A                                     ; 340.60 MHz ( period = 2.936 ns )                    ; PGCD:inst4|a_tmp[1]         ; PGCD:inst4|a_tmp[12]              ; CLK        ; CLK      ; None                        ; None                      ; 2.724 ns                ;
; N/A                                     ; 341.76 MHz ( period = 2.926 ns )                    ; PGCD:inst4|b_tmp[8]         ; PGCD:inst4|a_tmp[22]              ; CLK        ; CLK      ; None                        ; None                      ; 2.712 ns                ;
; N/A                                     ; 341.88 MHz ( period = 2.925 ns )                    ; PGCD:inst4|state.ST_SWAP_AB ; PGCD:inst4|a_tmp[23]              ; CLK        ; CLK      ; None                        ; None                      ; 2.710 ns                ;
; N/A                                     ; 341.88 MHz ( period = 2.925 ns )                    ; PGCD:inst4|state.ST_SWAP_AB ; PGCD:inst4|a_tmp[22]              ; CLK        ; CLK      ; None                        ; None                      ; 2.710 ns                ;
; N/A                                     ; 341.88 MHz ( period = 2.925 ns )                    ; PGCD:inst4|state.ST_SWAP_AB ; PGCD:inst4|a_tmp[21]              ; CLK        ; CLK      ; None                        ; None                      ; 2.710 ns                ;
; N/A                                     ; 341.88 MHz ( period = 2.925 ns )                    ; PGCD:inst4|state.ST_SWAP_AB ; PGCD:inst4|a_tmp[20]              ; CLK        ; CLK      ; None                        ; None                      ; 2.710 ns                ;
; N/A                                     ; 341.88 MHz ( period = 2.925 ns )                    ; PGCD:inst4|state.ST_SWAP_AB ; PGCD:inst4|a_tmp[19]              ; CLK        ; CLK      ; None                        ; None                      ; 2.710 ns                ;
; N/A                                     ; 341.88 MHz ( period = 2.925 ns )                    ; PGCD:inst4|state.ST_SWAP_AB ; PGCD:inst4|a_tmp[18]              ; CLK        ; CLK      ; None                        ; None                      ; 2.710 ns                ;
; N/A                                     ; 341.88 MHz ( period = 2.925 ns )                    ; PGCD:inst4|state.ST_SWAP_AB ; PGCD:inst4|a_tmp[17]              ; CLK        ; CLK      ; None                        ; None                      ; 2.710 ns                ;
; N/A                                     ; 341.88 MHz ( period = 2.925 ns )                    ; PGCD:inst4|state.ST_SWAP_AB ; PGCD:inst4|a_tmp[16]              ; CLK        ; CLK      ; None                        ; None                      ; 2.710 ns                ;
; N/A                                     ; 341.88 MHz ( period = 2.925 ns )                    ; PGCD:inst4|state.ST_SWAP_AB ; PGCD:inst4|a_tmp[15]              ; CLK        ; CLK      ; None                        ; None                      ; 2.710 ns                ;
; N/A                                     ; 341.88 MHz ( period = 2.925 ns )                    ; PGCD:inst4|state.ST_SWAP_AB ; PGCD:inst4|a_tmp[14]              ; CLK        ; CLK      ; None                        ; None                      ; 2.710 ns                ;
; N/A                                     ; 341.88 MHz ( period = 2.925 ns )                    ; PGCD:inst4|state.ST_SWAP_AB ; PGCD:inst4|a_tmp[13]              ; CLK        ; CLK      ; None                        ; None                      ; 2.710 ns                ;
; N/A                                     ; 341.88 MHz ( period = 2.925 ns )                    ; PGCD:inst4|state.ST_SWAP_AB ; PGCD:inst4|a_tmp[12]              ; CLK        ; CLK      ; None                        ; None                      ; 2.710 ns                ;
; N/A                                     ; 342.82 MHz ( period = 2.917 ns )                    ; rs232in:inst|R_baud[1]      ; rs232in:inst|R_baud[11]           ; CLK        ; CLK      ; None                        ; None                      ; 2.697 ns                ;
; N/A                                     ; 343.05 MHz ( period = 2.915 ns )                    ; PGCD:inst4|b_tmp[10]        ; PGCD:inst4|a_tmp[23]              ; CLK        ; CLK      ; None                        ; None                      ; 2.701 ns                ;
; N/A                                     ; 343.05 MHz ( period = 2.915 ns )                    ; rs232in:inst|R_baud[6]      ; rs232in:inst|R_baud[12]           ; CLK        ; CLK      ; None                        ; None                      ; 2.707 ns                ;
; N/A                                     ; 343.88 MHz ( period = 2.908 ns )                    ; PGCD:inst4|a_tmp[2]         ; PGCD:inst4|a_tmp[20]              ; CLK        ; CLK      ; None                        ; None                      ; 2.696 ns                ;
; N/A                                     ; 343.88 MHz ( period = 2.908 ns )                    ; PGCD:inst4|b_tmp[3]         ; PGCD:inst4|a_tmp[16]              ; CLK        ; CLK      ; None                        ; None                      ; 2.695 ns                ;
; N/A                                     ; 344.71 MHz ( period = 2.901 ns )                    ; PGCD:inst4|a_tmp[4]         ; PGCD:inst4|a_tmp[23]              ; CLK        ; CLK      ; None                        ; None                      ; 2.689 ns                ;
; N/A                                     ; 345.07 MHz ( period = 2.898 ns )                    ; PGCD:inst4|b_tmp[9]         ; PGCD:inst4|a_tmp[22]              ; CLK        ; CLK      ; None                        ; None                      ; 2.684 ns                ;
; N/A                                     ; 345.66 MHz ( period = 2.893 ns )                    ; rs232in:inst|R_baud[3]      ; rs232in:inst|R_baud[10]           ; CLK        ; CLK      ; None                        ; None                      ; 2.673 ns                ;
; N/A                                     ; 346.62 MHz ( period = 2.885 ns )                    ; rs232in:inst|R_baud[10]     ; rs232in:inst|state.WAIT_1B        ; CLK        ; CLK      ; None                        ; None                      ; 2.702 ns                ;
; N/A                                     ; 346.62 MHz ( period = 2.885 ns )                    ; rs232in:inst|R_baud[10]     ; rs232in:inst|state.WAIT_FIN       ; CLK        ; CLK      ; None                        ; None                      ; 2.702 ns                ;
; N/A                                     ; 346.86 MHz ( period = 2.883 ns )                    ; PGCD:inst4|a_tmp[3]         ; PGCD:inst4|a_tmp[21]              ; CLK        ; CLK      ; None                        ; None                      ; 2.671 ns                ;
; N/A                                     ; 347.22 MHz ( period = 2.880 ns )                    ; PGCD:inst4|b_tmp[1]         ; PGCD:inst4|a_tmp[17]              ; CLK        ; CLK      ; None                        ; None                      ; 2.667 ns                ;
; N/A                                     ; 347.83 MHz ( period = 2.875 ns )                    ; PGCD:inst4|b_tmp[0]         ; PGCD:inst4|a_tmp[16]              ; CLK        ; CLK      ; None                        ; None                      ; 2.662 ns                ;
; N/A                                     ; 348.07 MHz ( period = 2.873 ns )                    ; PGCD:inst4|b_tmp[7]         ; PGCD:inst4|a_tmp[20]              ; CLK        ; CLK      ; None                        ; None                      ; 2.659 ns                ;
; N/A                                     ; 348.07 MHz ( period = 2.873 ns )                    ; PGCD:inst4|b_tmp[4]         ; PGCD:inst4|a_tmp[18]              ; CLK        ; CLK      ; None                        ; None                      ; 2.659 ns                ;
; N/A                                     ; 348.31 MHz ( period = 2.871 ns )                    ; rs232in:inst|R_baud[9]      ; rs232in:inst|state.MainLoop       ; CLK        ; CLK      ; None                        ; None                      ; 2.657 ns                ;
; N/A                                     ; 348.43 MHz ( period = 2.870 ns )                    ; PGCD:inst4|b_tmp[5]         ; PGCD:inst4|a_tmp[15]              ; CLK        ; CLK      ; None                        ; None                      ; 2.654 ns                ;
; N/A                                     ; 348.92 MHz ( period = 2.866 ns )                    ; rs232in:inst|R_baud[4]      ; rs232in:inst|R_baud[10]           ; CLK        ; CLK      ; None                        ; None                      ; 2.646 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                             ;                                   ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------+-----------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------+
; tsu                                                                                    ;
+-------+--------------+------------+------+----------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To                               ; To Clock ;
+-------+--------------+------------+------+----------------------------------+----------+
; N/A   ; None         ; 5.788 ns   ; RX   ; rs232in:inst|state.WAIT_StartBit ; CLK      ;
; N/A   ; None         ; 5.313 ns   ; RX   ; rs232in:inst|state.WAIT_1P5B     ; CLK      ;
; N/A   ; None         ; 4.455 ns   ; RX   ; rs232in:inst|R_sh[7]             ; CLK      ;
+-------+--------------+------------+------+----------------------------------+----------+


+-----------------------------------------------------------------------------------+
; tco                                                                               ;
+-------+--------------+------------+---------------------------+------+------------+
; Slack ; Required tco ; Actual tco ; From                      ; To   ; From Clock ;
+-------+--------------+------------+---------------------------+------+------------+
; N/A   ; None         ; 10.466 ns  ; rs232out:inst1|R_data[0]  ; Tx   ; CLK        ;
; N/A   ; None         ; 10.204 ns  ; rs232out:inst1|state.W_ND ; Tx   ; CLK        ;
; N/A   ; None         ; 9.912 ns   ; busToRS232:inst2|R_32[30] ; D[6] ; CLK        ;
; N/A   ; None         ; 9.285 ns   ; busToRS232:inst2|R_32[29] ; D[5] ; CLK        ;
; N/A   ; None         ; 8.894 ns   ; busToRS232:inst2|R_32[24] ; D[0] ; CLK        ;
; N/A   ; None         ; 8.875 ns   ; busToRS232:inst2|R_32[25] ; D[1] ; CLK        ;
; N/A   ; None         ; 8.828 ns   ; busToRS232:inst2|R_32[27] ; D[3] ; CLK        ;
; N/A   ; None         ; 8.433 ns   ; busToRS232:inst2|R_32[26] ; D[2] ; CLK        ;
; N/A   ; None         ; 8.383 ns   ; busToRS232:inst2|R_32[31] ; D[7] ; CLK        ;
; N/A   ; None         ; 7.855 ns   ; busToRS232:inst2|R_32[28] ; D[4] ; CLK        ;
+-------+--------------+------------+---------------------------+------+------------+


+----------------------------------------------------------------------------------------------+
; th                                                                                           ;
+---------------+-------------+-----------+------+----------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To                               ; To Clock ;
+---------------+-------------+-----------+------+----------------------------------+----------+
; N/A           ; None        ; -4.225 ns ; RX   ; rs232in:inst|R_sh[7]             ; CLK      ;
; N/A           ; None        ; -5.083 ns ; RX   ; rs232in:inst|state.WAIT_1P5B     ; CLK      ;
; N/A           ; None        ; -5.558 ns ; RX   ; rs232in:inst|state.WAIT_StartBit ; CLK      ;
+---------------+-------------+-----------+------+----------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Classic Timing Analyzer
    Info: Version 10.0 Build 218 06/27/2010 SJ Web Edition
    Info: Processing started: Fri Jun 10 17:40:30 2011
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off projet_VHDL -c projet_VHDL --timing_analysis_only
Warning: Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents.
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK" is an undefined clock
Info: Clock "CLK" has Internal fmax of 259.4 MHz between source register "PGCD:inst4|a_tmp[0]" and destination register "PGCD:inst4|state.ST_SWAP_AB" (period= 3.855 ns)
    Info: + Longest register to register delay is 3.644 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X57_Y27_N9; Fanout = 4; REG Node = 'PGCD:inst4|a_tmp[0]'
        Info: 2: + IC(0.527 ns) + CELL(0.414 ns) = 0.941 ns; Loc. = LCCOMB_X58_Y27_N8; Fanout = 1; COMB Node = 'PGCD:inst4|LessThan0~1'
        Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 1.012 ns; Loc. = LCCOMB_X58_Y27_N10; Fanout = 1; COMB Node = 'PGCD:inst4|LessThan0~3'
        Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.083 ns; Loc. = LCCOMB_X58_Y27_N12; Fanout = 1; COMB Node = 'PGCD:inst4|LessThan0~5'
        Info: 5: + IC(0.000 ns) + CELL(0.159 ns) = 1.242 ns; Loc. = LCCOMB_X58_Y27_N14; Fanout = 1; COMB Node = 'PGCD:inst4|LessThan0~7'
        Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.313 ns; Loc. = LCCOMB_X58_Y27_N16; Fanout = 1; COMB Node = 'PGCD:inst4|LessThan0~9'
        Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.384 ns; Loc. = LCCOMB_X58_Y27_N18; Fanout = 1; COMB Node = 'PGCD:inst4|LessThan0~11'
        Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.455 ns; Loc. = LCCOMB_X58_Y27_N20; Fanout = 1; COMB Node = 'PGCD:inst4|LessThan0~13'
        Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 1.526 ns; Loc. = LCCOMB_X58_Y27_N22; Fanout = 1; COMB Node = 'PGCD:inst4|LessThan0~15'
        Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.597 ns; Loc. = LCCOMB_X58_Y27_N24; Fanout = 1; COMB Node = 'PGCD:inst4|LessThan0~17'
        Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.668 ns; Loc. = LCCOMB_X58_Y27_N26; Fanout = 1; COMB Node = 'PGCD:inst4|LessThan0~19'
        Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.739 ns; Loc. = LCCOMB_X58_Y27_N28; Fanout = 1; COMB Node = 'PGCD:inst4|LessThan0~21'
        Info: 13: + IC(0.000 ns) + CELL(0.146 ns) = 1.885 ns; Loc. = LCCOMB_X58_Y27_N30; Fanout = 1; COMB Node = 'PGCD:inst4|LessThan0~23'
        Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 1.956 ns; Loc. = LCCOMB_X58_Y26_N0; Fanout = 1; COMB Node = 'PGCD:inst4|LessThan0~25'
        Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 2.027 ns; Loc. = LCCOMB_X58_Y26_N2; Fanout = 1; COMB Node = 'PGCD:inst4|LessThan0~27'
        Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 2.098 ns; Loc. = LCCOMB_X58_Y26_N4; Fanout = 1; COMB Node = 'PGCD:inst4|LessThan0~29'
        Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 2.169 ns; Loc. = LCCOMB_X58_Y26_N6; Fanout = 1; COMB Node = 'PGCD:inst4|LessThan0~31'
        Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 2.240 ns; Loc. = LCCOMB_X58_Y26_N8; Fanout = 1; COMB Node = 'PGCD:inst4|LessThan0~33'
        Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 2.311 ns; Loc. = LCCOMB_X58_Y26_N10; Fanout = 1; COMB Node = 'PGCD:inst4|LessThan0~35'
        Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 2.382 ns; Loc. = LCCOMB_X58_Y26_N12; Fanout = 1; COMB Node = 'PGCD:inst4|LessThan0~37'
        Info: 21: + IC(0.000 ns) + CELL(0.159 ns) = 2.541 ns; Loc. = LCCOMB_X58_Y26_N14; Fanout = 1; COMB Node = 'PGCD:inst4|LessThan0~39'
        Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 2.612 ns; Loc. = LCCOMB_X58_Y26_N16; Fanout = 1; COMB Node = 'PGCD:inst4|LessThan0~41'
        Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 2.683 ns; Loc. = LCCOMB_X58_Y26_N18; Fanout = 1; COMB Node = 'PGCD:inst4|LessThan0~43'
        Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 2.754 ns; Loc. = LCCOMB_X58_Y26_N20; Fanout = 1; COMB Node = 'PGCD:inst4|LessThan0~45'
        Info: 25: + IC(0.000 ns) + CELL(0.410 ns) = 3.164 ns; Loc. = LCCOMB_X58_Y26_N22; Fanout = 2; COMB Node = 'PGCD:inst4|LessThan0~46'
        Info: 26: + IC(0.246 ns) + CELL(0.150 ns) = 3.560 ns; Loc. = LCCOMB_X58_Y26_N26; Fanout = 1; COMB Node = 'PGCD:inst4|Selector3~0'
        Info: 27: + IC(0.000 ns) + CELL(0.084 ns) = 3.644 ns; Loc. = LCFF_X58_Y26_N27; Fanout = 50; REG Node = 'PGCD:inst4|state.ST_SWAP_AB'
        Info: Total cell delay = 2.871 ns ( 78.79 % )
        Info: Total interconnect delay = 0.773 ns ( 21.21 % )
    Info: - Smallest clock skew is 0.003 ns
        Info: + Shortest clock path from clock "CLK" to destination register is 2.834 ns
            Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 1; CLK Node = 'CLK'
            Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 277; COMB Node = 'CLK~clkctrl'
            Info: 3: + IC(1.226 ns) + CELL(0.537 ns) = 2.834 ns; Loc. = LCFF_X58_Y26_N27; Fanout = 50; REG Node = 'PGCD:inst4|state.ST_SWAP_AB'
            Info: Total cell delay = 1.496 ns ( 52.79 % )
            Info: Total interconnect delay = 1.338 ns ( 47.21 % )
        Info: - Longest clock path from clock "CLK" to source register is 2.831 ns
            Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 1; CLK Node = 'CLK'
            Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 277; COMB Node = 'CLK~clkctrl'
            Info: 3: + IC(1.223 ns) + CELL(0.537 ns) = 2.831 ns; Loc. = LCFF_X57_Y27_N9; Fanout = 4; REG Node = 'PGCD:inst4|a_tmp[0]'
            Info: Total cell delay = 1.496 ns ( 52.84 % )
            Info: Total interconnect delay = 1.335 ns ( 47.16 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: tsu for register "rs232in:inst|state.WAIT_StartBit" (data pin = "RX", clock pin = "CLK") is 5.788 ns
    Info: + Longest pin to register delay is 8.655 ns
        Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_D21; Fanout = 3; PIN Node = 'RX'
        Info: 2: + IC(6.292 ns) + CELL(0.275 ns) = 7.407 ns; Loc. = LCCOMB_X52_Y21_N22; Fanout = 1; COMB Node = 'rs232in:inst|Selector0~0'
        Info: 3: + IC(1.014 ns) + CELL(0.150 ns) = 8.571 ns; Loc. = LCCOMB_X56_Y24_N20; Fanout = 1; COMB Node = 'rs232in:inst|Selector0~1'
        Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 8.655 ns; Loc. = LCFF_X56_Y24_N21; Fanout = 21; REG Node = 'rs232in:inst|state.WAIT_StartBit'
        Info: Total cell delay = 1.349 ns ( 15.59 % )
        Info: Total interconnect delay = 7.306 ns ( 84.41 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "CLK" to destination register is 2.831 ns
        Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 277; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(1.223 ns) + CELL(0.537 ns) = 2.831 ns; Loc. = LCFF_X56_Y24_N21; Fanout = 21; REG Node = 'rs232in:inst|state.WAIT_StartBit'
        Info: Total cell delay = 1.496 ns ( 52.84 % )
        Info: Total interconnect delay = 1.335 ns ( 47.16 % )
Info: tco from clock "CLK" to destination pin "Tx" through register "rs232out:inst1|R_data[0]" is 10.466 ns
    Info: + Longest clock path from clock "CLK" to source register is 2.847 ns
        Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 277; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(1.239 ns) + CELL(0.537 ns) = 2.847 ns; Loc. = LCFF_X65_Y24_N9; Fanout = 1; REG Node = 'rs232out:inst1|R_data[0]'
        Info: Total cell delay = 1.496 ns ( 52.55 % )
        Info: Total interconnect delay = 1.351 ns ( 47.45 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 7.369 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X65_Y24_N9; Fanout = 1; REG Node = 'rs232out:inst1|R_data[0]'
        Info: 2: + IC(0.750 ns) + CELL(0.438 ns) = 1.188 ns; Loc. = LCCOMB_X61_Y24_N8; Fanout = 1; COMB Node = 'rs232out:inst1|Tx~0'
        Info: 3: + IC(3.393 ns) + CELL(2.788 ns) = 7.369 ns; Loc. = PIN_E21; Fanout = 0; PIN Node = 'Tx'
        Info: Total cell delay = 3.226 ns ( 43.78 % )
        Info: Total interconnect delay = 4.143 ns ( 56.22 % )
Info: th for register "rs232in:inst|R_sh[7]" (data pin = "RX", clock pin = "CLK") is -4.225 ns
    Info: + Longest clock path from clock "CLK" to destination register is 2.836 ns
        Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 277; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(1.228 ns) + CELL(0.537 ns) = 2.836 ns; Loc. = LCFF_X58_Y25_N27; Fanout = 2; REG Node = 'rs232in:inst|R_sh[7]'
        Info: Total cell delay = 1.496 ns ( 52.75 % )
        Info: Total interconnect delay = 1.340 ns ( 47.25 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 7.327 ns
        Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_D21; Fanout = 3; PIN Node = 'RX'
        Info: 2: + IC(6.254 ns) + CELL(0.149 ns) = 7.243 ns; Loc. = LCCOMB_X58_Y25_N26; Fanout = 1; COMB Node = 'rs232in:inst|R_sh[7]~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 7.327 ns; Loc. = LCFF_X58_Y25_N27; Fanout = 2; REG Node = 'rs232in:inst|R_sh[7]'
        Info: Total cell delay = 1.073 ns ( 14.64 % )
        Info: Total interconnect delay = 6.254 ns ( 85.36 % )
Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 458 megabytes
    Info: Processing ended: Fri Jun 10 17:40:30 2011
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


