{F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Lab Exam/Lab Exam 4 - BCD/shifter.vhd} {1 {vcom -work work -2002 -explicit -stats=none {F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Lab Exam/Lab Exam 4 - BCD/shifter.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity my_shift
-- Compiling architecture a_my_shift of my_shift

} {} {}} {F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Lab Exam/Lab Exam 4 - BCD/bcd.vhd} {0 {vcom -work work -2002 -explicit -stats=none {F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Lab Exam/Lab Exam 4 - BCD/bcd.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity bcd
-- Compiling architecture a_bcd of bcd
** Error: F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Lab Exam/Lab Exam 4 - BCD/bcd.vhd(24): Illegal target for signal assignment.
** Error: F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Lab Exam/Lab Exam 4 - BCD/bcd.vhd(24): (vcom-1136) Unknown identifier "generated".
** Error: F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Lab Exam/Lab Exam 4 - BCD/bcd.vhd(30): Illegal target for signal assignment.
** Error: F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Lab Exam/Lab Exam 4 - BCD/bcd.vhd(30): (vcom-1136) Unknown identifier "generated".
** Error: F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Lab Exam/Lab Exam 4 - BCD/bcd.vhd(31): (vcom-1136) Unknown identifier "Valid".
** Error: F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Lab Exam/Lab Exam 4 - BCD/bcd.vhd(31): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
** Error: F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Lab Exam/Lab Exam 4 - BCD/bcd.vhd(34): Illegal target for signal assignment.
** Error: F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Lab Exam/Lab Exam 4 - BCD/bcd.vhd(34): (vcom-1136) Unknown identifier "generated".
** Error: F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Lab Exam/Lab Exam 4 - BCD/bcd.vhd(39): Illegal target for signal assignment.
** Error: F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Lab Exam/Lab Exam 4 - BCD/bcd.vhd(39): (vcom-1136) Unknown identifier "generated".
** Error: F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Lab Exam/Lab Exam 4 - BCD/bcd.vhd(41): (vcom-1136) Unknown identifier "S".
** Error: F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Lab Exam/Lab Exam 4 - BCD/bcd.vhd(47): Illegal target for signal assignment.
** Error: F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Lab Exam/Lab Exam 4 - BCD/bcd.vhd(47): (vcom-1136) Unknown identifier "generated".
** Error: F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Lab Exam/Lab Exam 4 - BCD/bcd.vhd(53): Illegal target for signal assignment.
** Error: F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Lab Exam/Lab Exam 4 - BCD/bcd.vhd(53): (vcom-1136) Unknown identifier "generated".
** Error: F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Lab Exam/Lab Exam 4 - BCD/bcd.vhd(58): Illegal target for signal assignment.
** Error: F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Lab Exam/Lab Exam 4 - BCD/bcd.vhd(58): (vcom-1136) Unknown identifier "generated".
** Note: F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Lab Exam/Lab Exam 4 - BCD/bcd.vhd(63): VHDL Compiler exiting

} {9.0 26.0} {}} {F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Lab Exam/Lab Exam 4 - BCD/my_nadder.vhd} {1 {vcom -work work -2002 -explicit -stats=none {F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Lab Exam/Lab Exam 4 - BCD/my_nadder.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity my_nadder
-- Compiling architecture a_my_adder of my_nadder

} {} {}}
