
---------- Begin Simulation Statistics ----------
final_tick                               155470611000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 333444                       # Simulator instruction rate (inst/s)
host_mem_usage                                 727984                       # Number of bytes of host memory used
host_op_rate                                   334109                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   299.90                       # Real time elapsed on the host
host_tick_rate                              518407005                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100199569                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.155471                       # Number of seconds simulated
sim_ticks                                155470611000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.569268                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2104043                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2113145                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             83520                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3635482                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                297                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             792                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              495                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4389732                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   66017                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          168                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100199569                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.554706                       # CPI: cycles per instruction
system.cpu.discardedOps                        196810                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42627826                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43484959                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11033395                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        23003583                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.643208                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        155470611                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46443154     46.35%     46.35% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.37% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                1      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::MemRead               42756988     42.67%     89.04% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10978706     10.96%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100199569                       # Class of committed instruction
system.cpu.tickCycles                       132467028                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       113777                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        293153                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           57                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       467941                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1397                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       938182                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1397                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 155470611000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              51106                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        65831                       # Transaction distribution
system.membus.trans_dist::CleanEvict            47941                       # Transaction distribution
system.membus.trans_dist::ReadExReq            128275                       # Transaction distribution
system.membus.trans_dist::ReadExResp           128275                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         51106                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       472534                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 472534                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     15693568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                15693568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            179381                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  179381    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              179381                       # Request fanout histogram
system.membus.respLayer1.occupancy          968414250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           556477000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.4                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 155470611000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            244108                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       477874                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          550                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          103591                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           226135                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          226135                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           806                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       243302                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2162                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1406263                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1408425                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        86784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     56414720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               56501504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          114076                       # Total snoops (count)
system.tol2bus.snoopTraffic                   4213184                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           584319                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002492                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.049856                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 582863     99.75%     99.75% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1456      0.25%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             584319                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1763368000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1408315995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2418000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 155470611000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  125                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               290732                       # number of demand (read+write) hits
system.l2.demand_hits::total                   290857                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 125                       # number of overall hits
system.l2.overall_hits::.cpu.data              290732                       # number of overall hits
system.l2.overall_hits::total                  290857                       # number of overall hits
system.l2.demand_misses::.cpu.inst                681                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             178705                       # number of demand (read+write) misses
system.l2.demand_misses::total                 179386                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               681                       # number of overall misses
system.l2.overall_misses::.cpu.data            178705                       # number of overall misses
system.l2.overall_misses::total                179386                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     67955000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  18369290000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      18437245000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     67955000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  18369290000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     18437245000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              806                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           469437                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               470243                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             806                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          469437                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              470243                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.844913                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.380679                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.381475                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.844913                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.380679                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.381475                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 99787.077827                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 102791.136230                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 102779.731975                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 99787.077827                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 102791.136230                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 102779.731975                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               65831                       # number of writebacks
system.l2.writebacks::total                     65831                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           681                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        178700                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            179381                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          681                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       178700                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           179381                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     54335000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  14794879000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  14849214000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     54335000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  14794879000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  14849214000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.844913                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.380669                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.381464                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.844913                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.380669                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.381464                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 79787.077827                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 82791.712367                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 82780.305607                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 79787.077827                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 82791.712367                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82780.305607                       # average overall mshr miss latency
system.l2.replacements                         114076                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       412043                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           412043                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       412043                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       412043                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          533                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              533                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          533                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          533                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         1093                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          1093                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             97860                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 97860                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          128275                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              128275                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  13440324000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   13440324000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        226135                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            226135                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.567250                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.567250                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 104777.423504                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 104777.423504                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       128275                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         128275                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  10874824000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10874824000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.567250                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.567250                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 84777.423504                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 84777.423504                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            125                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                125                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          681                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              681                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     67955000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     67955000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          806                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            806                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.844913                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.844913                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 99787.077827                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 99787.077827                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          681                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          681                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     54335000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     54335000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.844913                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.844913                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 79787.077827                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79787.077827                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        192872                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            192872                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        50430                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           50430                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   4928966000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   4928966000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       243302                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        243302                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.207273                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.207273                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 97738.766607                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 97738.766607                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        50425                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        50425                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   3920055000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3920055000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.207253                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.207253                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 77740.307387                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77740.307387                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 155470611000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 63843.830008                       # Cycle average of tags in use
system.l2.tags.total_refs                      937027                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    179612                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.216951                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     118.878563                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       135.509217                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     63589.442229                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001814                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002068                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.970298                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.974180                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         65536                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           45                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          551                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        64936                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3932112                       # Number of tag accesses
system.l2.tags.data_accesses                  3932112                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 155470611000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          43584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       11436800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           11480384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        43584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         43584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      4213184                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4213184                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             681                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          178700                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              179381                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        65831                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              65831                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            280336                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          73562456                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              73842792                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       280336                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           280336                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       27099553                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             27099553                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       27099553                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           280336                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         73562456                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            100942345                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     65831.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       681.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    178675.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.026829756500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3950                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3950                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              458052                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              61941                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      179381                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      65831                       # Number of write requests accepted
system.mem_ctrls.readBursts                    179381                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    65831                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     25                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             11391                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             11292                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             11141                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             11061                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             11027                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             11150                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             11317                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             11244                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11360                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             11307                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            11222                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            11305                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            11063                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            11097                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            11266                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            11113                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              4223                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4175                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4196                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4065                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4087                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3955                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4071                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4077                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4107                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4076                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4048                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4112                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4106                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             4122                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4223                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4172                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.73                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2262623500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  896780000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              5625548500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12615.27                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31365.27                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   124936                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   49715                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 69.66                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                75.52                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                179381                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                65831                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  132601                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   46255                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     294                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     206                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3906                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3991                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4013                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3977                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3975                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4045                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        70520                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    222.503460                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   124.376334                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   279.513304                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        45509     64.53%     64.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         5379      7.63%     72.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3649      5.17%     77.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1558      2.21%     79.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         8130     11.53%     91.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          754      1.07%     92.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          375      0.53%     92.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          315      0.45%     93.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         4851      6.88%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        70520                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3950                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      45.406329                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     27.618636                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    100.243331                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          3681     93.19%     93.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          257      6.51%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767           10      0.25%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            1      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3950                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3950                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.662025                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.634526                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.974193                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2657     67.27%     67.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               49      1.24%     68.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1194     30.23%     98.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               26      0.66%     99.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               20      0.51%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.10%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3950                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               11478784                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1600                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4212160                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                11480384                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4213184                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        73.83                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        27.09                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     73.84                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     27.10                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.79                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.58                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.21                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  155457196000                       # Total gap between requests
system.mem_ctrls.avgGap                     633970.59                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        43584                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     11435200                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      4212160                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 280335.940790764638                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 73552164.788237690926                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 27092966.142649300396                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          681                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       178700                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        65831                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     19370000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   5606178500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3639871373250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28443.47                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     31372.01                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  55291145.10                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    71.23                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            251106660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            133466355                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           640693620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          172082520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     12272516880.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      28536156810                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      35670266880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        77676289725                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        499.620406                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  92433286000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   5191420000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  57845905000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            252406140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            134157045                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           639908220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          171471780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     12272516880.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      28553267070                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      35655858240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        77679585375                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        499.641603                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  92393535250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   5191420000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  57885655750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    155470611000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 155470611000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     10197643                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10197643                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10197643                       # number of overall hits
system.cpu.icache.overall_hits::total        10197643                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          806                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            806                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          806                       # number of overall misses
system.cpu.icache.overall_misses::total           806                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     74664000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     74664000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     74664000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     74664000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10198449                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10198449                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10198449                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10198449                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000079                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000079                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000079                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000079                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 92635.235732                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 92635.235732                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 92635.235732                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 92635.235732                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          550                       # number of writebacks
system.cpu.icache.writebacks::total               550                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          806                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          806                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          806                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          806                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     73052000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     73052000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     73052000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     73052000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000079                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000079                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000079                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000079                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 90635.235732                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 90635.235732                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 90635.235732                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 90635.235732                       # average overall mshr miss latency
system.cpu.icache.replacements                    550                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10197643                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10197643                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          806                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           806                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     74664000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     74664000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10198449                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10198449                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000079                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000079                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 92635.235732                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 92635.235732                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          806                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          806                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     73052000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     73052000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000079                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000079                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 90635.235732                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 90635.235732                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 155470611000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           249.741510                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10198449                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               806                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          12653.162531                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   249.741510                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.975553                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.975553                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          256                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          20397704                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         20397704                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 155470611000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 155470611000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 155470611000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51640637                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51640637                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51641144                       # number of overall hits
system.cpu.dcache.overall_hits::total        51641144                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       513694                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         513694                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       521606                       # number of overall misses
system.cpu.dcache.overall_misses::total        521606                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  27766267000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  27766267000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  27766267000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  27766267000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52154331                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52154331                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52162750                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52162750                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.009849                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.009849                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.010000                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 54052.153617                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 54052.153617                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 53232.261515                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 53232.261515                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        76249                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              1887                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    40.407525                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       412043                       # number of writebacks
system.cpu.dcache.writebacks::total            412043                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        52168                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        52168                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        52168                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        52168                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       461526                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       461526                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       469433                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       469433                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  25221439000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  25221439000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  25887023999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  25887023999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.008849                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.008849                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.008999                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.008999                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 54647.926661                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 54647.926661                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 55145.300818                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 55145.300818                       # average overall mshr miss latency
system.cpu.dcache.replacements                 467389                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40940343                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40940343                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       235809                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        235809                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   9535276000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   9535276000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41176152                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41176152                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005727                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005727                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 40436.437965                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 40436.437965                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          418                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          418                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       235391                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       235391                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   9044020000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   9044020000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005717                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005717                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 38421.265044                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 38421.265044                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10700294                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10700294                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       277885                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       277885                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  18230991000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  18230991000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10978179                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10978179                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.025312                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.025312                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 65606.243590                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 65606.243590                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        51750                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        51750                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       226135                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       226135                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  16177419000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  16177419000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.020599                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.020599                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71538.766666                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71538.766666                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          507                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           507                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7912                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7912                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.939779                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.939779                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7907                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7907                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    665584999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    665584999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.939185                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.939185                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 84176.678766                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 84176.678766                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       311000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       311000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        77750                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        77750                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       303000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       303000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        75750                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        75750                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 155470611000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2022.470781                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52110653                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            469437                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            111.006702                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2022.470781                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.987535                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.987535                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           81                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          521                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1395                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           45                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         835074653                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        835074653                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 155470611000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 155470611000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
