#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x1476ae720 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1476acba0 .scope module, "tb_mlp_2layer" "tb_mlp_2layer" 3 12;
 .timescale -9 -12;
P_0x147610fe0 .param/l "CLK" 0 3 14, +C4<00000000000000000000000000001010>;
P_0x147611020 .param/l "OP_HALT" 1 3 70, C4<11111111>;
P_0x147611060 .param/l "OP_SYNC" 1 3 69, C4<00000100>;
P_0x1476110a0 .param/l "OP_TENSOR" 1 3 67, C4<00000001>;
P_0x1476110e0 .param/l "OP_VECTOR" 1 3 68, C4<00000010>;
P_0x147611120 .param/l "SRAM_WIDTH" 0 3 15, +C4<00000000000000000000000100000000>;
P_0x147611160 .param/l "SYNC_MXU" 1 3 75, C4<00000001>;
P_0x1476111a0 .param/l "SYNC_VPU" 1 3 76, C4<00000010>;
P_0x1476111e0 .param/l "VOP_ADD" 1 3 71, C4<00000001>;
P_0x147611220 .param/l "VOP_LOAD" 1 3 73, C4<00110000>;
P_0x147611260 .param/l "VOP_RELU" 1 3 72, C4<00010000>;
P_0x1476112a0 .param/l "VOP_STORE" 1 3 74, C4<00110001>;
L_0x14809aa88 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x600001497e70 .array "Y_expected", 15 0;
v0x600001497e70_0 .net/s v0x600001497e70 0, 31 0, L_0x14809aa88; 1 drivers
L_0x14809aad0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x600001497e70_1 .net/s v0x600001497e70 1, 31 0, L_0x14809aad0; 1 drivers
L_0x14809ab18 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x600001497e70_2 .net/s v0x600001497e70 2, 31 0, L_0x14809ab18; 1 drivers
L_0x14809ab60 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x600001497e70_3 .net/s v0x600001497e70 3, 31 0, L_0x14809ab60; 1 drivers
L_0x14809aba8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x600001497e70_4 .net/s v0x600001497e70 4, 31 0, L_0x14809aba8; 1 drivers
L_0x14809abf0 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x600001497e70_5 .net/s v0x600001497e70 5, 31 0, L_0x14809abf0; 1 drivers
L_0x14809ac38 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x600001497e70_6 .net/s v0x600001497e70 6, 31 0, L_0x14809ac38; 1 drivers
L_0x14809ac80 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x600001497e70_7 .net/s v0x600001497e70 7, 31 0, L_0x14809ac80; 1 drivers
L_0x14809acc8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x600001497e70_8 .net/s v0x600001497e70 8, 31 0, L_0x14809acc8; 1 drivers
L_0x14809ad10 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x600001497e70_9 .net/s v0x600001497e70 9, 31 0, L_0x14809ad10; 1 drivers
L_0x14809ad58 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x600001497e70_10 .net/s v0x600001497e70 10, 31 0, L_0x14809ad58; 1 drivers
L_0x14809ada0 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x600001497e70_11 .net/s v0x600001497e70 11, 31 0, L_0x14809ada0; 1 drivers
L_0x14809ade8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x600001497e70_12 .net/s v0x600001497e70 12, 31 0, L_0x14809ade8; 1 drivers
L_0x14809ae30 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x600001497e70_13 .net/s v0x600001497e70 13, 31 0, L_0x14809ae30; 1 drivers
L_0x14809ae78 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x600001497e70_14 .net/s v0x600001497e70 14, 31 0, L_0x14809ae78; 1 drivers
L_0x14809aec0 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x600001497e70_15 .net/s v0x600001497e70 15, 31 0, L_0x14809aec0; 1 drivers
v0x600001497f00_0 .var/s "actual", 31 0;
v0x600001498000_0 .net "axi_araddr", 39 0, L_0x600000dca370;  1 drivers
v0x600001498090_0 .net "axi_arlen", 7 0, L_0x600000dca3e0;  1 drivers
v0x600001498120_0 .var "axi_arready", 0 0;
v0x6000014981b0_0 .net "axi_arvalid", 0 0, L_0x600000dca4c0;  1 drivers
v0x600001498240_0 .net "axi_awaddr", 39 0, L_0x600000dca0d0;  1 drivers
v0x6000014982d0_0 .net "axi_awlen", 7 0, L_0x600000dca140;  1 drivers
v0x600001498360_0 .var "axi_awready", 0 0;
v0x6000014983f0_0 .net "axi_awvalid", 0 0, L_0x600000dca1b0;  1 drivers
L_0x14809a968 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600001498480_0 .net "axi_bready", 0 0, L_0x14809a968;  1 drivers
v0x600001498510_0 .var "axi_bresp", 1 0;
v0x6000014985a0_0 .var "axi_bvalid", 0 0;
v0x600001498630_0 .var "axi_rdata", 255 0;
v0x6000014986c0_0 .var "axi_rlast", 0 0;
v0x600001498750_0 .net "axi_rready", 0 0, L_0x600000dca530;  1 drivers
v0x6000014987e0_0 .var "axi_rvalid", 0 0;
v0x600001498870_0 .net "axi_wdata", 255 0, L_0x600000dca220;  1 drivers
v0x600001498900_0 .net "axi_wlast", 0 0, L_0x600000dca290;  1 drivers
v0x600001498990_0 .var "axi_wready", 0 0;
v0x600001498a20_0 .net "axi_wvalid", 0 0, L_0x600000dca300;  1 drivers
v0x600001498ab0_0 .var "clk", 0 0;
v0x600001498b40_0 .var/i "errors", 31 0;
v0x600001498bd0_0 .var/s "expected", 31 0;
v0x600001498c60_0 .var "global_sync_in", 0 0;
v0x600001498cf0_0 .var/i "i", 31 0;
v0x600001498d80_0 .var/i "j", 31 0;
v0x600001498e10_0 .var "noc_rx_addr", 19 0;
v0x600001498ea0_0 .var "noc_rx_data", 255 0;
v0x600001498f30_0 .var "noc_rx_is_instr", 0 0;
v0x600001498fc0_0 .net "noc_rx_ready", 0 0, L_0x6000017dee40;  1 drivers
v0x600001499050_0 .var "noc_rx_valid", 0 0;
L_0x14809a9f8 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000014990e0_0 .net "noc_tx_addr", 19 0, L_0x14809a9f8;  1 drivers
L_0x14809a9b0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001499170_0 .net "noc_tx_data", 255 0, L_0x14809a9b0;  1 drivers
v0x600001499200_0 .var "noc_tx_ready", 0 0;
L_0x14809aa40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001499290_0 .net "noc_tx_valid", 0 0, L_0x14809aa40;  1 drivers
v0x600001499320_0 .var "rst_n", 0 0;
v0x6000014993b0_0 .var "sync_grant", 0 0;
v0x600001499440_0 .net "sync_request", 0 0, L_0x600000dc6290;  1 drivers
v0x6000014994d0_0 .net "tpc_busy", 0 0, L_0x600000dc6450;  1 drivers
v0x600001499560_0 .net "tpc_done", 0 0, L_0x600000dc6300;  1 drivers
v0x6000014995f0_0 .net "tpc_error", 0 0, L_0x600000dc6220;  1 drivers
v0x600001499680_0 .var "tpc_start", 0 0;
v0x600001499710_0 .var "tpc_start_pc", 19 0;
E_0x60000338cbc0 .event negedge, v0x6000014f13b0_0;
S_0x1476ab280 .scope module, "dut" "tensor_processing_cluster" 3 50, 4 15 0, S_0x1476acba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "tpc_start";
    .port_info 3 /INPUT 20 "tpc_start_pc";
    .port_info 4 /OUTPUT 1 "tpc_busy";
    .port_info 5 /OUTPUT 1 "tpc_done";
    .port_info 6 /OUTPUT 1 "tpc_error";
    .port_info 7 /INPUT 1 "global_sync_in";
    .port_info 8 /OUTPUT 1 "sync_request";
    .port_info 9 /INPUT 1 "sync_grant";
    .port_info 10 /INPUT 256 "noc_rx_data";
    .port_info 11 /INPUT 20 "noc_rx_addr";
    .port_info 12 /INPUT 1 "noc_rx_valid";
    .port_info 13 /OUTPUT 1 "noc_rx_ready";
    .port_info 14 /INPUT 1 "noc_rx_is_instr";
    .port_info 15 /OUTPUT 256 "noc_tx_data";
    .port_info 16 /OUTPUT 20 "noc_tx_addr";
    .port_info 17 /OUTPUT 1 "noc_tx_valid";
    .port_info 18 /INPUT 1 "noc_tx_ready";
    .port_info 19 /OUTPUT 40 "axi_awaddr";
    .port_info 20 /OUTPUT 8 "axi_awlen";
    .port_info 21 /OUTPUT 1 "axi_awvalid";
    .port_info 22 /INPUT 1 "axi_awready";
    .port_info 23 /OUTPUT 256 "axi_wdata";
    .port_info 24 /OUTPUT 1 "axi_wlast";
    .port_info 25 /OUTPUT 1 "axi_wvalid";
    .port_info 26 /INPUT 1 "axi_wready";
    .port_info 27 /INPUT 2 "axi_bresp";
    .port_info 28 /INPUT 1 "axi_bvalid";
    .port_info 29 /OUTPUT 1 "axi_bready";
    .port_info 30 /OUTPUT 40 "axi_araddr";
    .port_info 31 /OUTPUT 8 "axi_arlen";
    .port_info 32 /OUTPUT 1 "axi_arvalid";
    .port_info 33 /INPUT 1 "axi_arready";
    .port_info 34 /INPUT 256 "axi_rdata";
    .port_info 35 /INPUT 1 "axi_rlast";
    .port_info 36 /INPUT 1 "axi_rvalid";
    .port_info 37 /OUTPUT 1 "axi_rready";
P_0x147811400 .param/l "ACC_WIDTH" 0 4 19, +C4<00000000000000000000000000100000>;
P_0x147811440 .param/l "ARRAY_SIZE" 0 4 17, +C4<00000000000000000000000000000100>;
P_0x147811480 .param/l "DATA_WIDTH" 0 4 18, +C4<00000000000000000000000000001000>;
P_0x1478114c0 .param/l "EXT_ADDR_W" 0 4 32, +C4<00000000000000000000000000101000>;
P_0x147811500 .param/l "EXT_DATA_W" 0 4 33, +C4<00000000000000000000000100000000>;
P_0x147811540 .param/l "MXU_COMPUTE" 1 4 250, C4<010>;
P_0x147811580 .param/l "MXU_DONE" 1 4 252, C4<100>;
P_0x1478115c0 .param/l "MXU_DRAIN" 1 4 251, C4<011>;
P_0x147811600 .param/l "MXU_IDLE" 1 4 248, C4<000>;
P_0x147811640 .param/l "MXU_LOAD_W" 1 4 249, C4<001>;
P_0x147811680 .param/l "SRAM_ADDR_W" 0 4 29, +C4<00000000000000000000000000010100>;
P_0x1478116c0 .param/l "SRAM_BANKS" 0 4 26, +C4<00000000000000000000000000000100>;
P_0x147811700 .param/l "SRAM_DEPTH" 0 4 27, +C4<00000000000000000000000100000000>;
P_0x147811740 .param/l "SRAM_WIDTH" 0 4 28, +C4<00000000000000000000000100000000>;
P_0x147811780 .param/l "TPC_ID" 0 4 36, +C4<00000000000000000000000000000000>;
P_0x1478117c0 .param/l "VPU_DATA_W" 0 4 23, +C4<00000000000000000000000000010000>;
P_0x147811800 .param/l "VPU_LANES" 0 4 22, +C4<00000000000000000000000000010000>;
L_0x600000dc71e0 .functor BUFZ 1, v0x6000014955f0_0, C4<0>, C4<0>, C4<0>;
L_0x600000dc99d0 .functor OR 1, L_0x6000017dbca0, L_0x6000017dbe80, C4<0>, C4<0>;
L_0x600000dc9a40 .functor AND 1, L_0x600000dc9960, L_0x600000dc99d0, C4<1>, C4<1>;
L_0x600000dc9ab0 .functor BUFZ 1, v0x600001496640_0, C4<0>, C4<0>, C4<0>;
L_0x600000dc9b20 .functor BUFZ 1, v0x600001496130_0, C4<0>, C4<0>, C4<0>;
L_0x600000dca6f0 .functor AND 1, v0x600001499050_0, L_0x6000017dee40, C4<1>, C4<1>;
L_0x600000dca760 .functor AND 1, L_0x600000dca6f0, L_0x6000017deee0, C4<1>, C4<1>;
v0x600001493570_0 .net *"_ivl_24", 19 0, L_0x6000017db5c0;  1 drivers
L_0x14809a530 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600001493600_0 .net *"_ivl_27", 3 0, L_0x14809a530;  1 drivers
v0x600001493690_0 .net *"_ivl_28", 19 0, L_0x6000017db660;  1 drivers
L_0x14809a578 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001493720_0 .net *"_ivl_31", 14 0, L_0x14809a578;  1 drivers
L_0x14809a5c0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x6000014937b0_0 .net/2u *"_ivl_34", 2 0, L_0x14809a5c0;  1 drivers
v0x600001493840_0 .net *"_ivl_38", 19 0, L_0x6000017db840;  1 drivers
L_0x14809a608 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000014938d0_0 .net *"_ivl_41", 3 0, L_0x14809a608;  1 drivers
v0x600001493960_0 .net *"_ivl_42", 19 0, L_0x6000017db8e0;  1 drivers
L_0x14809a650 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000014939f0_0 .net *"_ivl_45", 3 0, L_0x14809a650;  1 drivers
L_0x14809a698 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001493a80_0 .net/2u *"_ivl_48", 2 0, L_0x14809a698;  1 drivers
v0x600001493b10_0 .net *"_ivl_52", 19 0, L_0x6000017dbac0;  1 drivers
L_0x14809a6e0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600001493ba0_0 .net *"_ivl_55", 3 0, L_0x14809a6e0;  1 drivers
v0x600001493c30_0 .net *"_ivl_56", 19 0, L_0x6000017dbb60;  1 drivers
L_0x14809a728 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600001493cc0_0 .net *"_ivl_59", 3 0, L_0x14809a728;  1 drivers
L_0x14809a770 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x600001493d50_0 .net *"_ivl_63", 127 0, L_0x14809a770;  1 drivers
v0x600001493de0_0 .net *"_ivl_65", 127 0, L_0x6000017dbd40;  1 drivers
L_0x14809a7b8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001493e70_0 .net/2u *"_ivl_68", 2 0, L_0x14809a7b8;  1 drivers
v0x600001493f00_0 .net *"_ivl_70", 0 0, L_0x6000017dbca0;  1 drivers
L_0x14809a800 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x600001494000_0 .net/2u *"_ivl_72", 2 0, L_0x14809a800;  1 drivers
v0x600001494090_0 .net *"_ivl_74", 0 0, L_0x6000017dbe80;  1 drivers
v0x600001494120_0 .net *"_ivl_77", 0 0, L_0x600000dc99d0;  1 drivers
v0x6000014941b0_0 .net *"_ivl_87", 0 0, L_0x600000dca6f0;  1 drivers
v0x600001494240_0 .net *"_ivl_89", 0 0, L_0x6000017deee0;  1 drivers
v0x6000014942d0_0 .var "act_data_d", 31 0;
v0x600001494360_0 .var "act_valid_d", 0 0;
v0x6000014943f0_0 .var "act_valid_d2", 0 0;
v0x600001494480_0 .net "axi_araddr", 39 0, L_0x600000dca370;  alias, 1 drivers
v0x600001494510_0 .net "axi_arlen", 7 0, L_0x600000dca3e0;  alias, 1 drivers
v0x6000014945a0_0 .net "axi_arready", 0 0, v0x600001498120_0;  1 drivers
v0x600001494630_0 .net "axi_arvalid", 0 0, L_0x600000dca4c0;  alias, 1 drivers
v0x6000014946c0_0 .net "axi_awaddr", 39 0, L_0x600000dca0d0;  alias, 1 drivers
v0x600001494750_0 .net "axi_awlen", 7 0, L_0x600000dca140;  alias, 1 drivers
v0x6000014947e0_0 .net "axi_awready", 0 0, v0x600001498360_0;  1 drivers
v0x600001494870_0 .net "axi_awvalid", 0 0, L_0x600000dca1b0;  alias, 1 drivers
v0x600001494900_0 .net "axi_bready", 0 0, L_0x14809a968;  alias, 1 drivers
v0x600001494990_0 .net "axi_bresp", 1 0, v0x600001498510_0;  1 drivers
v0x600001494a20_0 .net "axi_bvalid", 0 0, v0x6000014985a0_0;  1 drivers
v0x600001494ab0_0 .net "axi_rdata", 255 0, v0x600001498630_0;  1 drivers
v0x600001494b40_0 .net "axi_rlast", 0 0, v0x6000014986c0_0;  1 drivers
v0x600001494bd0_0 .net "axi_rready", 0 0, L_0x600000dca530;  alias, 1 drivers
v0x600001494c60_0 .net "axi_rvalid", 0 0, v0x6000014987e0_0;  1 drivers
v0x600001494cf0_0 .net "axi_wdata", 255 0, L_0x600000dca220;  alias, 1 drivers
v0x600001494d80_0 .net "axi_wlast", 0 0, L_0x600000dca290;  alias, 1 drivers
v0x600001494e10_0 .net "axi_wready", 0 0, v0x600001498990_0;  1 drivers
v0x600001494ea0_0 .net "axi_wvalid", 0 0, L_0x600000dca300;  alias, 1 drivers
v0x600001494f30_0 .net "clk", 0 0, v0x600001498ab0_0;  1 drivers
v0x600001494fc0_0 .net "dma_lcp_done", 0 0, L_0x600000dc9ea0;  1 drivers
v0x600001495050_0 .net "dma_lcp_ready", 0 0, L_0x6000017ddf40;  1 drivers
v0x6000014950e0_0 .net "dma_sram_addr", 19 0, v0x6000014f2130_0;  1 drivers
v0x600001495170_0 .net "dma_sram_rdata", 255 0, L_0x600000dca680;  1 drivers
v0x600001495200_0 .net "dma_sram_re", 0 0, L_0x600000dca060;  1 drivers
v0x600001495290_0 .net "dma_sram_ready", 0 0, L_0x6000017deda0;  1 drivers
v0x600001495320_0 .net "dma_sram_wdata", 255 0, L_0x600000dc9f80;  1 drivers
v0x6000014953b0_0 .net "dma_sram_we", 0 0, L_0x600000dc9ff0;  1 drivers
v0x600001495440_0 .net "global_sync_in", 0 0, v0x600001498c60_0;  1 drivers
v0x6000014954d0 .array "instr_mem", 4095 0, 127 0;
v0x600001495560_0 .var "instr_rdata_reg", 127 0;
v0x6000014955f0_0 .var "instr_valid_reg", 0 0;
v0x600001495680_0 .net "lcp_dma_cmd", 127 0, v0x6000014f3c30_0;  1 drivers
v0x600001495710_0 .net "lcp_dma_valid", 0 0, L_0x600000dc6530;  1 drivers
v0x6000014957a0_0 .net "lcp_imem_addr", 19 0, L_0x600000dc6fb0;  1 drivers
v0x600001495830_0 .net "lcp_imem_data", 127 0, v0x600001495560_0;  1 drivers
v0x6000014958c0_0 .net "lcp_imem_re", 0 0, L_0x600000dc7020;  1 drivers
v0x600001495950_0 .net "lcp_imem_valid", 0 0, L_0x600000dc71e0;  1 drivers
v0x6000014959e0_0 .net "lcp_mxu_cmd", 127 0, v0x6000014f4870_0;  1 drivers
v0x600001495a70_0 .net "lcp_mxu_valid", 0 0, L_0x600000dc67d0;  1 drivers
v0x600001495b00_0 .net "lcp_vpu_cmd", 127 0, v0x6000014f5440_0;  1 drivers
v0x600001495b90_0 .net "lcp_vpu_valid", 0 0, L_0x600000dc6610;  1 drivers
v0x600001495c20_0 .net "mxu_a_addr", 19 0, L_0x6000017db980;  1 drivers
v0x600001495cb0_0 .net "mxu_a_rdata", 255 0, L_0x600000dca5a0;  1 drivers
v0x600001495d40_0 .net "mxu_a_re", 0 0, L_0x6000017dba20;  1 drivers
v0x600001495dd0_0 .net "mxu_a_ready", 0 0, L_0x6000017dec60;  1 drivers
v0x600001495e60_0 .net "mxu_cfg_k", 15 0, L_0x6000017d5900;  1 drivers
v0x600001495ef0_0 .net "mxu_cfg_m", 15 0, L_0x6000017d57c0;  1 drivers
v0x600001495f80_0 .net "mxu_cfg_n", 15 0, L_0x6000017d5860;  1 drivers
v0x600001496010_0 .var "mxu_col_cnt", 4 0;
v0x6000014960a0_0 .var "mxu_cycle_cnt", 15 0;
v0x600001496130_0 .var "mxu_done_reg", 0 0;
v0x6000014961c0_0 .net "mxu_dst_addr", 15 0, L_0x6000017d55e0;  1 drivers
v0x600001496250_0 .net "mxu_lcp_done", 0 0, L_0x600000dc9b20;  1 drivers
v0x6000014962e0_0 .net "mxu_lcp_ready", 0 0, L_0x600000dc9ab0;  1 drivers
v0x600001496370_0 .net "mxu_o_addr", 19 0, L_0x6000017dbc00;  1 drivers
v0x600001496400_0 .net "mxu_o_ready", 0 0, L_0x6000017ded00;  1 drivers
v0x600001496490_0 .net "mxu_o_wdata", 255 0, L_0x6000017dbde0;  1 drivers
v0x600001496520_0 .net "mxu_o_we", 0 0, L_0x600000dc9a40;  1 drivers
v0x6000014965b0_0 .var "mxu_out_cnt", 15 0;
v0x600001496640_0 .var "mxu_ready_reg", 0 0;
v0x6000014966d0_0 .net "mxu_src0_addr", 15 0, L_0x6000017d5680;  1 drivers
v0x600001496760_0 .net "mxu_src1_addr", 15 0, L_0x6000017d5720;  1 drivers
v0x6000014967f0_0 .var "mxu_start_array", 0 0;
v0x600001496880_0 .var "mxu_start_array_d", 0 0;
v0x600001496910_0 .var "mxu_state", 2 0;
v0x6000014969a0_0 .net "mxu_subop", 7 0, L_0x6000017d5540;  1 drivers
v0x600001496a30_0 .net "mxu_w_addr", 19 0, L_0x6000017db700;  1 drivers
v0x600001496ac0_0 .net "mxu_w_rdata", 255 0, v0x600001490b40_0;  1 drivers
v0x600001496b50_0 .net "mxu_w_re", 0 0, L_0x6000017db7a0;  1 drivers
v0x600001496be0_0 .net "mxu_w_ready", 0 0, L_0x6000017deb20;  1 drivers
v0x600001496c70_0 .net "noc_data_write", 0 0, L_0x600000dca760;  1 drivers
v0x600001496d00_0 .net "noc_rx_addr", 19 0, v0x600001498e10_0;  1 drivers
v0x600001496d90_0 .net "noc_rx_data", 255 0, v0x600001498ea0_0;  1 drivers
v0x600001496e20_0 .net "noc_rx_is_instr", 0 0, v0x600001498f30_0;  1 drivers
v0x600001496eb0_0 .net "noc_rx_ready", 0 0, L_0x6000017dee40;  alias, 1 drivers
v0x600001496f40_0 .net "noc_rx_valid", 0 0, v0x600001499050_0;  1 drivers
v0x600001496fd0_0 .net "noc_tx_addr", 19 0, L_0x14809a9f8;  alias, 1 drivers
v0x600001497060_0 .net "noc_tx_data", 255 0, L_0x14809a9b0;  alias, 1 drivers
v0x6000014970f0_0 .net "noc_tx_ready", 0 0, v0x600001499200_0;  1 drivers
v0x600001497180_0 .net "noc_tx_valid", 0 0, L_0x14809aa40;  alias, 1 drivers
v0x600001497210_0 .net "rst_n", 0 0, v0x600001499320_0;  1 drivers
v0x6000014972a0_0 .net "sync_grant", 0 0, v0x6000014993b0_0;  1 drivers
v0x600001497330_0 .net "sync_request", 0 0, L_0x600000dc6290;  alias, 1 drivers
v0x6000014973c0_0 .net "systolic_busy", 0 0, L_0x600000dc9880;  1 drivers
v0x600001497450_0 .net "systolic_done", 0 0, L_0x6000017db0c0;  1 drivers
v0x6000014974e0_0 .net "systolic_result", 127 0, L_0x6000017dac60;  1 drivers
v0x600001497570_0 .net "systolic_result_valid", 0 0, L_0x600000dc9960;  1 drivers
v0x600001497600_0 .net "tpc_busy", 0 0, L_0x600000dc6450;  alias, 1 drivers
v0x600001497690_0 .net "tpc_done", 0 0, L_0x600000dc6300;  alias, 1 drivers
v0x600001497720_0 .net "tpc_error", 0 0, L_0x600000dc6220;  alias, 1 drivers
v0x6000014977b0_0 .net "tpc_start", 0 0, v0x600001499680_0;  1 drivers
v0x600001497840_0 .net "tpc_start_pc", 19 0, v0x600001499710_0;  1 drivers
v0x6000014978d0_0 .net "vpu_lcp_done", 0 0, L_0x600000dc9c70;  1 drivers
v0x600001497960_0 .net "vpu_lcp_ready", 0 0, L_0x6000017dda40;  1 drivers
v0x6000014979f0_0 .net "vpu_sram_addr", 19 0, v0x600001492910_0;  1 drivers
v0x600001497a80_0 .net "vpu_sram_rdata", 255 0, L_0x600000dca610;  1 drivers
v0x600001497b10_0 .net "vpu_sram_re", 0 0, L_0x600000dc9e30;  1 drivers
v0x600001497ba0_0 .net "vpu_sram_ready", 0 0, L_0x6000017debc0;  1 drivers
v0x600001497c30_0 .net "vpu_sram_wdata", 255 0, L_0x600000dc9d50;  1 drivers
v0x600001497cc0_0 .net "vpu_sram_we", 0 0, L_0x600000dc9dc0;  1 drivers
v0x600001497d50_0 .var "weight_load_col_d", 1 0;
v0x600001497de0_0 .var "weight_load_en_d", 0 0;
L_0x6000017d5540 .part v0x6000014f4870_0, 112, 8;
L_0x6000017d55e0 .part v0x6000014f4870_0, 96, 16;
L_0x6000017d5680 .part v0x6000014f4870_0, 80, 16;
L_0x6000017d5720 .part v0x6000014f4870_0, 64, 16;
L_0x6000017d57c0 .part v0x6000014f4870_0, 48, 16;
L_0x6000017d5860 .part v0x6000014f4870_0, 32, 16;
L_0x6000017d5900 .part v0x6000014f4870_0, 16, 16;
L_0x6000017db520 .part v0x600001490b40_0, 0, 32;
L_0x6000017db5c0 .concat [ 16 4 0 0], L_0x6000017d5720, L_0x14809a530;
L_0x6000017db660 .concat [ 5 15 0 0], v0x600001496010_0, L_0x14809a578;
L_0x6000017db700 .arith/sum 20, L_0x6000017db5c0, L_0x6000017db660;
L_0x6000017db7a0 .cmp/eq 3, v0x600001496910_0, L_0x14809a5c0;
L_0x6000017db840 .concat [ 16 4 0 0], L_0x6000017d5680, L_0x14809a608;
L_0x6000017db8e0 .concat [ 16 4 0 0], v0x6000014960a0_0, L_0x14809a650;
L_0x6000017db980 .arith/sum 20, L_0x6000017db840, L_0x6000017db8e0;
L_0x6000017dba20 .cmp/eq 3, v0x600001496910_0, L_0x14809a698;
L_0x6000017dbac0 .concat [ 16 4 0 0], L_0x6000017d55e0, L_0x14809a6e0;
L_0x6000017dbb60 .concat [ 16 4 0 0], v0x6000014965b0_0, L_0x14809a728;
L_0x6000017dbc00 .arith/sum 20, L_0x6000017dbac0, L_0x6000017dbb60;
L_0x6000017dbd40 .part L_0x6000017dac60, 0, 128;
L_0x6000017dbde0 .concat [ 128 128 0 0], L_0x6000017dbd40, L_0x14809a770;
L_0x6000017dbca0 .cmp/eq 3, v0x600001496910_0, L_0x14809a7b8;
L_0x6000017dbe80 .cmp/eq 3, v0x600001496910_0, L_0x14809a800;
L_0x6000017dee40 .reduce/nor L_0x600000dc6450;
L_0x6000017deee0 .reduce/nor v0x600001498f30_0;
S_0x1476af020 .scope module, "dma_inst" "dma_engine" 4 431, 5 14 0, S_0x1476ab280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
    .port_info 12 /OUTPUT 40 "axi_awaddr";
    .port_info 13 /OUTPUT 8 "axi_awlen";
    .port_info 14 /OUTPUT 1 "axi_awvalid";
    .port_info 15 /INPUT 1 "axi_awready";
    .port_info 16 /OUTPUT 256 "axi_wdata";
    .port_info 17 /OUTPUT 1 "axi_wlast";
    .port_info 18 /OUTPUT 1 "axi_wvalid";
    .port_info 19 /INPUT 1 "axi_wready";
    .port_info 20 /INPUT 2 "axi_bresp";
    .port_info 21 /INPUT 1 "axi_bvalid";
    .port_info 22 /OUTPUT 1 "axi_bready";
    .port_info 23 /OUTPUT 40 "axi_araddr";
    .port_info 24 /OUTPUT 8 "axi_arlen";
    .port_info 25 /OUTPUT 1 "axi_arvalid";
    .port_info 26 /INPUT 1 "axi_arready";
    .port_info 27 /INPUT 256 "axi_rdata";
    .port_info 28 /INPUT 1 "axi_rlast";
    .port_info 29 /INPUT 1 "axi_rvalid";
    .port_info 30 /OUTPUT 1 "axi_rready";
P_0x14781ea00 .param/l "BYTES_PER_WORD" 1 5 101, +C4<00000000000000000000000000100000>;
P_0x14781ea40 .param/l "DATA_WIDTH" 0 5 17, +C4<00000000000000000000000100000000>;
P_0x14781ea80 .param/l "DMA_LOAD" 1 5 98, C4<00000001>;
P_0x14781eac0 .param/l "DMA_STORE" 1 5 99, C4<00000010>;
P_0x14781eb00 .param/l "EXT_ADDR_W" 0 5 15, +C4<00000000000000000000000000101000>;
P_0x14781eb40 .param/l "INT_ADDR_W" 0 5 16, +C4<00000000000000000000000000010100>;
P_0x14781eb80 .param/l "MAX_BURST" 0 5 18, +C4<00000000000000000000000000010000>;
P_0x14781ebc0 .param/l "S_DECODE" 1 5 108, C4<0001>;
P_0x14781ec00 .param/l "S_DONE" 1 5 123, C4<1100>;
P_0x14781ec40 .param/l "S_IDLE" 1 5 107, C4<0000>;
P_0x14781ec80 .param/l "S_LOAD_ADDR" 1 5 110, C4<0010>;
P_0x14781ecc0 .param/l "S_LOAD_DATA" 1 5 111, C4<0011>;
P_0x14781ed00 .param/l "S_LOAD_WRITE" 1 5 112, C4<0100>;
P_0x14781ed40 .param/l "S_NEXT_COL" 1 5 121, C4<1010>;
P_0x14781ed80 .param/l "S_NEXT_ROW" 1 5 122, C4<1011>;
P_0x14781edc0 .param/l "S_STORE_ADDR" 1 5 117, C4<0111>;
P_0x14781ee00 .param/l "S_STORE_CAP" 1 5 116, C4<1101>;
P_0x14781ee40 .param/l "S_STORE_DATA" 1 5 118, C4<1000>;
P_0x14781ee80 .param/l "S_STORE_REQ" 1 5 114, C4<0101>;
P_0x14781eec0 .param/l "S_STORE_RESP" 1 5 119, C4<1001>;
P_0x14781ef00 .param/l "S_STORE_WAIT" 1 5 115, C4<0110>;
L_0x600000dc9ea0 .functor BUFZ 1, v0x6000014f1830_0, C4<0>, C4<0>, C4<0>;
L_0x600000dc9f80 .functor BUFZ 256, v0x6000014f2490_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000dc9ff0 .functor BUFZ 1, v0x6000014f25b0_0, C4<0>, C4<0>, C4<0>;
L_0x600000dca060 .functor BUFZ 1, v0x6000014f22e0_0, C4<0>, C4<0>, C4<0>;
L_0x600000dca0d0 .functor BUFZ 40, v0x6000014f06c0_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x600000dca140 .functor BUFZ 8, v0x6000014f07e0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x600000dca1b0 .functor BUFZ 1, v0x6000014f0990_0, C4<0>, C4<0>, C4<0>;
L_0x600000dca220 .functor BUFZ 256, v0x6000014f0f30_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000dca290 .functor BUFZ 1, v0x6000014f1050_0, C4<0>, C4<0>, C4<0>;
L_0x600000dca300 .functor BUFZ 1, v0x6000014f1200_0, C4<0>, C4<0>, C4<0>;
L_0x600000dca370 .functor BUFZ 40, v0x6000014f02d0_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x600000dca3e0 .functor BUFZ 8, v0x6000014f03f0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x600000dca4c0 .functor BUFZ 1, v0x6000014f05a0_0, C4<0>, C4<0>, C4<0>;
L_0x600000dca530 .functor BUFZ 1, v0x6000014f0d80_0, C4<0>, C4<0>, C4<0>;
L_0x14809a920 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000014f01b0_0 .net/2u *"_ivl_14", 3 0, L_0x14809a920;  1 drivers
v0x6000014f0240_0 .net "axi_araddr", 39 0, L_0x600000dca370;  alias, 1 drivers
v0x6000014f02d0_0 .var "axi_araddr_reg", 39 0;
v0x6000014f0360_0 .net "axi_arlen", 7 0, L_0x600000dca3e0;  alias, 1 drivers
v0x6000014f03f0_0 .var "axi_arlen_reg", 7 0;
v0x6000014f0480_0 .net "axi_arready", 0 0, v0x600001498120_0;  alias, 1 drivers
v0x6000014f0510_0 .net "axi_arvalid", 0 0, L_0x600000dca4c0;  alias, 1 drivers
v0x6000014f05a0_0 .var "axi_arvalid_reg", 0 0;
v0x6000014f0630_0 .net "axi_awaddr", 39 0, L_0x600000dca0d0;  alias, 1 drivers
v0x6000014f06c0_0 .var "axi_awaddr_reg", 39 0;
v0x6000014f0750_0 .net "axi_awlen", 7 0, L_0x600000dca140;  alias, 1 drivers
v0x6000014f07e0_0 .var "axi_awlen_reg", 7 0;
v0x6000014f0870_0 .net "axi_awready", 0 0, v0x600001498360_0;  alias, 1 drivers
v0x6000014f0900_0 .net "axi_awvalid", 0 0, L_0x600000dca1b0;  alias, 1 drivers
v0x6000014f0990_0 .var "axi_awvalid_reg", 0 0;
v0x6000014f0a20_0 .net "axi_bready", 0 0, L_0x14809a968;  alias, 1 drivers
v0x6000014f0ab0_0 .net "axi_bresp", 1 0, v0x600001498510_0;  alias, 1 drivers
v0x6000014f0b40_0 .net "axi_bvalid", 0 0, v0x6000014985a0_0;  alias, 1 drivers
v0x6000014f0bd0_0 .net "axi_rdata", 255 0, v0x600001498630_0;  alias, 1 drivers
v0x6000014f0c60_0 .net "axi_rlast", 0 0, v0x6000014986c0_0;  alias, 1 drivers
v0x6000014f0cf0_0 .net "axi_rready", 0 0, L_0x600000dca530;  alias, 1 drivers
v0x6000014f0d80_0 .var "axi_rready_reg", 0 0;
v0x6000014f0e10_0 .net "axi_rvalid", 0 0, v0x6000014987e0_0;  alias, 1 drivers
v0x6000014f0ea0_0 .net "axi_wdata", 255 0, L_0x600000dca220;  alias, 1 drivers
v0x6000014f0f30_0 .var "axi_wdata_reg", 255 0;
v0x6000014f0fc0_0 .net "axi_wlast", 0 0, L_0x600000dca290;  alias, 1 drivers
v0x6000014f1050_0 .var "axi_wlast_reg", 0 0;
v0x6000014f10e0_0 .net "axi_wready", 0 0, v0x600001498990_0;  alias, 1 drivers
v0x6000014f1170_0 .net "axi_wvalid", 0 0, L_0x600000dca300;  alias, 1 drivers
v0x6000014f1200_0 .var "axi_wvalid_reg", 0 0;
v0x6000014f1290_0 .net "cfg_cols", 11 0, L_0x6000017ddd60;  1 drivers
v0x6000014f1320_0 .net "cfg_rows", 11 0, L_0x6000017ddcc0;  1 drivers
v0x6000014f13b0_0 .net "clk", 0 0, v0x600001498ab0_0;  alias, 1 drivers
v0x6000014f1440_0 .net "cmd", 127 0, v0x6000014f3c30_0;  alias, 1 drivers
v0x6000014f14d0_0 .net "cmd_done", 0 0, L_0x600000dc9ea0;  alias, 1 drivers
v0x6000014f1560_0 .net "cmd_ready", 0 0, L_0x6000017ddf40;  alias, 1 drivers
v0x6000014f15f0_0 .net "cmd_valid", 0 0, L_0x600000dc6530;  alias, 1 drivers
v0x6000014f1680_0 .var "col_count", 11 0;
v0x6000014f1710_0 .var "cols_cfg", 11 0;
v0x6000014f17a0_0 .var "data_buf", 255 0;
v0x6000014f1830_0 .var "done_reg", 0 0;
v0x6000014f18c0_0 .net "ext_addr", 39 0, L_0x6000017ddb80;  1 drivers
v0x6000014f1950_0 .var "ext_base", 39 0;
v0x6000014f19e0_0 .var "ext_ptr", 39 0;
v0x6000014f1a70_0 .net "ext_stride", 11 0, L_0x6000017dde00;  1 drivers
v0x6000014f1b00_0 .var "ext_stride_cfg", 11 0;
v0x6000014f1b90_0 .net "int_addr", 19 0, L_0x6000017ddc20;  1 drivers
v0x6000014f1c20_0 .var "int_base", 19 0;
v0x6000014f1cb0_0 .var "int_ptr", 19 0;
v0x6000014f1d40_0 .net "int_stride", 11 0, L_0x6000017ddea0;  1 drivers
v0x6000014f1dd0_0 .var "int_stride_cfg", 11 0;
v0x6000014f1e60_0 .var "op_type", 7 0;
v0x6000014f1ef0_0 .var "row_count", 11 0;
v0x6000014f1f80_0 .var "rows_cfg", 11 0;
v0x6000014f2010_0 .net "rst_n", 0 0, v0x600001499320_0;  alias, 1 drivers
v0x6000014f20a0_0 .net "sram_addr", 19 0, v0x6000014f2130_0;  alias, 1 drivers
v0x6000014f2130_0 .var "sram_addr_reg", 19 0;
v0x6000014f21c0_0 .net "sram_rdata", 255 0, L_0x600000dca680;  alias, 1 drivers
v0x6000014f2250_0 .net "sram_re", 0 0, L_0x600000dca060;  alias, 1 drivers
v0x6000014f22e0_0 .var "sram_re_reg", 0 0;
v0x6000014f2370_0 .net "sram_ready", 0 0, L_0x6000017deda0;  alias, 1 drivers
v0x6000014f2400_0 .net "sram_wdata", 255 0, L_0x600000dc9f80;  alias, 1 drivers
v0x6000014f2490_0 .var "sram_wdata_reg", 255 0;
v0x6000014f2520_0 .net "sram_we", 0 0, L_0x600000dc9ff0;  alias, 1 drivers
v0x6000014f25b0_0 .var "sram_we_reg", 0 0;
v0x6000014f2640_0 .var "state", 3 0;
v0x6000014f26d0_0 .net "subop", 7 0, L_0x6000017ddae0;  1 drivers
E_0x60000338d580/0 .event negedge, v0x6000014f2010_0;
E_0x60000338d580/1 .event posedge, v0x6000014f13b0_0;
E_0x60000338d580 .event/or E_0x60000338d580/0, E_0x60000338d580/1;
L_0x6000017ddae0 .part v0x6000014f3c30_0, 112, 8;
L_0x6000017ddb80 .part v0x6000014f3c30_0, 72, 40;
L_0x6000017ddc20 .part v0x6000014f3c30_0, 52, 20;
L_0x6000017ddcc0 .part v0x6000014f3c30_0, 40, 12;
L_0x6000017ddd60 .part v0x6000014f3c30_0, 28, 12;
L_0x6000017dde00 .part v0x6000014f3c30_0, 16, 12;
L_0x6000017ddea0 .part v0x6000014f3c30_0, 4, 12;
L_0x6000017ddf40 .cmp/eq 4, v0x6000014f2640_0, L_0x14809a920;
S_0x14769d100 .scope module, "lcp_inst" "local_cmd_processor" 4 193, 6 12 0, S_0x1476ab280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 20 "start_pc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /OUTPUT 1 "error";
    .port_info 7 /OUTPUT 20 "imem_addr";
    .port_info 8 /INPUT 128 "imem_data";
    .port_info 9 /OUTPUT 1 "imem_re";
    .port_info 10 /INPUT 1 "imem_valid";
    .port_info 11 /OUTPUT 128 "mxu_cmd";
    .port_info 12 /OUTPUT 1 "mxu_valid";
    .port_info 13 /INPUT 1 "mxu_ready";
    .port_info 14 /INPUT 1 "mxu_done";
    .port_info 15 /OUTPUT 128 "vpu_cmd";
    .port_info 16 /OUTPUT 1 "vpu_valid";
    .port_info 17 /INPUT 1 "vpu_ready";
    .port_info 18 /INPUT 1 "vpu_done";
    .port_info 19 /OUTPUT 128 "dma_cmd";
    .port_info 20 /OUTPUT 1 "dma_valid";
    .port_info 21 /INPUT 1 "dma_ready";
    .port_info 22 /INPUT 1 "dma_done";
    .port_info 23 /INPUT 1 "global_sync_in";
    .port_info 24 /OUTPUT 1 "sync_request";
    .port_info 25 /INPUT 1 "sync_grant";
P_0x147824200 .param/l "INSTR_DEPTH" 0 6 14, +C4<00000000000000000001000000000000>;
P_0x147824240 .param/l "INSTR_WIDTH" 0 6 13, +C4<00000000000000000000000010000000>;
P_0x147824280 .param/l "MAX_LOOP_NEST" 0 6 15, +C4<00000000000000000000000000000100>;
P_0x1478242c0 .param/l "OP_BARRIER" 1 6 87, C4<00000111>;
P_0x147824300 .param/l "OP_DMA" 1 6 83, C4<00000011>;
P_0x147824340 .param/l "OP_ENDLOOP" 1 6 86, C4<00000110>;
P_0x147824380 .param/l "OP_HALT" 1 6 88, C4<11111111>;
P_0x1478243c0 .param/l "OP_LOOP" 1 6 85, C4<00000101>;
P_0x147824400 .param/l "OP_NOP" 1 6 80, C4<00000000>;
P_0x147824440 .param/l "OP_SYNC" 1 6 84, C4<00000100>;
P_0x147824480 .param/l "OP_TENSOR" 1 6 81, C4<00000001>;
P_0x1478244c0 .param/l "OP_VECTOR" 1 6 82, C4<00000010>;
P_0x147824500 .param/l "SRAM_ADDR_W" 0 6 16, +C4<00000000000000000000000000010100>;
P_0x147824540 .param/l "SYNC_ALL" 1 6 94, C4<11111111>;
P_0x147824580 .param/l "SYNC_DMA" 1 6 93, C4<00000011>;
P_0x1478245c0 .param/l "SYNC_MXU" 1 6 91, C4<00000001>;
P_0x147824600 .param/l "SYNC_VPU" 1 6 92, C4<00000010>;
P_0x147824640 .param/l "S_BARRIER" 1 6 107, C4<0111>;
P_0x147824680 .param/l "S_CHECK_DEP" 1 6 104, C4<0100>;
P_0x1478246c0 .param/l "S_DECODE" 1 6 103, C4<0011>;
P_0x147824700 .param/l "S_ERROR" 1 6 109, C4<1001>;
P_0x147824740 .param/l "S_FETCH" 1 6 101, C4<0001>;
P_0x147824780 .param/l "S_FETCH_WAIT" 1 6 102, C4<0010>;
P_0x1478247c0 .param/l "S_HALTED" 1 6 108, C4<1000>;
P_0x147824800 .param/l "S_IDLE" 1 6 100, C4<0000>;
P_0x147824840 .param/l "S_ISSUE" 1 6 105, C4<0101>;
P_0x147824880 .param/l "S_WAIT_SYNC" 1 6 106, C4<0110>;
L_0x600000dc72c0 .functor AND 1, L_0x6000017d4b40, L_0x6000017d4c80, C4<1>, C4<1>;
L_0x600000dc6f40 .functor AND 1, L_0x600000dc72c0, L_0x6000017d4820, C4<1>, C4<1>;
L_0x600000dc6fb0 .functor BUFZ 20, v0x6000014f41b0_0, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
L_0x600000dc7020 .functor BUFZ 1, v0x6000014f4360_0, C4<0>, C4<0>, C4<0>;
L_0x600000dc67d0 .functor BUFZ 1, v0x6000014f4ab0_0, C4<0>, C4<0>, C4<0>;
L_0x600000dc6610 .functor BUFZ 1, v0x6000014f5680_0, C4<0>, C4<0>, C4<0>;
L_0x600000dc6530 .functor BUFZ 1, v0x6000014f3e70_0, C4<0>, C4<0>, C4<0>;
L_0x600000dc63e0 .functor AND 1, L_0x6000017d52c0, L_0x6000017d5360, C4<1>, C4<1>;
L_0x600000dc6450 .functor AND 1, L_0x600000dc63e0, L_0x6000017d5400, C4<1>, C4<1>;
L_0x600000dc6300 .functor BUFZ 1, v0x6000014c9290_0, C4<0>, C4<0>, C4<0>;
L_0x600000dc6220 .functor BUFZ 1, v0x6000014f4000_0, C4<0>, C4<0>, C4<0>;
L_0x600000dc6290 .functor BUFZ 1, v0x6000014f5290_0, C4<0>, C4<0>, C4<0>;
L_0x148098010 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000014f27f0_0 .net *"_ivl_11", 23 0, L_0x148098010;  1 drivers
L_0x148098058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000014f2880_0 .net/2u *"_ivl_12", 31 0, L_0x148098058;  1 drivers
v0x6000014f2910_0 .net *"_ivl_14", 0 0, L_0x6000017d4b40;  1 drivers
v0x6000014f29a0_0 .net *"_ivl_16", 31 0, L_0x6000017d4be0;  1 drivers
L_0x1480980a0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000014f2a30_0 .net *"_ivl_19", 23 0, L_0x1480980a0;  1 drivers
L_0x1480980e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000014f2ac0_0 .net/2u *"_ivl_20", 31 0, L_0x1480980e8;  1 drivers
v0x6000014f2b50_0 .net *"_ivl_22", 0 0, L_0x6000017d4c80;  1 drivers
v0x6000014f2be0_0 .net *"_ivl_25", 0 0, L_0x600000dc72c0;  1 drivers
v0x6000014f2c70_0 .net *"_ivl_26", 31 0, L_0x6000017d4d20;  1 drivers
L_0x148098130 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000014f2d00_0 .net *"_ivl_29", 23 0, L_0x148098130;  1 drivers
L_0x148098178 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000014f2d90_0 .net/2u *"_ivl_30", 31 0, L_0x148098178;  1 drivers
v0x6000014f2e20_0 .net *"_ivl_32", 0 0, L_0x6000017d4820;  1 drivers
v0x6000014f2eb0_0 .net *"_ivl_36", 31 0, L_0x6000017d4640;  1 drivers
L_0x1480981c0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000014f2f40_0 .net *"_ivl_39", 23 0, L_0x1480981c0;  1 drivers
L_0x148098208 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000014f2fd0_0 .net/2u *"_ivl_40", 31 0, L_0x148098208;  1 drivers
v0x6000014f3060_0 .net *"_ivl_44", 31 0, L_0x6000017d4500;  1 drivers
L_0x148098250 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000014f30f0_0 .net *"_ivl_47", 23 0, L_0x148098250;  1 drivers
L_0x148098298 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000014f3180_0 .net/2u *"_ivl_48", 31 0, L_0x148098298;  1 drivers
v0x6000014f3210_0 .net *"_ivl_52", 31 0, L_0x6000017d5180;  1 drivers
L_0x1480982e0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000014f32a0_0 .net *"_ivl_55", 23 0, L_0x1480982e0;  1 drivers
L_0x148098328 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000014f3330_0 .net/2u *"_ivl_56", 31 0, L_0x148098328;  1 drivers
L_0x148098370 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000014f33c0_0 .net/2u *"_ivl_76", 3 0, L_0x148098370;  1 drivers
v0x6000014f3450_0 .net *"_ivl_78", 0 0, L_0x6000017d52c0;  1 drivers
v0x6000014f34e0_0 .net *"_ivl_8", 31 0, L_0x6000017d4aa0;  1 drivers
L_0x1480983b8 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x6000014f3570_0 .net/2u *"_ivl_80", 3 0, L_0x1480983b8;  1 drivers
v0x6000014f3600_0 .net *"_ivl_82", 0 0, L_0x6000017d5360;  1 drivers
v0x6000014f3690_0 .net *"_ivl_85", 0 0, L_0x600000dc63e0;  1 drivers
L_0x148098400 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x6000014f3720_0 .net/2u *"_ivl_86", 3 0, L_0x148098400;  1 drivers
v0x6000014f37b0_0 .net *"_ivl_88", 0 0, L_0x6000017d5400;  1 drivers
v0x6000014f3840_0 .net "all_done", 0 0, L_0x600000dc6f40;  1 drivers
v0x6000014f38d0_0 .net "busy", 0 0, L_0x600000dc6450;  alias, 1 drivers
v0x6000014f3960_0 .net "clk", 0 0, v0x600001498ab0_0;  alias, 1 drivers
v0x6000014f39f0_0 .var "decoded_opcode", 7 0;
v0x6000014f3a80_0 .var "decoded_subop", 7 0;
v0x6000014f3b10_0 .net "dma_clear", 0 0, L_0x6000017d5220;  1 drivers
v0x6000014f3ba0_0 .net "dma_cmd", 127 0, v0x6000014f3c30_0;  alias, 1 drivers
v0x6000014f3c30_0 .var "dma_cmd_reg", 127 0;
v0x6000014f3cc0_0 .net "dma_done", 0 0, L_0x600000dc9ea0;  alias, 1 drivers
v0x6000014f3d50_0 .net "dma_ready", 0 0, L_0x6000017ddf40;  alias, 1 drivers
v0x6000014f3de0_0 .net "dma_valid", 0 0, L_0x600000dc6530;  alias, 1 drivers
v0x6000014f3e70_0 .var "dma_valid_reg", 0 0;
v0x6000014f3f00_0 .net "done", 0 0, L_0x600000dc6300;  alias, 1 drivers
v0x6000014c9290_0 .var "done_reg", 0 0;
v0x6000014c9200_0 .net "error", 0 0, L_0x600000dc6220;  alias, 1 drivers
v0x6000014f4000_0 .var "error_reg", 0 0;
v0x6000014f4090_0 .net "global_sync_in", 0 0, v0x600001498c60_0;  alias, 1 drivers
v0x6000014f4120_0 .net "imem_addr", 19 0, L_0x600000dc6fb0;  alias, 1 drivers
v0x6000014f41b0_0 .var "imem_addr_reg", 19 0;
v0x6000014f4240_0 .net "imem_data", 127 0, v0x600001495560_0;  alias, 1 drivers
v0x6000014f42d0_0 .net "imem_re", 0 0, L_0x600000dc7020;  alias, 1 drivers
v0x6000014f4360_0 .var "imem_re_reg", 0 0;
v0x6000014f43f0_0 .net "imem_valid", 0 0, L_0x600000dc71e0;  alias, 1 drivers
v0x6000014f4480_0 .var "instr_reg", 127 0;
v0x6000014f4510_0 .net "loop_count", 15 0, L_0x6000017d4960;  1 drivers
v0x6000014f45a0 .array "loop_counter", 3 0, 15 0;
v0x6000014f4630_0 .var "loop_sp", 1 0;
v0x6000014f46c0 .array "loop_start_addr", 3 0, 19 0;
v0x6000014f4750_0 .net "mxu_clear", 0 0, L_0x6000017d45a0;  1 drivers
v0x6000014f47e0_0 .net "mxu_cmd", 127 0, v0x6000014f4870_0;  alias, 1 drivers
v0x6000014f4870_0 .var "mxu_cmd_reg", 127 0;
v0x6000014f4900_0 .net "mxu_done", 0 0, L_0x600000dc9b20;  alias, 1 drivers
v0x6000014f4990_0 .net "mxu_ready", 0 0, L_0x600000dc9ab0;  alias, 1 drivers
v0x6000014f4a20_0 .net "mxu_valid", 0 0, L_0x600000dc67d0;  alias, 1 drivers
v0x6000014f4ab0_0 .var "mxu_valid_reg", 0 0;
v0x6000014f4b40_0 .net "opcode", 7 0, L_0x6000017d4f00;  1 drivers
v0x6000014f4bd0_0 .var "pc", 19 0;
v0x6000014f4c60_0 .var "pending_dma", 7 0;
v0x6000014f4cf0_0 .var "pending_mxu", 7 0;
v0x6000014f4d80_0 .var "pending_vpu", 7 0;
v0x6000014f4e10_0 .net "rst_n", 0 0, v0x600001499320_0;  alias, 1 drivers
v0x6000014f4ea0_0 .net "start", 0 0, v0x600001499680_0;  alias, 1 drivers
v0x6000014f4f30_0 .net "start_pc", 19 0, v0x600001499710_0;  alias, 1 drivers
v0x6000014f4fc0_0 .var "state", 3 0;
v0x6000014f5050_0 .net "subop", 7 0, L_0x6000017d5040;  1 drivers
v0x6000014f50e0_0 .net "sync_grant", 0 0, v0x6000014993b0_0;  alias, 1 drivers
v0x6000014f5170_0 .net "sync_mask", 7 0, L_0x6000017d4a00;  1 drivers
v0x6000014f5200_0 .net "sync_request", 0 0, L_0x600000dc6290;  alias, 1 drivers
v0x6000014f5290_0 .var "sync_request_reg", 0 0;
v0x6000014f5320_0 .net "vpu_clear", 0 0, L_0x6000017d50e0;  1 drivers
v0x6000014f53b0_0 .net "vpu_cmd", 127 0, v0x6000014f5440_0;  alias, 1 drivers
v0x6000014f5440_0 .var "vpu_cmd_reg", 127 0;
v0x6000014f54d0_0 .net "vpu_done", 0 0, L_0x600000dc9c70;  alias, 1 drivers
v0x6000014f5560_0 .net "vpu_ready", 0 0, L_0x6000017dda40;  alias, 1 drivers
v0x6000014f55f0_0 .net "vpu_valid", 0 0, L_0x600000dc6610;  alias, 1 drivers
v0x6000014f5680_0 .var "vpu_valid_reg", 0 0;
L_0x6000017d4f00 .part v0x600001495560_0, 120, 8;
L_0x6000017d5040 .part v0x600001495560_0, 112, 8;
L_0x6000017d4960 .part v0x600001495560_0, 32, 16;
L_0x6000017d4a00 .part v0x600001495560_0, 104, 8;
L_0x6000017d4aa0 .concat [ 8 24 0 0], v0x6000014f4cf0_0, L_0x148098010;
L_0x6000017d4b40 .cmp/eq 32, L_0x6000017d4aa0, L_0x148098058;
L_0x6000017d4be0 .concat [ 8 24 0 0], v0x6000014f4d80_0, L_0x1480980a0;
L_0x6000017d4c80 .cmp/eq 32, L_0x6000017d4be0, L_0x1480980e8;
L_0x6000017d4d20 .concat [ 8 24 0 0], v0x6000014f4c60_0, L_0x148098130;
L_0x6000017d4820 .cmp/eq 32, L_0x6000017d4d20, L_0x148098178;
L_0x6000017d4640 .concat [ 8 24 0 0], v0x6000014f4cf0_0, L_0x1480981c0;
L_0x6000017d45a0 .cmp/eq 32, L_0x6000017d4640, L_0x148098208;
L_0x6000017d4500 .concat [ 8 24 0 0], v0x6000014f4d80_0, L_0x148098250;
L_0x6000017d50e0 .cmp/eq 32, L_0x6000017d4500, L_0x148098298;
L_0x6000017d5180 .concat [ 8 24 0 0], v0x6000014f4c60_0, L_0x1480982e0;
L_0x6000017d5220 .cmp/eq 32, L_0x6000017d5180, L_0x148098328;
L_0x6000017d52c0 .cmp/ne 4, v0x6000014f4fc0_0, L_0x148098370;
L_0x6000017d5360 .cmp/ne 4, v0x6000014f4fc0_0, L_0x1480983b8;
L_0x6000017d5400 .cmp/ne 4, v0x6000014f4fc0_0, L_0x148098400;
S_0x14766e0b0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 6 212, 6 212 0, S_0x14769d100;
 .timescale 0 0;
v0x6000014f2760_0 .var/i "i", 31 0;
S_0x147697f10 .scope module, "mxu_array" "systolic_array" 4 296, 7 13 0, S_0x1476ab280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "clear_acc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /INPUT 16 "cfg_k_tiles";
    .port_info 7 /INPUT 1 "weight_load_en";
    .port_info 8 /INPUT 2 "weight_load_col";
    .port_info 9 /INPUT 32 "weight_load_data";
    .port_info 10 /INPUT 1 "act_valid";
    .port_info 11 /INPUT 32 "act_data";
    .port_info 12 /OUTPUT 1 "act_ready";
    .port_info 13 /OUTPUT 1 "result_valid";
    .port_info 14 /OUTPUT 128 "result_data";
    .port_info 15 /INPUT 1 "result_ready";
P_0x14766dc70 .param/l "ACC_WIDTH" 0 7 16, +C4<00000000000000000000000000100000>;
P_0x14766dcb0 .param/l "ARRAY_SIZE" 0 7 14, +C4<00000000000000000000000000000100>;
P_0x14766dcf0 .param/l "DATA_WIDTH" 0 7 15, +C4<00000000000000000000000000001000>;
P_0x14766dd30 .param/l "S_COMPUTE" 1 7 51, C4<010>;
P_0x14766dd70 .param/l "S_DONE" 1 7 53, C4<100>;
P_0x14766ddb0 .param/l "S_DRAIN" 1 7 52, C4<011>;
P_0x14766ddf0 .param/l "S_IDLE" 1 7 49, C4<000>;
P_0x14766de30 .param/l "S_LOAD" 1 7 50, C4<001>;
L_0x600000dc9650 .functor OR 1, L_0x6000017dad00, L_0x6000017dada0, C4<0>, C4<0>;
L_0x600000dc96c0 .functor AND 1, L_0x6000017dae40, v0x600001496880_0, C4<1>, C4<1>;
L_0x600000dc9730 .functor AND 1, L_0x600000dc96c0, L_0x6000017daee0, C4<1>, C4<1>;
L_0x600000dc97a0 .functor OR 1, L_0x600000dc9650, L_0x600000dc9730, C4<0>, C4<0>;
L_0x600000dc9810 .functor BUFZ 1, L_0x600000dc97a0, C4<0>, C4<0>, C4<0>;
L_0x600000dc9880 .functor AND 1, L_0x6000017daf80, L_0x6000017db020, C4<1>, C4<1>;
L_0x600000dc98f0 .functor AND 1, L_0x6000017db200, L_0x6000017db2a0, C4<1>, C4<1>;
L_0x600000dc9960 .functor AND 1, L_0x600000dc98f0, L_0x6000017db480, C4<1>, C4<1>;
v0x6000014ebf00_0 .net *"_ivl_101", 0 0, L_0x6000017db480;  1 drivers
L_0x14809a188 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000014ec000_0 .net/2u *"_ivl_37", 2 0, L_0x14809a188;  1 drivers
v0x6000014ec090_0 .net *"_ivl_39", 0 0, L_0x6000017dad00;  1 drivers
L_0x14809a1d0 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x6000014ec120_0 .net/2u *"_ivl_41", 2 0, L_0x14809a1d0;  1 drivers
v0x6000014ec1b0_0 .net *"_ivl_43", 0 0, L_0x6000017dada0;  1 drivers
v0x6000014ec240_0 .net *"_ivl_46", 0 0, L_0x600000dc9650;  1 drivers
L_0x14809a218 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000014ec2d0_0 .net/2u *"_ivl_47", 2 0, L_0x14809a218;  1 drivers
v0x6000014ec360_0 .net *"_ivl_49", 0 0, L_0x6000017dae40;  1 drivers
v0x6000014ec3f0_0 .net *"_ivl_52", 0 0, L_0x600000dc96c0;  1 drivers
v0x6000014ec480_0 .net *"_ivl_54", 0 0, L_0x6000017daee0;  1 drivers
v0x6000014ec510_0 .net *"_ivl_56", 0 0, L_0x600000dc9730;  1 drivers
L_0x14809a260 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000014ec5a0_0 .net/2u *"_ivl_61", 2 0, L_0x14809a260;  1 drivers
v0x6000014ec630_0 .net *"_ivl_63", 0 0, L_0x6000017daf80;  1 drivers
L_0x14809a2a8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x6000014ec6c0_0 .net/2u *"_ivl_65", 2 0, L_0x14809a2a8;  1 drivers
v0x6000014ec750_0 .net *"_ivl_67", 0 0, L_0x6000017db020;  1 drivers
L_0x14809a2f0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x6000014ec7e0_0 .net/2u *"_ivl_71", 2 0, L_0x14809a2f0;  1 drivers
L_0x14809a338 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000014ec870_0 .net/2u *"_ivl_75", 2 0, L_0x14809a338;  1 drivers
L_0x14809a3c8 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x6000014ec900_0 .net/2u *"_ivl_81", 2 0, L_0x14809a3c8;  1 drivers
v0x6000014ec990_0 .net *"_ivl_83", 0 0, L_0x6000017db200;  1 drivers
v0x6000014eca20_0 .net *"_ivl_85", 0 0, L_0x6000017db2a0;  1 drivers
v0x6000014ecab0_0 .net *"_ivl_88", 0 0, L_0x600000dc98f0;  1 drivers
v0x6000014ecb40_0 .net *"_ivl_89", 31 0, L_0x6000017db340;  1 drivers
L_0x14809a410 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000014ecbd0_0 .net *"_ivl_92", 15 0, L_0x14809a410;  1 drivers
L_0x14809af08 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x6000014ecc60_0 .net *"_ivl_93", 31 0, L_0x14809af08;  1 drivers
L_0x14809a458 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x6000014eccf0_0 .net/2u *"_ivl_97", 31 0, L_0x14809a458;  1 drivers
v0x6000014ecd80_0 .net *"_ivl_99", 31 0, L_0x6000017db3e0;  1 drivers
v0x6000014ece10_0 .net "act_data", 31 0, v0x6000014942d0_0;  1 drivers
v0x6000014ecea0 .array "act_h", 19 0;
v0x6000014ecea0_0 .net v0x6000014ecea0 0, 7 0, L_0x600000dc60d0; 1 drivers
v0x6000014ecea0_1 .net v0x6000014ecea0 1, 7 0, v0x6000014f67f0_0; 1 drivers
v0x6000014ecea0_2 .net v0x6000014ecea0 2, 7 0, v0x6000014f7d50_0; 1 drivers
v0x6000014ecea0_3 .net v0x6000014ecea0 3, 7 0, v0x6000014f9320_0; 1 drivers
v0x6000014ecea0_4 .net v0x6000014ecea0 4, 7 0, v0x6000014fa880_0; 1 drivers
v0x6000014ecea0_5 .net v0x6000014ecea0 5, 7 0, L_0x600000dc5f80; 1 drivers
v0x6000014ecea0_6 .net v0x6000014ecea0 6, 7 0, v0x6000014fbde0_0; 1 drivers
v0x6000014ecea0_7 .net v0x6000014ecea0 7, 7 0, v0x6000014fd3b0_0; 1 drivers
v0x6000014ecea0_8 .net v0x6000014ecea0 8, 7 0, v0x6000014fe910_0; 1 drivers
v0x6000014ecea0_9 .net v0x6000014ecea0 9, 7 0, v0x6000014ffe70_0; 1 drivers
v0x6000014ecea0_10 .net v0x6000014ecea0 10, 7 0, L_0x600000dc5ff0; 1 drivers
v0x6000014ecea0_11 .net v0x6000014ecea0 11, 7 0, v0x6000014e1440_0; 1 drivers
v0x6000014ecea0_12 .net v0x6000014ecea0 12, 7 0, v0x6000014e29a0_0; 1 drivers
v0x6000014ecea0_13 .net v0x6000014ecea0 13, 7 0, v0x6000014e3f00_0; 1 drivers
v0x6000014ecea0_14 .net v0x6000014ecea0 14, 7 0, v0x6000014e54d0_0; 1 drivers
v0x6000014ecea0_15 .net v0x6000014ecea0 15, 7 0, L_0x600000dc5ea0; 1 drivers
v0x6000014ecea0_16 .net v0x6000014ecea0 16, 7 0, v0x6000014e6a30_0; 1 drivers
v0x6000014ecea0_17 .net v0x6000014ecea0 17, 7 0, v0x6000014e8000_0; 1 drivers
v0x6000014ecea0_18 .net v0x6000014ecea0 18, 7 0, v0x6000014e9560_0; 1 drivers
v0x6000014ecea0_19 .net v0x6000014ecea0 19, 7 0, v0x6000014eaac0_0; 1 drivers
v0x6000014ecf30_0 .net "act_ready", 0 0, L_0x6000017db160;  1 drivers
v0x6000014ecfc0_0 .net "act_valid", 0 0, v0x6000014943f0_0;  1 drivers
v0x6000014ed050_0 .net "busy", 0 0, L_0x600000dc9880;  alias, 1 drivers
v0x6000014ed0e0_0 .net "cfg_k_tiles", 15 0, L_0x6000017d5900;  alias, 1 drivers
L_0x14809a4a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000014ed170_0 .net "clear_acc", 0 0, L_0x14809a4a0;  1 drivers
v0x6000014ed200_0 .net "clk", 0 0, v0x600001498ab0_0;  alias, 1 drivers
v0x6000014ed290_0 .var "cycle_count", 15 0;
v0x6000014ed320_0 .var "cycle_count_next", 15 0;
v0x6000014f5710_5 .array/port v0x6000014f5710, 5;
v0x6000014ed3b0 .array "deskew_output", 3 0;
v0x6000014ed3b0_0 .net v0x6000014ed3b0 0, 31 0, v0x6000014f5710_5; 1 drivers
v0x6000014f5830_3 .array/port v0x6000014f5830, 3;
v0x6000014ed3b0_1 .net v0x6000014ed3b0 1, 31 0, v0x6000014f5830_3; 1 drivers
v0x6000014f5950_1 .array/port v0x6000014f5950, 1;
v0x6000014ed3b0_2 .net v0x6000014ed3b0 2, 31 0, v0x6000014f5950_1; 1 drivers
v0x6000014ed3b0_3 .net v0x6000014ed3b0 3, 31 0, L_0x600000dc9420; 1 drivers
v0x6000014ed440_0 .net "done", 0 0, L_0x6000017db0c0;  alias, 1 drivers
L_0x14809a380 .functor BUFT 1, C4<0000000000001000>, C4<0>, C4<0>, C4<0>;
v0x6000014ed4d0_0 .net "drain_delay", 15 0, L_0x14809a380;  1 drivers
v0x6000014ed560_0 .net "pe_enable", 0 0, L_0x600000dc97a0;  1 drivers
v0x6000014ed5f0 .array "psum_bottom", 3 0;
v0x6000014ed5f0_0 .net v0x6000014ed5f0 0, 31 0, L_0x600000dc9110; 1 drivers
v0x6000014ed5f0_1 .net v0x6000014ed5f0 1, 31 0, L_0x600000dc91f0; 1 drivers
v0x6000014ed5f0_2 .net v0x6000014ed5f0 2, 31 0, L_0x600000dc92d0; 1 drivers
v0x6000014ed5f0_3 .net v0x6000014ed5f0 3, 31 0, L_0x600000dc93b0; 1 drivers
L_0x148098568 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000014ed680 .array "psum_v", 19 0;
v0x6000014ed680_0 .net v0x6000014ed680 0, 31 0, L_0x148098568; 1 drivers
L_0x1480985b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000014ed680_1 .net v0x6000014ed680 1, 31 0, L_0x1480985b0; 1 drivers
L_0x1480985f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000014ed680_2 .net v0x6000014ed680 2, 31 0, L_0x1480985f8; 1 drivers
L_0x148098640 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000014ed680_3 .net v0x6000014ed680 3, 31 0, L_0x148098640; 1 drivers
v0x6000014ed680_4 .net v0x6000014ed680 4, 31 0, v0x6000014f6d00_0; 1 drivers
v0x6000014ed680_5 .net v0x6000014ed680 5, 31 0, v0x6000014f82d0_0; 1 drivers
v0x6000014ed680_6 .net v0x6000014ed680 6, 31 0, v0x6000014f9830_0; 1 drivers
v0x6000014ed680_7 .net v0x6000014ed680 7, 31 0, v0x6000014fad90_0; 1 drivers
v0x6000014ed680_8 .net v0x6000014ed680 8, 31 0, v0x6000014fc360_0; 1 drivers
v0x6000014ed680_9 .net v0x6000014ed680 9, 31 0, v0x6000014fd8c0_0; 1 drivers
v0x6000014ed680_10 .net v0x6000014ed680 10, 31 0, v0x6000014fee20_0; 1 drivers
v0x6000014ed680_11 .net v0x6000014ed680 11, 31 0, v0x6000014e03f0_0; 1 drivers
v0x6000014ed680_12 .net v0x6000014ed680 12, 31 0, v0x6000014e1950_0; 1 drivers
v0x6000014ed680_13 .net v0x6000014ed680 13, 31 0, v0x6000014e2eb0_0; 1 drivers
v0x6000014ed680_14 .net v0x6000014ed680 14, 31 0, v0x6000014e4480_0; 1 drivers
v0x6000014ed680_15 .net v0x6000014ed680 15, 31 0, v0x6000014e59e0_0; 1 drivers
v0x6000014ed680_16 .net v0x6000014ed680 16, 31 0, v0x6000014e6f40_0; 1 drivers
v0x6000014ed680_17 .net v0x6000014ed680 17, 31 0, v0x6000014e8510_0; 1 drivers
v0x6000014ed680_18 .net v0x6000014ed680 18, 31 0, v0x6000014e9a70_0; 1 drivers
v0x6000014ed680_19 .net v0x6000014ed680 19, 31 0, v0x6000014eafd0_0; 1 drivers
v0x6000014ed710_0 .net "result_data", 127 0, L_0x6000017dac60;  alias, 1 drivers
L_0x14809a4e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000014ed7a0_0 .net "result_ready", 0 0, L_0x14809a4e8;  1 drivers
v0x6000014ed830_0 .net "result_valid", 0 0, L_0x600000dc9960;  alias, 1 drivers
v0x6000014ed8c0_0 .net "rst_n", 0 0, v0x600001499320_0;  alias, 1 drivers
v0x6000014ed950_0 .net "skew_enable", 0 0, L_0x600000dc9810;  1 drivers
v0x6000014ed9e0 .array "skew_input", 3 0;
v0x6000014ed9e0_0 .net v0x6000014ed9e0 0, 7 0, L_0x6000017d5a40; 1 drivers
v0x6000014ed9e0_1 .net v0x6000014ed9e0 1, 7 0, L_0x6000017d5b80; 1 drivers
v0x6000014ed9e0_2 .net v0x6000014ed9e0 2, 7 0, L_0x6000017d5cc0; 1 drivers
v0x6000014ed9e0_3 .net v0x6000014ed9e0 3, 7 0, L_0x6000017d5e00; 1 drivers
v0x6000014eda70 .array "skew_output", 3 0;
v0x6000014eda70_0 .net v0x6000014eda70 0, 7 0, v0x6000014f5a70_0; 1 drivers
v0x6000014eda70_1 .net v0x6000014eda70 1, 7 0, v0x6000014f5d40_0; 1 drivers
v0x6000014eda70_2 .net v0x6000014eda70 2, 7 0, v0x6000014f6010_0; 1 drivers
v0x6000014eda70_3 .net v0x6000014eda70 3, 7 0, v0x6000014f62e0_0; 1 drivers
v0x6000014edb00_0 .net "start", 0 0, v0x600001496880_0;  1 drivers
v0x6000014edb90_0 .var "state", 2 0;
v0x6000014edc20_0 .var "state_next", 2 0;
v0x6000014edcb0_0 .net "weight_load_col", 1 0, v0x600001497d50_0;  1 drivers
v0x6000014edd40_0 .net "weight_load_data", 31 0, L_0x6000017db520;  1 drivers
v0x6000014eddd0_0 .net "weight_load_en", 0 0, v0x600001497de0_0;  1 drivers
E_0x60000338de80/0 .event anyedge, v0x6000014edb90_0, v0x6000014ed290_0, v0x6000014edb00_0, v0x6000014eddd0_0;
E_0x60000338de80/1 .event anyedge, v0x6000014ed0e0_0, v0x6000014ed4d0_0;
E_0x60000338de80 .event/or E_0x60000338de80/0, E_0x60000338de80/1;
L_0x6000017d59a0 .part v0x6000014942d0_0, 0, 8;
L_0x148098448 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x6000017d5a40 .functor MUXZ 8, L_0x148098448, L_0x6000017d59a0, v0x6000014943f0_0, C4<>;
L_0x6000017d5ae0 .part v0x6000014942d0_0, 8, 8;
L_0x148098490 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x6000017d5b80 .functor MUXZ 8, L_0x148098490, L_0x6000017d5ae0, v0x6000014943f0_0, C4<>;
L_0x6000017d5c20 .part v0x6000014942d0_0, 16, 8;
L_0x1480984d8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x6000017d5cc0 .functor MUXZ 8, L_0x1480984d8, L_0x6000017d5c20, v0x6000014943f0_0, C4<>;
L_0x6000017d5d60 .part v0x6000014942d0_0, 24, 8;
L_0x148098520 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x6000017d5e00 .functor MUXZ 8, L_0x148098520, L_0x6000017d5d60, v0x6000014943f0_0, C4<>;
L_0x6000017d5fe0 .part L_0x6000017db520, 0, 8;
L_0x6000017d6800 .part L_0x6000017db520, 0, 8;
L_0x6000017d7020 .part L_0x6000017db520, 0, 8;
L_0x6000017d7840 .part L_0x6000017db520, 0, 8;
L_0x6000017d3a20 .part L_0x6000017db520, 8, 8;
L_0x6000017d33e0 .part L_0x6000017db520, 8, 8;
L_0x6000017d2c60 .part L_0x6000017db520, 8, 8;
L_0x6000017d1d60 .part L_0x6000017db520, 8, 8;
L_0x6000017d1680 .part L_0x6000017db520, 16, 8;
L_0x6000017d0d20 .part L_0x6000017db520, 16, 8;
L_0x6000017d2300 .part L_0x6000017db520, 16, 8;
L_0x6000017d8500 .part L_0x6000017db520, 16, 8;
L_0x6000017d8d20 .part L_0x6000017db520, 24, 8;
L_0x6000017d9540 .part L_0x6000017db520, 24, 8;
L_0x6000017d9d60 .part L_0x6000017db520, 24, 8;
L_0x6000017da580 .part L_0x6000017db520, 24, 8;
L_0x6000017dac60 .concat8 [ 32 32 32 32], L_0x600000dc9490, L_0x600000dc9500, L_0x600000dc9570, L_0x600000dc95e0;
L_0x6000017dad00 .cmp/eq 3, v0x6000014edb90_0, L_0x14809a188;
L_0x6000017dada0 .cmp/eq 3, v0x6000014edb90_0, L_0x14809a1d0;
L_0x6000017dae40 .cmp/eq 3, v0x6000014edb90_0, L_0x14809a218;
L_0x6000017daee0 .reduce/nor v0x600001497de0_0;
L_0x6000017daf80 .cmp/ne 3, v0x6000014edb90_0, L_0x14809a260;
L_0x6000017db020 .cmp/ne 3, v0x6000014edb90_0, L_0x14809a2a8;
L_0x6000017db0c0 .cmp/eq 3, v0x6000014edb90_0, L_0x14809a2f0;
L_0x6000017db160 .cmp/eq 3, v0x6000014edb90_0, L_0x14809a338;
L_0x6000017db200 .cmp/eq 3, v0x6000014edb90_0, L_0x14809a3c8;
L_0x6000017db2a0 .cmp/ge 16, v0x6000014ed290_0, L_0x14809a380;
L_0x6000017db340 .concat [ 16 16 0 0], v0x6000014ed290_0, L_0x14809a410;
L_0x6000017db3e0 .arith/sum 32, L_0x14809af08, L_0x14809a458;
L_0x6000017db480 .cmp/gt 32, L_0x6000017db3e0, L_0x6000017db340;
S_0x1476936c0 .scope generate, "gen_deskew[0]" "gen_deskew[0]" 7 248, 7 248 0, S_0x147697f10;
 .timescale 0 0;
P_0x6000008cda80 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000110>;
P_0x6000008cdac0 .param/l "col" 1 7 248, +C4<00>;
L_0x600000dc9110 .functor BUFZ 32, v0x6000014e6f40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x147691070 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x1476936c0;
 .timescale 0 0;
v0x6000014f5710 .array "delay_stages", 5 0, 31 0;
v0x6000014f57a0_0 .var/i "i", 31 0;
S_0x14768ea20 .scope generate, "gen_deskew[1]" "gen_deskew[1]" 7 248, 7 248 0, S_0x147697f10;
 .timescale 0 0;
P_0x6000008cda00 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000100>;
P_0x6000008cda40 .param/l "col" 1 7 248, +C4<01>;
L_0x600000dc91f0 .functor BUFZ 32, v0x6000014e8510_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x14768c3d0 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x14768ea20;
 .timescale 0 0;
v0x6000014f5830 .array "delay_stages", 3 0, 31 0;
v0x6000014f58c0_0 .var/i "i", 31 0;
S_0x147689d80 .scope generate, "gen_deskew[2]" "gen_deskew[2]" 7 248, 7 248 0, S_0x147697f10;
 .timescale 0 0;
P_0x6000008cdb00 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000010>;
P_0x6000008cdb40 .param/l "col" 1 7 248, +C4<010>;
L_0x600000dc92d0 .functor BUFZ 32, v0x6000014e9a70_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x147687730 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x147689d80;
 .timescale 0 0;
v0x6000014f5950 .array "delay_stages", 1 0, 31 0;
v0x6000014f59e0_0 .var/i "i", 31 0;
S_0x1476850e0 .scope generate, "gen_deskew[3]" "gen_deskew[3]" 7 248, 7 248 0, S_0x147697f10;
 .timescale 0 0;
P_0x6000008cdb80 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000000>;
P_0x6000008cdbc0 .param/l "col" 1 7 248, +C4<011>;
L_0x600000dc93b0 .functor BUFZ 32, v0x6000014eafd0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x147682a90 .scope generate, "col_no_delay" "col_no_delay" 7 253, 7 253 0, S_0x1476850e0;
 .timescale 0 0;
L_0x600000dc9420 .functor BUFZ 32, L_0x600000dc93b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x147680440 .scope generate, "gen_skew[0]" "gen_skew[0]" 7 142, 7 142 0, S_0x147697f10;
 .timescale 0 0;
P_0x60000338e100 .param/l "row" 1 7 142, +C4<00>;
v0x6000014f5b00_0 .net *"_ivl_1", 7 0, L_0x6000017d59a0;  1 drivers
v0x6000014f5b90_0 .net/2u *"_ivl_2", 7 0, L_0x148098448;  1 drivers
S_0x14767ddf0 .scope generate, "row0_skew" "row0_skew" 7 146, 7 146 0, S_0x147680440;
 .timescale 0 0;
v0x6000014f5a70_0 .var "out_reg", 7 0;
S_0x14767b7a0 .scope generate, "gen_skew[1]" "gen_skew[1]" 7 142, 7 142 0, S_0x147697f10;
 .timescale 0 0;
P_0x60000338e180 .param/l "row" 1 7 142, +C4<01>;
v0x6000014f5dd0_0 .net *"_ivl_1", 7 0, L_0x6000017d5ae0;  1 drivers
v0x6000014f5e60_0 .net/2u *"_ivl_2", 7 0, L_0x148098490;  1 drivers
S_0x147679150 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x14767b7a0;
 .timescale 0 0;
v0x6000014f5c20 .array "delay_stages", 0 0, 7 0;
v0x6000014f5cb0_0 .var/i "i", 31 0;
v0x6000014f5d40_0 .var "out_reg", 7 0;
S_0x147676b00 .scope generate, "gen_skew[2]" "gen_skew[2]" 7 142, 7 142 0, S_0x147697f10;
 .timescale 0 0;
P_0x60000338e200 .param/l "row" 1 7 142, +C4<010>;
v0x6000014f60a0_0 .net *"_ivl_1", 7 0, L_0x6000017d5c20;  1 drivers
v0x6000014f6130_0 .net/2u *"_ivl_2", 7 0, L_0x1480984d8;  1 drivers
S_0x1476744b0 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x147676b00;
 .timescale 0 0;
v0x6000014f5ef0 .array "delay_stages", 1 0, 7 0;
v0x6000014f5f80_0 .var/i "i", 31 0;
v0x6000014f6010_0 .var "out_reg", 7 0;
S_0x147671e60 .scope generate, "gen_skew[3]" "gen_skew[3]" 7 142, 7 142 0, S_0x147697f10;
 .timescale 0 0;
P_0x60000338e280 .param/l "row" 1 7 142, +C4<011>;
v0x6000014f6370_0 .net *"_ivl_1", 7 0, L_0x6000017d5d60;  1 drivers
v0x6000014f6400_0 .net/2u *"_ivl_2", 7 0, L_0x148098520;  1 drivers
S_0x14766f810 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x147671e60;
 .timescale 0 0;
v0x6000014f61c0 .array "delay_stages", 2 0, 7 0;
v0x6000014f6250_0 .var/i "i", 31 0;
v0x6000014f62e0_0 .var "out_reg", 7 0;
S_0x14760baa0 .scope generate, "pe_row[0]" "pe_row[0]" 7 213, 7 213 0, S_0x147697f10;
 .timescale 0 0;
P_0x60000338e0c0 .param/l "row" 1 7 213, +C4<00>;
S_0x14760bc10 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x14760baa0;
 .timescale 0 0;
P_0x60000338e340 .param/l "col" 1 7 214, +C4<00>;
L_0x600000dc5f10 .functor AND 1, v0x600001497de0_0, L_0x6000017d5f40, C4<1>, C4<1>;
L_0x600000dc5dc0 .functor AND 1, L_0x6000017d6120, v0x600001496880_0, C4<1>, C4<1>;
L_0x600000dc5e30 .functor OR 1, L_0x6000017d6080, L_0x600000dc5dc0, C4<0>, C4<0>;
L_0x600000dc5ce0 .functor AND 1, L_0x14809a4a0, L_0x600000dc5e30, C4<1>, C4<1>;
L_0x600000dc5d50 .functor AND 1, L_0x600000dc5ce0, L_0x6000017d6260, C4<1>, C4<1>;
v0x6000014f6fd0_0 .net *"_ivl_0", 2 0, L_0x6000017d5ea0;  1 drivers
L_0x148098718 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000014f7060_0 .net/2u *"_ivl_11", 2 0, L_0x148098718;  1 drivers
v0x6000014f70f0_0 .net *"_ivl_13", 0 0, L_0x6000017d6080;  1 drivers
L_0x148098760 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000014f7180_0 .net/2u *"_ivl_15", 2 0, L_0x148098760;  1 drivers
v0x6000014f7210_0 .net *"_ivl_17", 0 0, L_0x6000017d6120;  1 drivers
v0x6000014f72a0_0 .net *"_ivl_20", 0 0, L_0x600000dc5dc0;  1 drivers
v0x6000014f7330_0 .net *"_ivl_22", 0 0, L_0x600000dc5e30;  1 drivers
v0x6000014f73c0_0 .net *"_ivl_24", 0 0, L_0x600000dc5ce0;  1 drivers
v0x6000014f7450_0 .net *"_ivl_25", 31 0, L_0x6000017d61c0;  1 drivers
L_0x1480987a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000014f74e0_0 .net *"_ivl_28", 15 0, L_0x1480987a8;  1 drivers
L_0x1480987f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000014f7570_0 .net/2u *"_ivl_29", 31 0, L_0x1480987f0;  1 drivers
L_0x148098688 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000014f7600_0 .net *"_ivl_3", 0 0, L_0x148098688;  1 drivers
v0x6000014f7690_0 .net *"_ivl_31", 0 0, L_0x6000017d6260;  1 drivers
L_0x1480986d0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000014f7720_0 .net/2u *"_ivl_4", 2 0, L_0x1480986d0;  1 drivers
v0x6000014f77b0_0 .net *"_ivl_6", 0 0, L_0x6000017d5f40;  1 drivers
v0x6000014f7840_0 .net "do_clear", 0 0, L_0x600000dc5d50;  1 drivers
v0x6000014f78d0_0 .net "load_weight", 0 0, L_0x600000dc5f10;  1 drivers
v0x6000014f7960_0 .net "weight_in", 7 0, L_0x6000017d5fe0;  1 drivers
L_0x6000017d5ea0 .concat [ 2 1 0 0], v0x600001497d50_0, L_0x148098688;
L_0x6000017d5f40 .cmp/eq 3, L_0x6000017d5ea0, L_0x1480986d0;
L_0x6000017d6080 .cmp/eq 3, v0x6000014edb90_0, L_0x148098718;
L_0x6000017d6120 .cmp/eq 3, v0x6000014edb90_0, L_0x148098760;
L_0x6000017d61c0 .concat [ 16 16 0 0], v0x6000014ed290_0, L_0x1480987a8;
L_0x6000017d6260 .cmp/eq 32, L_0x6000017d61c0, L_0x1480987f0;
S_0x147619c40 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14760bc10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000008cdd80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000008cddc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000014f6490_0 .net *"_ivl_11", 0 0, L_0x6000017d64e0;  1 drivers
v0x6000014f6520_0 .net *"_ivl_12", 15 0, L_0x6000017d6580;  1 drivers
v0x6000014f65b0_0 .net/s *"_ivl_4", 15 0, L_0x6000017d6300;  1 drivers
v0x6000014f6640_0 .net/s *"_ivl_6", 15 0, L_0x6000017d63a0;  1 drivers
v0x6000014f66d0_0 .net/s "a_signed", 7 0, v0x6000014f6880_0;  1 drivers
v0x6000014f6760_0 .net "act_in", 7 0, L_0x600000dc60d0;  alias, 1 drivers
v0x6000014f67f0_0 .var "act_out", 7 0;
v0x6000014f6880_0 .var "act_reg", 7 0;
v0x6000014f6910_0 .net "clear_acc", 0 0, L_0x600000dc5d50;  alias, 1 drivers
v0x6000014f69a0_0 .net "clk", 0 0, v0x600001498ab0_0;  alias, 1 drivers
v0x6000014f6a30_0 .net "enable", 0 0, L_0x600000dc97a0;  alias, 1 drivers
v0x6000014f6ac0_0 .net "load_weight", 0 0, L_0x600000dc5f10;  alias, 1 drivers
v0x6000014f6b50_0 .net/s "product", 15 0, L_0x6000017d6440;  1 drivers
v0x6000014f6be0_0 .net/s "product_ext", 31 0, L_0x6000017d6620;  1 drivers
v0x6000014f6c70_0 .net "psum_in", 31 0, L_0x148098568;  alias, 1 drivers
v0x6000014f6d00_0 .var "psum_out", 31 0;
v0x6000014f6d90_0 .net "rst_n", 0 0, v0x600001499320_0;  alias, 1 drivers
v0x6000014f6e20_0 .net/s "w_signed", 7 0, v0x6000014f6f40_0;  1 drivers
v0x6000014f6eb0_0 .net "weight_in", 7 0, L_0x6000017d5fe0;  alias, 1 drivers
v0x6000014f6f40_0 .var "weight_reg", 7 0;
L_0x6000017d6300 .extend/s 16, v0x6000014f6880_0;
L_0x6000017d63a0 .extend/s 16, v0x6000014f6f40_0;
L_0x6000017d6440 .arith/mult 16, L_0x6000017d6300, L_0x6000017d63a0;
L_0x6000017d64e0 .part L_0x6000017d6440, 15, 1;
LS_0x6000017d6580_0_0 .concat [ 1 1 1 1], L_0x6000017d64e0, L_0x6000017d64e0, L_0x6000017d64e0, L_0x6000017d64e0;
LS_0x6000017d6580_0_4 .concat [ 1 1 1 1], L_0x6000017d64e0, L_0x6000017d64e0, L_0x6000017d64e0, L_0x6000017d64e0;
LS_0x6000017d6580_0_8 .concat [ 1 1 1 1], L_0x6000017d64e0, L_0x6000017d64e0, L_0x6000017d64e0, L_0x6000017d64e0;
LS_0x6000017d6580_0_12 .concat [ 1 1 1 1], L_0x6000017d64e0, L_0x6000017d64e0, L_0x6000017d64e0, L_0x6000017d64e0;
L_0x6000017d6580 .concat [ 4 4 4 4], LS_0x6000017d6580_0_0, LS_0x6000017d6580_0_4, LS_0x6000017d6580_0_8, LS_0x6000017d6580_0_12;
L_0x6000017d6620 .concat [ 16 16 0 0], L_0x6000017d6440, L_0x6000017d6580;
S_0x147619db0 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x14760baa0;
 .timescale 0 0;
P_0x60000338e4c0 .param/l "col" 1 7 214, +C4<01>;
L_0x600000dc5b20 .functor AND 1, v0x600001497de0_0, L_0x6000017d6760, C4<1>, C4<1>;
L_0x600000dc5b90 .functor AND 1, L_0x6000017d6940, v0x600001496880_0, C4<1>, C4<1>;
L_0x600000dc5a40 .functor OR 1, L_0x6000017d68a0, L_0x600000dc5b90, C4<0>, C4<0>;
L_0x600000dc5ab0 .functor AND 1, L_0x14809a4a0, L_0x600000dc5a40, C4<1>, C4<1>;
L_0x600000dc5960 .functor AND 1, L_0x600000dc5ab0, L_0x6000017d6a80, C4<1>, C4<1>;
v0x6000014f85a0_0 .net *"_ivl_0", 2 0, L_0x6000017d66c0;  1 drivers
L_0x1480988c8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000014f8630_0 .net/2u *"_ivl_11", 2 0, L_0x1480988c8;  1 drivers
v0x6000014f86c0_0 .net *"_ivl_13", 0 0, L_0x6000017d68a0;  1 drivers
L_0x148098910 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000014f8750_0 .net/2u *"_ivl_15", 2 0, L_0x148098910;  1 drivers
v0x6000014f87e0_0 .net *"_ivl_17", 0 0, L_0x6000017d6940;  1 drivers
v0x6000014f8870_0 .net *"_ivl_20", 0 0, L_0x600000dc5b90;  1 drivers
v0x6000014f8900_0 .net *"_ivl_22", 0 0, L_0x600000dc5a40;  1 drivers
v0x6000014f8990_0 .net *"_ivl_24", 0 0, L_0x600000dc5ab0;  1 drivers
v0x6000014f8a20_0 .net *"_ivl_25", 31 0, L_0x6000017d69e0;  1 drivers
L_0x148098958 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000014f8ab0_0 .net *"_ivl_28", 15 0, L_0x148098958;  1 drivers
L_0x1480989a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000014f8b40_0 .net/2u *"_ivl_29", 31 0, L_0x1480989a0;  1 drivers
L_0x148098838 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000014f8bd0_0 .net *"_ivl_3", 0 0, L_0x148098838;  1 drivers
v0x6000014f8c60_0 .net *"_ivl_31", 0 0, L_0x6000017d6a80;  1 drivers
L_0x148098880 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x6000014f8cf0_0 .net/2u *"_ivl_4", 2 0, L_0x148098880;  1 drivers
v0x6000014f8d80_0 .net *"_ivl_6", 0 0, L_0x6000017d6760;  1 drivers
v0x6000014f8e10_0 .net "do_clear", 0 0, L_0x600000dc5960;  1 drivers
v0x6000014f8ea0_0 .net "load_weight", 0 0, L_0x600000dc5b20;  1 drivers
v0x6000014f8f30_0 .net "weight_in", 7 0, L_0x6000017d6800;  1 drivers
L_0x6000017d66c0 .concat [ 2 1 0 0], v0x600001497d50_0, L_0x148098838;
L_0x6000017d6760 .cmp/eq 3, L_0x6000017d66c0, L_0x148098880;
L_0x6000017d68a0 .cmp/eq 3, v0x6000014edb90_0, L_0x1480988c8;
L_0x6000017d6940 .cmp/eq 3, v0x6000014edb90_0, L_0x148098910;
L_0x6000017d69e0 .concat [ 16 16 0 0], v0x6000014ed290_0, L_0x148098958;
L_0x6000017d6a80 .cmp/eq 32, L_0x6000017d69e0, L_0x1480989a0;
S_0x14761c0a0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x147619db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000008cde00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000008cde40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000014f79f0_0 .net *"_ivl_11", 0 0, L_0x6000017d6d00;  1 drivers
v0x6000014f7a80_0 .net *"_ivl_12", 15 0, L_0x6000017d6da0;  1 drivers
v0x6000014f7b10_0 .net/s *"_ivl_4", 15 0, L_0x6000017d6b20;  1 drivers
v0x6000014f7ba0_0 .net/s *"_ivl_6", 15 0, L_0x6000017d6bc0;  1 drivers
v0x6000014f7c30_0 .net/s "a_signed", 7 0, v0x6000014f7de0_0;  1 drivers
v0x6000014f7cc0_0 .net "act_in", 7 0, v0x6000014f67f0_0;  alias, 1 drivers
v0x6000014f7d50_0 .var "act_out", 7 0;
v0x6000014f7de0_0 .var "act_reg", 7 0;
v0x6000014f7e70_0 .net "clear_acc", 0 0, L_0x600000dc5960;  alias, 1 drivers
v0x6000014f7f00_0 .net "clk", 0 0, v0x600001498ab0_0;  alias, 1 drivers
v0x6000014f8000_0 .net "enable", 0 0, L_0x600000dc97a0;  alias, 1 drivers
v0x6000014f8090_0 .net "load_weight", 0 0, L_0x600000dc5b20;  alias, 1 drivers
v0x6000014f8120_0 .net/s "product", 15 0, L_0x6000017d6c60;  1 drivers
v0x6000014f81b0_0 .net/s "product_ext", 31 0, L_0x6000017d6e40;  1 drivers
v0x6000014f8240_0 .net "psum_in", 31 0, L_0x1480985b0;  alias, 1 drivers
v0x6000014f82d0_0 .var "psum_out", 31 0;
v0x6000014f8360_0 .net "rst_n", 0 0, v0x600001499320_0;  alias, 1 drivers
v0x6000014f83f0_0 .net/s "w_signed", 7 0, v0x6000014f8510_0;  1 drivers
v0x6000014f8480_0 .net "weight_in", 7 0, L_0x6000017d6800;  alias, 1 drivers
v0x6000014f8510_0 .var "weight_reg", 7 0;
L_0x6000017d6b20 .extend/s 16, v0x6000014f7de0_0;
L_0x6000017d6bc0 .extend/s 16, v0x6000014f8510_0;
L_0x6000017d6c60 .arith/mult 16, L_0x6000017d6b20, L_0x6000017d6bc0;
L_0x6000017d6d00 .part L_0x6000017d6c60, 15, 1;
LS_0x6000017d6da0_0_0 .concat [ 1 1 1 1], L_0x6000017d6d00, L_0x6000017d6d00, L_0x6000017d6d00, L_0x6000017d6d00;
LS_0x6000017d6da0_0_4 .concat [ 1 1 1 1], L_0x6000017d6d00, L_0x6000017d6d00, L_0x6000017d6d00, L_0x6000017d6d00;
LS_0x6000017d6da0_0_8 .concat [ 1 1 1 1], L_0x6000017d6d00, L_0x6000017d6d00, L_0x6000017d6d00, L_0x6000017d6d00;
LS_0x6000017d6da0_0_12 .concat [ 1 1 1 1], L_0x6000017d6d00, L_0x6000017d6d00, L_0x6000017d6d00, L_0x6000017d6d00;
L_0x6000017d6da0 .concat [ 4 4 4 4], LS_0x6000017d6da0_0_0, LS_0x6000017d6da0_0_4, LS_0x6000017d6da0_0_8, LS_0x6000017d6da0_0_12;
L_0x6000017d6e40 .concat [ 16 16 0 0], L_0x6000017d6c60, L_0x6000017d6da0;
S_0x14761c210 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x14760baa0;
 .timescale 0 0;
P_0x60000338e5c0 .param/l "col" 1 7 214, +C4<010>;
L_0x600000dc6a00 .functor AND 1, v0x600001497de0_0, L_0x6000017d6f80, C4<1>, C4<1>;
L_0x600000dc6990 .functor AND 1, L_0x6000017d7160, v0x600001496880_0, C4<1>, C4<1>;
L_0x600000dc6920 .functor OR 1, L_0x6000017d70c0, L_0x600000dc6990, C4<0>, C4<0>;
L_0x600000dc53b0 .functor AND 1, L_0x14809a4a0, L_0x600000dc6920, C4<1>, C4<1>;
L_0x600000dc4e00 .functor AND 1, L_0x600000dc53b0, L_0x6000017d72a0, C4<1>, C4<1>;
v0x6000014f9b00_0 .net *"_ivl_0", 3 0, L_0x6000017d6ee0;  1 drivers
L_0x148098a78 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000014f9b90_0 .net/2u *"_ivl_11", 2 0, L_0x148098a78;  1 drivers
v0x6000014f9c20_0 .net *"_ivl_13", 0 0, L_0x6000017d70c0;  1 drivers
L_0x148098ac0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000014f9cb0_0 .net/2u *"_ivl_15", 2 0, L_0x148098ac0;  1 drivers
v0x6000014f9d40_0 .net *"_ivl_17", 0 0, L_0x6000017d7160;  1 drivers
v0x6000014f9dd0_0 .net *"_ivl_20", 0 0, L_0x600000dc6990;  1 drivers
v0x6000014f9e60_0 .net *"_ivl_22", 0 0, L_0x600000dc6920;  1 drivers
v0x6000014f9ef0_0 .net *"_ivl_24", 0 0, L_0x600000dc53b0;  1 drivers
v0x6000014f9f80_0 .net *"_ivl_25", 31 0, L_0x6000017d7200;  1 drivers
L_0x148098b08 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000014fa010_0 .net *"_ivl_28", 15 0, L_0x148098b08;  1 drivers
L_0x148098b50 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000014fa0a0_0 .net/2u *"_ivl_29", 31 0, L_0x148098b50;  1 drivers
L_0x1480989e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000014fa130_0 .net *"_ivl_3", 1 0, L_0x1480989e8;  1 drivers
v0x6000014fa1c0_0 .net *"_ivl_31", 0 0, L_0x6000017d72a0;  1 drivers
L_0x148098a30 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x6000014fa250_0 .net/2u *"_ivl_4", 3 0, L_0x148098a30;  1 drivers
v0x6000014fa2e0_0 .net *"_ivl_6", 0 0, L_0x6000017d6f80;  1 drivers
v0x6000014fa370_0 .net "do_clear", 0 0, L_0x600000dc4e00;  1 drivers
v0x6000014fa400_0 .net "load_weight", 0 0, L_0x600000dc6a00;  1 drivers
v0x6000014fa490_0 .net "weight_in", 7 0, L_0x6000017d7020;  1 drivers
L_0x6000017d6ee0 .concat [ 2 2 0 0], v0x600001497d50_0, L_0x1480989e8;
L_0x6000017d6f80 .cmp/eq 4, L_0x6000017d6ee0, L_0x148098a30;
L_0x6000017d70c0 .cmp/eq 3, v0x6000014edb90_0, L_0x148098a78;
L_0x6000017d7160 .cmp/eq 3, v0x6000014edb90_0, L_0x148098ac0;
L_0x6000017d7200 .concat [ 16 16 0 0], v0x6000014ed290_0, L_0x148098b08;
L_0x6000017d72a0 .cmp/eq 32, L_0x6000017d7200, L_0x148098b50;
S_0x14760ff40 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14761c210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000008cde80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000008cdec0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000014f8fc0_0 .net *"_ivl_11", 0 0, L_0x6000017d7520;  1 drivers
v0x6000014f9050_0 .net *"_ivl_12", 15 0, L_0x6000017d75c0;  1 drivers
v0x6000014f90e0_0 .net/s *"_ivl_4", 15 0, L_0x6000017d7340;  1 drivers
v0x6000014f9170_0 .net/s *"_ivl_6", 15 0, L_0x6000017d73e0;  1 drivers
v0x6000014f9200_0 .net/s "a_signed", 7 0, v0x6000014f93b0_0;  1 drivers
v0x6000014f9290_0 .net "act_in", 7 0, v0x6000014f7d50_0;  alias, 1 drivers
v0x6000014f9320_0 .var "act_out", 7 0;
v0x6000014f93b0_0 .var "act_reg", 7 0;
v0x6000014f9440_0 .net "clear_acc", 0 0, L_0x600000dc4e00;  alias, 1 drivers
v0x6000014f94d0_0 .net "clk", 0 0, v0x600001498ab0_0;  alias, 1 drivers
v0x6000014f9560_0 .net "enable", 0 0, L_0x600000dc97a0;  alias, 1 drivers
v0x6000014f95f0_0 .net "load_weight", 0 0, L_0x600000dc6a00;  alias, 1 drivers
v0x6000014f9680_0 .net/s "product", 15 0, L_0x6000017d7480;  1 drivers
v0x6000014f9710_0 .net/s "product_ext", 31 0, L_0x6000017d7660;  1 drivers
v0x6000014f97a0_0 .net "psum_in", 31 0, L_0x1480985f8;  alias, 1 drivers
v0x6000014f9830_0 .var "psum_out", 31 0;
v0x6000014f98c0_0 .net "rst_n", 0 0, v0x600001499320_0;  alias, 1 drivers
v0x6000014f9950_0 .net/s "w_signed", 7 0, v0x6000014f9a70_0;  1 drivers
v0x6000014f99e0_0 .net "weight_in", 7 0, L_0x6000017d7020;  alias, 1 drivers
v0x6000014f9a70_0 .var "weight_reg", 7 0;
L_0x6000017d7340 .extend/s 16, v0x6000014f93b0_0;
L_0x6000017d73e0 .extend/s 16, v0x6000014f9a70_0;
L_0x6000017d7480 .arith/mult 16, L_0x6000017d7340, L_0x6000017d73e0;
L_0x6000017d7520 .part L_0x6000017d7480, 15, 1;
LS_0x6000017d75c0_0_0 .concat [ 1 1 1 1], L_0x6000017d7520, L_0x6000017d7520, L_0x6000017d7520, L_0x6000017d7520;
LS_0x6000017d75c0_0_4 .concat [ 1 1 1 1], L_0x6000017d7520, L_0x6000017d7520, L_0x6000017d7520, L_0x6000017d7520;
LS_0x6000017d75c0_0_8 .concat [ 1 1 1 1], L_0x6000017d7520, L_0x6000017d7520, L_0x6000017d7520, L_0x6000017d7520;
LS_0x6000017d75c0_0_12 .concat [ 1 1 1 1], L_0x6000017d7520, L_0x6000017d7520, L_0x6000017d7520, L_0x6000017d7520;
L_0x6000017d75c0 .concat [ 4 4 4 4], LS_0x6000017d75c0_0_0, LS_0x6000017d75c0_0_4, LS_0x6000017d75c0_0_8, LS_0x6000017d75c0_0_12;
L_0x6000017d7660 .concat [ 16 16 0 0], L_0x6000017d7480, L_0x6000017d75c0;
S_0x1476100b0 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x14760baa0;
 .timescale 0 0;
P_0x60000338e480 .param/l "col" 1 7 214, +C4<011>;
L_0x600000dc40e0 .functor AND 1, v0x600001497de0_0, L_0x6000017d77a0, C4<1>, C4<1>;
L_0x600000dc4f50 .functor AND 1, L_0x6000017d7980, v0x600001496880_0, C4<1>, C4<1>;
L_0x600000dc4ee0 .functor OR 1, L_0x6000017d78e0, L_0x600000dc4f50, C4<0>, C4<0>;
L_0x600000dc4e70 .functor AND 1, L_0x14809a4a0, L_0x600000dc4ee0, C4<1>, C4<1>;
L_0x600000dc52d0 .functor AND 1, L_0x600000dc4e70, L_0x6000017d7ac0, C4<1>, C4<1>;
v0x6000014fb060_0 .net *"_ivl_0", 3 0, L_0x6000017d7700;  1 drivers
L_0x148098c28 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000014fb0f0_0 .net/2u *"_ivl_11", 2 0, L_0x148098c28;  1 drivers
v0x6000014fb180_0 .net *"_ivl_13", 0 0, L_0x6000017d78e0;  1 drivers
L_0x148098c70 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000014fb210_0 .net/2u *"_ivl_15", 2 0, L_0x148098c70;  1 drivers
v0x6000014fb2a0_0 .net *"_ivl_17", 0 0, L_0x6000017d7980;  1 drivers
v0x6000014fb330_0 .net *"_ivl_20", 0 0, L_0x600000dc4f50;  1 drivers
v0x6000014fb3c0_0 .net *"_ivl_22", 0 0, L_0x600000dc4ee0;  1 drivers
v0x6000014fb450_0 .net *"_ivl_24", 0 0, L_0x600000dc4e70;  1 drivers
v0x6000014fb4e0_0 .net *"_ivl_25", 31 0, L_0x6000017d7a20;  1 drivers
L_0x148098cb8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000014fb570_0 .net *"_ivl_28", 15 0, L_0x148098cb8;  1 drivers
L_0x148098d00 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000014fb600_0 .net/2u *"_ivl_29", 31 0, L_0x148098d00;  1 drivers
L_0x148098b98 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000014fb690_0 .net *"_ivl_3", 1 0, L_0x148098b98;  1 drivers
v0x6000014fb720_0 .net *"_ivl_31", 0 0, L_0x6000017d7ac0;  1 drivers
L_0x148098be0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x6000014fb7b0_0 .net/2u *"_ivl_4", 3 0, L_0x148098be0;  1 drivers
v0x6000014fb840_0 .net *"_ivl_6", 0 0, L_0x6000017d77a0;  1 drivers
v0x6000014fb8d0_0 .net "do_clear", 0 0, L_0x600000dc52d0;  1 drivers
v0x6000014fb960_0 .net "load_weight", 0 0, L_0x600000dc40e0;  1 drivers
v0x6000014fb9f0_0 .net "weight_in", 7 0, L_0x6000017d7840;  1 drivers
L_0x6000017d7700 .concat [ 2 2 0 0], v0x600001497d50_0, L_0x148098b98;
L_0x6000017d77a0 .cmp/eq 4, L_0x6000017d7700, L_0x148098be0;
L_0x6000017d78e0 .cmp/eq 3, v0x6000014edb90_0, L_0x148098c28;
L_0x6000017d7980 .cmp/eq 3, v0x6000014edb90_0, L_0x148098c70;
L_0x6000017d7a20 .concat [ 16 16 0 0], v0x6000014ed290_0, L_0x148098cb8;
L_0x6000017d7ac0 .cmp/eq 32, L_0x6000017d7a20, L_0x148098d00;
S_0x147604b10 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x1476100b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000008ce000 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000008ce040 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000014fa520_0 .net *"_ivl_11", 0 0, L_0x6000017d7d40;  1 drivers
v0x6000014fa5b0_0 .net *"_ivl_12", 15 0, L_0x6000017d7de0;  1 drivers
v0x6000014fa640_0 .net/s *"_ivl_4", 15 0, L_0x6000017d7b60;  1 drivers
v0x6000014fa6d0_0 .net/s *"_ivl_6", 15 0, L_0x6000017d7c00;  1 drivers
v0x6000014fa760_0 .net/s "a_signed", 7 0, v0x6000014fa910_0;  1 drivers
v0x6000014fa7f0_0 .net "act_in", 7 0, v0x6000014f9320_0;  alias, 1 drivers
v0x6000014fa880_0 .var "act_out", 7 0;
v0x6000014fa910_0 .var "act_reg", 7 0;
v0x6000014fa9a0_0 .net "clear_acc", 0 0, L_0x600000dc52d0;  alias, 1 drivers
v0x6000014faa30_0 .net "clk", 0 0, v0x600001498ab0_0;  alias, 1 drivers
v0x6000014faac0_0 .net "enable", 0 0, L_0x600000dc97a0;  alias, 1 drivers
v0x6000014fab50_0 .net "load_weight", 0 0, L_0x600000dc40e0;  alias, 1 drivers
v0x6000014fabe0_0 .net/s "product", 15 0, L_0x6000017d7ca0;  1 drivers
v0x6000014fac70_0 .net/s "product_ext", 31 0, L_0x6000017d7e80;  1 drivers
v0x6000014fad00_0 .net "psum_in", 31 0, L_0x148098640;  alias, 1 drivers
v0x6000014fad90_0 .var "psum_out", 31 0;
v0x6000014fae20_0 .net "rst_n", 0 0, v0x600001499320_0;  alias, 1 drivers
v0x6000014faeb0_0 .net/s "w_signed", 7 0, v0x6000014fafd0_0;  1 drivers
v0x6000014faf40_0 .net "weight_in", 7 0, L_0x6000017d7840;  alias, 1 drivers
v0x6000014fafd0_0 .var "weight_reg", 7 0;
L_0x6000017d7b60 .extend/s 16, v0x6000014fa910_0;
L_0x6000017d7c00 .extend/s 16, v0x6000014fafd0_0;
L_0x6000017d7ca0 .arith/mult 16, L_0x6000017d7b60, L_0x6000017d7c00;
L_0x6000017d7d40 .part L_0x6000017d7ca0, 15, 1;
LS_0x6000017d7de0_0_0 .concat [ 1 1 1 1], L_0x6000017d7d40, L_0x6000017d7d40, L_0x6000017d7d40, L_0x6000017d7d40;
LS_0x6000017d7de0_0_4 .concat [ 1 1 1 1], L_0x6000017d7d40, L_0x6000017d7d40, L_0x6000017d7d40, L_0x6000017d7d40;
LS_0x6000017d7de0_0_8 .concat [ 1 1 1 1], L_0x6000017d7d40, L_0x6000017d7d40, L_0x6000017d7d40, L_0x6000017d7d40;
LS_0x6000017d7de0_0_12 .concat [ 1 1 1 1], L_0x6000017d7d40, L_0x6000017d7d40, L_0x6000017d7d40, L_0x6000017d7d40;
L_0x6000017d7de0 .concat [ 4 4 4 4], LS_0x6000017d7de0_0_0, LS_0x6000017d7de0_0_4, LS_0x6000017d7de0_0_8, LS_0x6000017d7de0_0_12;
L_0x6000017d7e80 .concat [ 16 16 0 0], L_0x6000017d7ca0, L_0x6000017d7de0;
S_0x147604c80 .scope generate, "pe_row[1]" "pe_row[1]" 7 213, 7 213 0, S_0x147697f10;
 .timescale 0 0;
P_0x60000338e780 .param/l "row" 1 7 213, +C4<01>;
S_0x147616100 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x147604c80;
 .timescale 0 0;
P_0x60000338e800 .param/l "col" 1 7 214, +C4<00>;
L_0x600000dc7410 .functor AND 1, v0x600001497de0_0, L_0x6000017d3b60, C4<1>, C4<1>;
L_0x600000dc74f0 .functor AND 1, L_0x6000017d3e80, v0x600001496880_0, C4<1>, C4<1>;
L_0x600000dc7560 .functor OR 1, L_0x6000017d37a0, L_0x600000dc74f0, C4<0>, C4<0>;
L_0x600000dc75d0 .functor AND 1, L_0x14809a4a0, L_0x600000dc7560, C4<1>, C4<1>;
L_0x600000dc7640 .functor AND 1, L_0x600000dc75d0, L_0x6000017d3d40, C4<1>, C4<1>;
v0x6000014fc630_0 .net *"_ivl_0", 2 0, L_0x6000017d7f20;  1 drivers
L_0x148098dd8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000014fc6c0_0 .net/2u *"_ivl_11", 2 0, L_0x148098dd8;  1 drivers
v0x6000014fc750_0 .net *"_ivl_13", 0 0, L_0x6000017d37a0;  1 drivers
L_0x148098e20 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000014fc7e0_0 .net/2u *"_ivl_15", 2 0, L_0x148098e20;  1 drivers
v0x6000014fc870_0 .net *"_ivl_17", 0 0, L_0x6000017d3e80;  1 drivers
v0x6000014fc900_0 .net *"_ivl_20", 0 0, L_0x600000dc74f0;  1 drivers
v0x6000014fc990_0 .net *"_ivl_22", 0 0, L_0x600000dc7560;  1 drivers
v0x6000014fca20_0 .net *"_ivl_24", 0 0, L_0x600000dc75d0;  1 drivers
v0x6000014fcab0_0 .net *"_ivl_25", 31 0, L_0x6000017d3660;  1 drivers
L_0x148098e68 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000014fcb40_0 .net *"_ivl_28", 15 0, L_0x148098e68;  1 drivers
L_0x148098eb0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000014fcbd0_0 .net/2u *"_ivl_29", 31 0, L_0x148098eb0;  1 drivers
L_0x148098d48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000014fcc60_0 .net *"_ivl_3", 0 0, L_0x148098d48;  1 drivers
v0x6000014fccf0_0 .net *"_ivl_31", 0 0, L_0x6000017d3d40;  1 drivers
L_0x148098d90 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000014fcd80_0 .net/2u *"_ivl_4", 2 0, L_0x148098d90;  1 drivers
v0x6000014fce10_0 .net *"_ivl_6", 0 0, L_0x6000017d3b60;  1 drivers
v0x6000014fcea0_0 .net "do_clear", 0 0, L_0x600000dc7640;  1 drivers
v0x6000014fcf30_0 .net "load_weight", 0 0, L_0x600000dc7410;  1 drivers
v0x6000014fcfc0_0 .net "weight_in", 7 0, L_0x6000017d3a20;  1 drivers
L_0x6000017d7f20 .concat [ 2 1 0 0], v0x600001497d50_0, L_0x148098d48;
L_0x6000017d3b60 .cmp/eq 3, L_0x6000017d7f20, L_0x148098d90;
L_0x6000017d37a0 .cmp/eq 3, v0x6000014edb90_0, L_0x148098dd8;
L_0x6000017d3e80 .cmp/eq 3, v0x6000014edb90_0, L_0x148098e20;
L_0x6000017d3660 .concat [ 16 16 0 0], v0x6000014ed290_0, L_0x148098e68;
L_0x6000017d3d40 .cmp/eq 32, L_0x6000017d3660, L_0x148098eb0;
S_0x147616270 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x147616100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000008ce080 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000008ce0c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000014fba80_0 .net *"_ivl_11", 0 0, L_0x6000017d3ac0;  1 drivers
v0x6000014fbb10_0 .net *"_ivl_12", 15 0, L_0x6000017d32a0;  1 drivers
v0x6000014fbba0_0 .net/s *"_ivl_4", 15 0, L_0x6000017d3520;  1 drivers
v0x6000014fbc30_0 .net/s *"_ivl_6", 15 0, L_0x6000017d3c00;  1 drivers
v0x6000014fbcc0_0 .net/s "a_signed", 7 0, v0x6000014fbe70_0;  1 drivers
v0x6000014fbd50_0 .net "act_in", 7 0, L_0x600000dc5f80;  alias, 1 drivers
v0x6000014fbde0_0 .var "act_out", 7 0;
v0x6000014fbe70_0 .var "act_reg", 7 0;
v0x6000014fbf00_0 .net "clear_acc", 0 0, L_0x600000dc7640;  alias, 1 drivers
v0x6000014fc000_0 .net "clk", 0 0, v0x600001498ab0_0;  alias, 1 drivers
v0x6000014fc090_0 .net "enable", 0 0, L_0x600000dc97a0;  alias, 1 drivers
v0x6000014fc120_0 .net "load_weight", 0 0, L_0x600000dc7410;  alias, 1 drivers
v0x6000014fc1b0_0 .net/s "product", 15 0, L_0x6000017d3200;  1 drivers
v0x6000014fc240_0 .net/s "product_ext", 31 0, L_0x6000017d3980;  1 drivers
v0x6000014fc2d0_0 .net "psum_in", 31 0, v0x6000014f6d00_0;  alias, 1 drivers
v0x6000014fc360_0 .var "psum_out", 31 0;
v0x6000014fc3f0_0 .net "rst_n", 0 0, v0x600001499320_0;  alias, 1 drivers
v0x6000014fc480_0 .net/s "w_signed", 7 0, v0x6000014fc5a0_0;  1 drivers
v0x6000014fc510_0 .net "weight_in", 7 0, L_0x6000017d3a20;  alias, 1 drivers
v0x6000014fc5a0_0 .var "weight_reg", 7 0;
L_0x6000017d3520 .extend/s 16, v0x6000014fbe70_0;
L_0x6000017d3c00 .extend/s 16, v0x6000014fc5a0_0;
L_0x6000017d3200 .arith/mult 16, L_0x6000017d3520, L_0x6000017d3c00;
L_0x6000017d3ac0 .part L_0x6000017d3200, 15, 1;
LS_0x6000017d32a0_0_0 .concat [ 1 1 1 1], L_0x6000017d3ac0, L_0x6000017d3ac0, L_0x6000017d3ac0, L_0x6000017d3ac0;
LS_0x6000017d32a0_0_4 .concat [ 1 1 1 1], L_0x6000017d3ac0, L_0x6000017d3ac0, L_0x6000017d3ac0, L_0x6000017d3ac0;
LS_0x6000017d32a0_0_8 .concat [ 1 1 1 1], L_0x6000017d3ac0, L_0x6000017d3ac0, L_0x6000017d3ac0, L_0x6000017d3ac0;
LS_0x6000017d32a0_0_12 .concat [ 1 1 1 1], L_0x6000017d3ac0, L_0x6000017d3ac0, L_0x6000017d3ac0, L_0x6000017d3ac0;
L_0x6000017d32a0 .concat [ 4 4 4 4], LS_0x6000017d32a0_0_0, LS_0x6000017d32a0_0_4, LS_0x6000017d32a0_0_8, LS_0x6000017d32a0_0_12;
L_0x6000017d3980 .concat [ 16 16 0 0], L_0x6000017d3200, L_0x6000017d32a0;
S_0x14769a180 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x147604c80;
 .timescale 0 0;
P_0x60000338e440 .param/l "col" 1 7 214, +C4<01>;
L_0x600000dc7790 .functor AND 1, v0x600001497de0_0, L_0x6000017d3840, C4<1>, C4<1>;
L_0x600000dc7800 .functor AND 1, L_0x6000017d3480, v0x600001496880_0, C4<1>, C4<1>;
L_0x600000dc7870 .functor OR 1, L_0x6000017d3700, L_0x600000dc7800, C4<0>, C4<0>;
L_0x600000dc78e0 .functor AND 1, L_0x14809a4a0, L_0x600000dc7870, C4<1>, C4<1>;
L_0x600000dc7950 .functor AND 1, L_0x600000dc78e0, L_0x6000017d30c0, C4<1>, C4<1>;
v0x6000014fdb90_0 .net *"_ivl_0", 2 0, L_0x6000017d3340;  1 drivers
L_0x148098f88 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000014fdc20_0 .net/2u *"_ivl_11", 2 0, L_0x148098f88;  1 drivers
v0x6000014fdcb0_0 .net *"_ivl_13", 0 0, L_0x6000017d3700;  1 drivers
L_0x148098fd0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000014fdd40_0 .net/2u *"_ivl_15", 2 0, L_0x148098fd0;  1 drivers
v0x6000014fddd0_0 .net *"_ivl_17", 0 0, L_0x6000017d3480;  1 drivers
v0x6000014fde60_0 .net *"_ivl_20", 0 0, L_0x600000dc7800;  1 drivers
v0x6000014fdef0_0 .net *"_ivl_22", 0 0, L_0x600000dc7870;  1 drivers
v0x6000014fdf80_0 .net *"_ivl_24", 0 0, L_0x600000dc78e0;  1 drivers
v0x6000014fe010_0 .net *"_ivl_25", 31 0, L_0x6000017d35c0;  1 drivers
L_0x148099018 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000014fe0a0_0 .net *"_ivl_28", 15 0, L_0x148099018;  1 drivers
L_0x148099060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000014fe130_0 .net/2u *"_ivl_29", 31 0, L_0x148099060;  1 drivers
L_0x148098ef8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000014fe1c0_0 .net *"_ivl_3", 0 0, L_0x148098ef8;  1 drivers
v0x6000014fe250_0 .net *"_ivl_31", 0 0, L_0x6000017d30c0;  1 drivers
L_0x148098f40 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x6000014fe2e0_0 .net/2u *"_ivl_4", 2 0, L_0x148098f40;  1 drivers
v0x6000014fe370_0 .net *"_ivl_6", 0 0, L_0x6000017d3840;  1 drivers
v0x6000014fe400_0 .net "do_clear", 0 0, L_0x600000dc7950;  1 drivers
v0x6000014fe490_0 .net "load_weight", 0 0, L_0x600000dc7790;  1 drivers
v0x6000014fe520_0 .net "weight_in", 7 0, L_0x6000017d33e0;  1 drivers
L_0x6000017d3340 .concat [ 2 1 0 0], v0x600001497d50_0, L_0x148098ef8;
L_0x6000017d3840 .cmp/eq 3, L_0x6000017d3340, L_0x148098f40;
L_0x6000017d3700 .cmp/eq 3, v0x6000014edb90_0, L_0x148098f88;
L_0x6000017d3480 .cmp/eq 3, v0x6000014edb90_0, L_0x148098fd0;
L_0x6000017d35c0 .concat [ 16 16 0 0], v0x6000014ed290_0, L_0x148099018;
L_0x6000017d30c0 .cmp/eq 32, L_0x6000017d35c0, L_0x148099060;
S_0x14769a2f0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14769a180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000008ce100 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000008ce140 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000014fd050_0 .net *"_ivl_11", 0 0, L_0x6000017d2e40;  1 drivers
v0x6000014fd0e0_0 .net *"_ivl_12", 15 0, L_0x6000017d2ee0;  1 drivers
v0x6000014fd170_0 .net/s *"_ivl_4", 15 0, L_0x6000017d3160;  1 drivers
v0x6000014fd200_0 .net/s *"_ivl_6", 15 0, L_0x6000017d2f80;  1 drivers
v0x6000014fd290_0 .net/s "a_signed", 7 0, v0x6000014fd440_0;  1 drivers
v0x6000014fd320_0 .net "act_in", 7 0, v0x6000014fbde0_0;  alias, 1 drivers
v0x6000014fd3b0_0 .var "act_out", 7 0;
v0x6000014fd440_0 .var "act_reg", 7 0;
v0x6000014fd4d0_0 .net "clear_acc", 0 0, L_0x600000dc7950;  alias, 1 drivers
v0x6000014fd560_0 .net "clk", 0 0, v0x600001498ab0_0;  alias, 1 drivers
v0x6000014fd5f0_0 .net "enable", 0 0, L_0x600000dc97a0;  alias, 1 drivers
v0x6000014fd680_0 .net "load_weight", 0 0, L_0x600000dc7790;  alias, 1 drivers
v0x6000014fd710_0 .net/s "product", 15 0, L_0x6000017d3020;  1 drivers
v0x6000014fd7a0_0 .net/s "product_ext", 31 0, L_0x6000017d2d00;  1 drivers
v0x6000014fd830_0 .net "psum_in", 31 0, v0x6000014f82d0_0;  alias, 1 drivers
v0x6000014fd8c0_0 .var "psum_out", 31 0;
v0x6000014fd950_0 .net "rst_n", 0 0, v0x600001499320_0;  alias, 1 drivers
v0x6000014fd9e0_0 .net/s "w_signed", 7 0, v0x6000014fdb00_0;  1 drivers
v0x6000014fda70_0 .net "weight_in", 7 0, L_0x6000017d33e0;  alias, 1 drivers
v0x6000014fdb00_0 .var "weight_reg", 7 0;
L_0x6000017d3160 .extend/s 16, v0x6000014fd440_0;
L_0x6000017d2f80 .extend/s 16, v0x6000014fdb00_0;
L_0x6000017d3020 .arith/mult 16, L_0x6000017d3160, L_0x6000017d2f80;
L_0x6000017d2e40 .part L_0x6000017d3020, 15, 1;
LS_0x6000017d2ee0_0_0 .concat [ 1 1 1 1], L_0x6000017d2e40, L_0x6000017d2e40, L_0x6000017d2e40, L_0x6000017d2e40;
LS_0x6000017d2ee0_0_4 .concat [ 1 1 1 1], L_0x6000017d2e40, L_0x6000017d2e40, L_0x6000017d2e40, L_0x6000017d2e40;
LS_0x6000017d2ee0_0_8 .concat [ 1 1 1 1], L_0x6000017d2e40, L_0x6000017d2e40, L_0x6000017d2e40, L_0x6000017d2e40;
LS_0x6000017d2ee0_0_12 .concat [ 1 1 1 1], L_0x6000017d2e40, L_0x6000017d2e40, L_0x6000017d2e40, L_0x6000017d2e40;
L_0x6000017d2ee0 .concat [ 4 4 4 4], LS_0x6000017d2ee0_0_0, LS_0x6000017d2ee0_0_4, LS_0x6000017d2ee0_0_8, LS_0x6000017d2ee0_0_12;
L_0x6000017d2d00 .concat [ 16 16 0 0], L_0x6000017d3020, L_0x6000017d2ee0;
S_0x1476947c0 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x147604c80;
 .timescale 0 0;
P_0x60000338e9c0 .param/l "col" 1 7 214, +C4<010>;
L_0x600000dc7aa0 .functor AND 1, v0x600001497de0_0, L_0x6000017d2bc0, C4<1>, C4<1>;
L_0x600000dc7480 .functor AND 1, L_0x6000017d2b20, v0x600001496880_0, C4<1>, C4<1>;
L_0x600000dc7b10 .functor OR 1, L_0x6000017d2a80, L_0x600000dc7480, C4<0>, C4<0>;
L_0x600000dc7b80 .functor AND 1, L_0x14809a4a0, L_0x600000dc7b10, C4<1>, C4<1>;
L_0x600000dc7bf0 .functor AND 1, L_0x600000dc7b80, L_0x6000017d29e0, C4<1>, C4<1>;
v0x6000014ff0f0_0 .net *"_ivl_0", 3 0, L_0x6000017d2da0;  1 drivers
L_0x148099138 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000014ff180_0 .net/2u *"_ivl_11", 2 0, L_0x148099138;  1 drivers
v0x6000014ff210_0 .net *"_ivl_13", 0 0, L_0x6000017d2a80;  1 drivers
L_0x148099180 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000014ff2a0_0 .net/2u *"_ivl_15", 2 0, L_0x148099180;  1 drivers
v0x6000014ff330_0 .net *"_ivl_17", 0 0, L_0x6000017d2b20;  1 drivers
v0x6000014ff3c0_0 .net *"_ivl_20", 0 0, L_0x600000dc7480;  1 drivers
v0x6000014ff450_0 .net *"_ivl_22", 0 0, L_0x600000dc7b10;  1 drivers
v0x6000014ff4e0_0 .net *"_ivl_24", 0 0, L_0x600000dc7b80;  1 drivers
v0x6000014ff570_0 .net *"_ivl_25", 31 0, L_0x6000017d2940;  1 drivers
L_0x1480991c8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000014ff600_0 .net *"_ivl_28", 15 0, L_0x1480991c8;  1 drivers
L_0x148099210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000014ff690_0 .net/2u *"_ivl_29", 31 0, L_0x148099210;  1 drivers
L_0x1480990a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000014ff720_0 .net *"_ivl_3", 1 0, L_0x1480990a8;  1 drivers
v0x6000014ff7b0_0 .net *"_ivl_31", 0 0, L_0x6000017d29e0;  1 drivers
L_0x1480990f0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x6000014ff840_0 .net/2u *"_ivl_4", 3 0, L_0x1480990f0;  1 drivers
v0x6000014ff8d0_0 .net *"_ivl_6", 0 0, L_0x6000017d2bc0;  1 drivers
v0x6000014ff960_0 .net "do_clear", 0 0, L_0x600000dc7bf0;  1 drivers
v0x6000014ff9f0_0 .net "load_weight", 0 0, L_0x600000dc7aa0;  1 drivers
v0x6000014ffa80_0 .net "weight_in", 7 0, L_0x6000017d2c60;  1 drivers
L_0x6000017d2da0 .concat [ 2 2 0 0], v0x600001497d50_0, L_0x1480990a8;
L_0x6000017d2bc0 .cmp/eq 4, L_0x6000017d2da0, L_0x1480990f0;
L_0x6000017d2a80 .cmp/eq 3, v0x6000014edb90_0, L_0x148099138;
L_0x6000017d2b20 .cmp/eq 3, v0x6000014edb90_0, L_0x148099180;
L_0x6000017d2940 .concat [ 16 16 0 0], v0x6000014ed290_0, L_0x1480991c8;
L_0x6000017d29e0 .cmp/eq 32, L_0x6000017d2940, L_0x148099210;
S_0x147694930 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x1476947c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000008ce200 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000008ce240 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000014fe5b0_0 .net *"_ivl_11", 0 0, L_0x6000017d21c0;  1 drivers
v0x6000014fe640_0 .net *"_ivl_12", 15 0, L_0x6000017d1fe0;  1 drivers
v0x6000014fe6d0_0 .net/s *"_ivl_4", 15 0, L_0x6000017d2620;  1 drivers
v0x6000014fe760_0 .net/s *"_ivl_6", 15 0, L_0x6000017d26c0;  1 drivers
v0x6000014fe7f0_0 .net/s "a_signed", 7 0, v0x6000014fe9a0_0;  1 drivers
v0x6000014fe880_0 .net "act_in", 7 0, v0x6000014fd3b0_0;  alias, 1 drivers
v0x6000014fe910_0 .var "act_out", 7 0;
v0x6000014fe9a0_0 .var "act_reg", 7 0;
v0x6000014fea30_0 .net "clear_acc", 0 0, L_0x600000dc7bf0;  alias, 1 drivers
v0x6000014feac0_0 .net "clk", 0 0, v0x600001498ab0_0;  alias, 1 drivers
v0x6000014feb50_0 .net "enable", 0 0, L_0x600000dc97a0;  alias, 1 drivers
v0x6000014febe0_0 .net "load_weight", 0 0, L_0x600000dc7aa0;  alias, 1 drivers
v0x6000014fec70_0 .net/s "product", 15 0, L_0x6000017d2120;  1 drivers
v0x6000014fed00_0 .net/s "product_ext", 31 0, L_0x6000017d2080;  1 drivers
v0x6000014fed90_0 .net "psum_in", 31 0, v0x6000014f9830_0;  alias, 1 drivers
v0x6000014fee20_0 .var "psum_out", 31 0;
v0x6000014feeb0_0 .net "rst_n", 0 0, v0x600001499320_0;  alias, 1 drivers
v0x6000014fef40_0 .net/s "w_signed", 7 0, v0x6000014ff060_0;  1 drivers
v0x6000014fefd0_0 .net "weight_in", 7 0, L_0x6000017d2c60;  alias, 1 drivers
v0x6000014ff060_0 .var "weight_reg", 7 0;
L_0x6000017d2620 .extend/s 16, v0x6000014fe9a0_0;
L_0x6000017d26c0 .extend/s 16, v0x6000014ff060_0;
L_0x6000017d2120 .arith/mult 16, L_0x6000017d2620, L_0x6000017d26c0;
L_0x6000017d21c0 .part L_0x6000017d2120, 15, 1;
LS_0x6000017d1fe0_0_0 .concat [ 1 1 1 1], L_0x6000017d21c0, L_0x6000017d21c0, L_0x6000017d21c0, L_0x6000017d21c0;
LS_0x6000017d1fe0_0_4 .concat [ 1 1 1 1], L_0x6000017d21c0, L_0x6000017d21c0, L_0x6000017d21c0, L_0x6000017d21c0;
LS_0x6000017d1fe0_0_8 .concat [ 1 1 1 1], L_0x6000017d21c0, L_0x6000017d21c0, L_0x6000017d21c0, L_0x6000017d21c0;
LS_0x6000017d1fe0_0_12 .concat [ 1 1 1 1], L_0x6000017d21c0, L_0x6000017d21c0, L_0x6000017d21c0, L_0x6000017d21c0;
L_0x6000017d1fe0 .concat [ 4 4 4 4], LS_0x6000017d1fe0_0_0, LS_0x6000017d1fe0_0_4, LS_0x6000017d1fe0_0_8, LS_0x6000017d1fe0_0_12;
L_0x6000017d2080 .concat [ 16 16 0 0], L_0x6000017d2120, L_0x6000017d1fe0;
S_0x147692170 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x147604c80;
 .timescale 0 0;
P_0x60000338eac0 .param/l "col" 1 7 214, +C4<011>;
L_0x600000dc7d40 .functor AND 1, v0x600001497de0_0, L_0x6000017d1f40, C4<1>, C4<1>;
L_0x600000dc7db0 .functor AND 1, L_0x6000017d1c20, v0x600001496880_0, C4<1>, C4<1>;
L_0x600000dc7e20 .functor OR 1, L_0x6000017d1e00, L_0x600000dc7db0, C4<0>, C4<0>;
L_0x600000dc7e90 .functor AND 1, L_0x14809a4a0, L_0x600000dc7e20, C4<1>, C4<1>;
L_0x600000dc7f00 .functor AND 1, L_0x600000dc7e90, L_0x6000017d1ae0, C4<1>, C4<1>;
v0x6000014e06c0_0 .net *"_ivl_0", 3 0, L_0x6000017d1ea0;  1 drivers
L_0x1480992e8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000014e0750_0 .net/2u *"_ivl_11", 2 0, L_0x1480992e8;  1 drivers
v0x6000014e07e0_0 .net *"_ivl_13", 0 0, L_0x6000017d1e00;  1 drivers
L_0x148099330 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000014e0870_0 .net/2u *"_ivl_15", 2 0, L_0x148099330;  1 drivers
v0x6000014e0900_0 .net *"_ivl_17", 0 0, L_0x6000017d1c20;  1 drivers
v0x6000014e0990_0 .net *"_ivl_20", 0 0, L_0x600000dc7db0;  1 drivers
v0x6000014e0a20_0 .net *"_ivl_22", 0 0, L_0x600000dc7e20;  1 drivers
v0x6000014e0ab0_0 .net *"_ivl_24", 0 0, L_0x600000dc7e90;  1 drivers
v0x6000014e0b40_0 .net *"_ivl_25", 31 0, L_0x6000017d1cc0;  1 drivers
L_0x148099378 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000014e0bd0_0 .net *"_ivl_28", 15 0, L_0x148099378;  1 drivers
L_0x1480993c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000014e0c60_0 .net/2u *"_ivl_29", 31 0, L_0x1480993c0;  1 drivers
L_0x148099258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000014e0cf0_0 .net *"_ivl_3", 1 0, L_0x148099258;  1 drivers
v0x6000014e0d80_0 .net *"_ivl_31", 0 0, L_0x6000017d1ae0;  1 drivers
L_0x1480992a0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x6000014e0e10_0 .net/2u *"_ivl_4", 3 0, L_0x1480992a0;  1 drivers
v0x6000014e0ea0_0 .net *"_ivl_6", 0 0, L_0x6000017d1f40;  1 drivers
v0x6000014e0f30_0 .net "do_clear", 0 0, L_0x600000dc7f00;  1 drivers
v0x6000014e0fc0_0 .net "load_weight", 0 0, L_0x600000dc7d40;  1 drivers
v0x6000014e1050_0 .net "weight_in", 7 0, L_0x6000017d1d60;  1 drivers
L_0x6000017d1ea0 .concat [ 2 2 0 0], v0x600001497d50_0, L_0x148099258;
L_0x6000017d1f40 .cmp/eq 4, L_0x6000017d1ea0, L_0x1480992a0;
L_0x6000017d1e00 .cmp/eq 3, v0x6000014edb90_0, L_0x1480992e8;
L_0x6000017d1c20 .cmp/eq 3, v0x6000014edb90_0, L_0x148099330;
L_0x6000017d1cc0 .concat [ 16 16 0 0], v0x6000014ed290_0, L_0x148099378;
L_0x6000017d1ae0 .cmp/eq 32, L_0x6000017d1cc0, L_0x1480993c0;
S_0x1476922e0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x147692170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000008cdf00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000008cdf40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000014ffb10_0 .net *"_ivl_11", 0 0, L_0x6000017d1860;  1 drivers
v0x6000014ffba0_0 .net *"_ivl_12", 15 0, L_0x6000017d1900;  1 drivers
v0x6000014ffc30_0 .net/s *"_ivl_4", 15 0, L_0x6000017d1b80;  1 drivers
v0x6000014ffcc0_0 .net/s *"_ivl_6", 15 0, L_0x6000017d19a0;  1 drivers
v0x6000014ffd50_0 .net/s "a_signed", 7 0, v0x6000014fff00_0;  1 drivers
v0x6000014ffde0_0 .net "act_in", 7 0, v0x6000014fe910_0;  alias, 1 drivers
v0x6000014ffe70_0 .var "act_out", 7 0;
v0x6000014fff00_0 .var "act_reg", 7 0;
v0x6000014e0000_0 .net "clear_acc", 0 0, L_0x600000dc7f00;  alias, 1 drivers
v0x6000014e0090_0 .net "clk", 0 0, v0x600001498ab0_0;  alias, 1 drivers
v0x6000014e0120_0 .net "enable", 0 0, L_0x600000dc97a0;  alias, 1 drivers
v0x6000014e01b0_0 .net "load_weight", 0 0, L_0x600000dc7d40;  alias, 1 drivers
v0x6000014e0240_0 .net/s "product", 15 0, L_0x6000017d1a40;  1 drivers
v0x6000014e02d0_0 .net/s "product_ext", 31 0, L_0x6000017d1720;  1 drivers
v0x6000014e0360_0 .net "psum_in", 31 0, v0x6000014fad90_0;  alias, 1 drivers
v0x6000014e03f0_0 .var "psum_out", 31 0;
v0x6000014e0480_0 .net "rst_n", 0 0, v0x600001499320_0;  alias, 1 drivers
v0x6000014e0510_0 .net/s "w_signed", 7 0, v0x6000014e0630_0;  1 drivers
v0x6000014e05a0_0 .net "weight_in", 7 0, L_0x6000017d1d60;  alias, 1 drivers
v0x6000014e0630_0 .var "weight_reg", 7 0;
L_0x6000017d1b80 .extend/s 16, v0x6000014fff00_0;
L_0x6000017d19a0 .extend/s 16, v0x6000014e0630_0;
L_0x6000017d1a40 .arith/mult 16, L_0x6000017d1b80, L_0x6000017d19a0;
L_0x6000017d1860 .part L_0x6000017d1a40, 15, 1;
LS_0x6000017d1900_0_0 .concat [ 1 1 1 1], L_0x6000017d1860, L_0x6000017d1860, L_0x6000017d1860, L_0x6000017d1860;
LS_0x6000017d1900_0_4 .concat [ 1 1 1 1], L_0x6000017d1860, L_0x6000017d1860, L_0x6000017d1860, L_0x6000017d1860;
LS_0x6000017d1900_0_8 .concat [ 1 1 1 1], L_0x6000017d1860, L_0x6000017d1860, L_0x6000017d1860, L_0x6000017d1860;
LS_0x6000017d1900_0_12 .concat [ 1 1 1 1], L_0x6000017d1860, L_0x6000017d1860, L_0x6000017d1860, L_0x6000017d1860;
L_0x6000017d1900 .concat [ 4 4 4 4], LS_0x6000017d1900_0_0, LS_0x6000017d1900_0_4, LS_0x6000017d1900_0_8, LS_0x6000017d1900_0_12;
L_0x6000017d1720 .concat [ 16 16 0 0], L_0x6000017d1a40, L_0x6000017d1900;
S_0x14768fb20 .scope generate, "pe_row[2]" "pe_row[2]" 7 213, 7 213 0, S_0x147697f10;
 .timescale 0 0;
P_0x60000338ebc0 .param/l "row" 1 7 213, +C4<010>;
S_0x14768fc90 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x14768fb20;
 .timescale 0 0;
P_0x60000338ec40 .param/l "col" 1 7 214, +C4<00>;
L_0x600000dc3800 .functor AND 1, v0x600001497de0_0, L_0x6000017d15e0, C4<1>, C4<1>;
L_0x600000dc33a0 .functor AND 1, L_0x6000017d1540, v0x600001496880_0, C4<1>, C4<1>;
L_0x600000dc2f40 .functor OR 1, L_0x6000017d14a0, L_0x600000dc33a0, C4<0>, C4<0>;
L_0x600000dc2ae0 .functor AND 1, L_0x14809a4a0, L_0x600000dc2f40, C4<1>, C4<1>;
L_0x600000dc2680 .functor AND 1, L_0x600000dc2ae0, L_0x6000017d1400, C4<1>, C4<1>;
v0x6000014e1c20_0 .net *"_ivl_0", 2 0, L_0x6000017d17c0;  1 drivers
L_0x148099498 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000014e1cb0_0 .net/2u *"_ivl_11", 2 0, L_0x148099498;  1 drivers
v0x6000014e1d40_0 .net *"_ivl_13", 0 0, L_0x6000017d14a0;  1 drivers
L_0x1480994e0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000014e1dd0_0 .net/2u *"_ivl_15", 2 0, L_0x1480994e0;  1 drivers
v0x6000014e1e60_0 .net *"_ivl_17", 0 0, L_0x6000017d1540;  1 drivers
v0x6000014e1ef0_0 .net *"_ivl_20", 0 0, L_0x600000dc33a0;  1 drivers
v0x6000014e1f80_0 .net *"_ivl_22", 0 0, L_0x600000dc2f40;  1 drivers
v0x6000014e2010_0 .net *"_ivl_24", 0 0, L_0x600000dc2ae0;  1 drivers
v0x6000014e20a0_0 .net *"_ivl_25", 31 0, L_0x6000017d1360;  1 drivers
L_0x148099528 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000014e2130_0 .net *"_ivl_28", 15 0, L_0x148099528;  1 drivers
L_0x148099570 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000014e21c0_0 .net/2u *"_ivl_29", 31 0, L_0x148099570;  1 drivers
L_0x148099408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000014e2250_0 .net *"_ivl_3", 0 0, L_0x148099408;  1 drivers
v0x6000014e22e0_0 .net *"_ivl_31", 0 0, L_0x6000017d1400;  1 drivers
L_0x148099450 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000014e2370_0 .net/2u *"_ivl_4", 2 0, L_0x148099450;  1 drivers
v0x6000014e2400_0 .net *"_ivl_6", 0 0, L_0x6000017d15e0;  1 drivers
v0x6000014e2490_0 .net "do_clear", 0 0, L_0x600000dc2680;  1 drivers
v0x6000014e2520_0 .net "load_weight", 0 0, L_0x600000dc3800;  1 drivers
v0x6000014e25b0_0 .net "weight_in", 7 0, L_0x6000017d1680;  1 drivers
L_0x6000017d17c0 .concat [ 2 1 0 0], v0x600001497d50_0, L_0x148099408;
L_0x6000017d15e0 .cmp/eq 3, L_0x6000017d17c0, L_0x148099450;
L_0x6000017d14a0 .cmp/eq 3, v0x6000014edb90_0, L_0x148099498;
L_0x6000017d1540 .cmp/eq 3, v0x6000014edb90_0, L_0x1480994e0;
L_0x6000017d1360 .concat [ 16 16 0 0], v0x6000014ed290_0, L_0x148099528;
L_0x6000017d1400 .cmp/eq 32, L_0x6000017d1360, L_0x148099570;
S_0x14768d4d0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14768fc90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000008ce280 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000008ce2c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000014e10e0_0 .net *"_ivl_11", 0 0, L_0x6000017d1180;  1 drivers
v0x6000014e1170_0 .net *"_ivl_12", 15 0, L_0x6000017d0fa0;  1 drivers
v0x6000014e1200_0 .net/s *"_ivl_4", 15 0, L_0x6000017d1220;  1 drivers
v0x6000014e1290_0 .net/s *"_ivl_6", 15 0, L_0x6000017d12c0;  1 drivers
v0x6000014e1320_0 .net/s "a_signed", 7 0, v0x6000014e14d0_0;  1 drivers
v0x6000014e13b0_0 .net "act_in", 7 0, L_0x600000dc5ff0;  alias, 1 drivers
v0x6000014e1440_0 .var "act_out", 7 0;
v0x6000014e14d0_0 .var "act_reg", 7 0;
v0x6000014e1560_0 .net "clear_acc", 0 0, L_0x600000dc2680;  alias, 1 drivers
v0x6000014e15f0_0 .net "clk", 0 0, v0x600001498ab0_0;  alias, 1 drivers
v0x6000014e1680_0 .net "enable", 0 0, L_0x600000dc97a0;  alias, 1 drivers
v0x6000014e1710_0 .net "load_weight", 0 0, L_0x600000dc3800;  alias, 1 drivers
v0x6000014e17a0_0 .net/s "product", 15 0, L_0x6000017d10e0;  1 drivers
v0x6000014e1830_0 .net/s "product_ext", 31 0, L_0x6000017d1040;  1 drivers
v0x6000014e18c0_0 .net "psum_in", 31 0, v0x6000014fc360_0;  alias, 1 drivers
v0x6000014e1950_0 .var "psum_out", 31 0;
v0x6000014e19e0_0 .net "rst_n", 0 0, v0x600001499320_0;  alias, 1 drivers
v0x6000014e1a70_0 .net/s "w_signed", 7 0, v0x6000014e1b90_0;  1 drivers
v0x6000014e1b00_0 .net "weight_in", 7 0, L_0x6000017d1680;  alias, 1 drivers
v0x6000014e1b90_0 .var "weight_reg", 7 0;
L_0x6000017d1220 .extend/s 16, v0x6000014e14d0_0;
L_0x6000017d12c0 .extend/s 16, v0x6000014e1b90_0;
L_0x6000017d10e0 .arith/mult 16, L_0x6000017d1220, L_0x6000017d12c0;
L_0x6000017d1180 .part L_0x6000017d10e0, 15, 1;
LS_0x6000017d0fa0_0_0 .concat [ 1 1 1 1], L_0x6000017d1180, L_0x6000017d1180, L_0x6000017d1180, L_0x6000017d1180;
LS_0x6000017d0fa0_0_4 .concat [ 1 1 1 1], L_0x6000017d1180, L_0x6000017d1180, L_0x6000017d1180, L_0x6000017d1180;
LS_0x6000017d0fa0_0_8 .concat [ 1 1 1 1], L_0x6000017d1180, L_0x6000017d1180, L_0x6000017d1180, L_0x6000017d1180;
LS_0x6000017d0fa0_0_12 .concat [ 1 1 1 1], L_0x6000017d1180, L_0x6000017d1180, L_0x6000017d1180, L_0x6000017d1180;
L_0x6000017d0fa0 .concat [ 4 4 4 4], LS_0x6000017d0fa0_0_0, LS_0x6000017d0fa0_0_4, LS_0x6000017d0fa0_0_8, LS_0x6000017d0fa0_0_12;
L_0x6000017d1040 .concat [ 16 16 0 0], L_0x6000017d10e0, L_0x6000017d0fa0;
S_0x14768d640 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x14768fb20;
 .timescale 0 0;
P_0x60000338ed40 .param/l "col" 1 7 214, +C4<01>;
L_0x600000dc1960 .functor AND 1, v0x600001497de0_0, L_0x6000017d0f00, C4<1>, C4<1>;
L_0x600000dc1500 .functor AND 1, L_0x6000017d0be0, v0x600001496880_0, C4<1>, C4<1>;
L_0x600000dc10a0 .functor OR 1, L_0x6000017d0dc0, L_0x600000dc1500, C4<0>, C4<0>;
L_0x600000dc0c40 .functor AND 1, L_0x14809a4a0, L_0x600000dc10a0, C4<1>, C4<1>;
L_0x600000dc07e0 .functor AND 1, L_0x600000dc0c40, L_0x6000017d0aa0, C4<1>, C4<1>;
v0x6000014e3180_0 .net *"_ivl_0", 2 0, L_0x6000017d0e60;  1 drivers
L_0x148099648 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000014e3210_0 .net/2u *"_ivl_11", 2 0, L_0x148099648;  1 drivers
v0x6000014e32a0_0 .net *"_ivl_13", 0 0, L_0x6000017d0dc0;  1 drivers
L_0x148099690 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000014e3330_0 .net/2u *"_ivl_15", 2 0, L_0x148099690;  1 drivers
v0x6000014e33c0_0 .net *"_ivl_17", 0 0, L_0x6000017d0be0;  1 drivers
v0x6000014e3450_0 .net *"_ivl_20", 0 0, L_0x600000dc1500;  1 drivers
v0x6000014e34e0_0 .net *"_ivl_22", 0 0, L_0x600000dc10a0;  1 drivers
v0x6000014e3570_0 .net *"_ivl_24", 0 0, L_0x600000dc0c40;  1 drivers
v0x6000014e3600_0 .net *"_ivl_25", 31 0, L_0x6000017d0c80;  1 drivers
L_0x1480996d8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000014e3690_0 .net *"_ivl_28", 15 0, L_0x1480996d8;  1 drivers
L_0x148099720 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000014e3720_0 .net/2u *"_ivl_29", 31 0, L_0x148099720;  1 drivers
L_0x1480995b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000014e37b0_0 .net *"_ivl_3", 0 0, L_0x1480995b8;  1 drivers
v0x6000014e3840_0 .net *"_ivl_31", 0 0, L_0x6000017d0aa0;  1 drivers
L_0x148099600 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x6000014e38d0_0 .net/2u *"_ivl_4", 2 0, L_0x148099600;  1 drivers
v0x6000014e3960_0 .net *"_ivl_6", 0 0, L_0x6000017d0f00;  1 drivers
v0x6000014e39f0_0 .net "do_clear", 0 0, L_0x600000dc07e0;  1 drivers
v0x6000014e3a80_0 .net "load_weight", 0 0, L_0x600000dc1960;  1 drivers
v0x6000014e3b10_0 .net "weight_in", 7 0, L_0x6000017d0d20;  1 drivers
L_0x6000017d0e60 .concat [ 2 1 0 0], v0x600001497d50_0, L_0x1480995b8;
L_0x6000017d0f00 .cmp/eq 3, L_0x6000017d0e60, L_0x148099600;
L_0x6000017d0dc0 .cmp/eq 3, v0x6000014edb90_0, L_0x148099648;
L_0x6000017d0be0 .cmp/eq 3, v0x6000014edb90_0, L_0x148099690;
L_0x6000017d0c80 .concat [ 16 16 0 0], v0x6000014ed290_0, L_0x1480996d8;
L_0x6000017d0aa0 .cmp/eq 32, L_0x6000017d0c80, L_0x148099720;
S_0x14768ae80 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14768d640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000008cdf80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000008cdfc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000014e2640_0 .net *"_ivl_11", 0 0, L_0x6000017d24e0;  1 drivers
v0x6000014e26d0_0 .net *"_ivl_12", 15 0, L_0x6000017d2580;  1 drivers
v0x6000014e2760_0 .net/s *"_ivl_4", 15 0, L_0x6000017d0b40;  1 drivers
v0x6000014e27f0_0 .net/s *"_ivl_6", 15 0, L_0x6000017d0960;  1 drivers
v0x6000014e2880_0 .net/s "a_signed", 7 0, v0x6000014e2a30_0;  1 drivers
v0x6000014e2910_0 .net "act_in", 7 0, v0x6000014e1440_0;  alias, 1 drivers
v0x6000014e29a0_0 .var "act_out", 7 0;
v0x6000014e2a30_0 .var "act_reg", 7 0;
v0x6000014e2ac0_0 .net "clear_acc", 0 0, L_0x600000dc07e0;  alias, 1 drivers
v0x6000014e2b50_0 .net "clk", 0 0, v0x600001498ab0_0;  alias, 1 drivers
v0x6000014e2be0_0 .net "enable", 0 0, L_0x600000dc97a0;  alias, 1 drivers
v0x6000014e2c70_0 .net "load_weight", 0 0, L_0x600000dc1960;  alias, 1 drivers
v0x6000014e2d00_0 .net/s "product", 15 0, L_0x6000017d0a00;  1 drivers
v0x6000014e2d90_0 .net/s "product_ext", 31 0, L_0x6000017d23a0;  1 drivers
v0x6000014e2e20_0 .net "psum_in", 31 0, v0x6000014fd8c0_0;  alias, 1 drivers
v0x6000014e2eb0_0 .var "psum_out", 31 0;
v0x6000014e2f40_0 .net "rst_n", 0 0, v0x600001499320_0;  alias, 1 drivers
v0x6000014e2fd0_0 .net/s "w_signed", 7 0, v0x6000014e30f0_0;  1 drivers
v0x6000014e3060_0 .net "weight_in", 7 0, L_0x6000017d0d20;  alias, 1 drivers
v0x6000014e30f0_0 .var "weight_reg", 7 0;
L_0x6000017d0b40 .extend/s 16, v0x6000014e2a30_0;
L_0x6000017d0960 .extend/s 16, v0x6000014e30f0_0;
L_0x6000017d0a00 .arith/mult 16, L_0x6000017d0b40, L_0x6000017d0960;
L_0x6000017d24e0 .part L_0x6000017d0a00, 15, 1;
LS_0x6000017d2580_0_0 .concat [ 1 1 1 1], L_0x6000017d24e0, L_0x6000017d24e0, L_0x6000017d24e0, L_0x6000017d24e0;
LS_0x6000017d2580_0_4 .concat [ 1 1 1 1], L_0x6000017d24e0, L_0x6000017d24e0, L_0x6000017d24e0, L_0x6000017d24e0;
LS_0x6000017d2580_0_8 .concat [ 1 1 1 1], L_0x6000017d24e0, L_0x6000017d24e0, L_0x6000017d24e0, L_0x6000017d24e0;
LS_0x6000017d2580_0_12 .concat [ 1 1 1 1], L_0x6000017d24e0, L_0x6000017d24e0, L_0x6000017d24e0, L_0x6000017d24e0;
L_0x6000017d2580 .concat [ 4 4 4 4], LS_0x6000017d2580_0_0, LS_0x6000017d2580_0_4, LS_0x6000017d2580_0_8, LS_0x6000017d2580_0_12;
L_0x6000017d23a0 .concat [ 16 16 0 0], L_0x6000017d0a00, L_0x6000017d2580;
S_0x14768aff0 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x14768fb20;
 .timescale 0 0;
P_0x60000338ee40 .param/l "col" 1 7 214, +C4<010>;
L_0x600000dc0690 .functor AND 1, v0x600001497de0_0, L_0x6000017d2260, C4<1>, C4<1>;
L_0x600000dc05b0 .functor AND 1, L_0x6000017d0820, v0x600001496880_0, C4<1>, C4<1>;
L_0x600000dc0620 .functor OR 1, L_0x6000017d06e0, L_0x600000dc05b0, C4<0>, C4<0>;
L_0x600000dc8000 .functor AND 1, L_0x14809a4a0, L_0x600000dc0620, C4<1>, C4<1>;
L_0x600000dc8070 .functor AND 1, L_0x600000dc8000, L_0x6000017d38e0, C4<1>, C4<1>;
v0x6000014e4750_0 .net *"_ivl_0", 3 0, L_0x6000017d2440;  1 drivers
L_0x1480997f8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000014e47e0_0 .net/2u *"_ivl_11", 2 0, L_0x1480997f8;  1 drivers
v0x6000014e4870_0 .net *"_ivl_13", 0 0, L_0x6000017d06e0;  1 drivers
L_0x148099840 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000014e4900_0 .net/2u *"_ivl_15", 2 0, L_0x148099840;  1 drivers
v0x6000014e4990_0 .net *"_ivl_17", 0 0, L_0x6000017d0820;  1 drivers
v0x6000014e4a20_0 .net *"_ivl_20", 0 0, L_0x600000dc05b0;  1 drivers
v0x6000014e4ab0_0 .net *"_ivl_22", 0 0, L_0x600000dc0620;  1 drivers
v0x6000014e4b40_0 .net *"_ivl_24", 0 0, L_0x600000dc8000;  1 drivers
v0x6000014e4bd0_0 .net *"_ivl_25", 31 0, L_0x6000017d08c0;  1 drivers
L_0x148099888 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000014e4c60_0 .net *"_ivl_28", 15 0, L_0x148099888;  1 drivers
L_0x1480998d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000014e4cf0_0 .net/2u *"_ivl_29", 31 0, L_0x1480998d0;  1 drivers
L_0x148099768 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000014e4d80_0 .net *"_ivl_3", 1 0, L_0x148099768;  1 drivers
v0x6000014e4e10_0 .net *"_ivl_31", 0 0, L_0x6000017d38e0;  1 drivers
L_0x1480997b0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x6000014e4ea0_0 .net/2u *"_ivl_4", 3 0, L_0x1480997b0;  1 drivers
v0x6000014e4f30_0 .net *"_ivl_6", 0 0, L_0x6000017d2260;  1 drivers
v0x6000014e4fc0_0 .net "do_clear", 0 0, L_0x600000dc8070;  1 drivers
v0x6000014e5050_0 .net "load_weight", 0 0, L_0x600000dc0690;  1 drivers
v0x6000014e50e0_0 .net "weight_in", 7 0, L_0x6000017d2300;  1 drivers
L_0x6000017d2440 .concat [ 2 2 0 0], v0x600001497d50_0, L_0x148099768;
L_0x6000017d2260 .cmp/eq 4, L_0x6000017d2440, L_0x1480997b0;
L_0x6000017d06e0 .cmp/eq 3, v0x6000014edb90_0, L_0x1480997f8;
L_0x6000017d0820 .cmp/eq 3, v0x6000014edb90_0, L_0x148099840;
L_0x6000017d08c0 .concat [ 16 16 0 0], v0x6000014ed290_0, L_0x148099888;
L_0x6000017d38e0 .cmp/eq 32, L_0x6000017d08c0, L_0x1480998d0;
S_0x147688830 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14768aff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000008ce180 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000008ce1c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000014e3ba0_0 .net *"_ivl_11", 0 0, L_0x6000017d81e0;  1 drivers
v0x6000014e3c30_0 .net *"_ivl_12", 15 0, L_0x6000017d8280;  1 drivers
v0x6000014e3cc0_0 .net/s *"_ivl_4", 15 0, L_0x6000017d8000;  1 drivers
v0x6000014e3d50_0 .net/s *"_ivl_6", 15 0, L_0x6000017d80a0;  1 drivers
v0x6000014e3de0_0 .net/s "a_signed", 7 0, v0x6000014e4000_0;  1 drivers
v0x6000014e3e70_0 .net "act_in", 7 0, v0x6000014e29a0_0;  alias, 1 drivers
v0x6000014e3f00_0 .var "act_out", 7 0;
v0x6000014e4000_0 .var "act_reg", 7 0;
v0x6000014e4090_0 .net "clear_acc", 0 0, L_0x600000dc8070;  alias, 1 drivers
v0x6000014e4120_0 .net "clk", 0 0, v0x600001498ab0_0;  alias, 1 drivers
v0x6000014e41b0_0 .net "enable", 0 0, L_0x600000dc97a0;  alias, 1 drivers
v0x6000014e4240_0 .net "load_weight", 0 0, L_0x600000dc0690;  alias, 1 drivers
v0x6000014e42d0_0 .net/s "product", 15 0, L_0x6000017d8140;  1 drivers
v0x6000014e4360_0 .net/s "product_ext", 31 0, L_0x6000017d8320;  1 drivers
v0x6000014e43f0_0 .net "psum_in", 31 0, v0x6000014fee20_0;  alias, 1 drivers
v0x6000014e4480_0 .var "psum_out", 31 0;
v0x6000014e4510_0 .net "rst_n", 0 0, v0x600001499320_0;  alias, 1 drivers
v0x6000014e45a0_0 .net/s "w_signed", 7 0, v0x6000014e46c0_0;  1 drivers
v0x6000014e4630_0 .net "weight_in", 7 0, L_0x6000017d2300;  alias, 1 drivers
v0x6000014e46c0_0 .var "weight_reg", 7 0;
L_0x6000017d8000 .extend/s 16, v0x6000014e4000_0;
L_0x6000017d80a0 .extend/s 16, v0x6000014e46c0_0;
L_0x6000017d8140 .arith/mult 16, L_0x6000017d8000, L_0x6000017d80a0;
L_0x6000017d81e0 .part L_0x6000017d8140, 15, 1;
LS_0x6000017d8280_0_0 .concat [ 1 1 1 1], L_0x6000017d81e0, L_0x6000017d81e0, L_0x6000017d81e0, L_0x6000017d81e0;
LS_0x6000017d8280_0_4 .concat [ 1 1 1 1], L_0x6000017d81e0, L_0x6000017d81e0, L_0x6000017d81e0, L_0x6000017d81e0;
LS_0x6000017d8280_0_8 .concat [ 1 1 1 1], L_0x6000017d81e0, L_0x6000017d81e0, L_0x6000017d81e0, L_0x6000017d81e0;
LS_0x6000017d8280_0_12 .concat [ 1 1 1 1], L_0x6000017d81e0, L_0x6000017d81e0, L_0x6000017d81e0, L_0x6000017d81e0;
L_0x6000017d8280 .concat [ 4 4 4 4], LS_0x6000017d8280_0_0, LS_0x6000017d8280_0_4, LS_0x6000017d8280_0_8, LS_0x6000017d8280_0_12;
L_0x6000017d8320 .concat [ 16 16 0 0], L_0x6000017d8140, L_0x6000017d8280;
S_0x1476889a0 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x14768fb20;
 .timescale 0 0;
P_0x60000338ef40 .param/l "col" 1 7 214, +C4<011>;
L_0x600000dc81c0 .functor AND 1, v0x600001497de0_0, L_0x6000017d8460, C4<1>, C4<1>;
L_0x600000dc8230 .functor AND 1, L_0x6000017d8640, v0x600001496880_0, C4<1>, C4<1>;
L_0x600000dc82a0 .functor OR 1, L_0x6000017d85a0, L_0x600000dc8230, C4<0>, C4<0>;
L_0x600000dc8310 .functor AND 1, L_0x14809a4a0, L_0x600000dc82a0, C4<1>, C4<1>;
L_0x600000dc8380 .functor AND 1, L_0x600000dc8310, L_0x6000017d8780, C4<1>, C4<1>;
v0x6000014e5cb0_0 .net *"_ivl_0", 3 0, L_0x6000017d83c0;  1 drivers
L_0x1480999a8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000014e5d40_0 .net/2u *"_ivl_11", 2 0, L_0x1480999a8;  1 drivers
v0x6000014e5dd0_0 .net *"_ivl_13", 0 0, L_0x6000017d85a0;  1 drivers
L_0x1480999f0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000014e5e60_0 .net/2u *"_ivl_15", 2 0, L_0x1480999f0;  1 drivers
v0x6000014e5ef0_0 .net *"_ivl_17", 0 0, L_0x6000017d8640;  1 drivers
v0x6000014e5f80_0 .net *"_ivl_20", 0 0, L_0x600000dc8230;  1 drivers
v0x6000014e6010_0 .net *"_ivl_22", 0 0, L_0x600000dc82a0;  1 drivers
v0x6000014e60a0_0 .net *"_ivl_24", 0 0, L_0x600000dc8310;  1 drivers
v0x6000014e6130_0 .net *"_ivl_25", 31 0, L_0x6000017d86e0;  1 drivers
L_0x148099a38 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000014e61c0_0 .net *"_ivl_28", 15 0, L_0x148099a38;  1 drivers
L_0x148099a80 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000014e6250_0 .net/2u *"_ivl_29", 31 0, L_0x148099a80;  1 drivers
L_0x148099918 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000014e62e0_0 .net *"_ivl_3", 1 0, L_0x148099918;  1 drivers
v0x6000014e6370_0 .net *"_ivl_31", 0 0, L_0x6000017d8780;  1 drivers
L_0x148099960 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x6000014e6400_0 .net/2u *"_ivl_4", 3 0, L_0x148099960;  1 drivers
v0x6000014e6490_0 .net *"_ivl_6", 0 0, L_0x6000017d8460;  1 drivers
v0x6000014e6520_0 .net "do_clear", 0 0, L_0x600000dc8380;  1 drivers
v0x6000014e65b0_0 .net "load_weight", 0 0, L_0x600000dc81c0;  1 drivers
v0x6000014e6640_0 .net "weight_in", 7 0, L_0x6000017d8500;  1 drivers
L_0x6000017d83c0 .concat [ 2 2 0 0], v0x600001497d50_0, L_0x148099918;
L_0x6000017d8460 .cmp/eq 4, L_0x6000017d83c0, L_0x148099960;
L_0x6000017d85a0 .cmp/eq 3, v0x6000014edb90_0, L_0x1480999a8;
L_0x6000017d8640 .cmp/eq 3, v0x6000014edb90_0, L_0x1480999f0;
L_0x6000017d86e0 .concat [ 16 16 0 0], v0x6000014ed290_0, L_0x148099a38;
L_0x6000017d8780 .cmp/eq 32, L_0x6000017d86e0, L_0x148099a80;
S_0x1476861e0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x1476889a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000008ce300 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000008ce340 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000014e5170_0 .net *"_ivl_11", 0 0, L_0x6000017d8a00;  1 drivers
v0x6000014e5200_0 .net *"_ivl_12", 15 0, L_0x6000017d8aa0;  1 drivers
v0x6000014e5290_0 .net/s *"_ivl_4", 15 0, L_0x6000017d8820;  1 drivers
v0x6000014e5320_0 .net/s *"_ivl_6", 15 0, L_0x6000017d88c0;  1 drivers
v0x6000014e53b0_0 .net/s "a_signed", 7 0, v0x6000014e5560_0;  1 drivers
v0x6000014e5440_0 .net "act_in", 7 0, v0x6000014e3f00_0;  alias, 1 drivers
v0x6000014e54d0_0 .var "act_out", 7 0;
v0x6000014e5560_0 .var "act_reg", 7 0;
v0x6000014e55f0_0 .net "clear_acc", 0 0, L_0x600000dc8380;  alias, 1 drivers
v0x6000014e5680_0 .net "clk", 0 0, v0x600001498ab0_0;  alias, 1 drivers
v0x6000014e5710_0 .net "enable", 0 0, L_0x600000dc97a0;  alias, 1 drivers
v0x6000014e57a0_0 .net "load_weight", 0 0, L_0x600000dc81c0;  alias, 1 drivers
v0x6000014e5830_0 .net/s "product", 15 0, L_0x6000017d8960;  1 drivers
v0x6000014e58c0_0 .net/s "product_ext", 31 0, L_0x6000017d8b40;  1 drivers
v0x6000014e5950_0 .net "psum_in", 31 0, v0x6000014e03f0_0;  alias, 1 drivers
v0x6000014e59e0_0 .var "psum_out", 31 0;
v0x6000014e5a70_0 .net "rst_n", 0 0, v0x600001499320_0;  alias, 1 drivers
v0x6000014e5b00_0 .net/s "w_signed", 7 0, v0x6000014e5c20_0;  1 drivers
v0x6000014e5b90_0 .net "weight_in", 7 0, L_0x6000017d8500;  alias, 1 drivers
v0x6000014e5c20_0 .var "weight_reg", 7 0;
L_0x6000017d8820 .extend/s 16, v0x6000014e5560_0;
L_0x6000017d88c0 .extend/s 16, v0x6000014e5c20_0;
L_0x6000017d8960 .arith/mult 16, L_0x6000017d8820, L_0x6000017d88c0;
L_0x6000017d8a00 .part L_0x6000017d8960, 15, 1;
LS_0x6000017d8aa0_0_0 .concat [ 1 1 1 1], L_0x6000017d8a00, L_0x6000017d8a00, L_0x6000017d8a00, L_0x6000017d8a00;
LS_0x6000017d8aa0_0_4 .concat [ 1 1 1 1], L_0x6000017d8a00, L_0x6000017d8a00, L_0x6000017d8a00, L_0x6000017d8a00;
LS_0x6000017d8aa0_0_8 .concat [ 1 1 1 1], L_0x6000017d8a00, L_0x6000017d8a00, L_0x6000017d8a00, L_0x6000017d8a00;
LS_0x6000017d8aa0_0_12 .concat [ 1 1 1 1], L_0x6000017d8a00, L_0x6000017d8a00, L_0x6000017d8a00, L_0x6000017d8a00;
L_0x6000017d8aa0 .concat [ 4 4 4 4], LS_0x6000017d8aa0_0_0, LS_0x6000017d8aa0_0_4, LS_0x6000017d8aa0_0_8, LS_0x6000017d8aa0_0_12;
L_0x6000017d8b40 .concat [ 16 16 0 0], L_0x6000017d8960, L_0x6000017d8aa0;
S_0x147686350 .scope generate, "pe_row[3]" "pe_row[3]" 7 213, 7 213 0, S_0x147697f10;
 .timescale 0 0;
P_0x60000338f040 .param/l "row" 1 7 213, +C4<011>;
S_0x147683b90 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x147686350;
 .timescale 0 0;
P_0x60000338f0c0 .param/l "col" 1 7 214, +C4<00>;
L_0x600000dc84d0 .functor AND 1, v0x600001497de0_0, L_0x6000017d8c80, C4<1>, C4<1>;
L_0x600000dc8540 .functor AND 1, L_0x6000017d8e60, v0x600001496880_0, C4<1>, C4<1>;
L_0x600000dc85b0 .functor OR 1, L_0x6000017d8dc0, L_0x600000dc8540, C4<0>, C4<0>;
L_0x600000dc8620 .functor AND 1, L_0x14809a4a0, L_0x600000dc85b0, C4<1>, C4<1>;
L_0x600000dc8690 .functor AND 1, L_0x600000dc8620, L_0x6000017d8fa0, C4<1>, C4<1>;
v0x6000014e7210_0 .net *"_ivl_0", 2 0, L_0x6000017d8be0;  1 drivers
L_0x148099b58 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000014e72a0_0 .net/2u *"_ivl_11", 2 0, L_0x148099b58;  1 drivers
v0x6000014e7330_0 .net *"_ivl_13", 0 0, L_0x6000017d8dc0;  1 drivers
L_0x148099ba0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000014e73c0_0 .net/2u *"_ivl_15", 2 0, L_0x148099ba0;  1 drivers
v0x6000014e7450_0 .net *"_ivl_17", 0 0, L_0x6000017d8e60;  1 drivers
v0x6000014e74e0_0 .net *"_ivl_20", 0 0, L_0x600000dc8540;  1 drivers
v0x6000014e7570_0 .net *"_ivl_22", 0 0, L_0x600000dc85b0;  1 drivers
v0x6000014e7600_0 .net *"_ivl_24", 0 0, L_0x600000dc8620;  1 drivers
v0x6000014e7690_0 .net *"_ivl_25", 31 0, L_0x6000017d8f00;  1 drivers
L_0x148099be8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000014e7720_0 .net *"_ivl_28", 15 0, L_0x148099be8;  1 drivers
L_0x148099c30 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000014e77b0_0 .net/2u *"_ivl_29", 31 0, L_0x148099c30;  1 drivers
L_0x148099ac8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000014e7840_0 .net *"_ivl_3", 0 0, L_0x148099ac8;  1 drivers
v0x6000014e78d0_0 .net *"_ivl_31", 0 0, L_0x6000017d8fa0;  1 drivers
L_0x148099b10 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000014e7960_0 .net/2u *"_ivl_4", 2 0, L_0x148099b10;  1 drivers
v0x6000014e79f0_0 .net *"_ivl_6", 0 0, L_0x6000017d8c80;  1 drivers
v0x6000014e7a80_0 .net "do_clear", 0 0, L_0x600000dc8690;  1 drivers
v0x6000014e7b10_0 .net "load_weight", 0 0, L_0x600000dc84d0;  1 drivers
v0x6000014e7ba0_0 .net "weight_in", 7 0, L_0x6000017d8d20;  1 drivers
L_0x6000017d8be0 .concat [ 2 1 0 0], v0x600001497d50_0, L_0x148099ac8;
L_0x6000017d8c80 .cmp/eq 3, L_0x6000017d8be0, L_0x148099b10;
L_0x6000017d8dc0 .cmp/eq 3, v0x6000014edb90_0, L_0x148099b58;
L_0x6000017d8e60 .cmp/eq 3, v0x6000014edb90_0, L_0x148099ba0;
L_0x6000017d8f00 .concat [ 16 16 0 0], v0x6000014ed290_0, L_0x148099be8;
L_0x6000017d8fa0 .cmp/eq 32, L_0x6000017d8f00, L_0x148099c30;
S_0x147683d00 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x147683b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000008ce380 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000008ce3c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000014e66d0_0 .net *"_ivl_11", 0 0, L_0x6000017d9220;  1 drivers
v0x6000014e6760_0 .net *"_ivl_12", 15 0, L_0x6000017d92c0;  1 drivers
v0x6000014e67f0_0 .net/s *"_ivl_4", 15 0, L_0x6000017d9040;  1 drivers
v0x6000014e6880_0 .net/s *"_ivl_6", 15 0, L_0x6000017d90e0;  1 drivers
v0x6000014e6910_0 .net/s "a_signed", 7 0, v0x6000014e6ac0_0;  1 drivers
v0x6000014e69a0_0 .net "act_in", 7 0, L_0x600000dc5ea0;  alias, 1 drivers
v0x6000014e6a30_0 .var "act_out", 7 0;
v0x6000014e6ac0_0 .var "act_reg", 7 0;
v0x6000014e6b50_0 .net "clear_acc", 0 0, L_0x600000dc8690;  alias, 1 drivers
v0x6000014e6be0_0 .net "clk", 0 0, v0x600001498ab0_0;  alias, 1 drivers
v0x6000014e6c70_0 .net "enable", 0 0, L_0x600000dc97a0;  alias, 1 drivers
v0x6000014e6d00_0 .net "load_weight", 0 0, L_0x600000dc84d0;  alias, 1 drivers
v0x6000014e6d90_0 .net/s "product", 15 0, L_0x6000017d9180;  1 drivers
v0x6000014e6e20_0 .net/s "product_ext", 31 0, L_0x6000017d9360;  1 drivers
v0x6000014e6eb0_0 .net "psum_in", 31 0, v0x6000014e1950_0;  alias, 1 drivers
v0x6000014e6f40_0 .var "psum_out", 31 0;
v0x6000014e6fd0_0 .net "rst_n", 0 0, v0x600001499320_0;  alias, 1 drivers
v0x6000014e7060_0 .net/s "w_signed", 7 0, v0x6000014e7180_0;  1 drivers
v0x6000014e70f0_0 .net "weight_in", 7 0, L_0x6000017d8d20;  alias, 1 drivers
v0x6000014e7180_0 .var "weight_reg", 7 0;
L_0x6000017d9040 .extend/s 16, v0x6000014e6ac0_0;
L_0x6000017d90e0 .extend/s 16, v0x6000014e7180_0;
L_0x6000017d9180 .arith/mult 16, L_0x6000017d9040, L_0x6000017d90e0;
L_0x6000017d9220 .part L_0x6000017d9180, 15, 1;
LS_0x6000017d92c0_0_0 .concat [ 1 1 1 1], L_0x6000017d9220, L_0x6000017d9220, L_0x6000017d9220, L_0x6000017d9220;
LS_0x6000017d92c0_0_4 .concat [ 1 1 1 1], L_0x6000017d9220, L_0x6000017d9220, L_0x6000017d9220, L_0x6000017d9220;
LS_0x6000017d92c0_0_8 .concat [ 1 1 1 1], L_0x6000017d9220, L_0x6000017d9220, L_0x6000017d9220, L_0x6000017d9220;
LS_0x6000017d92c0_0_12 .concat [ 1 1 1 1], L_0x6000017d9220, L_0x6000017d9220, L_0x6000017d9220, L_0x6000017d9220;
L_0x6000017d92c0 .concat [ 4 4 4 4], LS_0x6000017d92c0_0_0, LS_0x6000017d92c0_0_4, LS_0x6000017d92c0_0_8, LS_0x6000017d92c0_0_12;
L_0x6000017d9360 .concat [ 16 16 0 0], L_0x6000017d9180, L_0x6000017d92c0;
S_0x147681540 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x147686350;
 .timescale 0 0;
P_0x60000338f1c0 .param/l "col" 1 7 214, +C4<01>;
L_0x600000dc87e0 .functor AND 1, v0x600001497de0_0, L_0x6000017d94a0, C4<1>, C4<1>;
L_0x600000dc8850 .functor AND 1, L_0x6000017d9680, v0x600001496880_0, C4<1>, C4<1>;
L_0x600000dc88c0 .functor OR 1, L_0x6000017d95e0, L_0x600000dc8850, C4<0>, C4<0>;
L_0x600000dc8930 .functor AND 1, L_0x14809a4a0, L_0x600000dc88c0, C4<1>, C4<1>;
L_0x600000dc89a0 .functor AND 1, L_0x600000dc8930, L_0x6000017d97c0, C4<1>, C4<1>;
v0x6000014e87e0_0 .net *"_ivl_0", 2 0, L_0x6000017d9400;  1 drivers
L_0x148099d08 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000014e8870_0 .net/2u *"_ivl_11", 2 0, L_0x148099d08;  1 drivers
v0x6000014e8900_0 .net *"_ivl_13", 0 0, L_0x6000017d95e0;  1 drivers
L_0x148099d50 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000014e8990_0 .net/2u *"_ivl_15", 2 0, L_0x148099d50;  1 drivers
v0x6000014e8a20_0 .net *"_ivl_17", 0 0, L_0x6000017d9680;  1 drivers
v0x6000014e8ab0_0 .net *"_ivl_20", 0 0, L_0x600000dc8850;  1 drivers
v0x6000014e8b40_0 .net *"_ivl_22", 0 0, L_0x600000dc88c0;  1 drivers
v0x6000014e8bd0_0 .net *"_ivl_24", 0 0, L_0x600000dc8930;  1 drivers
v0x6000014e8c60_0 .net *"_ivl_25", 31 0, L_0x6000017d9720;  1 drivers
L_0x148099d98 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000014e8cf0_0 .net *"_ivl_28", 15 0, L_0x148099d98;  1 drivers
L_0x148099de0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000014e8d80_0 .net/2u *"_ivl_29", 31 0, L_0x148099de0;  1 drivers
L_0x148099c78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000014e8e10_0 .net *"_ivl_3", 0 0, L_0x148099c78;  1 drivers
v0x6000014e8ea0_0 .net *"_ivl_31", 0 0, L_0x6000017d97c0;  1 drivers
L_0x148099cc0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x6000014e8f30_0 .net/2u *"_ivl_4", 2 0, L_0x148099cc0;  1 drivers
v0x6000014e8fc0_0 .net *"_ivl_6", 0 0, L_0x6000017d94a0;  1 drivers
v0x6000014e9050_0 .net "do_clear", 0 0, L_0x600000dc89a0;  1 drivers
v0x6000014e90e0_0 .net "load_weight", 0 0, L_0x600000dc87e0;  1 drivers
v0x6000014e9170_0 .net "weight_in", 7 0, L_0x6000017d9540;  1 drivers
L_0x6000017d9400 .concat [ 2 1 0 0], v0x600001497d50_0, L_0x148099c78;
L_0x6000017d94a0 .cmp/eq 3, L_0x6000017d9400, L_0x148099cc0;
L_0x6000017d95e0 .cmp/eq 3, v0x6000014edb90_0, L_0x148099d08;
L_0x6000017d9680 .cmp/eq 3, v0x6000014edb90_0, L_0x148099d50;
L_0x6000017d9720 .concat [ 16 16 0 0], v0x6000014ed290_0, L_0x148099d98;
L_0x6000017d97c0 .cmp/eq 32, L_0x6000017d9720, L_0x148099de0;
S_0x1476816b0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x147681540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000008ce400 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000008ce440 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000014e7c30_0 .net *"_ivl_11", 0 0, L_0x6000017d9a40;  1 drivers
v0x6000014e7cc0_0 .net *"_ivl_12", 15 0, L_0x6000017d9ae0;  1 drivers
v0x6000014e7d50_0 .net/s *"_ivl_4", 15 0, L_0x6000017d9860;  1 drivers
v0x6000014e7de0_0 .net/s *"_ivl_6", 15 0, L_0x6000017d9900;  1 drivers
v0x6000014e7e70_0 .net/s "a_signed", 7 0, v0x6000014e8090_0;  1 drivers
v0x6000014e7f00_0 .net "act_in", 7 0, v0x6000014e6a30_0;  alias, 1 drivers
v0x6000014e8000_0 .var "act_out", 7 0;
v0x6000014e8090_0 .var "act_reg", 7 0;
v0x6000014e8120_0 .net "clear_acc", 0 0, L_0x600000dc89a0;  alias, 1 drivers
v0x6000014e81b0_0 .net "clk", 0 0, v0x600001498ab0_0;  alias, 1 drivers
v0x6000014e8240_0 .net "enable", 0 0, L_0x600000dc97a0;  alias, 1 drivers
v0x6000014e82d0_0 .net "load_weight", 0 0, L_0x600000dc87e0;  alias, 1 drivers
v0x6000014e8360_0 .net/s "product", 15 0, L_0x6000017d99a0;  1 drivers
v0x6000014e83f0_0 .net/s "product_ext", 31 0, L_0x6000017d9b80;  1 drivers
v0x6000014e8480_0 .net "psum_in", 31 0, v0x6000014e2eb0_0;  alias, 1 drivers
v0x6000014e8510_0 .var "psum_out", 31 0;
v0x6000014e85a0_0 .net "rst_n", 0 0, v0x600001499320_0;  alias, 1 drivers
v0x6000014e8630_0 .net/s "w_signed", 7 0, v0x6000014e8750_0;  1 drivers
v0x6000014e86c0_0 .net "weight_in", 7 0, L_0x6000017d9540;  alias, 1 drivers
v0x6000014e8750_0 .var "weight_reg", 7 0;
L_0x6000017d9860 .extend/s 16, v0x6000014e8090_0;
L_0x6000017d9900 .extend/s 16, v0x6000014e8750_0;
L_0x6000017d99a0 .arith/mult 16, L_0x6000017d9860, L_0x6000017d9900;
L_0x6000017d9a40 .part L_0x6000017d99a0, 15, 1;
LS_0x6000017d9ae0_0_0 .concat [ 1 1 1 1], L_0x6000017d9a40, L_0x6000017d9a40, L_0x6000017d9a40, L_0x6000017d9a40;
LS_0x6000017d9ae0_0_4 .concat [ 1 1 1 1], L_0x6000017d9a40, L_0x6000017d9a40, L_0x6000017d9a40, L_0x6000017d9a40;
LS_0x6000017d9ae0_0_8 .concat [ 1 1 1 1], L_0x6000017d9a40, L_0x6000017d9a40, L_0x6000017d9a40, L_0x6000017d9a40;
LS_0x6000017d9ae0_0_12 .concat [ 1 1 1 1], L_0x6000017d9a40, L_0x6000017d9a40, L_0x6000017d9a40, L_0x6000017d9a40;
L_0x6000017d9ae0 .concat [ 4 4 4 4], LS_0x6000017d9ae0_0_0, LS_0x6000017d9ae0_0_4, LS_0x6000017d9ae0_0_8, LS_0x6000017d9ae0_0_12;
L_0x6000017d9b80 .concat [ 16 16 0 0], L_0x6000017d99a0, L_0x6000017d9ae0;
S_0x14767eef0 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x147686350;
 .timescale 0 0;
P_0x60000338f2c0 .param/l "col" 1 7 214, +C4<010>;
L_0x600000dc8af0 .functor AND 1, v0x600001497de0_0, L_0x6000017d9cc0, C4<1>, C4<1>;
L_0x600000dc8b60 .functor AND 1, L_0x6000017d9ea0, v0x600001496880_0, C4<1>, C4<1>;
L_0x600000dc8bd0 .functor OR 1, L_0x6000017d9e00, L_0x600000dc8b60, C4<0>, C4<0>;
L_0x600000dc8c40 .functor AND 1, L_0x14809a4a0, L_0x600000dc8bd0, C4<1>, C4<1>;
L_0x600000dc8cb0 .functor AND 1, L_0x600000dc8c40, L_0x6000017d9fe0, C4<1>, C4<1>;
v0x6000014e9d40_0 .net *"_ivl_0", 3 0, L_0x6000017d9c20;  1 drivers
L_0x148099eb8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000014e9dd0_0 .net/2u *"_ivl_11", 2 0, L_0x148099eb8;  1 drivers
v0x6000014e9e60_0 .net *"_ivl_13", 0 0, L_0x6000017d9e00;  1 drivers
L_0x148099f00 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000014e9ef0_0 .net/2u *"_ivl_15", 2 0, L_0x148099f00;  1 drivers
v0x6000014e9f80_0 .net *"_ivl_17", 0 0, L_0x6000017d9ea0;  1 drivers
v0x6000014ea010_0 .net *"_ivl_20", 0 0, L_0x600000dc8b60;  1 drivers
v0x6000014ea0a0_0 .net *"_ivl_22", 0 0, L_0x600000dc8bd0;  1 drivers
v0x6000014ea130_0 .net *"_ivl_24", 0 0, L_0x600000dc8c40;  1 drivers
v0x6000014ea1c0_0 .net *"_ivl_25", 31 0, L_0x6000017d9f40;  1 drivers
L_0x148099f48 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000014ea250_0 .net *"_ivl_28", 15 0, L_0x148099f48;  1 drivers
L_0x148099f90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000014ea2e0_0 .net/2u *"_ivl_29", 31 0, L_0x148099f90;  1 drivers
L_0x148099e28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000014ea370_0 .net *"_ivl_3", 1 0, L_0x148099e28;  1 drivers
v0x6000014ea400_0 .net *"_ivl_31", 0 0, L_0x6000017d9fe0;  1 drivers
L_0x148099e70 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x6000014ea490_0 .net/2u *"_ivl_4", 3 0, L_0x148099e70;  1 drivers
v0x6000014ea520_0 .net *"_ivl_6", 0 0, L_0x6000017d9cc0;  1 drivers
v0x6000014ea5b0_0 .net "do_clear", 0 0, L_0x600000dc8cb0;  1 drivers
v0x6000014ea640_0 .net "load_weight", 0 0, L_0x600000dc8af0;  1 drivers
v0x6000014ea6d0_0 .net "weight_in", 7 0, L_0x6000017d9d60;  1 drivers
L_0x6000017d9c20 .concat [ 2 2 0 0], v0x600001497d50_0, L_0x148099e28;
L_0x6000017d9cc0 .cmp/eq 4, L_0x6000017d9c20, L_0x148099e70;
L_0x6000017d9e00 .cmp/eq 3, v0x6000014edb90_0, L_0x148099eb8;
L_0x6000017d9ea0 .cmp/eq 3, v0x6000014edb90_0, L_0x148099f00;
L_0x6000017d9f40 .concat [ 16 16 0 0], v0x6000014ed290_0, L_0x148099f48;
L_0x6000017d9fe0 .cmp/eq 32, L_0x6000017d9f40, L_0x148099f90;
S_0x14767f060 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14767eef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000008ce480 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000008ce4c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000014e9200_0 .net *"_ivl_11", 0 0, L_0x6000017da260;  1 drivers
v0x6000014e9290_0 .net *"_ivl_12", 15 0, L_0x6000017da300;  1 drivers
v0x6000014e9320_0 .net/s *"_ivl_4", 15 0, L_0x6000017da080;  1 drivers
v0x6000014e93b0_0 .net/s *"_ivl_6", 15 0, L_0x6000017da120;  1 drivers
v0x6000014e9440_0 .net/s "a_signed", 7 0, v0x6000014e95f0_0;  1 drivers
v0x6000014e94d0_0 .net "act_in", 7 0, v0x6000014e8000_0;  alias, 1 drivers
v0x6000014e9560_0 .var "act_out", 7 0;
v0x6000014e95f0_0 .var "act_reg", 7 0;
v0x6000014e9680_0 .net "clear_acc", 0 0, L_0x600000dc8cb0;  alias, 1 drivers
v0x6000014e9710_0 .net "clk", 0 0, v0x600001498ab0_0;  alias, 1 drivers
v0x6000014e97a0_0 .net "enable", 0 0, L_0x600000dc97a0;  alias, 1 drivers
v0x6000014e9830_0 .net "load_weight", 0 0, L_0x600000dc8af0;  alias, 1 drivers
v0x6000014e98c0_0 .net/s "product", 15 0, L_0x6000017da1c0;  1 drivers
v0x6000014e9950_0 .net/s "product_ext", 31 0, L_0x6000017da3a0;  1 drivers
v0x6000014e99e0_0 .net "psum_in", 31 0, v0x6000014e4480_0;  alias, 1 drivers
v0x6000014e9a70_0 .var "psum_out", 31 0;
v0x6000014e9b00_0 .net "rst_n", 0 0, v0x600001499320_0;  alias, 1 drivers
v0x6000014e9b90_0 .net/s "w_signed", 7 0, v0x6000014e9cb0_0;  1 drivers
v0x6000014e9c20_0 .net "weight_in", 7 0, L_0x6000017d9d60;  alias, 1 drivers
v0x6000014e9cb0_0 .var "weight_reg", 7 0;
L_0x6000017da080 .extend/s 16, v0x6000014e95f0_0;
L_0x6000017da120 .extend/s 16, v0x6000014e9cb0_0;
L_0x6000017da1c0 .arith/mult 16, L_0x6000017da080, L_0x6000017da120;
L_0x6000017da260 .part L_0x6000017da1c0, 15, 1;
LS_0x6000017da300_0_0 .concat [ 1 1 1 1], L_0x6000017da260, L_0x6000017da260, L_0x6000017da260, L_0x6000017da260;
LS_0x6000017da300_0_4 .concat [ 1 1 1 1], L_0x6000017da260, L_0x6000017da260, L_0x6000017da260, L_0x6000017da260;
LS_0x6000017da300_0_8 .concat [ 1 1 1 1], L_0x6000017da260, L_0x6000017da260, L_0x6000017da260, L_0x6000017da260;
LS_0x6000017da300_0_12 .concat [ 1 1 1 1], L_0x6000017da260, L_0x6000017da260, L_0x6000017da260, L_0x6000017da260;
L_0x6000017da300 .concat [ 4 4 4 4], LS_0x6000017da300_0_0, LS_0x6000017da300_0_4, LS_0x6000017da300_0_8, LS_0x6000017da300_0_12;
L_0x6000017da3a0 .concat [ 16 16 0 0], L_0x6000017da1c0, L_0x6000017da300;
S_0x147677c00 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x147686350;
 .timescale 0 0;
P_0x60000338f3c0 .param/l "col" 1 7 214, +C4<011>;
L_0x600000dc8e00 .functor AND 1, v0x600001497de0_0, L_0x6000017da4e0, C4<1>, C4<1>;
L_0x600000dc8e70 .functor AND 1, L_0x6000017da6c0, v0x600001496880_0, C4<1>, C4<1>;
L_0x600000dc8ee0 .functor OR 1, L_0x6000017da620, L_0x600000dc8e70, C4<0>, C4<0>;
L_0x600000dc8f50 .functor AND 1, L_0x14809a4a0, L_0x600000dc8ee0, C4<1>, C4<1>;
L_0x600000dc8fc0 .functor AND 1, L_0x600000dc8f50, L_0x6000017da800, C4<1>, C4<1>;
v0x6000014eb2a0_0 .net *"_ivl_0", 3 0, L_0x6000017da440;  1 drivers
L_0x14809a068 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000014eb330_0 .net/2u *"_ivl_11", 2 0, L_0x14809a068;  1 drivers
v0x6000014eb3c0_0 .net *"_ivl_13", 0 0, L_0x6000017da620;  1 drivers
L_0x14809a0b0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000014eb450_0 .net/2u *"_ivl_15", 2 0, L_0x14809a0b0;  1 drivers
v0x6000014eb4e0_0 .net *"_ivl_17", 0 0, L_0x6000017da6c0;  1 drivers
v0x6000014eb570_0 .net *"_ivl_20", 0 0, L_0x600000dc8e70;  1 drivers
v0x6000014eb600_0 .net *"_ivl_22", 0 0, L_0x600000dc8ee0;  1 drivers
v0x6000014eb690_0 .net *"_ivl_24", 0 0, L_0x600000dc8f50;  1 drivers
v0x6000014eb720_0 .net *"_ivl_25", 31 0, L_0x6000017da760;  1 drivers
L_0x14809a0f8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000014eb7b0_0 .net *"_ivl_28", 15 0, L_0x14809a0f8;  1 drivers
L_0x14809a140 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000014eb840_0 .net/2u *"_ivl_29", 31 0, L_0x14809a140;  1 drivers
L_0x148099fd8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000014eb8d0_0 .net *"_ivl_3", 1 0, L_0x148099fd8;  1 drivers
v0x6000014eb960_0 .net *"_ivl_31", 0 0, L_0x6000017da800;  1 drivers
L_0x14809a020 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x6000014eb9f0_0 .net/2u *"_ivl_4", 3 0, L_0x14809a020;  1 drivers
v0x6000014eba80_0 .net *"_ivl_6", 0 0, L_0x6000017da4e0;  1 drivers
v0x6000014ebb10_0 .net "do_clear", 0 0, L_0x600000dc8fc0;  1 drivers
v0x6000014ebba0_0 .net "load_weight", 0 0, L_0x600000dc8e00;  1 drivers
v0x6000014ebc30_0 .net "weight_in", 7 0, L_0x6000017da580;  1 drivers
L_0x6000017da440 .concat [ 2 2 0 0], v0x600001497d50_0, L_0x148099fd8;
L_0x6000017da4e0 .cmp/eq 4, L_0x6000017da440, L_0x14809a020;
L_0x6000017da620 .cmp/eq 3, v0x6000014edb90_0, L_0x14809a068;
L_0x6000017da6c0 .cmp/eq 3, v0x6000014edb90_0, L_0x14809a0b0;
L_0x6000017da760 .concat [ 16 16 0 0], v0x6000014ed290_0, L_0x14809a0f8;
L_0x6000017da800 .cmp/eq 32, L_0x6000017da760, L_0x14809a140;
S_0x147677d70 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x147677c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000008ce500 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000008ce540 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000014ea760_0 .net *"_ivl_11", 0 0, L_0x6000017daa80;  1 drivers
v0x6000014ea7f0_0 .net *"_ivl_12", 15 0, L_0x6000017dab20;  1 drivers
v0x6000014ea880_0 .net/s *"_ivl_4", 15 0, L_0x6000017da8a0;  1 drivers
v0x6000014ea910_0 .net/s *"_ivl_6", 15 0, L_0x6000017da940;  1 drivers
v0x6000014ea9a0_0 .net/s "a_signed", 7 0, v0x6000014eab50_0;  1 drivers
v0x6000014eaa30_0 .net "act_in", 7 0, v0x6000014e9560_0;  alias, 1 drivers
v0x6000014eaac0_0 .var "act_out", 7 0;
v0x6000014eab50_0 .var "act_reg", 7 0;
v0x6000014eabe0_0 .net "clear_acc", 0 0, L_0x600000dc8fc0;  alias, 1 drivers
v0x6000014eac70_0 .net "clk", 0 0, v0x600001498ab0_0;  alias, 1 drivers
v0x6000014ead00_0 .net "enable", 0 0, L_0x600000dc97a0;  alias, 1 drivers
v0x6000014ead90_0 .net "load_weight", 0 0, L_0x600000dc8e00;  alias, 1 drivers
v0x6000014eae20_0 .net/s "product", 15 0, L_0x6000017da9e0;  1 drivers
v0x6000014eaeb0_0 .net/s "product_ext", 31 0, L_0x6000017dabc0;  1 drivers
v0x6000014eaf40_0 .net "psum_in", 31 0, v0x6000014e59e0_0;  alias, 1 drivers
v0x6000014eafd0_0 .var "psum_out", 31 0;
v0x6000014eb060_0 .net "rst_n", 0 0, v0x600001499320_0;  alias, 1 drivers
v0x6000014eb0f0_0 .net/s "w_signed", 7 0, v0x6000014eb210_0;  1 drivers
v0x6000014eb180_0 .net "weight_in", 7 0, L_0x6000017da580;  alias, 1 drivers
v0x6000014eb210_0 .var "weight_reg", 7 0;
L_0x6000017da8a0 .extend/s 16, v0x6000014eab50_0;
L_0x6000017da940 .extend/s 16, v0x6000014eb210_0;
L_0x6000017da9e0 .arith/mult 16, L_0x6000017da8a0, L_0x6000017da940;
L_0x6000017daa80 .part L_0x6000017da9e0, 15, 1;
LS_0x6000017dab20_0_0 .concat [ 1 1 1 1], L_0x6000017daa80, L_0x6000017daa80, L_0x6000017daa80, L_0x6000017daa80;
LS_0x6000017dab20_0_4 .concat [ 1 1 1 1], L_0x6000017daa80, L_0x6000017daa80, L_0x6000017daa80, L_0x6000017daa80;
LS_0x6000017dab20_0_8 .concat [ 1 1 1 1], L_0x6000017daa80, L_0x6000017daa80, L_0x6000017daa80, L_0x6000017daa80;
LS_0x6000017dab20_0_12 .concat [ 1 1 1 1], L_0x6000017daa80, L_0x6000017daa80, L_0x6000017daa80, L_0x6000017daa80;
L_0x6000017dab20 .concat [ 4 4 4 4], LS_0x6000017dab20_0_0, LS_0x6000017dab20_0_4, LS_0x6000017dab20_0_8, LS_0x6000017dab20_0_12;
L_0x6000017dabc0 .concat [ 16 16 0 0], L_0x6000017da9e0, L_0x6000017dab20;
S_0x1476755b0 .scope generate, "wire_col0[0]" "wire_col0[0]" 7 198, 7 198 0, S_0x147697f10;
 .timescale 0 0;
P_0x60000338f4c0 .param/l "row" 1 7 198, +C4<00>;
L_0x600000dc60d0 .functor BUFZ 8, v0x6000014f5a70_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x147675720 .scope generate, "wire_col0[1]" "wire_col0[1]" 7 198, 7 198 0, S_0x147697f10;
 .timescale 0 0;
P_0x60000338f540 .param/l "row" 1 7 198, +C4<01>;
L_0x600000dc5f80 .functor BUFZ 8, v0x6000014f5d40_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x147672f60 .scope generate, "wire_col0[2]" "wire_col0[2]" 7 198, 7 198 0, S_0x147697f10;
 .timescale 0 0;
P_0x60000338f5c0 .param/l "row" 1 7 198, +C4<010>;
L_0x600000dc5ff0 .functor BUFZ 8, v0x6000014f6010_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x1476730d0 .scope generate, "wire_col0[3]" "wire_col0[3]" 7 198, 7 198 0, S_0x147697f10;
 .timescale 0 0;
P_0x60000338f640 .param/l "row" 1 7 198, +C4<011>;
L_0x600000dc5ea0 .functor BUFZ 8, v0x6000014f62e0_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x147670910 .scope generate, "wire_output[0]" "wire_output[0]" 7 279, 7 279 0, S_0x147697f10;
 .timescale 0 0;
P_0x60000338f6c0 .param/l "col" 1 7 279, +C4<00>;
L_0x600000dc9490 .functor BUFZ 32, v0x6000014f5710_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x6000014ebcc0_0 .net *"_ivl_2", 31 0, L_0x600000dc9490;  1 drivers
S_0x147670a80 .scope generate, "wire_output[1]" "wire_output[1]" 7 279, 7 279 0, S_0x147697f10;
 .timescale 0 0;
P_0x60000338f740 .param/l "col" 1 7 279, +C4<01>;
L_0x600000dc9500 .functor BUFZ 32, v0x6000014f5830_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x6000014ebd50_0 .net *"_ivl_2", 31 0, L_0x600000dc9500;  1 drivers
S_0x1476aeaa0 .scope generate, "wire_output[2]" "wire_output[2]" 7 279, 7 279 0, S_0x147697f10;
 .timescale 0 0;
P_0x60000338f7c0 .param/l "col" 1 7 279, +C4<010>;
L_0x600000dc9570 .functor BUFZ 32, v0x6000014f5950_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x6000014ebde0_0 .net *"_ivl_2", 31 0, L_0x600000dc9570;  1 drivers
S_0x1476aec10 .scope generate, "wire_output[3]" "wire_output[3]" 7 279, 7 279 0, S_0x147697f10;
 .timescale 0 0;
P_0x60000338f840 .param/l "col" 1 7 279, +C4<011>;
L_0x600000dc95e0 .functor BUFZ 32, L_0x600000dc9420, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x6000014ebe70_0 .net *"_ivl_2", 31 0, L_0x600000dc95e0;  1 drivers
S_0x1476b0b60 .scope generate, "wire_psum_top[0]" "wire_psum_top[0]" 7 206, 7 206 0, S_0x147697f10;
 .timescale 0 0;
P_0x60000338f8c0 .param/l "col" 1 7 206, +C4<00>;
S_0x1476b0cd0 .scope generate, "wire_psum_top[1]" "wire_psum_top[1]" 7 206, 7 206 0, S_0x147697f10;
 .timescale 0 0;
P_0x60000338f940 .param/l "col" 1 7 206, +C4<01>;
S_0x1476a9f80 .scope generate, "wire_psum_top[2]" "wire_psum_top[2]" 7 206, 7 206 0, S_0x147697f10;
 .timescale 0 0;
P_0x60000338f9c0 .param/l "col" 1 7 206, +C4<010>;
S_0x1476aa0f0 .scope generate, "wire_psum_top[3]" "wire_psum_top[3]" 7 206, 7 206 0, S_0x147697f10;
 .timescale 0 0;
P_0x60000338fa40 .param/l "col" 1 7 206, +C4<011>;
S_0x1476aa660 .scope module, "sram_inst" "sram_subsystem" 4 480, 9 11 0, S_0x1476ab280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 20 "mxu_w_addr";
    .port_info 3 /INPUT 1 "mxu_w_re";
    .port_info 4 /OUTPUT 256 "mxu_w_rdata";
    .port_info 5 /OUTPUT 1 "mxu_w_ready";
    .port_info 6 /INPUT 20 "mxu_a_addr";
    .port_info 7 /INPUT 1 "mxu_a_re";
    .port_info 8 /OUTPUT 256 "mxu_a_rdata";
    .port_info 9 /OUTPUT 1 "mxu_a_ready";
    .port_info 10 /INPUT 20 "mxu_o_addr";
    .port_info 11 /INPUT 256 "mxu_o_wdata";
    .port_info 12 /INPUT 1 "mxu_o_we";
    .port_info 13 /OUTPUT 1 "mxu_o_ready";
    .port_info 14 /INPUT 20 "vpu_addr";
    .port_info 15 /INPUT 256 "vpu_wdata";
    .port_info 16 /INPUT 1 "vpu_we";
    .port_info 17 /INPUT 1 "vpu_re";
    .port_info 18 /OUTPUT 256 "vpu_rdata";
    .port_info 19 /OUTPUT 1 "vpu_ready";
    .port_info 20 /INPUT 20 "dma_addr";
    .port_info 21 /INPUT 256 "dma_wdata";
    .port_info 22 /INPUT 1 "dma_we";
    .port_info 23 /INPUT 1 "dma_re";
    .port_info 24 /OUTPUT 256 "dma_rdata";
    .port_info 25 /OUTPUT 1 "dma_ready";
P_0x1476aa7d0 .param/l "ADDR_WIDTH" 0 9 15, +C4<00000000000000000000000000010100>;
P_0x1476aa810 .param/l "BANK_BITS" 1 9 69, +C4<00000000000000000000000000000010>;
P_0x1476aa850 .param/l "BANK_DEPTH" 0 9 13, +C4<00000000000000000000000100000000>;
P_0x1476aa890 .param/l "DATA_WIDTH" 0 9 14, +C4<00000000000000000000000100000000>;
P_0x1476aa8d0 .param/l "NUM_BANKS" 0 9 12, +C4<00000000000000000000000000000100>;
P_0x1476aa910 .param/l "WORD_BITS" 1 9 70, +C4<00000000000000000000000000001000>;
L_0x600000dca5a0 .functor BUFZ 256, v0x600001490630_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000dca610 .functor BUFZ 256, v0x600001491170_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000dca680 .functor BUFZ 256, v0x6000014eff00_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x6000014ef4e0_0 .var/i "b", 31 0;
v0x6000014ef570 .array "bank_addr", 3 0, 7 0;
v0x6000014ef600_0 .net "bank_dma", 1 0, L_0x6000017de760;  1 drivers
v0x6000014ef690_0 .var "bank_dma_d", 1 0;
v0x6000014ef720_0 .net "bank_mxu_a", 1 0, L_0x6000017de580;  1 drivers
v0x6000014ef7b0_0 .var "bank_mxu_a_d", 1 0;
v0x6000014ef840_0 .net "bank_mxu_o", 1 0, L_0x6000017de620;  1 drivers
v0x6000014ef8d0_0 .net "bank_mxu_w", 1 0, L_0x6000017de4e0;  1 drivers
v0x6000014ef960_0 .var "bank_mxu_w_d", 1 0;
v0x6000014ef9f0 .array "bank_rdata", 3 0;
v0x6000014ef9f0_0 .net v0x6000014ef9f0 0, 255 0, v0x6000014ee130_0; 1 drivers
v0x6000014ef9f0_1 .net v0x6000014ef9f0 1, 255 0, v0x6000014ee640_0; 1 drivers
v0x6000014ef9f0_2 .net v0x6000014ef9f0 2, 255 0, v0x6000014eeb50_0; 1 drivers
v0x6000014ef9f0_3 .net v0x6000014ef9f0 3, 255 0, v0x6000014ef060_0; 1 drivers
v0x6000014efa80_0 .var "bank_re", 3 0;
v0x6000014efb10_0 .net "bank_vpu", 1 0, L_0x6000017de6c0;  1 drivers
v0x6000014efba0_0 .var "bank_vpu_d", 1 0;
v0x6000014efc30 .array "bank_wdata", 3 0, 255 0;
v0x6000014efcc0_0 .var "bank_we", 3 0;
v0x6000014efd50_0 .net "clk", 0 0, v0x600001498ab0_0;  alias, 1 drivers
v0x6000014efde0_0 .net "dma_addr", 19 0, v0x6000014f2130_0;  alias, 1 drivers
v0x6000014efe70_0 .net "dma_rdata", 255 0, L_0x600000dca680;  alias, 1 drivers
v0x6000014eff00_0 .var "dma_rdata_reg", 255 0;
v0x600001490000_0 .net "dma_re", 0 0, L_0x600000dca060;  alias, 1 drivers
v0x600001490090_0 .net "dma_ready", 0 0, L_0x6000017deda0;  alias, 1 drivers
v0x600001490120_0 .net "dma_wdata", 255 0, L_0x600000dc9f80;  alias, 1 drivers
v0x6000014901b0_0 .net "dma_we", 0 0, L_0x600000dc9ff0;  alias, 1 drivers
v0x600001490240_0 .var "grant_dma", 3 0;
v0x6000014902d0_0 .var "grant_mxu_a", 3 0;
v0x600001490360_0 .var "grant_mxu_o", 3 0;
v0x6000014903f0_0 .var "grant_mxu_w", 3 0;
v0x600001490480_0 .var "grant_vpu", 3 0;
v0x600001490510_0 .net "mxu_a_addr", 19 0, L_0x6000017db980;  alias, 1 drivers
v0x6000014905a0_0 .net "mxu_a_rdata", 255 0, L_0x600000dca5a0;  alias, 1 drivers
v0x600001490630_0 .var "mxu_a_rdata_reg", 255 0;
v0x6000014906c0_0 .net "mxu_a_re", 0 0, L_0x6000017dba20;  alias, 1 drivers
v0x600001490750_0 .net "mxu_a_ready", 0 0, L_0x6000017dec60;  alias, 1 drivers
v0x6000014907e0_0 .net "mxu_o_addr", 19 0, L_0x6000017dbc00;  alias, 1 drivers
v0x600001490870_0 .net "mxu_o_ready", 0 0, L_0x6000017ded00;  alias, 1 drivers
v0x600001490900_0 .net "mxu_o_wdata", 255 0, L_0x6000017dbde0;  alias, 1 drivers
v0x600001490990_0 .net "mxu_o_we", 0 0, L_0x600000dc9a40;  alias, 1 drivers
v0x600001490a20_0 .net "mxu_w_addr", 19 0, L_0x6000017db700;  alias, 1 drivers
v0x600001490ab0_0 .net "mxu_w_rdata", 255 0, v0x600001490b40_0;  alias, 1 drivers
v0x600001490b40_0 .var "mxu_w_rdata_reg", 255 0;
v0x600001490bd0_0 .net "mxu_w_re", 0 0, L_0x6000017db7a0;  alias, 1 drivers
v0x600001490c60_0 .net "mxu_w_ready", 0 0, L_0x6000017deb20;  alias, 1 drivers
v0x600001490cf0_0 .var "req_dma", 3 0;
v0x600001490d80_0 .var "req_mxu_a", 3 0;
v0x600001490e10_0 .var "req_mxu_o", 3 0;
v0x600001490ea0_0 .var "req_mxu_w", 3 0;
v0x600001490f30_0 .var "req_vpu", 3 0;
v0x600001490fc0_0 .net "rst_n", 0 0, v0x600001499320_0;  alias, 1 drivers
v0x600001491050_0 .net "vpu_addr", 19 0, v0x600001492910_0;  alias, 1 drivers
v0x6000014910e0_0 .net "vpu_rdata", 255 0, L_0x600000dca610;  alias, 1 drivers
v0x600001491170_0 .var "vpu_rdata_reg", 255 0;
v0x600001491200_0 .net "vpu_re", 0 0, L_0x600000dc9e30;  alias, 1 drivers
v0x600001491290_0 .net "vpu_ready", 0 0, L_0x6000017debc0;  alias, 1 drivers
v0x600001491320_0 .net "vpu_wdata", 255 0, L_0x600000dc9d50;  alias, 1 drivers
v0x6000014913b0_0 .net "vpu_we", 0 0, L_0x600000dc9dc0;  alias, 1 drivers
v0x600001491440_0 .net "word_dma", 7 0, L_0x6000017dea80;  1 drivers
v0x6000014914d0_0 .net "word_mxu_a", 7 0, L_0x6000017de8a0;  1 drivers
v0x600001491560_0 .net "word_mxu_o", 7 0, L_0x6000017de940;  1 drivers
v0x6000014915f0_0 .net "word_mxu_w", 7 0, L_0x6000017de800;  1 drivers
v0x600001491680_0 .net "word_vpu", 7 0, L_0x6000017de9e0;  1 drivers
E_0x6000033b0200/0 .event anyedge, v0x6000014ef960_0, v0x6000014ee130_0, v0x6000014ee640_0, v0x6000014eeb50_0;
E_0x6000033b0200/1 .event anyedge, v0x6000014ef060_0, v0x6000014ef7b0_0, v0x6000014efba0_0, v0x6000014ef690_0;
E_0x6000033b0200 .event/or E_0x6000033b0200/0, E_0x6000033b0200/1;
E_0x6000033b0280/0 .event anyedge, v0x600001490ea0_0, v0x600001490d80_0, v0x600001490e10_0, v0x600001490f30_0;
E_0x6000033b0280/1 .event anyedge, v0x600001490cf0_0, v0x6000014903f0_0, v0x6000014915f0_0, v0x6000014902d0_0;
E_0x6000033b0280/2 .event anyedge, v0x6000014914d0_0, v0x600001490360_0, v0x600001491560_0, v0x600001490900_0;
E_0x6000033b0280/3 .event anyedge, v0x600001490480_0, v0x600001491680_0, v0x600001491320_0, v0x6000014913b0_0;
E_0x6000033b0280/4 .event anyedge, v0x600001491200_0, v0x600001490240_0, v0x600001491440_0, v0x6000014f2400_0;
E_0x6000033b0280/5 .event anyedge, v0x6000014f2520_0, v0x6000014f2250_0;
E_0x6000033b0280 .event/or E_0x6000033b0280/0, E_0x6000033b0280/1, E_0x6000033b0280/2, E_0x6000033b0280/3, E_0x6000033b0280/4, E_0x6000033b0280/5;
E_0x6000033b02c0/0 .event anyedge, v0x600001490bd0_0, v0x6000014ef8d0_0, v0x6000014906c0_0, v0x6000014ef720_0;
E_0x6000033b02c0/1 .event anyedge, v0x600001490990_0, v0x6000014ef840_0, v0x6000014913b0_0, v0x600001491200_0;
E_0x6000033b02c0/2 .event anyedge, v0x6000014efb10_0, v0x6000014f2520_0, v0x6000014f2250_0, v0x6000014ef600_0;
E_0x6000033b02c0 .event/or E_0x6000033b02c0/0, E_0x6000033b02c0/1, E_0x6000033b02c0/2;
L_0x6000017ddfe0 .part v0x6000014efcc0_0, 0, 1;
L_0x6000017de080 .part v0x6000014efa80_0, 0, 1;
L_0x6000017de120 .part v0x6000014efcc0_0, 1, 1;
L_0x6000017de1c0 .part v0x6000014efa80_0, 1, 1;
L_0x6000017de260 .part v0x6000014efcc0_0, 2, 1;
L_0x6000017de300 .part v0x6000014efa80_0, 2, 1;
L_0x6000017de3a0 .part v0x6000014efcc0_0, 3, 1;
L_0x6000017de440 .part v0x6000014efa80_0, 3, 1;
L_0x6000017de4e0 .ufunc/vec4 TD_tb_mlp_2layer.dut.sram_inst.get_bank, 2, L_0x6000017db700 (v0x6000014ef2a0_0) S_0x14769cce0;
L_0x6000017de580 .ufunc/vec4 TD_tb_mlp_2layer.dut.sram_inst.get_bank, 2, L_0x6000017db980 (v0x6000014ef2a0_0) S_0x14769cce0;
L_0x6000017de620 .ufunc/vec4 TD_tb_mlp_2layer.dut.sram_inst.get_bank, 2, L_0x6000017dbc00 (v0x6000014ef2a0_0) S_0x14769cce0;
L_0x6000017de6c0 .ufunc/vec4 TD_tb_mlp_2layer.dut.sram_inst.get_bank, 2, v0x600001492910_0 (v0x6000014ef2a0_0) S_0x14769cce0;
L_0x6000017de760 .ufunc/vec4 TD_tb_mlp_2layer.dut.sram_inst.get_bank, 2, v0x6000014f2130_0 (v0x6000014ef2a0_0) S_0x14769cce0;
L_0x6000017de800 .ufunc/vec4 TD_tb_mlp_2layer.dut.sram_inst.get_word, 8, L_0x6000017db700 (v0x6000014ef3c0_0) S_0x14766bdf0;
L_0x6000017de8a0 .ufunc/vec4 TD_tb_mlp_2layer.dut.sram_inst.get_word, 8, L_0x6000017db980 (v0x6000014ef3c0_0) S_0x14766bdf0;
L_0x6000017de940 .ufunc/vec4 TD_tb_mlp_2layer.dut.sram_inst.get_word, 8, L_0x6000017dbc00 (v0x6000014ef3c0_0) S_0x14766bdf0;
L_0x6000017de9e0 .ufunc/vec4 TD_tb_mlp_2layer.dut.sram_inst.get_word, 8, v0x600001492910_0 (v0x6000014ef3c0_0) S_0x14766bdf0;
L_0x6000017dea80 .ufunc/vec4 TD_tb_mlp_2layer.dut.sram_inst.get_word, 8, v0x6000014f2130_0 (v0x6000014ef3c0_0) S_0x14766bdf0;
L_0x6000017deb20 .part/v v0x6000014903f0_0, L_0x6000017de4e0, 1;
L_0x6000017dec60 .part/v v0x6000014902d0_0, L_0x6000017de580, 1;
L_0x6000017ded00 .part/v v0x600001490360_0, L_0x6000017de620, 1;
L_0x6000017debc0 .part/v v0x600001490480_0, L_0x6000017de6c0, 1;
L_0x6000017deda0 .part/v v0x600001490240_0, L_0x6000017de760, 1;
S_0x1476aabc0 .scope generate, "bank_gen[0]" "bank_gen[0]" 9 184, 9 184 0, S_0x1476aa660;
 .timescale 0 0;
P_0x6000033b0300 .param/l "i" 1 9 184, +C4<00>;
S_0x1476aad30 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x1476aabc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x6000008cdc80 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x6000008cdcc0 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x6000014ef570_0 .array/port v0x6000014ef570, 0;
v0x6000014edef0_0 .net "addr", 7 0, v0x6000014ef570_0;  1 drivers
v0x6000014edf80_0 .net "clk", 0 0, v0x600001498ab0_0;  alias, 1 drivers
v0x6000014ee010_0 .var/i "i", 31 0;
v0x6000014ee0a0 .array "mem", 255 0, 255 0;
v0x6000014ee130_0 .var "rdata", 255 0;
v0x6000014ee1c0_0 .net "re", 0 0, L_0x6000017de080;  1 drivers
v0x6000014efc30_0 .array/port v0x6000014efc30, 0;
v0x6000014ee250_0 .net "wdata", 255 0, v0x6000014efc30_0;  1 drivers
v0x6000014ee2e0_0 .net "we", 0 0, L_0x6000017ddfe0;  1 drivers
E_0x6000033b0400 .event posedge, v0x6000014f13b0_0;
S_0x1476aaea0 .scope generate, "bank_gen[1]" "bank_gen[1]" 9 184, 9 184 0, S_0x1476aa660;
 .timescale 0 0;
P_0x6000033b0480 .param/l "i" 1 9 184, +C4<01>;
S_0x1476a93b0 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x1476aaea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x6000008ce580 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x6000008ce5c0 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x6000014ef570_1 .array/port v0x6000014ef570, 1;
v0x6000014ee400_0 .net "addr", 7 0, v0x6000014ef570_1;  1 drivers
v0x6000014ee490_0 .net "clk", 0 0, v0x600001498ab0_0;  alias, 1 drivers
v0x6000014ee520_0 .var/i "i", 31 0;
v0x6000014ee5b0 .array "mem", 255 0, 255 0;
v0x6000014ee640_0 .var "rdata", 255 0;
v0x6000014ee6d0_0 .net "re", 0 0, L_0x6000017de1c0;  1 drivers
v0x6000014efc30_1 .array/port v0x6000014efc30, 1;
v0x6000014ee760_0 .net "wdata", 255 0, v0x6000014efc30_1;  1 drivers
v0x6000014ee7f0_0 .net "we", 0 0, L_0x6000017de120;  1 drivers
S_0x1476a9520 .scope generate, "bank_gen[2]" "bank_gen[2]" 9 184, 9 184 0, S_0x1476aa660;
 .timescale 0 0;
P_0x6000033b05c0 .param/l "i" 1 9 184, +C4<010>;
S_0x14769c890 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x1476a9520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x6000008ce600 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x6000008ce640 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x6000014ef570_2 .array/port v0x6000014ef570, 2;
v0x6000014ee910_0 .net "addr", 7 0, v0x6000014ef570_2;  1 drivers
v0x6000014ee9a0_0 .net "clk", 0 0, v0x600001498ab0_0;  alias, 1 drivers
v0x6000014eea30_0 .var/i "i", 31 0;
v0x6000014eeac0 .array "mem", 255 0, 255 0;
v0x6000014eeb50_0 .var "rdata", 255 0;
v0x6000014eebe0_0 .net "re", 0 0, L_0x6000017de300;  1 drivers
v0x6000014efc30_2 .array/port v0x6000014efc30, 2;
v0x6000014eec70_0 .net "wdata", 255 0, v0x6000014efc30_2;  1 drivers
v0x6000014eed00_0 .net "we", 0 0, L_0x6000017de260;  1 drivers
S_0x14769ca00 .scope generate, "bank_gen[3]" "bank_gen[3]" 9 184, 9 184 0, S_0x1476aa660;
 .timescale 0 0;
P_0x6000033b0700 .param/l "i" 1 9 184, +C4<011>;
S_0x14769cb70 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x14769ca00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x6000008ce680 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x6000008ce6c0 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x6000014ef570_3 .array/port v0x6000014ef570, 3;
v0x6000014eee20_0 .net "addr", 7 0, v0x6000014ef570_3;  1 drivers
v0x6000014eeeb0_0 .net "clk", 0 0, v0x600001498ab0_0;  alias, 1 drivers
v0x6000014eef40_0 .var/i "i", 31 0;
v0x6000014eefd0 .array "mem", 255 0, 255 0;
v0x6000014ef060_0 .var "rdata", 255 0;
v0x6000014ef0f0_0 .net "re", 0 0, L_0x6000017de440;  1 drivers
v0x6000014efc30_3 .array/port v0x6000014efc30, 3;
v0x6000014ef180_0 .net "wdata", 255 0, v0x6000014efc30_3;  1 drivers
v0x6000014ef210_0 .net "we", 0 0, L_0x6000017de3a0;  1 drivers
S_0x14769cce0 .scope function.vec4.s2, "get_bank" "get_bank" 9 73, 9 73 0, S_0x1476aa660;
 .timescale 0 0;
v0x6000014ef2a0_0 .var "addr", 19 0;
; Variable get_bank is vec4 return value of scope S_0x14769cce0
TD_tb_mlp_2layer.dut.sram_inst.get_bank ;
    %load/vec4 v0x6000014ef2a0_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x6000014ef2a0_0;
    %parti/s 2, 8, 5;
    %xor;
    %ret/vec4 0, 0, 2;  Assign to get_bank (store_vec4_to_lval)
    %end;
S_0x14766bdf0 .scope function.vec4.s8, "get_word" "get_word" 9 81, 9 81 0, S_0x1476aa660;
 .timescale 0 0;
v0x6000014ef3c0_0 .var "addr", 19 0;
; Variable get_word is vec4 return value of scope S_0x14766bdf0
TD_tb_mlp_2layer.dut.sram_inst.get_word ;
    %load/vec4 v0x6000014ef3c0_0;
    %parti/s 8, 2, 3;
    %ret/vec4 0, 0, 8;  Assign to get_word (store_vec4_to_lval)
    %end;
S_0x14766c160 .scope module, "vpu_inst" "vector_unit" 4 407, 10 17 0, S_0x1476ab280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
P_0x147825a00 .param/l "DATA_WIDTH" 0 10 19, +C4<00000000000000000000000000010000>;
P_0x147825a40 .param/l "LANES" 0 10 18, +C4<00000000000000000000000000010000>;
P_0x147825a80 .param/l "REDUCE_STAGES" 1 10 201, +C4<00000000000000000000000000000100>;
P_0x147825ac0 .param/l "SRAM_ADDR_W" 0 10 21, +C4<00000000000000000000000000010100>;
P_0x147825b00 .param/l "S_DECODE" 1 10 112, C4<001>;
P_0x147825b40 .param/l "S_DONE" 1 10 117, C4<110>;
P_0x147825b80 .param/l "S_EXECUTE" 1 10 113, C4<010>;
P_0x147825bc0 .param/l "S_IDLE" 1 10 111, C4<000>;
P_0x147825c00 .param/l "S_MEM_WAIT" 1 10 114, C4<011>;
P_0x147825c40 .param/l "S_REDUCE" 1 10 115, C4<100>;
P_0x147825c80 .param/l "S_WRITEBACK" 1 10 116, C4<101>;
P_0x147825cc0 .param/l "VOP_ADD" 1 10 78, C4<00000001>;
P_0x147825d00 .param/l "VOP_BCAST" 1 10 92, C4<00110010>;
P_0x147825d40 .param/l "VOP_GELU" 1 10 83, C4<00010001>;
P_0x147825d80 .param/l "VOP_LOAD" 1 10 90, C4<00110000>;
P_0x147825dc0 .param/l "VOP_MADD" 1 10 81, C4<00000100>;
P_0x147825e00 .param/l "VOP_MAX" 1 10 88, C4<00100001>;
P_0x147825e40 .param/l "VOP_MIN" 1 10 89, C4<00100010>;
P_0x147825e80 .param/l "VOP_MOV" 1 10 93, C4<00110011>;
P_0x147825ec0 .param/l "VOP_MUL" 1 10 80, C4<00000011>;
P_0x147825f00 .param/l "VOP_RELU" 1 10 82, C4<00010000>;
P_0x147825f40 .param/l "VOP_SIGMOID" 1 10 85, C4<00010011>;
P_0x147825f80 .param/l "VOP_SILU" 1 10 84, C4<00010010>;
P_0x147825fc0 .param/l "VOP_STORE" 1 10 91, C4<00110001>;
P_0x147826000 .param/l "VOP_SUB" 1 10 79, C4<00000010>;
P_0x147826040 .param/l "VOP_SUM" 1 10 87, C4<00100000>;
P_0x147826080 .param/l "VOP_TANH" 1 10 86, C4<00010100>;
P_0x1478260c0 .param/l "VOP_ZERO" 1 10 94, C4<00110100>;
P_0x147826100 .param/l "VREG_COUNT" 0 10 20, +C4<00000000000000000000000000100000>;
L_0x600000dc9b90 .functor BUFZ 256, L_0x6000017dd7c0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000dc9c00 .functor BUFZ 256, L_0x6000017dd900, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000dc9c70 .functor BUFZ 1, v0x6000014920a0_0, C4<0>, C4<0>, C4<0>;
L_0x600000dc9d50 .functor BUFZ 256, v0x600001492c70_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000dc9dc0 .functor BUFZ 1, v0x600001492d90_0, C4<0>, C4<0>, C4<0>;
L_0x600000dc9e30 .functor BUFZ 1, v0x600001492ac0_0, C4<0>, C4<0>, C4<0>;
v0x600001491710_0 .net *"_ivl_48", 255 0, L_0x6000017dd7c0;  1 drivers
v0x6000014917a0_0 .net *"_ivl_50", 6 0, L_0x6000017dd860;  1 drivers
L_0x14809a848 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001491830_0 .net *"_ivl_53", 1 0, L_0x14809a848;  1 drivers
v0x6000014918c0_0 .net *"_ivl_56", 255 0, L_0x6000017dd900;  1 drivers
v0x600001491950_0 .net *"_ivl_58", 6 0, L_0x6000017dd9a0;  1 drivers
L_0x14809a890 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000014919e0_0 .net *"_ivl_61", 1 0, L_0x14809a890;  1 drivers
L_0x14809a8d8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001491a70_0 .net/2u *"_ivl_64", 2 0, L_0x14809a8d8;  1 drivers
v0x600001491b00_0 .var "addr_reg", 19 0;
v0x600001491b90_0 .var "alu_result", 255 0;
v0x600001491c20_0 .net "clk", 0 0, v0x600001498ab0_0;  alias, 1 drivers
v0x600001491cb0_0 .net "cmd", 127 0, v0x6000014f5440_0;  alias, 1 drivers
v0x600001491d40_0 .net "cmd_done", 0 0, L_0x600000dc9c70;  alias, 1 drivers
v0x600001491dd0_0 .net "cmd_ready", 0 0, L_0x6000017dda40;  alias, 1 drivers
v0x600001491e60_0 .var "cmd_reg", 127 0;
v0x600001491ef0_0 .net "cmd_valid", 0 0, L_0x600000dc6610;  alias, 1 drivers
v0x600001491f80_0 .net "count", 15 0, L_0x6000017dd720;  1 drivers
v0x600001492010_0 .var "count_reg", 15 0;
v0x6000014920a0_0 .var "done_reg", 0 0;
v0x600001492130_0 .var "elem_count", 15 0;
v0x6000014921c0_0 .net "imm", 15 0, L_0x6000017dd5e0;  1 drivers
v0x600001492250_0 .var "imm_reg", 15 0;
v0x6000014922e0_0 .var/i "lane", 31 0;
v0x600001492370 .array "lane_a", 15 0;
v0x600001492370_0 .net v0x600001492370 0, 15 0, L_0x6000017dbf20; 1 drivers
v0x600001492370_1 .net v0x600001492370 1, 15 0, L_0x6000017dc000; 1 drivers
v0x600001492370_2 .net v0x600001492370 2, 15 0, L_0x6000017dc140; 1 drivers
v0x600001492370_3 .net v0x600001492370 3, 15 0, L_0x6000017dc280; 1 drivers
v0x600001492370_4 .net v0x600001492370 4, 15 0, L_0x6000017dc3c0; 1 drivers
v0x600001492370_5 .net v0x600001492370 5, 15 0, L_0x6000017dc500; 1 drivers
v0x600001492370_6 .net v0x600001492370 6, 15 0, L_0x6000017dc640; 1 drivers
v0x600001492370_7 .net v0x600001492370 7, 15 0, L_0x6000017dc780; 1 drivers
v0x600001492370_8 .net v0x600001492370 8, 15 0, L_0x6000017dc8c0; 1 drivers
v0x600001492370_9 .net v0x600001492370 9, 15 0, L_0x6000017dca00; 1 drivers
v0x600001492370_10 .net v0x600001492370 10, 15 0, L_0x6000017dcbe0; 1 drivers
v0x600001492370_11 .net v0x600001492370 11, 15 0, L_0x6000017dcc80; 1 drivers
v0x600001492370_12 .net v0x600001492370 12, 15 0, L_0x6000017dcdc0; 1 drivers
v0x600001492370_13 .net v0x600001492370 13, 15 0, L_0x6000017dcf00; 1 drivers
v0x600001492370_14 .net v0x600001492370 14, 15 0, L_0x6000017dd040; 1 drivers
v0x600001492370_15 .net v0x600001492370 15, 15 0, L_0x6000017dd180; 1 drivers
v0x600001492400 .array "lane_b", 15 0;
v0x600001492400_0 .net v0x600001492400 0, 15 0, L_0x6000017d0640; 1 drivers
v0x600001492400_1 .net v0x600001492400 1, 15 0, L_0x6000017dc0a0; 1 drivers
v0x600001492400_2 .net v0x600001492400 2, 15 0, L_0x6000017dc1e0; 1 drivers
v0x600001492400_3 .net v0x600001492400 3, 15 0, L_0x6000017dc320; 1 drivers
v0x600001492400_4 .net v0x600001492400 4, 15 0, L_0x6000017dc460; 1 drivers
v0x600001492400_5 .net v0x600001492400 5, 15 0, L_0x6000017dc5a0; 1 drivers
v0x600001492400_6 .net v0x600001492400 6, 15 0, L_0x6000017dc6e0; 1 drivers
v0x600001492400_7 .net v0x600001492400 7, 15 0, L_0x6000017dc820; 1 drivers
v0x600001492400_8 .net v0x600001492400 8, 15 0, L_0x6000017dc960; 1 drivers
v0x600001492400_9 .net v0x600001492400 9, 15 0, L_0x6000017dcb40; 1 drivers
v0x600001492400_10 .net v0x600001492400 10, 15 0, L_0x6000017dcaa0; 1 drivers
v0x600001492400_11 .net v0x600001492400 11, 15 0, L_0x6000017dcd20; 1 drivers
v0x600001492400_12 .net v0x600001492400 12, 15 0, L_0x6000017dce60; 1 drivers
v0x600001492400_13 .net v0x600001492400 13, 15 0, L_0x6000017dcfa0; 1 drivers
v0x600001492400_14 .net v0x600001492400 14, 15 0, L_0x6000017dd0e0; 1 drivers
v0x600001492400_15 .net v0x600001492400 15, 15 0, L_0x6000017dd220; 1 drivers
v0x600001492490 .array "lane_result", 15 0, 15 0;
v0x600001492520_0 .net "mem_addr", 19 0, L_0x6000017dd680;  1 drivers
v0x6000014925b0_0 .var "mem_addr_reg", 19 0;
v0x600001492640_0 .net "opcode", 7 0, L_0x6000017dd2c0;  1 drivers
v0x6000014926d0_0 .var "reduce_result", 15 0;
v0x600001492760 .array "reduce_tree", 79 0, 15 0;
v0x6000014927f0_0 .net "rst_n", 0 0, v0x600001499320_0;  alias, 1 drivers
v0x600001492880_0 .net "sram_addr", 19 0, v0x600001492910_0;  alias, 1 drivers
v0x600001492910_0 .var "sram_addr_reg", 19 0;
v0x6000014929a0_0 .net "sram_rdata", 255 0, L_0x600000dca610;  alias, 1 drivers
v0x600001492a30_0 .net "sram_re", 0 0, L_0x600000dc9e30;  alias, 1 drivers
v0x600001492ac0_0 .var "sram_re_reg", 0 0;
v0x600001492b50_0 .net "sram_ready", 0 0, L_0x6000017debc0;  alias, 1 drivers
v0x600001492be0_0 .net "sram_wdata", 255 0, L_0x600000dc9d50;  alias, 1 drivers
v0x600001492c70_0 .var "sram_wdata_reg", 255 0;
v0x600001492d00_0 .net "sram_we", 0 0, L_0x600000dc9dc0;  alias, 1 drivers
v0x600001492d90_0 .var "sram_we_reg", 0 0;
v0x600001492e20_0 .var/i "stage", 31 0;
v0x600001492eb0_0 .var "state", 2 0;
v0x600001492f40_0 .net "subop", 7 0, L_0x6000017dd360;  1 drivers
v0x600001492fd0_0 .var "subop_reg", 7 0;
v0x600001493060_0 .net "vd", 4 0, L_0x6000017dd400;  1 drivers
v0x6000014930f0_0 .var "vd_reg", 4 0;
v0x600001493180 .array "vrf", 31 0, 255 0;
v0x600001493210_0 .net "vs1", 4 0, L_0x6000017dd4a0;  1 drivers
v0x6000014932a0_0 .net "vs1_data", 255 0, L_0x600000dc9b90;  1 drivers
v0x600001493330_0 .var "vs1_reg", 4 0;
v0x6000014933c0_0 .net "vs2", 4 0, L_0x6000017dd540;  1 drivers
v0x600001493450_0 .net "vs2_data", 255 0, L_0x600000dc9c00;  1 drivers
v0x6000014934e0_0 .var "vs2_reg", 4 0;
E_0x6000033b1000/0 .event anyedge, v0x600001492370_0, v0x600001492370_1, v0x600001492370_2, v0x600001492370_3;
E_0x6000033b1000/1 .event anyedge, v0x600001492370_4, v0x600001492370_5, v0x600001492370_6, v0x600001492370_7;
E_0x6000033b1000/2 .event anyedge, v0x600001492370_8, v0x600001492370_9, v0x600001492370_10, v0x600001492370_11;
E_0x6000033b1000/3 .event anyedge, v0x600001492370_12, v0x600001492370_13, v0x600001492370_14, v0x600001492370_15;
v0x600001492760_0 .array/port v0x600001492760, 0;
v0x600001492760_1 .array/port v0x600001492760, 1;
v0x600001492760_2 .array/port v0x600001492760, 2;
E_0x6000033b1000/4 .event anyedge, v0x600001492fd0_0, v0x600001492760_0, v0x600001492760_1, v0x600001492760_2;
v0x600001492760_3 .array/port v0x600001492760, 3;
v0x600001492760_4 .array/port v0x600001492760, 4;
v0x600001492760_5 .array/port v0x600001492760, 5;
v0x600001492760_6 .array/port v0x600001492760, 6;
E_0x6000033b1000/5 .event anyedge, v0x600001492760_3, v0x600001492760_4, v0x600001492760_5, v0x600001492760_6;
v0x600001492760_7 .array/port v0x600001492760, 7;
v0x600001492760_8 .array/port v0x600001492760, 8;
v0x600001492760_9 .array/port v0x600001492760, 9;
v0x600001492760_10 .array/port v0x600001492760, 10;
E_0x6000033b1000/6 .event anyedge, v0x600001492760_7, v0x600001492760_8, v0x600001492760_9, v0x600001492760_10;
v0x600001492760_11 .array/port v0x600001492760, 11;
v0x600001492760_12 .array/port v0x600001492760, 12;
v0x600001492760_13 .array/port v0x600001492760, 13;
v0x600001492760_14 .array/port v0x600001492760, 14;
E_0x6000033b1000/7 .event anyedge, v0x600001492760_11, v0x600001492760_12, v0x600001492760_13, v0x600001492760_14;
v0x600001492760_15 .array/port v0x600001492760, 15;
v0x600001492760_16 .array/port v0x600001492760, 16;
v0x600001492760_17 .array/port v0x600001492760, 17;
v0x600001492760_18 .array/port v0x600001492760, 18;
E_0x6000033b1000/8 .event anyedge, v0x600001492760_15, v0x600001492760_16, v0x600001492760_17, v0x600001492760_18;
v0x600001492760_19 .array/port v0x600001492760, 19;
v0x600001492760_20 .array/port v0x600001492760, 20;
v0x600001492760_21 .array/port v0x600001492760, 21;
v0x600001492760_22 .array/port v0x600001492760, 22;
E_0x6000033b1000/9 .event anyedge, v0x600001492760_19, v0x600001492760_20, v0x600001492760_21, v0x600001492760_22;
v0x600001492760_23 .array/port v0x600001492760, 23;
v0x600001492760_24 .array/port v0x600001492760, 24;
v0x600001492760_25 .array/port v0x600001492760, 25;
v0x600001492760_26 .array/port v0x600001492760, 26;
E_0x6000033b1000/10 .event anyedge, v0x600001492760_23, v0x600001492760_24, v0x600001492760_25, v0x600001492760_26;
v0x600001492760_27 .array/port v0x600001492760, 27;
v0x600001492760_28 .array/port v0x600001492760, 28;
v0x600001492760_29 .array/port v0x600001492760, 29;
v0x600001492760_30 .array/port v0x600001492760, 30;
E_0x6000033b1000/11 .event anyedge, v0x600001492760_27, v0x600001492760_28, v0x600001492760_29, v0x600001492760_30;
v0x600001492760_31 .array/port v0x600001492760, 31;
v0x600001492760_32 .array/port v0x600001492760, 32;
v0x600001492760_33 .array/port v0x600001492760, 33;
v0x600001492760_34 .array/port v0x600001492760, 34;
E_0x6000033b1000/12 .event anyedge, v0x600001492760_31, v0x600001492760_32, v0x600001492760_33, v0x600001492760_34;
v0x600001492760_35 .array/port v0x600001492760, 35;
v0x600001492760_36 .array/port v0x600001492760, 36;
v0x600001492760_37 .array/port v0x600001492760, 37;
v0x600001492760_38 .array/port v0x600001492760, 38;
E_0x6000033b1000/13 .event anyedge, v0x600001492760_35, v0x600001492760_36, v0x600001492760_37, v0x600001492760_38;
v0x600001492760_39 .array/port v0x600001492760, 39;
v0x600001492760_40 .array/port v0x600001492760, 40;
v0x600001492760_41 .array/port v0x600001492760, 41;
v0x600001492760_42 .array/port v0x600001492760, 42;
E_0x6000033b1000/14 .event anyedge, v0x600001492760_39, v0x600001492760_40, v0x600001492760_41, v0x600001492760_42;
v0x600001492760_43 .array/port v0x600001492760, 43;
v0x600001492760_44 .array/port v0x600001492760, 44;
v0x600001492760_45 .array/port v0x600001492760, 45;
v0x600001492760_46 .array/port v0x600001492760, 46;
E_0x6000033b1000/15 .event anyedge, v0x600001492760_43, v0x600001492760_44, v0x600001492760_45, v0x600001492760_46;
v0x600001492760_47 .array/port v0x600001492760, 47;
v0x600001492760_48 .array/port v0x600001492760, 48;
v0x600001492760_49 .array/port v0x600001492760, 49;
v0x600001492760_50 .array/port v0x600001492760, 50;
E_0x6000033b1000/16 .event anyedge, v0x600001492760_47, v0x600001492760_48, v0x600001492760_49, v0x600001492760_50;
v0x600001492760_51 .array/port v0x600001492760, 51;
v0x600001492760_52 .array/port v0x600001492760, 52;
v0x600001492760_53 .array/port v0x600001492760, 53;
v0x600001492760_54 .array/port v0x600001492760, 54;
E_0x6000033b1000/17 .event anyedge, v0x600001492760_51, v0x600001492760_52, v0x600001492760_53, v0x600001492760_54;
v0x600001492760_55 .array/port v0x600001492760, 55;
v0x600001492760_56 .array/port v0x600001492760, 56;
v0x600001492760_57 .array/port v0x600001492760, 57;
v0x600001492760_58 .array/port v0x600001492760, 58;
E_0x6000033b1000/18 .event anyedge, v0x600001492760_55, v0x600001492760_56, v0x600001492760_57, v0x600001492760_58;
v0x600001492760_59 .array/port v0x600001492760, 59;
v0x600001492760_60 .array/port v0x600001492760, 60;
v0x600001492760_61 .array/port v0x600001492760, 61;
v0x600001492760_62 .array/port v0x600001492760, 62;
E_0x6000033b1000/19 .event anyedge, v0x600001492760_59, v0x600001492760_60, v0x600001492760_61, v0x600001492760_62;
v0x600001492760_63 .array/port v0x600001492760, 63;
v0x600001492760_64 .array/port v0x600001492760, 64;
v0x600001492760_65 .array/port v0x600001492760, 65;
v0x600001492760_66 .array/port v0x600001492760, 66;
E_0x6000033b1000/20 .event anyedge, v0x600001492760_63, v0x600001492760_64, v0x600001492760_65, v0x600001492760_66;
v0x600001492760_67 .array/port v0x600001492760, 67;
v0x600001492760_68 .array/port v0x600001492760, 68;
v0x600001492760_69 .array/port v0x600001492760, 69;
v0x600001492760_70 .array/port v0x600001492760, 70;
E_0x6000033b1000/21 .event anyedge, v0x600001492760_67, v0x600001492760_68, v0x600001492760_69, v0x600001492760_70;
v0x600001492760_71 .array/port v0x600001492760, 71;
v0x600001492760_72 .array/port v0x600001492760, 72;
v0x600001492760_73 .array/port v0x600001492760, 73;
v0x600001492760_74 .array/port v0x600001492760, 74;
E_0x6000033b1000/22 .event anyedge, v0x600001492760_71, v0x600001492760_72, v0x600001492760_73, v0x600001492760_74;
v0x600001492760_75 .array/port v0x600001492760, 75;
v0x600001492760_76 .array/port v0x600001492760, 76;
v0x600001492760_77 .array/port v0x600001492760, 77;
v0x600001492760_78 .array/port v0x600001492760, 78;
E_0x6000033b1000/23 .event anyedge, v0x600001492760_75, v0x600001492760_76, v0x600001492760_77, v0x600001492760_78;
v0x600001492760_79 .array/port v0x600001492760, 79;
E_0x6000033b1000/24 .event anyedge, v0x600001492760_79;
E_0x6000033b1000 .event/or E_0x6000033b1000/0, E_0x6000033b1000/1, E_0x6000033b1000/2, E_0x6000033b1000/3, E_0x6000033b1000/4, E_0x6000033b1000/5, E_0x6000033b1000/6, E_0x6000033b1000/7, E_0x6000033b1000/8, E_0x6000033b1000/9, E_0x6000033b1000/10, E_0x6000033b1000/11, E_0x6000033b1000/12, E_0x6000033b1000/13, E_0x6000033b1000/14, E_0x6000033b1000/15, E_0x6000033b1000/16, E_0x6000033b1000/17, E_0x6000033b1000/18, E_0x6000033b1000/19, E_0x6000033b1000/20, E_0x6000033b1000/21, E_0x6000033b1000/22, E_0x6000033b1000/23, E_0x6000033b1000/24;
L_0x6000017dbf20 .part L_0x600000dc9b90, 0, 16;
L_0x6000017d0640 .part L_0x600000dc9c00, 0, 16;
L_0x6000017dc000 .part L_0x600000dc9b90, 16, 16;
L_0x6000017dc0a0 .part L_0x600000dc9c00, 16, 16;
L_0x6000017dc140 .part L_0x600000dc9b90, 32, 16;
L_0x6000017dc1e0 .part L_0x600000dc9c00, 32, 16;
L_0x6000017dc280 .part L_0x600000dc9b90, 48, 16;
L_0x6000017dc320 .part L_0x600000dc9c00, 48, 16;
L_0x6000017dc3c0 .part L_0x600000dc9b90, 64, 16;
L_0x6000017dc460 .part L_0x600000dc9c00, 64, 16;
L_0x6000017dc500 .part L_0x600000dc9b90, 80, 16;
L_0x6000017dc5a0 .part L_0x600000dc9c00, 80, 16;
L_0x6000017dc640 .part L_0x600000dc9b90, 96, 16;
L_0x6000017dc6e0 .part L_0x600000dc9c00, 96, 16;
L_0x6000017dc780 .part L_0x600000dc9b90, 112, 16;
L_0x6000017dc820 .part L_0x600000dc9c00, 112, 16;
L_0x6000017dc8c0 .part L_0x600000dc9b90, 128, 16;
L_0x6000017dc960 .part L_0x600000dc9c00, 128, 16;
L_0x6000017dca00 .part L_0x600000dc9b90, 144, 16;
L_0x6000017dcb40 .part L_0x600000dc9c00, 144, 16;
L_0x6000017dcbe0 .part L_0x600000dc9b90, 160, 16;
L_0x6000017dcaa0 .part L_0x600000dc9c00, 160, 16;
L_0x6000017dcc80 .part L_0x600000dc9b90, 176, 16;
L_0x6000017dcd20 .part L_0x600000dc9c00, 176, 16;
L_0x6000017dcdc0 .part L_0x600000dc9b90, 192, 16;
L_0x6000017dce60 .part L_0x600000dc9c00, 192, 16;
L_0x6000017dcf00 .part L_0x600000dc9b90, 208, 16;
L_0x6000017dcfa0 .part L_0x600000dc9c00, 208, 16;
L_0x6000017dd040 .part L_0x600000dc9b90, 224, 16;
L_0x6000017dd0e0 .part L_0x600000dc9c00, 224, 16;
L_0x6000017dd180 .part L_0x600000dc9b90, 240, 16;
L_0x6000017dd220 .part L_0x600000dc9c00, 240, 16;
L_0x6000017dd2c0 .part v0x6000014f5440_0, 120, 8;
L_0x6000017dd360 .part v0x6000014f5440_0, 112, 8;
L_0x6000017dd400 .part v0x6000014f5440_0, 107, 5;
L_0x6000017dd4a0 .part v0x6000014f5440_0, 102, 5;
L_0x6000017dd540 .part v0x6000014f5440_0, 97, 5;
L_0x6000017dd5e0 .part v0x6000014f5440_0, 32, 16;
L_0x6000017dd680 .part v0x6000014f5440_0, 76, 20;
L_0x6000017dd720 .part v0x6000014f5440_0, 48, 16;
L_0x6000017dd7c0 .array/port v0x600001493180, L_0x6000017dd860;
L_0x6000017dd860 .concat [ 5 2 0 0], v0x600001493330_0, L_0x14809a848;
L_0x6000017dd900 .array/port v0x600001493180, L_0x6000017dd9a0;
L_0x6000017dd9a0 .concat [ 5 2 0 0], v0x6000014934e0_0, L_0x14809a890;
L_0x6000017dda40 .cmp/eq 3, v0x600001492eb0_0, L_0x14809a8d8;
S_0x14766d1b0 .scope generate, "lane_extract[0]" "lane_extract[0]" 10 137, 10 137 0, S_0x14766c160;
 .timescale 0 0;
P_0x6000033b1040 .param/l "i" 1 10 137, +C4<00>;
v0x600001492490_0 .array/port v0x600001492490, 0;
v0x600001492490_1 .array/port v0x600001492490, 1;
v0x600001492490_2 .array/port v0x600001492490, 2;
v0x600001492490_3 .array/port v0x600001492490, 3;
E_0x6000033b10c0/0 .event anyedge, v0x600001492490_0, v0x600001492490_1, v0x600001492490_2, v0x600001492490_3;
v0x600001492490_4 .array/port v0x600001492490, 4;
v0x600001492490_5 .array/port v0x600001492490, 5;
v0x600001492490_6 .array/port v0x600001492490, 6;
v0x600001492490_7 .array/port v0x600001492490, 7;
E_0x6000033b10c0/1 .event anyedge, v0x600001492490_4, v0x600001492490_5, v0x600001492490_6, v0x600001492490_7;
v0x600001492490_8 .array/port v0x600001492490, 8;
v0x600001492490_9 .array/port v0x600001492490, 9;
v0x600001492490_10 .array/port v0x600001492490, 10;
v0x600001492490_11 .array/port v0x600001492490, 11;
E_0x6000033b10c0/2 .event anyedge, v0x600001492490_8, v0x600001492490_9, v0x600001492490_10, v0x600001492490_11;
v0x600001492490_12 .array/port v0x600001492490, 12;
v0x600001492490_13 .array/port v0x600001492490, 13;
v0x600001492490_14 .array/port v0x600001492490, 14;
v0x600001492490_15 .array/port v0x600001492490, 15;
E_0x6000033b10c0/3 .event anyedge, v0x600001492490_12, v0x600001492490_13, v0x600001492490_14, v0x600001492490_15;
E_0x6000033b10c0 .event/or E_0x6000033b10c0/0, E_0x6000033b10c0/1, E_0x6000033b10c0/2, E_0x6000033b10c0/3;
E_0x6000033b1100/0 .event anyedge, v0x600001492fd0_0, v0x600001492370_0, v0x600001492370_1, v0x600001492370_2;
E_0x6000033b1100/1 .event anyedge, v0x600001492370_3, v0x600001492370_4, v0x600001492370_5, v0x600001492370_6;
E_0x6000033b1100/2 .event anyedge, v0x600001492370_7, v0x600001492370_8, v0x600001492370_9, v0x600001492370_10;
E_0x6000033b1100/3 .event anyedge, v0x600001492370_11, v0x600001492370_12, v0x600001492370_13, v0x600001492370_14;
E_0x6000033b1100/4 .event anyedge, v0x600001492370_15, v0x600001492400_0, v0x600001492400_1, v0x600001492400_2;
E_0x6000033b1100/5 .event anyedge, v0x600001492400_3, v0x600001492400_4, v0x600001492400_5, v0x600001492400_6;
E_0x6000033b1100/6 .event anyedge, v0x600001492400_7, v0x600001492400_8, v0x600001492400_9, v0x600001492400_10;
E_0x6000033b1100/7 .event anyedge, v0x600001492400_11, v0x600001492400_12, v0x600001492400_13, v0x600001492400_14;
E_0x6000033b1100/8 .event anyedge, v0x600001492400_15, v0x600001492250_0;
E_0x6000033b1100 .event/or E_0x6000033b1100/0, E_0x6000033b1100/1, E_0x6000033b1100/2, E_0x6000033b1100/3, E_0x6000033b1100/4, E_0x6000033b1100/5, E_0x6000033b1100/6, E_0x6000033b1100/7, E_0x6000033b1100/8;
S_0x14766d320 .scope generate, "lane_extract[1]" "lane_extract[1]" 10 137, 10 137 0, S_0x14766c160;
 .timescale 0 0;
P_0x6000033b1140 .param/l "i" 1 10 137, +C4<01>;
S_0x1476a3300 .scope generate, "lane_extract[2]" "lane_extract[2]" 10 137, 10 137 0, S_0x14766c160;
 .timescale 0 0;
P_0x6000033b11c0 .param/l "i" 1 10 137, +C4<010>;
S_0x1476a3470 .scope generate, "lane_extract[3]" "lane_extract[3]" 10 137, 10 137 0, S_0x14766c160;
 .timescale 0 0;
P_0x6000033b1240 .param/l "i" 1 10 137, +C4<011>;
S_0x1476a35e0 .scope generate, "lane_extract[4]" "lane_extract[4]" 10 137, 10 137 0, S_0x14766c160;
 .timescale 0 0;
P_0x6000033b1300 .param/l "i" 1 10 137, +C4<0100>;
S_0x14769d500 .scope generate, "lane_extract[5]" "lane_extract[5]" 10 137, 10 137 0, S_0x14766c160;
 .timescale 0 0;
P_0x6000033b1380 .param/l "i" 1 10 137, +C4<0101>;
S_0x14769d670 .scope generate, "lane_extract[6]" "lane_extract[6]" 10 137, 10 137 0, S_0x14766c160;
 .timescale 0 0;
P_0x6000033b1400 .param/l "i" 1 10 137, +C4<0110>;
S_0x14769d7e0 .scope generate, "lane_extract[7]" "lane_extract[7]" 10 137, 10 137 0, S_0x14766c160;
 .timescale 0 0;
P_0x6000033b1480 .param/l "i" 1 10 137, +C4<0111>;
S_0x14769d950 .scope generate, "lane_extract[8]" "lane_extract[8]" 10 137, 10 137 0, S_0x14766c160;
 .timescale 0 0;
P_0x6000033b12c0 .param/l "i" 1 10 137, +C4<01000>;
S_0x14769dac0 .scope generate, "lane_extract[9]" "lane_extract[9]" 10 137, 10 137 0, S_0x14766c160;
 .timescale 0 0;
P_0x6000033b1540 .param/l "i" 1 10 137, +C4<01001>;
S_0x14769dc30 .scope generate, "lane_extract[10]" "lane_extract[10]" 10 137, 10 137 0, S_0x14766c160;
 .timescale 0 0;
P_0x6000033b15c0 .param/l "i" 1 10 137, +C4<01010>;
S_0x14769dda0 .scope generate, "lane_extract[11]" "lane_extract[11]" 10 137, 10 137 0, S_0x14766c160;
 .timescale 0 0;
P_0x6000033b1640 .param/l "i" 1 10 137, +C4<01011>;
S_0x14769df10 .scope generate, "lane_extract[12]" "lane_extract[12]" 10 137, 10 137 0, S_0x14766c160;
 .timescale 0 0;
P_0x6000033b16c0 .param/l "i" 1 10 137, +C4<01100>;
S_0x14769e080 .scope generate, "lane_extract[13]" "lane_extract[13]" 10 137, 10 137 0, S_0x14766c160;
 .timescale 0 0;
P_0x6000033b1740 .param/l "i" 1 10 137, +C4<01101>;
S_0x14769e1f0 .scope generate, "lane_extract[14]" "lane_extract[14]" 10 137, 10 137 0, S_0x14766c160;
 .timescale 0 0;
P_0x6000033b17c0 .param/l "i" 1 10 137, +C4<01110>;
S_0x14769e360 .scope generate, "lane_extract[15]" "lane_extract[15]" 10 137, 10 137 0, S_0x14766c160;
 .timescale 0 0;
P_0x6000033b1840 .param/l "i" 1 10 137, +C4<01111>;
    .scope S_0x14769d100;
T_2 ;
    %wait E_0x60000338d580;
    %load/vec4 v0x6000014f4e10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000014f4cf0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000014f4d80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000014f4c60_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x6000014f4900_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x6000014f4cf0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x6000014f4cf0_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x6000014f4cf0_0, 0;
T_2.2 ;
    %load/vec4 v0x6000014f54d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.7, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x6000014f4d80_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v0x6000014f4d80_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x6000014f4d80_0, 0;
T_2.5 ;
    %load/vec4 v0x6000014f3cc0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.10, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x6000014f4c60_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %load/vec4 v0x6000014f4c60_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x6000014f4c60_0, 0;
T_2.8 ;
    %load/vec4 v0x6000014f4ab0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.13, 9;
    %load/vec4 v0x6000014f4990_0;
    %and;
T_2.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %load/vec4 v0x6000014f4cf0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x6000014f4cf0_0, 0;
T_2.11 ;
    %load/vec4 v0x6000014f5680_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.16, 9;
    %load/vec4 v0x6000014f5560_0;
    %and;
T_2.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.14, 8;
    %load/vec4 v0x6000014f4d80_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x6000014f4d80_0, 0;
T_2.14 ;
    %load/vec4 v0x6000014f3e70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.19, 9;
    %load/vec4 v0x6000014f3d50_0;
    %and;
T_2.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.17, 8;
    %load/vec4 v0x6000014f4c60_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x6000014f4c60_0, 0;
T_2.17 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x14769d100;
T_3 ;
    %wait E_0x60000338d580;
    %load/vec4 v0x6000014f4e10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000014f4fc0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000014f4bd0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x6000014f4480_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000014f4630_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000014f41b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000014f4360_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x6000014f4870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000014f4ab0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x6000014f5440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000014f5680_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x6000014f3c30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000014f3e70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000014c9290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000014f4000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000014f5290_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000014f39f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000014f3a80_0, 0;
    %fork t_1, S_0x14766e0b0;
    %jmp t_0;
    .scope S_0x14766e0b0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000014f2760_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x6000014f2760_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 20;
    %ix/getv/s 3, v0x6000014f2760_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000014f46c0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x6000014f2760_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000014f45a0, 0, 4;
    %load/vec4 v0x6000014f2760_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000014f2760_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %end;
    .scope S_0x14769d100;
t_0 %join;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x6000014f4ab0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.6, 9;
    %load/vec4 v0x6000014f4990_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000014f4ab0_0, 0;
T_3.4 ;
    %load/vec4 v0x6000014f5680_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.9, 9;
    %load/vec4 v0x6000014f5560_0;
    %and;
T_3.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.7, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000014f5680_0, 0;
T_3.7 ;
    %load/vec4 v0x6000014f3e70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.12, 9;
    %load/vec4 v0x6000014f3d50_0;
    %and;
T_3.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000014f3e70_0, 0;
T_3.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000014c9290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000014f4360_0, 0;
    %load/vec4 v0x6000014f4fc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000014f4fc0_0, 0;
    %jmp T_3.24;
T_3.13 ;
    %load/vec4 v0x6000014f4ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.25, 8;
    %load/vec4 v0x6000014f4f30_0;
    %assign/vec4 v0x6000014f4bd0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000014f4630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000014f4000_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000014f4fc0_0, 0;
T_3.25 ;
    %jmp T_3.24;
T_3.14 ;
    %load/vec4 v0x6000014f4bd0_0;
    %assign/vec4 v0x6000014f41b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000014f4360_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x6000014f4fc0_0, 0;
    %jmp T_3.24;
T_3.15 ;
    %load/vec4 v0x6000014f43f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.27, 8;
    %load/vec4 v0x6000014f4240_0;
    %assign/vec4 v0x6000014f4480_0, 0;
    %load/vec4 v0x6000014f4240_0;
    %parti/s 8, 120, 8;
    %assign/vec4 v0x6000014f39f0_0, 0;
    %load/vec4 v0x6000014f4240_0;
    %parti/s 8, 112, 8;
    %assign/vec4 v0x6000014f3a80_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x6000014f4fc0_0, 0;
T_3.27 ;
    %jmp T_3.24;
T_3.16 ;
    %load/vec4 v0x6000014f39f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_3.34, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_3.35, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_3.36, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_3.37, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000014f4000_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x6000014f4fc0_0, 0;
    %jmp T_3.39;
T_3.29 ;
    %load/vec4 v0x6000014f4bd0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000014f4bd0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000014f4fc0_0, 0;
    %jmp T_3.39;
T_3.30 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x6000014f4fc0_0, 0;
    %jmp T_3.39;
T_3.31 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x6000014f4fc0_0, 0;
    %jmp T_3.39;
T_3.32 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x6000014f4fc0_0, 0;
    %jmp T_3.39;
T_3.33 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x6000014f4fc0_0, 0;
    %jmp T_3.39;
T_3.34 ;
    %load/vec4 v0x6000014f4630_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_3.40, 5;
    %load/vec4 v0x6000014f4bd0_0;
    %addi 1, 0, 20;
    %load/vec4 v0x6000014f4630_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000014f46c0, 0, 4;
    %load/vec4 v0x6000014f4480_0;
    %parti/s 16, 32, 7;
    %load/vec4 v0x6000014f4630_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000014f45a0, 0, 4;
    %load/vec4 v0x6000014f4630_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x6000014f4630_0, 0;
    %load/vec4 v0x6000014f4bd0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000014f4bd0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000014f4fc0_0, 0;
    %jmp T_3.41;
T_3.40 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000014f4000_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x6000014f4fc0_0, 0;
T_3.41 ;
    %jmp T_3.39;
T_3.35 ;
    %load/vec4 v0x6000014f4630_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.42, 5;
    %load/vec4 v0x6000014f4630_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x6000014f45a0, 4;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.44, 5;
    %load/vec4 v0x6000014f4630_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x6000014f45a0, 4;
    %subi 1, 0, 16;
    %load/vec4 v0x6000014f4630_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000014f45a0, 0, 4;
    %load/vec4 v0x6000014f4630_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x6000014f46c0, 4;
    %assign/vec4 v0x6000014f4bd0_0, 0;
    %jmp T_3.45;
T_3.44 ;
    %load/vec4 v0x6000014f4630_0;
    %subi 1, 0, 2;
    %assign/vec4 v0x6000014f4630_0, 0;
    %load/vec4 v0x6000014f4bd0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000014f4bd0_0, 0;
T_3.45 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000014f4fc0_0, 0;
    %jmp T_3.43;
T_3.42 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000014f4000_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x6000014f4fc0_0, 0;
T_3.43 ;
    %jmp T_3.39;
T_3.36 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000014f5290_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x6000014f4fc0_0, 0;
    %jmp T_3.39;
T_3.37 ;
    %load/vec4 v0x6000014f3840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.46, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000014c9290_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x6000014f4fc0_0, 0;
T_3.46 ;
    %jmp T_3.39;
T_3.39 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.17 ;
    %load/vec4 v0x6000014f3840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.48, 8;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x6000014f4fc0_0, 0;
T_3.48 ;
    %jmp T_3.24;
T_3.18 ;
    %load/vec4 v0x6000014f39f0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.51, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.52, 6;
    %load/vec4 v0x6000014f4bd0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000014f4bd0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000014f4fc0_0, 0;
    %jmp T_3.54;
T_3.50 ;
    %load/vec4 v0x6000014f4480_0;
    %assign/vec4 v0x6000014f4870_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000014f4ab0_0, 0;
    %load/vec4 v0x6000014f4990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.55, 8;
    %load/vec4 v0x6000014f4bd0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000014f4bd0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000014f4fc0_0, 0;
T_3.55 ;
    %jmp T_3.54;
T_3.51 ;
    %load/vec4 v0x6000014f4480_0;
    %assign/vec4 v0x6000014f5440_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000014f5680_0, 0;
    %load/vec4 v0x6000014f5560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.57, 8;
    %load/vec4 v0x6000014f4bd0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000014f4bd0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000014f4fc0_0, 0;
T_3.57 ;
    %jmp T_3.54;
T_3.52 ;
    %load/vec4 v0x6000014f4480_0;
    %assign/vec4 v0x6000014f3c30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000014f3e70_0, 0;
    %load/vec4 v0x6000014f3d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.59, 8;
    %load/vec4 v0x6000014f4bd0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000014f4bd0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000014f4fc0_0, 0;
T_3.59 ;
    %jmp T_3.54;
T_3.54 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.19 ;
    %load/vec4 v0x6000014f3a80_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.61, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.62, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.63, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_3.64, 6;
    %load/vec4 v0x6000014f4bd0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000014f4bd0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000014f4fc0_0, 0;
    %jmp T_3.66;
T_3.61 ;
    %load/vec4 v0x6000014f4750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.67, 8;
    %load/vec4 v0x6000014f4bd0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000014f4bd0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000014f4fc0_0, 0;
T_3.67 ;
    %jmp T_3.66;
T_3.62 ;
    %load/vec4 v0x6000014f5320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.69, 8;
    %load/vec4 v0x6000014f4bd0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000014f4bd0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000014f4fc0_0, 0;
T_3.69 ;
    %jmp T_3.66;
T_3.63 ;
    %load/vec4 v0x6000014f3b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.71, 8;
    %load/vec4 v0x6000014f4bd0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000014f4bd0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000014f4fc0_0, 0;
T_3.71 ;
    %jmp T_3.66;
T_3.64 ;
    %load/vec4 v0x6000014f3840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.73, 8;
    %load/vec4 v0x6000014f4bd0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000014f4bd0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000014f4fc0_0, 0;
T_3.73 ;
    %jmp T_3.66;
T_3.66 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.20 ;
    %load/vec4 v0x6000014f50e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.75, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000014f5290_0, 0;
    %load/vec4 v0x6000014f4bd0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000014f4bd0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000014f4fc0_0, 0;
T_3.75 ;
    %jmp T_3.24;
T_3.21 ;
    %load/vec4 v0x6000014f4ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.77, 8;
    %load/vec4 v0x6000014f4f30_0;
    %assign/vec4 v0x6000014f4bd0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000014f4630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000014c9290_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000014f4fc0_0, 0;
T_3.77 ;
    %jmp T_3.24;
T_3.22 ;
    %load/vec4 v0x6000014f4ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.79, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000014f4000_0, 0;
    %load/vec4 v0x6000014f4f30_0;
    %assign/vec4 v0x6000014f4bd0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000014f4630_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000014f4fc0_0, 0;
T_3.79 ;
    %jmp T_3.24;
T_3.24 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x14767ddf0;
T_4 ;
    %wait E_0x60000338d580;
    %load/vec4 v0x6000014ed8c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000014f5a70_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x6000014ed950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000014ed9e0, 4;
    %assign/vec4 v0x6000014f5a70_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x147679150;
T_5 ;
    %wait E_0x60000338d580;
    %load/vec4 v0x6000014ed8c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000014f5cb0_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x6000014f5cb0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x6000014f5cb0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000014f5c20, 0, 4;
    %load/vec4 v0x6000014f5cb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000014f5cb0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000014f5d40_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x6000014ed950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000014ed9e0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000014f5c20, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000014f5cb0_0, 0, 32;
T_5.6 ;
    %load/vec4 v0x6000014f5cb0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_5.7, 5;
    %load/vec4 v0x6000014f5cb0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x6000014f5c20, 4;
    %ix/getv/s 3, v0x6000014f5cb0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000014f5c20, 0, 4;
    %load/vec4 v0x6000014f5cb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000014f5cb0_0, 0, 32;
    %jmp T_5.6;
T_5.7 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000014f5c20, 4;
    %assign/vec4 v0x6000014f5d40_0, 0;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1476744b0;
T_6 ;
    %wait E_0x60000338d580;
    %load/vec4 v0x6000014ed8c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000014f5f80_0, 0, 32;
T_6.2 ;
    %load/vec4 v0x6000014f5f80_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x6000014f5f80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000014f5ef0, 0, 4;
    %load/vec4 v0x6000014f5f80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000014f5f80_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000014f6010_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x6000014ed950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000014ed9e0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000014f5ef0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000014f5f80_0, 0, 32;
T_6.6 ;
    %load/vec4 v0x6000014f5f80_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_6.7, 5;
    %load/vec4 v0x6000014f5f80_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x6000014f5ef0, 4;
    %ix/getv/s 3, v0x6000014f5f80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000014f5ef0, 0, 4;
    %load/vec4 v0x6000014f5f80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000014f5f80_0, 0, 32;
    %jmp T_6.6;
T_6.7 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000014f5ef0, 4;
    %assign/vec4 v0x6000014f6010_0, 0;
T_6.4 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x14766f810;
T_7 ;
    %wait E_0x60000338d580;
    %load/vec4 v0x6000014ed8c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000014f6250_0, 0, 32;
T_7.2 ;
    %load/vec4 v0x6000014f6250_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x6000014f6250_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000014f61c0, 0, 4;
    %load/vec4 v0x6000014f6250_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000014f6250_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000014f62e0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x6000014ed950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000014ed9e0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000014f61c0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000014f6250_0, 0, 32;
T_7.6 ;
    %load/vec4 v0x6000014f6250_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_7.7, 5;
    %load/vec4 v0x6000014f6250_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x6000014f61c0, 4;
    %ix/getv/s 3, v0x6000014f6250_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000014f61c0, 0, 4;
    %load/vec4 v0x6000014f6250_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000014f6250_0, 0, 32;
    %jmp T_7.6;
T_7.7 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000014f61c0, 4;
    %assign/vec4 v0x6000014f62e0_0, 0;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x147619c40;
T_8 ;
    %wait E_0x60000338d580;
    %load/vec4 v0x6000014f6d90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000014f6f40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000014f6880_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000014f67f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000014f6d00_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x6000014f6ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x6000014f6eb0_0;
    %assign/vec4 v0x6000014f6f40_0, 0;
T_8.2 ;
    %load/vec4 v0x6000014f6a30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x6000014f6760_0;
    %assign/vec4 v0x6000014f6880_0, 0;
    %load/vec4 v0x6000014f6880_0;
    %assign/vec4 v0x6000014f67f0_0, 0;
    %load/vec4 v0x6000014f6910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %load/vec4 v0x6000014f6be0_0;
    %assign/vec4 v0x6000014f6d00_0, 0;
    %jmp T_8.7;
T_8.6 ;
    %load/vec4 v0x6000014f6c70_0;
    %load/vec4 v0x6000014f6be0_0;
    %add;
    %assign/vec4 v0x6000014f6d00_0, 0;
T_8.7 ;
T_8.4 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x14761c0a0;
T_9 ;
    %wait E_0x60000338d580;
    %load/vec4 v0x6000014f8360_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000014f8510_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000014f7de0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000014f7d50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000014f82d0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x6000014f8090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x6000014f8480_0;
    %assign/vec4 v0x6000014f8510_0, 0;
T_9.2 ;
    %load/vec4 v0x6000014f8000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x6000014f7cc0_0;
    %assign/vec4 v0x6000014f7de0_0, 0;
    %load/vec4 v0x6000014f7de0_0;
    %assign/vec4 v0x6000014f7d50_0, 0;
    %load/vec4 v0x6000014f7e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %load/vec4 v0x6000014f81b0_0;
    %assign/vec4 v0x6000014f82d0_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x6000014f8240_0;
    %load/vec4 v0x6000014f81b0_0;
    %add;
    %assign/vec4 v0x6000014f82d0_0, 0;
T_9.7 ;
T_9.4 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x14760ff40;
T_10 ;
    %wait E_0x60000338d580;
    %load/vec4 v0x6000014f98c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000014f9a70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000014f93b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000014f9320_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000014f9830_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x6000014f95f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x6000014f99e0_0;
    %assign/vec4 v0x6000014f9a70_0, 0;
T_10.2 ;
    %load/vec4 v0x6000014f9560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x6000014f9290_0;
    %assign/vec4 v0x6000014f93b0_0, 0;
    %load/vec4 v0x6000014f93b0_0;
    %assign/vec4 v0x6000014f9320_0, 0;
    %load/vec4 v0x6000014f9440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %load/vec4 v0x6000014f9710_0;
    %assign/vec4 v0x6000014f9830_0, 0;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v0x6000014f97a0_0;
    %load/vec4 v0x6000014f9710_0;
    %add;
    %assign/vec4 v0x6000014f9830_0, 0;
T_10.7 ;
T_10.4 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x147604b10;
T_11 ;
    %wait E_0x60000338d580;
    %load/vec4 v0x6000014fae20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000014fafd0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000014fa910_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000014fa880_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000014fad90_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x6000014fab50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x6000014faf40_0;
    %assign/vec4 v0x6000014fafd0_0, 0;
T_11.2 ;
    %load/vec4 v0x6000014faac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %load/vec4 v0x6000014fa7f0_0;
    %assign/vec4 v0x6000014fa910_0, 0;
    %load/vec4 v0x6000014fa910_0;
    %assign/vec4 v0x6000014fa880_0, 0;
    %load/vec4 v0x6000014fa9a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %load/vec4 v0x6000014fac70_0;
    %assign/vec4 v0x6000014fad90_0, 0;
    %jmp T_11.7;
T_11.6 ;
    %load/vec4 v0x6000014fad00_0;
    %load/vec4 v0x6000014fac70_0;
    %add;
    %assign/vec4 v0x6000014fad90_0, 0;
T_11.7 ;
T_11.4 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x147616270;
T_12 ;
    %wait E_0x60000338d580;
    %load/vec4 v0x6000014fc3f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000014fc5a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000014fbe70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000014fbde0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000014fc360_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x6000014fc120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x6000014fc510_0;
    %assign/vec4 v0x6000014fc5a0_0, 0;
T_12.2 ;
    %load/vec4 v0x6000014fc090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %load/vec4 v0x6000014fbd50_0;
    %assign/vec4 v0x6000014fbe70_0, 0;
    %load/vec4 v0x6000014fbe70_0;
    %assign/vec4 v0x6000014fbde0_0, 0;
    %load/vec4 v0x6000014fbf00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.6, 8;
    %load/vec4 v0x6000014fc240_0;
    %assign/vec4 v0x6000014fc360_0, 0;
    %jmp T_12.7;
T_12.6 ;
    %load/vec4 v0x6000014fc2d0_0;
    %load/vec4 v0x6000014fc240_0;
    %add;
    %assign/vec4 v0x6000014fc360_0, 0;
T_12.7 ;
T_12.4 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x14769a2f0;
T_13 ;
    %wait E_0x60000338d580;
    %load/vec4 v0x6000014fd950_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000014fdb00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000014fd440_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000014fd3b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000014fd8c0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x6000014fd680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x6000014fda70_0;
    %assign/vec4 v0x6000014fdb00_0, 0;
T_13.2 ;
    %load/vec4 v0x6000014fd5f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %load/vec4 v0x6000014fd320_0;
    %assign/vec4 v0x6000014fd440_0, 0;
    %load/vec4 v0x6000014fd440_0;
    %assign/vec4 v0x6000014fd3b0_0, 0;
    %load/vec4 v0x6000014fd4d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.6, 8;
    %load/vec4 v0x6000014fd7a0_0;
    %assign/vec4 v0x6000014fd8c0_0, 0;
    %jmp T_13.7;
T_13.6 ;
    %load/vec4 v0x6000014fd830_0;
    %load/vec4 v0x6000014fd7a0_0;
    %add;
    %assign/vec4 v0x6000014fd8c0_0, 0;
T_13.7 ;
T_13.4 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x147694930;
T_14 ;
    %wait E_0x60000338d580;
    %load/vec4 v0x6000014feeb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000014ff060_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000014fe9a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000014fe910_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000014fee20_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x6000014febe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x6000014fefd0_0;
    %assign/vec4 v0x6000014ff060_0, 0;
T_14.2 ;
    %load/vec4 v0x6000014feb50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %load/vec4 v0x6000014fe880_0;
    %assign/vec4 v0x6000014fe9a0_0, 0;
    %load/vec4 v0x6000014fe9a0_0;
    %assign/vec4 v0x6000014fe910_0, 0;
    %load/vec4 v0x6000014fea30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.6, 8;
    %load/vec4 v0x6000014fed00_0;
    %assign/vec4 v0x6000014fee20_0, 0;
    %jmp T_14.7;
T_14.6 ;
    %load/vec4 v0x6000014fed90_0;
    %load/vec4 v0x6000014fed00_0;
    %add;
    %assign/vec4 v0x6000014fee20_0, 0;
T_14.7 ;
T_14.4 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x1476922e0;
T_15 ;
    %wait E_0x60000338d580;
    %load/vec4 v0x6000014e0480_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000014e0630_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000014fff00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000014ffe70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000014e03f0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x6000014e01b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x6000014e05a0_0;
    %assign/vec4 v0x6000014e0630_0, 0;
T_15.2 ;
    %load/vec4 v0x6000014e0120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %load/vec4 v0x6000014ffde0_0;
    %assign/vec4 v0x6000014fff00_0, 0;
    %load/vec4 v0x6000014fff00_0;
    %assign/vec4 v0x6000014ffe70_0, 0;
    %load/vec4 v0x6000014e0000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.6, 8;
    %load/vec4 v0x6000014e02d0_0;
    %assign/vec4 v0x6000014e03f0_0, 0;
    %jmp T_15.7;
T_15.6 ;
    %load/vec4 v0x6000014e0360_0;
    %load/vec4 v0x6000014e02d0_0;
    %add;
    %assign/vec4 v0x6000014e03f0_0, 0;
T_15.7 ;
T_15.4 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x14768d4d0;
T_16 ;
    %wait E_0x60000338d580;
    %load/vec4 v0x6000014e19e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000014e1b90_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000014e14d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000014e1440_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000014e1950_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x6000014e1710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x6000014e1b00_0;
    %assign/vec4 v0x6000014e1b90_0, 0;
T_16.2 ;
    %load/vec4 v0x6000014e1680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %load/vec4 v0x6000014e13b0_0;
    %assign/vec4 v0x6000014e14d0_0, 0;
    %load/vec4 v0x6000014e14d0_0;
    %assign/vec4 v0x6000014e1440_0, 0;
    %load/vec4 v0x6000014e1560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.6, 8;
    %load/vec4 v0x6000014e1830_0;
    %assign/vec4 v0x6000014e1950_0, 0;
    %jmp T_16.7;
T_16.6 ;
    %load/vec4 v0x6000014e18c0_0;
    %load/vec4 v0x6000014e1830_0;
    %add;
    %assign/vec4 v0x6000014e1950_0, 0;
T_16.7 ;
T_16.4 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x14768ae80;
T_17 ;
    %wait E_0x60000338d580;
    %load/vec4 v0x6000014e2f40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000014e30f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000014e2a30_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000014e29a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000014e2eb0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x6000014e2c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x6000014e3060_0;
    %assign/vec4 v0x6000014e30f0_0, 0;
T_17.2 ;
    %load/vec4 v0x6000014e2be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %load/vec4 v0x6000014e2910_0;
    %assign/vec4 v0x6000014e2a30_0, 0;
    %load/vec4 v0x6000014e2a30_0;
    %assign/vec4 v0x6000014e29a0_0, 0;
    %load/vec4 v0x6000014e2ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.6, 8;
    %load/vec4 v0x6000014e2d90_0;
    %assign/vec4 v0x6000014e2eb0_0, 0;
    %jmp T_17.7;
T_17.6 ;
    %load/vec4 v0x6000014e2e20_0;
    %load/vec4 v0x6000014e2d90_0;
    %add;
    %assign/vec4 v0x6000014e2eb0_0, 0;
T_17.7 ;
T_17.4 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x147688830;
T_18 ;
    %wait E_0x60000338d580;
    %load/vec4 v0x6000014e4510_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000014e46c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000014e4000_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000014e3f00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000014e4480_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x6000014e4240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x6000014e4630_0;
    %assign/vec4 v0x6000014e46c0_0, 0;
T_18.2 ;
    %load/vec4 v0x6000014e41b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %load/vec4 v0x6000014e3e70_0;
    %assign/vec4 v0x6000014e4000_0, 0;
    %load/vec4 v0x6000014e4000_0;
    %assign/vec4 v0x6000014e3f00_0, 0;
    %load/vec4 v0x6000014e4090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.6, 8;
    %load/vec4 v0x6000014e4360_0;
    %assign/vec4 v0x6000014e4480_0, 0;
    %jmp T_18.7;
T_18.6 ;
    %load/vec4 v0x6000014e43f0_0;
    %load/vec4 v0x6000014e4360_0;
    %add;
    %assign/vec4 v0x6000014e4480_0, 0;
T_18.7 ;
T_18.4 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x1476861e0;
T_19 ;
    %wait E_0x60000338d580;
    %load/vec4 v0x6000014e5a70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000014e5c20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000014e5560_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000014e54d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000014e59e0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x6000014e57a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x6000014e5b90_0;
    %assign/vec4 v0x6000014e5c20_0, 0;
T_19.2 ;
    %load/vec4 v0x6000014e5710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.4, 8;
    %load/vec4 v0x6000014e5440_0;
    %assign/vec4 v0x6000014e5560_0, 0;
    %load/vec4 v0x6000014e5560_0;
    %assign/vec4 v0x6000014e54d0_0, 0;
    %load/vec4 v0x6000014e55f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.6, 8;
    %load/vec4 v0x6000014e58c0_0;
    %assign/vec4 v0x6000014e59e0_0, 0;
    %jmp T_19.7;
T_19.6 ;
    %load/vec4 v0x6000014e5950_0;
    %load/vec4 v0x6000014e58c0_0;
    %add;
    %assign/vec4 v0x6000014e59e0_0, 0;
T_19.7 ;
T_19.4 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x147683d00;
T_20 ;
    %wait E_0x60000338d580;
    %load/vec4 v0x6000014e6fd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000014e7180_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000014e6ac0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000014e6a30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000014e6f40_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x6000014e6d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x6000014e70f0_0;
    %assign/vec4 v0x6000014e7180_0, 0;
T_20.2 ;
    %load/vec4 v0x6000014e6c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %load/vec4 v0x6000014e69a0_0;
    %assign/vec4 v0x6000014e6ac0_0, 0;
    %load/vec4 v0x6000014e6ac0_0;
    %assign/vec4 v0x6000014e6a30_0, 0;
    %load/vec4 v0x6000014e6b50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.6, 8;
    %load/vec4 v0x6000014e6e20_0;
    %assign/vec4 v0x6000014e6f40_0, 0;
    %jmp T_20.7;
T_20.6 ;
    %load/vec4 v0x6000014e6eb0_0;
    %load/vec4 v0x6000014e6e20_0;
    %add;
    %assign/vec4 v0x6000014e6f40_0, 0;
T_20.7 ;
T_20.4 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x1476816b0;
T_21 ;
    %wait E_0x60000338d580;
    %load/vec4 v0x6000014e85a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000014e8750_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000014e8090_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000014e8000_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000014e8510_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x6000014e82d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x6000014e86c0_0;
    %assign/vec4 v0x6000014e8750_0, 0;
T_21.2 ;
    %load/vec4 v0x6000014e8240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.4, 8;
    %load/vec4 v0x6000014e7f00_0;
    %assign/vec4 v0x6000014e8090_0, 0;
    %load/vec4 v0x6000014e8090_0;
    %assign/vec4 v0x6000014e8000_0, 0;
    %load/vec4 v0x6000014e8120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.6, 8;
    %load/vec4 v0x6000014e83f0_0;
    %assign/vec4 v0x6000014e8510_0, 0;
    %jmp T_21.7;
T_21.6 ;
    %load/vec4 v0x6000014e8480_0;
    %load/vec4 v0x6000014e83f0_0;
    %add;
    %assign/vec4 v0x6000014e8510_0, 0;
T_21.7 ;
T_21.4 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x14767f060;
T_22 ;
    %wait E_0x60000338d580;
    %load/vec4 v0x6000014e9b00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000014e9cb0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000014e95f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000014e9560_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000014e9a70_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x6000014e9830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x6000014e9c20_0;
    %assign/vec4 v0x6000014e9cb0_0, 0;
T_22.2 ;
    %load/vec4 v0x6000014e97a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.4, 8;
    %load/vec4 v0x6000014e94d0_0;
    %assign/vec4 v0x6000014e95f0_0, 0;
    %load/vec4 v0x6000014e95f0_0;
    %assign/vec4 v0x6000014e9560_0, 0;
    %load/vec4 v0x6000014e9680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.6, 8;
    %load/vec4 v0x6000014e9950_0;
    %assign/vec4 v0x6000014e9a70_0, 0;
    %jmp T_22.7;
T_22.6 ;
    %load/vec4 v0x6000014e99e0_0;
    %load/vec4 v0x6000014e9950_0;
    %add;
    %assign/vec4 v0x6000014e9a70_0, 0;
T_22.7 ;
T_22.4 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x147677d70;
T_23 ;
    %wait E_0x60000338d580;
    %load/vec4 v0x6000014eb060_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000014eb210_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000014eab50_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000014eaac0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000014eafd0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x6000014ead90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x6000014eb180_0;
    %assign/vec4 v0x6000014eb210_0, 0;
T_23.2 ;
    %load/vec4 v0x6000014ead00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.4, 8;
    %load/vec4 v0x6000014eaa30_0;
    %assign/vec4 v0x6000014eab50_0, 0;
    %load/vec4 v0x6000014eab50_0;
    %assign/vec4 v0x6000014eaac0_0, 0;
    %load/vec4 v0x6000014eabe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.6, 8;
    %load/vec4 v0x6000014eaeb0_0;
    %assign/vec4 v0x6000014eafd0_0, 0;
    %jmp T_23.7;
T_23.6 ;
    %load/vec4 v0x6000014eaf40_0;
    %load/vec4 v0x6000014eaeb0_0;
    %add;
    %assign/vec4 v0x6000014eafd0_0, 0;
T_23.7 ;
T_23.4 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x147691070;
T_24 ;
    %wait E_0x60000338d580;
    %load/vec4 v0x6000014ed8c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000014f57a0_0, 0, 32;
T_24.2 ;
    %load/vec4 v0x6000014f57a0_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_24.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x6000014f57a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000014f5710, 0, 4;
    %load/vec4 v0x6000014f57a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000014f57a0_0, 0, 32;
    %jmp T_24.2;
T_24.3 ;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x6000014ed560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.4, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000014ed5f0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000014f5710, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000014f57a0_0, 0, 32;
T_24.6 ;
    %load/vec4 v0x6000014f57a0_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_24.7, 5;
    %load/vec4 v0x6000014f57a0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x6000014f5710, 4;
    %ix/getv/s 3, v0x6000014f57a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000014f5710, 0, 4;
    %load/vec4 v0x6000014f57a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000014f57a0_0, 0, 32;
    %jmp T_24.6;
T_24.7 ;
T_24.4 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x14768c3d0;
T_25 ;
    %wait E_0x60000338d580;
    %load/vec4 v0x6000014ed8c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000014f58c0_0, 0, 32;
T_25.2 ;
    %load/vec4 v0x6000014f58c0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_25.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x6000014f58c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000014f5830, 0, 4;
    %load/vec4 v0x6000014f58c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000014f58c0_0, 0, 32;
    %jmp T_25.2;
T_25.3 ;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x6000014ed560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000014ed5f0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000014f5830, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000014f58c0_0, 0, 32;
T_25.6 ;
    %load/vec4 v0x6000014f58c0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_25.7, 5;
    %load/vec4 v0x6000014f58c0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x6000014f5830, 4;
    %ix/getv/s 3, v0x6000014f58c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000014f5830, 0, 4;
    %load/vec4 v0x6000014f58c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000014f58c0_0, 0, 32;
    %jmp T_25.6;
T_25.7 ;
T_25.4 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x147687730;
T_26 ;
    %wait E_0x60000338d580;
    %load/vec4 v0x6000014ed8c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000014f59e0_0, 0, 32;
T_26.2 ;
    %load/vec4 v0x6000014f59e0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_26.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x6000014f59e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000014f5950, 0, 4;
    %load/vec4 v0x6000014f59e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000014f59e0_0, 0, 32;
    %jmp T_26.2;
T_26.3 ;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x6000014ed560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000014ed5f0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000014f5950, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000014f59e0_0, 0, 32;
T_26.6 ;
    %load/vec4 v0x6000014f59e0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_26.7, 5;
    %load/vec4 v0x6000014f59e0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x6000014f5950, 4;
    %ix/getv/s 3, v0x6000014f59e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000014f5950, 0, 4;
    %load/vec4 v0x6000014f59e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000014f59e0_0, 0, 32;
    %jmp T_26.6;
T_26.7 ;
T_26.4 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x147697f10;
T_27 ;
    %wait E_0x60000338d580;
    %load/vec4 v0x6000014ed8c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000014edb90_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000014ed290_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x6000014edc20_0;
    %assign/vec4 v0x6000014edb90_0, 0;
    %load/vec4 v0x6000014ed320_0;
    %assign/vec4 v0x6000014ed290_0, 0;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x147697f10;
T_28 ;
    %wait E_0x60000338de80;
    %load/vec4 v0x6000014edb90_0;
    %store/vec4 v0x6000014edc20_0, 0, 3;
    %load/vec4 v0x6000014ed290_0;
    %store/vec4 v0x6000014ed320_0, 0, 16;
    %load/vec4 v0x6000014edb90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_28.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_28.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_28.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_28.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_28.4, 6;
    %jmp T_28.5;
T_28.0 ;
    %load/vec4 v0x6000014edb00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.6, 8;
    %load/vec4 v0x6000014eddd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_28.8, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_28.9, 8;
T_28.8 ; End of true expr.
    %pushi/vec4 2, 0, 3;
    %jmp/0 T_28.9, 8;
 ; End of false expr.
    %blend;
T_28.9;
    %store/vec4 v0x6000014edc20_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x6000014ed320_0, 0, 16;
T_28.6 ;
    %jmp T_28.5;
T_28.1 ;
    %load/vec4 v0x6000014eddd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.10, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x6000014edc20_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x6000014ed320_0, 0, 16;
T_28.10 ;
    %jmp T_28.5;
T_28.2 ;
    %load/vec4 v0x6000014ed290_0;
    %addi 1, 0, 16;
    %store/vec4 v0x6000014ed320_0, 0, 16;
    %load/vec4 v0x6000014ed0e0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x6000014ed290_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_28.12, 5;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x6000014edc20_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x6000014ed320_0, 0, 16;
T_28.12 ;
    %jmp T_28.5;
T_28.3 ;
    %load/vec4 v0x6000014ed290_0;
    %addi 1, 0, 16;
    %store/vec4 v0x6000014ed320_0, 0, 16;
    %load/vec4 v0x6000014ed4d0_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %load/vec4 v0x6000014ed290_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_28.14, 5;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x6000014edc20_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x6000014ed320_0, 0, 16;
T_28.14 ;
    %jmp T_28.5;
T_28.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x6000014edc20_0, 0, 3;
    %jmp T_28.5;
T_28.5 ;
    %pop/vec4 1;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x14766d1b0;
T_29 ;
    %wait E_0x6000033b1100;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %load/vec4 v0x600001492fd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_29.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_29.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_29.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_29.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_29.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_29.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_29.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_29.7, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492370, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %jmp T_29.9;
T_29.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492370, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492400, 4;
    %add;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %jmp T_29.9;
T_29.1 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492370, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492400, 4;
    %sub;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %jmp T_29.9;
T_29.2 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492370, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492400, 4;
    %mul;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %jmp T_29.9;
T_29.3 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492370, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_29.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_29.11, 8;
T_29.10 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492370, 4;
    %jmp/0 T_29.11, 8;
 ; End of false expr.
    %blend;
T_29.11;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %jmp T_29.9;
T_29.4 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492370, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_29.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_29.13, 8;
T_29.12 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492370, 4;
    %jmp/0 T_29.13, 8;
 ; End of false expr.
    %blend;
T_29.13;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %jmp T_29.9;
T_29.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %jmp T_29.9;
T_29.6 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492370, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %jmp T_29.9;
T_29.7 ;
    %load/vec4 v0x600001492250_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %jmp T_29.9;
T_29.9 ;
    %pop/vec4 1;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x14766d1b0;
T_30 ;
    %wait E_0x6000033b10c0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492490, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001491b90_0, 4, 16;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x14766d320;
T_31 ;
    %wait E_0x6000033b1100;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %load/vec4 v0x600001492fd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_31.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_31.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_31.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_31.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_31.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_31.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_31.7, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492370, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %jmp T_31.9;
T_31.0 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492370, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492400, 4;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %jmp T_31.9;
T_31.1 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492370, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492400, 4;
    %sub;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %jmp T_31.9;
T_31.2 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492370, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492400, 4;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %jmp T_31.9;
T_31.3 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492370, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_31.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_31.11, 8;
T_31.10 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492370, 4;
    %jmp/0 T_31.11, 8;
 ; End of false expr.
    %blend;
T_31.11;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %jmp T_31.9;
T_31.4 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492370, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_31.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_31.13, 8;
T_31.12 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492370, 4;
    %jmp/0 T_31.13, 8;
 ; End of false expr.
    %blend;
T_31.13;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %jmp T_31.9;
T_31.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %jmp T_31.9;
T_31.6 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492370, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %jmp T_31.9;
T_31.7 ;
    %load/vec4 v0x600001492250_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %jmp T_31.9;
T_31.9 ;
    %pop/vec4 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x14766d320;
T_32 ;
    %wait E_0x6000033b10c0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492490, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001491b90_0, 4, 16;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x1476a3300;
T_33 ;
    %wait E_0x6000033b1100;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %load/vec4 v0x600001492fd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_33.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_33.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_33.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_33.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_33.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_33.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_33.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_33.7, 6;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492370, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %jmp T_33.9;
T_33.0 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492370, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492400, 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %jmp T_33.9;
T_33.1 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492370, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492400, 4;
    %sub;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %jmp T_33.9;
T_33.2 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492370, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492400, 4;
    %mul;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %jmp T_33.9;
T_33.3 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492370, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_33.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_33.11, 8;
T_33.10 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492370, 4;
    %jmp/0 T_33.11, 8;
 ; End of false expr.
    %blend;
T_33.11;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %jmp T_33.9;
T_33.4 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492370, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_33.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_33.13, 8;
T_33.12 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492370, 4;
    %jmp/0 T_33.13, 8;
 ; End of false expr.
    %blend;
T_33.13;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %jmp T_33.9;
T_33.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %jmp T_33.9;
T_33.6 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492370, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %jmp T_33.9;
T_33.7 ;
    %load/vec4 v0x600001492250_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %jmp T_33.9;
T_33.9 ;
    %pop/vec4 1;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x1476a3300;
T_34 ;
    %wait E_0x6000033b10c0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492490, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001491b90_0, 4, 16;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0x1476a3470;
T_35 ;
    %wait E_0x6000033b1100;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %load/vec4 v0x600001492fd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_35.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_35.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_35.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_35.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_35.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_35.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_35.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_35.7, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492370, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %jmp T_35.9;
T_35.0 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492370, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492400, 4;
    %add;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %jmp T_35.9;
T_35.1 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492370, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492400, 4;
    %sub;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %jmp T_35.9;
T_35.2 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492370, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492400, 4;
    %mul;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %jmp T_35.9;
T_35.3 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492370, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_35.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_35.11, 8;
T_35.10 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492370, 4;
    %jmp/0 T_35.11, 8;
 ; End of false expr.
    %blend;
T_35.11;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %jmp T_35.9;
T_35.4 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492370, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_35.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_35.13, 8;
T_35.12 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492370, 4;
    %jmp/0 T_35.13, 8;
 ; End of false expr.
    %blend;
T_35.13;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %jmp T_35.9;
T_35.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %jmp T_35.9;
T_35.6 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492370, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %jmp T_35.9;
T_35.7 ;
    %load/vec4 v0x600001492250_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %jmp T_35.9;
T_35.9 ;
    %pop/vec4 1;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x1476a3470;
T_36 ;
    %wait E_0x6000033b10c0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492490, 4;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001491b90_0, 4, 16;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x1476a35e0;
T_37 ;
    %wait E_0x6000033b1100;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %load/vec4 v0x600001492fd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_37.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_37.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_37.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_37.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_37.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_37.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_37.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_37.7, 6;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492370, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %jmp T_37.9;
T_37.0 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492370, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492400, 4;
    %add;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %jmp T_37.9;
T_37.1 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492370, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492400, 4;
    %sub;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %jmp T_37.9;
T_37.2 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492370, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492400, 4;
    %mul;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %jmp T_37.9;
T_37.3 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492370, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_37.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_37.11, 8;
T_37.10 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492370, 4;
    %jmp/0 T_37.11, 8;
 ; End of false expr.
    %blend;
T_37.11;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %jmp T_37.9;
T_37.4 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492370, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_37.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_37.13, 8;
T_37.12 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492370, 4;
    %jmp/0 T_37.13, 8;
 ; End of false expr.
    %blend;
T_37.13;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %jmp T_37.9;
T_37.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %jmp T_37.9;
T_37.6 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492370, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %jmp T_37.9;
T_37.7 ;
    %load/vec4 v0x600001492250_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %jmp T_37.9;
T_37.9 ;
    %pop/vec4 1;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0x1476a35e0;
T_38 ;
    %wait E_0x6000033b10c0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492490, 4;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001491b90_0, 4, 16;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0x14769d500;
T_39 ;
    %wait E_0x6000033b1100;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %load/vec4 v0x600001492fd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_39.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_39.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_39.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_39.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_39.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_39.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_39.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_39.7, 6;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492370, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %jmp T_39.9;
T_39.0 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492370, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492400, 4;
    %add;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %jmp T_39.9;
T_39.1 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492370, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492400, 4;
    %sub;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %jmp T_39.9;
T_39.2 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492370, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492400, 4;
    %mul;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %jmp T_39.9;
T_39.3 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492370, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_39.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_39.11, 8;
T_39.10 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492370, 4;
    %jmp/0 T_39.11, 8;
 ; End of false expr.
    %blend;
T_39.11;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %jmp T_39.9;
T_39.4 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492370, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_39.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_39.13, 8;
T_39.12 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492370, 4;
    %jmp/0 T_39.13, 8;
 ; End of false expr.
    %blend;
T_39.13;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %jmp T_39.9;
T_39.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %jmp T_39.9;
T_39.6 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492370, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %jmp T_39.9;
T_39.7 ;
    %load/vec4 v0x600001492250_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %jmp T_39.9;
T_39.9 ;
    %pop/vec4 1;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0x14769d500;
T_40 ;
    %wait E_0x6000033b10c0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492490, 4;
    %ix/load 4, 80, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001491b90_0, 4, 16;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0x14769d670;
T_41 ;
    %wait E_0x6000033b1100;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %load/vec4 v0x600001492fd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_41.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_41.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_41.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_41.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_41.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_41.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_41.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_41.7, 6;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492370, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %jmp T_41.9;
T_41.0 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492370, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492400, 4;
    %add;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %jmp T_41.9;
T_41.1 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492370, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492400, 4;
    %sub;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %jmp T_41.9;
T_41.2 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492370, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492400, 4;
    %mul;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %jmp T_41.9;
T_41.3 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492370, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_41.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_41.11, 8;
T_41.10 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492370, 4;
    %jmp/0 T_41.11, 8;
 ; End of false expr.
    %blend;
T_41.11;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %jmp T_41.9;
T_41.4 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492370, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_41.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_41.13, 8;
T_41.12 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492370, 4;
    %jmp/0 T_41.13, 8;
 ; End of false expr.
    %blend;
T_41.13;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %jmp T_41.9;
T_41.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %jmp T_41.9;
T_41.6 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492370, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %jmp T_41.9;
T_41.7 ;
    %load/vec4 v0x600001492250_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %jmp T_41.9;
T_41.9 ;
    %pop/vec4 1;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0x14769d670;
T_42 ;
    %wait E_0x6000033b10c0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492490, 4;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001491b90_0, 4, 16;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0x14769d7e0;
T_43 ;
    %wait E_0x6000033b1100;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %load/vec4 v0x600001492fd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_43.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_43.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_43.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_43.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_43.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_43.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_43.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_43.7, 6;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492370, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %jmp T_43.9;
T_43.0 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492370, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492400, 4;
    %add;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %jmp T_43.9;
T_43.1 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492370, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492400, 4;
    %sub;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %jmp T_43.9;
T_43.2 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492370, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492400, 4;
    %mul;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %jmp T_43.9;
T_43.3 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492370, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_43.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_43.11, 8;
T_43.10 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492370, 4;
    %jmp/0 T_43.11, 8;
 ; End of false expr.
    %blend;
T_43.11;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %jmp T_43.9;
T_43.4 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492370, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_43.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_43.13, 8;
T_43.12 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492370, 4;
    %jmp/0 T_43.13, 8;
 ; End of false expr.
    %blend;
T_43.13;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %jmp T_43.9;
T_43.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %jmp T_43.9;
T_43.6 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492370, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %jmp T_43.9;
T_43.7 ;
    %load/vec4 v0x600001492250_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %jmp T_43.9;
T_43.9 ;
    %pop/vec4 1;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0x14769d7e0;
T_44 ;
    %wait E_0x6000033b10c0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492490, 4;
    %ix/load 4, 112, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001491b90_0, 4, 16;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0x14769d950;
T_45 ;
    %wait E_0x6000033b1100;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %load/vec4 v0x600001492fd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_45.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_45.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_45.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_45.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_45.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_45.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_45.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_45.7, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492370, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %jmp T_45.9;
T_45.0 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492370, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492400, 4;
    %add;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %jmp T_45.9;
T_45.1 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492370, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492400, 4;
    %sub;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %jmp T_45.9;
T_45.2 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492370, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492400, 4;
    %mul;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %jmp T_45.9;
T_45.3 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492370, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_45.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_45.11, 8;
T_45.10 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492370, 4;
    %jmp/0 T_45.11, 8;
 ; End of false expr.
    %blend;
T_45.11;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %jmp T_45.9;
T_45.4 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492370, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_45.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_45.13, 8;
T_45.12 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492370, 4;
    %jmp/0 T_45.13, 8;
 ; End of false expr.
    %blend;
T_45.13;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %jmp T_45.9;
T_45.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %jmp T_45.9;
T_45.6 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492370, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %jmp T_45.9;
T_45.7 ;
    %load/vec4 v0x600001492250_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %jmp T_45.9;
T_45.9 ;
    %pop/vec4 1;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0x14769d950;
T_46 ;
    %wait E_0x6000033b10c0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492490, 4;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001491b90_0, 4, 16;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0x14769dac0;
T_47 ;
    %wait E_0x6000033b1100;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %load/vec4 v0x600001492fd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_47.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_47.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_47.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_47.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_47.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_47.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_47.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_47.7, 6;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492370, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %jmp T_47.9;
T_47.0 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492370, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492400, 4;
    %add;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %jmp T_47.9;
T_47.1 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492370, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492400, 4;
    %sub;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %jmp T_47.9;
T_47.2 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492370, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492400, 4;
    %mul;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %jmp T_47.9;
T_47.3 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492370, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_47.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_47.11, 8;
T_47.10 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492370, 4;
    %jmp/0 T_47.11, 8;
 ; End of false expr.
    %blend;
T_47.11;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %jmp T_47.9;
T_47.4 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492370, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_47.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_47.13, 8;
T_47.12 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492370, 4;
    %jmp/0 T_47.13, 8;
 ; End of false expr.
    %blend;
T_47.13;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %jmp T_47.9;
T_47.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %jmp T_47.9;
T_47.6 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492370, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %jmp T_47.9;
T_47.7 ;
    %load/vec4 v0x600001492250_0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %jmp T_47.9;
T_47.9 ;
    %pop/vec4 1;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0x14769dac0;
T_48 ;
    %wait E_0x6000033b10c0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492490, 4;
    %ix/load 4, 144, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001491b90_0, 4, 16;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0x14769dc30;
T_49 ;
    %wait E_0x6000033b1100;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %load/vec4 v0x600001492fd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_49.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_49.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_49.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_49.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_49.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_49.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_49.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_49.7, 6;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492370, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %jmp T_49.9;
T_49.0 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492370, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492400, 4;
    %add;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %jmp T_49.9;
T_49.1 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492370, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492400, 4;
    %sub;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %jmp T_49.9;
T_49.2 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492370, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492400, 4;
    %mul;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %jmp T_49.9;
T_49.3 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492370, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_49.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_49.11, 8;
T_49.10 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492370, 4;
    %jmp/0 T_49.11, 8;
 ; End of false expr.
    %blend;
T_49.11;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %jmp T_49.9;
T_49.4 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492370, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_49.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_49.13, 8;
T_49.12 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492370, 4;
    %jmp/0 T_49.13, 8;
 ; End of false expr.
    %blend;
T_49.13;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %jmp T_49.9;
T_49.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %jmp T_49.9;
T_49.6 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492370, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %jmp T_49.9;
T_49.7 ;
    %load/vec4 v0x600001492250_0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %jmp T_49.9;
T_49.9 ;
    %pop/vec4 1;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0x14769dc30;
T_50 ;
    %wait E_0x6000033b10c0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492490, 4;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001491b90_0, 4, 16;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0x14769dda0;
T_51 ;
    %wait E_0x6000033b1100;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %load/vec4 v0x600001492fd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_51.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_51.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_51.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_51.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_51.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_51.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_51.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_51.7, 6;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492370, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %jmp T_51.9;
T_51.0 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492370, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492400, 4;
    %add;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %jmp T_51.9;
T_51.1 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492370, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492400, 4;
    %sub;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %jmp T_51.9;
T_51.2 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492370, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492400, 4;
    %mul;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %jmp T_51.9;
T_51.3 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492370, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_51.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_51.11, 8;
T_51.10 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492370, 4;
    %jmp/0 T_51.11, 8;
 ; End of false expr.
    %blend;
T_51.11;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %jmp T_51.9;
T_51.4 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492370, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_51.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_51.13, 8;
T_51.12 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492370, 4;
    %jmp/0 T_51.13, 8;
 ; End of false expr.
    %blend;
T_51.13;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %jmp T_51.9;
T_51.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %jmp T_51.9;
T_51.6 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492370, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %jmp T_51.9;
T_51.7 ;
    %load/vec4 v0x600001492250_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %jmp T_51.9;
T_51.9 ;
    %pop/vec4 1;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0x14769dda0;
T_52 ;
    %wait E_0x6000033b10c0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492490, 4;
    %ix/load 4, 176, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001491b90_0, 4, 16;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0x14769df10;
T_53 ;
    %wait E_0x6000033b1100;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %load/vec4 v0x600001492fd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_53.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_53.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_53.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_53.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_53.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_53.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_53.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_53.7, 6;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492370, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %jmp T_53.9;
T_53.0 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492370, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492400, 4;
    %add;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %jmp T_53.9;
T_53.1 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492370, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492400, 4;
    %sub;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %jmp T_53.9;
T_53.2 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492370, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492400, 4;
    %mul;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %jmp T_53.9;
T_53.3 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492370, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_53.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_53.11, 8;
T_53.10 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492370, 4;
    %jmp/0 T_53.11, 8;
 ; End of false expr.
    %blend;
T_53.11;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %jmp T_53.9;
T_53.4 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492370, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_53.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_53.13, 8;
T_53.12 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492370, 4;
    %jmp/0 T_53.13, 8;
 ; End of false expr.
    %blend;
T_53.13;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %jmp T_53.9;
T_53.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %jmp T_53.9;
T_53.6 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492370, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %jmp T_53.9;
T_53.7 ;
    %load/vec4 v0x600001492250_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %jmp T_53.9;
T_53.9 ;
    %pop/vec4 1;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_0x14769df10;
T_54 ;
    %wait E_0x6000033b10c0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492490, 4;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001491b90_0, 4, 16;
    %jmp T_54;
    .thread T_54, $push;
    .scope S_0x14769e080;
T_55 ;
    %wait E_0x6000033b1100;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %load/vec4 v0x600001492fd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_55.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_55.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_55.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_55.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_55.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_55.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_55.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_55.7, 6;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492370, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %jmp T_55.9;
T_55.0 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492370, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492400, 4;
    %add;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %jmp T_55.9;
T_55.1 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492370, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492400, 4;
    %sub;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %jmp T_55.9;
T_55.2 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492370, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492400, 4;
    %mul;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %jmp T_55.9;
T_55.3 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492370, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_55.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_55.11, 8;
T_55.10 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492370, 4;
    %jmp/0 T_55.11, 8;
 ; End of false expr.
    %blend;
T_55.11;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %jmp T_55.9;
T_55.4 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492370, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_55.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_55.13, 8;
T_55.12 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492370, 4;
    %jmp/0 T_55.13, 8;
 ; End of false expr.
    %blend;
T_55.13;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %jmp T_55.9;
T_55.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %jmp T_55.9;
T_55.6 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492370, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %jmp T_55.9;
T_55.7 ;
    %load/vec4 v0x600001492250_0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %jmp T_55.9;
T_55.9 ;
    %pop/vec4 1;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_0x14769e080;
T_56 ;
    %wait E_0x6000033b10c0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492490, 4;
    %ix/load 4, 208, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001491b90_0, 4, 16;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_0x14769e1f0;
T_57 ;
    %wait E_0x6000033b1100;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %load/vec4 v0x600001492fd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_57.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_57.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_57.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_57.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_57.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_57.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_57.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_57.7, 6;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492370, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %jmp T_57.9;
T_57.0 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492370, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492400, 4;
    %add;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %jmp T_57.9;
T_57.1 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492370, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492400, 4;
    %sub;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %jmp T_57.9;
T_57.2 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492370, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492400, 4;
    %mul;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %jmp T_57.9;
T_57.3 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492370, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_57.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_57.11, 8;
T_57.10 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492370, 4;
    %jmp/0 T_57.11, 8;
 ; End of false expr.
    %blend;
T_57.11;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %jmp T_57.9;
T_57.4 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492370, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_57.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_57.13, 8;
T_57.12 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492370, 4;
    %jmp/0 T_57.13, 8;
 ; End of false expr.
    %blend;
T_57.13;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %jmp T_57.9;
T_57.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %jmp T_57.9;
T_57.6 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492370, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %jmp T_57.9;
T_57.7 ;
    %load/vec4 v0x600001492250_0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %jmp T_57.9;
T_57.9 ;
    %pop/vec4 1;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_0x14769e1f0;
T_58 ;
    %wait E_0x6000033b10c0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492490, 4;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001491b90_0, 4, 16;
    %jmp T_58;
    .thread T_58, $push;
    .scope S_0x14769e360;
T_59 ;
    %wait E_0x6000033b1100;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %load/vec4 v0x600001492fd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_59.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_59.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_59.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_59.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_59.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_59.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_59.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_59.7, 6;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492370, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %jmp T_59.9;
T_59.0 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492370, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492400, 4;
    %add;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %jmp T_59.9;
T_59.1 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492370, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492400, 4;
    %sub;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %jmp T_59.9;
T_59.2 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492370, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492400, 4;
    %mul;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %jmp T_59.9;
T_59.3 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492370, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_59.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_59.11, 8;
T_59.10 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492370, 4;
    %jmp/0 T_59.11, 8;
 ; End of false expr.
    %blend;
T_59.11;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %jmp T_59.9;
T_59.4 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492370, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_59.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_59.13, 8;
T_59.12 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492370, 4;
    %jmp/0 T_59.13, 8;
 ; End of false expr.
    %blend;
T_59.13;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %jmp T_59.9;
T_59.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %jmp T_59.9;
T_59.6 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492370, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %jmp T_59.9;
T_59.7 ;
    %load/vec4 v0x600001492250_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001492490, 4, 0;
    %jmp T_59.9;
T_59.9 ;
    %pop/vec4 1;
    %jmp T_59;
    .thread T_59, $push;
    .scope S_0x14769e360;
T_60 ;
    %wait E_0x6000033b10c0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492490, 4;
    %ix/load 4, 240, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001491b90_0, 4, 16;
    %jmp T_60;
    .thread T_60, $push;
    .scope S_0x14766c160;
T_61 ;
    %wait E_0x6000033b1000;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000014922e0_0, 0, 32;
T_61.0 ;
    %load/vec4 v0x6000014922e0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_61.1, 5;
    %ix/getv/s 4, v0x6000014922e0_0;
    %load/vec4a v0x600001492370, 4;
    %ix/getv/s 4, v0x6000014922e0_0;
    %store/vec4a v0x600001492760, 4, 0;
    %load/vec4 v0x6000014922e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000014922e0_0, 0, 32;
    %jmp T_61.0;
T_61.1 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600001492e20_0, 0, 32;
T_61.2 ;
    %load/vec4 v0x600001492e20_0;
    %cmpi/s 4, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_61.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000014922e0_0, 0, 32;
T_61.4 ;
    %load/vec4 v0x6000014922e0_0;
    %pushi/vec4 16, 0, 32;
    %load/vec4 v0x600001492e20_0;
    %ix/vec4 4;
    %shiftr 4;
    %cmp/s;
    %jmp/0xz T_61.5, 5;
    %load/vec4 v0x600001492fd0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_61.6, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_61.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_61.8, 6;
    %load/vec4 v0x600001492e20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000014922e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600001492760, 4;
    %load/vec4 v0x600001492e20_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000014922e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600001492760, 4, 0;
    %jmp T_61.10;
T_61.6 ;
    %load/vec4 v0x600001492e20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000014922e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600001492760, 4;
    %load/vec4 v0x600001492e20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000014922e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600001492760, 4;
    %add;
    %load/vec4 v0x600001492e20_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000014922e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600001492760, 4, 0;
    %jmp T_61.10;
T_61.7 ;
    %load/vec4 v0x600001492e20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000014922e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600001492760, 4;
    %load/vec4 v0x600001492e20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000014922e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600001492760, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_61.11, 8;
    %load/vec4 v0x600001492e20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000014922e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600001492760, 4;
    %jmp/1 T_61.12, 8;
T_61.11 ; End of true expr.
    %load/vec4 v0x600001492e20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000014922e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600001492760, 4;
    %jmp/0 T_61.12, 8;
 ; End of false expr.
    %blend;
T_61.12;
    %load/vec4 v0x600001492e20_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000014922e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600001492760, 4, 0;
    %jmp T_61.10;
T_61.8 ;
    %load/vec4 v0x600001492e20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000014922e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600001492760, 4;
    %load/vec4 v0x600001492e20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000014922e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600001492760, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_61.13, 8;
    %load/vec4 v0x600001492e20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000014922e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600001492760, 4;
    %jmp/1 T_61.14, 8;
T_61.13 ; End of true expr.
    %load/vec4 v0x600001492e20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000014922e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600001492760, 4;
    %jmp/0 T_61.14, 8;
 ; End of false expr.
    %blend;
T_61.14;
    %load/vec4 v0x600001492e20_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000014922e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600001492760, 4, 0;
    %jmp T_61.10;
T_61.10 ;
    %pop/vec4 1;
    %load/vec4 v0x6000014922e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000014922e0_0, 0, 32;
    %jmp T_61.4;
T_61.5 ;
    %load/vec4 v0x600001492e20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001492e20_0, 0, 32;
    %jmp T_61.2;
T_61.3 ;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001492760, 4;
    %store/vec4 v0x6000014926d0_0, 0, 16;
    %jmp T_61;
    .thread T_61, $push;
    .scope S_0x14766c160;
T_62 ;
    %wait E_0x60000338d580;
    %load/vec4 v0x6000014927f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600001492eb0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600001491e60_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600001492130_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600001491b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001492d90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001492ac0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000014920a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001492fd0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6000014930f0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600001493330_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6000014934e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600001492250_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000014925b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600001492010_0, 0;
    %jmp T_62.1;
T_62.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001492d90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001492ac0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000014920a0_0, 0;
    %load/vec4 v0x600001492eb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_62.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_62.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_62.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_62.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_62.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_62.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_62.8, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600001492eb0_0, 0;
    %jmp T_62.10;
T_62.2 ;
    %load/vec4 v0x600001491ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.11, 8;
    %load/vec4 v0x600001491cb0_0;
    %assign/vec4 v0x600001491e60_0, 0;
    %load/vec4 v0x600001492f40_0;
    %assign/vec4 v0x600001492fd0_0, 0;
    %load/vec4 v0x600001493060_0;
    %assign/vec4 v0x6000014930f0_0, 0;
    %load/vec4 v0x600001493210_0;
    %assign/vec4 v0x600001493330_0, 0;
    %load/vec4 v0x6000014933c0_0;
    %assign/vec4 v0x6000014934e0_0, 0;
    %load/vec4 v0x6000014921c0_0;
    %assign/vec4 v0x600001492250_0, 0;
    %load/vec4 v0x600001492520_0;
    %assign/vec4 v0x6000014925b0_0, 0;
    %load/vec4 v0x600001491f80_0;
    %assign/vec4 v0x600001492010_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x600001492eb0_0, 0;
T_62.11 ;
    %jmp T_62.10;
T_62.3 ;
    %load/vec4 v0x600001492010_0;
    %assign/vec4 v0x600001492130_0, 0;
    %load/vec4 v0x6000014925b0_0;
    %assign/vec4 v0x600001491b00_0, 0;
    %load/vec4 v0x600001492fd0_0;
    %dup/vec4;
    %pushi/vec4 48, 0, 8;
    %cmp/u;
    %jmp/1 T_62.13, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 8;
    %cmp/u;
    %jmp/1 T_62.14, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_62.15, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_62.16, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_62.17, 6;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x600001492eb0_0, 0;
    %jmp T_62.19;
T_62.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001492ac0_0, 0;
    %load/vec4 v0x6000014925b0_0;
    %assign/vec4 v0x600001492910_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600001492eb0_0, 0;
    %jmp T_62.19;
T_62.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001492d90_0, 0;
    %load/vec4 v0x6000014925b0_0;
    %assign/vec4 v0x600001492910_0, 0;
    %load/vec4 v0x6000014932a0_0;
    %assign/vec4 v0x600001492c70_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600001492eb0_0, 0;
    %jmp T_62.19;
T_62.15 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600001492eb0_0, 0;
    %jmp T_62.19;
T_62.16 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600001492eb0_0, 0;
    %jmp T_62.19;
T_62.17 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600001492eb0_0, 0;
    %jmp T_62.19;
T_62.19 ;
    %pop/vec4 1;
    %jmp T_62.10;
T_62.4 ;
    %load/vec4 v0x600001491b90_0;
    %load/vec4 v0x6000014930f0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001493180, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600001492eb0_0, 0;
    %jmp T_62.10;
T_62.5 ;
    %load/vec4 v0x600001492b50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.20, 8;
    %load/vec4 v0x600001492fd0_0;
    %cmpi/e 48, 0, 8;
    %jmp/0xz  T_62.22, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x600001492eb0_0, 0;
    %jmp T_62.23;
T_62.22 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600001492eb0_0, 0;
T_62.23 ;
T_62.20 ;
    %jmp T_62.10;
T_62.6 ;
    %load/vec4 v0x6000014929a0_0;
    %load/vec4 v0x6000014930f0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001493180, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600001492eb0_0, 0;
    %jmp T_62.10;
T_62.7 ;
    %pushi/vec4 0, 0, 240;
    %load/vec4 v0x6000014926d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6000014930f0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001493180, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600001492eb0_0, 0;
    %jmp T_62.10;
T_62.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000014920a0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600001492eb0_0, 0;
    %jmp T_62.10;
T_62.10 ;
    %pop/vec4 1;
T_62.1 ;
    %jmp T_62;
    .thread T_62;
    .scope S_0x1476af020;
T_63 ;
    %wait E_0x60000338d580;
    %load/vec4 v0x6000014f2010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000014f2640_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000014f1e60_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000014f1ef0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000014f1680_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000014f1f80_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000014f1710_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000014f1b00_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000014f1dd0_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x6000014f1950_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x6000014f19e0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000014f1c20_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000014f1cb0_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x6000014f17a0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000014f2130_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x6000014f2490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000014f25b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000014f22e0_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x6000014f06c0_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x6000014f02d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000014f07e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000014f03f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000014f0990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000014f05a0_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x6000014f0f30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000014f1050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000014f1200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000014f0d80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000014f1830_0, 0;
    %jmp T_63.1;
T_63.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000014f25b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000014f22e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000014f1830_0, 0;
    %load/vec4 v0x6000014f2640_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_63.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_63.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_63.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_63.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_63.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_63.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_63.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_63.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_63.10, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_63.11, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_63.12, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_63.13, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_63.14, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_63.15, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000014f2640_0, 0;
    %jmp T_63.17;
T_63.2 ;
    %load/vec4 v0x6000014f15f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.18, 8;
    %load/vec4 v0x6000014f26d0_0;
    %assign/vec4 v0x6000014f1e60_0, 0;
    %load/vec4 v0x6000014f18c0_0;
    %assign/vec4 v0x6000014f1950_0, 0;
    %load/vec4 v0x6000014f1b90_0;
    %assign/vec4 v0x6000014f1c20_0, 0;
    %load/vec4 v0x6000014f1320_0;
    %assign/vec4 v0x6000014f1f80_0, 0;
    %load/vec4 v0x6000014f1290_0;
    %assign/vec4 v0x6000014f1710_0, 0;
    %load/vec4 v0x6000014f1a70_0;
    %assign/vec4 v0x6000014f1b00_0, 0;
    %load/vec4 v0x6000014f1d40_0;
    %assign/vec4 v0x6000014f1dd0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000014f2640_0, 0;
T_63.18 ;
    %jmp T_63.17;
T_63.3 ;
    %load/vec4 v0x6000014f1950_0;
    %assign/vec4 v0x6000014f19e0_0, 0;
    %load/vec4 v0x6000014f1c20_0;
    %assign/vec4 v0x6000014f1cb0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000014f1ef0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000014f1680_0, 0;
    %load/vec4 v0x6000014f1e60_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_63.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_63.21, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x6000014f2640_0, 0;
    %jmp T_63.23;
T_63.20 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x6000014f2640_0, 0;
    %jmp T_63.23;
T_63.21 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x6000014f2640_0, 0;
    %jmp T_63.23;
T_63.23 ;
    %pop/vec4 1;
    %jmp T_63.17;
T_63.4 ;
    %load/vec4 v0x6000014f19e0_0;
    %assign/vec4 v0x6000014f02d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000014f03f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000014f05a0_0, 0;
    %load/vec4 v0x6000014f0480_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.26, 9;
    %load/vec4 v0x6000014f05a0_0;
    %and;
T_63.26;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.24, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000014f05a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000014f0d80_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x6000014f2640_0, 0;
T_63.24 ;
    %jmp T_63.17;
T_63.5 ;
    %load/vec4 v0x6000014f0e10_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.29, 9;
    %load/vec4 v0x6000014f0d80_0;
    %and;
T_63.29;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.27, 8;
    %load/vec4 v0x6000014f0bd0_0;
    %assign/vec4 v0x6000014f17a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000014f0d80_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x6000014f2640_0, 0;
T_63.27 ;
    %jmp T_63.17;
T_63.6 ;
    %load/vec4 v0x6000014f1cb0_0;
    %assign/vec4 v0x6000014f2130_0, 0;
    %load/vec4 v0x6000014f17a0_0;
    %assign/vec4 v0x6000014f2490_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000014f25b0_0, 0;
    %load/vec4 v0x6000014f2370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.30, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x6000014f2640_0, 0;
T_63.30 ;
    %jmp T_63.17;
T_63.7 ;
    %load/vec4 v0x6000014f1cb0_0;
    %assign/vec4 v0x6000014f2130_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000014f22e0_0, 0;
    %load/vec4 v0x6000014f2370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.32, 8;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x6000014f2640_0, 0;
T_63.32 ;
    %jmp T_63.17;
T_63.8 ;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x6000014f2640_0, 0;
    %jmp T_63.17;
T_63.9 ;
    %load/vec4 v0x6000014f21c0_0;
    %assign/vec4 v0x6000014f17a0_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x6000014f2640_0, 0;
    %jmp T_63.17;
T_63.10 ;
    %load/vec4 v0x6000014f19e0_0;
    %assign/vec4 v0x6000014f06c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000014f07e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000014f0990_0, 0;
    %load/vec4 v0x6000014f0870_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.36, 9;
    %load/vec4 v0x6000014f0990_0;
    %and;
T_63.36;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.34, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000014f0990_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x6000014f2640_0, 0;
T_63.34 ;
    %jmp T_63.17;
T_63.11 ;
    %load/vec4 v0x6000014f17a0_0;
    %assign/vec4 v0x6000014f0f30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000014f1050_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000014f1200_0, 0;
    %load/vec4 v0x6000014f10e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.39, 9;
    %load/vec4 v0x6000014f1200_0;
    %and;
T_63.39;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.37, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000014f1200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000014f1050_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x6000014f2640_0, 0;
T_63.37 ;
    %jmp T_63.17;
T_63.12 ;
    %load/vec4 v0x6000014f0b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.40, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x6000014f2640_0, 0;
T_63.40 ;
    %jmp T_63.17;
T_63.13 ;
    %load/vec4 v0x6000014f1680_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x6000014f1680_0, 0;
    %load/vec4 v0x6000014f19e0_0;
    %addi 32, 0, 40;
    %assign/vec4 v0x6000014f19e0_0, 0;
    %load/vec4 v0x6000014f1cb0_0;
    %pad/u 32;
    %addi 32, 0, 32;
    %pad/u 20;
    %assign/vec4 v0x6000014f1cb0_0, 0;
    %load/vec4 v0x6000014f1710_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x6000014f1680_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_63.42, 5;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x6000014f2640_0, 0;
    %jmp T_63.43;
T_63.42 ;
    %load/vec4 v0x6000014f1e60_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_63.44, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_63.45, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x6000014f2640_0, 0;
    %jmp T_63.47;
T_63.44 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x6000014f2640_0, 0;
    %jmp T_63.47;
T_63.45 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x6000014f2640_0, 0;
    %jmp T_63.47;
T_63.47 ;
    %pop/vec4 1;
T_63.43 ;
    %jmp T_63.17;
T_63.14 ;
    %load/vec4 v0x6000014f1ef0_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x6000014f1ef0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000014f1680_0, 0;
    %load/vec4 v0x6000014f1f80_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x6000014f1ef0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_63.48, 5;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x6000014f2640_0, 0;
    %jmp T_63.49;
T_63.48 ;
    %load/vec4 v0x6000014f1950_0;
    %load/vec4 v0x6000014f1ef0_0;
    %pad/u 40;
    %addi 1, 0, 40;
    %load/vec4 v0x6000014f1b00_0;
    %pad/u 40;
    %mul;
    %add;
    %assign/vec4 v0x6000014f19e0_0, 0;
    %load/vec4 v0x6000014f1c20_0;
    %load/vec4 v0x6000014f1ef0_0;
    %pad/u 20;
    %addi 1, 0, 20;
    %load/vec4 v0x6000014f1dd0_0;
    %pad/u 20;
    %mul;
    %add;
    %assign/vec4 v0x6000014f1cb0_0, 0;
    %load/vec4 v0x6000014f1e60_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_63.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_63.51, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x6000014f2640_0, 0;
    %jmp T_63.53;
T_63.50 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x6000014f2640_0, 0;
    %jmp T_63.53;
T_63.51 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x6000014f2640_0, 0;
    %jmp T_63.53;
T_63.53 ;
    %pop/vec4 1;
T_63.49 ;
    %jmp T_63.17;
T_63.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000014f1830_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000014f2640_0, 0;
    %jmp T_63.17;
T_63.17 ;
    %pop/vec4 1;
T_63.1 ;
    %jmp T_63;
    .thread T_63;
    .scope S_0x1476aad30;
T_64 ;
    %wait E_0x6000033b0400;
    %load/vec4 v0x6000014ee2e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %load/vec4 v0x6000014ee250_0;
    %load/vec4 v0x6000014edef0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000014ee0a0, 0, 4;
T_64.0 ;
    %load/vec4 v0x6000014ee1c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.2, 8;
    %load/vec4 v0x6000014edef0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x6000014ee0a0, 4;
    %assign/vec4 v0x6000014ee130_0, 0;
T_64.2 ;
    %jmp T_64;
    .thread T_64;
    .scope S_0x1476aad30;
T_65 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000014ee010_0, 0, 32;
T_65.0 ;
    %load/vec4 v0x6000014ee010_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_65.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000014ee010_0;
    %store/vec4a v0x6000014ee0a0, 4, 0;
    %load/vec4 v0x6000014ee010_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000014ee010_0, 0, 32;
    %jmp T_65.0;
T_65.1 ;
    %end;
    .thread T_65;
    .scope S_0x1476a93b0;
T_66 ;
    %wait E_0x6000033b0400;
    %load/vec4 v0x6000014ee7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.0, 8;
    %load/vec4 v0x6000014ee760_0;
    %load/vec4 v0x6000014ee400_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000014ee5b0, 0, 4;
T_66.0 ;
    %load/vec4 v0x6000014ee6d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.2, 8;
    %load/vec4 v0x6000014ee400_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x6000014ee5b0, 4;
    %assign/vec4 v0x6000014ee640_0, 0;
T_66.2 ;
    %jmp T_66;
    .thread T_66;
    .scope S_0x1476a93b0;
T_67 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000014ee520_0, 0, 32;
T_67.0 ;
    %load/vec4 v0x6000014ee520_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_67.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000014ee520_0;
    %store/vec4a v0x6000014ee5b0, 4, 0;
    %load/vec4 v0x6000014ee520_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000014ee520_0, 0, 32;
    %jmp T_67.0;
T_67.1 ;
    %end;
    .thread T_67;
    .scope S_0x14769c890;
T_68 ;
    %wait E_0x6000033b0400;
    %load/vec4 v0x6000014eed00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.0, 8;
    %load/vec4 v0x6000014eec70_0;
    %load/vec4 v0x6000014ee910_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000014eeac0, 0, 4;
T_68.0 ;
    %load/vec4 v0x6000014eebe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.2, 8;
    %load/vec4 v0x6000014ee910_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x6000014eeac0, 4;
    %assign/vec4 v0x6000014eeb50_0, 0;
T_68.2 ;
    %jmp T_68;
    .thread T_68;
    .scope S_0x14769c890;
T_69 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000014eea30_0, 0, 32;
T_69.0 ;
    %load/vec4 v0x6000014eea30_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_69.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000014eea30_0;
    %store/vec4a v0x6000014eeac0, 4, 0;
    %load/vec4 v0x6000014eea30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000014eea30_0, 0, 32;
    %jmp T_69.0;
T_69.1 ;
    %end;
    .thread T_69;
    .scope S_0x14769cb70;
T_70 ;
    %wait E_0x6000033b0400;
    %load/vec4 v0x6000014ef210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %load/vec4 v0x6000014ef180_0;
    %load/vec4 v0x6000014eee20_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000014eefd0, 0, 4;
T_70.0 ;
    %load/vec4 v0x6000014ef0f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.2, 8;
    %load/vec4 v0x6000014eee20_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x6000014eefd0, 4;
    %assign/vec4 v0x6000014ef060_0, 0;
T_70.2 ;
    %jmp T_70;
    .thread T_70;
    .scope S_0x14769cb70;
T_71 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000014eef40_0, 0, 32;
T_71.0 ;
    %load/vec4 v0x6000014eef40_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_71.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000014eef40_0;
    %store/vec4a v0x6000014eefd0, 4, 0;
    %load/vec4 v0x6000014eef40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000014eef40_0, 0, 32;
    %jmp T_71.0;
T_71.1 ;
    %end;
    .thread T_71;
    .scope S_0x1476aa660;
T_72 ;
    %wait E_0x6000033b02c0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000014ef4e0_0, 0, 32;
T_72.0 ;
    %load/vec4 v0x6000014ef4e0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_72.1, 5;
    %load/vec4 v0x600001490bd0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.2, 8;
    %load/vec4 v0x6000014ef8d0_0;
    %pad/u 32;
    %load/vec4 v0x6000014ef4e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.2;
    %ix/getv/s 4, v0x6000014ef4e0_0;
    %store/vec4 v0x600001490ea0_0, 4, 1;
    %load/vec4 v0x6000014906c0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.3, 8;
    %load/vec4 v0x6000014ef720_0;
    %pad/u 32;
    %load/vec4 v0x6000014ef4e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.3;
    %ix/getv/s 4, v0x6000014ef4e0_0;
    %store/vec4 v0x600001490d80_0, 4, 1;
    %load/vec4 v0x600001490990_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.4, 8;
    %load/vec4 v0x6000014ef840_0;
    %pad/u 32;
    %load/vec4 v0x6000014ef4e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.4;
    %ix/getv/s 4, v0x6000014ef4e0_0;
    %store/vec4 v0x600001490e10_0, 4, 1;
    %load/vec4 v0x6000014913b0_0;
    %flag_set/vec4 8;
    %jmp/1 T_72.6, 8;
    %load/vec4 v0x600001491200_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_72.6;
    %flag_get/vec4 8;
    %jmp/0 T_72.5, 8;
    %load/vec4 v0x6000014efb10_0;
    %pad/u 32;
    %load/vec4 v0x6000014ef4e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.5;
    %ix/getv/s 4, v0x6000014ef4e0_0;
    %store/vec4 v0x600001490f30_0, 4, 1;
    %load/vec4 v0x6000014901b0_0;
    %flag_set/vec4 8;
    %jmp/1 T_72.8, 8;
    %load/vec4 v0x600001490000_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_72.8;
    %flag_get/vec4 8;
    %jmp/0 T_72.7, 8;
    %load/vec4 v0x6000014ef600_0;
    %pad/u 32;
    %load/vec4 v0x6000014ef4e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.7;
    %ix/getv/s 4, v0x6000014ef4e0_0;
    %store/vec4 v0x600001490cf0_0, 4, 1;
    %load/vec4 v0x6000014ef4e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000014ef4e0_0, 0, 32;
    %jmp T_72.0;
T_72.1 ;
    %jmp T_72;
    .thread T_72, $push;
    .scope S_0x1476aa660;
T_73 ;
    %wait E_0x6000033b0280;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000014ef4e0_0, 0, 32;
T_73.0 ;
    %load/vec4 v0x6000014ef4e0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_73.1, 5;
    %load/vec4 v0x600001490ea0_0;
    %load/vec4 v0x6000014ef4e0_0;
    %part/s 1;
    %ix/getv/s 4, v0x6000014ef4e0_0;
    %store/vec4 v0x6000014903f0_0, 4, 1;
    %load/vec4 v0x600001490d80_0;
    %load/vec4 v0x6000014ef4e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.2, 8;
    %load/vec4 v0x600001490ea0_0;
    %load/vec4 v0x6000014ef4e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.2;
    %ix/getv/s 4, v0x6000014ef4e0_0;
    %store/vec4 v0x6000014902d0_0, 4, 1;
    %load/vec4 v0x600001490e10_0;
    %load/vec4 v0x6000014ef4e0_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.4, 9;
    %load/vec4 v0x600001490ea0_0;
    %load/vec4 v0x6000014ef4e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.4;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.3, 8;
    %load/vec4 v0x600001490d80_0;
    %load/vec4 v0x6000014ef4e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.3;
    %ix/getv/s 4, v0x6000014ef4e0_0;
    %store/vec4 v0x600001490360_0, 4, 1;
    %load/vec4 v0x600001490f30_0;
    %load/vec4 v0x6000014ef4e0_0;
    %part/s 1;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_73.7, 10;
    %load/vec4 v0x600001490ea0_0;
    %load/vec4 v0x6000014ef4e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.6, 9;
    %load/vec4 v0x600001490d80_0;
    %load/vec4 v0x6000014ef4e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.6;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.5, 8;
    %load/vec4 v0x600001490e10_0;
    %load/vec4 v0x6000014ef4e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.5;
    %ix/getv/s 4, v0x6000014ef4e0_0;
    %store/vec4 v0x600001490480_0, 4, 1;
    %load/vec4 v0x600001490cf0_0;
    %load/vec4 v0x6000014ef4e0_0;
    %part/s 1;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_73.11, 11;
    %load/vec4 v0x600001490ea0_0;
    %load/vec4 v0x6000014ef4e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.11;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_73.10, 10;
    %load/vec4 v0x600001490d80_0;
    %load/vec4 v0x6000014ef4e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.10;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.9, 9;
    %load/vec4 v0x600001490e10_0;
    %load/vec4 v0x6000014ef4e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.9;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.8, 8;
    %load/vec4 v0x600001490f30_0;
    %load/vec4 v0x6000014ef4e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.8;
    %ix/getv/s 4, v0x6000014ef4e0_0;
    %store/vec4 v0x600001490240_0, 4, 1;
    %load/vec4 v0x6000014903f0_0;
    %load/vec4 v0x6000014ef4e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.12, 8;
    %load/vec4 v0x6000014915f0_0;
    %ix/getv/s 4, v0x6000014ef4e0_0;
    %store/vec4a v0x6000014ef570, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000014ef4e0_0;
    %store/vec4a v0x6000014efc30, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000014ef4e0_0;
    %store/vec4 v0x6000014efcc0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x6000014ef4e0_0;
    %store/vec4 v0x6000014efa80_0, 4, 1;
    %jmp T_73.13;
T_73.12 ;
    %load/vec4 v0x6000014902d0_0;
    %load/vec4 v0x6000014ef4e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.14, 8;
    %load/vec4 v0x6000014914d0_0;
    %ix/getv/s 4, v0x6000014ef4e0_0;
    %store/vec4a v0x6000014ef570, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000014ef4e0_0;
    %store/vec4a v0x6000014efc30, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000014ef4e0_0;
    %store/vec4 v0x6000014efcc0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x6000014ef4e0_0;
    %store/vec4 v0x6000014efa80_0, 4, 1;
    %jmp T_73.15;
T_73.14 ;
    %load/vec4 v0x600001490360_0;
    %load/vec4 v0x6000014ef4e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.16, 8;
    %load/vec4 v0x600001491560_0;
    %ix/getv/s 4, v0x6000014ef4e0_0;
    %store/vec4a v0x6000014ef570, 4, 0;
    %load/vec4 v0x600001490900_0;
    %ix/getv/s 4, v0x6000014ef4e0_0;
    %store/vec4a v0x6000014efc30, 4, 0;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x6000014ef4e0_0;
    %store/vec4 v0x6000014efcc0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000014ef4e0_0;
    %store/vec4 v0x6000014efa80_0, 4, 1;
    %jmp T_73.17;
T_73.16 ;
    %load/vec4 v0x600001490480_0;
    %load/vec4 v0x6000014ef4e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.18, 8;
    %load/vec4 v0x600001491680_0;
    %ix/getv/s 4, v0x6000014ef4e0_0;
    %store/vec4a v0x6000014ef570, 4, 0;
    %load/vec4 v0x600001491320_0;
    %ix/getv/s 4, v0x6000014ef4e0_0;
    %store/vec4a v0x6000014efc30, 4, 0;
    %load/vec4 v0x6000014913b0_0;
    %ix/getv/s 4, v0x6000014ef4e0_0;
    %store/vec4 v0x6000014efcc0_0, 4, 1;
    %load/vec4 v0x600001491200_0;
    %ix/getv/s 4, v0x6000014ef4e0_0;
    %store/vec4 v0x6000014efa80_0, 4, 1;
    %jmp T_73.19;
T_73.18 ;
    %load/vec4 v0x600001490240_0;
    %load/vec4 v0x6000014ef4e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.20, 8;
    %load/vec4 v0x600001491440_0;
    %ix/getv/s 4, v0x6000014ef4e0_0;
    %store/vec4a v0x6000014ef570, 4, 0;
    %load/vec4 v0x600001490120_0;
    %ix/getv/s 4, v0x6000014ef4e0_0;
    %store/vec4a v0x6000014efc30, 4, 0;
    %load/vec4 v0x6000014901b0_0;
    %ix/getv/s 4, v0x6000014ef4e0_0;
    %store/vec4 v0x6000014efcc0_0, 4, 1;
    %load/vec4 v0x600001490000_0;
    %ix/getv/s 4, v0x6000014ef4e0_0;
    %store/vec4 v0x6000014efa80_0, 4, 1;
    %jmp T_73.21;
T_73.20 ;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x6000014ef4e0_0;
    %store/vec4a v0x6000014ef570, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000014ef4e0_0;
    %store/vec4a v0x6000014efc30, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000014ef4e0_0;
    %store/vec4 v0x6000014efcc0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000014ef4e0_0;
    %store/vec4 v0x6000014efa80_0, 4, 1;
T_73.21 ;
T_73.19 ;
T_73.17 ;
T_73.15 ;
T_73.13 ;
    %load/vec4 v0x6000014ef4e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000014ef4e0_0, 0, 32;
    %jmp T_73.0;
T_73.1 ;
    %jmp T_73;
    .thread T_73, $push;
    .scope S_0x1476aa660;
T_74 ;
    %wait E_0x6000033b0400;
    %load/vec4 v0x6000014ef8d0_0;
    %assign/vec4 v0x6000014ef960_0, 0;
    %load/vec4 v0x6000014ef720_0;
    %assign/vec4 v0x6000014ef7b0_0, 0;
    %load/vec4 v0x6000014efb10_0;
    %assign/vec4 v0x6000014efba0_0, 0;
    %load/vec4 v0x6000014ef600_0;
    %assign/vec4 v0x6000014ef690_0, 0;
    %jmp T_74;
    .thread T_74;
    .scope S_0x1476aa660;
T_75 ;
    %wait E_0x6000033b0200;
    %load/vec4 v0x6000014ef960_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x6000014ef9f0, 4;
    %store/vec4 v0x600001490b40_0, 0, 256;
    %load/vec4 v0x6000014ef7b0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x6000014ef9f0, 4;
    %store/vec4 v0x600001490630_0, 0, 256;
    %load/vec4 v0x6000014efba0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x6000014ef9f0, 4;
    %store/vec4 v0x600001491170_0, 0, 256;
    %load/vec4 v0x6000014ef690_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x6000014ef9f0, 4;
    %store/vec4 v0x6000014eff00_0, 0, 256;
    %jmp T_75;
    .thread T_75, $push;
    .scope S_0x1476ab280;
T_76 ;
    %wait E_0x60000338d580;
    %load/vec4 v0x600001497210_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.0, 8;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600001495560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000014955f0_0, 0;
    %jmp T_76.1;
T_76.0 ;
    %load/vec4 v0x6000014958c0_0;
    %assign/vec4 v0x6000014955f0_0, 0;
    %load/vec4 v0x6000014958c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.2, 8;
    %load/vec4 v0x6000014957a0_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0x6000014954d0, 4;
    %assign/vec4 v0x600001495560_0, 0;
T_76.2 ;
T_76.1 ;
    %jmp T_76;
    .thread T_76;
    .scope S_0x1476ab280;
T_77 ;
    %wait E_0x6000033b0400;
    %load/vec4 v0x600001496f40_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_77.3, 10;
    %load/vec4 v0x600001496eb0_0;
    %and;
T_77.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_77.2, 9;
    %load/vec4 v0x600001496e20_0;
    %and;
T_77.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.0, 8;
    %load/vec4 v0x600001496d90_0;
    %parti/s 128, 0, 2;
    %load/vec4 v0x600001496d00_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000014954d0, 0, 4;
T_77.0 ;
    %jmp T_77;
    .thread T_77;
    .scope S_0x1476ab280;
T_78 ;
    %wait E_0x60000338d580;
    %load/vec4 v0x600001497210_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001497de0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001497d50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001494360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000014943f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001496880_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000014942d0_0, 0;
    %jmp T_78.1;
T_78.0 ;
    %load/vec4 v0x600001496910_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x600001497de0_0, 0;
    %load/vec4 v0x600001496010_0;
    %parti/s 2, 0, 2;
    %assign/vec4 v0x600001497d50_0, 0;
    %load/vec4 v0x600001496910_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x600001494360_0, 0;
    %load/vec4 v0x600001494360_0;
    %assign/vec4 v0x6000014943f0_0, 0;
    %load/vec4 v0x6000014967f0_0;
    %assign/vec4 v0x600001496880_0, 0;
    %load/vec4 v0x600001495cb0_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x6000014942d0_0, 0;
T_78.1 ;
    %jmp T_78;
    .thread T_78;
    .scope S_0x1476ab280;
T_79 ;
    %wait E_0x60000338d580;
    %load/vec4 v0x600001497210_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600001496910_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000014960a0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000014965b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600001496010_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000014967f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001496640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001496130_0, 0;
    %jmp T_79.1;
T_79.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000014967f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001496130_0, 0;
    %load/vec4 v0x600001497570_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_79.5, 10;
    %load/vec4 v0x600001496400_0;
    %and;
T_79.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_79.4, 9;
    %load/vec4 v0x600001496910_0;
    %cmpi/e 2, 0, 3;
    %flag_get/vec4 4;
    %jmp/1 T_79.6, 4;
    %load/vec4 v0x600001496910_0;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_79.6;
    %and;
T_79.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.2, 8;
    %load/vec4 v0x6000014965b0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x6000014965b0_0, 0;
T_79.2 ;
    %load/vec4 v0x600001496910_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_79.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_79.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_79.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_79.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_79.11, 6;
    %jmp T_79.12;
T_79.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001496640_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000014965b0_0, 0;
    %load/vec4 v0x600001495a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.13, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001496640_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600001496010_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x600001496910_0, 0;
T_79.13 ;
    %jmp T_79.12;
T_79.8 ;
    %load/vec4 v0x600001496be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.15, 8;
    %load/vec4 v0x600001496010_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x600001496010_0, 0;
    %load/vec4 v0x600001496010_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_79.17, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000014967f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000014960a0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x600001496910_0, 0;
T_79.17 ;
T_79.15 ;
    %jmp T_79.12;
T_79.9 ;
    %load/vec4 v0x600001495dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.19, 8;
    %load/vec4 v0x6000014960a0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x6000014960a0_0, 0;
T_79.19 ;
    %load/vec4 v0x600001497450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.21, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600001496910_0, 0;
T_79.21 ;
    %jmp T_79.12;
T_79.10 ;
    %load/vec4 v0x6000014965b0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_79.23, 5;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600001496910_0, 0;
T_79.23 ;
    %jmp T_79.12;
T_79.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001496130_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600001496910_0, 0;
    %jmp T_79.12;
T_79.12 ;
    %pop/vec4 1;
T_79.1 ;
    %jmp T_79;
    .thread T_79;
    .scope S_0x1476acba0;
T_80 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001498ab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001499320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001499680_0, 0, 1;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x600001499710_0, 0, 20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001498c60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000014993b0_0, 0, 1;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x600001498ea0_0, 0, 256;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x600001498e10_0, 0, 20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001499050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001498f30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001499200_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001498360_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001498120_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001498990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000014985a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000014987e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000014986c0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x600001498510_0, 0, 2;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x600001498630_0, 0, 256;
    %end;
    .thread T_80, $init;
    .scope S_0x1476acba0;
T_81 ;
    %delay 5000, 0;
    %load/vec4 v0x600001498ab0_0;
    %inv;
    %store/vec4 v0x600001498ab0_0, 0, 1;
    %jmp T_81;
    .thread T_81;
    .scope S_0x1476acba0;
T_82 ;
    %vpi_call/w 3 110 "$display", "\000" {0 0 0};
    %vpi_call/w 3 111 "$display", "\342\225\224\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\227" {0 0 0};
    %vpi_call/w 3 112 "$display", "\342\225\221        2-Layer MLP Test: Y = ReLU(H\303\227W2+b2)                   \342\225\221" {0 0 0};
    %vpi_call/w 3 113 "$display", "\342\225\221        where H = ReLU(X\303\227W1+b1)                               \342\225\221" {0 0 0};
    %vpi_call/w 3 114 "$display", "\342\225\232\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235" {0 0 0};
    %vpi_call/w 3 115 "$display", "\000" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001498b40_0, 0, 32;
    %vpi_call/w 3 122 "$display", "[SETUP] Initializing SRAM..." {0 0 0};
    %pushi/vec4 1, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000014ee0a0, 4, 0;
    %pushi/vec4 256, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000014ee5b0, 4, 0;
    %pushi/vec4 65536, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000014eeac0, 4, 0;
    %pushi/vec4 16777216, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000014eefd0, 4, 0;
    %pushi/vec4 16843009, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000014ee0a0, 4, 0;
    %pushi/vec4 33686018, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000014ee5b0, 4, 0;
    %pushi/vec4 33620481, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000014eeac0, 4, 0;
    %pushi/vec4 16908546, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000014eefd0, 4, 0;
    %pushi/vec4 1, 0, 256;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000014ee0a0, 4, 0;
    %pushi/vec4 256, 0, 256;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000014ee5b0, 4, 0;
    %pushi/vec4 257, 0, 256;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000014eeac0, 4, 0;
    %pushi/vec4 16842752, 0, 256;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000014eefd0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000014ee0a0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000014ee0a0, 4, 0;
    %vpi_call/w 3 147 "$display", "  W1: 4\303\2274 identity (Layer 1 weights)" {0 0 0};
    %vpi_call/w 3 148 "$display", "  X: 4\303\2274 input batch" {0 0 0};
    %vpi_call/w 3 149 "$display", "  W2: 4\303\2274 weights (Layer 2)" {0 0 0};
    %vpi_call/w 3 150 "$display", "  b1, b2: zeros" {0 0 0};
    %vpi_call/w 3 155 "$display", "\000" {0 0 0};
    %vpi_call/w 3 156 "$display", "[SETUP] Loading program..." {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001498cf0_0, 0, 32;
    %pushi/vec4 2155876352, 0, 39;
    %concati/vec4 2147483648, 0, 36;
    %concati/vec4 2147516416, 0, 34;
    %concati/vec4 262144, 0, 19;
    %ix/getv/s 4, v0x600001498cf0_0;
    %store/vec4a v0x6000014954d0, 4, 0;
    %load/vec4 v0x600001498cf0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001498cf0_0, 0, 32;
    %pushi/vec4 2149580800, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x600001498cf0_0;
    %store/vec4a v0x6000014954d0, 4, 0;
    %load/vec4 v0x600001498cf0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001498cf0_0, 0, 32;
    %pushi/vec4 2348810240, 0, 38;
    %concati/vec4 2147483649, 0, 40;
    %concati/vec4 0, 0, 50;
    %ix/getv/s 4, v0x600001498cf0_0;
    %store/vec4a v0x6000014954d0, 4, 0;
    %load/vec4 v0x600001498cf0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001498cf0_0, 0, 32;
    %pushi/vec4 2151677952, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x600001498cf0_0;
    %store/vec4a v0x6000014954d0, 4, 0;
    %load/vec4 v0x600001498cf0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001498cf0_0, 0, 32;
    %pushi/vec4 2214592512, 0, 38;
    %concati/vec4 2147483648, 0, 71;
    %concati/vec4 0, 0, 19;
    %ix/getv/s 4, v0x600001498cf0_0;
    %store/vec4a v0x6000014954d0, 4, 0;
    %load/vec4 v0x600001498cf0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001498cf0_0, 0, 32;
    %pushi/vec4 2151677952, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x600001498cf0_0;
    %store/vec4a v0x6000014954d0, 4, 0;
    %load/vec4 v0x600001498cf0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001498cf0_0, 0, 32;
    %pushi/vec4 2353004544, 0, 38;
    %concati/vec4 3221225473, 0, 40;
    %concati/vec4 0, 0, 50;
    %ix/getv/s 4, v0x600001498cf0_0;
    %store/vec4a v0x6000014954d0, 4, 0;
    %load/vec4 v0x600001498cf0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001498cf0_0, 0, 32;
    %pushi/vec4 2151677952, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x600001498cf0_0;
    %store/vec4a v0x6000014954d0, 4, 0;
    %load/vec4 v0x600001498cf0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001498cf0_0, 0, 32;
    %pushi/vec4 2155882496, 0, 39;
    %concati/vec4 2147614720, 0, 36;
    %concati/vec4 2147516416, 0, 34;
    %concati/vec4 262144, 0, 19;
    %ix/getv/s 4, v0x600001498cf0_0;
    %store/vec4a v0x6000014954d0, 4, 0;
    %load/vec4 v0x600001498cf0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001498cf0_0, 0, 32;
    %pushi/vec4 2149580800, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x600001498cf0_0;
    %store/vec4a v0x6000014954d0, 4, 0;
    %load/vec4 v0x600001498cf0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001498cf0_0, 0, 32;
    %pushi/vec4 2348810240, 0, 38;
    %concati/vec4 2684354560, 0, 39;
    %concati/vec4 2147483648, 0, 32;
    %concati/vec4 0, 0, 19;
    %ix/getv/s 4, v0x600001498cf0_0;
    %store/vec4a v0x6000014954d0, 4, 0;
    %load/vec4 v0x600001498cf0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001498cf0_0, 0, 32;
    %pushi/vec4 2151677952, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x600001498cf0_0;
    %store/vec4a v0x6000014954d0, 4, 0;
    %load/vec4 v0x600001498cf0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001498cf0_0, 0, 32;
    %pushi/vec4 2214592512, 0, 38;
    %concati/vec4 2147483648, 0, 71;
    %concati/vec4 0, 0, 19;
    %ix/getv/s 4, v0x600001498cf0_0;
    %store/vec4a v0x6000014954d0, 4, 0;
    %load/vec4 v0x600001498cf0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001498cf0_0, 0, 32;
    %pushi/vec4 2151677952, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x600001498cf0_0;
    %store/vec4a v0x6000014954d0, 4, 0;
    %load/vec4 v0x600001498cf0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001498cf0_0, 0, 32;
    %pushi/vec4 2353004544, 0, 38;
    %concati/vec4 3221225472, 0, 39;
    %concati/vec4 2147483648, 0, 32;
    %concati/vec4 0, 0, 19;
    %ix/getv/s 4, v0x600001498cf0_0;
    %store/vec4a v0x6000014954d0, 4, 0;
    %load/vec4 v0x600001498cf0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001498cf0_0, 0, 32;
    %pushi/vec4 2151677952, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x600001498cf0_0;
    %store/vec4a v0x6000014954d0, 4, 0;
    %load/vec4 v0x600001498cf0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001498cf0_0, 0, 32;
    %pushi/vec4 4278190080, 0, 32;
    %concati/vec4 0, 0, 96;
    %ix/getv/s 4, v0x600001498cf0_0;
    %store/vec4a v0x6000014954d0, 4, 0;
    %load/vec4 v0x600001498cf0_0;
    %addi 1, 0, 32;
    %vpi_call/w 3 191 "$display", "  Program: %0d instructions", S<0,vec4,s32> {1 0 0};
    %vpi_call/w 3 192 "$display", "  Layer 1: GEMM \342\206\222 VPU (bias+ReLU) \342\206\222 Store H" {0 0 0};
    %vpi_call/w 3 193 "$display", "  Layer 2: GEMM \342\206\222 VPU (bias+ReLU) \342\206\222 Store Y" {0 0 0};
    %vpi_call/w 3 198 "$display", "\000" {0 0 0};
    %vpi_call/w 3 199 "$display", "[EXEC] Running 2-layer MLP..." {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001499320_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001499320_0, 0, 1;
    %delay 50000, 0;
    %wait E_0x60000338cbc0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001499680_0, 0, 1;
    %wait E_0x6000033b0400;
    %wait E_0x6000033b0400;
    %wait E_0x60000338cbc0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001499680_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001498cf0_0, 0, 32;
T_82.0 ;
    %load/vec4 v0x600001498cf0_0;
    %cmpi/s 500, 0, 32;
    %jmp/0xz T_82.1, 5;
    %wait E_0x6000033b0400;
    %load/vec4 v0x600001499560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.2, 8;
    %vpi_call/w 3 213 "$display", "  Completed in %0d cycles", v0x600001498cf0_0 {0 0 0};
    %pushi/vec4 10000, 0, 32;
    %store/vec4 v0x600001498cf0_0, 0, 32;
T_82.2 ;
    %load/vec4 v0x600001498cf0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001498cf0_0, 0, 32;
    %jmp T_82.0;
T_82.1 ;
    %load/vec4 v0x600001498cf0_0;
    %cmpi/s 10000, 0, 32;
    %jmp/0xz  T_82.4, 5;
    %vpi_call/w 3 219 "$display", "  TIMEOUT!" {0 0 0};
    %load/vec4 v0x600001498b40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001498b40_0, 0, 32;
T_82.4 ;
    %delay 50000, 0;
    %vpi_call/w 3 228 "$display", "\000" {0 0 0};
    %vpi_call/w 3 229 "$display", "[VERIFY] Checking intermediate and final outputs..." {0 0 0};
    %vpi_call/w 3 232 "$display", "  H[0] (Layer 1 output): %h", &APV<v0x6000014ee0a0, 12, 0, 128> {0 0 0};
    %vpi_call/w 3 235 "$display", "  Z2[0] (Layer 2 GEMM): %h", &APV<v0x6000014ee0a0, 20, 0, 128> {0 0 0};
    %vpi_call/w 3 236 "$display", "  Z2[1]: %h", &APV<v0x6000014ee5b0, 20, 0, 128> {0 0 0};
    %vpi_call/w 3 237 "$display", "  Z2[2]: %h", &APV<v0x6000014eeac0, 20, 0, 128> {0 0 0};
    %vpi_call/w 3 238 "$display", "  Z2[3]: %h", &APV<v0x6000014eefd0, 20, 0, 128> {0 0 0};
    %vpi_call/w 3 241 "$display", "\000" {0 0 0};
    %vpi_call/w 3 242 "$display", "  Y[0] (Final output): %h", &APV<v0x6000014ee0a0, 24, 0, 128> {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001498d80_0, 0, 32;
T_82.6 ;
    %load/vec4 v0x600001498d80_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_82.7, 5;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000014ee0a0, 4;
    %load/vec4 v0x600001498d80_0;
    %muli 32, 0, 32;
    %part/s 32;
    %store/vec4 v0x600001497f00_0, 0, 32;
    %ix/getv/s 4, v0x600001498d80_0;
    %load/vec4a v0x600001497e70, 4;
    %store/vec4 v0x600001498bd0_0, 0, 32;
    %load/vec4 v0x600001497f00_0;
    %load/vec4 v0x600001498bd0_0;
    %cmp/e;
    %jmp/0xz  T_82.8, 4;
    %vpi_call/w 3 249 "$display", "    PASS: Y[0,%0d] = %0d", v0x600001498d80_0, v0x600001497f00_0 {0 0 0};
    %jmp T_82.9;
T_82.8 ;
    %vpi_call/w 3 251 "$display", "    FAIL: Y[0,%0d] = %0d, expected %0d", v0x600001498d80_0, v0x600001497f00_0, v0x600001498bd0_0 {0 0 0};
    %load/vec4 v0x600001498b40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001498b40_0, 0, 32;
T_82.9 ;
    %load/vec4 v0x600001498d80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001498d80_0, 0, 32;
    %jmp T_82.6;
T_82.7 ;
    %vpi_call/w 3 259 "$display", "\000" {0 0 0};
    %vpi_call/w 3 260 "$display", "\342\225\224\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\227" {0 0 0};
    %vpi_call/w 3 261 "$display", "\342\225\221                    TEST SUMMARY                              \342\225\221" {0 0 0};
    %vpi_call/w 3 262 "$display", "\342\225\240\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\243" {0 0 0};
    %load/vec4 v0x600001498b40_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_82.10, 4;
    %vpi_call/w 3 264 "$display", "\342\225\221   PASSED: 2-Layer MLP (Layer chaining)                      \342\225\221" {0 0 0};
    %vpi_call/w 3 265 "$display", "\342\225\232\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235" {0 0 0};
    %vpi_call/w 3 266 "$display", ">>> 2-LAYER MLP TEST PASSED! <<<" {0 0 0};
    %jmp T_82.11;
T_82.10 ;
    %vpi_call/w 3 268 "$display", "\342\225\221   FAILED: %0d errors                                         \342\225\221", v0x600001498b40_0 {0 0 0};
    %vpi_call/w 3 269 "$display", "\342\225\232\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235" {0 0 0};
    %vpi_call/w 3 270 "$display", ">>> 2-LAYER MLP TEST FAILED <<<" {0 0 0};
T_82.11 ;
    %delay 100000, 0;
    %vpi_call/w 3 274 "$finish" {0 0 0};
    %end;
    .thread T_82;
    .scope S_0x1476acba0;
T_83 ;
    %delay 500000000, 0;
    %vpi_call/w 3 279 "$display", "GLOBAL TIMEOUT!" {0 0 0};
    %vpi_call/w 3 280 "$finish" {0 0 0};
    %end;
    .thread T_83;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "tb/tb_mlp_2layer.v";
    "rtl/top/tensor_processing_cluster.v";
    "rtl/core/dma_engine.v";
    "rtl/control/local_cmd_processor.v";
    "rtl/core/systolic_array.v";
    "rtl/core/mac_pe.v";
    "rtl/memory/sram_subsystem.v";
    "rtl/core/vector_unit.v";
