

================================================================
== Vitis HLS Report for 'stage_N_Pipeline_VITIS_LOOP_57_1'
================================================================
* Date:           Wed Nov 15 15:58:10 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  2.50 ns|  1.196 ns|     0.68 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      393|      393|  0.983 us|  0.983 us|  393|  393|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_57_1  |      391|      391|         3|          1|          1|   390|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.10>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%v4 = alloca i32 1"   --->   Operation 6 'alloca' 'v4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_Ax_fifo1, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.38ns)   --->   "%store_ln0 = store i9 0, i9 %v4"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%v4_1 = load i9 %v4" [kernel.cpp:57]   --->   Operation 10 'load' 'v4_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 11 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.59ns)   --->   "%icmp_ln57 = icmp_eq  i9 %v4_1, i9 390" [kernel.cpp:57]   --->   Operation 12 'icmp' 'icmp_ln57' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 390, i64 390, i64 390"   --->   Operation 13 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.71ns)   --->   "%add_ln57 = add i9 %v4_1, i9 1" [kernel.cpp:57]   --->   Operation 14 'add' 'add_ln57' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %icmp_ln57, void %for.inc.split, void %for.inc19.preheader.exitStub" [kernel.cpp:57]   --->   Operation 15 'br' 'br_ln57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.38ns)   --->   "%store_ln57 = store i9 %add_ln57, i9 %v4" [kernel.cpp:57]   --->   Operation 16 'store' 'store_ln57' <Predicate = (!icmp_ln57)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.91>
ST_2 : Operation 17 [1/1] (0.91ns)   --->   "%out_Ax_fifo1_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %out_Ax_fifo1" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 17 'read' 'out_Ax_fifo1_read' <Predicate = true> <Delay = 0.91> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 390> <FIFO>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 24 'ret' 'ret_ln0' <Predicate = (icmp_ln57)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.19>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%v4_cast = zext i9 %v4_1" [kernel.cpp:57]   --->   Operation 18 'zext' 'v4_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 19 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%tmp = bitcast i32 %out_Ax_fifo1_read" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 20 'bitcast' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%v11_addr = getelementptr i32 %v11, i64 0, i64 %v4_cast" [kernel.cpp:58]   --->   Operation 21 'getelementptr' 'v11_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (1.19ns)   --->   "%store_ln58 = store i32 %tmp, i9 %v11_addr" [kernel.cpp:58]   --->   Operation 22 'store' 'store_ln58' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 390> <RAM>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln57 = br void %for.inc" [kernel.cpp:57]   --->   Operation 23 'br' 'br_ln57' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ out_Ax_fifo1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ v11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
v4                (alloca           ) [ 0100]
specinterface_ln0 (specinterface    ) [ 0000]
store_ln0         (store            ) [ 0000]
br_ln0            (br               ) [ 0000]
v4_1              (load             ) [ 0111]
specpipeline_ln0  (specpipeline     ) [ 0000]
icmp_ln57         (icmp             ) [ 0110]
empty             (speclooptripcount) [ 0000]
add_ln57          (add              ) [ 0000]
br_ln57           (br               ) [ 0000]
store_ln57        (store            ) [ 0000]
out_Ax_fifo1_read (read             ) [ 0101]
v4_cast           (zext             ) [ 0000]
specloopname_ln0  (specloopname     ) [ 0000]
tmp               (bitcast          ) [ 0000]
v11_addr          (getelementptr    ) [ 0000]
store_ln58        (store            ) [ 0000]
br_ln57           (br               ) [ 0000]
ret_ln0           (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="out_Ax_fifo1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_Ax_fifo1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="v11">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v11"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="v4_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v4/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="out_Ax_fifo1_read_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="32" slack="0"/>
<pin id="44" dir="0" index="1" bw="32" slack="0"/>
<pin id="45" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_Ax_fifo1_read/2 "/>
</bind>
</comp>

<comp id="48" class="1004" name="v11_addr_gep_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="32" slack="0"/>
<pin id="50" dir="0" index="1" bw="1" slack="0"/>
<pin id="51" dir="0" index="2" bw="9" slack="0"/>
<pin id="52" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v11_addr/3 "/>
</bind>
</comp>

<comp id="55" class="1004" name="store_ln58_access_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="9" slack="0"/>
<pin id="57" dir="0" index="1" bw="32" slack="0"/>
<pin id="58" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="59" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln58/3 "/>
</bind>
</comp>

<comp id="61" class="1004" name="store_ln0_store_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="1" slack="0"/>
<pin id="63" dir="0" index="1" bw="9" slack="0"/>
<pin id="64" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="v4_1_load_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="9" slack="0"/>
<pin id="68" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v4_1/1 "/>
</bind>
</comp>

<comp id="69" class="1004" name="icmp_ln57_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="9" slack="0"/>
<pin id="71" dir="0" index="1" bw="8" slack="0"/>
<pin id="72" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln57/1 "/>
</bind>
</comp>

<comp id="75" class="1004" name="add_ln57_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="9" slack="0"/>
<pin id="77" dir="0" index="1" bw="1" slack="0"/>
<pin id="78" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln57/1 "/>
</bind>
</comp>

<comp id="81" class="1004" name="store_ln57_store_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="9" slack="0"/>
<pin id="83" dir="0" index="1" bw="9" slack="0"/>
<pin id="84" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln57/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="v4_cast_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="9" slack="2"/>
<pin id="88" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="v4_cast/3 "/>
</bind>
</comp>

<comp id="90" class="1004" name="tmp_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="1"/>
<pin id="92" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="94" class="1005" name="v4_reg_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="9" slack="0"/>
<pin id="96" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="v4 "/>
</bind>
</comp>

<comp id="101" class="1005" name="v4_1_reg_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="9" slack="2"/>
<pin id="103" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="v4_1 "/>
</bind>
</comp>

<comp id="106" class="1005" name="icmp_ln57_reg_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="1"/>
<pin id="108" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln57 "/>
</bind>
</comp>

<comp id="110" class="1005" name="out_Ax_fifo1_read_reg_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="1"/>
<pin id="112" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="out_Ax_fifo1_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="41"><net_src comp="4" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="46"><net_src comp="30" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="0" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="53"><net_src comp="2" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="54"><net_src comp="36" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="60"><net_src comp="48" pin="3"/><net_sink comp="55" pin=0"/></net>

<net id="65"><net_src comp="16" pin="0"/><net_sink comp="61" pin=0"/></net>

<net id="73"><net_src comp="66" pin="1"/><net_sink comp="69" pin=0"/></net>

<net id="74"><net_src comp="22" pin="0"/><net_sink comp="69" pin=1"/></net>

<net id="79"><net_src comp="66" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="80"><net_src comp="28" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="85"><net_src comp="75" pin="2"/><net_sink comp="81" pin=0"/></net>

<net id="89"><net_src comp="86" pin="1"/><net_sink comp="48" pin=2"/></net>

<net id="93"><net_src comp="90" pin="1"/><net_sink comp="55" pin=1"/></net>

<net id="97"><net_src comp="38" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="98"><net_src comp="94" pin="1"/><net_sink comp="61" pin=1"/></net>

<net id="99"><net_src comp="94" pin="1"/><net_sink comp="66" pin=0"/></net>

<net id="100"><net_src comp="94" pin="1"/><net_sink comp="81" pin=1"/></net>

<net id="104"><net_src comp="66" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="105"><net_src comp="101" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="109"><net_src comp="69" pin="2"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="42" pin="2"/><net_sink comp="110" pin=0"/></net>

<net id="114"><net_src comp="110" pin="1"/><net_sink comp="90" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: v11 | {3 }
 - Input state : 
	Port: stage_N_Pipeline_VITIS_LOOP_57_1 : out_Ax_fifo1 | {2 }
  - Chain level:
	State 1
		store_ln0 : 1
		v4_1 : 1
		icmp_ln57 : 2
		add_ln57 : 2
		br_ln57 : 3
		store_ln57 : 3
	State 2
	State 3
		v11_addr : 1
		store_ln58 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|    add   |        add_ln57_fu_75        |    0    |    16   |
|----------|------------------------------|---------|---------|
|   icmp   |        icmp_ln57_fu_69       |    0    |    11   |
|----------|------------------------------|---------|---------|
|   read   | out_Ax_fifo1_read_read_fu_42 |    0    |    0    |
|----------|------------------------------|---------|---------|
|   zext   |         v4_cast_fu_86        |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |    27   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|    icmp_ln57_reg_106    |    1   |
|out_Ax_fifo1_read_reg_110|   32   |
|       v4_1_reg_101      |    9   |
|        v4_reg_94        |    9   |
+-------------------------+--------+
|          Total          |   51   |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   27   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   51   |    -   |
+-----------+--------+--------+
|   Total   |   51   |   27   |
+-----------+--------+--------+
