#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Thu Jul 19 20:37:58 2018
# Process ID: 4736
# Current directory: E:/VivadoProject/AD9361_TX_1MHz_Baseband_800Hz_IF/AD9361_TX_1MHz_Baseband_800Hz_IF.runs/synth_1
# Command line: vivado.exe -log ad9361_tx_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ad9361_tx_top.tcl
# Log file: E:/VivadoProject/AD9361_TX_1MHz_Baseband_800Hz_IF/AD9361_TX_1MHz_Baseband_800Hz_IF.runs/synth_1/ad9361_tx_top.vds
# Journal file: E:/VivadoProject/AD9361_TX_1MHz_Baseband_800Hz_IF/AD9361_TX_1MHz_Baseband_800Hz_IF.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source ad9361_tx_top.tcl -notrace
Command: synth_design -top ad9361_tx_top -part xc7k325tffg900-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t-ffg900'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t-ffg900'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 23860 
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [E:/VivadoProject/AD9361_TX_1MHz_Baseband_800Hz_IF/AD9361_TX_1MHz_Baseband_800Hz_IF.srcs/sources_1/imports/new/ad9361_lut.v:5157]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 400.953 ; gain = 52.227
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ad9361_tx_top' [E:/VivadoProject/AD9361_TX_1MHz_Baseband_800Hz_IF/AD9361_TX_1MHz_Baseband_800Hz_IF.srcs/sources_1/new/ad9361_tx_top.v:10]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [E:/VivadoProject/AD9361_TX_1MHz_Baseband_800Hz_IF/AD9361_TX_1MHz_Baseband_800Hz_IF.runs/synth_1/.Xil/Vivado-4736-Anish-PC/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (1#1) [E:/VivadoProject/AD9361_TX_1MHz_Baseband_800Hz_IF/AD9361_TX_1MHz_Baseband_800Hz_IF.runs/synth_1/.Xil/Vivado-4736-Anish-PC/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'BUFG' [D:/XilinxVivado/Vivado/2017.1/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (2#1) [D:/XilinxVivado/Vivado/2017.1/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'ad9361_unit' [E:/VivadoProject/AD9361_TX_1MHz_Baseband_800Hz_IF/AD9361_TX_1MHz_Baseband_800Hz_IF.srcs/sources_1/imports/new/ad9361_unit.v:12]
INFO: [Synth 8-638] synthesizing module 'ad9361_init' [E:/VivadoProject/AD9361_TX_1MHz_Baseband_800Hz_IF/AD9361_TX_1MHz_Baseband_800Hz_IF.srcs/sources_1/imports/new/ad9361_init.v:11]
INFO: [Synth 8-638] synthesizing module 'ad9361_spi_ctrl' [E:/VivadoProject/AD9361_TX_1MHz_Baseband_800Hz_IF/AD9361_TX_1MHz_Baseband_800Hz_IF.srcs/sources_1/imports/new/ad9361_spi_ctrl.v:11]
INFO: [Synth 8-155] case statement is not full and has no default [E:/VivadoProject/AD9361_TX_1MHz_Baseband_800Hz_IF/AD9361_TX_1MHz_Baseband_800Hz_IF.srcs/sources_1/imports/new/ad9361_lut.v:18]
INFO: [Synth 8-638] synthesizing module 'ad936_spi_drv' [E:/VivadoProject/AD9361_TX_1MHz_Baseband_800Hz_IF/AD9361_TX_1MHz_Baseband_800Hz_IF.srcs/sources_1/imports/new/ad9361_spi_drv.v:11]
INFO: [Synth 8-155] case statement is not full and has no default [E:/VivadoProject/AD9361_TX_1MHz_Baseband_800Hz_IF/AD9361_TX_1MHz_Baseband_800Hz_IF.srcs/sources_1/imports/new/ad9361_spi_drv.v:57]
INFO: [Synth 8-256] done synthesizing module 'ad936_spi_drv' (3#1) [E:/VivadoProject/AD9361_TX_1MHz_Baseband_800Hz_IF/AD9361_TX_1MHz_Baseband_800Hz_IF.srcs/sources_1/imports/new/ad9361_spi_drv.v:11]
INFO: [Synth 8-256] done synthesizing module 'ad9361_spi_ctrl' (4#1) [E:/VivadoProject/AD9361_TX_1MHz_Baseband_800Hz_IF/AD9361_TX_1MHz_Baseband_800Hz_IF.srcs/sources_1/imports/new/ad9361_spi_ctrl.v:11]
INFO: [Synth 8-256] done synthesizing module 'ad9361_init' (5#1) [E:/VivadoProject/AD9361_TX_1MHz_Baseband_800Hz_IF/AD9361_TX_1MHz_Baseband_800Hz_IF.srcs/sources_1/imports/new/ad9361_init.v:11]
INFO: [Synth 8-638] synthesizing module 'dds_compiler_0' [E:/VivadoProject/AD9361_TX_1MHz_Baseband_800Hz_IF/AD9361_TX_1MHz_Baseband_800Hz_IF.runs/synth_1/.Xil/Vivado-4736-Anish-PC/realtime/dds_compiler_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'dds_compiler_0' (6#1) [E:/VivadoProject/AD9361_TX_1MHz_Baseband_800Hz_IF/AD9361_TX_1MHz_Baseband_800Hz_IF.runs/synth_1/.Xil/Vivado-4736-Anish-PC/realtime/dds_compiler_0_stub.v:6]
WARNING: [Synth 8-689] width (16) of port connection 'm_axis_phase_tdata' does not match port width (24) of module 'dds_compiler_0' [E:/VivadoProject/AD9361_TX_1MHz_Baseband_800Hz_IF/AD9361_TX_1MHz_Baseband_800Hz_IF.srcs/sources_1/imports/new/ad9361_unit.v:75]
INFO: [Synth 8-638] synthesizing module 'ad9361_txdata' [E:/VivadoProject/AD9361_TX_1MHz_Baseband_800Hz_IF/AD9361_TX_1MHz_Baseband_800Hz_IF.srcs/sources_1/new/ad9361_txdata.v:23]
INFO: [Synth 8-256] done synthesizing module 'ad9361_txdata' (7#1) [E:/VivadoProject/AD9361_TX_1MHz_Baseband_800Hz_IF/AD9361_TX_1MHz_Baseband_800Hz_IF.srcs/sources_1/new/ad9361_txdata.v:23]
INFO: [Synth 8-256] done synthesizing module 'ad9361_unit' (8#1) [E:/VivadoProject/AD9361_TX_1MHz_Baseband_800Hz_IF/AD9361_TX_1MHz_Baseband_800Hz_IF.srcs/sources_1/imports/new/ad9361_unit.v:12]
WARNING: [Synth 8-3848] Net user_gpio_n in module/entity ad9361_tx_top does not have driver. [E:/VivadoProject/AD9361_TX_1MHz_Baseband_800Hz_IF/AD9361_TX_1MHz_Baseband_800Hz_IF.srcs/sources_1/new/ad9361_tx_top.v:39]
INFO: [Synth 8-256] done synthesizing module 'ad9361_tx_top' (9#1) [E:/VivadoProject/AD9361_TX_1MHz_Baseband_800Hz_IF/AD9361_TX_1MHz_Baseband_800Hz_IF.srcs/sources_1/new/ad9361_tx_top.v:10]
WARNING: [Synth 8-3331] design ad9361_init has unconnected port ctrl_out[7]
WARNING: [Synth 8-3331] design ad9361_init has unconnected port ctrl_out[6]
WARNING: [Synth 8-3331] design ad9361_init has unconnected port ctrl_out[5]
WARNING: [Synth 8-3331] design ad9361_init has unconnected port ctrl_out[4]
WARNING: [Synth 8-3331] design ad9361_init has unconnected port ctrl_out[3]
WARNING: [Synth 8-3331] design ad9361_init has unconnected port ctrl_out[2]
WARNING: [Synth 8-3331] design ad9361_init has unconnected port ctrl_out[1]
WARNING: [Synth 8-3331] design ad9361_init has unconnected port ctrl_out[0]
WARNING: [Synth 8-3331] design ad9361_unit has unconnected port rx_frame
WARNING: [Synth 8-3331] design ad9361_unit has unconnected port p0_d[11]
WARNING: [Synth 8-3331] design ad9361_unit has unconnected port p0_d[10]
WARNING: [Synth 8-3331] design ad9361_unit has unconnected port p0_d[9]
WARNING: [Synth 8-3331] design ad9361_unit has unconnected port p0_d[8]
WARNING: [Synth 8-3331] design ad9361_unit has unconnected port p0_d[7]
WARNING: [Synth 8-3331] design ad9361_unit has unconnected port p0_d[6]
WARNING: [Synth 8-3331] design ad9361_unit has unconnected port p0_d[5]
WARNING: [Synth 8-3331] design ad9361_unit has unconnected port p0_d[4]
WARNING: [Synth 8-3331] design ad9361_unit has unconnected port p0_d[3]
WARNING: [Synth 8-3331] design ad9361_unit has unconnected port p0_d[2]
WARNING: [Synth 8-3331] design ad9361_unit has unconnected port p0_d[1]
WARNING: [Synth 8-3331] design ad9361_unit has unconnected port p0_d[0]
WARNING: [Synth 8-3331] design ad9361_tx_top has unconnected port user_gpio_n
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 428.758 ; gain = 80.031
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 428.758 ; gain = 80.031
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/VivadoProject/AD9361_TX_1MHz_Baseband_800Hz_IF/AD9361_TX_1MHz_Baseband_800Hz_IF.runs/synth_1/.Xil/Vivado-4736-Anish-PC/dcp5/clk_wiz_0_in_context.xdc] for cell 'clk_wiz_i0'
Finished Parsing XDC File [E:/VivadoProject/AD9361_TX_1MHz_Baseband_800Hz_IF/AD9361_TX_1MHz_Baseband_800Hz_IF.runs/synth_1/.Xil/Vivado-4736-Anish-PC/dcp5/clk_wiz_0_in_context.xdc] for cell 'clk_wiz_i0'
Parsing XDC File [E:/VivadoProject/AD9361_TX_1MHz_Baseband_800Hz_IF/AD9361_TX_1MHz_Baseband_800Hz_IF.runs/synth_1/.Xil/Vivado-4736-Anish-PC/dcp7/dds_compiler_0_in_context.xdc] for cell 'ad9361_unit_i0/bb_iq_generator'
Finished Parsing XDC File [E:/VivadoProject/AD9361_TX_1MHz_Baseband_800Hz_IF/AD9361_TX_1MHz_Baseband_800Hz_IF.runs/synth_1/.Xil/Vivado-4736-Anish-PC/dcp7/dds_compiler_0_in_context.xdc] for cell 'ad9361_unit_i0/bb_iq_generator'
Parsing XDC File [E:/VivadoProject/AD9361_TX_1MHz_Baseband_800Hz_IF/AD9361_TX_1MHz_Baseband_800Hz_IF.srcs/constrs_1/imports/new/ad9361_rx_top.xdc]
Finished Parsing XDC File [E:/VivadoProject/AD9361_TX_1MHz_Baseband_800Hz_IF/AD9361_TX_1MHz_Baseband_800Hz_IF.srcs/constrs_1/imports/new/ad9361_rx_top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/VivadoProject/AD9361_TX_1MHz_Baseband_800Hz_IF/AD9361_TX_1MHz_Baseband_800Hz_IF.srcs/constrs_1/imports/new/ad9361_rx_top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ad9361_tx_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ad9361_tx_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 759.891 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 759.891 ; gain = 411.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 759.891 ; gain = 411.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk_n_200M. (constraint file  E:/VivadoProject/AD9361_TX_1MHz_Baseband_800Hz_IF/AD9361_TX_1MHz_Baseband_800Hz_IF.runs/synth_1/.Xil/Vivado-4736-Anish-PC/dcp5/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk_n_200M. (constraint file  E:/VivadoProject/AD9361_TX_1MHz_Baseband_800Hz_IF/AD9361_TX_1MHz_Baseband_800Hz_IF.runs/synth_1/.Xil/Vivado-4736-Anish-PC/dcp5/clk_wiz_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk_p_200M. (constraint file  E:/VivadoProject/AD9361_TX_1MHz_Baseband_800Hz_IF/AD9361_TX_1MHz_Baseband_800Hz_IF.runs/synth_1/.Xil/Vivado-4736-Anish-PC/dcp5/clk_wiz_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk_p_200M. (constraint file  E:/VivadoProject/AD9361_TX_1MHz_Baseband_800Hz_IF/AD9361_TX_1MHz_Baseband_800Hz_IF.runs/synth_1/.Xil/Vivado-4736-Anish-PC/dcp5/clk_wiz_0_in_context.xdc, line 6).
Applied set_property DONT_TOUCH = true for ad9361_unit_i0/bb_iq_generator. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for clk_wiz_i0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 759.891 ; gain = 411.164
---------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'ad936_spi_drv'
INFO: [Synth 8-5546] ROM "ad9361_spi_mosi" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ad9361_spi_cs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dout_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dout_en_reg" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element shift_reg_reg was removed.  [E:/VivadoProject/AD9361_TX_1MHz_Baseband_800Hz_IF/AD9361_TX_1MHz_Baseband_800Hz_IF.srcs/sources_1/imports/new/ad9361_spi_drv.v:54]
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'ad9361_spi_ctrl'
INFO: [Synth 8-5546] ROM "cmd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ad9361_spi_ok" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ad9361_id_chk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ad9361_bbpll_cal_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ad9361_rx_rfpll_cp_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ad9361_tx_rfpll_cp_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ad9361_rx_rfpll_vco_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ad9361_tx_rfpll_vco_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ad9361_rx_bb_flt_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ad9361_tx_bb_flt_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ad9361_bbdc_cal_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ad9361_rfdc_cal_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ad9361_tx_quad_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "swap_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tx_frame" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "bb_iq" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 759.891 ; gain = 411.164
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 19    
+---Muxes : 
	   2 Input     26 Bit        Muxes := 2     
	   3 Input     26 Bit        Muxes := 1     
	   6 Input     24 Bit        Muxes := 1     
	2569 Input     19 Bit        Muxes := 1     
	  15 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	  10 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 13    
	  12 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   6 Input      5 Bit        Muxes := 1     
	  15 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 20    
	   9 Input      1 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 20    
	  12 Input      1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ad936_spi_drv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   6 Input     24 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	  10 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   6 Input      5 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 1     
Module ad9361_spi_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     26 Bit        Muxes := 2     
	   3 Input     26 Bit        Muxes := 1     
	2569 Input     19 Bit        Muxes := 1     
	  15 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 13    
	  12 Input      6 Bit        Muxes := 1     
	  15 Input      4 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 13    
	   8 Input      1 Bit        Muxes := 20    
	  12 Input      1 Bit        Muxes := 11    
Module ad9361_init 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module ad9361_txdata 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ad9361_unit_i0/uut_ad9361_init/uut_ad9361_spi_ctrl/cmd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ad9361_unit_i0/uut_ad9361_init/uut_ad9361_spi_ctrl/state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ad9361_unit_i0/uut_ad9361_init/uut_ad9361_spi_ctrl/ad9361_id_chk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ad9361_unit_i0/uut_ad9361_init/uut_ad9361_spi_ctrl/ad9361_bbpll_cal_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ad9361_unit_i0/uut_ad9361_init/uut_ad9361_spi_ctrl/ad9361_rx_rfpll_cp_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ad9361_unit_i0/uut_ad9361_init/uut_ad9361_spi_ctrl/ad9361_tx_rfpll_cp_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ad9361_unit_i0/uut_ad9361_init/uut_ad9361_spi_ctrl/ad9361_rx_rfpll_vco_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ad9361_unit_i0/uut_ad9361_init/uut_ad9361_spi_ctrl/ad9361_tx_rfpll_vco_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ad9361_unit_i0/uut_ad9361_init/uut_ad9361_spi_ctrl/ad9361_rx_bb_flt_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ad9361_unit_i0/uut_ad9361_init/uut_ad9361_spi_ctrl/ad9361_tx_bb_flt_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ad9361_unit_i0/uut_ad9361_init/uut_ad9361_spi_ctrl/ad9361_bbdc_cal_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ad9361_unit_i0/uut_ad9361_init/uut_ad9361_spi_ctrl/ad9361_rfdc_cal_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ad9361_unit_i0/uut_ad9361_init/uut_ad9361_spi_ctrl/ad9361_tx_quad_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ad9361_unit_i0/uut_ad9361_init/uut_ad9361_spi_ctrl/ad9361_spi_ok" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element ad9361_unit_i0/uut_ad9361_init/uut_ad9361_spi_ctrl/uut_ad9361_spi_drv/shift_reg_reg was removed.  [E:/VivadoProject/AD9361_TX_1MHz_Baseband_800Hz_IF/AD9361_TX_1MHz_Baseband_800Hz_IF.srcs/sources_1/imports/new/ad9361_spi_drv.v:54]
WARNING: [Synth 8-3917] design ad9361_tx_top has port en_agc driven by constant 0
WARNING: [Synth 8-3917] design ad9361_tx_top has port enable driven by constant 0
WARNING: [Synth 8-3917] design ad9361_tx_top has port txnrx driven by constant 0
WARNING: [Synth 8-3917] design ad9361_tx_top has port sync_in driven by constant 0
WARNING: [Synth 8-3917] design ad9361_tx_top has port ctrl_in[3] driven by constant 0
WARNING: [Synth 8-3917] design ad9361_tx_top has port ctrl_in[2] driven by constant 0
WARNING: [Synth 8-3917] design ad9361_tx_top has port ctrl_in[1] driven by constant 0
WARNING: [Synth 8-3917] design ad9361_tx_top has port ctrl_in[0] driven by constant 0
WARNING: [Synth 8-3331] design ad9361_tx_top has unconnected port user_gpio_n
WARNING: [Synth 8-3331] design ad9361_tx_top has unconnected port ctrl_out[7]
WARNING: [Synth 8-3331] design ad9361_tx_top has unconnected port ctrl_out[6]
WARNING: [Synth 8-3331] design ad9361_tx_top has unconnected port ctrl_out[5]
WARNING: [Synth 8-3331] design ad9361_tx_top has unconnected port ctrl_out[4]
WARNING: [Synth 8-3331] design ad9361_tx_top has unconnected port ctrl_out[3]
WARNING: [Synth 8-3331] design ad9361_tx_top has unconnected port ctrl_out[2]
WARNING: [Synth 8-3331] design ad9361_tx_top has unconnected port ctrl_out[1]
WARNING: [Synth 8-3331] design ad9361_tx_top has unconnected port ctrl_out[0]
WARNING: [Synth 8-3331] design ad9361_tx_top has unconnected port rx_frame
WARNING: [Synth 8-3331] design ad9361_tx_top has unconnected port p0_d[11]
WARNING: [Synth 8-3331] design ad9361_tx_top has unconnected port p0_d[10]
WARNING: [Synth 8-3331] design ad9361_tx_top has unconnected port p0_d[9]
WARNING: [Synth 8-3331] design ad9361_tx_top has unconnected port p0_d[8]
WARNING: [Synth 8-3331] design ad9361_tx_top has unconnected port p0_d[7]
WARNING: [Synth 8-3331] design ad9361_tx_top has unconnected port p0_d[6]
WARNING: [Synth 8-3331] design ad9361_tx_top has unconnected port p0_d[5]
WARNING: [Synth 8-3331] design ad9361_tx_top has unconnected port p0_d[4]
WARNING: [Synth 8-3331] design ad9361_tx_top has unconnected port p0_d[3]
WARNING: [Synth 8-3331] design ad9361_tx_top has unconnected port p0_d[2]
WARNING: [Synth 8-3331] design ad9361_tx_top has unconnected port p0_d[1]
WARNING: [Synth 8-3331] design ad9361_tx_top has unconnected port p0_d[0]
INFO: [Synth 8-3886] merging instance 'ad9361_unit_i0/ad9361_txdata_uut/swap_cnt_reg[1]' (FD_1) to 'ad9361_unit_i0/ad9361_txdata_uut/swap_cnt_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ad9361_unit_i0/ad9361_txdata_uut/swap_cnt_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ad9361_unit_i0/uut_ad9361_init/uut_ad9361_spi_ctrl/uut_ad9361_spi_drv/state_reg[3] )
WARNING: [Synth 8-3332] Sequential element (ad9361_unit_i0/uut_ad9361_init/uut_ad9361_spi_ctrl/uut_ad9361_spi_drv/dout_reg_reg[5]) is unused and will be removed from module ad9361_tx_top.
WARNING: [Synth 8-3332] Sequential element (ad9361_unit_i0/uut_ad9361_init/uut_ad9361_spi_ctrl/uut_ad9361_spi_drv/dout_reg_reg[2]) is unused and will be removed from module ad9361_tx_top.
WARNING: [Synth 8-3332] Sequential element (ad9361_unit_i0/ad9361_txdata_uut/swap_cnt_reg[2]) is unused and will be removed from module ad9361_tx_top.
WARNING: [Synth 8-3332] Sequential element (ad9361_unit_i0/uut_ad9361_init/uut_ad9361_spi_ctrl/uut_ad9361_spi_drv/ad9361_reg_data_out_reg[5]) is unused and will be removed from module ad9361_tx_top.
WARNING: [Synth 8-3332] Sequential element (ad9361_unit_i0/uut_ad9361_init/uut_ad9361_spi_ctrl/uut_ad9361_spi_drv/ad9361_reg_data_out_reg[2]) is unused and will be removed from module ad9361_tx_top.
WARNING: [Synth 8-3332] Sequential element (ad9361_unit_i0/uut_ad9361_init/uut_ad9361_spi_ctrl/index_reg_rep[12]) is unused and will be removed from module ad9361_tx_top.
WARNING: [Synth 8-3332] Sequential element (ad9361_unit_i0/uut_ad9361_init/uut_ad9361_spi_ctrl/uut_ad9361_spi_drv/state_reg[3]) is unused and will be removed from module ad9361_tx_top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 783.672 ; gain = 434.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+--------------+--------------------------------------------------------------------+---------------+----------------+
|Module Name   | RTL Object                                                         | Depth x Width | Implemented As | 
+--------------+--------------------------------------------------------------------+---------------+----------------+
|ad9361_tx_top | ad9361_unit_i0/uut_ad9361_init/uut_ad9361_spi_ctrl/ad9361_cmd_data | 4096x19       | LUT            | 
+--------------+--------------------------------------------------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_wiz_i0/clk_out1' to pin 'clk_wiz_i0/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 783.672 ; gain = 434.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 810.539 ; gain = 461.813
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:56 ; elapsed = 00:00:57 . Memory (MB): peak = 810.539 ; gain = 461.813
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:57 ; elapsed = 00:00:58 . Memory (MB): peak = 810.539 ; gain = 461.813
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:57 ; elapsed = 00:00:58 . Memory (MB): peak = 810.539 ; gain = 461.813
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:57 ; elapsed = 00:00:58 . Memory (MB): peak = 810.539 ; gain = 461.813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:57 ; elapsed = 00:00:58 . Memory (MB): peak = 810.539 ; gain = 461.813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 810.539 ; gain = 461.813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 810.539 ; gain = 461.813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |clk_wiz_0      |         1|
|2     |dds_compiler_0 |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |clk_wiz_0      |     1|
|2     |dds_compiler_0 |     1|
|3     |BUFG           |     1|
|4     |CARRY4         |    10|
|5     |LUT1           |    40|
|6     |LUT2           |    52|
|7     |LUT3           |    50|
|8     |LUT4           |    40|
|9     |LUT5           |    73|
|10    |LUT6           |   661|
|11    |MUXF7          |   157|
|12    |MUXF8          |    53|
|13    |FDCE           |   183|
|14    |FDPE           |     3|
|15    |FDRE           |    26|
|16    |IBUF           |     3|
|17    |OBUF           |    35|
|18    |OBUFT          |     1|
+------+---------------+------+

Report Instance Areas: 
+------+---------------------------+----------------+------+
|      |Instance                   |Module          |Cells |
+------+---------------------------+----------------+------+
|1     |top                        |                |  1447|
|2     |  ad9361_unit_i0           |ad9361_unit     |  1405|
|3     |    ad9361_txdata_uut      |ad9361_txdata   |    40|
|4     |    uut_ad9361_init        |ad9361_init     |  1307|
|5     |      uut_ad9361_spi_ctrl  |ad9361_spi_ctrl |  1299|
|6     |        uut_ad9361_spi_drv |ad936_spi_drv   |   160|
+------+---------------------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 810.539 ; gain = 461.813
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 39 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:43 ; elapsed = 00:00:50 . Memory (MB): peak = 810.539 ; gain = 130.680
Synthesis Optimization Complete : Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 810.539 ; gain = 461.813
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'ad9361_tx_top' is not ideal for floorplanning, since the cellview 'ad9361_spi_ctrl' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

74 Infos, 65 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:00 ; elapsed = 00:01:04 . Memory (MB): peak = 810.539 ; gain = 530.137
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Common 17-1381] The checkpoint 'E:/VivadoProject/AD9361_TX_1MHz_Baseband_800Hz_IF/AD9361_TX_1MHz_Baseband_800Hz_IF.runs/synth_1/ad9361_tx_top.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 810.539 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Jul 19 20:39:08 2018...
