[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  26251       tick       4274947       1851403       1797553       4274947 
      2  26251       tick       5804320       2622061       2595494       5804320 
      3  26251       tick       5821774       2630421       2614265       5821774 
      4  26251       tick       5802764       2621880       2599934       5802764 
      5  26251       tick       5812331       2625869       2605073       5812331 
      6  26251       tick       5823118       2629905       2613689       5823118 
      7  26251       tick       5804846       2621431       2594998       5804846 
      8  26251       tick       5816760       2626195       2607915       5816760 
      9  26251       tick       5804246       2624341       2601715       5804246 
     10  26251       tick       5801792       2620361       2596413       5801792 
     11  26251       tick       5815071       2627153       2605481       5815071 
     12  26251       tick       5810295       2622604       2594865       5810295 
     13  26251       tick       5806573       2621980       2604620       5806573 
     14  26251       tick       5808302       2625704       2608647       5808302 
     15  26251       tick       5809932       2622851       2600008       5809932 
     16  26251       tick       5815907       2626042       2606300       5815907 
     17  26251       tick       5804266       2623910       2605800       5804266 
     18  26251       tick       5812013       2625967       2606134       5812013 
     19  26251       tick       5819989       2627442       2606699       5819989 
     20  26251       exit       5378192       2430952       2410468       5378192 
